
---------- Begin Simulation Statistics ----------
final_tick                               661121787500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78462                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703012                       # Number of bytes of host memory used
host_op_rate                                    78697                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8678.88                       # Real time elapsed on the host
host_tick_rate                               76175971                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   680965866                       # Number of instructions simulated
sim_ops                                     683003475                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.661122                       # Number of seconds simulated
sim_ticks                                661121787500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.210338                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               84685779                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           100564588                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7678677                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        132466820                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          14459564                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       14583226                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          123662                       # Number of indirect misses.
system.cpu0.branchPred.lookups              170952475                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1083010                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018216                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5033251                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 151193702                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19956160                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       86884902                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           623576353                       # Number of instructions committed
system.cpu0.commit.committedOps             624595851                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1110251366                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.562572                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.367066                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    819264775     73.79%     73.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    170040157     15.32%     89.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     44074617      3.97%     93.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33618138      3.03%     96.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     15479753      1.39%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4540625      0.41%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1659358      0.15%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1617783      0.15%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19956160      1.80%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1110251366                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            13129876                       # Number of function calls committed.
system.cpu0.commit.int_insts                604892077                       # Number of committed integer instructions.
system.cpu0.commit.loads                    190129963                       # Number of loads committed
system.cpu0.commit.membars                    2037598                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037604      0.33%      0.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       347091837     55.57%     55.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4400495      0.70%     56.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1542070      0.25%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      191148171     30.60%     87.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      78375624     12.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        624595851                       # Class of committed instruction
system.cpu0.commit.refs                     269523823                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  623576353                       # Number of Instructions Simulated
system.cpu0.committedOps                    624595851                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.105206                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.105206                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            200703208                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2652462                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            82985612                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             723784895                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               406801427                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                507847139                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5042204                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9485923                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4152092                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  170952475                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                127768190                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    709951717                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2422282                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     742284739                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 208                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          832                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               15375494                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.130224                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         406905521                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99145343                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.565440                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1124546070                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.660982                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.884612                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               588960727     52.37%     52.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               400750408     35.64%     88.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                83181693      7.40%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                39042391      3.47%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6509503      0.58%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4607010      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  472521      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018820      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2997      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1124546070                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      188210370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5096844                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               161579253                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.534412                       # Inst execution rate
system.cpu0.iew.exec_refs                   317850013                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  97260917                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              158883192                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            220408703                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021172                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2527467                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           100478097                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          711465495                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            220589096                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4324363                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            701552883                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                757409                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6504613                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5042204                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8625431                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       179980                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        14913854                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         6849                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10054                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4269207                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30278740                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     21084226                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10054                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       679830                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4417014                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                302251861                       # num instructions consuming a value
system.cpu0.iew.wb_count                    693657083                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.844366                       # average fanout of values written-back
system.cpu0.iew.wb_producers                255211166                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.528397                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     693710450                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               865555269                       # number of integer regfile reads
system.cpu0.int_regfile_writes              441434750                       # number of integer regfile writes
system.cpu0.ipc                              0.475013                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.475013                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038580      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            378432378     53.61%     53.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4405646      0.62%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1542665      0.22%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           222800764     31.56%     86.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           96657162     13.69%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             705877247                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2040437                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002891                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 358645     17.58%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    49      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 226959     11.12%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     28.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1256908     61.60%     90.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               197872      9.70%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             705879048                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2538472510                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    693657031                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        798344388                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 708406434                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                705877247                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059061                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       86869559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           131618                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           546                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19898267                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1124546070                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.627700                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.846167                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          621122603     55.23%     55.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          346906608     30.85%     86.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          125426429     11.15%     97.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21491642      1.91%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6579246      0.59%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1181434      0.11%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1532354      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             221455      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              84299      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1124546070                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.537706                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11776317                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6378868                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           220408703                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          100478097                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    882                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1312756440                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9990351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              175890964                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399018093                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7271673                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               412867151                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10760338                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                21892                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            890438011                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             719893846                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          460233113                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                505187940                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6963724                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5042204                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25471768                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                61214953                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       890437967                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         86043                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2889                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16318838                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2876                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1801764961                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1437265787                       # The number of ROB writes
system.cpu0.timesIdled                       12502162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  849                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.986000                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7085290                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9576528                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1122189                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         11033533                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            780804                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         934063                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          153259                       # Number of indirect misses.
system.cpu1.branchPred.lookups               13354232                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        10098                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017937                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           653611                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10114587                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2558740                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054474                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        8818131                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57389513                       # Number of instructions committed
system.cpu1.commit.committedOps              58407624                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    216712767                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.269516                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.096252                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    195034951     90.00%     90.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     10314231      4.76%     94.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3904721      1.80%     96.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2076994      0.96%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1354768      0.63%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       829057      0.38%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       456443      0.21%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       182862      0.08%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2558740      1.18%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    216712767                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1442882                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55971705                       # Number of committed integer instructions.
system.cpu1.commit.loads                     14460585                       # Number of loads committed
system.cpu1.commit.membars                    2035995                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035995      3.49%      3.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        34546870     59.15%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         248003      0.42%     63.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          493477      0.84%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       15478522     26.50%     90.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5604745      9.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         58407624                       # Class of committed instruction
system.cpu1.commit.refs                      21083279                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57389513                       # Number of Instructions Simulated
system.cpu1.committedOps                     58407624                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.815917                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.815917                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            173240621                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               475816                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6532158                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              70917074                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 9504305                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 32497755                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                653900                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               946545                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2363754                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   13354232                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9661135                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    206295000                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                96450                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      76638258                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2244956                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060980                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10842856                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7866094                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.349957                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         218260335                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.357693                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.822377                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               169419687     77.62%     77.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31218639     14.30%     91.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11131753      5.10%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3667989      1.68%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1009976      0.46%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1330052      0.61%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  482006      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     226      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           218260335                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         733309                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              688811                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11198592                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.286701                       # Inst execution rate
system.cpu1.iew.exec_refs                    22248137                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6780896                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              148356407                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             16398750                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1188225                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           789779                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7490498                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           67216562                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15467241                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           659134                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62785647                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                905022                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2710082                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                653900                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4828632                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        14310                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          546862                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5566                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          303                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          167                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1938165                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       867804                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           303                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        77355                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        611456                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36439081                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62470288                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.826377                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30112434                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.285261                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62493664                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80170714                       # number of integer regfile reads
system.cpu1.int_regfile_writes               44239904                       # number of integer regfile writes
system.cpu1.ipc                              0.262060                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.262060                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036095      3.21%      3.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38283461     60.34%     63.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              248038      0.39%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               493546      0.78%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16598856     26.16%     90.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5784773      9.12%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63444781                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1702228                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026830                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 222914     13.10%     13.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  1306      0.08%     13.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 247484     14.54%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1101980     64.74%     92.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               128540      7.55%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63110898                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         346939321                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62470276                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         76025756                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  63652894                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63444781                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3563668                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        8808937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            87224                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        509194                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5230606                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    218260335                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.290684                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.758539                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          178268232     81.68%     81.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26269793     12.04%     93.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8584984      3.93%     97.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2040086      0.93%     98.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2325551      1.07%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             291355      0.13%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             287121      0.13%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             142647      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              50566      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      218260335                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.289711                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7517103                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1437576                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            16398750                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7490498                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       218993644                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1103234383                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              160368212                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             41366555                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6749742                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11155826                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1979421                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                16846                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             89224259                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              69754800                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49672341                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 32692818                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4379108                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                653900                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13361265                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8305786                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        89224247                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28314                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               601                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13095167                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           601                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   281379535                       # The number of ROB reads
system.cpu1.rob.rob_writes                  136001124                       # The number of ROB writes
system.cpu1.timesIdled                          38325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5683370                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3330612                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10652549                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                573                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2104081                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7652608                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15248012                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       773907                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       516865                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     37030869                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7695087                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     74038388                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8211952                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5475203                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2883146                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4712188                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              368                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            258                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2176647                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2176647                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5475203                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           201                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22899861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22899861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    674239744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               674239744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              512                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7652677                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7652677    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7652677                       # Request fanout histogram
system.membus.respLayer1.occupancy        39954912458                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         29085052951                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   661121787500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   661121787500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       832529750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1048278202.212072                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       349500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2788602500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   656126609000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4995178500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    112488684                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       112488684                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    112488684                       # number of overall hits
system.cpu0.icache.overall_hits::total      112488684                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15279505                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15279505                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15279505                       # number of overall misses
system.cpu0.icache.overall_misses::total     15279505                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 265335861499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 265335861499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 265335861499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 265335861499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    127768189                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    127768189                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    127768189                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    127768189                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.119588                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.119588                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.119588                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.119588                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17365.474961                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17365.474961                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17365.474961                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17365.474961                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1848                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.222222                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14196023                       # number of writebacks
system.cpu0.icache.writebacks::total         14196023                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1083446                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1083446                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1083446                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1083446                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14196059                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14196059                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14196059                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14196059                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 240596956499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 240596956499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 240596956499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 240596956499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.111108                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.111108                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.111108                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.111108                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16948.151350                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16948.151350                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16948.151350                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16948.151350                       # average overall mshr miss latency
system.cpu0.icache.replacements              14196023                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    112488684                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      112488684                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15279505                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15279505                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 265335861499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 265335861499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    127768189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    127768189                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.119588                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.119588                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17365.474961                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17365.474961                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1083446                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1083446                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14196059                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14196059                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 240596956499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 240596956499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.111108                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.111108                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16948.151350                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16948.151350                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999923                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          126684645                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14196026                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.923951                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999923                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        269732436                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       269732436                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    244362626                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       244362626                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    244362626                       # number of overall hits
system.cpu0.dcache.overall_hits::total      244362626                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     34886011                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      34886011                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     34886011                       # number of overall misses
system.cpu0.dcache.overall_misses::total     34886011                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 897408127253                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 897408127253                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 897408127253                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 897408127253                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    279248637                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    279248637                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    279248637                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    279248637                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.124928                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.124928                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.124928                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.124928                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25724.010901                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25724.010901                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25724.010901                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25724.010901                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8491393                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        11616                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           808357                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            194                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    10.504509                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    59.876289                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     21354896                       # number of writebacks
system.cpu0.dcache.writebacks::total         21354896                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13927138                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13927138                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13927138                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13927138                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     20958873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     20958873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     20958873                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     20958873                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 433656445976                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 433656445976                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 433656445976                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 433656445976                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075055                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075055                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075055                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075055                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20690.828461                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20690.828461                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20690.828461                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20690.828461                       # average overall mshr miss latency
system.cpu0.dcache.replacements              21354896                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    179298894                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      179298894                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     21575945                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     21575945                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 528545535000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 528545535000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    200874839                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    200874839                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.107410                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.107410                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24496.981940                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24496.981940                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5475088                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5475088                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16100857                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16100857                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 307152449000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 307152449000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.080154                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.080154                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19076.776410                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19076.776410                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     65063732                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65063732                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     13310066                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     13310066                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 368862592253                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 368862592253                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     78373798                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     78373798                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.169828                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.169828                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27713.055086                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27713.055086                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8452050                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8452050                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4858016                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4858016                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 126503996976                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 126503996976                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061985                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061985                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26040.259434                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26040.259434                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1477                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1477                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          434                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          434                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      5136000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5136000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.227106                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.227106                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11834.101382                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11834.101382                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          419                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          419                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       802500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       802500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007849                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007849                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        53500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1688                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1688                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          154                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       707000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       707000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1842                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1842                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.083605                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.083605                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4590.909091                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4590.909091                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       553000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       553000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.083605                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.083605                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3590.909091                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3590.909091                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       610320                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         610320                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       407896                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       407896                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31410399000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31410399000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018216                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018216                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.400599                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.400599                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77005.901014                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77005.901014                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       407896                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       407896                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31002503000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31002503000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.400599                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.400599                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76005.901014                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76005.901014                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.973909                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          266343183                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         21366478                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.465470                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.973909                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999185                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999185                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        581907722                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       581907722                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13265643                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18513529                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               46687                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              517171                       # number of demand (read+write) hits
system.l2.demand_hits::total                 32343030                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13265643                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18513529                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              46687                       # number of overall hits
system.l2.overall_hits::.cpu1.data             517171                       # number of overall hits
system.l2.overall_hits::total                32343030                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            930412                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2839750                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3596                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            888789                       # number of demand (read+write) misses
system.l2.demand_misses::total                4662547                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           930412                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2839750                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3596                       # number of overall misses
system.l2.overall_misses::.cpu1.data           888789                       # number of overall misses
system.l2.overall_misses::total               4662547                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  76559198500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 215449812586                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    326277000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  88942220937                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     381277509023                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  76559198500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 215449812586                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    326277000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  88942220937                       # number of overall miss cycles
system.l2.overall_miss_latency::total    381277509023                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14196055                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        21353279                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           50283                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1405960                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37005577                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14196055                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       21353279                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          50283                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1405960                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37005577                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.065540                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.132989                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.071515                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.632158                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.125996                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.065540                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.132989                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.071515                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.632158                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.125996                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82285.265560                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 75869.288700                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90733.314794                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100071.244060                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81774.512734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82285.265560                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 75869.288700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90733.314794                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100071.244060                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81774.512734                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              93849                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2192                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      42.814325                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2103775                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2883146                       # number of writebacks
system.l2.writebacks::total                   2883146                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             98                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         161595                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          53670                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              215375                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            98                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        161595                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         53670                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             215375                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       930314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2678155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       835119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4447172                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       930314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2678155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       835119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3355208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7802380                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  67250549000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 177889355636                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    289785000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  76468311452                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 321898001088                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  67250549000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 177889355636                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    289785000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  76468311452                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 266643043705                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 588541044793                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.065533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.125421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.071277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.593985                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.120176                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.065533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.125421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.071277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.593985                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.210843                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72288.011360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66422.352566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80855.189732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91565.766618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72382.629025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72288.011360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66422.352566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80855.189732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91565.766618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79471.390061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75430.963987                       # average overall mshr miss latency
system.l2.replacements                       15115414                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6386718                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6386718                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6386718                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6386718                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30491636                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30491636                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30491636                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30491636                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3355208                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3355208                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 266643043705                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 266643043705                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79471.390061                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79471.390061                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 95                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1605000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       182500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1787500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           94                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              107                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.893617                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.887850                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19107.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 16590.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 18815.789474                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1695000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       221000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1916000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.893617                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.846154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.887850                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20178.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20090.909091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20168.421053                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.700000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       140500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3649535                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           201462                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3850997                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1603904                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         655717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2259621                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 109584617355                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  65276094985                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  174860712340                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5253439                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       857179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6110618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.305306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.764971                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.369786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 68323.676077                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99549.188118                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77384.974002                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        63355                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        21931                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            85286                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1540549                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       633786                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2174335                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  89182284374                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56948714493                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 146130998867                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.293246                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.739386                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.355829                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 57889.936882                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89854.800347                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67207.214558                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13265643                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         46687                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13312330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       930412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3596                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           934008                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  76559198500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    326277000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  76885475500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14196055                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        50283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14246338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.065540                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.071515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.065561                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82285.265560                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90733.314794                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82317.791175                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           98                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           110                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       930314                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3584                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       933898                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  67250549000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    289785000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  67540334000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.065533                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.071277                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.065554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72288.011360                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80855.189732                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72320.889433                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14863994                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       315709                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          15179703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1235846                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       233072                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1468918                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 105865195231                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  23666125952                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 129531321183                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16099840                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       548781                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16648621                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.076761                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.424709                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.088231                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85662.125565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101539.978856                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88181.451370                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        98240                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        31739                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       129979                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1137606                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       201333                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1338939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  88707071262                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  19519596959                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 108226668221                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.070659                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.366873                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.080423                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77976.972047                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96951.801041                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80830.170920                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          340                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               354                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          277                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             289                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5769000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       365498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6134498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          617                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           643                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.448947                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.461538                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.449456                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20826.714801                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 30458.166667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21226.636678                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           85                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           89                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          192                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          200                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3821492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       156000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3977492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.311183                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.307692                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.311042                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19903.604167                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19887.460000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999875                       # Cycle average of tags in use
system.l2.tags.total_refs                    76873573                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15115856                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.085625                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.509405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.565727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.333487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.026929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.432063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.132263                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.382959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.055714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.161461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.377067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 606194000                       # Number of tag accesses
system.l2.tags.data_accesses                606194000                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      59540160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     171552576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        229376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      53493056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    204903232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          489718400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     59540160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       229376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      59769536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    184521344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       184521344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         930315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2680509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         835829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3201613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7651850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2883146                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2883146                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         90059292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        259487101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           346950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         80912560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    309932657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             740738559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     90059292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       346950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         90406242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      279103408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            279103408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      279103408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        90059292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       259487101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          346950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        80912560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    309932657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1019841967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2044308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    930315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1813572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    815216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3167410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003866440750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       123644                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       123644                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14398368                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1927398                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7651850                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2883146                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7651850                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2883146                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 921753                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                838838                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            214893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            339569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            293359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            286824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            882517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            932682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            368701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            344863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            296304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            279030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           264771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           388488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           581576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           743839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           206887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           305794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            136284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            174493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            179050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            155333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           136270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           142898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            86396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86163                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 186858523943                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                33650485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            313047842693                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27764.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46514.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4941214                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1390672                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7651850                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2883146                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2984403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1261515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  765677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  484280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  253552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  193787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  153052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  124759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  102595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   84759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  76977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  97310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  57933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  30260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  22116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  16564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   7264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  88923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 111341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 121991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 128072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 132457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 135662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 137378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 139937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 144070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 135218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 133248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 131259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 128285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 127983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 127040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2442477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.912961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.107889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.973550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       932080     38.16%     38.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       776853     31.81%     69.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       238731      9.77%     79.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       146844      6.01%     85.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       144451      5.91%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        40727      1.67%     93.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24347      1.00%     94.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17198      0.70%     95.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       121246      4.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2442477                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       123644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.431125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    284.125174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       123639    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        123644                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       123644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.533580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.494925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.193911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            98245     79.46%     79.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3128      2.53%     81.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11766      9.52%     91.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6029      4.88%     96.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2635      2.13%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1026      0.83%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              453      0.37%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              205      0.17%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               81      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               38      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        123644                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              430726208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                58992192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               130833792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               489718400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            184521344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       651.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       197.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    740.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    279.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  661121754500                       # Total gap between requests
system.mem_ctrls.avgGap                      62754.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     59540160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    116068608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       229376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     52173824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    202714240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    130833792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 90059291.836604312062                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 175563126.483711600304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 346949.691171689017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 78917114.798610389233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 306621629.830948531628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 197896657.580657958984                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       930315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2680509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       835829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3201613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2883146                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  28960407975                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  75727523307                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    138976928                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  41904151789                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 166316782694                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16244365957910                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31129.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28251.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38777.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50134.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51947.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5634250.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7353735900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3908580555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         21896159460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4723390080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     52187853120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     287821965120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11494374720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       389386058955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        588.977805                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  27411739393                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22076080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 611633968107                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10085635560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5360619660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         26156733120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5947741080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     52187853120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     287542811040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11729451840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       399010845420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        603.536070                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  27706854457                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22076080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 611338853043                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6806333234.567902                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   31782190281.446060                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     96.30%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 248476632000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   109808795500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 551312992000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9610061                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9610061                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9610061                       # number of overall hits
system.cpu1.icache.overall_hits::total        9610061                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        51074                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         51074                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        51074                       # number of overall misses
system.cpu1.icache.overall_misses::total        51074                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    991952000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    991952000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    991952000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    991952000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9661135                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9661135                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9661135                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9661135                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005287                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005287                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005287                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005287                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19421.858480                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19421.858480                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19421.858480                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19421.858480                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          176                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    58.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        50251                       # number of writebacks
system.cpu1.icache.writebacks::total            50251                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          791                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          791                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          791                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          791                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        50283                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        50283                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        50283                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        50283                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    921105000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    921105000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    921105000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    921105000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005205                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005205                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005205                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005205                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18318.417756                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18318.417756                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18318.417756                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18318.417756                       # average overall mshr miss latency
system.cpu1.icache.replacements                 50251                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9610061                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9610061                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        51074                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        51074                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    991952000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    991952000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9661135                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9661135                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005287                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005287                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19421.858480                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19421.858480                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          791                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          791                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        50283                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        50283                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    921105000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    921105000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005205                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005205                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18318.417756                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18318.417756                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.984845                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9576689                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            50251                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           190.577083                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        312029000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.984845                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999526                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999526                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19372553                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19372553                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16771128                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16771128                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16771128                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16771128                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3699929                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3699929                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3699929                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3699929                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 235371995744                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 235371995744                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 235371995744                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 235371995744                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20471057                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20471057                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20471057                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20471057                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.180740                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.180740                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.180740                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.180740                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 63615.273629                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63615.273629                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 63615.273629                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63615.273629                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       783393                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       171658                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            15600                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1279                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.217500                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   134.212666                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1404968                       # number of writebacks
system.cpu1.dcache.writebacks::total          1404968                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2711464                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2711464                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2711464                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2711464                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       988465                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       988465                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       988465                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       988465                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  62723775959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  62723775959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  62723775959                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  62723775959                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.048286                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.048286                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.048286                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.048286                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 63455.737896                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 63455.737896                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 63455.737896                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 63455.737896                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1404968                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12794186                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12794186                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2072556                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2072556                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 116690915500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 116690915500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14866742                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14866742                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.139409                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.139409                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 56302.901104                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56302.901104                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1523465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1523465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       549091                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       549091                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28302807000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28302807000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036934                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036934                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 51544.838652                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 51544.838652                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3976942                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3976942                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1627373                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1627373                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 118681080244                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 118681080244                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5604315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5604315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.290379                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.290379                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72928.013580                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72928.013580                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1187999                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1187999                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       439374                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       439374                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  34420968959                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  34420968959                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.078399                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.078399                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 78340.932688                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78340.932688                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6059500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6059500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.321121                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.321121                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40667.785235                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40667.785235                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002155                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002155                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       573000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       573000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.242630                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.242630                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5355.140187                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5355.140187                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       466000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       466000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.242630                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.242630                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4355.140187                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4355.140187                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       588626                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         588626                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       429311                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       429311                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35264702000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35264702000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017937                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017937                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.421746                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.421746                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82142.553999                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82142.553999                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       429311                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       429311                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34835391000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34835391000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421746                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421746                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81142.553999                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81142.553999                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.692240                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18777078                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1417654                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.245177                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        312040500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.692240                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927883                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927883                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44397481                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44397481                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 661121787500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30895688                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9269864                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30619402                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12232268                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4908001                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             368                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            629                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6134204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6134203                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14246342                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16649347                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          643                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          643                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42588136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     64075830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       150817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4228853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             111043636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1817092928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2733323328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6434176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    179899072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4736749504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20048259                       # Total snoops (count)
system.tol2bus.snoopTraffic                 186078592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         57055149                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.166976                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.396501                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               48045168     84.21%     84.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8493116     14.89%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 516865      0.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           57055149                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        74025844437                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32069927787                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21549768113                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2128112968                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          75448951                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            24000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1282531859500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137092                       # Simulator instruction rate (inst/s)
host_mem_usage                                 721184                       # Number of bytes of host memory used
host_op_rate                                   137756                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6725.69                       # Real time elapsed on the host
host_tick_rate                               92393469                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   922039227                       # Number of instructions simulated
sim_ops                                     926502624                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.621410                       # Number of seconds simulated
sim_ticks                                621410072000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.019262                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15385599                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17680682                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2796229                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         30686782                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            827631                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1037629                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          209998                       # Number of indirect misses.
system.cpu0.branchPred.lookups               35318544                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       133085                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        179925                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2233412                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19935324                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5912120                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2737136                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       49423188                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           109899814                       # Number of instructions committed
system.cpu0.commit.committedOps             111101261                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    603857076                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.183986                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.951886                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    565235904     93.60%     93.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     18710649      3.10%     96.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4767278      0.79%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5567284      0.92%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1419827      0.24%     98.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       772600      0.13%     98.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       984962      0.16%     98.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       486452      0.08%     99.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5912120      0.98%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    603857076                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     20132                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1708346                       # Number of function calls committed.
system.cpu0.commit.int_insts                107892810                       # Number of committed integer instructions.
system.cpu0.commit.loads                     35103035                       # Number of loads committed
system.cpu0.commit.membars                    1862802                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1867416      1.68%      1.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        64162025     57.75%     59.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1141022      1.03%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          520608      0.47%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3076      0.00%     60.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          9229      0.01%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1538      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1572      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       35279830     31.75%     92.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8110228      7.30%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3130      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1571      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        111101261                       # Class of committed instruction
system.cpu0.commit.refs                      43394759                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  109899814                       # Number of Instructions Simulated
system.cpu0.committedOps                    111101261                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.883644                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.883644                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            462824592                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               570447                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12751273                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             171360152                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                79740855                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 62243166                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2270773                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1217736                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4863484                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   35318544                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13145494                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    518272953                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               780158                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        11451                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     203539606                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                2250                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         8395                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5669866                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.040764                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          90812888                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16213230                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.234923                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         611942870                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.336129                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.878287                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               495287908     80.94%     80.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                74415167     12.16%     93.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                15608209      2.55%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                12176513      1.99%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11909392      1.95%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1318553      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  224636      0.04%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   67499      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  934993      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           611942870                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    18211                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   13033                       # number of floating regfile writes
system.cpu0.idleCycles                      254468128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2401924                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                23552537                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.174193                       # Inst execution rate
system.cpu0.iew.exec_refs                    67593915                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8919240                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               17208116                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             54264680                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1205935                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           554493                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9538788                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          159428233                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             58674675                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1546574                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            150922350                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                167470                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            139461931                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2270773                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            139440385                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2336626                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          258131                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         3777                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         2559                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          344                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19161645                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1247075                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          2559                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1004845                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1397079                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                107209597                       # num instructions consuming a value
system.cpu0.iew.wb_count                    137414365                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.780084                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 83632466                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.158602                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     137844316                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               193650489                       # number of integer regfile reads
system.cpu0.int_regfile_writes              105517165                       # number of integer regfile writes
system.cpu0.ipc                              0.126845                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.126845                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1905984      1.25%      1.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             79829608     52.36%     53.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1707746      1.12%     54.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               521097      0.34%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 77      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3076      0.00%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               9229      0.01%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            239      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1538      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1572      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            59670494     39.14%     94.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8811696      5.78%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4649      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1918      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             152468923                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  25698                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              48274                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        21022                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             24464                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1888477                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012386                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 405282     21.46%     21.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2541      0.13%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     31      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1360022     72.02%     93.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               117201      6.21%     99.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead             3400      0.18%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             152425718                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         919230980                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    137393343                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        207732840                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 155821955                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                152468923                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3606278                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       48327056                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           510060                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        869142                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27951636                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    611942870                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.249155                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.761492                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          526954572     86.11%     86.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           48486019      7.92%     94.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           19488051      3.18%     97.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8195826      1.34%     98.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5592185      0.91%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1841193      0.30%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1011332      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             212909      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             160783      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      611942870                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.175978                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3073025                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          507449                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            54264680                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9538788                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  59077                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 15431                       # number of misc regfile writes
system.cpu0.numCycles                       866410998                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   376409529                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              160325512                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             82779089                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2629125                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                83639371                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             117942547                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               184215                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            213949124                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             163291873                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          125604513                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 62683055                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2123390                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2270773                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            121903842                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                42825491                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            18343                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       213930781                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     181120317                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1016398                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26245438                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1033116                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   758161487                       # The number of ROB reads
system.cpu0.rob.rob_writes                  329143544                       # The number of ROB writes
system.cpu0.timesIdled                        3157625                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                35685                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.454464                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16686317                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19994517                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2975404                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33166770                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1430304                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1735540                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          305236                       # Number of indirect misses.
system.cpu1.branchPred.lookups               38916107                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       250968                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        163596                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2405670                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  24399011                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6532743                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2798438                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       46292302                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           131173547                       # Number of instructions committed
system.cpu1.commit.committedOps             132397888                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    640820361                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.206607                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.985082                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    592377594     92.44%     92.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24013913      3.75%     96.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7021907      1.10%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6217461      0.97%     98.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2016103      0.31%     98.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       997300      0.16%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1128458      0.18%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       514882      0.08%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6532743      1.02%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    640820361                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    105504                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2715268                       # Number of function calls committed.
system.cpu1.commit.int_insts                129017931                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38930861                       # Number of loads committed
system.cpu1.commit.membars                    1880510                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1904846      1.44%      1.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        78406837     59.22%     60.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1253262      0.95%     61.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          595360      0.45%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         16224      0.01%     62.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         48672      0.04%     62.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8112      0.01%     62.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8112      0.01%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       39078201     29.52%     91.63% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      11053878      8.35%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        16256      0.01%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8128      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        132397888                       # Class of committed instruction
system.cpu1.commit.refs                      50156463                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  131173547                       # Number of Instructions Simulated
system.cpu1.committedOps                    132397888                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.652280                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.652280                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            453442016                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               577856                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            14278575                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             189566790                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               114095730                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 73931146                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2469683                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1117031                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4703568                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   38916107                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16430289                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    517130045                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               991090                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        22492                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     219829218                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                2535                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         7209                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                6081120                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.038770                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         128439302                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18116621                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.219002                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         648642143                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.342147                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.886788                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               522027257     80.48%     80.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                81149992     12.51%     92.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17805001      2.74%     95.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12651321      1.95%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11824598      1.82%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1565592      0.24%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  360364      0.06%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  135365      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1122653      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           648642143                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    90179                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   65396                       # number of floating regfile writes
system.cpu1.idleCycles                      355134572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2555896                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                27785528                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.169017                       # Inst execution rate
system.cpu1.iew.exec_refs                    73010601                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11870419                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               16443409                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             56823678                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1231762                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           718994                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12491480                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          177687752                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             61140182                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1658198                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            169655514                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                163500                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            133199797                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2469683                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            133194416                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2226908                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          727989                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7009                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2947                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          373                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17892817                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1265878                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2947                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1139917                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1415979                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                113109380                       # num instructions consuming a value
system.cpu1.iew.wb_count                    156684603                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.780796                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 88315349                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.156095                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     157131372                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               218229326                       # number of integer regfile reads
system.cpu1.int_regfile_writes              118021979                       # number of integer regfile writes
system.cpu1.ipc                              0.130680                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.130680                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1969066      1.15%      1.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             93028977     54.30%     55.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1705916      1.00%     56.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               596911      0.35%     56.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 37      0.00%     56.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              16224      0.01%     56.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              48672      0.03%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc            211      0.00%     56.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8112      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8112      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     56.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            62121183     36.26%     93.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           11784727      6.88%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          17180      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8384      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             171313712                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 107992                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             214947                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       106164                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            108702                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2052240                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011979                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 420176     20.47%     20.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  3331      0.16%     20.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                    179      0.01%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1446465     70.48%     91.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               181029      8.82%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead             1060      0.05%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             171288894                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         993560445                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    156578439                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        222871533                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 174065140                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                171313712                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3622612                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       45289864                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           453585                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        824174                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     26493628                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    648642143                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.264111                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.774017                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          551179274     84.97%     84.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           57210606      8.82%     93.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           21876734      3.37%     97.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8830086      1.36%     98.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5991074      0.92%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2042570      0.31%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1083232      0.17%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             245694      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             182873      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      648642143                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.170669                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3110556                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          569248                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            56823678                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12491480                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 183838                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 81120                       # number of misc regfile writes
system.cpu1.numCycles                      1003776715                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   238967869                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              152661386                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             97138368                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2586258                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               118021162                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             110938896                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               148895                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            237791665                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             181761883                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          137349209                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 74225127                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1961312                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2469683                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            114731594                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                40210841                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            90384                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       237701281                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     186533191                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1045025                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25446398                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1061380                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   812389012                       # The number of ROB reads
system.cpu1.rob.rob_writes                  365205647                       # The number of ROB writes
system.cpu1.timesIdled                        4670175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         18293643                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1191800                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            20404825                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                665539                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     31132497                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      60545040                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2932993                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2009442                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23482456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     17394680                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     47242300                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       19404122                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           29372554                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4226944                       # Transaction distribution
system.membus.trans_dist::CleanEvict         25211010                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           145318                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          81195                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1497581                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1492024                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      29372556                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         10410                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     91409592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               91409592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2245857408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2245857408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           184426                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          31107060                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                31107060    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            31107060                       # Request fanout histogram
system.membus.respLayer1.occupancy       161752808709                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             26.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         84848926287                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   621410072000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   621410072000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              24254                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        12127                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15519982.518347                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   33982922.415152                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        12127    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    886505000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          12127                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   433199244000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 188210828000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9912476                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9912476                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9912476                       # number of overall hits
system.cpu0.icache.overall_hits::total        9912476                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3233009                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3233009                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3233009                       # number of overall misses
system.cpu0.icache.overall_misses::total      3233009                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 202447636944                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 202447636944                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 202447636944                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 202447636944                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13145485                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13145485                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13145485                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13145485                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.245941                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.245941                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.245941                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.245941                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62618.952482                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62618.952482                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62618.952482                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62618.952482                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       250271                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3101                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    80.706546                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      2976342                       # number of writebacks
system.cpu0.icache.writebacks::total          2976342                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       254706                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       254706                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       254706                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       254706                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      2978303                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      2978303                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      2978303                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2978303                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 184393480451                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 184393480451                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 184393480451                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 184393480451                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.226565                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.226565                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.226565                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.226565                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 61912.263612                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61912.263612                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 61912.263612                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61912.263612                       # average overall mshr miss latency
system.cpu0.icache.replacements               2976342                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9912476                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9912476                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3233009                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3233009                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 202447636944                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 202447636944                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13145485                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13145485                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.245941                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.245941                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62618.952482                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62618.952482                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       254706                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       254706                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      2978303                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      2978303                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 184393480451                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 184393480451                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.226565                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.226565                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 61912.263612                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61912.263612                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.985214                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12890875                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2978334                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.328217                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.985214                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999538                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999538                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         29269272                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        29269272                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     38159645                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        38159645                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     38159645                       # number of overall hits
system.cpu0.dcache.overall_hits::total       38159645                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     16836831                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16836831                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     16836831                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16836831                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1331059322606                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1331059322606                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1331059322606                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1331059322606                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     54996476                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     54996476                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     54996476                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     54996476                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.306144                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.306144                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.306144                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.306144                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 79056.404534                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79056.404534                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 79056.404534                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79056.404534                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    157395558                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        25308                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2611344                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            385                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.273774                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.735065                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7811327                       # number of writebacks
system.cpu0.dcache.writebacks::total          7811327                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8858520                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8858520                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8858520                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8858520                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      7978311                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      7978311                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      7978311                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      7978311                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 709444689817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 709444689817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 709444689817                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 709444689817                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.145069                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.145069                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.145069                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.145069                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 88921.663973                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88921.663973                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 88921.663973                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88921.663973                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7811222                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     33132276                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       33132276                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     14406511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     14406511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1166013605000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1166013605000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     47538787                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     47538787                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.303048                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.303048                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 80936.571318                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80936.571318                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7383970                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7383970                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      7022541                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7022541                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 632882849500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 632882849500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.147722                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.147722                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90121.631116                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90121.631116                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5027369                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5027369                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2430320                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2430320                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 165045717606                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 165045717606                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7457689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7457689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.325881                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.325881                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67911.105371                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67911.105371                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1474550                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1474550                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       955770                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       955770                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  76561840317                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  76561840317                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.128159                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.128159                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 80104.879120                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80104.879120                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       630233                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       630233                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        54699                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        54699                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2586347000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2586347000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       684932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       684932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.079860                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.079860                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 47283.259292                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 47283.259292                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        42567                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        42567                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        12132                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        12132                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    167617000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    167617000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017713                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017713                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13816.106166                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13816.106166                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       609208                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       609208                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        43988                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        43988                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    402084000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    402084000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       653196                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       653196                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.067343                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.067343                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9140.765663                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9140.765663                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        43851                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        43851                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    358379000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    358379000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.067133                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.067133                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8172.652847                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8172.652847                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      2554000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      2554000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      2408000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      2408000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       125198                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         125198                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        54727                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        54727                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    902151362                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    902151362                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       179925                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       179925                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.304166                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.304166                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16484.575475                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16484.575475                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        54722                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        54722                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    847373362                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    847373362                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.304138                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.304138                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15485.058331                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15485.058331                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.740957                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           47646039                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7959382                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.986148                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.740957                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991905                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991905                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        120988408                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       120988408                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1203681                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1233289                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1945663                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1374293                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5756926                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1203681                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1233289                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1945663                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1374293                       # number of overall hits
system.l2.overall_hits::total                 5756926                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1774197                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6554781                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           2530309                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6649479                       # number of demand (read+write) misses
system.l2.demand_misses::total               17508766                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1774197                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6554781                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          2530309                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6649479                       # number of overall misses
system.l2.overall_misses::total              17508766                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 166371206994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 681077366904                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 230062064496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 685797580905                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1763308219299                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 166371206994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 681077366904                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 230062064496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 685797580905                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1763308219299                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         2977878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7788070                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4475972                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8023772                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23265692                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        2977878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7788070                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4475972                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8023772                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23265692                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.595792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.841644                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.565309                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.828722                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.752557                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.595792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.841644                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.565309                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.828722                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.752557                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93772.679693                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103905.434355                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90922.517564                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103135.536018                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100710.022585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93772.679693                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103905.434355                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90922.517564                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103135.536018                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100710.022585                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              16273                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       511                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.845401                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11810798                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4226944                       # number of writebacks
system.l2.writebacks::total                   4226944                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          27153                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         376018                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          40762                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         409884                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              853817                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         27153                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        376018                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         40762                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        409884                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             853817                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1747044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6178763                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      2489547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6239595                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16654949                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1747044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6178763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      2489547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6239595                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     15768661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         32423610                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 147074454062                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 593991423576                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 202402395069                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 596220639086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1539688911793                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 147074454062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 593991423576                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 202402395069                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 596220639086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1140781933669                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2680470845462                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.586674                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.793363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.556203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.777639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.715859                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.586674                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.793363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.556203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.777639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.393623                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84184.745239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96134.359511                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81300.893323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95554.381188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92446.330024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84184.745239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96134.359511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81300.893323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95554.381188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 72344.882909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82670.339468                       # average overall mshr miss latency
system.l2.replacements                       46154470                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4717494                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4717494                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4717494                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4717494                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     16543547                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16543547                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     16543547                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16543547                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     15768661                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       15768661                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1140781933669                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1140781933669                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 72344.882909                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72344.882909                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9313                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3149                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12462                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         21745                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         12477                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              34222                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    244480000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    165788500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    410268500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        31058                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        15626                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            46684                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.700142                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.798477                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.733056                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11243.044378                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 13287.529053                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11988.443107                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           66                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           36                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             102                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        21679                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        12441                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         34120                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    439172996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    253050998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    692223994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.698017                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.796173                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.730871                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20257.991420                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20340.085041                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20287.924795                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          5050                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1641                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               6691                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         6120                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         4859                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            10979                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data    102154500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     55811000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    157965500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        11170                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         6500                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          17670                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.547896                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.747538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.621336                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 16691.911765                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 11486.108253                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14387.967939                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           37                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            44                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         6083                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         4852                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        10935                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    123439996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     97964995                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    221404991                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.544584                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.746462                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.618846                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20292.618116                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20190.642003                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20247.370005                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           131235                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           205281                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                336516                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         770006                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         844584                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1614590                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  73227200457                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  78207779458                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  151434979915                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       901241                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1049865                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1951106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.854384                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.804469                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.827526                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95099.519299                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92599.172442                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93791.600292                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        59888                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        62868                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           122756                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       710118                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       781716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1491834                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  61689628500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  65828458002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 127518086502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.787934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.744587                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.764609                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86872.362762                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 84210.196545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85477.396615                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1203681                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1945663                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3149344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1774197                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      2530309                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4304506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 166371206994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 230062064496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 396433271490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      2977878                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4475972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7453850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.595792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.565309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.577488                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93772.679693                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90922.517564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92097.274691                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        27153                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        40762                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         67915                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1747044                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      2489547                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4236591                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 147074454062                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 202402395069                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 349476849131                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.586674                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.556203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.568376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84184.745239                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81300.893323                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82490.107997                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1102054                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1169012                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2271066                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5784775                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5804895                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11589670                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 607850166447                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 607589801447                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1215439967894                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6886829                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6973907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13860736                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.839977                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.832373                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.836151                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105077.581487                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104668.525692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104872.698523                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       316130                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       347016                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       663146                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5468645                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5457879                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10926524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 532301795076                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 530392181084                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1062693976160                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.794073                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.782614                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.788308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97337.054257                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97179.175479                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97258.192648                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         3144                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1816                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4960                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         4999                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         5817                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           10816                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     15455994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     11263498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     26719492                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         8143                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         7633                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         15776                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.613902                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.762086                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.685598                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  3091.817163                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1936.307031                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  2470.367234                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          242                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          181                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          423                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         4757                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         5636                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        10393                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     95661489                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    109227492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    204888981                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.584183                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.738373                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.658785                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20109.625604                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19380.321505                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19714.132685                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998779                       # Cycle average of tags in use
system.l2.tags.total_refs                    57927775                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  46159900                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.254937                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.707755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.056283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.306700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        4.790224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.410569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.727248                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.323559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.047754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.114167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.074847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.115790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.323863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999981                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 403018372                       # Number of tag accesses
system.l2.tags.data_accesses                403018372                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     111814656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     396669056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     159337280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     400847232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    906664832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1975333056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    111814656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    159337280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     271151936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    270524416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       270524416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1747104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6197954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        2489645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6263238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     14166638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            30864579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4226944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4226944                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        179936987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        638337024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        256412452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        645060726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1459044314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3178791502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    179936987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    256412452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        436349439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      435339606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            435339606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      435339606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       179936987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       638337024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       256412452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       645060726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1459044314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3614131108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4088227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1747093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5969824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   2489636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6013999.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  14019969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000217130250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       252854                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       252854                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            51540201                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3850441                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    30864580                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4226944                       # Number of write requests accepted
system.mem_ctrls.readBursts                  30864580                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4226944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 624059                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                138717                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            752824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            650653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2188399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1001248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1428548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4250415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3300467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3234961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1962902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2027471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1798672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3233256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1455055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1332668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           824996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           797986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            192836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            178397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            314962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            217149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            273212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            242404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            264344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            308828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            292532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            262748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           228637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           430627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           410127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           116512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           162330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           192594                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 982826462137                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               151202605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1549836230887                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32500.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51250.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        26                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21386143                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2701064                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              30864580                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4226944                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4869447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5263933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4352580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3852969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3204370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2628846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2021659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1484412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  990356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  652262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 402465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 247149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 134636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  71995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  35537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  16329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   7049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   4230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 123214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 198455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 237659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 255556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 263033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 265940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 266891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 266688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 267388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 269702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 262841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 260371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 258175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 256513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 255500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 255435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     59                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10241554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.522188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.697584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.539919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2364923     23.09%     23.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      5124750     50.04%     73.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1203586     11.75%     84.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       550043      5.37%     90.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       304816      2.98%     93.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       185270      1.81%     95.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       123944      1.21%     96.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        83194      0.81%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       301028      2.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10241554                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       252854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     119.596791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     94.540412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     87.226558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          72479     28.66%     28.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        98257     38.86%     67.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        39735     15.71%     83.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        19648      7.77%     91.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        12054      4.77%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         6865      2.72%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         2292      0.91%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          933      0.37%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          380      0.15%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          122      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           55      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           16      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        252854                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       252854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.168378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.157580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.620158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           232544     91.97%     91.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4374      1.73%     93.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11323      4.48%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3353      1.33%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              923      0.37%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              244      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               74      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        252854                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1935393344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                39939776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               261647296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1975333120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            270524416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3114.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       421.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3178.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    435.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  621410057000                       # Total gap between requests
system.mem_ctrls.avgGap                      17708.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    111813952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    382068736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    159336704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    384895936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    897278016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    261647296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 179935854.016862481833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 614841556.671775341034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 256411524.659033864737                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 619391209.352654337883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1443938642.822641611099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 421054160.190696120262                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1747105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6197954                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      2489645                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6263238                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     14166638                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4226944                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  74357998289                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 337905625680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  99088877943                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 337782183441                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 700701545534                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15437015890104                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     42560.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54518.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39800.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53930.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49461.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3652051.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          35974861440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          19121099910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         95911662840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10941678540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     49053803760.001656                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     279211192290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3496253280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       493710552060.014160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        794.500402                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6770434192                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20750340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 593889297808                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          37149826980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          19745597520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        120005657100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10398929040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     49053803760.001656                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     280841317620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2123516160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       519318648180.014404                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        835.710059                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3171439272                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20750340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 597488292728                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              33376                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16689                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7162209.689017                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   31907539.359423                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16689    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    860856500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16689                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   501879954500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 119530117500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11654526                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11654526                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11654526                       # number of overall hits
system.cpu1.icache.overall_hits::total       11654526                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4775755                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4775755                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4775755                       # number of overall misses
system.cpu1.icache.overall_misses::total      4775755                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 279342224812                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 279342224812                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 279342224812                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 279342224812                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16430281                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16430281                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16430281                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16430281                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.290668                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.290668                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.290668                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.290668                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 58491.741057                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58491.741057                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 58491.741057                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58491.741057                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      1119099                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            10028                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   111.597427                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4474599                       # number of writebacks
system.cpu1.icache.writebacks::total          4474599                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       299473                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       299473                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       299473                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       299473                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4476282                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4476282                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4476282                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4476282                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 258476577316                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 258476577316                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 258476577316                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 258476577316                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.272441                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.272441                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.272441                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.272441                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57743.586601                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57743.586601                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57743.586601                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57743.586601                       # average overall mshr miss latency
system.cpu1.icache.replacements               4474599                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11654526                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11654526                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4775755                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4775755                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 279342224812                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 279342224812                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16430281                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16430281                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.290668                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.290668                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 58491.741057                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58491.741057                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       299473                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       299473                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4476282                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4476282                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 258476577316                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 258476577316                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.272441                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.272441                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57743.586601                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57743.586601                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.982936                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16214463                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4476314                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.622280                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.982936                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999467                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999467                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37336844                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37336844                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     42738418                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42738418                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     42738418                       # number of overall hits
system.cpu1.dcache.overall_hits::total       42738418                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17572977                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17572977                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17572977                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17572977                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1346749156179                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1346749156179                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1346749156179                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1346749156179                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     60311395                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     60311395                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     60311395                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     60311395                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.291371                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.291371                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.291371                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.291371                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76637.507474                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76637.507474                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76637.507474                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76637.507474                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    151226543                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        23573                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2487265                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            396                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.800334                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    59.527778                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8090388                       # number of writebacks
system.cpu1.dcache.writebacks::total          8090388                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9356151                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9356151                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9356151                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9356151                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8216826                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8216826                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8216826                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8216826                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 714424426191                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 714424426191                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 714424426191                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 714424426191                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.136240                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.136240                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.136240                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.136240                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86946.520006                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86946.520006                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86946.520006                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86946.520006                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8090387                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     35294485                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       35294485                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     14622939                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     14622939                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1164517817500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1164517817500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     49917424                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     49917424                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.292943                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.292943                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79636.372517                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79636.372517                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7520874                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7520874                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7102065                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7102065                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 631145072000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 631145072000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.142276                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.142276                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88867.825344                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88867.825344                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7443933                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7443933                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2950038                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2950038                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 182231338679                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 182231338679                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10393971                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10393971                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.283822                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.283822                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 61772.539431                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 61772.539431                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1835277                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1835277                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1114761                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1114761                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  83279354191                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  83279354191                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.107251                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.107251                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 74706.016977                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 74706.016977                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       633438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       633438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        75759                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        75759                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4179461500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4179461500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       709197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       709197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.106824                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.106824                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 55167.854644                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 55167.854644                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        38330                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        38330                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        37429                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        37429                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2697809000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2697809000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.052777                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.052777                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 72078.041091                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72078.041091                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       620070                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       620070                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        44446                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44446                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    333437500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    333437500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       664516                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       664516                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.066885                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.066885                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7502.081177                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7502.081177                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        44435                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        44435                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    289249500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    289249500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.066868                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.066868                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6509.497018                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6509.497018                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3466500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3466500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3219500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3219500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       116795                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         116795                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        46801                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        46801                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    443441474                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    443441474                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       163596                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       163596                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.286077                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.286077                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  9475.042713                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  9475.042713                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          228                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          228                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        46573                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        46573                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    391891474                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    391891474                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.284683                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.284683                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  8414.563674                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  8414.563674                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.762261                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           52480786                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8232005                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.375213                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.762261                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992571                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992571                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        131929384                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       131929384                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 621410072000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21628868                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8944438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18635098                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        41927526                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         20973600                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              57                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          155330                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         87893                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         243223                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          393                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          393                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2000978                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2000979                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7454584                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14174284                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        15776                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        15776                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      8932522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     23738922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13426852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24489414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70587710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    381070080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    998362112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    572836480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1031305216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2983573888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        67671543                       # Total snoops (count)
system.tol2bus.snoopTraffic                 293859072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         91017596                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.271444                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.500135                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               68564507     75.33%     75.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1               20330329     22.34%     97.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1992426      2.19%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 130334      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           91017596                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        46974279925                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12008235814                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4479972377                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12410625045                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6725495771                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            85511                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
