/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_19z;
  reg [3:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_24z;
  reg [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [25:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire [19:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [8:0] celloutsig_0_35z;
  reg [7:0] celloutsig_0_36z;
  wire [15:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_59z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_71z;
  wire [4:0] celloutsig_0_72z;
  wire [19:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  reg [4:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_1z[3] | celloutsig_0_3z);
  assign celloutsig_0_6z = ~(in_data[31] | celloutsig_0_5z[4]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[2] | celloutsig_1_0z[4]);
  assign celloutsig_0_8z = ~(celloutsig_0_3z | celloutsig_0_6z);
  assign celloutsig_1_4z = ~(celloutsig_1_1z | in_data[180]);
  assign celloutsig_1_5z = ~(celloutsig_1_3z | celloutsig_1_4z);
  assign celloutsig_1_9z = ~(celloutsig_1_1z | celloutsig_1_2z);
  assign celloutsig_1_11z = ~(celloutsig_1_4z | celloutsig_1_9z);
  assign celloutsig_1_14z = ~(celloutsig_1_5z | celloutsig_1_10z[12]);
  assign celloutsig_0_12z = ~(celloutsig_0_6z | celloutsig_0_11z);
  assign celloutsig_0_26z = ~(celloutsig_0_2z[0] | celloutsig_0_19z[5]);
  assign celloutsig_0_32z = ~((celloutsig_0_0z[0] | in_data[5]) & (celloutsig_0_17z[9] | celloutsig_0_26z));
  assign celloutsig_0_3z = ~((celloutsig_0_0z[6] | celloutsig_0_1z[0]) & (celloutsig_0_1z[0] | in_data[30]));
  assign celloutsig_0_59z = ~((celloutsig_0_35z[3] | in_data[93]) & (celloutsig_0_6z | celloutsig_0_40z[8]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z[3] | in_data[142]) & (celloutsig_1_0z[2] | celloutsig_1_0z[1]));
  assign celloutsig_1_3z = ~((celloutsig_1_1z | in_data[120]) & (celloutsig_1_0z[1] | celloutsig_1_1z));
  assign celloutsig_1_15z = ~((celloutsig_1_3z | celloutsig_1_5z) & (celloutsig_1_8z[9] | celloutsig_1_6z[3]));
  assign celloutsig_1_19z = ~((celloutsig_1_8z[7] | celloutsig_1_11z) & (out_data[149] | celloutsig_1_7z[5]));
  assign celloutsig_0_11z = ~((celloutsig_0_4z | celloutsig_0_7z[2]) & (celloutsig_0_10z[6] | celloutsig_0_1z[0]));
  assign celloutsig_0_15z = ~((celloutsig_0_1z[2] | celloutsig_0_3z) & (celloutsig_0_1z[3] | celloutsig_0_8z));
  assign celloutsig_0_0z = in_data[65] ? in_data[83:72] : in_data[39:28];
  assign celloutsig_0_31z = celloutsig_0_26z ? { celloutsig_0_16z[5:4], celloutsig_0_1z[3], celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_12z } : { celloutsig_0_27z[23:21], celloutsig_0_0z, celloutsig_0_24z };
  assign celloutsig_0_35z[8:1] = celloutsig_0_5z[0] ? celloutsig_0_27z[13:6] : in_data[42:35];
  assign celloutsig_0_71z = celloutsig_0_25z[1] ? celloutsig_0_17z[3:0] : { celloutsig_0_39z[5:3], celloutsig_0_59z };
  assign celloutsig_0_72z = celloutsig_0_32z ? celloutsig_0_13z[10:6] : celloutsig_0_20z[5:1];
  assign celloutsig_1_8z = celloutsig_1_0z[0] ? { in_data[160:158], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z[4:1], 1'h1, celloutsig_1_6z } : { in_data[147:138], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_10z[13:2] = celloutsig_1_6z[0] ? { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z } : { celloutsig_1_8z[7:0], celloutsig_1_6z[3:1], 1'h0 };
  assign celloutsig_0_9z[17:1] = celloutsig_0_2z[2] ? { celloutsig_0_7z[11:10], celloutsig_0_7z[19:17], celloutsig_0_5z } : { celloutsig_0_0z[4:2], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_13z = celloutsig_0_10z[4] ? { in_data[95:84], celloutsig_0_2z } : { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_16z[6:4] = celloutsig_0_10z[1] ? celloutsig_0_1z[2:0] : { celloutsig_0_0z[7:6], celloutsig_0_15z };
  assign celloutsig_0_17z = celloutsig_0_14z[0] ? { in_data[81:73], celloutsig_0_8z } : { celloutsig_0_7z[18:15], celloutsig_0_7z[4:3], celloutsig_0_14z[3:1], 1'h0 };
  assign celloutsig_0_39z = ~ { celloutsig_0_36z[7:3], celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_40z = ~ celloutsig_0_31z[16:5];
  assign celloutsig_0_5z = ~ celloutsig_0_0z;
  assign celloutsig_1_6z = ~ celloutsig_1_0z[4:1];
  assign celloutsig_1_7z = ~ { in_data[110:107], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_10z = ~ { celloutsig_0_7z[13:10], celloutsig_0_7z[19:15], celloutsig_0_7z[4] };
  assign celloutsig_0_14z = ~ { celloutsig_0_2z[1:0], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_19z = ~ { celloutsig_0_16z[6:4], celloutsig_0_1z };
  assign celloutsig_0_20z = ~ celloutsig_0_0z[9:4];
  assign celloutsig_0_24z = ~ { celloutsig_0_13z[0], celloutsig_0_1z };
  assign celloutsig_0_2z = ~ in_data[16:14];
  assign celloutsig_0_27z = ~ { celloutsig_0_5z[7:0], celloutsig_0_9z[17:1], celloutsig_0_6z };
  always_latch
    if (!out_data[144]) celloutsig_0_36z = 8'h00;
    else if (clkin_data[32]) celloutsig_0_36z = celloutsig_0_35z[8:1];
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 5'h00;
    else if (clkin_data[64]) celloutsig_1_0z = in_data[165:161];
  always_latch
    if (out_data[144]) celloutsig_0_1z = 4'h0;
    else if (!clkin_data[32]) celloutsig_0_1z = in_data[76:73];
  always_latch
    if (out_data[144]) celloutsig_0_25z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_25z = celloutsig_0_13z[10:5];
  assign { celloutsig_0_7z[0], celloutsig_0_7z[14:10], celloutsig_0_7z[19:15], celloutsig_0_7z[4:2] } = ~ { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z };
  assign { out_data[159], out_data[142], out_data[158:143] } = ~ { celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_0_16z[3:0] = celloutsig_0_1z;
  assign celloutsig_0_35z[0] = celloutsig_0_4z;
  assign { celloutsig_0_7z[9:5], celloutsig_0_7z[1] } = { celloutsig_0_7z[19:15], celloutsig_0_7z[2] };
  assign celloutsig_0_9z[0] = celloutsig_0_6z;
  assign celloutsig_1_10z[1:0] = { celloutsig_1_2z, celloutsig_1_2z };
  assign { out_data[141:128], out_data[96], out_data[35:32], out_data[4:0] } = { out_data[157:144], celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
