{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530630489081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530630489083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  3 12:08:08 2018 " "Processing started: Tue Jul  3 12:08:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530630489083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530630489083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc2 -c proc2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proc2 -c proc2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530630489083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1530630489454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1530630489454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc2.v 1 1 " "Found 1 design units, including 1 entities, in source file proc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc2 " "Found entity 1: proc2" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530630515003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530630515003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "/home/wesley/projetos_quartus/proc2/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530630515004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530630515004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "/home/wesley/projetos_quartus/proc2/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530630515005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530630515005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proc2 " "Elaborating entity \"proc2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530630515103 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proc2.v(65) " "Verilog HDL Case Statement warning at proc2.v(65): incomplete case statement has no default case item" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 65 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1530630515107 "|proc2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin proc2.v(62) " "Verilog HDL Always Construct warning at proc2.v(62): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530630515108 "|proc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Done proc2.v(4) " "Output port \"Done\" at proc2.v(4) has no driver" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1530630515108 "|proc2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin proc2.v(62) " "Inferred latch for \"IRin\" at proc2.v(62)" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530630515109 "|proc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_IR " "Elaborating entity \"regn\" for hierarchy \"regn:reg_IR\"" {  } { { "proc2.v" "reg_IR" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530630515149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "proc2.v" "decX" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530630515154 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[8\] " "Net \"BusWires\[8\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[8\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[7\] " "Net \"BusWires\[7\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[7\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[6\] " "Net \"BusWires\[6\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[6\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[5\] " "Net \"BusWires\[5\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[5\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[4\] " "Net \"BusWires\[4\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[4\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[3\] " "Net \"BusWires\[3\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[3\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[2\] " "Net \"BusWires\[2\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[2\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[1\] " "Net \"BusWires\[1\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[1\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515179 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[0\] " "Net \"BusWires\[0\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[0\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515179 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1530630515179 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[8\] " "Net \"BusWires\[8\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[8\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[7\] " "Net \"BusWires\[7\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[7\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[6\] " "Net \"BusWires\[6\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[6\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[5\] " "Net \"BusWires\[5\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[5\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[4\] " "Net \"BusWires\[4\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[4\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[3\] " "Net \"BusWires\[3\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[3\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[2\] " "Net \"BusWires\[2\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[2\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[1\] " "Net \"BusWires\[1\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[1\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515180 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[0\] " "Net \"BusWires\[0\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[0\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515180 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1530630515180 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[8\] " "Net \"BusWires\[8\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[8\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[7\] " "Net \"BusWires\[7\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[7\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[6\] " "Net \"BusWires\[6\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[6\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[5\] " "Net \"BusWires\[5\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[5\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[4\] " "Net \"BusWires\[4\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[4\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[3\] " "Net \"BusWires\[3\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[3\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[2\] " "Net \"BusWires\[2\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[2\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[1\] " "Net \"BusWires\[1\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[1\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[0\] " "Net \"BusWires\[0\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[0\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515181 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1530630515181 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[8\] " "Net \"BusWires\[8\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[8\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[7\] " "Net \"BusWires\[7\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[7\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[6\] " "Net \"BusWires\[6\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[6\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[5\] " "Net \"BusWires\[5\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[5\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[4\] " "Net \"BusWires\[4\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[4\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[3\] " "Net \"BusWires\[3\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[3\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[2\] " "Net \"BusWires\[2\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[2\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[1\] " "Net \"BusWires\[1\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[1\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BusWires\[0\] " "Net \"BusWires\[0\]\" is missing source, defaulting to GND" {  } { { "proc2.v" "BusWires\[0\]" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1530630515181 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1530630515181 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1530630515718 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Done GND " "Pin \"Done\" is stuck at GND" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530630515739 "|proc2|Done"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusWires\[0\] GND " "Pin \"BusWires\[0\]\" is stuck at GND" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530630515739 "|proc2|BusWires[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusWires\[1\] GND " "Pin \"BusWires\[1\]\" is stuck at GND" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530630515739 "|proc2|BusWires[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusWires\[2\] GND " "Pin \"BusWires\[2\]\" is stuck at GND" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530630515739 "|proc2|BusWires[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusWires\[3\] GND " "Pin \"BusWires\[3\]\" is stuck at GND" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530630515739 "|proc2|BusWires[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusWires\[4\] GND " "Pin \"BusWires\[4\]\" is stuck at GND" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530630515739 "|proc2|BusWires[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusWires\[5\] GND " "Pin \"BusWires\[5\]\" is stuck at GND" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530630515739 "|proc2|BusWires[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusWires\[6\] GND " "Pin \"BusWires\[6\]\" is stuck at GND" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530630515739 "|proc2|BusWires[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusWires\[7\] GND " "Pin \"BusWires\[7\]\" is stuck at GND" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530630515739 "|proc2|BusWires[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BusWires\[8\] GND " "Pin \"BusWires\[8\]\" is stuck at GND" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530630515739 "|proc2|BusWires[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1530630515739 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1530630515760 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530630516046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530630516046 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[0\] " "No output dependent on input pin \"DIN\[0\]\"" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530630516237 "|proc2|DIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[1\] " "No output dependent on input pin \"DIN\[1\]\"" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530630516237 "|proc2|DIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[2\] " "No output dependent on input pin \"DIN\[2\]\"" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530630516237 "|proc2|DIN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[3\] " "No output dependent on input pin \"DIN\[3\]\"" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530630516237 "|proc2|DIN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[4\] " "No output dependent on input pin \"DIN\[4\]\"" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530630516237 "|proc2|DIN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[5\] " "No output dependent on input pin \"DIN\[5\]\"" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530630516237 "|proc2|DIN[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[6\] " "No output dependent on input pin \"DIN\[6\]\"" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530630516237 "|proc2|DIN[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[7\] " "No output dependent on input pin \"DIN\[7\]\"" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530630516237 "|proc2|DIN[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[8\] " "No output dependent on input pin \"DIN\[8\]\"" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530630516237 "|proc2|DIN[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Resetn " "No output dependent on input pin \"Resetn\"" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530630516237 "|proc2|Resetn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "No output dependent on input pin \"Run\"" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530630516237 "|proc2|Run"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "proc2.v" "" { Text "/home/wesley/projetos_quartus/proc2/proc2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530630516237 "|proc2|Clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1530630516237 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530630516240 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530630516240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530630516240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "996 " "Peak virtual memory: 996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530630516250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  3 12:08:36 2018 " "Processing ended: Tue Jul  3 12:08:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530630516250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530630516250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530630516250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530630516250 ""}
