$date
  Wed Oct 19 13:53:26 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module sign_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % e $end
$var reg 1 & f $end
$scope module uut $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$var reg 1 ) c $end
$var reg 1 * d $end
$var reg 1 + e $end
$var reg 1 , f $end
$var reg 1 - sig1 $end
$var reg 1 . sig2 $end
$var reg 1 / sig3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
#50000000
#100000000
1!
1'
1-
#150000000
0!
1"
0'
1(
#200000000
1!
1'
#250000000
0!
0"
1#
0'
0(
1)
0-
#300000000
1!
1'
1-
#350000000
0!
1"
0'
1(
#400000000
1!
1'
#450000000
0!
0"
0#
1$
0'
0(
0)
1*
0-
#500000000
1!
1'
1-
#550000000
0!
1"
0'
1(
#600000000
1!
1'
#650000000
0!
0"
1#
0'
0(
1)
0-
1.
#700000000
1!
1&
1'
1,
1-
1/
#750000000
0!
1"
0'
1(
#800000000
1!
1'
#850000000
0!
0"
0#
0$
1%
0'
0(
0)
0*
1+
0-
0.
0/
#900000000
1!
1'
1-
#950000000
0!
1"
0'
1(
#1000000000
1!
1'
#1050000000
0!
0"
1#
0'
0(
1)
0-
#1100000000
1!
1'
1-
#1150000000
0!
1"
0'
1(
#1200000000
1!
1'
#1250000000
0!
0"
0#
1$
0'
0(
0)
1*
0-
#1300000000
1!
1'
1-
#1350000000
0!
1"
0'
1(
#1400000000
1!
1'
#1450000000
0!
0"
1#
0'
0(
1)
0-
1.
#1500000000
1!
1'
1-
1/
#1550000000
0!
1"
0'
1(
#1600000000
1!
1'
#1650000000
