# do Add_Sub_C2.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:44 on Aug 31,2021
# vlog -work work Add_Sub_C2.vo 
# -- Compiling module Add_Sub_C2
# -- Compiling module hard_block
# 
# Top level modules:
# 	Add_Sub_C2
# End time: 21:24:44 on Aug 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:44 on Aug 31,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module Add_Sub_C2_vlg_vec_tst
# 
# Top level modules:
# 	Add_Sub_C2_vlg_vec_tst
# End time: 21:24:45 on Aug 31,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Add_Sub_C2_vlg_vec_tst 
# Start time: 21:24:45 on Aug 31,2021
# Loading work.Add_Sub_C2_vlg_vec_tst
# Loading work.Add_Sub_C2
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#24
# ** Note: $finish    : Waveform.vwf.vt(57)
#    Time: 1 us  Iteration: 0  Instance: /Add_Sub_C2_vlg_vec_tst
# End time: 21:24:46 on Aug 31,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
