{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495428451414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495428451425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 01:47:28 2017 " "Processing started: Mon May 22 01:47:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495428451425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428451425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta spw_ulight_nofifo -c spw_ulight_nofifo " "Command: quartus_sta spw_ulight_nofifo -c spw_ulight_nofifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428451426 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1495428451530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428453175 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428453214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428453214 ""}
{ "Info" "ISTA_SDC_FOUND" "sdc_spw/spw_ulight_nofifo.out.sdc " "Reading SDC File: 'sdc_spw/spw_ulight_nofifo.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428454493 ""}
{ "Info" "ISTA_SDC_FOUND" "spw_ulight_nofifo/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'spw_ulight_nofifo/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428454611 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|negedge_clk  from: dataa  to: combout " "Cell: A\|negedge_clk  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|negedge_clk  from: datac  to: combout " "Cell: A\|negedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|posedge_clk  from: datab  to: combout " "Cell: A\|posedge_clk  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|posedge_clk  from: dataf  to: combout " "Cell: A\|posedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|negedge_clk  from: datad  to: combout " "Cell: B\|negedge_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|negedge_clk  from: dataf  to: combout " "Cell: B\|negedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|posedge_clk  from: datad  to: combout " "Cell: B\|posedge_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|posedge_clk  from: dataf  to: combout " "Cell: B\|posedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|negedge_clk  from: datab  to: combout " "Cell: RX_B\|negedge_clk  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|negedge_clk  from: dataf  to: combout " "Cell: RX_B\|negedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|posedge_clk  from: datac  to: combout " "Cell: RX_B\|posedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|posedge_clk  from: datae  to: combout " "Cell: RX_B\|posedge_clk  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|negedge_clk  from: dataa  to: combout " "Cell: RX\|negedge_clk  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|negedge_clk  from: datac  to: combout " "Cell: RX\|negedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|posedge_clk  from: datac  to: combout " "Cell: RX\|posedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|posedge_clk  from: dataf  to: combout " "Cell: RX\|posedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: datac  to: combout " "Cell: TX_B\|always1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: datad  to: combout " "Cell: TX_B\|always1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~13  from: dataf  to: combout " "Cell: TX_B\|tx_dout~13  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~8  from: dataf  to: combout " "Cell: TX_B\|tx_dout~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~0  from: datac  to: combout " "Cell: TX_B\|tx_sout~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~1  from: datad  to: combout " "Cell: TX_B\|tx_sout~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~1  from: datae  to: combout " "Cell: TX_B\|tx_sout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datab  to: combout " "Cell: TX\|always1~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datac  to: combout " "Cell: TX\|always1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: dataf  to: combout " "Cell: TX\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~0  from: dataf  to: combout " "Cell: TX\|tx_dout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~2  from: dataf  to: combout " "Cell: TX\|tx_dout~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~33  from: dataa  to: combout " "Cell: TX\|tx_dout~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~37  from: datac  to: combout " "Cell: TX\|tx_dout~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~0  from: dataf  to: combout " "Cell: TX\|tx_sout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datab  to: combout " "Cell: TX\|tx_sout~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datac  to: combout " "Cell: TX\|tx_sout~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datad  to: combout " "Cell: TX\|tx_sout~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428454703 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428454703 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428455303 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1495428457366 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1495428457402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.852 " "Worst-case setup slack is 4.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428457916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428457916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.852               0.000 FPGA_CLK1_50  " "    4.852               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428457916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.824               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   78.824               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428457916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  178.342               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "  178.342               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428457916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428457916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 FPGA_CLK1_50  " "    0.305               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.733               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.733               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428458009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.038 " "Worst-case recovery slack is 5.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.038               0.000 detector_tokens:B\|rx_buffer_write  " "    5.038               0.000 detector_tokens:B\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.043               0.000 detector_tokens:A\|rx_buffer_write  " "    5.043               0.000 detector_tokens:A\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.642               0.000 FPGA_CLK1_50  " "   14.642               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428458042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.770 " "Worst-case removal slack is 0.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.770               0.000 FPGA_CLK1_50  " "    0.770               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.572               0.000 detector_tokens:A\|rx_buffer_write  " "    3.572               0.000 detector_tokens:A\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.587               0.000 detector_tokens:B\|rx_buffer_write  " "    3.587               0.000 detector_tokens:B\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428458075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.632 " "Worst-case minimum pulse width slack is 0.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 FSM_SPW:FSM\|state_fsm.connecting  " "    0.632               0.000 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 FSM_SPW:FSM_B\|state_fsm.connecting  " "    0.678               0.000 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.283               0.000 RX_SPW:RX_B\|counter_neg\[0\]  " "    4.283               0.000 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.297               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "    4.297               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.332               0.000 RX_SPW:RX\|counter_neg\[0\]  " "    4.332               0.000 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.418               0.000 detector_tokens:B\|rx_buffer_write  " "    4.418               0.000 detector_tokens:B\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.430               0.000 detector_tokens:A\|rx_buffer_write  " "    4.430               0.000 detector_tokens:A\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.223               0.000 FPGA_CLK1_50  " "    9.223               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.261               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   49.261               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.852               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   98.852               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428458082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428458082 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428458179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428458179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428458179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428458179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 30.233 ns " "Worst Case Available Settling Time: 30.233 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428458179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428458179 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428458179 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1495428458189 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428458355 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428468293 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|negedge_clk  from: dataa  to: combout " "Cell: A\|negedge_clk  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|negedge_clk  from: datac  to: combout " "Cell: A\|negedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|posedge_clk  from: datab  to: combout " "Cell: A\|posedge_clk  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|posedge_clk  from: dataf  to: combout " "Cell: A\|posedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|negedge_clk  from: datad  to: combout " "Cell: B\|negedge_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|negedge_clk  from: dataf  to: combout " "Cell: B\|negedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|posedge_clk  from: datad  to: combout " "Cell: B\|posedge_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|posedge_clk  from: dataf  to: combout " "Cell: B\|posedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|negedge_clk  from: datab  to: combout " "Cell: RX_B\|negedge_clk  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|negedge_clk  from: dataf  to: combout " "Cell: RX_B\|negedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|posedge_clk  from: datac  to: combout " "Cell: RX_B\|posedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|posedge_clk  from: datae  to: combout " "Cell: RX_B\|posedge_clk  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|negedge_clk  from: dataa  to: combout " "Cell: RX\|negedge_clk  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|negedge_clk  from: datac  to: combout " "Cell: RX\|negedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|posedge_clk  from: datac  to: combout " "Cell: RX\|posedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|posedge_clk  from: dataf  to: combout " "Cell: RX\|posedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: datac  to: combout " "Cell: TX_B\|always1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: datad  to: combout " "Cell: TX_B\|always1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~13  from: dataf  to: combout " "Cell: TX_B\|tx_dout~13  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~8  from: dataf  to: combout " "Cell: TX_B\|tx_dout~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~0  from: datac  to: combout " "Cell: TX_B\|tx_sout~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~1  from: datad  to: combout " "Cell: TX_B\|tx_sout~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~1  from: datae  to: combout " "Cell: TX_B\|tx_sout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datab  to: combout " "Cell: TX\|always1~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datac  to: combout " "Cell: TX\|always1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: dataf  to: combout " "Cell: TX\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~0  from: dataf  to: combout " "Cell: TX\|tx_dout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~2  from: dataf  to: combout " "Cell: TX\|tx_dout~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~33  from: dataa  to: combout " "Cell: TX\|tx_dout~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~37  from: datac  to: combout " "Cell: TX\|tx_dout~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~0  from: dataf  to: combout " "Cell: TX\|tx_sout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datab  to: combout " "Cell: TX\|tx_sout~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datac  to: combout " "Cell: TX\|tx_sout~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datad  to: combout " "Cell: TX\|tx_sout~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428468894 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428468894 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428469423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.049 " "Worst-case setup slack is 5.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.049               0.000 FPGA_CLK1_50  " "    5.049               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.363               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   79.363               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  178.888               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "  178.888               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428471646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.284 " "Worst-case hold slack is 0.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 FPGA_CLK1_50  " "    0.284               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.708               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.708               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428471738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.994 " "Worst-case recovery slack is 4.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.994               0.000 detector_tokens:A\|rx_buffer_write  " "    4.994               0.000 detector_tokens:A\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.999               0.000 detector_tokens:B\|rx_buffer_write  " "    4.999               0.000 detector_tokens:B\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.713               0.000 FPGA_CLK1_50  " "   14.713               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428471776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.708 " "Worst-case removal slack is 0.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708               0.000 FPGA_CLK1_50  " "    0.708               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.635               0.000 detector_tokens:A\|rx_buffer_write  " "    3.635               0.000 detector_tokens:A\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.667               0.000 detector_tokens:B\|rx_buffer_write  " "    3.667               0.000 detector_tokens:B\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428471810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.623 " "Worst-case minimum pulse width slack is 0.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 FSM_SPW:FSM\|state_fsm.connecting  " "    0.623               0.000 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 FSM_SPW:FSM_B\|state_fsm.connecting  " "    0.757               0.000 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.231               0.000 RX_SPW:RX_B\|counter_neg\[0\]  " "    4.231               0.000 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.233               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "    4.233               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.335               0.000 RX_SPW:RX\|counter_neg\[0\]  " "    4.335               0.000 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.407               0.000 detector_tokens:B\|rx_buffer_write  " "    4.407               0.000 detector_tokens:B\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.413               0.000 detector_tokens:A\|rx_buffer_write  " "    4.413               0.000 detector_tokens:A\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.292               0.000 FPGA_CLK1_50  " "    9.292               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.281               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   49.281               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.860               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   98.860               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428471820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428471820 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428471934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428471934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428471934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428471934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 30.557 ns " "Worst Case Available Settling Time: 30.557 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428471934 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428471934 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428471934 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1495428471950 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428472506 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428483621 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|negedge_clk  from: dataa  to: combout " "Cell: A\|negedge_clk  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|negedge_clk  from: datac  to: combout " "Cell: A\|negedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|posedge_clk  from: datab  to: combout " "Cell: A\|posedge_clk  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|posedge_clk  from: dataf  to: combout " "Cell: A\|posedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|negedge_clk  from: datad  to: combout " "Cell: B\|negedge_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|negedge_clk  from: dataf  to: combout " "Cell: B\|negedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|posedge_clk  from: datad  to: combout " "Cell: B\|posedge_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|posedge_clk  from: dataf  to: combout " "Cell: B\|posedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|negedge_clk  from: datab  to: combout " "Cell: RX_B\|negedge_clk  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|negedge_clk  from: dataf  to: combout " "Cell: RX_B\|negedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|posedge_clk  from: datac  to: combout " "Cell: RX_B\|posedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|posedge_clk  from: datae  to: combout " "Cell: RX_B\|posedge_clk  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|negedge_clk  from: dataa  to: combout " "Cell: RX\|negedge_clk  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|negedge_clk  from: datac  to: combout " "Cell: RX\|negedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|posedge_clk  from: datac  to: combout " "Cell: RX\|posedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|posedge_clk  from: dataf  to: combout " "Cell: RX\|posedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: datac  to: combout " "Cell: TX_B\|always1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: datad  to: combout " "Cell: TX_B\|always1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~13  from: dataf  to: combout " "Cell: TX_B\|tx_dout~13  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~8  from: dataf  to: combout " "Cell: TX_B\|tx_dout~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~0  from: datac  to: combout " "Cell: TX_B\|tx_sout~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~1  from: datad  to: combout " "Cell: TX_B\|tx_sout~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~1  from: datae  to: combout " "Cell: TX_B\|tx_sout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datab  to: combout " "Cell: TX\|always1~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datac  to: combout " "Cell: TX\|always1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: dataf  to: combout " "Cell: TX\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~0  from: dataf  to: combout " "Cell: TX\|tx_dout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~2  from: dataf  to: combout " "Cell: TX\|tx_dout~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~33  from: dataa  to: combout " "Cell: TX\|tx_dout~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~37  from: datac  to: combout " "Cell: TX\|tx_dout~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~0  from: dataf  to: combout " "Cell: TX\|tx_sout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datab  to: combout " "Cell: TX\|tx_sout~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datac  to: combout " "Cell: TX\|tx_sout~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datad  to: combout " "Cell: TX\|tx_sout~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428484233 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428484233 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428484789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.805 " "Worst-case setup slack is 5.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428486866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428486866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.805               0.000 FPGA_CLK1_50  " "    5.805               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428486866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   87.732               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   87.732               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428486866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  187.468               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "  187.468               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428486866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428486866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428486970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428486970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 FPGA_CLK1_50  " "    0.175               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428486970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.370               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428486970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.370               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428486970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428486970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.157 " "Worst-case recovery slack is 7.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.157               0.000 detector_tokens:A\|rx_buffer_write  " "    7.157               0.000 detector_tokens:A\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.177               0.000 detector_tokens:B\|rx_buffer_write  " "    7.177               0.000 detector_tokens:B\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.895               0.000 FPGA_CLK1_50  " "   16.895               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428487003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.427 " "Worst-case removal slack is 0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 FPGA_CLK1_50  " "    0.427               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.749               0.000 detector_tokens:B\|rx_buffer_write  " "    1.749               0.000 detector_tokens:B\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.769               0.000 detector_tokens:A\|rx_buffer_write  " "    1.769               0.000 detector_tokens:A\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428487036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.546               0.000 FSM_SPW:FSM\|state_fsm.connecting  " "    2.546               0.000 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.556               0.000 FSM_SPW:FSM_B\|state_fsm.connecting  " "    2.556               0.000 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.516               0.000 RX_SPW:RX\|counter_neg\[0\]  " "    4.516               0.000 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.518               0.000 RX_SPW:RX_B\|counter_neg\[0\]  " "    4.518               0.000 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.557               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "    4.557               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.651               0.000 detector_tokens:B\|rx_buffer_write  " "    4.651               0.000 detector_tokens:B\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.658               0.000 detector_tokens:A\|rx_buffer_write  " "    4.658               0.000 detector_tokens:A\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.092               0.000 FPGA_CLK1_50  " "    9.092               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.504               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   49.504               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.259               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   99.259               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428487043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428487043 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428487124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428487124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428487124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428487124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.036 ns " "Worst Case Available Settling Time: 34.036 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428487124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428487124 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428487124 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1495428487135 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|negedge_clk  from: dataa  to: combout " "Cell: A\|negedge_clk  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|negedge_clk  from: datac  to: combout " "Cell: A\|negedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|posedge_clk  from: datab  to: combout " "Cell: A\|posedge_clk  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|posedge_clk  from: dataf  to: combout " "Cell: A\|posedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|negedge_clk  from: datad  to: combout " "Cell: B\|negedge_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|negedge_clk  from: dataf  to: combout " "Cell: B\|negedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|posedge_clk  from: datad  to: combout " "Cell: B\|posedge_clk  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|posedge_clk  from: dataf  to: combout " "Cell: B\|posedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|negedge_clk  from: datab  to: combout " "Cell: RX_B\|negedge_clk  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|negedge_clk  from: dataf  to: combout " "Cell: RX_B\|negedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|posedge_clk  from: datac  to: combout " "Cell: RX_B\|posedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|posedge_clk  from: datae  to: combout " "Cell: RX_B\|posedge_clk  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|negedge_clk  from: dataa  to: combout " "Cell: RX\|negedge_clk  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|negedge_clk  from: datac  to: combout " "Cell: RX\|negedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|posedge_clk  from: datac  to: combout " "Cell: RX\|posedge_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|posedge_clk  from: dataf  to: combout " "Cell: RX\|posedge_clk  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: datac  to: combout " "Cell: TX_B\|always1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: datad  to: combout " "Cell: TX_B\|always1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~13  from: dataf  to: combout " "Cell: TX_B\|tx_dout~13  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~8  from: dataf  to: combout " "Cell: TX_B\|tx_dout~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~0  from: datac  to: combout " "Cell: TX_B\|tx_sout~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~1  from: datad  to: combout " "Cell: TX_B\|tx_sout~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~1  from: datae  to: combout " "Cell: TX_B\|tx_sout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datab  to: combout " "Cell: TX\|always1~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: datac  to: combout " "Cell: TX\|always1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: dataf  to: combout " "Cell: TX\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~0  from: dataf  to: combout " "Cell: TX\|tx_dout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~2  from: dataf  to: combout " "Cell: TX\|tx_dout~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~33  from: dataa  to: combout " "Cell: TX\|tx_dout~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~37  from: datac  to: combout " "Cell: TX\|tx_dout~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~0  from: dataf  to: combout " "Cell: TX\|tx_sout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datab  to: combout " "Cell: TX\|tx_sout~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datac  to: combout " "Cell: TX\|tx_sout~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datad  to: combout " "Cell: TX\|tx_sout~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1495428487730 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428487730 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428488336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.522 " "Worst-case setup slack is 6.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.522               0.000 FPGA_CLK1_50  " "    6.522               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   88.824               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   88.824               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  188.578               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "  188.578               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428490726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 FPGA_CLK1_50  " "    0.165               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.339               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.339               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428490844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.258 " "Worst-case recovery slack is 7.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.258               0.000 detector_tokens:A\|rx_buffer_write  " "    7.258               0.000 detector_tokens:A\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.273               0.000 detector_tokens:B\|rx_buffer_write  " "    7.273               0.000 detector_tokens:B\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.062               0.000 FPGA_CLK1_50  " "   17.062               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428490885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.383 " "Worst-case removal slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 FPGA_CLK1_50  " "    0.383               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.698               0.000 detector_tokens:B\|rx_buffer_write  " "    1.698               0.000 detector_tokens:B\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.712               0.000 detector_tokens:A\|rx_buffer_write  " "    1.712               0.000 detector_tokens:A\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428490931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.727               0.000 FSM_SPW:FSM\|state_fsm.connecting  " "    2.727               0.000 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.741               0.000 FSM_SPW:FSM_B\|state_fsm.connecting  " "    2.741               0.000 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.532               0.000 RX_SPW:RX_B\|counter_neg\[0\]  " "    4.532               0.000 RX_SPW:RX_B\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.548               0.000 RX_SPW:RX\|counter_neg\[0\]  " "    4.548               0.000 RX_SPW:RX\|counter_neg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.551               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "    4.551               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.651               0.000 detector_tokens:B\|rx_buffer_write  " "    4.651               0.000 detector_tokens:B\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.655               0.000 detector_tokens:A\|rx_buffer_write  " "    4.655               0.000 detector_tokens:A\|rx_buffer_write " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.057               0.000 FPGA_CLK1_50  " "    9.057               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.535               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   49.535               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.303               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   99.303               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1495428490939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428490939 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428491035 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428491035 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428491035 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428491035 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.673 ns " "Worst Case Available Settling Time: 34.673 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428491035 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1495428491035 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428491035 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428492600 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428492600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1356 " "Peak virtual memory: 1356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495428492767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 22 01:48:12 2017 " "Processing ended: Mon May 22 01:48:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495428492767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495428492767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495428492767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1495428492767 ""}
