Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr  4 18:00:04 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     144         
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (167)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (424)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (167)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: B0/BALLE_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S0/score_1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S0/score_1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S0/score_1_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (424)
--------------------------------------------------
 There are 424 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.145        0.000                      0                    9        0.263        0.000                      0                    9        4.500        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.145        0.000                      0                    9        0.263        0.000                      0                    9        4.500        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.145ns  (required time - arrival time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.642ns (33.842%)  route 1.255ns (66.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.624     5.145    A0/CLK_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.518     5.663 f  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.255     6.918    A0/cnt_reg_n_0_[0]
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.124     7.042 r  A0/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     7.042    A0/cnt[0]_i_1__0_n_0
    SLICE_X6Y31          FDCE                                         r  A0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.507    14.848    A0/CLK_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y31          FDCE (Setup_fdce_C_D)        0.077    15.187    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -7.042    
  -------------------------------------------------------------------
                         slack                                  8.145    

Slack (MET) :             8.160ns  (required time - arrival time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.668ns (34.737%)  route 1.255ns (65.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.624     5.145    A0/CLK_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.518     5.663 r  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.255     6.918    A0/cnt_reg_n_0_[0]
    SLICE_X6Y31          LUT2 (Prop_lut2_I1_O)        0.150     7.068 r  A0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.068    A0/cnt[1]_i_1__0_n_0
    SLICE_X6Y31          FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.507    14.848    A0/CLK_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y31          FDCE (Setup_fdce_C_D)        0.118    15.228    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  8.160    

Slack (MET) :             8.210ns  (required time - arrival time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.608ns (41.078%)  route 0.872ns (58.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.624     5.145    S0/CLK_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  S0/score_1_reg[0]/Q
                         net (fo=8, routed)           0.526     6.127    S0/score_1[0]
    SLICE_X4Y31          LUT2 (Prop_lut2_I1_O)        0.152     6.279 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.346     6.625    S0/score_1[0]_i_1_n_0
    SLICE_X4Y31          FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.507    14.848    S0/CLK_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)       -0.275    14.835    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  8.210    

Slack (MET) :             8.381ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.773ns (48.659%)  route 0.816ns (51.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.624     5.145    A0/CLK_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.478     5.623 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.816     6.439    A0/p_1_in
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.295     6.734 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.734    A0/PIXEL_CLK_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.507    14.848    A0/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X5Y31          FDRE (Setup_fdre_C_D)        0.029    15.115    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                  8.381    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 B0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.746ns (46.325%)  route 0.864ns (53.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.565     5.086    B0/CLK_IBUF_BUFG
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  B0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.864     6.370    B0/cnt_reg[1]
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.327     6.697 r  B0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.697    B0/p_0_in__1[1]
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.445    14.786    B0/CLK_IBUF_BUFG
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)        0.075    15.126    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 B0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.718ns (45.948%)  route 0.845ns (54.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.565     5.086    B0/CLK_IBUF_BUFG
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  B0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.845     6.350    B0/cnt_reg[1]
    SLICE_X34Y46         LUT3 (Prop_lut3_I0_O)        0.299     6.649 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.649    B0/BALLE_CLK_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.444    14.785    B0/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.077    15.087    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                  8.438    

Slack (MET) :             8.560ns  (required time - arrival time)
  Source:                 S0/score_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.580ns (40.462%)  route 0.853ns (59.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.627     5.148    S0/CLK_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  S0/score_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  S0/score_1_reg[1]/Q
                         net (fo=8, routed)           0.853     6.458    S0/score_1[1]
    SLICE_X3Y31          LUT3 (Prop_lut3_I2_O)        0.124     6.582 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     6.582    S0/score_1[1]_i_1_n_0
    SLICE_X3Y31          FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.509    14.850    S0/CLK_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X3Y31          FDCE (Setup_fdce_C_D)        0.029    15.142    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  8.560    

Slack (MET) :             8.578ns  (required time - arrival time)
  Source:                 S0/score_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.608ns (41.603%)  route 0.853ns (58.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.627     5.148    S0/CLK_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  S0/score_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  S0/score_1_reg[1]/Q
                         net (fo=8, routed)           0.853     6.458    S0/score_1[1]
    SLICE_X3Y31          LUT4 (Prop_lut4_I0_O)        0.152     6.610 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     6.610    S0/score_1[2]_i_1_n_0
    SLICE_X3Y31          FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.509    14.850    S0/CLK_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X3Y31          FDCE (Setup_fdce_C_D)        0.075    15.188    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                  8.578    

Slack (MET) :             8.607ns  (required time - arrival time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.580ns (41.842%)  route 0.806ns (58.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.565     5.086    B0/CLK_IBUF_BUFG
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.806     6.348    B0/cnt_reg__0[0]
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.472 r  B0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.472    B0/p_0_in__1[0]
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.445    14.786    B0/CLK_IBUF_BUFG
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)        0.029    15.080    B0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                  8.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 A0/PIXEL_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.586     1.469    A0/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  A0/PIXEL_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  A0/PIXEL_CLK_reg/Q
                         net (fo=21, routed)          0.168     1.778    A0/PIXEL_CLK
    SLICE_X5Y31          LUT3 (Prop_lut3_I2_O)        0.045     1.823 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.823    A0/PIXEL_CLK_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.855     1.982    A0/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.091     1.560    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 B0/BALLE_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.562     1.445    B0/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  B0/BALLE_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  B0/BALLE_CLK_reg/Q
                         net (fo=2, routed)           0.175     1.784    B0/BALLE_CLK
    SLICE_X34Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.829 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.829    B0/BALLE_CLK_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.831     1.958    B0/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.565    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.187ns (42.583%)  route 0.252ns (57.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.586     1.469    S0/CLK_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  S0/score_1_reg[0]/Q
                         net (fo=8, routed)           0.252     1.862    S0/score_1[0]
    SLICE_X3Y31          LUT4 (Prop_lut4_I1_O)        0.046     1.908 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.908    S0/score_1[2]_i_1_n_0
    SLICE_X3Y31          FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.857     1.984    S0/CLK_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X3Y31          FDCE (Hold_fdce_C_D)         0.107     1.613    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.452%)  route 0.252ns (57.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.586     1.469    S0/CLK_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  S0/score_1_reg[0]/Q
                         net (fo=8, routed)           0.252     1.862    S0/score_1[0]
    SLICE_X3Y31          LUT3 (Prop_lut3_I0_O)        0.045     1.907 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.907    S0/score_1[1]_i_1_n_0
    SLICE_X3Y31          FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.857     1.984    S0/CLK_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X3Y31          FDCE (Hold_fdce_C_D)         0.091     1.597    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.185ns (40.202%)  route 0.275ns (59.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.563     1.446    B0/CLK_IBUF_BUFG
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.862    B0/cnt_reg__0[0]
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.044     1.906 r  B0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.906    B0/p_0_in__1[1]
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)         0.107     1.553    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.332%)  route 0.275ns (59.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.563     1.446    B0/CLK_IBUF_BUFG
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.275     1.862    B0/cnt_reg__0[0]
    SLICE_X33Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.907 r  B0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.907    B0/p_0_in__1[0]
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDCE (Hold_fdce_C_D)         0.091     1.537    B0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.245ns (44.785%)  route 0.302ns (55.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.586     1.469    A0/CLK_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.148     1.617 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.302     1.919    A0/p_1_in
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.097     2.016 r  A0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.016    A0/cnt[1]_i_1__0_n_0
    SLICE_X6Y31          FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.855     1.982    A0/CLK_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X6Y31          FDCE (Hold_fdce_C_D)         0.131     1.600    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.190ns (39.410%)  route 0.292ns (60.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.588     1.471    S0/CLK_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  S0/prev_j1_win_reg/Q
                         net (fo=3, routed)           0.166     1.778    S0/prev_j2_win
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.049     1.827 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.126     1.953    S0/score_1[0]_i_1_n_0
    SLICE_X4Y31          FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.855     1.982    S0/CLK_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X4Y31          FDCE (Hold_fdce_C_D)         0.003     1.507    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.209ns (31.521%)  route 0.454ns (68.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.586     1.469    A0/CLK_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.164     1.633 f  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.454     2.087    A0/cnt_reg_n_0_[0]
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.045     2.132 r  A0/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.132    A0/cnt[0]_i_1__0_n_0
    SLICE_X6Y31          FDCE                                         r  A0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.855     1.982    A0/CLK_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X6Y31          FDCE (Hold_fdce_C_D)         0.120     1.589    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.543    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y31    A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y31    A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y31    A0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   B0/BALLE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   B0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   B0/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y31    S0/prev_j1_win_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y31    S0/score_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y31    S0/score_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31    A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31    A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31    A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31    A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31    A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31    A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   B0/BALLE_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   B0/BALLE_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   B0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   B0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31    A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y31    A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31    A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31    A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31    A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31    A0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   B0/BALLE_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   B0/BALLE_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   B0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   B0/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           438 Endpoints
Min Delay           438 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B1/xBalle_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.809ns  (logic 5.774ns (45.081%)  route 7.035ns (54.919%))
  Logic Levels:           7  (CARRY4=2 FDPE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDPE                         0.000     0.000 r  B1/xBalle_reg[6]/C
    SLICE_X8Y37          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  B1/xBalle_reg[6]/Q
                         net (fo=7, routed)           1.380     1.898    B1/xBalle_reg_n_0_[6]
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.124     2.022 r  B1/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.022    B1/i__carry__0_i_8_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.662 r  B1/i__carry__0_i_1__0/O[3]
                         net (fo=2, routed)           0.851     3.513    B1/i__carry__0_i_1__0_n_4
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.306     3.819 r  B1/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    B1/i__carry__1_i_5__1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.351 f  B1/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           1.407     5.758    A1/BLUE[0]_1[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I3_O)        0.124     5.882 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.396     9.279    BLUE_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.809 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.809    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/xBalle_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.450ns  (logic 5.763ns (46.292%)  route 6.686ns (53.708%))
  Logic Levels:           7  (CARRY4=2 FDPE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDPE                         0.000     0.000 r  B1/xBalle_reg[6]/C
    SLICE_X8Y37          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  B1/xBalle_reg[6]/Q
                         net (fo=7, routed)           1.380     1.898    B1/xBalle_reg_n_0_[6]
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.124     2.022 r  B1/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.022    B1/i__carry__0_i_8_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.662 r  B1/i__carry__0_i_1__0/O[3]
                         net (fo=2, routed)           0.851     3.513    B1/i__carry__0_i_1__0_n_4
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.306     3.819 r  B1/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    B1/i__carry__1_i_5__1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.351 f  B1/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           1.407     5.758    A1/BLUE[0]_1[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I3_O)        0.124     5.882 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.048     8.930    BLUE_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.450 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.450    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/xBalle_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.313ns  (logic 5.768ns (46.842%)  route 6.545ns (53.158%))
  Logic Levels:           7  (CARRY4=2 FDPE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDPE                         0.000     0.000 r  B1/xBalle_reg[6]/C
    SLICE_X8Y37          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  B1/xBalle_reg[6]/Q
                         net (fo=7, routed)           1.380     1.898    B1/xBalle_reg_n_0_[6]
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.124     2.022 r  B1/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.022    B1/i__carry__0_i_8_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.662 r  B1/i__carry__0_i_1__0/O[3]
                         net (fo=2, routed)           0.851     3.513    B1/i__carry__0_i_1__0_n_4
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.306     3.819 r  B1/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    B1/i__carry__1_i_5__1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.351 f  B1/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           1.407     5.758    A1/BLUE[0]_1[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I3_O)        0.124     5.882 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.907     8.789    BLUE_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.313 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.313    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/xBalle_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.134ns  (logic 5.749ns (47.383%)  route 6.385ns (52.617%))
  Logic Levels:           7  (CARRY4=2 FDPE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDPE                         0.000     0.000 r  B1/xBalle_reg[6]/C
    SLICE_X8Y37          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  B1/xBalle_reg[6]/Q
                         net (fo=7, routed)           1.380     1.898    B1/xBalle_reg_n_0_[6]
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.124     2.022 r  B1/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.022    B1/i__carry__0_i_8_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.662 r  B1/i__carry__0_i_1__0/O[3]
                         net (fo=2, routed)           0.851     3.513    B1/i__carry__0_i_1__0_n_4
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.306     3.819 r  B1/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    B1/i__carry__1_i_5__1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.351 f  B1/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           1.407     5.758    A1/BLUE[0]_1[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I3_O)        0.124     5.882 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.746     8.629    BLUE_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.134 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.134    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/xBalle_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.007ns  (logic 5.773ns (48.082%)  route 6.234ns (51.918%))
  Logic Levels:           7  (CARRY4=2 FDPE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDPE                         0.000     0.000 r  B1/xBalle_reg[6]/C
    SLICE_X8Y37          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  B1/xBalle_reg[6]/Q
                         net (fo=7, routed)           1.380     1.898    B1/xBalle_reg_n_0_[6]
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.124     2.022 r  B1/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.022    B1/i__carry__0_i_8_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.662 r  B1/i__carry__0_i_1__0/O[3]
                         net (fo=2, routed)           0.851     3.513    B1/i__carry__0_i_1__0_n_4
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.306     3.819 r  B1/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    B1/i__carry__1_i_5__1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.351 f  B1/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           1.407     5.758    A1/BLUE[0]_1[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I3_O)        0.124     5.882 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.595     8.478    BLUE_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.007 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.007    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/xBalle_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.850ns  (logic 5.768ns (48.673%)  route 6.082ns (51.327%))
  Logic Levels:           7  (CARRY4=2 FDPE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDPE                         0.000     0.000 r  B1/xBalle_reg[6]/C
    SLICE_X8Y37          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  B1/xBalle_reg[6]/Q
                         net (fo=7, routed)           1.380     1.898    B1/xBalle_reg_n_0_[6]
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.124     2.022 r  B1/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.022    B1/i__carry__0_i_8_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.662 r  B1/i__carry__0_i_1__0/O[3]
                         net (fo=2, routed)           0.851     3.513    B1/i__carry__0_i_1__0_n_4
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.306     3.819 r  B1/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    B1/i__carry__1_i_5__1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.351 f  B1/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           1.407     5.758    A1/BLUE[0]_1[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I3_O)        0.124     5.882 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.444     8.326    BLUE_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.850 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.850    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/xBalle_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.696ns  (logic 5.765ns (49.288%)  route 5.931ns (50.712%))
  Logic Levels:           7  (CARRY4=2 FDPE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDPE                         0.000     0.000 r  B1/xBalle_reg[6]/C
    SLICE_X8Y37          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  B1/xBalle_reg[6]/Q
                         net (fo=7, routed)           1.380     1.898    B1/xBalle_reg_n_0_[6]
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.124     2.022 r  B1/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.022    B1/i__carry__0_i_8_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.662 r  B1/i__carry__0_i_1__0/O[3]
                         net (fo=2, routed)           0.851     3.513    B1/i__carry__0_i_1__0_n_4
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.306     3.819 r  B1/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    B1/i__carry__1_i_5__1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.351 f  B1/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           1.407     5.758    A1/BLUE[0]_1[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I3_O)        0.124     5.882 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.293     8.175    BLUE_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.696 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.696    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/xBalle_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.549ns  (logic 5.769ns (49.949%)  route 5.781ns (50.051%))
  Logic Levels:           7  (CARRY4=2 FDPE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDPE                         0.000     0.000 r  B1/xBalle_reg[6]/C
    SLICE_X8Y37          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  B1/xBalle_reg[6]/Q
                         net (fo=7, routed)           1.380     1.898    B1/xBalle_reg_n_0_[6]
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.124     2.022 r  B1/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.022    B1/i__carry__0_i_8_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.662 r  B1/i__carry__0_i_1__0/O[3]
                         net (fo=2, routed)           0.851     3.513    B1/i__carry__0_i_1__0_n_4
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.306     3.819 r  B1/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    B1/i__carry__1_i_5__1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.351 f  B1/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           1.407     5.758    A1/BLUE[0]_1[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I3_O)        0.124     5.882 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.142     8.025    BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.549 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.549    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/xBalle_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.515ns  (logic 5.746ns (49.904%)  route 5.769ns (50.096%))
  Logic Levels:           7  (CARRY4=2 FDPE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDPE                         0.000     0.000 r  B1/xBalle_reg[6]/C
    SLICE_X8Y37          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  B1/xBalle_reg[6]/Q
                         net (fo=7, routed)           1.380     1.898    B1/xBalle_reg_n_0_[6]
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.124     2.022 r  B1/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.022    B1/i__carry__0_i_8_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.662 r  B1/i__carry__0_i_1__0/O[3]
                         net (fo=2, routed)           0.851     3.513    B1/i__carry__0_i_1__0_n_4
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.306     3.819 r  B1/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    B1/i__carry__1_i_5__1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.351 f  B1/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           1.407     5.758    A1/BLUE[0]_1[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I3_O)        0.124     5.882 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.130     8.013    BLUE_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.515 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.515    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/xBalle_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.377ns  (logic 5.747ns (50.518%)  route 5.630ns (49.483%))
  Logic Levels:           7  (CARRY4=2 FDPE=1 LUT1=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDPE                         0.000     0.000 r  B1/xBalle_reg[6]/C
    SLICE_X8Y37          FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  B1/xBalle_reg[6]/Q
                         net (fo=7, routed)           1.380     1.898    B1/xBalle_reg_n_0_[6]
    SLICE_X5Y38          LUT1 (Prop_lut1_I0_O)        0.124     2.022 r  B1/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.022    B1/i__carry__0_i_8_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.662 r  B1/i__carry__0_i_1__0/O[3]
                         net (fo=2, routed)           0.851     3.513    B1/i__carry__0_i_1__0_n_4
    SLICE_X4Y37          LUT2 (Prop_lut2_I0_O)        0.306     3.819 r  B1/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     3.819    B1/i__carry__1_i_5__1_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.351 f  B1/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           1.407     5.758    A1/BLUE[0]_1[0]
    SLICE_X5Y33          LUT6 (Prop_lut6_I3_O)        0.124     5.882 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.991     7.874    BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.377 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.377    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B1/VyBalle_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE                         0.000     0.000 r  B1/VyBalle_reg[26]/C
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[26]/Q
                         net (fo=2, routed)           0.167     0.308    B1/VyBalle[26]
    SLICE_X5Y44          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  B1/VyBalle[26]_i_1/O
                         net (fo=1, routed)           0.000     0.353    B1/VyBalle0[26]
    SLICE_X5Y44          FDCE                                         r  B1/VyBalle_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE                         0.000     0.000 r  B1/VyBalle_reg[30]/C
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[30]/Q
                         net (fo=2, routed)           0.167     0.308    B1/VyBalle[30]
    SLICE_X5Y45          LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  B1/VyBalle[30]_i_1/O
                         net (fo=1, routed)           0.000     0.353    B1/VyBalle0[30]
    SLICE_X5Y45          FDCE                                         r  B1/VyBalle_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VxBalle_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VxBalle_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE                         0.000     0.000 r  B1/VxBalle_reg[13]/C
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VxBalle_reg[13]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VxBalle[13]
    SLICE_X11Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VxBalle[13]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VxBalle0[13]
    SLICE_X11Y38         FDCE                                         r  B1/VxBalle_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE                         0.000     0.000 r  B1/VyBalle_reg[18]/C
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[18]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle[18]
    SLICE_X7Y42          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[18]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[18]
    SLICE_X7Y42          FDCE                                         r  B1/VyBalle_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDCE                         0.000     0.000 r  A1/countY_reg[0]/C
    SLICE_X3Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  A1/countY_reg[0]/Q
                         net (fo=13, routed)          0.168     0.309    A1/countY_reg[9]_0[0]
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  A1/countY[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    A1/countY[0]_i_1_n_0
    SLICE_X3Y32          FDCE                                         r  A1/countY_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDCE                         0.000     0.000 r  A1/countY_reg[8]/C
    SLICE_X1Y33          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A1/countY_reg[8]/Q
                         net (fo=9, routed)           0.168     0.309    A1/countY_reg[9]_0[8]
    SLICE_X1Y33          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  A1/countY[8]_i_1/O
                         net (fo=1, routed)           0.000     0.354    A1/countY[8]_i_1_n_0
    SLICE_X1Y33          FDCE                                         r  A1/countY_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE                         0.000     0.000 r  B1/VyBalle_reg[16]/C
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[16]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle[16]
    SLICE_X5Y43          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[16]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[16]
    SLICE_X5Y43          FDCE                                         r  B1/VyBalle_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE                         0.000     0.000 r  B1/VyBalle_reg[25]/C
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[25]/Q
                         net (fo=2, routed)           0.169     0.310    B1/VyBalle[25]
    SLICE_X5Y43          LUT1 (Prop_lut1_I0_O)        0.045     0.355 r  B1/VyBalle[25]_i_1/O
                         net (fo=1, routed)           0.000     0.355    B1/VyBalle0[25]
    SLICE_X5Y43          FDCE                                         r  B1/VyBalle_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE                         0.000     0.000 r  B1/VyBalle_reg[29]/C
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[29]/Q
                         net (fo=2, routed)           0.169     0.310    B1/VyBalle[29]
    SLICE_X5Y44          LUT1 (Prop_lut1_I0_O)        0.045     0.355 r  B1/VyBalle[29]_i_1/O
                         net (fo=1, routed)           0.000     0.355    B1/VyBalle0[29]
    SLICE_X5Y44          FDCE                                         r  B1/VyBalle_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VxBalle_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VxBalle_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE                         0.000     0.000 r  B1/VxBalle_reg[29]/C
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  B1/VxBalle_reg[29]/Q
                         net (fo=2, routed)           0.148     0.312    B1/VxBalle[29]
    SLICE_X8Y42          LUT1 (Prop_lut1_I0_O)        0.045     0.357 r  B1/VxBalle[29]_i_1/O
                         net (fo=1, routed)           0.000     0.357    B1/VxBalle0[29]
    SLICE_X8Y42          FDCE                                         r  B1/VxBalle_reg[29]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.504ns  (logic 1.194ns (34.073%)  route 2.310ns (65.927%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.627     5.148    S0/CLK_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  S0/score_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  S0/score_1_reg[2]/Q
                         net (fo=8, routed)           0.781     6.348    A1/score_1[2]
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.323     6.671 r  A1/IS_NUMBER_reg_i_12/O
                         net (fo=1, routed)           0.469     7.140    A1/IS_NUMBER_reg_i_12_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.328     7.468 r  A1/IS_NUMBER_reg_i_3/O
                         net (fo=2, routed)           0.681     8.149    A1/IS_NUMBER_reg_i_3_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.124     8.273 r  A1/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.379     8.652    S1/IS_NUMBER0
    SLICE_X2Y31          LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.231ns (30.408%)  route 0.529ns (69.592%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.586     1.469    S0/CLK_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  S0/score_1_reg[0]/Q
                         net (fo=8, routed)           0.166     1.776    A1/score_1[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I2_O)        0.045     1.821 f  A1/IS_NUMBER_reg_i_4/O
                         net (fo=2, routed)           0.247     2.068    A1/IS_NUMBER_reg_i_4_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.045     2.113 r  A1/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.116     2.229    S1/IS_NUMBER0
    SLICE_X2Y31          LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.671ns  (logic 1.565ns (23.463%)  route 5.106ns (76.537%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=156, routed)         5.106     6.547    B0/RST_IBUF
    SLICE_X34Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.671 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.671    B0/BALLE_CLK_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.444     4.785    B0/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  B0/BALLE_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.157ns  (logic 1.441ns (23.409%)  route 4.716ns (76.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=156, routed)         4.716     6.157    B0/RST_IBUF
    SLICE_X33Y46         FDCE                                         f  B0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.445     4.786    B0/CLK_IBUF_BUFG
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.157ns  (logic 1.441ns (23.409%)  route 4.716ns (76.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=156, routed)         4.716     6.157    B0/RST_IBUF
    SLICE_X33Y46         FDCE                                         f  B0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.445     4.786    B0/CLK_IBUF_BUFG
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 1.565ns (40.079%)  route 2.340ns (59.921%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=156, routed)         2.340     3.781    A0/RST_IBUF
    SLICE_X5Y31          LUT3 (Prop_lut3_I1_O)        0.124     3.905 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     3.905    A0/PIXEL_CLK_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.507     4.848    A0/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  A0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.517ns  (logic 1.441ns (40.978%)  route 2.076ns (59.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=156, routed)         2.076     3.517    S0/RST_IBUF
    SLICE_X4Y31          FDCE                                         f  S0/score_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.507     4.848    S0/CLK_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  S0/score_1_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.465ns  (logic 1.441ns (41.598%)  route 2.023ns (58.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=156, routed)         2.023     3.465    A0/RST_IBUF
    SLICE_X6Y31          FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.507     4.848    A0/CLK_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  A0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.465ns  (logic 1.441ns (41.598%)  route 2.023ns (58.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=156, routed)         2.023     3.465    A0/RST_IBUF
    SLICE_X6Y31          FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.507     4.848    A0/CLK_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  A0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/prev_j1_win_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 1.441ns (45.600%)  route 1.719ns (54.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=156, routed)         1.719     3.161    S0/RST_IBUF
    SLICE_X3Y31          FDCE                                         f  S0/prev_j1_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.509     4.850    S0/CLK_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  S0/prev_j1_win_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 1.441ns (45.600%)  route 1.719ns (54.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=156, routed)         1.719     3.161    S0/RST_IBUF
    SLICE_X3Y31          FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.509     4.850    S0/CLK_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  S0/score_1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 1.441ns (45.600%)  route 1.719ns (54.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=156, routed)         1.719     3.161    S0/RST_IBUF
    SLICE_X3Y31          FDCE                                         f  S0/score_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.509     4.850    S0/CLK_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  S0/score_1_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/prev_j1_win_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.210ns (22.056%)  route 0.740ns (77.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=156, routed)         0.740     0.950    S0/RST_IBUF
    SLICE_X3Y31          FDCE                                         f  S0/prev_j1_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.857     1.984    S0/CLK_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  S0/prev_j1_win_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.210ns (22.056%)  route 0.740ns (77.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=156, routed)         0.740     0.950    S0/RST_IBUF
    SLICE_X3Y31          FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.857     1.984    S0/CLK_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  S0/score_1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.210ns (22.056%)  route 0.740ns (77.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=156, routed)         0.740     0.950    S0/RST_IBUF
    SLICE_X3Y31          FDCE                                         f  S0/score_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.857     1.984    S0/CLK_IBUF_BUFG
    SLICE_X3Y31          FDCE                                         r  S0/score_1_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.210ns (19.418%)  route 0.869ns (80.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=156, routed)         0.869     1.079    A0/RST_IBUF
    SLICE_X6Y31          FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.855     1.982    A0/CLK_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  A0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.210ns (19.418%)  route 0.869ns (80.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=156, routed)         0.869     1.079    A0/RST_IBUF
    SLICE_X6Y31          FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.855     1.982    A0/CLK_IBUF_BUFG
    SLICE_X6Y31          FDCE                                         r  A0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.210ns (19.249%)  route 0.879ns (80.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=156, routed)         0.879     1.088    S0/RST_IBUF
    SLICE_X4Y31          FDCE                                         f  S0/score_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.855     1.982    S0/CLK_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  S0/score_1_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.255ns (20.715%)  route 0.974ns (79.285%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  RST_IBUF_inst/O
                         net (fo=156, routed)         0.974     1.184    A0/RST_IBUF
    SLICE_X5Y31          LUT3 (Prop_lut3_I1_O)        0.045     1.229 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.229    A0/PIXEL_CLK_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.855     1.982    A0/CLK_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  A0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.360ns  (logic 0.210ns (8.877%)  route 2.151ns (91.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=156, routed)         2.151     2.360    B0/RST_IBUF
    SLICE_X33Y46         FDCE                                         f  B0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.360ns  (logic 0.210ns (8.877%)  route 2.151ns (91.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  RST_IBUF_inst/O
                         net (fo=156, routed)         2.151     2.360    B0/RST_IBUF
    SLICE_X33Y46         FDCE                                         f  B0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X33Y46         FDCE                                         r  B0/cnt_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.540ns  (logic 0.255ns (10.022%)  route 2.285ns (89.978%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  RST_IBUF_inst/O
                         net (fo=156, routed)         2.285     2.495    B0/RST_IBUF
    SLICE_X34Y46         LUT3 (Prop_lut3_I1_O)        0.045     2.540 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     2.540    B0/BALLE_CLK_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.831     1.958    B0/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  B0/BALLE_CLK_reg/C





