From efa7df5b918d212a5c2c7e7cfa5eaa4dab573834 Mon Sep 17 00:00:00 2001
From: Juha-Pekka Heikkila <juhapekka.heikkila@gmail.com>
Date: Sun, 14 May 2023 21:42:39 +0300
Subject: [PATCH 1669/2071] drm/fourcc: define Intel Meteorlake related ccs
 modifiers

Add Tile4 type ccs modifiers with aux buffer needed for MTL

Bspec: 49251, 49252, 49253
Cc: dri-devel@lists.freedesktop.org
Cc: Jani Nikula <jani.nikula@linux.intel.com>
Signed-off-by: Juha-Pekka Heikkila <juhapekka.heikkila@gmail.com>
Reviewed-by: Matt Atwood <matthew.s.atwood@intel.com>
Acked-by: Thomas Zimmermann <tzimmermann@suse.de>
Signed-off-by: Jani Nikula <jani.nikula@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20230514184240.6184-1-juhapekka.heikkila@gmail.com
---
 include/uapi/drm/drm_fourcc.h | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/include/uapi/drm/drm_fourcc.h b/include/uapi/drm/drm_fourcc.h
index cbe214adf1e4..8db7fd3f743e 100644
--- a/include/uapi/drm/drm_fourcc.h
+++ b/include/uapi/drm/drm_fourcc.h
@@ -658,7 +658,7 @@ extern "C" {
 #define I915_FORMAT_MOD_4_TILED_DG2_RC_CCS_CC fourcc_mod_code(INTEL, 12)
 
 /*
- * Intel color control surfaces (CCS) for display ver 14 render compression.
+ * Intel Color Control Surfaces (CCS) for display ver. 14 render compression.
  *
  * The main surface is tile4 and at plane index 0, the CCS is linear and
  * at index 1. A 64B CCS cache line corresponds to an area of 4x1 tiles in
@@ -669,7 +669,7 @@ extern "C" {
 #define I915_FORMAT_MOD_4_TILED_MTL_RC_CCS fourcc_mod_code(INTEL, 13)
 
 /*
- * Intel color control surfaces (CCS) for display ver 14 media compression
+ * Intel Color Control Surfaces (CCS) for display ver. 14 media compression
  *
  * The main surface is tile4 and at plane index 0, the CCS is linear and
  * at index 1. A 64B CCS cache line corresponds to an area of 4x1 tiles in
@@ -682,7 +682,7 @@ extern "C" {
 #define I915_FORMAT_MOD_4_TILED_MTL_MC_CCS fourcc_mod_code(INTEL, 14)
 
 /*
- * Intel Color Control Surface with Clear Color (CCS) for display ver 14 render
+ * Intel Color Control Surface with Clear Color (CCS) for display ver. 14 render
  * compression.
  *
  * The main surface is tile4 and is at plane index 0 whereas CCS is linear
-- 
2.25.1

