#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar 30 12:06:12 2018
# Process ID: 9264
# Current directory: D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.runs/synth_1
# Command line: vivado.exe -log temp_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source temp_test.tcl
# Log file: D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.runs/synth_1/temp_test.vds
# Journal file: D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source temp_test.tcl -notrace
Command: synth_design -top temp_test -part xc7a35tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9352 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 386.656 ; gain = 100.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'temp_test' [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/temp_test.v:23]
INFO: [Synth 8-638] synthesizing module 'i2c_read_lm75' [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/i2c_read_lm75.v:26]
	Parameter IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter ADDR bound to: 4'b0010 
	Parameter ACK1 bound to: 4'b0011 
	Parameter DATA1 bound to: 4'b0100 
	Parameter ACK2 bound to: 4'b0101 
	Parameter DATA2 bound to: 4'b0110 
	Parameter NACK bound to: 4'b0111 
	Parameter STOP bound to: 4'b1000 
WARNING: [Synth 8-5788] Register db_r_reg in module i2c_read_lm75 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/i2c_read_lm75.v:99]
INFO: [Synth 8-256] done synthesizing module 'i2c_read_lm75' (1#1) [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/i2c_read_lm75.v:26]
INFO: [Synth 8-638] synthesizing module 'hextobcd' [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/hextobcd.v:21]
INFO: [Synth 8-226] default block is never used [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/hextobcd.v:71]
INFO: [Synth 8-226] default block is never used [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/hextobcd.v:94]
WARNING: [Synth 8-3936] Found unconnected internal register 'resd_reg' and it is trimmed from '6' to '4' bits. [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/hextobcd.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'resc_reg' and it is trimmed from '6' to '4' bits. [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/hextobcd.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'resb_reg' and it is trimmed from '6' to '4' bits. [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/hextobcd.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'resa_reg' and it is trimmed from '6' to '4' bits. [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/hextobcd.v:44]
INFO: [Synth 8-256] done synthesizing module 'hextobcd' (2#1) [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/hextobcd.v:21]
INFO: [Synth 8-638] synthesizing module 'smg_interface' [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/src/smg_interface.v:1]
INFO: [Synth 8-638] synthesizing module 'smg_control_module' [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/src/smg_control_module.v:1]
	Parameter T1MS bound to: 16'b1100001101001111 
INFO: [Synth 8-155] case statement is not full and has no default [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/src/smg_control_module.v:37]
INFO: [Synth 8-256] done synthesizing module 'smg_control_module' (3#1) [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/src/smg_control_module.v:1]
INFO: [Synth 8-638] synthesizing module 'smg_encode_module' [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/src/smg_encode_module.v:1]
	Parameter _0 bound to: 8'b11000000 
	Parameter _1 bound to: 8'b11111001 
	Parameter _2 bound to: 8'b10100100 
	Parameter _3 bound to: 8'b10110000 
	Parameter _4 bound to: 8'b10011001 
	Parameter _5 bound to: 8'b10010010 
	Parameter _6 bound to: 8'b10000010 
	Parameter _7 bound to: 8'b11111000 
	Parameter _8 bound to: 8'b10000000 
	Parameter _9 bound to: 8'b10010000 
	Parameter _A bound to: 8'b10001000 
	Parameter _B bound to: 8'b10000011 
	Parameter _C bound to: 8'b11000110 
	Parameter _D bound to: 8'b10100001 
	Parameter _E bound to: 8'b10000110 
	Parameter _F bound to: 8'b10111111 
INFO: [Synth 8-256] done synthesizing module 'smg_encode_module' (4#1) [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/src/smg_encode_module.v:1]
INFO: [Synth 8-638] synthesizing module 'smg_encode_point' [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/smg_encode_point.v:21]
	Parameter _0 bound to: 8'b01000000 
	Parameter _1 bound to: 8'b01111001 
	Parameter _2 bound to: 8'b00100100 
	Parameter _3 bound to: 8'b00110000 
	Parameter _4 bound to: 8'b00011001 
	Parameter _5 bound to: 8'b00010010 
	Parameter _6 bound to: 8'b00000010 
	Parameter _7 bound to: 8'b01111000 
	Parameter _8 bound to: 8'b00000000 
	Parameter _9 bound to: 8'b00010000 
	Parameter _A bound to: 8'b00001000 
	Parameter _B bound to: 8'b00000011 
	Parameter _C bound to: 8'b01000110 
	Parameter _D bound to: 8'b00100001 
	Parameter _E bound to: 8'b00000110 
	Parameter _F bound to: 8'b00001110 
INFO: [Synth 8-256] done synthesizing module 'smg_encode_point' (5#1) [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/smg_encode_point.v:21]
INFO: [Synth 8-638] synthesizing module 'smg_scan_module' [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/src/smg_scan_module.v:1]
	Parameter T1MS bound to: 16'b1100001101001111 
INFO: [Synth 8-155] case statement is not full and has no default [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/src/smg_scan_module.v:36]
INFO: [Synth 8-256] done synthesizing module 'smg_scan_module' (6#1) [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/src/smg_scan_module.v:1]
INFO: [Synth 8-638] synthesizing module 'smg_encode_sel' [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/smg_encode_sel.v:23]
INFO: [Synth 8-256] done synthesizing module 'smg_encode_sel' (7#1) [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/smg_encode_sel.v:23]
INFO: [Synth 8-256] done synthesizing module 'smg_interface' (8#1) [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/src/smg_interface.v:1]
WARNING: [Synth 8-689] width (20) of port connection 'Number_Sig' does not match port width (24) of module 'smg_interface' [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/temp_test.v:58]
INFO: [Synth 8-256] done synthesizing module 'temp_test' (9#1) [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/temp_test.v:23]
WARNING: [Synth 8-3331] design hextobcd has unconnected port hex[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 434.141 ; gain = 148.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 434.141 ; gain = 148.359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/constrs_1/new/temp_test.xdc]
Finished Parsing XDC File [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/constrs_1/new/temp_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/constrs_1/new/temp_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/temp_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/temp_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 772.797 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 772.797 ; gain = 487.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 772.797 ; gain = 487.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 772.797 ; gain = 487.016
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "scl_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scl_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sda_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sda_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sda_link" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tim_reg was removed.  [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/i2c_read_lm75.v:82]
INFO: [Synth 8-802] inferred FSM for state register 'i_reg' in module 'smg_control_module'
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rNumber" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'i_reg' in module 'smg_scan_module'
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rScan" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rSMG" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE4 |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_reg' using encoding 'sequential' in module 'smg_control_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE4 |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_reg' using encoding 'sequential' in module 'smg_scan_module'
WARNING: [Synth 8-327] inferring latch for variable 'rSMG_reg' [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/smg_encode_sel.v:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 772.797 ; gain = 487.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   8 Input     18 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 10    
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  10 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	  10 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_read_lm75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  19 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  10 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module hextobcd 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   8 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 1     
Module smg_control_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
Module smg_encode_module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module smg_encode_point 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module smg_scan_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
Module smg_encode_sel 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U0/cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U2/U1/rNumber" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U2/U1/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U2/U4/rScan" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U2/U4/i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U0/tim_reg was removed.  [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/i2c_read_lm75.v:82]
DSP Report: Generating DSP U0/data_conv1, operation Mode is: A*(B:0x7d).
DSP Report: operator U0/data_conv1 is absorbed into DSP U0/data_conv1.
INFO: [Synth 8-3886] merging instance 'U0/data_reg[15]' (FDC) to 'U0/data_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[13]' (FDC) to 'U0/data_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[14]' (FDC) to 'U0/data_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/data_reg[12] )
INFO: [Synth 8-3886] merging instance 'U1/rhex_reg[3][3]' (FD) to 'U1/rhex_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'U1/rhex_reg[3][1]' (FD) to 'U1/rhex_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'U1/rhex_reg[3][2]' (FD) to 'U1/rhex_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'U1/rhex_reg[3][0]' (FD) to 'U1/rhexd_reg[0]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[16]' (FD) to 'U1/rhexd_reg[13]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[17]' (FD) to 'U1/rhexd_reg[10]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[12]' (FD) to 'U1/rhexd_reg[0]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[4]' (FD) to 'U1/rhexd_reg[1]'
INFO: [Synth 8-3886] merging instance 'U1/rhexb_reg[4]' (FD) to 'U1/rhexb_reg[1]'
INFO: [Synth 8-3886] merging instance 'U1/rhexc_reg[4]' (FD) to 'U1/rhexc_reg[1]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[0]' (FD) to 'U1/rhexd_reg[11]'
INFO: [Synth 8-3886] merging instance 'U1/rhexb_reg[0]' (FD) to 'U1/rhexd_reg[11]'
INFO: [Synth 8-3886] merging instance 'U1/rhexc_reg[0]' (FD) to 'U1/rhexd_reg[11]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[2]' (FD) to 'U1/rhexd_reg[14]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[5]' (FD) to 'U1/rhexd_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/rhexd_reg[11] )
INFO: [Synth 8-3886] merging instance 'U0/db_r_reg[0]' (FDE) to 'U0/db_r_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/db_r_reg[1]' (FDE) to 'U0/db_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/db_r_reg[2]' (FDE) to 'U0/db_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/db_r_reg[3]' (FDE) to 'U0/db_r_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/db_r_reg[4]' (FDE) to 'U0/db_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/db_r_reg[5]' (FDE) to 'U0/db_r_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/db_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/db_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U2/U2/rSMG_reg[7] )
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[15]' (FD) to 'U1/rhexd_reg[1]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[11]' (FD) to 'U1/rhexd_reg[1]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[8]' (FD) to 'U1/rhexd_reg[1]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[9]' (FD) to 'U1/rhexd_reg[1]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[10]' (FD) to 'U1/rhexd_reg[1]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[1]' (FD) to 'U1/rhexd_reg[3]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[3]' (FD) to 'U1/rhexd_reg[6]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[6]' (FD) to 'U1/rhexd_reg[7]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[7]' (FD) to 'U1/rhexd_reg[13]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[13]' (FD) to 'U1/rhexd_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/rhexd_reg[14] )
INFO: [Synth 8-3886] merging instance 'U1/rese_reg[0]' (FD) to 'U1/rese_reg[2]'
INFO: [Synth 8-3886] merging instance 'U1/rhexd_reg[14]' (FD) to 'U1/rese_reg[2]'
INFO: [Synth 8-3886] merging instance 'U1/rese_reg[1]' (FD) to 'U1/rese_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/rese_reg[2] )
WARNING: [Synth 8-3332] Sequential element (U0/db_r_reg[7]) is unused and will be removed from module temp_test.
WARNING: [Synth 8-3332] Sequential element (U0/db_r_reg[6]) is unused and will be removed from module temp_test.
WARNING: [Synth 8-3332] Sequential element (U0/data_reg[12]) is unused and will be removed from module temp_test.
WARNING: [Synth 8-3332] Sequential element (U2/U2/rSMG_reg[7]) is unused and will be removed from module temp_test.
WARNING: [Synth 8-3332] Sequential element (U1/rese_reg[2]) is unused and will be removed from module temp_test.
INFO: [Synth 8-3886] merging instance 'U2/U2/rSMG_reg[1]' (FDP) to 'U2/U3/rSMG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U2/U2/rSMG_reg[2]' (FDP) to 'U2/U3/rSMG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U2/U2/rSMG_reg[3]' (FDP) to 'U2/U3/rSMG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U2/U2/rSMG_reg[6]' (FDP) to 'U2/U3/rSMG_reg[6]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 772.797 ; gain = 487.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|i2c_read_lm75 | A*(B:0x7d)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 820.941 ; gain = 535.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 831.531 ; gain = 545.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/resd_reg[3] )
WARNING: [Synth 8-3332] Sequential element (U1/resd_reg[3]) is unused and will be removed from module temp_test.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.srcs/sources_1/new/i2c_read_lm75.v:91]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 852.043 ; gain = 566.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 852.043 ; gain = 566.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 852.043 ; gain = 566.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 852.043 ; gain = 566.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 852.043 ; gain = 566.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 852.043 ; gain = 566.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 852.043 ; gain = 566.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|temp_test   | U1/resa_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    53|
|3     |DSP48E1 |     1|
|4     |LUT1    |    28|
|5     |LUT2    |    82|
|6     |LUT3    |   114|
|7     |LUT4    |    83|
|8     |LUT5    |    52|
|9     |LUT6    |   109|
|10    |SRL16E  |     1|
|11    |FDCE    |   120|
|12    |FDPE    |    16|
|13    |FDRE    |    49|
|14    |LD      |     8|
|15    |IBUF    |     2|
|16    |IOBUF   |     1|
|17    |OBUF    |    15|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |   735|
|2     |  U0     |i2c_read_lm75      |   452|
|3     |  U1     |hextobcd           |   120|
|4     |  U2     |smg_interface      |   144|
|5     |    U1   |smg_control_module |    56|
|6     |    U2   |smg_encode_module  |     6|
|7     |    U3   |smg_encode_point   |    11|
|8     |    U4   |smg_scan_module    |    58|
|9     |    U5   |smg_encode_sel     |    13|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 852.043 ; gain = 566.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 852.043 ; gain = 227.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 852.043 ; gain = 566.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
112 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 852.043 ; gain = 578.855
INFO: [Common 17-1381] The checkpoint 'D:/demo_ax7035/21_temp_lm75_test/temp_lm75_test/temp_lm75_test.runs/synth_1/temp_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file temp_test_utilization_synth.rpt -pb temp_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 852.043 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 30 12:07:01 2018...
