/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  reg [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [21:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = !(celloutsig_0_3z ? in_data[39] : celloutsig_0_3z);
  assign celloutsig_1_1z = ~in_data[176];
  assign celloutsig_1_17z = ~((celloutsig_1_12z[9] | celloutsig_1_15z) & celloutsig_1_10z[2]);
  assign celloutsig_0_13z = ~((celloutsig_0_10z | celloutsig_0_8z[2]) & celloutsig_0_9z);
  assign celloutsig_1_14z = ~((celloutsig_1_2z[13] | celloutsig_1_7z[1]) & celloutsig_1_9z);
  assign celloutsig_0_3z = ~((in_data[83] | celloutsig_0_2z[3]) & (celloutsig_0_2z[0] | celloutsig_0_2z[3]));
  assign celloutsig_1_19z = ~((celloutsig_1_7z[0] | celloutsig_1_3z[0]) & (celloutsig_1_14z | celloutsig_1_2z[9]));
  assign celloutsig_0_6z = ~((celloutsig_0_5z | celloutsig_0_5z) & (in_data[7] | celloutsig_0_3z));
  assign celloutsig_1_11z = ~((celloutsig_1_6z[2] | celloutsig_1_9z) & (celloutsig_1_1z | celloutsig_1_5z));
  assign celloutsig_0_0z = in_data[36] | in_data[79];
  assign celloutsig_0_4z = celloutsig_0_2z[1] | in_data[32];
  assign celloutsig_1_5z = celloutsig_1_4z | in_data[113];
  assign celloutsig_1_15z = celloutsig_1_12z[10] | celloutsig_1_7z[1];
  assign celloutsig_1_0z = in_data[179] ^ in_data[138];
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z } / { 1'h1, celloutsig_0_2z[4:0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_4z = in_data[169:139] >= in_data[159:129];
  assign celloutsig_0_10z = { in_data[75:68], celloutsig_0_2z } <= { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_7z[9:3], celloutsig_0_5z } * { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_18z = celloutsig_1_14z ? { celloutsig_1_12z[10:5], celloutsig_1_2z } : { celloutsig_1_6z[2:1], celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_17z };
  assign celloutsig_1_2z = celloutsig_1_0z ? in_data[121:106] : { in_data[145:132], celloutsig_1_1z, 1'h0 };
  assign celloutsig_1_3z = in_data[176] ? { celloutsig_1_2z[14:13], celloutsig_1_1z } : in_data[120:118];
  assign celloutsig_1_10z = celloutsig_1_2z[9] ? { celloutsig_1_5z, celloutsig_1_3z } : celloutsig_1_7z;
  assign celloutsig_0_11z = celloutsig_0_5z & celloutsig_0_8z[2];
  assign celloutsig_1_9z = celloutsig_1_4z & celloutsig_1_0z;
  assign celloutsig_0_5z = | { celloutsig_0_3z, celloutsig_0_2z, in_data[41:33], celloutsig_0_0z };
  assign celloutsig_0_1z = | { in_data[41:33], celloutsig_0_0z };
  assign celloutsig_1_13z = | celloutsig_1_2z[13:8];
  assign celloutsig_1_7z = celloutsig_1_2z[12:9] >> in_data[175:172];
  assign celloutsig_0_12z = { celloutsig_0_7z[5:0], celloutsig_0_8z } >>> { celloutsig_0_2z[4:2], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_6z = { celloutsig_1_2z[2], celloutsig_1_4z, celloutsig_1_0z } ~^ { celloutsig_1_3z[2:1], celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_10z[2:0], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z } ~^ { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_10z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_2z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign { out_data[149:128], out_data[96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
