digraph "CFG for '_Z17gpu_reduce_kerneliPfS_' function" {
	label="CFG for '_Z17gpu_reduce_kerneliPfS_' function";

	Node0x5a9f3f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = getelementptr inbounds i8, i8 addrspace(4)* %6, i64 12\l  %12 = bitcast i8 addrspace(4)* %11 to i32 addrspace(4)*\l  %13 = load i32, i32 addrspace(4)* %12, align 4, !tbaa !7\l  %14 = mul i32 %5, %10\l  %15 = add i32 %14, %4\l  %16 = getelementptr inbounds [0 x float], [0 x float] addrspace(3)*\l... @partialSum, i32 0, i32 %4\l  store float 0.000000e+00, float addrspace(3)* %16, align 4, !tbaa !16\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %17 = icmp slt i32 %15, %0\l  br i1 %17, label %18, label %36\l|{<s0>T|<s1>F}}"];
	Node0x5a9f3f0:s0 -> Node0x5aa2660;
	Node0x5a9f3f0:s1 -> Node0x5aa26f0;
	Node0x5aa2660 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%18:\l18:                                               \l  %19 = udiv i32 %13, %10\l  %20 = mul i32 %19, %10\l  %21 = icmp ugt i32 %13, %20\l  %22 = zext i1 %21 to i32\l  %23 = add i32 %19, %22\l  %24 = mul i32 %23, %10\l  %25 = load float, float addrspace(3)* %16, align 4, !tbaa !16\l  br label %26\l}"];
	Node0x5aa2660 -> Node0x5aa31f0;
	Node0x5aa31f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%26:\l26:                                               \l  %27 = phi float [ %25, %18 ], [ %32, %26 ]\l  %28 = phi i32 [ %15, %18 ], [ %33, %26 ]\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %1, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !16,\l... !amdgpu.noclobber !6\l  %32 = fadd contract float %31, %27\l  %33 = add i32 %24, %28\l  %34 = icmp slt i32 %33, %0\l  br i1 %34, label %26, label %35, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x5aa31f0:s0 -> Node0x5aa31f0;
	Node0x5aa31f0:s1 -> Node0x5aa16f0;
	Node0x5aa16f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%35:\l35:                                               \l  store float %32, float addrspace(3)* %16, align 4, !tbaa !16\l  br label %36\l}"];
	Node0x5aa16f0 -> Node0x5aa26f0;
	Node0x5aa26f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%36:\l36:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %37 = icmp ugt i16 %9, 1\l  br i1 %37, label %38, label %50\l|{<s0>T|<s1>F}}"];
	Node0x5aa26f0:s0 -> Node0x5aa44f0;
	Node0x5aa26f0:s1 -> Node0x5aa4540;
	Node0x5aa44f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%38:\l38:                                               \l  %39 = phi i32 [ %40, %48 ], [ %10, %36 ]\l  %40 = lshr i32 %39, 1\l  %41 = icmp ult i32 %4, %40\l  br i1 %41, label %42, label %48\l|{<s0>T|<s1>F}}"];
	Node0x5aa44f0:s0 -> Node0x5aa4860;
	Node0x5aa44f0:s1 -> Node0x5aa4640;
	Node0x5aa4860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%42:\l42:                                               \l  %43 = add nuw nsw i32 %40, %4\l  %44 = getelementptr inbounds [0 x float], [0 x float] addrspace(3)*\l... @partialSum, i32 0, i32 %43\l  %45 = load float, float addrspace(3)* %44, align 4, !tbaa !16\l  %46 = load float, float addrspace(3)* %16, align 4, !tbaa !16\l  %47 = fadd contract float %45, %46\l  store float %47, float addrspace(3)* %16, align 4, !tbaa !16\l  br label %48\l}"];
	Node0x5aa4860 -> Node0x5aa4640;
	Node0x5aa4640 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%48:\l48:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %49 = icmp ugt i32 %39, 3\l  br i1 %49, label %38, label %50, !llvm.loop !22\l|{<s0>T|<s1>F}}"];
	Node0x5aa4640:s0 -> Node0x5aa44f0;
	Node0x5aa4640:s1 -> Node0x5aa4540;
	Node0x5aa4540 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%50:\l50:                                               \l  %51 = icmp eq i32 %4, 0\l  br i1 %51, label %52, label %54\l|{<s0>T|<s1>F}}"];
	Node0x5aa4540:s0 -> Node0x5aa5120;
	Node0x5aa4540:s1 -> Node0x5aa5170;
	Node0x5aa5120 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%52:\l52:                                               \l  %53 = load float, float addrspace(3)* getelementptr inbounds ([0 x float],\l... [0 x float] addrspace(3)* @partialSum, i32 0, i32 0), align 4, !tbaa !16\l  store float %53, float addrspace(1)* %2, align 4, !tbaa !16\l  br label %54\l}"];
	Node0x5aa5120 -> Node0x5aa5170;
	Node0x5aa5170 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%54:\l54:                                               \l  ret void\l}"];
}
