 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : round_robin_arbiter
Version: T-2022.03-SP5
Date   : Tue Oct  1 12:42:38 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: shift_reg_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  round_robin_arbiter
                     ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  shift_reg_reg[3]/CLK (DFFARX1_RVT)       0.00       3.00 r
  shift_reg_reg[3]/QN (DFFARX1_RVT)        0.07       3.07 r
  U13/Y (NAND2X0_RVT)                      0.03       3.10 f
  shift_reg_reg[0]/D (DFFASX1_RVT)         0.01       3.11 f
  data arrival time                                   3.11

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  shift_reg_reg[0]/CLK (DFFASX1_RVT)       0.00       3.00 r
  library hold time                       -0.01       2.99
  data required time                                  2.99
  -----------------------------------------------------------
  data required time                                  2.99
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (MET)                                         0.12


1
