Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 11 23:53:53 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper_csn
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                  Path #1                                                 |                           WorstPath from Dst                          |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
| Requirement               |                     0.000 |                                                                                                    6.250 |                                                                 6.250 |
| Path Delay                |                     1.315 |                                                                                                    5.727 |                                                                 4.273 |
| Logic Delay               | 0.096(8%)                 | 2.231(39%)                                                                                               | 1.299(31%)                                                            |
| Net Delay                 | 1.219(92%)                | 3.496(61%)                                                                                               | 2.974(69%)                                                            |
| Clock Skew                |                     0.021 |                                                                                                   -0.120 |                                                                -0.147 |
| Slack                     |                       inf |                                                                                                    0.394 |                                                                 1.821 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                          |                                                                       |
| Bounding Box Size         | 0% x 0%                   | 4% x 0%                                                                                                  | 3% x 1%                                                               |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                   | (0, 0)                                                                |
| Cumulative Fanout         |                         2 |                                                                                                       70 |                                                                   141 |
| Fixed Loc                 |                         0 |                                                                                                        0 |                                                                     0 |
| Fixed Route               |                         0 |                                                                                                        0 |                                                                     0 |
| Hold Fix Detour           |                         0 |                                                                                                        0 |                                                                     0 |
| Combined LUT Pairs        |                         0 |                                                                                                        0 |                                                                     0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                             | Safely Timed                                                          |
| Logic Levels              |                         0 |                                                                                                       19 |                                                                    12 |
| Routes                    |                         1 |                                                                                                       19 |                                                                    12 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT4 LUT6 LUT3 LUT5 FDRE |
| Start Point Clock         | clk_wrapper               | clk                                                                                                      | clk                                                                   |
| End Point Clock           | clk                       | clk                                                                                                      | clk                                                                   |
| DSP Block                 | None                      | None                                                                                                     | None                                                                  |
| BRAM                      | None                      | None                                                                                                     | None                                                                  |
| IO Crossings              |                         3 |                                                                                                        0 |                                                                     0 |
| SLR Crossings             |                         0 |                                                                                                        0 |                                                                     0 |
| PBlocks                   |                         0 |                                                                                                        0 |                                                                     0 |
| High Fanout               |                         2 |                                                                                                       10 |                                                                    36 |
| Dont Touch                |                         0 |                                                                                                        0 |                                                                     0 |
| Mark Debug                |                         0 |                                                                                                        0 |                                                                     0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                   | FDRE/C                                                                |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                   | FDRE/D                                                                |
| Start Point Pin           | shiftreg_vector[209]/C    | sr_p.sr_1[208]/C                                                                                         | ret_array_1_7.idx_ret_26_ret/C                                        |
| End Point Pin             | sr_p.sr_1[208]/D          | ret_array_1_7.idx_ret_26_ret/D                                                                           | sr_p.sr_1[56]/D                                                       |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                               Path #2                                               |                           WorstPath from Dst                          |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
| Requirement               |                     0.000 |                                                                                               6.250 |                                                                 6.250 |
| Path Delay                |                     1.315 |                                                                                               5.727 |                                                                 3.646 |
| Logic Delay               | 0.096(8%)                 | 2.181(39%)                                                                                          | 1.403(39%)                                                            |
| Net Delay                 | 1.219(92%)                | 3.546(61%)                                                                                          | 2.243(61%)                                                            |
| Clock Skew                |                     0.021 |                                                                                              -0.104 |                                                                -0.106 |
| Slack                     |                       inf |                                                                                               0.410 |                                                                 2.489 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                     |                                                                       |
| Bounding Box Size         | 0% x 0%                   | 1% x 0%                                                                                             | 1% x 0%                                                               |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                              | (0, 0)                                                                |
| Cumulative Fanout         |                         2 |                                                                                                  72 |                                                                   199 |
| Fixed Loc                 |                         0 |                                                                                                   0 |                                                                     0 |
| Fixed Route               |                         0 |                                                                                                   0 |                                                                     0 |
| Hold Fix Detour           |                         0 |                                                                                                   0 |                                                                     0 |
| Combined LUT Pairs        |                         0 |                                                                                                   0 |                                                                     0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                        | Safely Timed                                                          |
| Logic Levels              |                         0 |                                                                                                  18 |                                                                    12 |
| Routes                    |                         1 |                                                                                                  18 |                                                                    12 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE |
| Start Point Clock         | clk_wrapper               | clk                                                                                                 | clk                                                                   |
| End Point Clock           | clk                       | clk                                                                                                 | clk                                                                   |
| DSP Block                 | None                      | None                                                                                                | None                                                                  |
| BRAM                      | None                      | None                                                                                                | None                                                                  |
| IO Crossings              |                         3 |                                                                                                   0 |                                                                     0 |
| SLR Crossings             |                         0 |                                                                                                   0 |                                                                     0 |
| PBlocks                   |                         0 |                                                                                                   0 |                                                                     0 |
| High Fanout               |                         2 |                                                                                                  10 |                                                                    44 |
| Dont Touch                |                         0 |                                                                                                   0 |                                                                     0 |
| Mark Debug                |                         0 |                                                                                                   0 |                                                                     0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                              | FDRE/C                                                                |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                              | FDRE/D                                                                |
| Start Point Pin           | shiftreg_vector[209]/C    | sr_p.sr_1[208]/C                                                                                    | ret_array_1_15.idx_ret_30_ret_1/C                                     |
| End Point Pin             | sr_p.sr_1[208]/D          | ret_array_1_15.idx_ret_30_ret_1/D                                                                   | sr_p.sr_1[214]/D                                                      |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                               Path #3                                               |                           WorstPath from Dst                          |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
| Requirement               |                     0.000 |                                                                                               6.250 |                                                                 6.250 |
| Path Delay                |                     1.315 |                                                                                               5.713 |                                                                 3.779 |
| Logic Delay               | 0.096(8%)                 | 1.939(34%)                                                                                          | 1.411(38%)                                                            |
| Net Delay                 | 1.219(92%)                | 3.774(66%)                                                                                          | 2.368(62%)                                                            |
| Clock Skew                |                     0.021 |                                                                                              -0.100 |                                                                -0.121 |
| Slack                     |                       inf |                                                                                               0.428 |                                                                 2.342 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                     |                                                                       |
| Bounding Box Size         | 0% x 0%                   | 1% x 0%                                                                                             | 1% x 1%                                                               |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                              | (0, 0)                                                                |
| Cumulative Fanout         |                         2 |                                                                                                  69 |                                                                   170 |
| Fixed Loc                 |                         0 |                                                                                                   0 |                                                                     0 |
| Fixed Route               |                         0 |                                                                                                   0 |                                                                     0 |
| Hold Fix Detour           |                         0 |                                                                                                   0 |                                                                     0 |
| Combined LUT Pairs        |                         0 |                                                                                                   0 |                                                                     0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                        | Safely Timed                                                          |
| Logic Levels              |                         0 |                                                                                                  18 |                                                                    12 |
| Routes                    |                         1 |                                                                                                  18 |                                                                    12 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE |
| Start Point Clock         | clk_wrapper               | clk                                                                                                 | clk                                                                   |
| End Point Clock           | clk                       | clk                                                                                                 | clk                                                                   |
| DSP Block                 | None                      | None                                                                                                | None                                                                  |
| BRAM                      | None                      | None                                                                                                | None                                                                  |
| IO Crossings              |                         3 |                                                                                                   0 |                                                                     0 |
| SLR Crossings             |                         0 |                                                                                                   0 |                                                                     0 |
| PBlocks                   |                         0 |                                                                                                   0 |                                                                     0 |
| High Fanout               |                         2 |                                                                                                  10 |                                                                    44 |
| Dont Touch                |                         0 |                                                                                                   0 |                                                                     0 |
| Mark Debug                |                         0 |                                                                                                   0 |                                                                     0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                              | FDRE/C                                                                |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                              | FDRE/D                                                                |
| Start Point Pin           | shiftreg_vector[209]/C    | sr_p.sr_1[208]/C                                                                                    | ret_array_1_15.idx_ret_31_ret_1/C                                     |
| End Point Pin             | sr_p.sr_1[208]/D          | ret_array_1_15.idx_ret_31_ret_1/D                                                                   | sr_p.sr_1[214]/D                                                      |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                               Path #4                                               |                      WorstPath from Dst                     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
| Requirement               |                     0.000 |                                                                                               6.250 |                                                       6.250 |
| Path Delay                |                     0.870 |                                                                                               5.697 |                                                       4.057 |
| Logic Delay               | 0.098(12%)                | 2.127(38%)                                                                                          | 1.351(34%)                                                  |
| Net Delay                 | 0.772(88%)                | 3.570(62%)                                                                                          | 2.706(66%)                                                  |
| Clock Skew                |                     0.014 |                                                                                              -0.092 |                                                      -0.158 |
| Slack                     |                       inf |                                                                                               0.452 |                                                       2.026 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                     |                                                             |
| Bounding Box Size         | 0% x 0%                   | 4% x 0%                                                                                             | 8% x 0%                                                     |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                              | (0, 0)                                                      |
| Cumulative Fanout         |                         2 |                                                                                                  73 |                                                          85 |
| Fixed Loc                 |                         0 |                                                                                                   0 |                                                           0 |
| Fixed Route               |                         0 |                                                                                                   0 |                                                           0 |
| Hold Fix Detour           |                         0 |                                                                                                   0 |                                                           0 |
| Combined LUT Pairs        |                         0 |                                                                                                   0 |                                                           0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                        | Safely Timed                                                |
| Logic Levels              |                         0 |                                                                                                  18 |                                                          10 |
| Routes                    |                         1 |                                                                                                  18 |                                                          10 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT5 FDRE |
| Start Point Clock         | clk_wrapper               | clk                                                                                                 | clk                                                         |
| End Point Clock           | clk                       | clk                                                                                                 | clk                                                         |
| DSP Block                 | None                      | None                                                                                                | None                                                        |
| BRAM                      | None                      | None                                                                                                | None                                                        |
| IO Crossings              |                         3 |                                                                                                   0 |                                                           0 |
| SLR Crossings             |                         0 |                                                                                                   0 |                                                           0 |
| PBlocks                   |                         0 |                                                                                                   0 |                                                           0 |
| High Fanout               |                         2 |                                                                                                  13 |                                                          27 |
| Dont Touch                |                         0 |                                                                                                   0 |                                                           0 |
| Mark Debug                |                         0 |                                                                                                   0 |                                                           0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                              | FDRE/C                                                      |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                              | FDRE/D                                                      |
| Start Point Pin           | shiftreg_vector[261]/C    | sr_p.sr_1[260]/C                                                                                    | ret_array_1_15.idx_ret_47_ret_1/C                           |
| End Point Pin             | sr_p.sr_1[260]/D          | ret_array_1_15.idx_ret_47_ret_1/D                                                                   | sr_p.sr_1[56]/D                                             |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                               Path #5                                               |                        WorstPath from Dst                        |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
| Requirement               |                     0.000 |                                                                                               6.250 |                                                            6.250 |
| Path Delay                |                     1.315 |                                                                                               5.674 |                                                            4.322 |
| Logic Delay               | 0.096(8%)                 | 1.979(35%)                                                                                          | 1.418(33%)                                                       |
| Net Delay                 | 1.219(92%)                | 3.695(65%)                                                                                          | 2.904(67%)                                                       |
| Clock Skew                |                     0.021 |                                                                                              -0.106 |                                                           -0.157 |
| Slack                     |                       inf |                                                                                               0.461 |                                                            1.762 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                     |                                                                  |
| Bounding Box Size         | 0% x 0%                   | 1% x 0%                                                                                             | 8% x 1%                                                          |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                              | (0, 0)                                                           |
| Cumulative Fanout         |                         2 |                                                                                                  68 |                                                               65 |
| Fixed Loc                 |                         0 |                                                                                                   0 |                                                                0 |
| Fixed Route               |                         0 |                                                                                                   0 |                                                                0 |
| Hold Fix Detour           |                         0 |                                                                                                   0 |                                                                0 |
| Combined LUT Pairs        |                         0 |                                                                                                   0 |                                                                0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                        | Safely Timed                                                     |
| Logic Levels              |                         0 |                                                                                                  18 |                                                               11 |
| Routes                    |                         1 |                                                                                                  18 |                                                               11 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT5 FDRE |
| Start Point Clock         | clk_wrapper               | clk                                                                                                 | clk                                                              |
| End Point Clock           | clk                       | clk                                                                                                 | clk                                                              |
| DSP Block                 | None                      | None                                                                                                | None                                                             |
| BRAM                      | None                      | None                                                                                                | None                                                             |
| IO Crossings              |                         3 |                                                                                                   0 |                                                                0 |
| SLR Crossings             |                         0 |                                                                                                   0 |                                                                0 |
| PBlocks                   |                         0 |                                                                                                   0 |                                                                0 |
| High Fanout               |                         2 |                                                                                                  10 |                                                               27 |
| Dont Touch                |                         0 |                                                                                                   0 |                                                                0 |
| Mark Debug                |                         0 |                                                                                                   0 |                                                                0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                              | FDRE/C                                                           |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                              | FDRE/D                                                           |
| Start Point Pin           | shiftreg_vector[209]/C    | sr_p.sr_1[208]/C                                                                                    | ret_array_1_15.idx_ret_49_ret/C                                  |
| End Point Pin             | sr_p.sr_1[208]/D          | ret_array_1_15.idx_ret_49_ret/D                                                                     | sr_p.sr_1[56]/D                                                  |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                             Path #6                                            |                        WorstPath from Dst                        |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
| Requirement               |                     0.000 |                                                                                          6.250 |                                                            6.250 |
| Path Delay                |                     1.315 |                                                                                          5.633 |                                                            4.287 |
| Logic Delay               | 0.096(8%)                 | 1.879(34%)                                                                                     | 1.414(33%)                                                       |
| Net Delay                 | 1.219(92%)                | 3.754(66%)                                                                                     | 2.873(67%)                                                       |
| Clock Skew                |                     0.021 |                                                                                         -0.107 |                                                           -0.156 |
| Slack                     |                       inf |                                                                                          0.501 |                                                            1.798 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                |                                                                  |
| Bounding Box Size         | 0% x 0%                   | 1% x 0%                                                                                        | 8% x 1%                                                          |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                         | (0, 0)                                                           |
| Cumulative Fanout         |                         2 |                                                                                             67 |                                                               76 |
| Fixed Loc                 |                         0 |                                                                                              0 |                                                                0 |
| Fixed Route               |                         0 |                                                                                              0 |                                                                0 |
| Hold Fix Detour           |                         0 |                                                                                              0 |                                                                0 |
| Combined LUT Pairs        |                         0 |                                                                                              0 |                                                                0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                   | Safely Timed                                                     |
| Logic Levels              |                         0 |                                                                                             17 |                                                               11 |
| Routes                    |                         1 |                                                                                             18 |                                                               11 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT5 FDRE |
| Start Point Clock         | clk_wrapper               | clk                                                                                            | clk                                                              |
| End Point Clock           | clk                       | clk                                                                                            | clk                                                              |
| DSP Block                 | None                      | None                                                                                           | None                                                             |
| BRAM                      | None                      | None                                                                                           | None                                                             |
| IO Crossings              |                         3 |                                                                                              0 |                                                                0 |
| SLR Crossings             |                         0 |                                                                                              0 |                                                                0 |
| PBlocks                   |                         0 |                                                                                              0 |                                                                0 |
| High Fanout               |                         2 |                                                                                             10 |                                                               27 |
| Dont Touch                |                         0 |                                                                                              0 |                                                                0 |
| Mark Debug                |                         0 |                                                                                              0 |                                                                0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                         | FDRE/C                                                           |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                         | FDRE/D                                                           |
| Start Point Pin           | shiftreg_vector[209]/C    | sr_p.sr_1[208]/C                                                                               | ret_array_1_15.idx_ret_50[2]/C                                   |
| End Point Pin             | sr_p.sr_1[208]/D          | ret_array_1_15.idx_ret_50[2]/D                                                                 | sr_p.sr_1[56]/D                                                  |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                               Path #7                                               |                             WorstPath from Dst                             |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
| Requirement               |                     0.000 |                                                                                               6.250 |                                                                      6.250 |
| Path Delay                |                     1.315 |                                                                                               5.623 |                                                                      4.214 |
| Logic Delay               | 0.096(8%)                 | 1.993(36%)                                                                                          | 1.598(38%)                                                                 |
| Net Delay                 | 1.219(92%)                | 3.630(64%)                                                                                          | 2.616(62%)                                                                 |
| Clock Skew                |                     0.021 |                                                                                              -0.115 |                                                                     -0.093 |
| Slack                     |                       inf |                                                                                               0.503 |                                                                      1.934 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                     |                                                                            |
| Bounding Box Size         | 0% x 0%                   | 1% x 0%                                                                                             | 1% x 1%                                                                    |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                              | (0, 0)                                                                     |
| Cumulative Fanout         |                         2 |                                                                                                  69 |                                                                        179 |
| Fixed Loc                 |                         0 |                                                                                                   0 |                                                                          0 |
| Fixed Route               |                         0 |                                                                                                   0 |                                                                          0 |
| Hold Fix Detour           |                         0 |                                                                                                   0 |                                                                          0 |
| Combined LUT Pairs        |                         0 |                                                                                                   0 |                                                                          0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                        | Safely Timed                                                               |
| Logic Levels              |                         0 |                                                                                                  18 |                                                                         13 |
| Routes                    |                         1 |                                                                                                  18 |                                                                         13 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE |
| Start Point Clock         | clk_wrapper               | clk                                                                                                 | clk                                                                        |
| End Point Clock           | clk                       | clk                                                                                                 | clk                                                                        |
| DSP Block                 | None                      | None                                                                                                | None                                                                       |
| BRAM                      | None                      | None                                                                                                | None                                                                       |
| IO Crossings              |                         3 |                                                                                                   0 |                                                                          0 |
| SLR Crossings             |                         0 |                                                                                                   0 |                                                                          0 |
| PBlocks                   |                         0 |                                                                                                   0 |                                                                          0 |
| High Fanout               |                         2 |                                                                                                  10 |                                                                         44 |
| Dont Touch                |                         0 |                                                                                                   0 |                                                                          0 |
| Mark Debug                |                         0 |                                                                                                   0 |                                                                          0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                              | FDRE/C                                                                     |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                              | FDRE/D                                                                     |
| Start Point Pin           | shiftreg_vector[209]/C    | sr_p.sr_1[208]/C                                                                                    | ret_array_1_15.idx_ret_31_ret/C                                            |
| End Point Pin             | sr_p.sr_1[208]/D          | ret_array_1_15.idx_ret_31_ret/D                                                                     | sr_p.sr_1[214]/D                                                           |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                               Path #8                                               |                        WorstPath from Dst                        |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
| Requirement               |                     0.000 |                                                                                               6.250 |                                                            6.250 |
| Path Delay                |                     1.315 |                                                                                               5.609 |                                                            4.125 |
| Logic Delay               | 0.096(8%)                 | 1.979(36%)                                                                                          | 1.351(33%)                                                       |
| Net Delay                 | 1.219(92%)                | 3.630(64%)                                                                                          | 2.774(67%)                                                       |
| Clock Skew                |                     0.021 |                                                                                              -0.106 |                                                           -0.158 |
| Slack                     |                       inf |                                                                                               0.526 |                                                            1.958 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                     |                                                                  |
| Bounding Box Size         | 0% x 0%                   | 1% x 0%                                                                                             | 8% x 1%                                                          |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                              | (0, 0)                                                           |
| Cumulative Fanout         |                         2 |                                                                                                  68 |                                                               65 |
| Fixed Loc                 |                         0 |                                                                                                   0 |                                                                0 |
| Fixed Route               |                         0 |                                                                                                   0 |                                                                0 |
| Hold Fix Detour           |                         0 |                                                                                                   0 |                                                                0 |
| Combined LUT Pairs        |                         0 |                                                                                                   0 |                                                                0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                        | Safely Timed                                                     |
| Logic Levels              |                         0 |                                                                                                  18 |                                                               11 |
| Routes                    |                         1 |                                                                                                  18 |                                                               11 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT5 FDRE |
| Start Point Clock         | clk_wrapper               | clk                                                                                                 | clk                                                              |
| End Point Clock           | clk                       | clk                                                                                                 | clk                                                              |
| DSP Block                 | None                      | None                                                                                                | None                                                             |
| BRAM                      | None                      | None                                                                                                | None                                                             |
| IO Crossings              |                         3 |                                                                                                   0 |                                                                0 |
| SLR Crossings             |                         0 |                                                                                                   0 |                                                                0 |
| PBlocks                   |                         0 |                                                                                                   0 |                                                                0 |
| High Fanout               |                         2 |                                                                                                  10 |                                                               27 |
| Dont Touch                |                         0 |                                                                                                   0 |                                                                0 |
| Mark Debug                |                         0 |                                                                                                   0 |                                                                0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                              | FDRE/C                                                           |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                              | FDRE/D                                                           |
| Start Point Pin           | shiftreg_vector[209]/C    | sr_p.sr_1[208]/C                                                                                    | ret_array_1_15.idx_ret_49_ret_0/C                                |
| End Point Pin             | sr_p.sr_1[208]/D          | ret_array_1_15.idx_ret_49_ret_0/D                                                                   | sr_p.sr_1[56]/D                                                  |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                             Path #9                                            |                        WorstPath from Dst                        |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
| Requirement               |                     0.000 |                                                                                          6.250 |                                                            6.250 |
| Path Delay                |                     1.315 |                                                                                          5.617 |                                                            4.214 |
| Logic Delay               | 0.096(8%)                 | 2.111(38%)                                                                                     | 1.400(34%)                                                       |
| Net Delay                 | 1.219(92%)                | 3.506(62%)                                                                                     | 2.814(66%)                                                       |
| Clock Skew                |                     0.021 |                                                                                         -0.097 |                                                           -0.169 |
| Slack                     |                       inf |                                                                                          0.528 |                                                            1.858 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                |                                                                  |
| Bounding Box Size         | 0% x 0%                   | 1% x 1%                                                                                        | 8% x 0%                                                          |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                         | (0, 0)                                                           |
| Cumulative Fanout         |                         2 |                                                                                             73 |                                                               65 |
| Fixed Loc                 |                         0 |                                                                                              0 |                                                                0 |
| Fixed Route               |                         0 |                                                                                              0 |                                                                0 |
| Hold Fix Detour           |                         0 |                                                                                              0 |                                                                0 |
| Combined LUT Pairs        |                         0 |                                                                                              0 |                                                                0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                   | Safely Timed                                                     |
| Logic Levels              |                         0 |                                                                                             17 |                                                               11 |
| Routes                    |                         1 |                                                                                             17 |                                                               11 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT5 FDRE |
| Start Point Clock         | clk_wrapper               | clk                                                                                            | clk                                                              |
| End Point Clock           | clk                       | clk                                                                                            | clk                                                              |
| DSP Block                 | None                      | None                                                                                           | None                                                             |
| BRAM                      | None                      | None                                                                                           | None                                                             |
| IO Crossings              |                         3 |                                                                                              0 |                                                                0 |
| SLR Crossings             |                         0 |                                                                                              0 |                                                                0 |
| PBlocks                   |                         0 |                                                                                              0 |                                                                0 |
| High Fanout               |                         2 |                                                                                             10 |                                                               27 |
| Dont Touch                |                         0 |                                                                                              0 |                                                                0 |
| Mark Debug                |                         0 |                                                                                              0 |                                                                0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                         | FDRE/C                                                           |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                         | FDRE/D                                                           |
| Start Point Pin           | shiftreg_vector[209]/C    | sr_p.sr_1[208]/C                                                                               | ret_array_1_15.idx_ret_47_ret_0/C                                |
| End Point Pin             | sr_p.sr_1[208]/D          | ret_array_1_15.idx_ret_47_ret_0/D                                                              | sr_p.sr_1[56]/D                                                  |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                            Path #10                                            |                             WorstPath from Dst                             |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
| Requirement               |                     0.000 |                                                                                          6.250 |                                                                      6.250 |
| Path Delay                |                     1.315 |                                                                                          5.582 |                                                                      4.009 |
| Logic Delay               | 0.096(8%)                 | 2.146(39%)                                                                                     | 1.522(38%)                                                                 |
| Net Delay                 | 1.219(92%)                | 3.436(61%)                                                                                     | 2.487(62%)                                                                 |
| Clock Skew                |                     0.021 |                                                                                         -0.104 |                                                                     -0.106 |
| Slack                     |                       inf |                                                                                          0.555 |                                                                      2.126 |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                |                                                                            |
| Bounding Box Size         | 0% x 0%                   | 1% x 0%                                                                                        | 1% x 0%                                                                    |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                         | (0, 0)                                                                     |
| Cumulative Fanout         |                         2 |                                                                                             73 |                                                                        179 |
| Fixed Loc                 |                         0 |                                                                                              0 |                                                                          0 |
| Fixed Route               |                         0 |                                                                                              0 |                                                                          0 |
| Hold Fix Detour           |                         0 |                                                                                              0 |                                                                          0 |
| Combined LUT Pairs        |                         0 |                                                                                              0 |                                                                          0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                   | Safely Timed                                                               |
| Logic Levels              |                         0 |                                                                                             17 |                                                                         13 |
| Routes                    |                         1 |                                                                                             17 |                                                                         13 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE |
| Start Point Clock         | clk_wrapper               | clk                                                                                            | clk                                                                        |
| End Point Clock           | clk                       | clk                                                                                            | clk                                                                        |
| DSP Block                 | None                      | None                                                                                           | None                                                                       |
| BRAM                      | None                      | None                                                                                           | None                                                                       |
| IO Crossings              |                         3 |                                                                                              0 |                                                                          0 |
| SLR Crossings             |                         0 |                                                                                              0 |                                                                          0 |
| PBlocks                   |                         0 |                                                                                              0 |                                                                          0 |
| High Fanout               |                         2 |                                                                                             10 |                                                                         44 |
| Dont Touch                |                         0 |                                                                                              0 |                                                                          0 |
| Mark Debug                |                         0 |                                                                                              0 |                                                                          0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                         | FDRE/C                                                                     |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                         | FDRE/D                                                                     |
| Start Point Pin           | shiftreg_vector[209]/C    | sr_p.sr_1[208]/C                                                                               | ret_array_1_15.idx_ret_30_ret/C                                            |
| End Point Pin             | sr_p.sr_1[208]/D          | ret_array_1_15.idx_ret_30_ret/D                                                                | sr_p.sr_1[214]/D                                                           |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1 |  2 |  3 | 4 |  5 |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 |
+-----------------+-------------+-----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 6.250ns     | 198 | 13 | 18 | 26 | 6 | 24 | 16 | 17 | 25 | 32 | 58 | 63 | 34 | 42 |  9 |  9 | 32 | 28 |  7 |  1 |
+-----------------+-------------+-----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 658 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+-----------+--------------------------------------------------------------+------+----------------+-----------------+---------+----------+------------+------------+-------------+------------+------------+-----+------+------+------+
|  Instance |                            Module                            | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3    |    LUT4    |     LUT5    |    LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+-----------+--------------------------------------------------------------+------+----------------+-----------------+---------+----------+------------+------------+-------------+------------+------------+-----+------+------+------+
| (top)     |                                                  wrapper_csn | 0.68 |           3.43 |            4469 | 0(0.0%) | 35(1.2%) | 357(12.5%) | 374(13.1%) | 1479(51.7%) | 613(21.4%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst | muon_sorter_I022_O022_D001_CSN_VHDL-freq160retfan10000_rev_1 | 0.72 |           4.18 |            3125 | 0(0.0%) | 31(1.1%) | 357(12.9%) | 280(10.1%) | 1479(53.6%) | 613(22.2%) |          0 |   0 |    0 |    0 |    0 |
+-----------+--------------------------------------------------------------+------+----------------+-----------------+---------+----------+------------+------------+-------------+------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |     Cell Names    | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |       109% | (CLEM_X66Y521,CLEL_R_X66Y522)   | wrapper_csn(100%) |            0% |       7.65625 | 87%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        94% | (CLEM_X65Y519,CLEM_X65Y519)     | wrapper_csn(100%) |            0% |         7.375 | 87%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        77% | (CLEL_R_X70Y514,CLEL_R_X70Y514) | wrapper_csn(100%) |            0% |         6.375 | 87%          | NA         |  31% |   0% | NA   | NA   | NA  |    0% |  NA |
| West      |                0 |       102% | (CLEL_R_X68Y520,CLEL_R_X68Y520) | wrapper_csn(100%) |            0% |           8.5 | 87%          | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
+-----------+------------------+------------+---------------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+-------+------------------+------------------+-----------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type | Congestion Level | Percentage Tiles |      Congestion Window      |     Cell Names    | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+-------+------------------+------------------+-----------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| South     | Short |                1 |           0.012% | (CLEM_X66Y517,CLEM_X67Y520) | wrapper_csn(100%) |            0% |       7.47917 | 89%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+-------+------------------+------------------+-----------------------------+-------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |     Cell Names    | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
| CLEL_R_X66Y521 | 391             | 392          | 31%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X66Y520 | 391             | 393          | 28%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X70Y513 | 408             | 400          | 27%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X70Y514 | 408             | 399          | 27%                  | wrapper_csn(100%) | Y                   |
| CLEM_X67Y521   | 393             | 392          | 27%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X66Y522 | 391             | 391          | 27%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X66Y519 | 391             | 394          | 26%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X66Y523 | 391             | 390          | 25%                  | wrapper_csn(100%) | Y                   |
| CLEM_X67Y515   | 393             | 398          | 25%                  | wrapper_csn(100%) | Y                   |
| CLEM_X67Y520   | 393             | 393          | 25%                  | wrapper_csn(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |     Cell Names    | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+
| CLEL_R_X67Y520 | 395             | 393          | 29%                  | wrapper_csn(100%) | Y                   |
| CLEM_X67Y515   | 393             | 398          | 27%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X68Y520 | 399             | 393          | 27%                  | wrapper_csn(100%) | Y                   |
| CLEM_X67Y519   | 393             | 394          | 27%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X66Y519 | 391             | 394          | 27%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X66Y515 | 391             | 398          | 27%                  | wrapper_csn(100%) | Y                   |
| CLEM_X67Y520   | 393             | 393          | 27%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X67Y515 | 395             | 398          | 26%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X67Y519 | 395             | 394          | 26%                  | wrapper_csn(100%) | Y                   |
| CLEL_R_X66Y520 | 391             | 393          | 26%                  | wrapper_csn(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+-------------------+---------------------+


