<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::GPIOC::LCKR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c.html">GPIOC</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html">LCKR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::GPIOC::LCKR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port configuration lock register.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a000fb82ca6eec1dd8e88926ed1121a06"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a000fb82ca6eec1dd8e88926ed1121a06">LCKK</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 16, 1 &gt;</td></tr>
<tr class="memdesc:a000fb82ca6eec1dd8e88926ed1121a06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y.  <a href="#a000fb82ca6eec1dd8e88926ed1121a06">More...</a><br /></td></tr>
<tr class="separator:a000fb82ca6eec1dd8e88926ed1121a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7a4288ad9ccce2a81afc6c24ea0fbdf"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#ac7a4288ad9ccce2a81afc6c24ea0fbdf">LCK15</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 15, 1 &gt;</td></tr>
<tr class="memdesc:ac7a4288ad9ccce2a81afc6c24ea0fbdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#ac7a4288ad9ccce2a81afc6c24ea0fbdf">More...</a><br /></td></tr>
<tr class="separator:ac7a4288ad9ccce2a81afc6c24ea0fbdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cd7eb91cd843385592ee03d35de501e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a3cd7eb91cd843385592ee03d35de501e">LCK14</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 14, 1 &gt;</td></tr>
<tr class="memdesc:a3cd7eb91cd843385592ee03d35de501e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a3cd7eb91cd843385592ee03d35de501e">More...</a><br /></td></tr>
<tr class="separator:a3cd7eb91cd843385592ee03d35de501e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51c443979b319d14015e1b6b2529d1ed"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a51c443979b319d14015e1b6b2529d1ed">LCK13</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 13, 1 &gt;</td></tr>
<tr class="memdesc:a51c443979b319d14015e1b6b2529d1ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a51c443979b319d14015e1b6b2529d1ed">More...</a><br /></td></tr>
<tr class="separator:a51c443979b319d14015e1b6b2529d1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a949e543b114b4c3d6d813e3ee29b01ba"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a949e543b114b4c3d6d813e3ee29b01ba">LCK12</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 12, 1 &gt;</td></tr>
<tr class="memdesc:a949e543b114b4c3d6d813e3ee29b01ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a949e543b114b4c3d6d813e3ee29b01ba">More...</a><br /></td></tr>
<tr class="separator:a949e543b114b4c3d6d813e3ee29b01ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6ab06f49499d1e7c7233290cdb493bb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#ad6ab06f49499d1e7c7233290cdb493bb">LCK11</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 11, 1 &gt;</td></tr>
<tr class="memdesc:ad6ab06f49499d1e7c7233290cdb493bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#ad6ab06f49499d1e7c7233290cdb493bb">More...</a><br /></td></tr>
<tr class="separator:ad6ab06f49499d1e7c7233290cdb493bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23095d45ae4020fa1429f08f5d5b1b5e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a23095d45ae4020fa1429f08f5d5b1b5e">LCK10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 10, 1 &gt;</td></tr>
<tr class="memdesc:a23095d45ae4020fa1429f08f5d5b1b5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a23095d45ae4020fa1429f08f5d5b1b5e">More...</a><br /></td></tr>
<tr class="separator:a23095d45ae4020fa1429f08f5d5b1b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e25630a286f038d3acaf5575d5ff739"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a0e25630a286f038d3acaf5575d5ff739">LCK9</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 9, 1 &gt;</td></tr>
<tr class="memdesc:a0e25630a286f038d3acaf5575d5ff739"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a0e25630a286f038d3acaf5575d5ff739">More...</a><br /></td></tr>
<tr class="separator:a0e25630a286f038d3acaf5575d5ff739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa70c5b26e55982c663a629aa8a51dedb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#aa70c5b26e55982c663a629aa8a51dedb">LCK8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 8, 1 &gt;</td></tr>
<tr class="memdesc:aa70c5b26e55982c663a629aa8a51dedb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#aa70c5b26e55982c663a629aa8a51dedb">More...</a><br /></td></tr>
<tr class="separator:aa70c5b26e55982c663a629aa8a51dedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920cfe6ba0125cf9f4f0bd3d3bfb8456"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a920cfe6ba0125cf9f4f0bd3d3bfb8456">LCK7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 7, 1 &gt;</td></tr>
<tr class="memdesc:a920cfe6ba0125cf9f4f0bd3d3bfb8456"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a920cfe6ba0125cf9f4f0bd3d3bfb8456">More...</a><br /></td></tr>
<tr class="separator:a920cfe6ba0125cf9f4f0bd3d3bfb8456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff0e8a2b2a3770c549aaac842225da65"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#aff0e8a2b2a3770c549aaac842225da65">LCK6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 6, 1 &gt;</td></tr>
<tr class="memdesc:aff0e8a2b2a3770c549aaac842225da65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#aff0e8a2b2a3770c549aaac842225da65">More...</a><br /></td></tr>
<tr class="separator:aff0e8a2b2a3770c549aaac842225da65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92cd033070e9dd679a8156ec6d583a3b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a92cd033070e9dd679a8156ec6d583a3b">LCK5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 5, 1 &gt;</td></tr>
<tr class="memdesc:a92cd033070e9dd679a8156ec6d583a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a92cd033070e9dd679a8156ec6d583a3b">More...</a><br /></td></tr>
<tr class="separator:a92cd033070e9dd679a8156ec6d583a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786ac9c80192cae877da0f3e4f85d8c6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a786ac9c80192cae877da0f3e4f85d8c6">LCK4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 4, 1 &gt;</td></tr>
<tr class="memdesc:a786ac9c80192cae877da0f3e4f85d8c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a786ac9c80192cae877da0f3e4f85d8c6">More...</a><br /></td></tr>
<tr class="separator:a786ac9c80192cae877da0f3e4f85d8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86becfed10bf8e1d156c1477f7ca99eb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a86becfed10bf8e1d156c1477f7ca99eb">LCK3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 3, 1 &gt;</td></tr>
<tr class="memdesc:a86becfed10bf8e1d156c1477f7ca99eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a86becfed10bf8e1d156c1477f7ca99eb">More...</a><br /></td></tr>
<tr class="separator:a86becfed10bf8e1d156c1477f7ca99eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76288dedf9c022eea9fc98579e207d2e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a76288dedf9c022eea9fc98579e207d2e">LCK2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 2, 1 &gt;</td></tr>
<tr class="memdesc:a76288dedf9c022eea9fc98579e207d2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a76288dedf9c022eea9fc98579e207d2e">More...</a><br /></td></tr>
<tr class="separator:a76288dedf9c022eea9fc98579e207d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92c747e47faf0856e36b835f6bf1ca18"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a92c747e47faf0856e36b835f6bf1ca18">LCK1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 1, 1 &gt;</td></tr>
<tr class="memdesc:a92c747e47faf0856e36b835f6bf1ca18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a92c747e47faf0856e36b835f6bf1ca18">More...</a><br /></td></tr>
<tr class="separator:a92c747e47faf0856e36b835f6bf1ca18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aeec508e4f2e5bd9abf54061d5936ca"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a9aeec508e4f2e5bd9abf54061d5936ca">LCK0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 0, 1 &gt;</td></tr>
<tr class="memdesc:a9aeec508e4f2e5bd9abf54061d5936ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x lock bit y (y= 0..15)  <a href="#a9aeec508e4f2e5bd9abf54061d5936ca">More...</a><br /></td></tr>
<tr class="separator:a9aeec508e4f2e5bd9abf54061d5936ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port configuration lock register. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a000fb82ca6eec1dd8e88926ed1121a06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a000fb82ca6eec1dd8e88926ed1121a06">STM32LIB::reg::GPIOC::LCKR::LCKK</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y. </p>

</div>
</div>
<a class="anchor" id="ac7a4288ad9ccce2a81afc6c24ea0fbdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#ac7a4288ad9ccce2a81afc6c24ea0fbdf">STM32LIB::reg::GPIOC::LCKR::LCK15</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a3cd7eb91cd843385592ee03d35de501e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a3cd7eb91cd843385592ee03d35de501e">STM32LIB::reg::GPIOC::LCKR::LCK14</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a51c443979b319d14015e1b6b2529d1ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a51c443979b319d14015e1b6b2529d1ed">STM32LIB::reg::GPIOC::LCKR::LCK13</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a949e543b114b4c3d6d813e3ee29b01ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a949e543b114b4c3d6d813e3ee29b01ba">STM32LIB::reg::GPIOC::LCKR::LCK12</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ad6ab06f49499d1e7c7233290cdb493bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#ad6ab06f49499d1e7c7233290cdb493bb">STM32LIB::reg::GPIOC::LCKR::LCK11</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a23095d45ae4020fa1429f08f5d5b1b5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a23095d45ae4020fa1429f08f5d5b1b5e">STM32LIB::reg::GPIOC::LCKR::LCK10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a0e25630a286f038d3acaf5575d5ff739"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a0e25630a286f038d3acaf5575d5ff739">STM32LIB::reg::GPIOC::LCKR::LCK9</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="aa70c5b26e55982c663a629aa8a51dedb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#aa70c5b26e55982c663a629aa8a51dedb">STM32LIB::reg::GPIOC::LCKR::LCK8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a920cfe6ba0125cf9f4f0bd3d3bfb8456"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a920cfe6ba0125cf9f4f0bd3d3bfb8456">STM32LIB::reg::GPIOC::LCKR::LCK7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="aff0e8a2b2a3770c549aaac842225da65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#aff0e8a2b2a3770c549aaac842225da65">STM32LIB::reg::GPIOC::LCKR::LCK6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a92cd033070e9dd679a8156ec6d583a3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a92cd033070e9dd679a8156ec6d583a3b">STM32LIB::reg::GPIOC::LCKR::LCK5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a786ac9c80192cae877da0f3e4f85d8c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a786ac9c80192cae877da0f3e4f85d8c6">STM32LIB::reg::GPIOC::LCKR::LCK4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a86becfed10bf8e1d156c1477f7ca99eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a86becfed10bf8e1d156c1477f7ca99eb">STM32LIB::reg::GPIOC::LCKR::LCK3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a76288dedf9c022eea9fc98579e207d2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a76288dedf9c022eea9fc98579e207d2e">STM32LIB::reg::GPIOC::LCKR::LCK2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a92c747e47faf0856e36b835f6bf1ca18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a92c747e47faf0856e36b835f6bf1ca18">STM32LIB::reg::GPIOC::LCKR::LCK1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a9aeec508e4f2e5bd9abf54061d5936ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html#a9aeec508e4f2e5bd9abf54061d5936ca">STM32LIB::reg::GPIOC::LCKR::LCK0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X4800081C, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x lock bit y (y= 0..15) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
