# started on Wed Jan 15 20:34:26 2020

44394,095928 |  | task-clock | 44394095928 | 100,00 | 0 | CPUs utilized
148986015225 |  | cycles | 13666869144 | 30,77 | 3 | GHz
264035474825 |  | instructions | 17082782452 | 38,46 | 1 | insn per cycle
35316076954 |  | branches | 17090848035 | 38,48 | 795 | M/sec
754057310 |  | branch-misses | 17096499261 | 38,50 | 2 | of all branches
59615243349 |  | L1-dcache-loads | 17095455267 | 38,49 | 1342 | M/sec
820077467 |  | L1-dcache-load-misses | 17087318398 | 38,47 | 1 | of all L1-dcache hits
87077221 |  | LLC-loads | 13665060111 | 30,77 | 1 | M/sec
34939216 |  | LLC-load-misses | 13664958145 | 30,77 | 40 | of all LL-cache hits
<not supported> |  | L1-icache-loads | 0 | 100,00 |  | 
47879638 |  | L1-icache-load-misses | 13660416794 | 30,76 |  | 
59445783245 |  | dTLB-loads | 13657892436 | 30,75 | 1339 | M/sec
3543290 |  | dTLB-load-misses | 13656162552 | 30,75 | 0 | of all dTLB cache hits
1061631 |  | iTLB-loads | 13650609449 | 30,74 | 0 | M/sec
1983062 |  | iTLB-load-misses | 13656187910 | 30,75 | 186 | of all iTLB cache hits
<not supported> |  | L1-dcache-prefetches | 0 | 100,00 |  | 
<not supported> |  | L1-dcache-prefetch-misses | 0 | 100,00 |  | 
