
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000244                       # Number of seconds simulated
sim_ticks                                   244250000                       # Number of ticks simulated
final_tick                                  244250000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  77558                       # Simulator instruction rate (inst/s)
host_op_rate                                   141333                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              105861530                       # Simulator tick rate (ticks/s)
host_mem_usage                                 447764                       # Number of bytes of host memory used
host_seconds                                     2.31                       # Real time elapsed on the host
sim_insts                                      178945                       # Number of instructions simulated
sim_ops                                        326091                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    244250000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          91072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         231616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             322688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        91072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         91072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        44928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           44928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          702                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                702                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         372863869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         948274309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1321138178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    372863869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        372863869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183942682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183942682                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183942682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        372863869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        948274309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1505080860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000120360750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           95                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           96                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11011                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1446                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5043                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1612                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5043                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1612                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 313984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   98368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  322752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               103168                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    136                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    47                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               37                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     244248000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5043                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1612                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    308.306767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   189.736989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.653746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          434     32.63%     32.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          359     26.99%     59.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          157     11.80%     71.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           93      6.99%     78.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           57      4.29%     82.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           39      2.93%     85.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      1.88%     87.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      1.80%     89.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          142     10.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1330                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           96                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.104167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.307500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.205518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             58     60.42%     60.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            25     26.04%     86.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             7      7.29%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      3.12%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      1.04%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      1.04%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      1.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            96                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           95                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.126316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.119467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.489074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               89     93.68%     93.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6      6.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            95                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        88000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       225984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        98368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 360286591.606960058212                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 925215967.246673464775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 402734902.763561904430                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1424                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1612                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     52203750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    129104000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5867338000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36659.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35673.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3639787.84                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     89320250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               181307750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   24530000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18202.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4998.98                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36948.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1285.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       402.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1321.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    422.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3887                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1212                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.44                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      36701.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6925800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3650790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                23390640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5867280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         19053840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             42537390                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               396000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        67702890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          562080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              170086710                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            696.363193                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            149952500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       133000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       8060000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      1461750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      86104500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    148490750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2670360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1392765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                11638200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2134980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         19053840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             38844930                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               924000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        64786200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         5599680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              147044955                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            602.026428                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            156652500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1261000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     14581250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      78276500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    142071250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    244250000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   89697                       # Number of BP lookups
system.cpu.branchPred.condPredicted             89697                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7385                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                73034                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2626                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                515                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           73034                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              31103                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            41931                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3601                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    244250000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       74348                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       19580                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1026                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           124                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    244250000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    244250000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       50718                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           276                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       244250000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           488501                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              93420                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         424614                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       89697                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              33729                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        303292                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   15166                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  138                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           881                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          164                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     50554                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2552                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             405512                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.932120                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.168893                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   280028     69.06%     69.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5206      1.28%     70.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7145      1.76%     72.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    13360      3.29%     75.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     7192      1.77%     77.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10700      2.64%     79.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     4917      1.21%     81.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3560      0.88%     81.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    73404     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               405512                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.183617                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.869218                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    76208                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                219733                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     87675                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14313                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7583                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 708734                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7583                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    83959                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  159753                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6241                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     92220                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 55756                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 675622                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4393                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14508                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1689                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  35821                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              836382                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1712721                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           993767                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             34661                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                408324                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   428058                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                153                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            105                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     60963                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                85972                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               24099                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1727                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1139                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     621765                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 224                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    527778                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2413                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          295897                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       419083                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            160                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        405512                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.301510                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.161602                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              265970     65.59%     65.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               24838      6.13%     71.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               19516      4.81%     76.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               21848      5.39%     81.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               22412      5.53%     87.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               18576      4.58%     92.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               16657      4.11%     96.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9666      2.38%     98.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6029      1.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          405512                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    8568     82.54%     82.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    37      0.36%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.13%     83.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     24      0.23%     83.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.02%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.03%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                50      0.48%     83.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               56      0.54%     84.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    953      9.18%     93.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   568      5.47%     98.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                49      0.47%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               57      0.55%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4894      0.93%      0.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                412052     78.07%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  193      0.04%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1623      0.31%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3100      0.59%     79.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.01%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  704      0.13%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1766      0.33%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1718      0.33%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 940      0.18%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                748      0.14%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             978      0.19%     81.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             117      0.02%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            876      0.17%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                72976     13.83%     95.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               19169      3.63%     98.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            4645      0.88%     99.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1215      0.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 527778                       # Type of FU issued
system.cpu.iq.rate                           1.080403                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       10381                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019669                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1437308                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            886087                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       482750                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               36554                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              31886                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        16668                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 514942                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   18323                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             4787                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        41106                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9387                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           795                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7583                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  107409                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7549                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              621989                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               375                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 85972                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                24099                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                142                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1066                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5969                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             89                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2365                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7069                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9434                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                512448                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 74235                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             15330                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        93804                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    48950                       # Number of branches executed
system.cpu.iew.exec_stores                      19569                       # Number of stores executed
system.cpu.iew.exec_rate                     1.049021                       # Inst execution rate
system.cpu.iew.wb_sent                         503496                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        499418                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    388993                       # num instructions producing a value
system.cpu.iew.wb_consumers                    629590                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.022348                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.617851                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          295932                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7512                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       360553                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.904419                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.096795                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       276586     76.71%     76.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        22696      6.29%     83.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        10305      2.86%     85.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16450      4.56%     90.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5863      1.63%     92.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3955      1.10%     93.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2713      0.75%     93.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1950      0.54%     94.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        20035      5.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       360553                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               178945                       # Number of instructions committed
system.cpu.commit.committedOps                 326091                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          59578                       # Number of memory references committed
system.cpu.commit.loads                         44866                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      36104                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      12346                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    315901                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1208                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1953      0.60%      0.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           255191     78.26%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             179      0.05%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.45%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2242      0.69%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.02%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.14%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             925      0.28%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.33%     80.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            724      0.22%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.09%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          972      0.30%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          108      0.03%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          864      0.26%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           42224     12.95%     94.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13726      4.21%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2642      0.81%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          986      0.30%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            326091                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 20035                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       962541                       # The number of ROB reads
system.cpu.rob.rob_writes                     1289418                       # The number of ROB writes
system.cpu.timesIdled                             845                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      178945                       # Number of Instructions Simulated
system.cpu.committedOps                        326091                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.729895                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.729895                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.366315                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.366315                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   702244                       # number of integer regfile reads
system.cpu.int_regfile_writes                  419157                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     22508                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    14939                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    255320                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   176601                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  208094                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    244250000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           243.675046                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               61139                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3363                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.179899                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   243.675046                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.951856                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.951856                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            168661                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           168661                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    244250000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        52470                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           52470                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        14108                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          14108                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        66578                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            66578                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        66578                       # number of overall hits
system.cpu.dcache.overall_hits::total           66578                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15335                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15335                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          608                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          608                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15943                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15943                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15943                       # number of overall misses
system.cpu.dcache.overall_misses::total         15943                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    839180500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    839180500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41208498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41208498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    880388998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    880388998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    880388998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    880388998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        67805                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        67805                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        14716                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        14716                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data        82521                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        82521                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        82521                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        82521                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.226163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.226163                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.041316                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041316                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.193199                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.193199                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.193199                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.193199                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54723.214868                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54723.214868                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67777.134868                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67777.134868                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55221.037320                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55221.037320                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55221.037320                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55221.037320                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17277                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          240                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               243                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.098765                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           48                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          702                       # number of writebacks
system.cpu.dcache.writebacks::total               702                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12320                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12320                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12324                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12324                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12324                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12324                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3015                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3015                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          604                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          604                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3619                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3619                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3619                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3619                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    203030000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    203030000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     40310498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     40310498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    243340498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    243340498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    243340498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    243340498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.044466                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044466                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.041044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.043856                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.043856                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.043856                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043856                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67339.966833                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67339.966833                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66739.235099                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66739.235099                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67239.706549                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67239.706549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67239.706549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67239.706549                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3363                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    244250000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           454.792066                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               35272                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               912                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             38.675439                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   454.792066                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.888266                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.888266                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          155                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            102531                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           102531                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    244250000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        48682                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           48682                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        48682                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            48682                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        48682                       # number of overall hits
system.cpu.icache.overall_hits::total           48682                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1872                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1872                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1872                       # number of overall misses
system.cpu.icache.overall_misses::total          1872                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    121276499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    121276499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    121276499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    121276499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    121276499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    121276499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        50554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        50554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        50554                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        50554                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        50554                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        50554                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.037030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037030                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.037030                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037030                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.037030                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037030                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64784.454594                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64784.454594                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64784.454594                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64784.454594                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64784.454594                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64784.454594                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          325                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          912                       # number of writebacks
system.cpu.icache.writebacks::total               912                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          448                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          448                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          448                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          448                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          448                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          448                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1424                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1424                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1424                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1424                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1424                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1424                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     97830499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97830499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     97830499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97830499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     97830499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97830499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.028168                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.028168                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.028168                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.028168                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.028168                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.028168                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68701.193118                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68701.193118                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68701.193118                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68701.193118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68701.193118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68701.193118                       # average overall mshr miss latency
system.cpu.icache.replacements                    912                       # number of replacements
system.membus.snoop_filter.tot_requests          9318                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         4277                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    244250000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4438                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          702                       # Transaction distribution
system.membus.trans_dist::WritebackClean          912                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2661                       # Transaction distribution
system.membus.trans_dist::ReadExReq               604                       # Transaction distribution
system.membus.trans_dist::ReadExResp              604                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1424                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3015                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        10601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       149440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       149440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       276544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       276544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  425984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5043                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002776                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052621                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5029     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5043                       # Request fanout histogram
system.membus.reqLayer2.occupancy            16745000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7558247                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           19152500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
