
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 499.965 ; gain = 186.461
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11612
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1332.789 ; gain = 440.035
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'dac_set_ad5626_2' with formal parameter declaration list [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.srcs/sources_1/imports/verilog/dac_set_ad5626_2.v:52]
WARNING: [Synth 8-11065] parameter 'SCLK_LO' becomes localparam in 'dac_set_ad5626_2' with formal parameter declaration list [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.srcs/sources_1/imports/verilog/dac_set_ad5626_2.v:52]
WARNING: [Synth 8-11065] parameter 'SCLK_HI' becomes localparam in 'dac_set_ad5626_2' with formal parameter declaration list [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.srcs/sources_1/imports/verilog/dac_set_ad5626_2.v:52]
WARNING: [Synth 8-11065] parameter 'CS_HI' becomes localparam in 'dac_set_ad5626_2' with formal parameter declaration list [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.srcs/sources_1/imports/verilog/dac_set_ad5626_2.v:52]
WARNING: [Synth 8-11065] parameter 'LDAC_LO' becomes localparam in 'dac_set_ad5626_2' with formal parameter declaration list [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.srcs/sources_1/imports/verilog/dac_set_ad5626_2.v:52]
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.srcs/sources_1/imports/verilog/au_top_0.v:26]
INFO: [Synth 8-6157] synthesizing module 'slowcount_1' [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.srcs/sources_1/imports/verilog/slowcount_1.v:16]
INFO: [Synth 8-6155] done synthesizing module 'slowcount_1' (0#1) [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.srcs/sources_1/imports/verilog/slowcount_1.v:16]
INFO: [Synth 8-6157] synthesizing module 'dac_set_ad5626_2' [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.srcs/sources_1/imports/verilog/dac_set_ad5626_2.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.srcs/sources_1/imports/verilog/dac_set_ad5626_2.v:69]
INFO: [Synth 8-6155] done synthesizing module 'dac_set_ad5626_2' (0#1) [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.srcs/sources_1/imports/verilog/dac_set_ad5626_2.v:38]
INFO: [Synth 8-6157] synthesizing module 'hex2bcd_3' [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.srcs/sources_1/imports/verilog/hex2bcd_3.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hex2bcd_3' (0#1) [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.srcs/sources_1/imports/verilog/hex2bcd_3.v:5]
INFO: [Synth 8-6157] synthesizing module 'fourhexdisplay_4' [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.srcs/sources_1/imports/verilog/fourhex_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'hex7segment_5' [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.srcs/sources_1/imports/verilog/hex7segment_5.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hex7segment_5' (0#1) [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.srcs/sources_1/imports/verilog/hex7segment_5.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fourhexdisplay_4' (0#1) [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.srcs/sources_1/imports/verilog/fourhex_4.v:12]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (0#1) [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.srcs/sources_1/imports/verilog/au_top_0.v:26]
WARNING: [Synth 8-3917] design au_top_0 has port UCD_io[4] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1440.551 ; gain = 547.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1440.551 ; gain = 547.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1440.551 ; gain = 547.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1440.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/constraint/dac_test.xdc]
Finished Parsing XDC File [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/constraint/dac_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/constraint/dac_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1538.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1538.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1538.109 ; gain = 645.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1538.109 ; gain = 645.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1538.109 ; gain = 645.355
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dac_set_ad5626_2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fourhexdisplay_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                 SCLK_LO |                            00010 |                              001
                 SCLK_HI |                            00100 |                              010
                   CS_HI |                            01000 |                              011
                 LDAC_LO |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'dac_set_ad5626_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   START |                             0010 |                               01
                     SET |                             0100 |                               10
                     END |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fourhexdisplay_4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1538.109 ; gain = 645.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design au_top_0 has port UCD_io[4] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1538.109 ; gain = 645.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 1538.109 ; gain = 645.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:37 . Memory (MB): peak = 1538.109 ; gain = 645.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:38 . Memory (MB): peak = 1544.016 ; gain = 651.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 1544.016 ; gain = 651.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 1544.016 ; gain = 651.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 1544.016 ; gain = 651.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 1544.016 ; gain = 651.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 1544.016 ; gain = 651.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 1544.016 ; gain = 651.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    59|
|3     |LUT1   |     7|
|4     |LUT2   |    52|
|5     |LUT3   |   115|
|6     |LUT4   |    53|
|7     |LUT5   |    40|
|8     |LUT6   |   121|
|9     |MUXF7  |     1|
|10    |FDRE   |   105|
|11    |FDSE   |     4|
|12    |IBUF   |    25|
|13    |OBUF   |    41|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 1544.016 ; gain = 651.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:01:44 . Memory (MB): peak = 1544.016 ; gain = 553.703
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:01:51 . Memory (MB): peak = 1544.016 ; gain = 651.262
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1546.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1552.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 30447f4a
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:12 . Memory (MB): peak = 1552.527 ; gain = 1052.562
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1552.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/prebys/github/UCD_P118_Alchitry/P118-DAC-set-lab/work/vivado/P118-DAC-set-lab/P118-DAC-set-lab.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb  5 10:34:35 2024...
