INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:32:12 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 fork7/generateBlocks[1].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            buffer2/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 1.032ns (21.608%)  route 3.744ns (78.392%))
  Logic Levels:           13  (CARRY4=1 LUT3=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1597, unset)         0.508     0.508    fork7/generateBlocks[1].regblock/clk
    SLICE_X12Y154        FDSE                                         r  fork7/generateBlocks[1].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y154        FDSE (Prop_fdse_C_Q)         0.254     0.762 f  fork7/generateBlocks[1].regblock/transmitValue_reg/Q
                         net (fo=12, routed)          0.451     1.213    control_merge2/tehb/control/transmitValue_16
    SLICE_X12Y154        LUT6 (Prop_lut6_I0_O)        0.043     1.256 r  control_merge2/tehb/control/transmitValue_i_7__3/O
                         net (fo=2, routed)           0.172     1.428    buffer17/control/transmitValue_reg_10
    SLICE_X12Y153        LUT6 (Prop_lut6_I0_O)        0.043     1.471 f  buffer17/control/n_ready_INST_0_i_5/O
                         net (fo=3, routed)           0.170     1.641    control_merge0/tehb/control/index_tehb
    SLICE_X13Y154        LUT3 (Prop_lut3_I2_O)        0.043     1.684 f  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=5, routed)           0.214     1.898    control_merge0/tehb/control/dataReg_reg[0]
    SLICE_X13Y153        LUT5 (Prop_lut5_I4_O)        0.043     1.941 r  control_merge0/tehb/control/n_ready_INST_0_i_1/O
                         net (fo=47, routed)          0.532     2.473    buffer12/control/p_1_in
    SLICE_X12Y157        LUT6 (Prop_lut6_I0_O)        0.043     2.516 r  buffer12/control/dataReg[25]_i_1__0/O
                         net (fo=2, routed)           0.235     2.751    buffer4/control/D[18]
    SLICE_X14Y157        LUT3 (Prop_lut3_I0_O)        0.043     2.794 r  buffer4/control/outs[25]_i_1/O
                         net (fo=3, routed)           0.342     3.135    cmpi0/i__i_16_0[25]
    SLICE_X15Y157        LUT6 (Prop_lut6_I5_O)        0.043     3.178 r  cmpi0/i__i_15/O
                         net (fo=1, routed)           0.267     3.445    cmpi0/i__i_15_n_0
    SLICE_X15Y156        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     3.707 r  cmpi0/i__i_7/CO[3]
                         net (fo=13, routed)          0.489     4.197    buffer8/fifo/result[0]
    SLICE_X15Y158        LUT3 (Prop_lut3_I0_O)        0.043     4.240 r  buffer8/fifo/transmitValue_i_2__33/O
                         net (fo=4, routed)           0.170     4.410    fork25/generateBlocks[1].regblock/transmitValue_reg_2
    SLICE_X14Y159        LUT6 (Prop_lut6_I5_O)        0.043     4.453 r  fork25/generateBlocks[1].regblock/i__i_6/O
                         net (fo=4, routed)           0.100     4.553    control_merge0/tehb/control/transmitValue_reg_5
    SLICE_X14Y159        LUT6 (Prop_lut6_I4_O)        0.043     4.596 r  control_merge0/tehb/control/i__i_2/O
                         net (fo=8, routed)           0.195     4.791    fork4/control/generateBlocks[0].regblock/dataReg_reg[0]
    SLICE_X17Y158        LUT6 (Prop_lut6_I2_O)        0.043     4.834 f  fork4/control/generateBlocks[0].regblock/join_inputs//i_/O
                         net (fo=7, routed)           0.103     4.937    buffer3/fifo/buffer3_outs_ready
    SLICE_X17Y158        LUT6 (Prop_lut6_I3_O)        0.043     4.980 r  buffer3/fifo/dataReg[31]_i_1__5/O
                         net (fo=32, routed)          0.304     5.284    buffer2/E[0]
    SLICE_X16Y158        FDRE                                         r  buffer2/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=1597, unset)         0.483     5.683    buffer2/clk
    SLICE_X16Y158        FDRE                                         r  buffer2/dataReg_reg[0]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X16Y158        FDRE (Setup_fdre_C_CE)      -0.169     5.478    buffer2/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.478    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                  0.194    




