
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: b_i (input port clocked by __VIRTUAL_CLK__)
Endpoint: sum_o (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.002895    0.008851    0.004582    2.004582 v b_i (in)
                                                         b_i (net)
                      0.008851    0.000000    2.004582 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.007821    0.052617    0.095749    2.100331 v input2/X (sky130_fd_sc_hd__buf_1)
                                                         net2 (net)
                      0.052617    0.000088    2.100420 v _6_/A (sky130_fd_sc_hd__xnor2_1)
     2    0.007736    0.218642    0.222110    2.322530 ^ _6_/Y (sky130_fd_sc_hd__xnor2_1)
                                                         _2_ (net)
                      0.218642    0.000047    2.322577 ^ _7_/B (sky130_fd_sc_hd__xnor2_1)
     1    0.008484    0.225920    0.188398    2.510975 ^ _7_/Y (sky130_fd_sc_hd__xnor2_1)
                                                         net5 (net)
                      0.225920    0.000320    2.511295 ^ output5/A (sky130_fd_sc_hd__buf_2)
     1    0.034060    0.169675    0.254243    2.765538 ^ output5/X (sky130_fd_sc_hd__buf_2)
                                                         sum_o (net)
                      0.169675    0.000202    2.765740 ^ sum_o (out)
                                              2.765740   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -2.765740   data arrival time
---------------------------------------------------------------------------------------------
                                              4.984260   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
