Warning (10268): Verilog HDL information at ram_implementation.sv(19): always construct contains both blocking and non-blocking assignments File: C:/Users/suhey/OneDrive/Desktop/College Knowledge/2022 WI/EE 371/Labs/Lab2/ram_implementation.sv Line: 19
