Generated Quiz
==============

Source File: COMPUTER ARCHITECTURE AND ORGANIZATION.pdf
Date: 20/1/2026, 5:16:30 pm

Q1: Which hardware unit is specifically designed to combine arithmetic, logic, and shift micro-operations?
   A) Control Memory
   B) Instruction Register
   C) Arithmetic Logic Shift Unit
   D) Memory Address Register
   Answer: Arithmetic Logic Shift Unit

Q2: Which architecture concept defines the computer structure based on a single, shared bus for both data and instructions?
   A) Harvard Architecture
   B) Von-Neumann Architecture
   C) Multicomputer System
   D) Pipelined Architecture
   Answer: Von-Neumann Architecture

Q3: In the context of virtual memory management, which mechanism relies on dividing the logical address space into fixed-size blocks?
   A) Segmentation
   B) Paging
   C) Swapping
   D) Interleaving
   Answer: Paging

Q4: Which input/output technique allows peripheral devices to transfer data directly to or from main memory without requiring continuous intervention from the Central Processing Unit?
   A) Programmed I/O
   B) Memory Mapped I/O
   C) Interrupt Driven I/O
   D) Direct Memory Access (DMA)
   Answer: Direct Memory Access (DMA)

Q5: In a multiprocessor system utilizing cache memory, what mechanism is necessary to ensure that all processors see the most up-to-date value of a shared memory location?
   A) Inter Processor Arbitration
   B) Register Transfer Language
   C) Bus Structure Redundancy
   D) Cache Coherence
   Answer: Cache Coherence

