Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.12s.
*INFO* (icLic-302) License Virtuoso_Schematic_Editor_XL ("Schematics XL") was used to run Schematics L.

Running simulation in directory: "/home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/PvsLVS/filter_top/".

*WARNING* COMBINE attribute library not defined
 library: 'ieee' file: '/home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/xt018_combine.lib', line: 22
*WARNING* COMBINE attribute library not defined
 library: 'ambit' file: '/home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/xt018_combine.lib', line: 22
*WARNING* COMBINE attribute library not defined
 library: 'std' file: '/home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/xt018_combine.lib', line: 22
*WARNING* COMBINE attribute library not defined
 library: 'synopsys' file: '/home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/xt018_combine.lib', line: 22
*WARNING* COMBINE attribute library not defined
 library: 'connectLib' file: '/home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/xt018_combine.lib', line: 22
*WARNING* COMBINE attribute library not defined
 library: 'ieee' file: '/home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/xt018_combine.lib', line: 22
*WARNING* COMBINE attribute library not defined
 library: 'ambit' file: '/home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/xt018_combine.lib', line: 22
*WARNING* COMBINE attribute library not defined
 library: 'std' file: '/home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/xt018_combine.lib', line: 22
*WARNING* COMBINE attribute library not defined
 library: 'synopsys' file: '/home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/xt018_combine.lib', line: 22
*WARNING* COMBINE attribute library not defined
 library: 'connectLib' file: '/home/student6/Kolbenkov_PP/Digital_ASIC/Virtuoso/xt018_combine.lib', line: 22
*WARNING* (TECH-2000203): Technology library 'D_CELLS_5V' is attached to technology library 'TECH_XT018'.
 The local techDB takes precedence over property attachment in the new OA attachment policy.
Running Artist Hierarchical Netlisting ...
*WARNING* (TECH-2000203): Technology library 'GATES_HD5V' is attached to technology library 'TECH_XT018'.
 The local techDB takes precedence over property attachment in the new OA attachment policy.
** Info: PDK loadpath is "./.xkit/setup/xt018/cadence/PDK"
Loading XfPcellCore.cxt
Loading XfSktTools.cxt
Loading XfTechXt018.cxt
Loading XfMenuXt018.cxt
nil
Initializing library.
Finished Initializing Library .
    Generic PcellKit: 'PcellKit_v2.54.0' loaded.
    Generic Pcell Skill Tools: 'skillTools_v2.17.0' loaded.
Loading cdf.cxt 
End netlisting Mar  5 18:20:02 2022

Running simin
*INFO* (icLic-302) License Virtuoso_Schematic_Editor_XL ("Schematics XL") was used to run Schematics L.

Running runSim()...


Running runsim with simulator: "auCdl"
Begin simulation:    Mar  5 18:20:02 2022

auCdl netlisting completed
End simulation:      Mar  5 18:20:02 2022
INFO (AUCDL-21): (Analog) CDL netlisting completed successfully.