<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>reshape</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>39</BRAM_18K>
            <DSP>9</DSP>
            <FF>17649</FF>
            <LUT>49042</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_reshape_addr_AWVALID</name>
            <Object>reshape_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_reshape_addr_AWREADY</name>
            <Object>reshape_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_reshape_addr_AWADDR</name>
            <Object>reshape_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_reshape_addr_WVALID</name>
            <Object>reshape_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_reshape_addr_WREADY</name>
            <Object>reshape_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_reshape_addr_WDATA</name>
            <Object>reshape_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_reshape_addr_WSTRB</name>
            <Object>reshape_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_reshape_addr_ARVALID</name>
            <Object>reshape_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_reshape_addr_ARREADY</name>
            <Object>reshape_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_reshape_addr_ARADDR</name>
            <Object>reshape_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_reshape_addr_RVALID</name>
            <Object>reshape_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_reshape_addr_RREADY</name>
            <Object>reshape_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_reshape_addr_RDATA</name>
            <Object>reshape_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_reshape_addr_RRESP</name>
            <Object>reshape_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_reshape_addr_BVALID</name>
            <Object>reshape_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_reshape_addr_BREADY</name>
            <Object>reshape_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_reshape_addr_BRESP</name>
            <Object>reshape_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>reshape</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>reshape</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>reshape</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_AWVALID</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_AWREADY</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_AWADDR</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_AWID</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_AWLEN</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_AWSIZE</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_AWBURST</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_AWLOCK</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_AWCACHE</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_AWPROT</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_AWQOS</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_AWREGION</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_AWUSER</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_WVALID</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_WREADY</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_WDATA</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_WSTRB</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_WLAST</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_WID</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_WUSER</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_ARVALID</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_ARREADY</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_ARADDR</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_ARID</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_ARLEN</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_ARSIZE</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_ARBURST</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_ARLOCK</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_ARCACHE</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_ARPROT</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_ARQOS</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_ARREGION</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_ARUSER</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_RVALID</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_RREADY</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_RDATA</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_RLAST</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_RID</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_RUSER</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_RRESP</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_BVALID</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_BREADY</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_BRESP</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_BID</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_reshape_data_BUSER</name>
            <Object>reshape_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>reshape</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>166</ID>
                </Instance>
                <Instance>
                    <InstName>read_inputs_ap_uint_256_ap_int_8_32u_U0</InstName>
                    <ModuleName>read_inputs_ap_uint_256_ap_int_8_32u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>173</ID>
                    <BindInstances>ram_U mul_32s_32s_32_1_1_U3 add_ln15_fu_261_p2 sub_ln15_fu_306_p2 empty_110_fu_332_p2 empty_113_fu_367_p2 empty_114_fu_373_p2 tmp_fu_378_p2 empty_115_fu_387_p2 empty_119_fu_412_p2 add_ln17_fu_516_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>reshape_stream_ap_int_8_ap_int_8_32u_U0</InstName>
                    <ModuleName>reshape_stream_ap_int_8_ap_int_8_32u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>191</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1_fu_242</InstName>
                            <ModuleName>reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>242</ID>
                            <BindInstances>add_ln40_fu_1587_p2 add_ln36_fu_1604_p2 add_ln40_1_fu_1609_p2 add_ln36_1_fu_1626_p2 add_ln40_2_fu_1631_p2 add_ln36_2_fu_1648_p2 add_ln40_3_fu_1653_p2 add_ln36_3_fu_1670_p2 add_ln40_4_fu_1683_p2 add_ln36_4_fu_1698_p2 add_ln40_5_fu_1703_p2 add_ln36_5_fu_1720_p2 add_ln40_6_fu_1725_p2 add_ln36_6_fu_1742_p2 add_ln40_7_fu_1747_p2 add_ln36_7_fu_1764_p2 add_ln40_8_fu_1777_p2 add_ln36_8_fu_1792_p2 add_ln40_9_fu_1797_p2 add_ln36_9_fu_1814_p2 add_ln40_10_fu_1819_p2 add_ln36_10_fu_1836_p2 add_ln40_11_fu_1841_p2 add_ln36_11_fu_1858_p2 add_ln40_12_fu_1871_p2 add_ln36_12_fu_1886_p2 add_ln40_13_fu_1891_p2 add_ln36_13_fu_1908_p2 add_ln40_14_fu_1913_p2 add_ln36_14_fu_1930_p2 add_ln40_15_fu_1935_p2 add_ln36_15_fu_1952_p2 add_ln40_16_fu_1965_p2 add_ln36_16_fu_1980_p2 add_ln40_17_fu_1985_p2 add_ln36_17_fu_2002_p2 add_ln40_18_fu_2007_p2 add_ln36_18_fu_2024_p2 add_ln40_19_fu_2029_p2 add_ln36_19_fu_2046_p2 add_ln40_20_fu_2059_p2 add_ln36_20_fu_2074_p2 add_ln40_21_fu_2079_p2 add_ln36_21_fu_2096_p2 add_ln40_22_fu_2101_p2 add_ln36_22_fu_2118_p2 add_ln40_23_fu_2123_p2 add_ln36_23_fu_2140_p2 add_ln40_24_fu_2153_p2 add_ln36_24_fu_2168_p2 add_ln40_25_fu_2173_p2 add_ln36_25_fu_2190_p2 add_ln40_26_fu_2195_p2 add_ln36_26_fu_2212_p2 add_ln40_27_fu_2217_p2 add_ln36_27_fu_2234_p2 add_ln40_28_fu_2419_p2 add_ln36_28_fu_2434_p2 add_ln40_29_fu_2448_p2 add_ln36_29_fu_2463_p2 add_ln40_30_fu_2477_p2 add_ln36_30_fu_2492_p2 add_ln40_31_fu_2502_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_345</InstName>
                            <ModuleName>reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>345</ID>
                            <BindInstances>add_ln51_1_fu_315_p2 add_ln51_fu_327_p2 add_ln53_fu_370_p2 out_addr_3_fu_385_p2 add_ln52_fu_407_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>buffer_V_U add_ln37_fu_710_p2 add_ln37_1_fu_737_p2 add_ln37_2_fu_760_p2 add_ln37_3_fu_782_p2 add_ln37_4_fu_805_p2 add_ln37_5_fu_832_p2 add_ln37_6_fu_853_p2 add_ln37_7_fu_876_p2 add_ln37_8_fu_899_p2 add_ln37_9_fu_920_p2 add_ln37_10_fu_943_p2 add_ln37_11_fu_966_p2 add_ln37_12_fu_987_p2 add_ln37_13_fu_1014_p2 add_ln37_14_fu_1037_p2 add_ln37_15_fu_1058_p2 add_ln37_16_fu_1081_p2 add_ln37_17_fu_1104_p2 add_ln37_18_fu_1125_p2 add_ln37_19_fu_1148_p2 add_ln37_20_fu_1171_p2 add_ln37_21_fu_1192_p2 add_ln37_22_fu_1215_p2 add_ln37_23_fu_1238_p2 add_ln37_24_fu_1259_p2 add_ln37_25_fu_1282_p2 add_ln37_26_fu_1305_p2 add_ln37_27_fu_1565_p2 add_ln37_28_fu_1598_p2 add_ln37_29_fu_1635_p2 mul_32ns_32ns_64_1_1_U117</BindInstances>
                </Instance>
                <Instance>
                    <InstName>store_ap_uint_256_ap_int_8_ap_int_8_32u_U0</InstName>
                    <ModuleName>store_ap_uint_256_ap_int_8_ap_int_8_32u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>201</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1_fu_162</InstName>
                            <ModuleName>store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>162</ID>
                            <BindInstances>add_ln75_1_fu_1418_p2 add_ln78_fu_1439_p2 add_ln78_1_fu_1807_p2 add_ln78_2_fu_1849_p2 add_ln78_3_fu_1896_p2 add_ln78_4_fu_1938_p2 add_ln78_5_fu_1980_p2 add_ln78_6_fu_2022_p2 add_ln78_7_fu_2064_p2 add_ln78_8_fu_2106_p2 add_ln78_9_fu_2148_p2 add_ln78_10_fu_2190_p2 add_ln78_11_fu_2232_p2 add_ln78_12_fu_2274_p2 add_ln78_13_fu_2316_p2 add_ln78_14_fu_2358_p2 add_ln78_15_fu_2400_p2 add_ln78_16_fu_2442_p2 add_ln78_17_fu_2484_p2 add_ln78_18_fu_2526_p2 add_ln78_19_fu_2568_p2 add_ln78_20_fu_2610_p2 add_ln78_21_fu_2652_p2 add_ln78_22_fu_2694_p2 add_ln78_23_fu_2736_p2 add_ln78_24_fu_2778_p2 add_ln78_25_fu_2820_p2 add_ln78_26_fu_2862_p2 add_ln78_27_fu_2904_p2 add_ln78_28_fu_2946_p2 add_ln78_29_fu_2988_p2 add_ln78_30_fu_3039_p2 add_ln78_31_fu_3054_p2 add_32ns_32ns_32_3_1_U126</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln75_fu_774_p2 add_ln75_1_fu_241_p2 add_ln75_2_fu_247_p2 add_ln75_3_fu_253_p2 add_ln75_4_fu_259_p2 add_ln75_5_fu_265_p2 add_ln75_6_fu_271_p2 add_ln75_7_fu_277_p2 add_ln75_8_fu_283_p2 add_ln75_9_fu_289_p2 add_ln75_10_fu_295_p2 add_ln75_11_fu_301_p2 add_ln75_12_fu_307_p2 add_ln75_13_fu_313_p2 add_ln75_14_fu_319_p2 add_ln75_15_fu_325_p2 add_ln75_16_fu_337_p2 add_ln75_17_fu_343_p2 add_ln75_18_fu_349_p2 add_ln75_19_fu_355_p2 add_ln75_20_fu_361_p2 add_ln75_21_fu_367_p2 add_ln75_22_fu_373_p2 add_ln75_23_fu_379_p2 add_ln75_24_fu_385_p2 add_ln75_25_fu_391_p2 add_ln75_26_fu_397_p2 add_ln75_27_fu_403_p2 add_ln75_28_fu_409_p2 add_ln75_29_fu_415_p2 add_ln75_30_fu_421_p2 mul_32s_32s_32_1_1_U197</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>COLS_c10_U COLS_c_U ROWS_c9_U ROWS_c_U outputs_c_U input_data_addr_c_U data_in_U data_out_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>read_inputs_ap_uint_256_ap_int_8_32u_s</Name>
            <Loops>
                <Loop1/>
                <Loop2/>
                <VITIS_LOOP_17_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                    <Loop2>
                        <Name>Loop 2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>31</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 310</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 3.100 us</AbsoluteTimeLatency>
                        <IterationLatency>10</IterationLatency>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop2>
                    <VITIS_LOOP_17_1>
                        <Name>VITIS_LOOP_17_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_17_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>971</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2709</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ram_U" SOURCE="" URAM="0" VARIABLE="ram"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U3" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:13" URAM="0" VARIABLE="mul_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_261_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15" URAM="0" VARIABLE="add_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln15_fu_306_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15" URAM="0" VARIABLE="sub_ln15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_332_p2" SOURCE="" URAM="0" VARIABLE="empty_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 2" OPTYPE="add" PRAGMA="" RTLNAME="empty_113_fu_367_p2" SOURCE="" URAM="0" VARIABLE="empty_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 2" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_373_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15" URAM="0" VARIABLE="empty_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 2" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_378_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 2" OPTYPE="add" PRAGMA="" RTLNAME="empty_115_fu_387_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15" URAM="0" VARIABLE="empty_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 2" OPTYPE="add" PRAGMA="" RTLNAME="empty_119_fu_412_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:15" URAM="0" VARIABLE="empty_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_516_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:17" URAM="0" VARIABLE="add_ln17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reshape_stream_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_33_1</Name>
            <Loops>
                <VITIS_LOOP_33_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.647</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_1>
                        <Name>VITIS_LOOP_33_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>32</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1016</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3625</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_1587_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_1604_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_1609_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_1626_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_2_fu_1631_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_2_fu_1648_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_3_fu_1653_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_3_fu_1670_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_4_fu_1683_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_4_fu_1698_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_5_fu_1703_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_5_fu_1720_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_6_fu_1725_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_6_fu_1742_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_7_fu_1747_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_7_fu_1764_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_8_fu_1777_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_8_fu_1792_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_9_fu_1797_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_9_fu_1814_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_10_fu_1819_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_10_fu_1836_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_11_fu_1841_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_11_fu_1858_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_12_fu_1871_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_12_fu_1886_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_13_fu_1891_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_13_fu_1908_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_14_fu_1913_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_14_fu_1930_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_15_fu_1935_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_15_fu_1952_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_16_fu_1965_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_16_fu_1980_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_17_fu_1985_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_17_fu_2002_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_18_fu_2007_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_18_fu_2024_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_19_fu_2029_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_19_fu_2046_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_20_fu_2059_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_20_fu_2074_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_21_fu_2079_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_21_fu_2096_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_22_fu_2101_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_22_fu_2118_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_23_fu_2123_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_23_fu_2140_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_24_fu_2153_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_24_fu_2168_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_25_fu_2173_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_25_fu_2190_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_26_fu_2195_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_26_fu_2212_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_27_fu_2217_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_27_fu_2234_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_28_fu_2419_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_28_fu_2434_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_29_fu_2448_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_29_fu_2463_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_30_fu_2477_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_30_fu_2492_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="add_ln36_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_31_fu_2502_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:40" URAM="0" VARIABLE="add_ln40_31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reshape_stream_ap_int_ap_int_8_32u_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4</Name>
            <Loops>
                <VITIS_LOOP_51_3_VITIS_LOOP_52_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.489</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_51_3_VITIS_LOOP_52_4>
                        <Name>VITIS_LOOP_51_3_VITIS_LOOP_52_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_51_3_VITIS_LOOP_52_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>429</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>416</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_3_VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_315_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:51" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_3_VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_327_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_3_VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_370_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_3_VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="out_addr_3_fu_385_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:54" URAM="0" VARIABLE="out_addr_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_3_VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_407_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:52" URAM="0" VARIABLE="add_ln52"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reshape_stream_ap_int_8_ap_int_8_32u_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.278</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2158</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5369</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buffer_V_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:30" URAM="0" VARIABLE="buffer_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_710_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_737_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_2_fu_760_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_3_fu_782_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_4_fu_805_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_5_fu_832_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_6_fu_853_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_7_fu_876_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_8_fu_899_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_9_fu_920_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_10_fu_943_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_11_fu_966_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_12_fu_987_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_13_fu_1014_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_14_fu_1037_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_15_fu_1058_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_16_fu_1081_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_17_fu_1104_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_18_fu_1125_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_19_fu_1148_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_20_fu_1171_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_21_fu_1192_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_22_fu_1215_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_23_fu_1238_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_24_fu_1259_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_25_fu_1282_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_26_fu_1305_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_27_fu_1565_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_28_fu_1598_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_29_fu_1635_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:37" URAM="0" VARIABLE="add_ln37_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U117" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:51" URAM="0" VARIABLE="mul_ln51"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_75_1</Name>
            <Loops>
                <VITIS_LOOP_75_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_1>
                        <Name>VITIS_LOOP_75_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>39</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_75_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10706</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>34536</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_1418_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_1439_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_1807_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_2_fu_1849_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_3_fu_1896_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_4_fu_1938_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_5_fu_1980_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_6_fu_2022_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_7_fu_2064_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_8_fu_2106_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_9_fu_2148_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_10_fu_2190_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_11_fu_2232_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_12_fu_2274_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_13_fu_2316_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_14_fu_2358_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_15_fu_2400_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_16_fu_2442_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_17_fu_2484_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_18_fu_2526_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_19_fu_2568_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_20_fu_2610_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_21_fu_2652_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_22_fu_2694_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_23_fu_2736_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_24_fu_2778_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_25_fu_2820_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_26_fu_2862_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_27_fu_2904_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_28_fu_2946_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_29_fu_2988_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_30_fu_3039_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_31_fu_3054_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:78" URAM="0" VARIABLE="add_ln78_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1" OPTYPE="add" PRAGMA="yes" RTLNAME="add_32ns_32ns_32_3_1_U126" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:79" URAM="0" VARIABLE="dst_idx_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_ap_uint_256_ap_int_8_ap_int_8_32u_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>12243</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>38177</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_774_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_241_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_247_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_3_fu_253_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_4_fu_259_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_5_fu_265_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_6_fu_271_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_7_fu_277_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_8_fu_283_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_9_fu_289_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_10_fu_295_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_11_fu_301_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_12_fu_307_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_13_fu_313_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_14_fu_319_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_15_fu_325_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_16_fu_337_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_17_fu_343_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_18_fu_349_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_19_fu_355_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_20_fu_361_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_21_fu_367_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_22_fu_373_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_23_fu_379_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_24_fu_385_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_25_fu_391_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_26_fu_397_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_27_fu_403_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_28_fu_409_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_29_fu_415_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_30_fu_421_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="add_ln75_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U197" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75" URAM="0" VARIABLE="mul_ln75"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reshape</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>39</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>6</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>17649</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>49042</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="COLS_c10_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30" URAM="0" VARIABLE="COLS_c10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="COLS_c_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30" URAM="0" VARIABLE="COLS_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ROWS_c9_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30" URAM="0" VARIABLE="ROWS_c9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ROWS_c_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30" URAM="0" VARIABLE="ROWS_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="outputs_c_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30" URAM="0" VARIABLE="outputs_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_data_addr_c_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:30" URAM="0" VARIABLE="input_data_addr_c"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="data_in_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:19" URAM="0" VARIABLE="data_in"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="data_out_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/reshape.cpp:21" URAM="0" VARIABLE="data_out"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>data_in_U</Name>
            <ParentInst/>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>data_out_U</Name>
            <ParentInst/>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_data_addr" index="0" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_reshape_addr" name="input_data_addr" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="inputs" index="1" direction="inout" srcType="ap_uint&lt;256&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_reshape_data" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_reshape_addr" name="inputs_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_reshape_addr" name="inputs_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="outputs" index="2" direction="inout" srcType="ap_uint&lt;256&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_reshape_data" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_reshape_addr" name="outputs_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_reshape_addr" name="outputs_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ROWS" index="3" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_reshape_addr" name="ROWS" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="COLS" index="4" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_reshape_addr" name="COLS" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="reshape_flag" index="5" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="register" interface="s_axi_reshape_addr" name="reshape_flag" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_reshape_addr" name="reshape_flag_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_reshape_addr" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_reshape_addr_" paramPrefix="C_S_AXI_RESHAPE_ADDR_">
            <ports>
                <port>s_axi_reshape_addr_ARADDR</port>
                <port>s_axi_reshape_addr_ARREADY</port>
                <port>s_axi_reshape_addr_ARVALID</port>
                <port>s_axi_reshape_addr_AWADDR</port>
                <port>s_axi_reshape_addr_AWREADY</port>
                <port>s_axi_reshape_addr_AWVALID</port>
                <port>s_axi_reshape_addr_BREADY</port>
                <port>s_axi_reshape_addr_BRESP</port>
                <port>s_axi_reshape_addr_BVALID</port>
                <port>s_axi_reshape_addr_RDATA</port>
                <port>s_axi_reshape_addr_RREADY</port>
                <port>s_axi_reshape_addr_RRESP</port>
                <port>s_axi_reshape_addr_RVALID</port>
                <port>s_axi_reshape_addr_WDATA</port>
                <port>s_axi_reshape_addr_WREADY</port>
                <port>s_axi_reshape_addr_WSTRB</port>
                <port>s_axi_reshape_addr_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_data_addr" access="W" description="Data signal of input_data_addr" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_data_addr" access="W" description="Bit 31 to 0 of input_data_addr"/>
                    </fields>
                </register>
                <register offset="0x18" name="inputs_1" access="W" description="Data signal of inputs" range="32">
                    <fields>
                        <field offset="0" width="32" name="inputs" access="W" description="Bit 31 to 0 of inputs"/>
                    </fields>
                </register>
                <register offset="0x1c" name="inputs_2" access="W" description="Data signal of inputs" range="32">
                    <fields>
                        <field offset="0" width="32" name="inputs" access="W" description="Bit 63 to 32 of inputs"/>
                    </fields>
                </register>
                <register offset="0x24" name="outputs_1" access="W" description="Data signal of outputs" range="32">
                    <fields>
                        <field offset="0" width="32" name="outputs" access="W" description="Bit 31 to 0 of outputs"/>
                    </fields>
                </register>
                <register offset="0x28" name="outputs_2" access="W" description="Data signal of outputs" range="32">
                    <fields>
                        <field offset="0" width="32" name="outputs" access="W" description="Bit 63 to 32 of outputs"/>
                    </fields>
                </register>
                <register offset="0x30" name="ROWS" access="W" description="Data signal of ROWS" range="32">
                    <fields>
                        <field offset="0" width="32" name="ROWS" access="W" description="Bit 31 to 0 of ROWS"/>
                    </fields>
                </register>
                <register offset="0x38" name="COLS" access="W" description="Data signal of COLS" range="32">
                    <fields>
                        <field offset="0" width="32" name="COLS" access="W" description="Bit 31 to 0 of COLS"/>
                    </fields>
                </register>
                <register offset="0x40" name="reshape_flag" access="R" description="Data signal of reshape_flag" range="32">
                    <fields>
                        <field offset="0" width="1" name="reshape_flag" access="R" description="Bit 0 to 0 of reshape_flag"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x44" name="reshape_flag_ctrl" access="R" description="Control signal of reshape_flag" range="32">
                    <fields>
                        <field offset="0" width="1" name="reshape_flag_ap_vld" access="R" description="Control signal reshape_flag_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_data_addr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="inputs"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="36" argName="outputs"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="ROWS"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="COLS"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="reshape_flag"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_reshape_addr:m_axi_reshape_data</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_reshape_data" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_reshape_data_" paramPrefix="C_M_AXI_RESHAPE_DATA_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_reshape_data_ARADDR</port>
                <port>m_axi_reshape_data_ARBURST</port>
                <port>m_axi_reshape_data_ARCACHE</port>
                <port>m_axi_reshape_data_ARID</port>
                <port>m_axi_reshape_data_ARLEN</port>
                <port>m_axi_reshape_data_ARLOCK</port>
                <port>m_axi_reshape_data_ARPROT</port>
                <port>m_axi_reshape_data_ARQOS</port>
                <port>m_axi_reshape_data_ARREADY</port>
                <port>m_axi_reshape_data_ARREGION</port>
                <port>m_axi_reshape_data_ARSIZE</port>
                <port>m_axi_reshape_data_ARUSER</port>
                <port>m_axi_reshape_data_ARVALID</port>
                <port>m_axi_reshape_data_AWADDR</port>
                <port>m_axi_reshape_data_AWBURST</port>
                <port>m_axi_reshape_data_AWCACHE</port>
                <port>m_axi_reshape_data_AWID</port>
                <port>m_axi_reshape_data_AWLEN</port>
                <port>m_axi_reshape_data_AWLOCK</port>
                <port>m_axi_reshape_data_AWPROT</port>
                <port>m_axi_reshape_data_AWQOS</port>
                <port>m_axi_reshape_data_AWREADY</port>
                <port>m_axi_reshape_data_AWREGION</port>
                <port>m_axi_reshape_data_AWSIZE</port>
                <port>m_axi_reshape_data_AWUSER</port>
                <port>m_axi_reshape_data_AWVALID</port>
                <port>m_axi_reshape_data_BID</port>
                <port>m_axi_reshape_data_BREADY</port>
                <port>m_axi_reshape_data_BRESP</port>
                <port>m_axi_reshape_data_BUSER</port>
                <port>m_axi_reshape_data_BVALID</port>
                <port>m_axi_reshape_data_RDATA</port>
                <port>m_axi_reshape_data_RID</port>
                <port>m_axi_reshape_data_RLAST</port>
                <port>m_axi_reshape_data_RREADY</port>
                <port>m_axi_reshape_data_RRESP</port>
                <port>m_axi_reshape_data_RUSER</port>
                <port>m_axi_reshape_data_RVALID</port>
                <port>m_axi_reshape_data_WDATA</port>
                <port>m_axi_reshape_data_WID</port>
                <port>m_axi_reshape_data_WLAST</port>
                <port>m_axi_reshape_data_WREADY</port>
                <port>m_axi_reshape_data_WSTRB</port>
                <port>m_axi_reshape_data_WUSER</port>
                <port>m_axi_reshape_data_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="inputs"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="inputs"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="outputs"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="outputs"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_reshape_data">256 -&gt; 256, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_reshape_addr">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_reshape_addr">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_reshape_addr">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_reshape_addr">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_reshape_addr">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_reshape_addr">input_data_addr, 0x10, 32, W, Data signal of input_data_addr, </column>
                    <column name="s_axi_reshape_addr">inputs_1, 0x18, 32, W, Data signal of inputs, </column>
                    <column name="s_axi_reshape_addr">inputs_2, 0x1c, 32, W, Data signal of inputs, </column>
                    <column name="s_axi_reshape_addr">outputs_1, 0x24, 32, W, Data signal of outputs, </column>
                    <column name="s_axi_reshape_addr">outputs_2, 0x28, 32, W, Data signal of outputs, </column>
                    <column name="s_axi_reshape_addr">ROWS, 0x30, 32, W, Data signal of ROWS, </column>
                    <column name="s_axi_reshape_addr">COLS, 0x38, 32, W, Data signal of COLS, </column>
                    <column name="s_axi_reshape_addr">reshape_flag, 0x40, 32, R, Data signal of reshape_flag, </column>
                    <column name="s_axi_reshape_addr">reshape_flag_ctrl, 0x44, 32, R, Control signal of reshape_flag, 0=reshape_flag_ap_vld</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_data_addr">in, unsigned int</column>
                    <column name="inputs">inout, ap_uint&lt;256&gt;*</column>
                    <column name="outputs">inout, ap_uint&lt;256&gt;*</column>
                    <column name="ROWS">in, unsigned int</column>
                    <column name="COLS">in, unsigned int</column>
                    <column name="reshape_flag">out, bool&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_data_addr">s_axi_reshape_addr, register, , name=input_data_addr offset=0x10 range=32</column>
                    <column name="inputs">m_axi_reshape_data, interface, , </column>
                    <column name="inputs">s_axi_reshape_addr, register, offset, name=inputs_1 offset=0x18 range=32</column>
                    <column name="inputs">s_axi_reshape_addr, register, offset, name=inputs_2 offset=0x1c range=32</column>
                    <column name="outputs">m_axi_reshape_data, interface, , </column>
                    <column name="outputs">s_axi_reshape_addr, register, offset, name=outputs_1 offset=0x24 range=32</column>
                    <column name="outputs">s_axi_reshape_addr, register, offset, name=outputs_2 offset=0x28 range=32</column>
                    <column name="ROWS">s_axi_reshape_addr, register, , name=ROWS offset=0x30 range=32</column>
                    <column name="COLS">s_axi_reshape_addr, register, , name=COLS offset=0x38 range=32</column>
                    <column name="reshape_flag">s_axi_reshape_addr, register, , name=reshape_flag offset=0x40 range=32</column>
                    <column name="reshape_flag">s_axi_reshape_addr, register, , name=reshape_flag_ctrl offset=0x44 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_reshape_data">outputs, VITIS_LOOP_75_1, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Reshape_HLS/src/../include/helpers.hpp:75:22</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="include/helpers.hpp:16" status="valid" parentFunction="read_inputs" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="include/helpers.hpp:76" status="valid" parentFunction="store" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="include/helpers.hpp:80" status="valid" parentFunction="store" variable="dst_idx" isDirective="0" options="variable=dst_idx op=add impl=fabric latency=2"/>
        <Pragma type="dataflow" location="include/transpose.hpp:49" status="valid" parentFunction="process" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/transpose.hpp:58" status="valid" parentFunction="buffer" variable="" isDirective="0" options="variable = l_buffer dim = 1 complete"/>
        <Pragma type="pipeline" location="include/transpose.hpp:63" status="valid" parentFunction="buffer" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="include/transpose.hpp:72" status="valid" parentFunction="buffer" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="include/transpose.hpp:86" status="valid" parentFunction="split" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="include/transpose.hpp:101" status="valid" parentFunction="merge" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:53" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:60" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:67" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:74" status="valid" parentFunction="getvaladdr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:79" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/types.hpp:80" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options="variable = m_Val complete dim = 1"/>
        <Pragma type="inline" location="include/types.hpp:84" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/types.hpp:85" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options="variable = m_Val complete dim = 1"/>
        <Pragma type="inline" location="include/types.hpp:90" status="valid" parentFunction="constructor" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:92" status="valid" parentFunction="constructor" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:97" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/types.hpp:98" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options="variable = m_Val complete dim = 1"/>
        <Pragma type="inline" location="include/types.hpp:102" status="valid" parentFunction="constructor" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:104" status="valid" parentFunction="constructor" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:111" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/types.hpp:112" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options="variable = m_Val complete dim = 1"/>
        <Pragma type="inline" location="include/types.hpp:116" status="valid" parentFunction="constructor" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:118" status="valid" parentFunction="constructor" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:126" status="valid" parentFunction="operator const ap_uint&lt;t_typewidth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:143" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:147" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:156" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:159" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:167" status="valid" parentFunction="unshift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:170" status="valid" parentFunction="unshift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:178" status="valid" parentFunction="unshift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:181" status="valid" parentFunction="unshift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:192" status="valid" parentFunction="zero" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:227" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:235" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:243" status="valid" parentFunction="getvaladdr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:296" status="valid" parentFunction="hlsreg" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="include/types.hpp:297" status="valid" parentFunction="hlsreg" variable="" isDirective="0" options="ap_none port = return register"/>
        <Pragma type="inline" location="include/types.hpp:317" status="valid" parentFunction="boolarr&lt;w&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/types.hpp:318" status="valid" parentFunction="boolarr&lt;w&gt;" variable="" isDirective="0" options="variable = m_Val COMPLETE"/>
        <Pragma type="inline" location="include/types.hpp:321" status="valid" parentFunction="boolarr&lt;w&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:323" status="valid" parentFunction="boolarr&lt;w&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:328" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:332" status="valid" parentFunction="and" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:335" status="valid" parentFunction="and" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:341" status="valid" parentFunction="or" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:344" status="valid" parentFunction="or" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:350" status="valid" parentFunction="reset" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:352" status="valid" parentFunction="reset" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:360" status="valid" parentFunction="streamsareempty" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:364" status="valid" parentFunction="streamsareempty" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:425" status="valid" parentFunction="convwideval2bits" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:433" status="valid" parentFunction="convwideval2bits" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:444" status="valid" parentFunction="convbits2widetype" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:452" status="valid" parentFunction="convbits2widetype" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:522" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:526" status="valid" parentFunction="getflush" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:530" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:536" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:575" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:579" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:586" status="valid" parentFunction="getvectoftaggedvalues" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:614" status="valid" parentFunction="triangsrl&lt;t, t_width&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/types.hpp:615" status="valid" parentFunction="triangsrl&lt;t, t_width&gt;" variable="" isDirective="0" options="variable = m_Sreg dim = 1 complete"/>
        <Pragma type="inline" location="include/types.hpp:618" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:622" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:628" status="valid" parentFunction="clear" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="include/types.hpp:631" status="valid" parentFunction="clear" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:663" status="valid" parentFunction="windowrm&lt;t, t_rows, t_cols&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:666" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:670" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:676" status="valid" parentFunction="clear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:679" status="valid" parentFunction="clear" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:686" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:691" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:696" status="valid" parentFunction="unshift" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="src/reshape.cpp:11" status="valid" parentFunction="reshape" variable="inputs" isDirective="0" options="mode=m_axi port=inputs bundle=reshape_data"/>
        <Pragma type="interface" location="src/reshape.cpp:12" status="valid" parentFunction="reshape" variable="outputs" isDirective="0" options="mode=m_axi port=outputs bundle=reshape_data"/>
        <Pragma type="interface" location="src/reshape.cpp:13" status="valid" parentFunction="reshape" variable="input_data_addr" isDirective="0" options="mode=s_axilite port=input_data_addr bundle=reshape_addr"/>
        <Pragma type="interface" location="src/reshape.cpp:14" status="valid" parentFunction="reshape" variable="ROWS" isDirective="0" options="mode=s_axilite port=ROWS bundle=reshape_addr"/>
        <Pragma type="interface" location="src/reshape.cpp:15" status="valid" parentFunction="reshape" variable="COLS" isDirective="0" options="mode=s_axilite port=COLS bundle=reshape_addr"/>
        <Pragma type="interface" location="src/reshape.cpp:16" status="valid" parentFunction="reshape" variable="reshape_flag" isDirective="0" options="mode=s_axilite port=reshape_flag bundle=reshape_addr"/>
        <Pragma type="interface" location="src/reshape.cpp:17" status="valid" parentFunction="reshape" variable="return" isDirective="0" options="mode=s_axilite port=return bundle=reshape_addr"/>
        <Pragma type="stream" location="src/reshape.cpp:20" status="valid" parentFunction="reshape" variable="data_in" isDirective="0" options="variable=data_in depth = 16"/>
        <Pragma type="stream" location="src/reshape.cpp:22" status="valid" parentFunction="reshape" variable="data_out" isDirective="0" options="variable=data_out depth = 16"/>
        <Pragma type="dataflow" location="src/reshape.cpp:30" status="valid" parentFunction="reshape" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

