<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>hold_signal</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>hold_signal_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f7c9cfd4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>hold_signal_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f7c9cfd4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>signal_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>signal_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/hold_signal_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f7c9cfd4</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/hold_signal_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/hold_signal_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>hold signal</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">hold_signal_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>hold_signal_v1.0</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-02-12T19:31:29Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@669d6713_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f9b35b3_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b2d430_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8cde4b_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d34e845_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc82e19_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201bc97f_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eeb36ee_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a78bbef_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724cc52d_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7614d66c_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca1a474_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a291c13_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e9430b_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac2551a_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650215d4_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d1fae9c_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a6db31_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73342fbc_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be52466_ARCHIVE_LOCATION">/home/vm/projects/TUDNeutron/ipcores/ip_repo/hold_signal_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9e232752"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e3d41594"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="995698e6"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
