

================================================================
== Vivado HLS Report for 'BatchNorm'
================================================================
* Date:           Sat Oct 17 13:58:43 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        BatchNorm
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------------+-----+----------------+---------+
    |        Latency       |       Interval       | Pipeline|
    | min |       max      | min |       max      |   Type  |
    +-----+----------------+-----+----------------+---------+
    |    1|  53664095611861|    1|  53664095611861|   none  |
    +-----+----------------+-----+----------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+----------------+------------------+-----------+-----------+-----------+----------+
        |                 |        Latency       |     Iteration    |  Initiation Interval  |    Trip   |          |
        |    Loop Name    | min |       max      |      Latency     |  achieved |   target  |   Count   | Pipelined|
        +-----------------+-----+----------------+------------------+-----------+-----------+-----------+----------+
        |- Loop 1         |    0|  53664095611860| 2 ~ 210447433772 |          -|          -|  0 ~ 255  |    no    |
        | + Loop 1.1      |    0|    210447433770|    7 ~ 3211222   |          -|          -| 0 ~ 65535 |    no    |
        |  ++ Loop 1.1.1  |    0|         3211215|                49|          -|          -| 0 ~ 65535 |    no    |
        +-----------------+-----+----------------+------------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond)
	54  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	5  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%running_var_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %running_var_V)"   --->   Operation 58 'read' 'running_var_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%running_mean_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %running_mean_V)"   --->   Operation 59 'read' 'running_mean_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%beta_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %beta_V)"   --->   Operation 60 'read' 'beta_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%gamma_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %gamma_V)"   --->   Operation 61 'read' 'gamma_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%out_data_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_data_V)"   --->   Operation 62 'read' 'out_data_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%in_data_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_data_V)"   --->   Operation 63 'read' 'in_data_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%width_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %width_V)"   --->   Operation 64 'read' 'width_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%height_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %height_V)"   --->   Operation 65 'read' 'height_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%num_features_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %num_features_V)"   --->   Operation 66 'read' 'num_features_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %running_var_V_read, i32 1, i32 31)"   --->   Operation 67 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_cast = zext i31 %tmp to i32"   --->   Operation 68 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_43 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %running_mean_V_read, i32 1, i32 31)"   --->   Operation 69 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i31 %tmp_43 to i32"   --->   Operation 70 'zext' 'tmp_34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_44 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %beta_V_read, i32 1, i32 31)"   --->   Operation 71 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i31 %tmp_44 to i32"   --->   Operation 72 'zext' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_45 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %gamma_V_read, i32 1, i32 31)"   --->   Operation 73 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_36_cast = zext i31 %tmp_45 to i32"   --->   Operation 74 'zext' 'tmp_36_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_46 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %out_data_V_read, i32 1, i32 31)"   --->   Operation 75 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i31 %tmp_46 to i41"   --->   Operation 76 'zext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_47 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %in_data_V_read, i32 1, i32 31)"   --->   Operation 77 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i31 %tmp_47 to i41"   --->   Operation 78 'zext' 'tmp_38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %gmem), !map !209"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %num_features_V), !map !218"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %height_V), !map !224"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %width_V), !map !228"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @BatchNorm_str) nounwind"   --->   Operation 83 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/BatchNorm/BatchNorm.cpp:15]   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_data_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/BatchNorm/BatchNorm.cpp:15]   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_data_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/BatchNorm/BatchNorm.cpp:16]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %gamma_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle4, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/BatchNorm/BatchNorm.cpp:17]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %beta_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/BatchNorm/BatchNorm.cpp:18]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %running_mean_V, [10 x i8]* @mode7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle8, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/BatchNorm/BatchNorm.cpp:19]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %running_var_V, [10 x i8]* @mode9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i64 4294967295, [1 x i8]* @bundle10, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/BatchNorm/BatchNorm.cpp:20]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %num_features_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/BatchNorm/BatchNorm.cpp:21]   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %height_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/BatchNorm/BatchNorm.cpp:22]   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %width_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/BatchNorm/BatchNorm.cpp:23]   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../src/BatchNorm/BatchNorm.cpp:24]   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i16 %height_V_read to i24" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 95 'zext' 'rhs_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = zext i16 %width_V_read to i40" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 96 'zext' 'rhs_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%rhs_V_2_cast = zext i16 %width_V_read to i32" [../src/BatchNorm/BatchNorm.cpp:29]   --->   Operation 97 'zext' 'rhs_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.46ns)   --->   "br label %0" [../src/BatchNorm/BatchNorm.cpp:29]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 5.55>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%i_op_assign = phi i8 [ 0, %ap_fixed_base.exit ], [ %c, %4 ]"   --->   Operation 99 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%ret_V = phi i24 [ 0, %ap_fixed_base.exit ], [ %next_mul1, %4 ]" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 100 'phi' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.68ns)   --->   "%next_mul1 = add i24 %ret_V, %rhs_V_cast" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 101 'add' 'next_mul1' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.31ns)   --->   "%exitcond2 = icmp eq i8 %i_op_assign, %num_features_V_read" [../src/BatchNorm/BatchNorm.cpp:29]   --->   Operation 102 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 103 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.30ns)   --->   "%c = add i8 %i_op_assign, 1" [../src/BatchNorm/BatchNorm.cpp:29]   --->   Operation 104 'add' 'c' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %5, label %1" [../src/BatchNorm/BatchNorm.cpp:29]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [../src/BatchNorm/BatchNorm.cpp:29]   --->   Operation 106 'specregionbegin' 'tmp_23' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_cast_165 = zext i8 %i_op_assign to i32" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 107 'zext' 'tmp_cast_165' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.87ns)   --->   "%running_mean_V10_sum = add i32 %tmp_cast_165, %tmp_34_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 108 'add' 'running_mean_V10_sum' <Predicate = (!exitcond2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%running_mean_V10_sum_1 = zext i32 %running_mean_V10_sum to i64" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 109 'zext' 'running_mean_V10_sum_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16* %gmem, i64 %running_mean_V10_sum_1" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 110 'getelementptr' 'gmem_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.87ns)   --->   "%running_var_V12_sum = add i32 %tmp_cast_165, %tmp_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 111 'add' 'running_var_V12_sum' <Predicate = (!exitcond2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%running_var_V12_sum_s = zext i32 %running_var_V12_sum to i64" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 112 'zext' 'running_var_V12_sum_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16* %gmem, i64 %running_var_V12_sum_s" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 113 'getelementptr' 'gmem_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.87ns)   --->   "%gamma_V6_sum = add i32 %tmp_cast_165, %tmp_36_cast" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 114 'add' 'gamma_V6_sum' <Predicate = (!exitcond2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%gamma_V6_sum_cast = zext i32 %gamma_V6_sum to i64" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 115 'zext' 'gamma_V6_sum_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16* %gmem, i64 %gamma_V6_sum_cast" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 116 'getelementptr' 'gmem_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.87ns)   --->   "%beta_V8_sum = add i32 %tmp_cast_165, %tmp_35_cast" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 117 'add' 'beta_V8_sum' <Predicate = (!exitcond2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%beta_V8_sum_cast = zext i32 %beta_V8_sum to i64" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 118 'zext' 'beta_V8_sum_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16* %gmem, i64 %beta_V8_sum_cast" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 119 'getelementptr' 'gmem_addr_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%lhs_V_1_cast = zext i24 %ret_V to i40" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 120 'zext' 'lhs_V_1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (5.55ns) (root node of the DSP)   --->   "%ret_V_1 = mul i40 %rhs_V_1_cast, %lhs_V_1_cast" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 121 'mul' 'ret_V_1' <Predicate = (!exitcond2)> <Delay = 5.55> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 122 [1/1] (0.46ns)   --->   "br label %2" [../src/BatchNorm/BatchNorm.cpp:31]   --->   Operation 122 'br' <Predicate = (!exitcond2)> <Delay = 0.46>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "ret void" [../src/BatchNorm/BatchNorm.cpp:39]   --->   Operation 123 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.18>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i16 [ 0, %1 ], [ %h, %3 ]"   --->   Operation 124 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%ret_V_2 = phi i32 [ 0, %1 ], [ %next_mul, %3 ]" [../src/BatchNorm/BatchNorm.cpp:29]   --->   Operation 125 'phi' 'ret_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.89ns)   --->   "%next_mul = add i32 %ret_V_2, %rhs_V_2_cast" [../src/BatchNorm/BatchNorm.cpp:29]   --->   Operation 126 'add' 'next_mul' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (2.13ns)   --->   "%exitcond1 = icmp eq i16 %i_op_assign_1, %height_V_read" [../src/BatchNorm/BatchNorm.cpp:31]   --->   Operation 127 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 128 'speclooptripcount' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.54ns)   --->   "%h = add i16 %i_op_assign_1, 1" [../src/BatchNorm/BatchNorm.cpp:31]   --->   Operation 129 'add' 'h' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %.preheader.preheader" [../src/BatchNorm/BatchNorm.cpp:31]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_24 = zext i32 %ret_V_2 to i40" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 131 'zext' 'tmp_24' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (2.09ns)   --->   "%tmp_26 = add i40 %ret_V_1, %tmp_24" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 132 'add' 'tmp_26' <Predicate = (!exitcond1)> <Delay = 2.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i40 %tmp_26 to i41" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 133 'zext' 'tmp_28_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (2.09ns)   --->   "%out_data_V4_sum = add i41 %tmp_28_cast, %tmp_37_cast" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 134 'add' 'out_data_V4_sum' <Predicate = (!exitcond1)> <Delay = 2.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%out_data_V4_sum_cast = zext i41 %out_data_V4_sum to i64" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 135 'zext' 'out_data_V4_sum_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16* %gmem, i64 %out_data_V4_sum_cast" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 136 'getelementptr' 'gmem_addr_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%empty_168 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_23)" [../src/BatchNorm/BatchNorm.cpp:38]   --->   Operation 137 'specregionend' 'empty_168' <Predicate = (exitcond1)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "br label %0" [../src/BatchNorm/BatchNorm.cpp:29]   --->   Operation 138 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 139 [1/1] (8.75ns)   --->   "%gmem_addr_5_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %gmem_addr_4, i32 %rhs_V_2_cast)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 139 'writereq' 'gmem_addr_5_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 140 [1/1] (0.46ns)   --->   "br label %.preheader" [../src/BatchNorm/BatchNorm.cpp:32]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.46>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i16 [ %w, %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79 ], [ 0, %.preheader.preheader ]"   --->   Operation 141 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%i_op_assign_2_cast3 = zext i16 %i_op_assign_2 to i32" [../src/BatchNorm/BatchNorm.cpp:32]   --->   Operation 142 'zext' 'i_op_assign_2_cast3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (2.13ns)   --->   "%exitcond = icmp eq i16 %i_op_assign_2, %width_V_read" [../src/BatchNorm/BatchNorm.cpp:32]   --->   Operation 143 'icmp' 'exitcond' <Predicate = true> <Delay = 2.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)"   --->   Operation 144 'speclooptripcount' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (1.54ns)   --->   "%w = add i16 %i_op_assign_2, 1" [../src/BatchNorm/BatchNorm.cpp:32]   --->   Operation 145 'add' 'w' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i79" [../src/BatchNorm/BatchNorm.cpp:32]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (1.89ns)   --->   "%tmp1 = add i32 %i_op_assign_2_cast3, %ret_V_2" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 147 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i32 %tmp1 to i40" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 148 'zext' 'tmp1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (2.09ns)   --->   "%tmp_19 = add i40 %ret_V_1, %tmp1_cast" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 149 'add' 'tmp_19' <Predicate = (!exitcond)> <Delay = 2.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_19_cast_cast = zext i40 %tmp_19 to i41" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 150 'zext' 'tmp_19_cast_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (2.09ns)   --->   "%in_data_V2_sum1 = add i41 %tmp_38_cast, %tmp_19_cast_cast" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 151 'add' 'in_data_V2_sum1' <Predicate = (!exitcond)> <Delay = 2.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%in_data_V2_sum1_cast = zext i41 %in_data_V2_sum1 to i64" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 152 'zext' 'in_data_V2_sum1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i16* %gmem, i64 %in_data_V2_sum1_cast" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 153 'getelementptr' 'gmem_addr_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 154 [5/5] (8.75ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 154 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = (exitcond)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 155 [7/7] (8.75ns)   --->   "%x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 155 'readreq' 'x_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 156 [6/7] (8.75ns)   --->   "%x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 156 'readreq' 'x_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 157 [7/7] (8.75ns)   --->   "%p_Val2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 157 'readreq' 'p_Val2_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 158 [5/7] (8.75ns)   --->   "%x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 158 'readreq' 'x_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 159 [6/7] (8.75ns)   --->   "%p_Val2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 159 'readreq' 'p_Val2_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 160 [7/7] (8.75ns)   --->   "%p_Val2_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 160 'readreq' 'p_Val2_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 161 [4/7] (8.75ns)   --->   "%x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 161 'readreq' 'x_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 162 [5/7] (8.75ns)   --->   "%p_Val2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 162 'readreq' 'p_Val2_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 163 [6/7] (8.75ns)   --->   "%p_Val2_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 163 'readreq' 'p_Val2_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 164 [3/7] (8.75ns)   --->   "%x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 164 'readreq' 'x_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 165 [4/7] (8.75ns)   --->   "%p_Val2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 165 'readreq' 'p_Val2_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 166 [5/7] (8.75ns)   --->   "%p_Val2_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 166 'readreq' 'p_Val2_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 167 [2/7] (8.75ns)   --->   "%x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 167 'readreq' 'x_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 168 [3/7] (8.75ns)   --->   "%p_Val2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 168 'readreq' 'p_Val2_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 169 [4/7] (8.75ns)   --->   "%p_Val2_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 169 'readreq' 'p_Val2_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 170 [1/7] (8.75ns)   --->   "%x_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_5, i32 1)" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 170 'readreq' 'x_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 171 [2/7] (8.75ns)   --->   "%p_Val2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 171 'readreq' 'p_Val2_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 172 [3/7] (8.75ns)   --->   "%p_Val2_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 172 'readreq' 'p_Val2_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 173 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 173 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 174 [1/1] (8.75ns)   --->   "%x_V = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_5)" [../src/BatchNorm/BatchNorm.cpp:33]   --->   Operation 174 'read' 'x_V' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 175 [1/7] (8.75ns)   --->   "%p_Val2_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr, i32 1)" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 175 'readreq' 'p_Val2_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 176 [2/7] (8.75ns)   --->   "%p_Val2_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 176 'readreq' 'p_Val2_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 177 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 177 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 178 [7/7] (8.75ns)   --->   "%p_Val2_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 178 'readreq' 'p_Val2_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 179 [1/1] (8.75ns)   --->   "%p_Val2_5 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr)" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 179 'read' 'p_Val2_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 180 [1/7] (8.75ns)   --->   "%p_Val2_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_1, i32 1)" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 180 'readreq' 'p_Val2_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 181 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 181 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 182 [6/7] (8.75ns)   --->   "%p_Val2_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 182 'readreq' 'p_Val2_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %x_V to i17" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 183 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %p_Val2_5 to i17" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 184 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (1.54ns)   --->   "%ret_V_5 = sub i17 %lhs_V, %rhs_V" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 185 'sub' 'ret_V_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [1/1] (8.75ns)   --->   "%p_Val2_7 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_1)" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 186 'read' 'p_Val2_7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 187 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 187 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 188 [5/7] (8.75ns)   --->   "%p_Val2_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 188 'readreq' 'p_Val2_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 189 [8/8] (8.23ns)   --->   "%agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %p_Val2_7)" [D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 189 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 190 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 190 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 191 [4/7] (8.75ns)   --->   "%p_Val2_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 191 'readreq' 'p_Val2_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 192 [7/8] (8.50ns)   --->   "%agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %p_Val2_7)" [D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 192 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 193 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 193 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 194 [3/7] (8.75ns)   --->   "%p_Val2_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 194 'readreq' 'p_Val2_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 195 [6/8] (8.50ns)   --->   "%agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %p_Val2_7)" [D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 195 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 196 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_2, i32 1)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 196 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 197 [2/7] (8.75ns)   --->   "%p_Val2_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 197 'readreq' 'p_Val2_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 198 [5/8] (8.50ns)   --->   "%agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %p_Val2_7)" [D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 198 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 199 [1/7] (8.75ns)   --->   "%p_Val2_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %gmem_addr_3, i32 1)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 199 'readreq' 'p_Val2_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.50>
ST_20 : Operation 200 [4/8] (8.50ns)   --->   "%agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %p_Val2_7)" [D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 200 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 8.50>
ST_21 : Operation 201 [3/8] (8.50ns)   --->   "%agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %p_Val2_7)" [D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 201 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 8.50>
ST_22 : Operation 202 [2/8] (8.50ns)   --->   "%agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %p_Val2_7)" [D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 202 'call' 'agg_result_V_i' <Predicate = true> <Delay = 8.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.11>
ST_23 : Operation 203 [1/8] (3.85ns)   --->   "%agg_result_V_i = call fastcc i13 @"sqrt_fixed<17, 9>"(i16 %p_Val2_7)" [D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 203 'call' 'agg_result_V_i' <Predicate = true> <Delay = 3.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 204 [1/1] (0.00ns)   --->   "%t_V = call i25 @_ssdm_op_BitConcatenate.i25.i17.i8(i17 %ret_V_5, i8 0)" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 204 'bitconcatenate' 't_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_38_tr_cast = zext i13 %agg_result_V_i to i25" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 205 'zext' 'tmp_38_tr_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 206 [29/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 206 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 207 [28/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 207 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 208 [27/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 208 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 209 [26/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 209 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 210 [25/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 210 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.25>
ST_28 : Operation 211 [24/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 211 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 212 [23/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 212 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 213 [22/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 213 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 214 [21/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 214 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.25>
ST_32 : Operation 215 [20/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 215 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.25>
ST_33 : Operation 216 [19/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 216 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.25>
ST_34 : Operation 217 [18/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 217 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.25>
ST_35 : Operation 218 [17/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 218 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.25>
ST_36 : Operation 219 [16/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 219 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.25>
ST_37 : Operation 220 [15/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 220 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.25>
ST_38 : Operation 221 [14/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 221 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 222 [13/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 222 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.25>
ST_40 : Operation 223 [12/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 223 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.25>
ST_41 : Operation 224 [11/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 224 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.25>
ST_42 : Operation 225 [10/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 225 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.25>
ST_43 : Operation 226 [9/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 226 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.25>
ST_44 : Operation 227 [8/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 227 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.25>
ST_45 : Operation 228 [7/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 228 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.25>
ST_46 : Operation 229 [6/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 229 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.25>
ST_47 : Operation 230 [5/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 230 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.25>
ST_48 : Operation 231 [4/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 231 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.25>
ST_49 : Operation 232 [3/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 232 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 8.75>
ST_50 : Operation 233 [2/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 233 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 234 [1/1] (8.75ns)   --->   "%gmem_addr_2_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_2)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 234 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 8.75>
ST_51 : Operation 235 [1/29] (3.25ns)   --->   "%tmp_27 = sdiv i25 %t_V, %tmp_38_tr_cast" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 235 'sdiv' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 28> <II = 16> <Delay = 3.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 236 [1/1] (8.75ns)   --->   "%p_Val2_9 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %gmem_addr_3)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 236 'read' 'p_Val2_9' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 5.55>
ST_52 : Operation 237 [1/1] (0.00ns)   --->   "%normalized_V = trunc i25 %tmp_27 to i16" [../src/BatchNorm/BatchNorm.cpp:34]   --->   Operation 237 'trunc' 'normalized_V' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 238 [1/1] (0.00ns)   --->   "%r_V = sext i16 %gmem_addr_2_read to i24" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 238 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_22 = sext i16 %normalized_V to i24" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 239 'sext' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 240 [1/1] (2.82ns) (grouped into DSP with root node ret_V_6)   --->   "%r_V_3 = mul i24 %r_V, %tmp_22" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 240 'mul' 'r_V_3' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 241 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %p_Val2_9, i8 0)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 241 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 242 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V_6 = add i24 %r_V_3, %rhs_V_1" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 242 'add' 'ret_V_6' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_25 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %ret_V_6, i32 8, i32 23)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 243 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>

State 53 <SV = 52> <Delay = 8.75>
ST_53 : Operation 244 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %gmem_addr_4, i16 %tmp_25, i2 -1)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 244 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 245 [1/1] (0.00ns)   --->   "br label %.preheader" [../src/BatchNorm/BatchNorm.cpp:32]   --->   Operation 245 'br' <Predicate = true> <Delay = 0.00>

State 54 <SV = 5> <Delay = 8.75>
ST_54 : Operation 246 [4/5] (8.75ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 246 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 6> <Delay = 8.75>
ST_55 : Operation 247 [3/5] (8.75ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 247 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 7> <Delay = 8.75>
ST_56 : Operation 248 [2/5] (8.75ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 248 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 8> <Delay = 8.75>
ST_57 : Operation 249 [1/5] (8.75ns)   --->   "%gmem_addr_5_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %gmem_addr_4)" [../src/BatchNorm/BatchNorm.cpp:35]   --->   Operation 249 'writeresp' 'gmem_addr_5_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 250 [1/1] (0.00ns)   --->   "br label %2" [../src/BatchNorm/BatchNorm.cpp:31]   --->   Operation 250 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'running_var_V' [11]  (1 ns)

 <State 2>: 5.55ns
The critical path consists of the following:
	'phi' operation ('ret.V', ../src/BatchNorm/BatchNorm.cpp:33) with incoming values : ('next_mul1', ../src/BatchNorm/BatchNorm.cpp:33) [54]  (0 ns)
	'mul' operation of DSP[76] ('ret.V', ../src/BatchNorm/BatchNorm.cpp:33) [76]  (5.55 ns)

 <State 3>: 4.18ns
The critical path consists of the following:
	'phi' operation ('ret.V', ../src/BatchNorm/BatchNorm.cpp:29) with incoming values : ('next_mul', ../src/BatchNorm/BatchNorm.cpp:29) [80]  (0 ns)
	'add' operation ('tmp_26', ../src/BatchNorm/BatchNorm.cpp:33) [88]  (2.09 ns)
	'add' operation ('out_data_V4_sum', ../src/BatchNorm/BatchNorm.cpp:35) [90]  (2.09 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:35) [93]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:35) [137]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:33) [110]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:33) [110]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:33) [110]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:33) [110]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:33) [110]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:33) [110]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:33) [110]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:33) [111]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:34) [114]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:34) [118]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:35) [124]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:35) [124]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:35) [124]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:35) [129]  (8.75 ns)

 <State 20>: 8.51ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/BatchNorm/BatchNorm.cpp:34) to 'sqrt_fixed<17, 9>' [119]  (8.51 ns)

 <State 21>: 8.51ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/BatchNorm/BatchNorm.cpp:34) to 'sqrt_fixed<17, 9>' [119]  (8.51 ns)

 <State 22>: 8.51ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/BatchNorm/BatchNorm.cpp:34) to 'sqrt_fixed<17, 9>' [119]  (8.51 ns)

 <State 23>: 7.11ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', D:/software/Xilinx/Vivado/2018.3/common/technology/autopilot\hls_math.h:1198->../src/BatchNorm/BatchNorm.cpp:34) to 'sqrt_fixed<17, 9>' [119]  (3.86 ns)
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 37>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 38>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 49>: 3.25ns
The critical path consists of the following:
	'sdiv' operation ('tmp_27', ../src/BatchNorm/BatchNorm.cpp:34) [122]  (3.25 ns)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:35) [125]  (8.75 ns)

 <State 51>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:35) [130]  (8.75 ns)

 <State 52>: 5.55ns
The critical path consists of the following:
	'mul' operation of DSP[132] ('r_V_3', ../src/BatchNorm/BatchNorm.cpp:35) [128]  (2.82 ns)
	'add' operation of DSP[132] ('ret.V', ../src/BatchNorm/BatchNorm.cpp:35) [132]  (2.73 ns)

 <State 53>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:35) [134]  (8.75 ns)

 <State 54>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:35) [137]  (8.75 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:35) [137]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:35) [137]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (../src/BatchNorm/BatchNorm.cpp:35) [137]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
