#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/target/stap/ICPLP/aceroot/results/DC/stap/syn/outputs/stap.vsdc
# Timestamp : Mon Jul 11 10:17:29 2016
# DC Version: I-2013.12-SP5-5 (built Dec 16, 2014)
#-----------------------------------------------------------------------------

guide


guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/source/rtl/stap/stap_fsm.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/source/rtl/stap/stap_irdecoder.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/subIP/DFx_Secure_Plugin_PIC3_2016WW27_RTL1P0_V1/source/rtl/dfxsecure_plugin/stap_dfxsecure_plugin.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/source/rtl/stap/stap_decoder.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/source/rtl/stap/stap_decoder.sv 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_rename_design \
  -design { stap_decoder_0c_8_0_0_1_2 } \
  -new_design { stap_decoder_tempname_0 } 

guide_rename_design \
  -design { stap_decoder_ff_8_0_0_1_2 } \
  -new_design { stap_decoder_tempname_1 } 

guide_rename_design \
  -design { stap_decoder_tempname_0 } \
  -new_design { stap_decoder_0 } 

guide_rename_design \
  -design { stap_decoder_tempname_1 } \
  -new_design { stap_decoder_1 } 

guide_rename_design \
  -design { stap_dfxsecure_plugin_3_4_0_3_1_2_0_07_3ad6b5ad6b5cd733cce7 } \
  -new_design { stap_dfxsecure_plugin } 

guide_rename_design \
  -design { stap_drreg_0_0_0_32_2_2_16_1_0000_0000_0000_0_0_1_1_1_0_0_0_0_0_0_0_0_0_0_2_0_0_0_0_1_1_0_0_0_0_1_2 } \
  -new_design { stap_drreg } 

guide_rename_design \
  -design { stap_fsm_FSM_STAP_ENABLE_TAP_NETWORK0_FSM_STAP_WTAP_COMMON_LOGIC0_FSM_STAP_ENABLE_WTAP_CTRL_POS_EDGE0_FSM_STAP_ENABLE_REMOTE_TEST_DATA_REGISTERS0 } \
  -new_design { stap_fsm } 

guide_rename_design \
  -design { stap_glue_GLUE_STAP_ENABLE_TAP_NETWORK0_GLUE_STAP_ENABLE_WTAP_NETWORK0_GLUE_STAP_NUMBER_OF_TAPS1_GLUE_STAP_NUMBER_OF_WTAPS1_GLUE_STAP_SIZE_OF_EACH_INSTRUCTION8_GLUE_STAP_WTAP_COMMON_LOGIC0_GLUE_STAP_ENABLE_TAPC_REMOVE0 } \
  -new_design { stap_glue } 

guide_rename_design \
  -design { stap_irdecoder_8_2_0c3fc_04_8_0_0_1_2 } \
  -new_design { stap_irdecoder } 

guide_rename_design \
  -design { stap_irreg_IRREG_STAP_SIZE_OF_EACH_INSTRUCTION8_IRREG_STAP_MINIMUM_SIZEOF_INSTRUCTION8 } \
  -new_design { stap_irreg } 

guide_rename_design \
  -design { stap_tdomux_TDOMUX_STAP_NUMBER_OF_TOTAL_REGISTERS2_STAP_ENABLE_TDO_POS_EDGE0 } \
  -new_design { stap_tdomux } 

guide_uniquify \
  -design { stap } \
  { { i_stap_glue/i_stap_ctech_lib_clk_buf_tck2 stap_ctech_lib_clk_buf_0 } \
    { i_stap_ctech_lib_clk_buf_rtdr stap_ctech_lib_clk_buf_1 } \
    { i_stap_glue/i_stap_ctech_lib_clk_buf_tck2/i_ctech_lib_clk_buf ctech_lib_clk_buf_0 } \
    { i_stap_ctech_lib_clk_buf_rtdr/i_ctech_lib_clk_buf ctech_lib_clk_buf_1 } } 

guide_change_names \
  -design { stap } \
  { { net *Logic1* n_Logic1_ } \
    { net *Logic0* n_Logic0_ } } 

guide_change_names \
  -design { stap_fsm } \
  { { net *Logic1* sn_fwtap_wrst_b } \
    { net *Logic0* n_Logic0_ } \
    { net state_ps[15] stap_fsm_update_ir } \
    { net state_ps[11] stap_fsm_shift_ir } \
    { net state_ps[10] stap_fsm_capture_ir } \
    { net state_ps[8] stap_fsm_update_dr } \
    { net state_ps[7] stap_fsm_e2dr } \
    { net state_ps[5] stap_fsm_e1dr } \
    { net state_ps[4] stap_fsm_shift_dr } \
    { net state_ps[3] stap_fsm_capture_dr } \
    { net state_ps[1] stap_fsm_rti } \
    { net state_ps[0] stap_fsm_tlrs } } 

guide_change_names \
  -design { stap_irreg } \
  { { net *Logic1* n_Logic1_ } \
    { net *Logic0* n_Logic0_ } \
    { net stap_irreg_shift_reg[0] stap_irreg_shift_reg[0]0 } } 

guide_change_names \
  -design { stap_irdecoder } \
  { { cell generate_decoder[0].i_stap_decoder generate_decoder[0]_i_stap_decoder } \
    { cell generate_decoder[1].i_stap_decoder generate_decoder[1]_i_stap_decoder } \
    { net *Logic1* n_Logic1_ } \
    { net *Logic0* n_Logic0_ } } 

guide_change_names \
  -design { stap_drreg } \
  { { net *Logic1* n_Logic1_ } \
    { net *Logic0* n_Logic0_ } } 

guide_change_names \
  -design { stap_tdomux } \
  { { net *Logic1* n_Logic1_ } \
    { net *Logic0* n_Logic0_ } } 

guide_change_names \
  -design { stap_glue } \
  { { net sntapnw_atap_tdo2_en[0] sntapnw_atap_tdo2_en0[0] } \
    { net *Logic1* n_Logic1_ } \
    { net *Logic0* n_Logic0_ } \
    { net pre_tdo pre_tdo0 } \
    { net atapsslv_tdo atapsslv_tdo0 } \
    { net sntapnw_ftap_tms2 sntapnw_ftap_tms20 } \
    { net sntapnw_ftap_trst2_b sntapnw_ftap_trst2_b0 } \
    { net sntapnw_ftap_tdi2 sntapnw_ftap_tdi20 } } 

guide_change_names \
  -design { stap_dfxsecure_plugin } \
  { { net *Logic1* n_Logic1_ } \
    { net *Logic0* n_Logic0_ } } 

guide_change_names \
  -design { stap_decoder_1 } \
  { { net *Logic0* n_Logic0_ } } 

guide_change_names \
  -design { stap_decoder_0 } \
  { { net *Logic0* n_Logic0_ } } 

guide_change_names \
  -design { stap } \
  { { net n_Logic1_ n_Logic1_0 } \
    { net n_Logic0_ n_Logic0_0 } \
    { net stap_irreg_ireg[7] stap_irreg_ireg_7_ } \
    { net stap_irreg_ireg[6] stap_irreg_ireg_6_ } \
    { net stap_irreg_ireg[5] stap_irreg_ireg_5_ } \
    { net stap_irreg_ireg[4] stap_irreg_ireg_4_ } \
    { net stap_irreg_ireg[3] stap_irreg_ireg_3_ } \
    { net stap_irreg_ireg[2] stap_irreg_ireg_2_ } \
    { net stap_irreg_ireg[1] stap_irreg_ireg_1_ } \
    { net stap_irreg_ireg[0] stap_irreg_ireg_0_ } \
    { net stap_irreg_ireg_nxt[7] stap_irreg_ireg_nxt_7_ } \
    { net stap_irreg_ireg_nxt[6] stap_irreg_ireg_nxt_6_ } \
    { net stap_irreg_ireg_nxt[5] stap_irreg_ireg_nxt_5_ } \
    { net stap_irreg_ireg_nxt[4] stap_irreg_ireg_nxt_4_ } \
    { net stap_irreg_ireg_nxt[3] stap_irreg_ireg_nxt_3_ } \
    { net stap_irreg_ireg_nxt[2] stap_irreg_ireg_nxt_2_ } \
    { net stap_irreg_ireg_nxt[1] stap_irreg_ireg_nxt_1_ } \
    { net stap_irreg_ireg_nxt[0] stap_irreg_ireg_nxt_0_ } \
    { net stap_irreg_shift_reg[7] stap_irreg_shift_reg_7_ } \
    { net stap_irreg_shift_reg[6] stap_irreg_shift_reg_6_ } \
    { net stap_irreg_shift_reg[5] stap_irreg_shift_reg_5_ } \
    { net stap_irreg_shift_reg[4] stap_irreg_shift_reg_4_ } \
    { net stap_irreg_shift_reg[3] stap_irreg_shift_reg_3_ } \
    { net stap_irreg_shift_reg[2] stap_irreg_shift_reg_2_ } \
    { net stap_irreg_shift_reg[1] stap_irreg_shift_reg_1_ } \
    { net stap_irreg_shift_reg[0] stap_irreg_shift_reg_0_ } \
    { net stap_irdecoder_drselect[1] stap_irdecoder_drselect_1_ } \
    { net stap_irdecoder_drselect[0] stap_irdecoder_drselect_0_ } \
    { net dfxsecure_feature_en[2] dfxsecure_feature_en_2_ } \
    { net dfxsecure_feature_en[1] dfxsecure_feature_en_1_ } \
    { net dfxsecure_feature_en[0] dfxsecure_feature_en_0_ } \
    { net tapc_select[1] tapc_select_1_ } \
    { net tapc_select[0] tapc_select_0_ } \
    { net tapc_wtap_sel[0] tapc_wtap_sel_0_ } \
    { net stap_drreg_tdo[1] stap_drreg_tdo_1_ } \
    { net stap_drreg_tdo[0] stap_drreg_tdo_0_ } } 

guide_change_names \
  -design { stap_fsm } \
  { { net n_Logic0_ n_Logic0_0 } \
    { net state_ps[14] state_ps_14_ } \
    { net state_ps[13] state_ps_13_ } \
    { net state_ps[12] state_ps_12_ } \
    { net state_ps[9] state_ps_9_ } \
    { net state_ps[6] state_ps_6_ } \
    { net state_ps[2] state_ps_2_ } \
    { net state_ns[15] state_ns_15_ } \
    { net state_ns[14] state_ns_14_ } \
    { net state_ns[13] state_ns_13_ } \
    { net state_ns[12] state_ns_12_ } \
    { net state_ns[11] state_ns_11_ } \
    { net state_ns[10] state_ns_10_ } \
    { net state_ns[9] state_ns_9_ } \
    { net state_ns[8] state_ns_8_ } \
    { net state_ns[7] state_ns_7_ } \
    { net state_ns[6] state_ns_6_ } \
    { net state_ns[5] state_ns_5_ } \
    { net state_ns[4] state_ns_4_ } \
    { net state_ns[3] state_ns_3_ } \
    { net state_ns[2] state_ns_2_ } \
    { net state_ns[1] state_ns_1_ } \
    { net state_ns[0] state_ns_0_ } \
    { net sdrs_cadr_or_sirs[1] sdrs_cadr_or_sirs_1_ } \
    { net sdrs_cadr_or_sirs[0] sdrs_cadr_or_sirs_0_ } \
    { net sirs_cair_or_tlrs[1] sirs_cair_or_tlrs_1_ } \
    { net sirs_cair_or_tlrs[0] sirs_cair_or_tlrs_0_ } \
    { net cadr_shdr_or_e1dr[1] cadr_shdr_or_e1dr_1_ } \
    { net cadr_shdr_or_e1dr[0] cadr_shdr_or_e1dr_0_ } \
    { net e1dr_padr_or_updr[1] e1dr_padr_or_updr_1_ } \
    { net e1dr_padr_or_updr[0] e1dr_padr_or_updr_0_ } \
    { net e2dr_shdr_or_updr[1] e2dr_shdr_or_updr_1_ } \
    { net e2dr_shdr_or_updr[0] e2dr_shdr_or_updr_0_ } \
    { net updr_ruti_or_sdrs[1] updr_ruti_or_sdrs_1_ } \
    { net updr_ruti_or_sdrs[0] updr_ruti_or_sdrs_0_ } \
    { net cair_shir_or_e1ir[1] cair_shir_or_e1ir_1_ } \
    { net cair_shir_or_e1ir[0] cair_shir_or_e1ir_0_ } \
    { net e1ir_pair_or_upir[1] e1ir_pair_or_upir_1_ } \
    { net e1ir_pair_or_upir[0] e1ir_pair_or_upir_0_ } \
    { net e2ir_shir_or_upir[1] e2ir_shir_or_upir_1_ } \
    { net e2ir_shir_or_upir[0] e2ir_shir_or_upir_0_ } \
    { net upir_ruti_or_sdrs[1] upir_ruti_or_sdrs_1_ } \
    { net upir_ruti_or_sdrs[0] upir_ruti_or_sdrs_0_ } \
    { net tms_bit[3] tms_bit_3_ } \
    { net tms_bit[2] tms_bit_2_ } \
    { net tms_bit[1] tms_bit_1_ } \
    { net tms_bit[0] tms_bit_0_ } } 

guide_change_names \
  -design { stap_irreg } \
  { { net n_Logic1_ n_Logic1_0 } \
    { net n_Logic0_ n_Logic0_0 } \
    { net stap_irreg_shift_reg[0]0 stap_irreg_shift_reg_0_0 } } 

guide_change_names \
  -design { stap_irdecoder } \
  { { net n_Logic1_ n_Logic1_0 } \
    { net n_Logic0_ n_Logic0_0 } \
    { net decoder_drselect[1] decoder_drselect_1_ } \
    { net decoder_drselect[0] decoder_drselect_0_ } } 

guide_change_names \
  -design { stap_drreg } \
  { { net n_Logic1_ n_Logic1_0 } \
    { net n_Logic0_ n_Logic0_0 } \
    { net slvidcode_reg[31] slvidcode_reg_31_ } \
    { net slvidcode_reg[30] slvidcode_reg_30_ } \
    { net slvidcode_reg[29] slvidcode_reg_29_ } \
    { net slvidcode_reg[28] slvidcode_reg_28_ } \
    { net slvidcode_reg[27] slvidcode_reg_27_ } \
    { net slvidcode_reg[26] slvidcode_reg_26_ } \
    { net slvidcode_reg[25] slvidcode_reg_25_ } \
    { net slvidcode_reg[24] slvidcode_reg_24_ } \
    { net slvidcode_reg[23] slvidcode_reg_23_ } \
    { net slvidcode_reg[22] slvidcode_reg_22_ } \
    { net slvidcode_reg[21] slvidcode_reg_21_ } \
    { net slvidcode_reg[20] slvidcode_reg_20_ } \
    { net slvidcode_reg[19] slvidcode_reg_19_ } \
    { net slvidcode_reg[18] slvidcode_reg_18_ } \
    { net slvidcode_reg[17] slvidcode_reg_17_ } \
    { net slvidcode_reg[16] slvidcode_reg_16_ } \
    { net slvidcode_reg[15] slvidcode_reg_15_ } \
    { net slvidcode_reg[14] slvidcode_reg_14_ } \
    { net slvidcode_reg[13] slvidcode_reg_13_ } \
    { net slvidcode_reg[12] slvidcode_reg_12_ } \
    { net slvidcode_reg[11] slvidcode_reg_11_ } \
    { net slvidcode_reg[10] slvidcode_reg_10_ } \
    { net slvidcode_reg[9] slvidcode_reg_9_ } \
    { net slvidcode_reg[8] slvidcode_reg_8_ } \
    { net slvidcode_reg[7] slvidcode_reg_7_ } \
    { net slvidcode_reg[6] slvidcode_reg_6_ } \
    { net slvidcode_reg[5] slvidcode_reg_5_ } \
    { net slvidcode_reg[4] slvidcode_reg_4_ } \
    { net slvidcode_reg[3] slvidcode_reg_3_ } \
    { net slvidcode_reg[2] slvidcode_reg_2_ } \
    { net slvidcode_reg[1] slvidcode_reg_1_ } } 

guide_change_names \
  -design { stap_tdomux } \
  { { net n_Logic1_ n_Logic1_0 } \
    { net n_Logic0_ n_Logic0_0 } \
    { net internal_mux_out[1] internal_mux_out_1_ } \
    { net internal_mux_out[0] internal_mux_out_0_ } } 

guide_change_names \
  -design { stap_glue } \
  { { net n_Logic1_ n_Logic1_0 } \
    { net n_Logic0_ n_Logic0_0 } } 

guide_change_names \
  -design { stap_dfxsecure_plugin } \
  { { net n_Logic1_ n_Logic1_0 } \
    { net n_Logic0_ n_Logic0_0 } \
    { net dfxsecure_feature_mux[4] dfxsecure_feature_mux_4_ } \
    { net dfxsecure_feature_mux[3] dfxsecure_feature_mux_3_ } \
    { net dfxsecure_feature_mux[2] dfxsecure_feature_mux_2_ } \
    { net dfxsecure_feature_mux[1] dfxsecure_feature_mux_1_ } \
    { net dfxsecure_feature_mux[0] dfxsecure_feature_mux_0_ } \
    { net dfxsecure_feature_lch[3] dfxsecure_feature_lch_3_ } \
    { net dfxsecure_feature_lch[2] dfxsecure_feature_lch_2_ } \
    { net dfxsecure_feature_lch[1] dfxsecure_feature_lch_1_ } \
    { net dfxsecure_feature_lch[0] dfxsecure_feature_lch_0_ } \
    { net dfxsecure_feature_int[4] dfxsecure_feature_int_4_ } \
    { net dfxsecure_feature_int[3] dfxsecure_feature_int_3_ } \
    { net dfxsecure_feature_int[2] dfxsecure_feature_int_2_ } } 

guide_change_names \
  -design { stap_decoder_1 } \
  { { net n_Logic0_ n_Logic0_0 } } 

guide_change_names \
  -design { stap_decoder_0 } \
  { { net n_Logic0_ n_Logic0_0 } } 

guide_change_names \
  -design { stap_fsm } \
  { { cell tms_bit_reg[3] tms_bit_reg_3 } \
    { cell tms_bit_reg[2] tms_bit_reg_2 } \
    { cell tms_bit_reg[1] tms_bit_reg_1 } \
    { cell tms_bit_reg[0] tms_bit_reg_0 } \
    { cell state_ps_reg[15] state_ps_reg_15 } \
    { cell state_ps_reg[14] state_ps_reg_14 } \
    { cell state_ps_reg[13] state_ps_reg_13 } \
    { cell state_ps_reg[12] state_ps_reg_12 } \
    { cell state_ps_reg[11] state_ps_reg_11 } \
    { cell state_ps_reg[10] state_ps_reg_10 } \
    { cell state_ps_reg[9] state_ps_reg_9 } \
    { cell state_ps_reg[8] state_ps_reg_8 } \
    { cell state_ps_reg[7] state_ps_reg_7 } \
    { cell state_ps_reg[6] state_ps_reg_6 } \
    { cell state_ps_reg[5] state_ps_reg_5 } \
    { cell state_ps_reg[4] state_ps_reg_4 } \
    { cell state_ps_reg[3] state_ps_reg_3 } \
    { cell state_ps_reg[2] state_ps_reg_2 } \
    { cell state_ps_reg[1] state_ps_reg_1 } \
    { cell state_ps_reg[0] state_ps_reg_0 } } 

guide_change_names \
  -design { stap_irreg } \
  { { cell shift_reg_reg[7] shift_reg_reg_7 } \
    { cell shift_reg_reg[6] shift_reg_reg_6 } \
    { cell shift_reg_reg[5] shift_reg_reg_5 } \
    { cell shift_reg_reg[4] shift_reg_reg_4 } \
    { cell shift_reg_reg[3] shift_reg_reg_3 } \
    { cell shift_reg_reg[2] shift_reg_reg_2 } \
    { cell shift_reg_reg[1] shift_reg_reg_1 } \
    { cell shift_reg_reg[0] shift_reg_reg_0 } \
    { cell stap_irreg_ireg_reg[7] stap_irreg_ireg_reg_7 } \
    { cell stap_irreg_ireg_reg[6] stap_irreg_ireg_reg_6 } \
    { cell stap_irreg_ireg_reg[5] stap_irreg_ireg_reg_5 } \
    { cell stap_irreg_ireg_reg[4] stap_irreg_ireg_reg_4 } \
    { cell stap_irreg_ireg_reg[3] stap_irreg_ireg_reg_3 } \
    { cell stap_irreg_ireg_reg[2] stap_irreg_ireg_reg_2 } \
    { cell stap_irreg_ireg_reg[1] stap_irreg_ireg_reg_1 } \
    { cell stap_irreg_ireg_reg[0] stap_irreg_ireg_reg_0 } } 

guide_change_names \
  -design { stap_irdecoder } \
  { { cell generate_decoder[0]_i_stap_decoder generate_decoder_0_i_stap_decoder } \
    { cell generate_decoder[1]_i_stap_decoder generate_decoder_1_i_stap_decoder } \
    { cell stap_irdecoder_drselect_reg[1] stap_irdecoder_drselect_reg_1 } \
    { cell stap_irdecoder_drselect_reg[0] stap_irdecoder_drselect_reg_0 } } 

guide_change_names \
  -design { stap_drreg } \
  { { cell slvidcode_reg_reg[31] slvidcode_reg_reg_31 } \
    { cell slvidcode_reg_reg[30] slvidcode_reg_reg_30 } \
    { cell slvidcode_reg_reg[29] slvidcode_reg_reg_29 } \
    { cell slvidcode_reg_reg[28] slvidcode_reg_reg_28 } \
    { cell slvidcode_reg_reg[27] slvidcode_reg_reg_27 } \
    { cell slvidcode_reg_reg[26] slvidcode_reg_reg_26 } \
    { cell slvidcode_reg_reg[25] slvidcode_reg_reg_25 } \
    { cell slvidcode_reg_reg[24] slvidcode_reg_reg_24 } \
    { cell slvidcode_reg_reg[23] slvidcode_reg_reg_23 } \
    { cell slvidcode_reg_reg[22] slvidcode_reg_reg_22 } \
    { cell slvidcode_reg_reg[21] slvidcode_reg_reg_21 } \
    { cell slvidcode_reg_reg[20] slvidcode_reg_reg_20 } \
    { cell slvidcode_reg_reg[19] slvidcode_reg_reg_19 } \
    { cell slvidcode_reg_reg[18] slvidcode_reg_reg_18 } \
    { cell slvidcode_reg_reg[17] slvidcode_reg_reg_17 } \
    { cell slvidcode_reg_reg[16] slvidcode_reg_reg_16 } \
    { cell slvidcode_reg_reg[15] slvidcode_reg_reg_15 } \
    { cell slvidcode_reg_reg[14] slvidcode_reg_reg_14 } \
    { cell slvidcode_reg_reg[13] slvidcode_reg_reg_13 } \
    { cell slvidcode_reg_reg[12] slvidcode_reg_reg_12 } \
    { cell slvidcode_reg_reg[11] slvidcode_reg_reg_11 } \
    { cell slvidcode_reg_reg[10] slvidcode_reg_reg_10 } \
    { cell slvidcode_reg_reg[9] slvidcode_reg_reg_9 } \
    { cell slvidcode_reg_reg[8] slvidcode_reg_reg_8 } \
    { cell slvidcode_reg_reg[7] slvidcode_reg_reg_7 } \
    { cell slvidcode_reg_reg[6] slvidcode_reg_reg_6 } \
    { cell slvidcode_reg_reg[5] slvidcode_reg_reg_5 } \
    { cell slvidcode_reg_reg[4] slvidcode_reg_reg_4 } \
    { cell slvidcode_reg_reg[3] slvidcode_reg_reg_3 } \
    { cell slvidcode_reg_reg[2] slvidcode_reg_reg_2 } \
    { cell slvidcode_reg_reg[1] slvidcode_reg_reg_1 } \
    { cell slvidcode_reg_reg[0] slvidcode_reg_reg_0 } } 

guide_change_names \
  -design { stap_dfxsecure_plugin } \
  { { cell dfxsecure_feature_lch_reg[3] dfxsecure_feature_lch_reg_3 } \
    { cell dfxsecure_feature_lch_reg[2] dfxsecure_feature_lch_reg_2 } \
    { cell dfxsecure_feature_lch_reg[1] dfxsecure_feature_lch_reg_1 } \
    { cell dfxsecure_feature_lch_reg[0] dfxsecure_feature_lch_reg_0 } } 

guide_change_names \
  -design { stap } \
  { { net stap_irreg_ireg_7_ stap_irreg_ireg_7_0 } \
    { net stap_irreg_ireg_6_ stap_irreg_ireg_6_0 } \
    { net stap_irreg_ireg_5_ stap_irreg_ireg_5_0 } \
    { net stap_irreg_ireg_4_ stap_irreg_ireg_4_0 } \
    { net stap_irreg_ireg_3_ stap_irreg_ireg_3_0 } \
    { net stap_irreg_ireg_2_ stap_irreg_ireg_2_0 } \
    { net stap_irreg_ireg_1_ stap_irreg_ireg_1_0 } \
    { net stap_irreg_ireg_0_ stap_irreg_ireg_0_0 } \
    { net stap_irreg_ireg_nxt_7_ stap_irreg_ireg_nxt_7_0 } \
    { net stap_irreg_ireg_nxt_6_ stap_irreg_ireg_nxt_6_0 } \
    { net stap_irreg_ireg_nxt_5_ stap_irreg_ireg_nxt_5_0 } \
    { net stap_irreg_ireg_nxt_4_ stap_irreg_ireg_nxt_4_0 } \
    { net stap_irreg_ireg_nxt_3_ stap_irreg_ireg_nxt_3_0 } \
    { net stap_irreg_ireg_nxt_2_ stap_irreg_ireg_nxt_2_0 } \
    { net stap_irreg_ireg_nxt_1_ stap_irreg_ireg_nxt_1_0 } \
    { net stap_irreg_ireg_nxt_0_ stap_irreg_ireg_nxt_0_0 } \
    { net stap_irreg_shift_reg_7_ stap_irreg_shift_reg_7_0 } \
    { net stap_irreg_shift_reg_6_ stap_irreg_shift_reg_6_0 } \
    { net stap_irreg_shift_reg_5_ stap_irreg_shift_reg_5_0 } \
    { net stap_irreg_shift_reg_4_ stap_irreg_shift_reg_4_0 } \
    { net stap_irreg_shift_reg_3_ stap_irreg_shift_reg_3_0 } \
    { net stap_irreg_shift_reg_2_ stap_irreg_shift_reg_2_0 } \
    { net stap_irreg_shift_reg_1_ stap_irreg_shift_reg_1_0 } \
    { net stap_irreg_shift_reg_0_ stap_irreg_shift_reg_0_0 } \
    { net stap_irdecoder_drselect_1_ stap_irdecoder_drselect_1_0 } \
    { net stap_irdecoder_drselect_0_ stap_irdecoder_drselect_0_0 } \
    { net dfxsecure_feature_en_2_ dfxsecure_feature_en_2_0 } \
    { net dfxsecure_feature_en_1_ dfxsecure_feature_en_1_0 } \
    { net dfxsecure_feature_en_0_ dfxsecure_feature_en_0_0 } \
    { net tapc_select_1_ tapc_select_1_0 } \
    { net tapc_select_0_ tapc_select_0_0 } \
    { net tapc_wtap_sel_0_ tapc_wtap_sel_0_0 } \
    { net stap_drreg_tdo_1_ stap_drreg_tdo_1_0 } \
    { net stap_drreg_tdo_0_ stap_drreg_tdo_0_0 } } 

guide_change_names \
  -design { stap_fsm } \
  { { net state_ps_14_ state_ps_14_0 } \
    { net state_ps_13_ state_ps_13_0 } \
    { net state_ps_12_ state_ps_12_0 } \
    { net state_ps_9_ state_ps_9_0 } \
    { net state_ps_6_ state_ps_6_0 } \
    { net state_ps_2_ state_ps_2_0 } \
    { net state_ns_15_ state_ns_15_0 } \
    { net state_ns_14_ state_ns_14_0 } \
    { net state_ns_13_ state_ns_13_0 } \
    { net state_ns_12_ state_ns_12_0 } \
    { net state_ns_11_ state_ns_11_0 } \
    { net state_ns_10_ state_ns_10_0 } \
    { net state_ns_9_ state_ns_9_0 } \
    { net state_ns_8_ state_ns_8_0 } \
    { net state_ns_7_ state_ns_7_0 } \
    { net state_ns_6_ state_ns_6_0 } \
    { net state_ns_5_ state_ns_5_0 } \
    { net state_ns_4_ state_ns_4_0 } \
    { net state_ns_3_ state_ns_3_0 } \
    { net state_ns_2_ state_ns_2_0 } \
    { net state_ns_1_ state_ns_1_0 } \
    { net state_ns_0_ state_ns_0_0 } \
    { net sdrs_cadr_or_sirs_1_ sdrs_cadr_or_sirs_1_0 } \
    { net sdrs_cadr_or_sirs_0_ sdrs_cadr_or_sirs_0_0 } \
    { net sirs_cair_or_tlrs_1_ sirs_cair_or_tlrs_1_0 } \
    { net sirs_cair_or_tlrs_0_ sirs_cair_or_tlrs_0_0 } \
    { net cadr_shdr_or_e1dr_1_ cadr_shdr_or_e1dr_1_0 } \
    { net cadr_shdr_or_e1dr_0_ cadr_shdr_or_e1dr_0_0 } \
    { net e1dr_padr_or_updr_1_ e1dr_padr_or_updr_1_0 } \
    { net e1dr_padr_or_updr_0_ e1dr_padr_or_updr_0_0 } \
    { net e2dr_shdr_or_updr_1_ e2dr_shdr_or_updr_1_0 } \
    { net e2dr_shdr_or_updr_0_ e2dr_shdr_or_updr_0_0 } \
    { net updr_ruti_or_sdrs_1_ updr_ruti_or_sdrs_1_0 } \
    { net updr_ruti_or_sdrs_0_ updr_ruti_or_sdrs_0_0 } \
    { net cair_shir_or_e1ir_1_ cair_shir_or_e1ir_1_0 } \
    { net cair_shir_or_e1ir_0_ cair_shir_or_e1ir_0_0 } \
    { net e1ir_pair_or_upir_1_ e1ir_pair_or_upir_1_0 } \
    { net e1ir_pair_or_upir_0_ e1ir_pair_or_upir_0_0 } \
    { net e2ir_shir_or_upir_1_ e2ir_shir_or_upir_1_0 } \
    { net e2ir_shir_or_upir_0_ e2ir_shir_or_upir_0_0 } \
    { net upir_ruti_or_sdrs_1_ upir_ruti_or_sdrs_1_0 } \
    { net upir_ruti_or_sdrs_0_ upir_ruti_or_sdrs_0_0 } \
    { net tms_bit_3_ tms_bit_3_0 } \
    { net tms_bit_2_ tms_bit_2_0 } \
    { net tms_bit_1_ tms_bit_1_0 } \
    { net tms_bit_0_ tms_bit_0_0 } } 

guide_change_names \
  -design { stap_irdecoder } \
  { { net decoder_drselect_1_ decoder_drselect_1_0 } \
    { net decoder_drselect_0_ decoder_drselect_0_0 } } 

guide_change_names \
  -design { stap_drreg } \
  { { net slvidcode_reg_31_ slvidcode_reg_31_0 } \
    { net slvidcode_reg_30_ slvidcode_reg_30_0 } \
    { net slvidcode_reg_29_ slvidcode_reg_29_0 } \
    { net slvidcode_reg_28_ slvidcode_reg_28_0 } \
    { net slvidcode_reg_27_ slvidcode_reg_27_0 } \
    { net slvidcode_reg_26_ slvidcode_reg_26_0 } \
    { net slvidcode_reg_25_ slvidcode_reg_25_0 } \
    { net slvidcode_reg_24_ slvidcode_reg_24_0 } \
    { net slvidcode_reg_23_ slvidcode_reg_23_0 } \
    { net slvidcode_reg_22_ slvidcode_reg_22_0 } \
    { net slvidcode_reg_21_ slvidcode_reg_21_0 } \
    { net slvidcode_reg_20_ slvidcode_reg_20_0 } \
    { net slvidcode_reg_19_ slvidcode_reg_19_0 } \
    { net slvidcode_reg_18_ slvidcode_reg_18_0 } \
    { net slvidcode_reg_17_ slvidcode_reg_17_0 } \
    { net slvidcode_reg_16_ slvidcode_reg_16_0 } \
    { net slvidcode_reg_15_ slvidcode_reg_15_0 } \
    { net slvidcode_reg_14_ slvidcode_reg_14_0 } \
    { net slvidcode_reg_13_ slvidcode_reg_13_0 } \
    { net slvidcode_reg_12_ slvidcode_reg_12_0 } \
    { net slvidcode_reg_11_ slvidcode_reg_11_0 } \
    { net slvidcode_reg_10_ slvidcode_reg_10_0 } \
    { net slvidcode_reg_9_ slvidcode_reg_9_0 } \
    { net slvidcode_reg_8_ slvidcode_reg_8_0 } \
    { net slvidcode_reg_7_ slvidcode_reg_7_0 } \
    { net slvidcode_reg_6_ slvidcode_reg_6_0 } \
    { net slvidcode_reg_5_ slvidcode_reg_5_0 } \
    { net slvidcode_reg_4_ slvidcode_reg_4_0 } \
    { net slvidcode_reg_3_ slvidcode_reg_3_0 } \
    { net slvidcode_reg_2_ slvidcode_reg_2_0 } \
    { net slvidcode_reg_1_ slvidcode_reg_1_0 } } 

guide_change_names \
  -design { stap_tdomux } \
  { { net internal_mux_out_1_ internal_mux_out_1_0 } \
    { net internal_mux_out_0_ internal_mux_out_0_0 } } 

guide_change_names \
  -design { stap_dfxsecure_plugin } \
  { { net dfxsecure_feature_mux_4_ dfxsecure_feature_mux_4_0 } \
    { net dfxsecure_feature_mux_3_ dfxsecure_feature_mux_3_0 } \
    { net dfxsecure_feature_mux_2_ dfxsecure_feature_mux_2_0 } \
    { net dfxsecure_feature_mux_1_ dfxsecure_feature_mux_1_0 } \
    { net dfxsecure_feature_mux_0_ dfxsecure_feature_mux_0_0 } \
    { net dfxsecure_feature_lch_3_ dfxsecure_feature_lch_3_0 } \
    { net dfxsecure_feature_lch_2_ dfxsecure_feature_lch_2_0 } \
    { net dfxsecure_feature_lch_1_ dfxsecure_feature_lch_1_0 } \
    { net dfxsecure_feature_lch_0_ dfxsecure_feature_lch_0_0 } \
    { net dfxsecure_feature_int_4_ dfxsecure_feature_int_4_0 } \
    { net dfxsecure_feature_int_3_ dfxsecure_feature_int_3_0 } \
    { net dfxsecure_feature_int_2_ dfxsecure_feature_int_2_0 } } 

guide_ungroup \
  -cells { i_ctech_lib_mux_2to1 } \
  -design { stap_ctech_lib_mux_2to1 } 

guide_ungroup \
  -cells { i_ctech_lib_clk_buf } \
  -design { stap_ctech_lib_clk_buf_0 } 

guide_ungroup \
  -cells { i_ctech_lib_dq } \
  -design { stap_ctech_lib_dq } 

guide_ungroup \
  -cells { i_ctech_lib_clk_buf } \
  -design { stap_ctech_lib_clk_buf_1 } 

guide_ungroup \
  -cells { i_stap_ctech_lib_mux_2to1_tdo_posedge } \
  -design { stap_tdomux } 

guide_ungroup \
  -cells { i_stap_ctech_lib_clk_buf_tck2 } \
  -design { stap_glue } 

guide_ungroup \
  -cells { i_stap_ctech_lib_dq } \
  -design { stap_glue } 

guide_ungroup \
  -cells { i_stap_ctech_lib_clk_buf_rtdr } \
  -design { stap } 

guide_change_names \
  -design { stap_fsm } \
  { { net n_Logic0_0 sn_fwtap_rti } } 

guide_change_names \
  -design { stap_irreg } \
  { { net stap_irreg_shift_reg_0_0 stap_irreg_serial_out } \
    { net n10 n100 } } 

guide_change_names \
  -design { stap_irdecoder } \
  { { net n3 n30 } } 

guide_change_names \
  -design { stap_drreg } \
  { { net n_Logic0_0 tap_rtdr_rti } \
    { net n62 n620 } } 

guide_change_names \
  -design { stap_glue } \
  { { net sntapnw_atap_tdo2_en0[0] sntapnw_atap_tdo2_en[0] } \
    { net n_Logic1_0 sntapnw_ftap_trst_b } \
    { net n_Logic0_0 sn_fwtap_wrck } \
    { net pre_tdo0 stap_mux_tdo } \
    { net atapsslv_tdo0 sntapnw_atap_tdo2 } \
    { net sntapnw_ftap_tms20 ftapsslv_tms } \
    { net sntapnw_ftap_trst2_b0 ftapsslv_trst_b } \
    { net sntapnw_ftap_tdi20 ftapsslv_tdi } } 

guide_change_names \
  -design { stap_dfxsecure_plugin } \
  { { net N8 fdfx_policy_update } } 

#---- Recording stopped at Mon Jul 11 10:30:53 2016

setup
