Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 19 15:15:07 2024
| Host         : LAB-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.417      -11.115                     87                35552        0.013        0.000                      0                35552        1.845        0.000                       0                 12745  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk         {0.000 7.000}        14.000          71.429          
clk_fpga_0  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.417      -11.115                     87                33949        0.013        0.000                      0                33949        5.750        0.000                       0                 12744  
clk_fpga_0                                                                                                                                                      1.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      5.537        0.000                      0                 1603        1.228        0.000                      0                 1603  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk           
(none)        clk           clk           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           87  Failing Endpoints,  Worst Slack       -0.417ns,  Total Violation      -11.115ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.417ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        14.127ns  (logic 9.642ns (68.252%)  route 4.485ns (31.748%))
  Logic Levels:           68  (CARRY4=64 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 15.537 - 14.000 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.724     1.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/clk
    SLICE_X63Y15         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     2.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/Q
                         net (fo=384, routed)         0.675     2.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb
    SLICE_X61Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[3]_i_11__0/O
                         net (fo=1, routed)           0.000     2.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[3]_i_11__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[3]_i_3_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[7]_i_3_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[11]_i_3_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[15]_i_3_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[19]_i_3_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[23]_i_3_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[27]_i_3_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[31]_i_3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[35]_i_3_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[39]_i_3_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[43]_i_3_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[47]_i_3_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[51]_i_3_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[55]_i_3_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[59]_i_3_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[63]_i_3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[67]_i_3_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[71]_i_3_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[75]_i_3_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[79]_i_3_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[83]_i_3_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[87]_i_3_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[91]_i_3_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[95]_i_3_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[99]_i_3_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[103]_i_3_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[107]_i_3_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[111]_i_3_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[115]_i_3_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[119]_i_3_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[123]_i_3_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_4_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[255]_i_32/CO[0]
                         net (fo=1280, routed)        1.032     8.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[255]_i_32_n_3
    SLICE_X67Y43         LUT3 (Prop_lut3_I1_O)        0.373     8.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[131]_i_19/O
                         net (fo=7, routed)           1.186     9.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[131]_i_19_n_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[131]_i_9/O
                         net (fo=1, routed)           0.000    10.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[131]_i_9_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[131]_i_2_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_2_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_2_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_2_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_2_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_2_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_2_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_2_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_2_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_2_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_2_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_2_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_2_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_2_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_2_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_2_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_2_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_2_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_2_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_2_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_2_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_2_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_2_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_2_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_2_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_2_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_2_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.519    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_2_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_2_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.747 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.747    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_2_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[251]_i_2/O[0]
                         net (fo=1, routed)           0.952    14.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[251]_i_2_n_7
    SLICE_X62Y61         LUT5 (Prop_lut5_I0_O)        0.299    15.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[248]_i_1__0/O
                         net (fo=2, routed)           0.631    15.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/intermediate_result_finito[248]
    SLICE_X63Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.537    15.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/clk
    SLICE_X63Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[248]/C
                         clock pessimism              0.000    15.537    
                         clock uncertainty           -0.035    15.501    
    SLICE_X63Y61         FDRE (Setup_fdre_C_D)       -0.067    15.434    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[248]
  -------------------------------------------------------------------
                         required time                         15.434    
                         arrival time                         -15.851    
  -------------------------------------------------------------------
                         slack                                 -0.417    

Slack (VIOLATED) :        -0.370ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        14.102ns  (logic 9.740ns (69.069%)  route 4.362ns (30.931%))
  Logic Levels:           68  (CARRY4=64 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 15.536 - 14.000 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.724     1.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/clk
    SLICE_X63Y15         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     2.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/Q
                         net (fo=384, routed)         0.675     2.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb
    SLICE_X61Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[3]_i_11__0/O
                         net (fo=1, routed)           0.000     2.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[3]_i_11__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[3]_i_3_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[7]_i_3_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[11]_i_3_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[15]_i_3_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[19]_i_3_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[23]_i_3_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[27]_i_3_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[31]_i_3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[35]_i_3_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[39]_i_3_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[43]_i_3_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[47]_i_3_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[51]_i_3_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[55]_i_3_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[59]_i_3_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[63]_i_3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[67]_i_3_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[71]_i_3_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[75]_i_3_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[79]_i_3_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[83]_i_3_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[87]_i_3_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[91]_i_3_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[95]_i_3_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[99]_i_3_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[103]_i_3_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[107]_i_3_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[111]_i_3_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[115]_i_3_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[119]_i_3_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[123]_i_3_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_4_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[255]_i_32/CO[0]
                         net (fo=1280, routed)        1.032     8.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[255]_i_32_n_3
    SLICE_X67Y43         LUT3 (Prop_lut3_I1_O)        0.373     8.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[131]_i_19/O
                         net (fo=7, routed)           1.186     9.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[131]_i_19_n_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[131]_i_9/O
                         net (fo=1, routed)           0.000    10.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[131]_i_9_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[131]_i_2_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_2_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_2_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_2_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_2_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_2_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_2_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_2_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_2_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_2_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_2_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_2_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_2_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_2_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_2_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_2_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_2_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_2_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_2_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_2_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_2_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_2_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_2_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_2_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_2_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_2_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_2_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.519    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_2_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_2_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.747 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.747    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_2_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.060 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[251]_i_2/O[3]
                         net (fo=1, routed)           0.982    15.042    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[251]_i_2_n_4
    SLICE_X60Y62         LUT5 (Prop_lut5_I0_O)        0.306    15.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[251]_i_1__0/O
                         net (fo=2, routed)           0.478    15.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/intermediate_result_finito[251]
    SLICE_X62Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.536    15.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/clk
    SLICE_X62Y62         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[251]/C
                         clock pessimism              0.000    15.536    
                         clock uncertainty           -0.035    15.500    
    SLICE_X62Y62         FDRE (Setup_fdre_C_D)       -0.045    15.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[251]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                         -15.826    
  -------------------------------------------------------------------
                         slack                                 -0.370    

Slack (VIOLATED) :        -0.367ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/multiplication_result_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        14.050ns  (logic 9.854ns (70.134%)  route 4.196ns (29.866%))
  Logic Levels:           69  (CARRY4=65 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 15.535 - 14.000 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.724     1.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/clk
    SLICE_X63Y15         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     2.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/Q
                         net (fo=384, routed)         0.675     2.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb
    SLICE_X61Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[3]_i_11__0/O
                         net (fo=1, routed)           0.000     2.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[3]_i_11__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[3]_i_3_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[7]_i_3_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[11]_i_3_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[15]_i_3_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[19]_i_3_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[23]_i_3_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[27]_i_3_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[31]_i_3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[35]_i_3_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[39]_i_3_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[43]_i_3_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[47]_i_3_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[51]_i_3_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[55]_i_3_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[59]_i_3_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[63]_i_3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[67]_i_3_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[71]_i_3_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[75]_i_3_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[79]_i_3_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[83]_i_3_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[87]_i_3_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[91]_i_3_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[95]_i_3_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[99]_i_3_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[103]_i_3_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[107]_i_3_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[111]_i_3_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[115]_i_3_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[119]_i_3_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[123]_i_3_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_4_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[255]_i_32/CO[0]
                         net (fo=1280, routed)        1.032     8.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[255]_i_32_n_3
    SLICE_X67Y43         LUT3 (Prop_lut3_I1_O)        0.373     8.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[131]_i_19/O
                         net (fo=7, routed)           1.186     9.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[131]_i_19_n_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[131]_i_9/O
                         net (fo=1, routed)           0.000    10.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[131]_i_9_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[131]_i_2_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_2_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_2_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_2_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_2_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_2_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_2_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_2_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_2_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_2_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_2_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_2_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_2_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_2_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_2_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_2_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_2_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_2_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_2_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_2_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_2_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_2_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_2_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_2_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_2_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_2_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_2_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.519    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_2_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_2_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.747 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.747    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_2_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.861 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.861    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[251]_i_2_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.174 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[255]_i_2/O[3]
                         net (fo=1, routed)           0.943    15.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[255]_i_2_n_4
    SLICE_X61Y63         LUT5 (Prop_lut5_I0_O)        0.306    15.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[255]_i_1__0/O
                         net (fo=2, routed)           0.351    15.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/intermediate_result_finito[255]
    SLICE_X60Y63         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/multiplication_result_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.535    15.535    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/clk
    SLICE_X60Y63         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/multiplication_result_reg[255]/C
                         clock pessimism              0.000    15.535    
                         clock uncertainty           -0.035    15.499    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)       -0.092    15.407    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/multiplication_result_reg[255]
  -------------------------------------------------------------------
                         required time                         15.407    
                         arrival time                         -15.774    
  -------------------------------------------------------------------
                         slack                                 -0.367    

Slack (VIOLATED) :        -0.355ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/multiplication_result_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        14.192ns  (logic 7.646ns (53.874%)  route 6.546ns (46.126%))
  Logic Levels:           47  (CARRY4=42 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 15.561 - 14.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.736     1.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X81Y10         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y10         FDRE (Prop_fdre_C_Q)         0.456     2.192 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg/Q
                         net (fo=384, routed)         0.697     2.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb
    SLICE_X82Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     3.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_11_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.526 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.526    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_3_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_3_n_0
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_3_n_0
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.877 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_3_n_0
    SLICE_X82Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.994 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.994    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_3_n_0
    SLICE_X82Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.111 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.111    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_3_n_0
    SLICE_X82Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.228 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.228    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_3_n_0
    SLICE_X82Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.345 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_3_n_0
    SLICE_X82Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_3_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.579 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_3_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.696 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_3_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_3_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.047    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_3_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_3_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_3_n_0
    SLICE_X82Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.407 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.407    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_3_n_0
    SLICE_X82Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.524 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_3_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.641 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_3_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.758 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_3_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_3_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_3_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.109 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_3_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.343 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_3_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.460 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_3_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_3_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_3_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.811 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_3_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.928 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_3_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_3_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4_n_0
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_32/CO[0]
                         net (fo=1280, routed)        1.535     8.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_32_n_3
    SLICE_X90Y44         LUT3 (Prop_lut3_I1_O)        0.393     9.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[199]_i_19/O
                         net (fo=7, routed)           0.695    10.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[199]_i_19_n_0
    SLICE_X91Y44         LUT6 (Prop_lut6_I5_O)        0.328    10.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_80/O
                         net (fo=1, routed)           0.852    11.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_80_n_0
    SLICE_X84Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000    11.605    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_70_n_0
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_61_n_0
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_52_n_0
    SLICE_X84Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_43_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_34_n_0
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25_n_0
    SLICE_X84Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.001    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_16_n_0
    SLICE_X84Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_9_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.447    14.121    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result_finito1
    SLICE_X90Y37         LUT5 (Prop_lut5_I3_O)        0.373    14.494 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[128]_i_2/O
                         net (fo=1, routed)           0.586    15.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[128]_i_2_n_0
    SLICE_X90Y36         LUT5 (Prop_lut5_I4_O)        0.124    15.204 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[128]_i_1/O
                         net (fo=2, routed)           0.724    15.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result_finito[128]
    SLICE_X88Y39         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/multiplication_result_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.561    15.561    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X88Y39         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/multiplication_result_reg[128]/C
                         clock pessimism              0.115    15.676    
                         clock uncertainty           -0.035    15.641    
    SLICE_X88Y39         FDRE (Setup_fdre_C_D)       -0.067    15.574    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/multiplication_result_reg[128]
  -------------------------------------------------------------------
                         required time                         15.574    
                         arrival time                         -15.928    
  -------------------------------------------------------------------
                         slack                                 -0.355    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/multiplication_result_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        14.168ns  (logic 8.285ns (58.476%)  route 5.883ns (41.524%))
  Logic Levels:           54  (CARRY4=49 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 15.547 - 14.000 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.724     1.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/clk
    SLICE_X63Y15         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     2.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/Q
                         net (fo=384, routed)         0.675     2.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb
    SLICE_X61Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[3]_i_11__0/O
                         net (fo=1, routed)           0.000     2.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[3]_i_11__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[3]_i_3_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[7]_i_3_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[11]_i_3_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[15]_i_3_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[19]_i_3_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[23]_i_3_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[27]_i_3_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[31]_i_3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[35]_i_3_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[39]_i_3_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[43]_i_3_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[47]_i_3_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[51]_i_3_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[55]_i_3_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[59]_i_3_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[63]_i_3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[67]_i_3_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[71]_i_3_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[75]_i_3_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[79]_i_3_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[83]_i_3_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[87]_i_3_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[91]_i_3_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[95]_i_3_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[99]_i_3_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[103]_i_3_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[107]_i_3_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[111]_i_3_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[115]_i_3_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[119]_i_3_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[123]_i_3_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_4_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[255]_i_32/CO[0]
                         net (fo=1280, routed)        1.404     8.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[255]_i_32_n_3
    SLICE_X67Y37         LUT3 (Prop_lut3_I1_O)        0.373     9.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[139]_i_19/O
                         net (fo=7, routed)           0.687     9.789    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[139]_i_19_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[127]_i_145__0/O
                         net (fo=1, routed)           0.483    10.397    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[127]_i_145__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_133__0/CO[3]
                         net (fo=1, routed)           0.000    10.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_133__0_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_124__0/CO[3]
                         net (fo=1, routed)           0.000    11.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_124__0_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_115__0/CO[3]
                         net (fo=1, routed)           0.000    11.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_115__0_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    11.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_106__0_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_97__0/CO[3]
                         net (fo=1, routed)           0.000    11.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_97__0_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_88__0/CO[3]
                         net (fo=1, routed)           0.000    11.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_88__0_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_79__0/CO[3]
                         net (fo=1, routed)           0.000    11.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_79__0_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_70__0/CO[3]
                         net (fo=1, routed)           0.000    11.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_70__0_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_61__0/CO[3]
                         net (fo=1, routed)           0.000    11.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_61__0_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_52__0/CO[3]
                         net (fo=1, routed)           0.000    11.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_52__0_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.044 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_43__0/CO[3]
                         net (fo=1, routed)           0.001    12.044    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_43__0_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_34__0/CO[3]
                         net (fo=1, routed)           0.000    12.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_34__0_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    12.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_25__0_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    12.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_16__0_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    12.500    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_9__0_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_3__0/CO[0]
                         net (fo=256, routed)         1.502    14.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/intermediate_result_finito1
    SLICE_X54Y33         LUT5 (Prop_lut5_I3_O)        0.373    14.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[135]_i_4__0/O
                         net (fo=1, routed)           0.426    15.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[135]_i_4__0_n_0
    SLICE_X54Y33         LUT5 (Prop_lut5_I4_O)        0.124    15.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[135]_i_1__0/O
                         net (fo=2, routed)           0.696    15.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/intermediate_result_finito[135]
    SLICE_X55Y34         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/multiplication_result_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.547    15.547    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/clk
    SLICE_X55Y34         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/multiplication_result_reg[135]/C
                         clock pessimism              0.115    15.662    
                         clock uncertainty           -0.035    15.627    
    SLICE_X55Y34         FDRE (Setup_fdre_C_D)       -0.071    15.556    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/multiplication_result_reg[135]
  -------------------------------------------------------------------
                         required time                         15.556    
                         arrival time                         -15.892    
  -------------------------------------------------------------------
                         slack                                 -0.337    

Slack (VIOLATED) :        -0.330ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/multiplication_result_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        14.076ns  (logic 9.642ns (68.498%)  route 4.434ns (31.502%))
  Logic Levels:           68  (CARRY4=64 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 15.537 - 14.000 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.724     1.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/clk
    SLICE_X63Y15         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     2.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/Q
                         net (fo=384, routed)         0.675     2.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb
    SLICE_X61Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[3]_i_11__0/O
                         net (fo=1, routed)           0.000     2.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[3]_i_11__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[3]_i_3_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[7]_i_3_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[11]_i_3_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[15]_i_3_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[19]_i_3_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[23]_i_3_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[27]_i_3_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[31]_i_3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[35]_i_3_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[39]_i_3_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[43]_i_3_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[47]_i_3_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[51]_i_3_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[55]_i_3_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[59]_i_3_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[63]_i_3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[67]_i_3_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[71]_i_3_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[75]_i_3_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[79]_i_3_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[83]_i_3_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[87]_i_3_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[91]_i_3_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[95]_i_3_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[99]_i_3_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[103]_i_3_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[107]_i_3_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[111]_i_3_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[115]_i_3_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[119]_i_3_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[123]_i_3_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_4_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[255]_i_32/CO[0]
                         net (fo=1280, routed)        1.032     8.356    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[255]_i_32_n_3
    SLICE_X67Y43         LUT3 (Prop_lut3_I1_O)        0.373     8.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[131]_i_19/O
                         net (fo=7, routed)           1.186     9.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[131]_i_19_n_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I5_O)        0.124    10.040 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[131]_i_9/O
                         net (fo=1, routed)           0.000    10.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[131]_i_9_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[131]_i_2_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.555    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[135]_i_2_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[139]_i_2_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[143]_i_2_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[147]_i_2_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[151]_i_2_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.125 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.125    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[155]_i_2_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[159]_i_2_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.353 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.353    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[163]_i_2_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[167]_i_2_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.581 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.581    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[171]_i_2_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[175]_i_2_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[179]_i_2_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.923 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.923    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[183]_i_2_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.037    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[187]_i_2_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[191]_i_2_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.265 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.265    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[195]_i_2_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.379 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.379    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[199]_i_2_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.493 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.001    12.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[203]_i_2_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[207]_i_2_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.721 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[211]_i_2_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.835 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[215]_i_2_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.949 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[219]_i_2_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[223]_i_2_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[227]_i_2_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[231]_i_2_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[235]_i_2_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.519 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.519    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[239]_i_2_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.633 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.633    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[243]_i_2_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.747 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.747    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[247]_i_2_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[251]_i_2/O[0]
                         net (fo=1, routed)           0.952    14.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[251]_i_2_n_7
    SLICE_X62Y61         LUT5 (Prop_lut5_I0_O)        0.299    15.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[248]_i_1__0/O
                         net (fo=2, routed)           0.580    15.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/intermediate_result_finito[248]
    SLICE_X62Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/multiplication_result_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.537    15.537    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/clk
    SLICE_X62Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/multiplication_result_reg[248]/C
                         clock pessimism              0.000    15.537    
                         clock uncertainty           -0.035    15.501    
    SLICE_X62Y61         FDRE (Setup_fdre_C_D)       -0.031    15.470    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/multiplication_result_reg[248]
  -------------------------------------------------------------------
                         required time                         15.470    
                         arrival time                         -15.800    
  -------------------------------------------------------------------
                         slack                                 -0.330    

Slack (VIOLATED) :        -0.287ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        14.169ns  (logic 8.161ns (57.599%)  route 6.008ns (42.401%))
  Logic Levels:           53  (CARRY4=49 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 15.549 - 14.000 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.724     1.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/clk
    SLICE_X63Y15         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     2.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/Q
                         net (fo=384, routed)         0.675     2.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb
    SLICE_X61Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[3]_i_11__0/O
                         net (fo=1, routed)           0.000     2.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[3]_i_11__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[3]_i_3_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[7]_i_3_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[11]_i_3_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[15]_i_3_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[19]_i_3_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[23]_i_3_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[27]_i_3_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[31]_i_3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[35]_i_3_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[39]_i_3_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[43]_i_3_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[47]_i_3_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[51]_i_3_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[55]_i_3_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[59]_i_3_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[63]_i_3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[67]_i_3_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[71]_i_3_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[75]_i_3_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[79]_i_3_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[83]_i_3_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[87]_i_3_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[91]_i_3_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[95]_i_3_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[99]_i_3_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[103]_i_3_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[107]_i_3_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[111]_i_3_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[115]_i_3_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[119]_i_3_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[123]_i_3_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_4_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[255]_i_32/CO[0]
                         net (fo=1280, routed)        1.404     8.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[255]_i_32_n_3
    SLICE_X67Y37         LUT3 (Prop_lut3_I1_O)        0.373     9.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[139]_i_19/O
                         net (fo=7, routed)           0.687     9.789    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[139]_i_19_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[127]_i_145__0/O
                         net (fo=1, routed)           0.483    10.397    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[127]_i_145__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_133__0/CO[3]
                         net (fo=1, routed)           0.000    10.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_133__0_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_124__0/CO[3]
                         net (fo=1, routed)           0.000    11.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_124__0_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_115__0/CO[3]
                         net (fo=1, routed)           0.000    11.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_115__0_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    11.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_106__0_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_97__0/CO[3]
                         net (fo=1, routed)           0.000    11.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_97__0_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_88__0/CO[3]
                         net (fo=1, routed)           0.000    11.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_88__0_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_79__0/CO[3]
                         net (fo=1, routed)           0.000    11.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_79__0_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_70__0/CO[3]
                         net (fo=1, routed)           0.000    11.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_70__0_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_61__0/CO[3]
                         net (fo=1, routed)           0.000    11.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_61__0_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_52__0/CO[3]
                         net (fo=1, routed)           0.000    11.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_52__0_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.044 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_43__0/CO[3]
                         net (fo=1, routed)           0.001    12.044    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_43__0_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_34__0/CO[3]
                         net (fo=1, routed)           0.000    12.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_34__0_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    12.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_25__0_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    12.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_16__0_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    12.500    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_9__0_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_3__0/CO[0]
                         net (fo=256, routed)         1.808    14.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/intermediate_result_finito1
    SLICE_X66Y28         LUT5 (Prop_lut5_I3_O)        0.373    14.952 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[6]_i_1__0/O
                         net (fo=2, routed)           0.941    15.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/intermediate_result_finito[6]
    SLICE_X63Y16         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.549    15.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/clk
    SLICE_X63Y16         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[6]/C
                         clock pessimism              0.150    15.699    
                         clock uncertainty           -0.035    15.664    
    SLICE_X63Y16         FDRE (Setup_fdre_C_D)       -0.058    15.606    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.606    
                         arrival time                         -15.893    
  -------------------------------------------------------------------
                         slack                                 -0.287    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        14.152ns  (logic 8.161ns (57.669%)  route 5.991ns (42.331%))
  Logic Levels:           53  (CARRY4=49 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 15.549 - 14.000 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.724     1.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/clk
    SLICE_X63Y15         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.456     2.180 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_reg/Q
                         net (fo=384, routed)         0.675     2.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb
    SLICE_X61Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[3]_i_11__0/O
                         net (fo=1, routed)           0.000     2.979    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[3]_i_11__0_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[3]_i_3_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[7]_i_3_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[11]_i_3_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[15]_i_3_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.967 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.967    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[19]_i_3_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[23]_i_3_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[27]_i_3_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[31]_i_3_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[35]_i_3_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.009     4.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[39]_i_3_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[43]_i_3_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.774 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[47]_i_3_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.888 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[51]_i_3_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.002 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.002    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[55]_i_3_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[59]_i_3_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.230 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[63]_i_3_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[67]_i_3_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[71]_i_3_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.572 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[75]_i_3_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.686 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[79]_i_3_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.800 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[83]_i_3_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.914 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[87]_i_3_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[91]_i_3_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[95]_i_3_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[99]_i_3_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.370 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[103]_i_3_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.484    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[107]_i_3_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.598    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[111]_i_3_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.712 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[115]_i_3_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[119]_i_3_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[123]_i_3_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_4_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[255]_i_32/CO[0]
                         net (fo=1280, routed)        1.404     8.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[255]_i_32_n_3
    SLICE_X67Y37         LUT3 (Prop_lut3_I1_O)        0.373     9.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[139]_i_19/O
                         net (fo=7, routed)           0.687     9.789    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[139]_i_19_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.913 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[127]_i_145__0/O
                         net (fo=1, routed)           0.483    10.397    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[127]_i_145__0_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_133__0/CO[3]
                         net (fo=1, routed)           0.000    10.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_133__0_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_124__0/CO[3]
                         net (fo=1, routed)           0.000    11.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_124__0_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_115__0/CO[3]
                         net (fo=1, routed)           0.000    11.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_115__0_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    11.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_106__0_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_97__0/CO[3]
                         net (fo=1, routed)           0.000    11.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_97__0_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_88__0/CO[3]
                         net (fo=1, routed)           0.000    11.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_88__0_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_79__0/CO[3]
                         net (fo=1, routed)           0.000    11.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_79__0_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_70__0/CO[3]
                         net (fo=1, routed)           0.000    11.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_70__0_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_61__0/CO[3]
                         net (fo=1, routed)           0.000    11.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_61__0_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_52__0/CO[3]
                         net (fo=1, routed)           0.000    11.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_52__0_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.044 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_43__0/CO[3]
                         net (fo=1, routed)           0.001    12.044    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_43__0_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_34__0/CO[3]
                         net (fo=1, routed)           0.000    12.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_34__0_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.272 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    12.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_25__0_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000    12.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_16__0_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.500 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000    12.500    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_9__0_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.771 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[127]_i_3__0/CO[0]
                         net (fo=256, routed)         1.614    14.385    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/intermediate_result_finito1
    SLICE_X66Y32         LUT5 (Prop_lut5_I3_O)        0.373    14.758 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg[3]_i_1__0/O
                         net (fo=2, routed)           1.117    15.876    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/intermediate_result_finito[3]
    SLICE_X63Y16         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.549    15.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/clk
    SLICE_X63Y16         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[3]/C
                         clock pessimism              0.150    15.699    
                         clock uncertainty           -0.035    15.664    
    SLICE_X63Y16         FDRE (Setup_fdre_C_D)       -0.067    15.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/result_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.597    
                         arrival time                         -15.876    
  -------------------------------------------------------------------
                         slack                                 -0.279    

Slack (VIOLATED) :        -0.274ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        14.103ns  (logic 8.103ns (57.457%)  route 6.000ns (42.543%))
  Logic Levels:           51  (CARRY4=47 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 15.550 - 14.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.736     1.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X81Y10         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y10         FDRE (Prop_fdre_C_Q)         0.456     2.192 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg/Q
                         net (fo=384, routed)         0.697     2.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb
    SLICE_X82Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     3.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_11_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.526 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.526    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_3_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_3_n_0
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_3_n_0
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.877 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_3_n_0
    SLICE_X82Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.994 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.994    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_3_n_0
    SLICE_X82Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.111 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.111    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_3_n_0
    SLICE_X82Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.228 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.228    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_3_n_0
    SLICE_X82Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.345 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_3_n_0
    SLICE_X82Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_3_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.579 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_3_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.696 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_3_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_3_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.047    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_3_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_3_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_3_n_0
    SLICE_X82Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.407 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.407    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_3_n_0
    SLICE_X82Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.524 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_3_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.641 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_3_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.758 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_3_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_3_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_3_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.109 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_3_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.343 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_3_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.460 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_3_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_3_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_3_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.811 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_3_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.928 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_3_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_3_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4_n_0
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_32/CO[0]
                         net (fo=1280, routed)        1.459     8.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_32_n_3
    SLICE_X88Y38         LUT3 (Prop_lut3_I1_O)        0.393     9.268 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[157]_i_3/O
                         net (fo=7, routed)           0.665     9.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[157]_i_3_n_0
    SLICE_X79Y38         LUT6 (Prop_lut6_I5_O)        0.326    10.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_178/O
                         net (fo=1, routed)           0.470    10.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[255]_i_178_n_0
    SLICE_X80Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.127 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_167/CO[3]
                         net (fo=1, routed)           0.000    11.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_167_n_0
    SLICE_X80Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.241 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_158/CO[3]
                         net (fo=1, routed)           0.000    11.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_158_n_0
    SLICE_X80Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.355 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_149/CO[3]
                         net (fo=1, routed)           0.000    11.355    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_149_n_0
    SLICE_X80Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.469 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_140/CO[3]
                         net (fo=1, routed)           0.000    11.469    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_140_n_0
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.583 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_131/CO[3]
                         net (fo=1, routed)           0.000    11.583    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_131_n_0
    SLICE_X80Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_122/CO[3]
                         net (fo=1, routed)           0.000    11.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_122_n_0
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.811 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_113/CO[3]
                         net (fo=1, routed)           0.000    11.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_113_n_0
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.925 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_104/CO[3]
                         net (fo=1, routed)           0.000    11.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_104_n_0
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_95/CO[3]
                         net (fo=1, routed)           0.000    12.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_95_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.153 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_86/CO[3]
                         net (fo=1, routed)           0.000    12.153    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_86_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_77/CO[3]
                         net (fo=1, routed)           0.000    12.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_77_n_0
    SLICE_X80Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.381 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_36/CO[3]
                         net (fo=1, routed)           0.001    12.381    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_36_n_0
    SLICE_X80Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.495 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.495    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_24_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.766 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         1.580    14.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result_finito10_in
    SLICE_X79Y31         LUT5 (Prop_lut5_I1_O)        0.373    14.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[48]_i_1/O
                         net (fo=2, routed)           1.120    15.839    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result_finito[48]
    SLICE_X82Y28         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.550    15.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X82Y28         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[48]/C
                         clock pessimism              0.115    15.665    
                         clock uncertainty           -0.035    15.630    
    SLICE_X82Y28         FDRE (Setup_fdre_C_D)       -0.065    15.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         15.565    
                         arrival time                         -15.839    
  -------------------------------------------------------------------
                         slack                                 -0.274    

Slack (VIOLATED) :        -0.270ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        14.108ns  (logic 7.646ns (54.198%)  route 6.462ns (45.802%))
  Logic Levels:           47  (CARRY4=42 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 15.561 - 14.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.736     1.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X81Y10         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y10         FDRE (Prop_fdre_C_Q)         0.456     2.192 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_reg/Q
                         net (fo=384, routed)         0.697     2.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb
    SLICE_X82Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.013 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_11/O
                         net (fo=1, routed)           0.000     3.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[3]_i_11_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.526 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.526    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[3]_i_3_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[7]_i_3_n_0
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.760 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.760    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[11]_i_3_n_0
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.877 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[15]_i_3_n_0
    SLICE_X82Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.994 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.994    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[19]_i_3_n_0
    SLICE_X82Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.111 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.111    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[23]_i_3_n_0
    SLICE_X82Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.228 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.228    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[27]_i_3_n_0
    SLICE_X82Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.345 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.345    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[31]_i_3_n_0
    SLICE_X82Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[35]_i_3_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.579 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[39]_i_3_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.696 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[43]_i_3_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[47]_i_3_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[51]_i_3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.047 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.047    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[55]_i_3_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.164 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.009     5.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[59]_i_3_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.290 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[63]_i_3_n_0
    SLICE_X82Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.407 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.407    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[67]_i_3_n_0
    SLICE_X82Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.524 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[71]_i_3_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.641 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[75]_i_3_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.758 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.758    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[79]_i_3_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.875 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[83]_i_3_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[87]_i_3_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.109 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[91]_i_3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.226 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[95]_i_3_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.343 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.343    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[99]_i_3_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.460 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[103]_i_3_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[107]_i_3_n_0
    SLICE_X82Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[111]_i_3_n_0
    SLICE_X82Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.811 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.811    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[115]_i_3_n_0
    SLICE_X82Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.928 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[119]_i_3_n_0
    SLICE_X82Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[123]_i_3_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_4_n_0
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.416 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_32/CO[0]
                         net (fo=1280, routed)        1.535     8.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[255]_i_32_n_3
    SLICE_X90Y44         LUT3 (Prop_lut3_I1_O)        0.393     9.344 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[199]_i_19/O
                         net (fo=7, routed)           0.695    10.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[199]_i_19_n_0
    SLICE_X91Y44         LUT6 (Prop_lut6_I5_O)        0.328    10.367 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_80/O
                         net (fo=1, routed)           0.852    11.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[127]_i_80_n_0
    SLICE_X84Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.605 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_70/CO[3]
                         net (fo=1, routed)           0.000    11.605    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_70_n_0
    SLICE_X84Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.719 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_61/CO[3]
                         net (fo=1, routed)           0.000    11.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_61_n_0
    SLICE_X84Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.833 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.833    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_52_n_0
    SLICE_X84Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.947 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    11.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_43_n_0
    SLICE_X84Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_34/CO[3]
                         net (fo=1, routed)           0.000    12.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_34_n_0
    SLICE_X84Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.175 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25/CO[3]
                         net (fo=1, routed)           0.000    12.175    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_25_n_0
    SLICE_X84Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.289 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.001    12.289    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_16_n_0
    SLICE_X84Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    12.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_9_n_0
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.674 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.447    14.121    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result_finito1
    SLICE_X90Y37         LUT5 (Prop_lut5_I3_O)        0.373    14.494 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[128]_i_2/O
                         net (fo=1, routed)           0.586    15.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[128]_i_2_n_0
    SLICE_X90Y36         LUT5 (Prop_lut5_I4_O)        0.124    15.204 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg[128]_i_1/O
                         net (fo=2, routed)           0.640    15.844    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/intermediate_result_finito[128]
    SLICE_X87Y39         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.561    15.561    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/clk
    SLICE_X87Y39         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[128]/C
                         clock pessimism              0.115    15.676    
                         clock uncertainty           -0.035    15.641    
    SLICE_X87Y39         FDRE (Setup_fdre_C_D)       -0.067    15.574    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/result_reg_reg[128]
  -------------------------------------------------------------------
                         required time                         15.574    
                         arrival time                         -15.844    
  -------------------------------------------------------------------
                         slack                                 -0.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1088]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1088]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.246ns (62.244%)  route 0.149ns (37.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.563     0.563    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X36Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1088]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.148     0.711 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1088]/Q
                         net (fo=1, routed)           0.149     0.860    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg_n_0_[1088]
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.098     0.958 r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1088]_i_1/O
                         net (fo=1, routed)           0.000     0.958    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1088]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1088]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.825     0.825    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X36Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1088]/C
                         clock pessimism              0.000     0.825    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.120     0.945    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1088]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[185]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/n_reg_reg[185]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.008%)  route 0.211ns (59.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.554     0.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X48Y58         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[185]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[185]/Q
                         net (fo=1, routed)           0.211     0.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/Q[185]
    SLICE_X51Y55         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/n_reg_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.820     0.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/clk
    SLICE_X51Y55         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/n_reg_reg[185]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.072     0.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/n_reg_reg[185]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.254%)  route 0.224ns (57.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.561     0.561    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X46Y9          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[7]/Q
                         net (fo=1, routed)           0.224     0.949    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/gen_wr_a.gen_word_narrow.mem_reg_0[7]
    SLICE_X50Y7          SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.824     0.824    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y7          SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.005     0.819    
    SLICE_X50Y7          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.921    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[254]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/n_reg_reg[254]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.153%)  route 0.219ns (60.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.553     0.553    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X48Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[254]/Q
                         net (fo=1, routed)           0.219     0.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/Q[254]
    SLICE_X53Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/n_reg_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.818     0.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/clk
    SLICE_X53Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/n_reg_reg[254]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X53Y61         FDRE (Hold_fdre_C_D)         0.070     0.883    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/n_reg_reg[254]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[7][24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[248]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.820%)  route 0.186ns (53.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.554     0.554    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X46Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[7][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[7][24]/Q
                         net (fo=2, routed)           0.186     0.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[255]_0[248]
    SLICE_X50Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.818     0.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[248]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X50Y61         FDCE (Hold_fdce_C_D)         0.059     0.872    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[248]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponent_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.841%)  route 0.204ns (59.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.546     0.546    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X53Y26         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[9][11]/Q
                         net (fo=2, routed)           0.204     0.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/D[43]
    SLICE_X49Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponent_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.814     0.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X49Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponent_reg[43]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X49Y26         FDCE (Hold_fdce_C_D)         0.047     0.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponent_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[8][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponent_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.916%)  route 0.204ns (59.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.548     0.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X52Y27         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[8][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[8][14]/Q
                         net (fo=2, routed)           0.204     0.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/D[14]
    SLICE_X49Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponent_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.814     0.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X49Y26         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponent_reg[14]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X49Y26         FDCE (Hold_fdce_C_D)         0.047     0.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponent_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/n_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.293%)  route 0.190ns (53.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.560     0.560    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X46Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[30]/Q
                         net (fo=1, routed)           0.190     0.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/Q[30]
    SLICE_X50Y33         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/n_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.818     0.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/clk
    SLICE_X50Y33         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/n_reg_reg[30]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.064     0.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/n_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1116]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.572     0.572    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X27Y58         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1116]/Q
                         net (fo=1, routed)           0.056     0.769    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X26Y58         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.842     0.842    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X26Y58         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.257     0.585    
    SLICE_X26Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.732    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.558     0.558    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X33Y55         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]/Q
                         net (fo=1, routed)           0.056     0.755    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X32Y55         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.825     0.825    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X32Y55         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X32Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.718    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.000      11.424     RAMB36_X2Y9   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.000      11.424     RAMB36_X2Y9   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.000      11.424     RAMB36_X3Y2   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.000      11.424     RAMB36_X3Y2   rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X6Y18   rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X12Y19  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X11Y18  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X12Y21  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X12Y21  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         14.000      13.000     SLICE_X12Y21  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.000       5.750      SLICE_X34Y43  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         4.000       1.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.228ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[54]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 0.642ns (8.043%)  route 7.340ns (91.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 15.611 - 14.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.652     1.652    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     2.170 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.595     3.765    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        5.745     9.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X91Y20         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.611    15.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X91Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[54]/C
                         clock pessimism              0.000    15.611    
                         clock uncertainty           -0.035    15.576    
    SLICE_X91Y20         FDCE (Recov_fdce_C_CLR)     -0.405    15.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[54]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[55]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        7.982ns  (logic 0.642ns (8.043%)  route 7.340ns (91.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 15.611 - 14.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.652     1.652    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     2.170 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.595     3.765    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        5.745     9.634    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X91Y20         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.611    15.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X91Y20         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[55]/C
                         clock pessimism              0.000    15.611    
                         clock uncertainty           -0.035    15.576    
    SLICE_X91Y20         FDCE (Recov_fdce_C_CLR)     -0.405    15.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[55]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[48]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 0.642ns (8.189%)  route 7.197ns (91.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 15.608 - 14.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.652     1.652    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     2.170 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.595     3.765    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        5.602     9.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X91Y22         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.608    15.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X91Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[48]/C
                         clock pessimism              0.000    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X91Y22         FDCE (Recov_fdce_C_CLR)     -0.405    15.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[48]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[49]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 0.642ns (8.189%)  route 7.197ns (91.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 15.608 - 14.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.652     1.652    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     2.170 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.595     3.765    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        5.602     9.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X91Y22         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.608    15.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X91Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[49]/C
                         clock pessimism              0.000    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X91Y22         FDCE (Recov_fdce_C_CLR)     -0.405    15.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[49]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[52]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 0.642ns (8.189%)  route 7.197ns (91.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 15.608 - 14.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.652     1.652    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     2.170 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.595     3.765    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        5.602     9.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X91Y22         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.608    15.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X91Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[52]/C
                         clock pessimism              0.000    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X91Y22         FDCE (Recov_fdce_C_CLR)     -0.405    15.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[52]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[53]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 0.642ns (8.189%)  route 7.197ns (91.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 15.608 - 14.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.652     1.652    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     2.170 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.595     3.765    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        5.602     9.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X91Y22         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.608    15.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X91Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[53]/C
                         clock pessimism              0.000    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X91Y22         FDCE (Recov_fdce_C_CLR)     -0.405    15.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[53]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[64]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 0.642ns (8.189%)  route 7.197ns (91.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 15.608 - 14.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.652     1.652    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     2.170 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.595     3.765    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        5.602     9.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X91Y22         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[64]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.608    15.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X91Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[64]/C
                         clock pessimism              0.000    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X91Y22         FDCE (Recov_fdce_C_CLR)     -0.405    15.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[64]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[65]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 0.642ns (8.189%)  route 7.197ns (91.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 15.608 - 14.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.652     1.652    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     2.170 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.595     3.765    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        5.602     9.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X91Y22         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[65]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.608    15.608    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X91Y22         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[65]/C
                         clock pessimism              0.000    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X91Y22         FDCE (Recov_fdce_C_CLR)     -0.405    15.168    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[65]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[102]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 0.642ns (8.211%)  route 7.177ns (91.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 15.617 - 14.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.652     1.652    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     2.170 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.595     3.765    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        5.582     9.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X95Y33         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.617    15.617    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X95Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[102]/C
                         clock pessimism              0.000    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X95Y33         FDCE (Recov_fdce_C_CLR)     -0.405    15.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[102]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[103]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 0.642ns (8.211%)  route 7.177ns (91.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 15.617 - 14.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.652     1.652    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     2.170 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          1.595     3.765    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.889 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        5.582     9.471    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X95Y33         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[103]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    14.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.617    15.617    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X95Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[103]/C
                         clock pessimism              0.000    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X95Y33         FDCE (Recov_fdce_C_CLR)     -0.405    15.177    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[103]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.228ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[116]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.209ns (14.829%)  route 1.200ns (85.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.557     0.557    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.618     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        0.582     1.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep__3_0
    SLICE_X45Y47         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[116]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.830     0.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X45Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[116]/C
                         clock pessimism              0.000     0.830    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[116]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.228ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[150]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.209ns (14.829%)  route 1.200ns (85.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.557     0.557    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.618     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        0.582     1.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep__3_0
    SLICE_X45Y47         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[150]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.830     0.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X45Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[150]/C
                         clock pessimism              0.000     0.830    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[150]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.228ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[176]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.209ns (14.829%)  route 1.200ns (85.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.557     0.557    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.618     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        0.582     1.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep__3_0
    SLICE_X45Y47         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[176]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.830     0.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X45Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[176]/C
                         clock pessimism              0.000     0.830    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[176]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.228ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[87]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.209ns (14.829%)  route 1.200ns (85.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.557     0.557    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.618     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        0.582     1.966    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep__3_0
    SLICE_X45Y47         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[87]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.830     0.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X45Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[87]/C
                         clock pessimism              0.000     0.830    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[87]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.232ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[178]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.209ns (14.783%)  route 1.205ns (85.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.557     0.557    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.618     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        0.586     1.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep__3_0
    SLICE_X44Y47         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[178]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.830     0.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X44Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[178]/C
                         clock pessimism              0.000     0.830    
    SLICE_X44Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[178]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.232ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[180]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.209ns (14.783%)  route 1.205ns (85.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.557     0.557    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.618     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        0.586     1.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep__3_0
    SLICE_X44Y47         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[180]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.830     0.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X44Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[180]/C
                         clock pessimism              0.000     0.830    
    SLICE_X44Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[180]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.232ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[84]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.209ns (14.783%)  route 1.205ns (85.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.557     0.557    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.618     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        0.586     1.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep__3_0
    SLICE_X44Y47         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[84]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.830     0.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X44Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[84]/C
                         clock pessimism              0.000     0.830    
    SLICE_X44Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[84]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.232ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[86]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.209ns (14.783%)  route 1.205ns (85.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.557     0.557    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.618     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        0.586     1.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_state_reg[1]_rep__3_0
    SLICE_X44Y47         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.830     0.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X44Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[86]/C
                         clock pessimism              0.000     0.830    
    SLICE_X44Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.738    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modulus_val_reg[86]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.254ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.209ns (14.310%)  route 1.252ns (85.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.557     0.557    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.618     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        0.633     2.017    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X42Y49         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.830     0.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X42Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][14]/C
                         clock pessimism              0.000     0.830    
    SLICE_X42Y49         FDCE (Remov_fdce_C_CLR)     -0.067     0.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][14]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.284ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][27]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.209ns (14.148%)  route 1.268ns (85.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.557     0.557    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.618     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.384 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=2678, routed)        0.650     2.034    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X60Y57         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.847     0.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X60Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][27]/C
                         clock pessimism             -0.005     0.842    
    SLICE_X60Y57         FDCE (Remov_fdce_C_CLR)     -0.092     0.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][27]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  1.284    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.996ns  (logic 0.124ns (6.214%)  route 1.872ns (93.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.872     1.872    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.124     1.996 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.996    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.653     1.653    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.045ns (5.558%)  route 0.765ns (94.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.765     0.765    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y103        LUT1 (Prop_lut1_I0_O)        0.045     0.810 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.810    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.910     0.910    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y103        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  clk

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.573ns  (logic 0.642ns (11.520%)  route 4.931ns (88.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.652     1.652    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     2.170 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          4.931     7.101    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X12Y21         LUT1 (Prop_lut1_I0_O)        0.124     7.225 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     7.225    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X12Y21         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.568     1.568    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X12Y21         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.810ns  (logic 0.672ns (13.970%)  route 4.138ns (86.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.826     1.826    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     2.344 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.566     5.910    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y56         LUT1 (Prop_lut1_I0_O)        0.154     6.064 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.573     6.636    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y56         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.480     1.480    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y56         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.810ns  (logic 0.672ns (13.970%)  route 4.138ns (86.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.826     1.826    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     2.344 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.566     5.910    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y56         LUT1 (Prop_lut1_I0_O)        0.154     6.064 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.573     6.636    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y56         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.480     1.480    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y56         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.810ns  (logic 0.672ns (13.970%)  route 4.138ns (86.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.826     1.826    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     2.344 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.566     5.910    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y56         LUT1 (Prop_lut1_I0_O)        0.154     6.064 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.573     6.636    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y56         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.480     1.480    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y56         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.696ns  (logic 0.642ns (13.670%)  route 4.054ns (86.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.826     1.826    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     2.344 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.566     5.910    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.034 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.489     6.522    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y56         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.479     1.479    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y56         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.696ns  (logic 0.642ns (13.670%)  route 4.054ns (86.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.826     1.826    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     2.344 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.566     5.910    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.034 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.489     6.522    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y56         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.479     1.479    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y56         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.696ns  (logic 0.642ns (13.670%)  route 4.054ns (86.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.826     1.826    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     2.344 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.566     5.910    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X35Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.034 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.489     6.522    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X36Y56         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.479     1.479    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X36Y56         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.209ns  (logic 0.518ns (12.307%)  route 3.691ns (87.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.652     1.652    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.518     2.170 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          3.691     5.861    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X44Y20         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.483     1.483    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X44Y20         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.830ns  (logic 0.642ns (16.762%)  route 3.188ns (83.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.826     1.826    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     2.344 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.660     5.004    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.128 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.528     5.656    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y39         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.493     1.493    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y39         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.830ns  (logic 0.642ns (16.762%)  route 3.188ns (83.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.826     1.826    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     2.344 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.660     5.004    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     5.128 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.528     5.656    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y39         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       1.493     1.493    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y39         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.488%)  route 0.262ns (61.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.557     0.557    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y99         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=11, routed)          0.262     0.983    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X44Y93         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.824     0.824    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X44Y93         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.209ns (31.558%)  route 0.453ns (68.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.618     0.618    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     0.782 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.249     1.030    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y20          LUT1 (Prop_lut1_I0_O)        0.045     1.075 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.204     1.280    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X6Y20          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.883     0.883    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y20          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.209ns (31.558%)  route 0.453ns (68.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.618     0.618    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     0.782 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.249     1.030    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y20          LUT1 (Prop_lut1_I0_O)        0.045     1.075 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.204     1.280    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X6Y20          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.883     0.883    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y20          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.209ns (31.558%)  route 0.453ns (68.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.618     0.618    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     0.782 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.249     1.030    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y20          LUT1 (Prop_lut1_I0_O)        0.045     1.075 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.204     1.280    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X6Y20          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.883     0.883    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y20          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.215ns (30.980%)  route 0.479ns (69.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.618     0.618    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     0.782 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.296     1.078    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y24          LUT1 (Prop_lut1_I0_O)        0.051     1.129 f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.183     1.312    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y23          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.880     0.880    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y23          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.215ns (30.980%)  route 0.479ns (69.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.618     0.618    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     0.782 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.296     1.078    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y24          LUT1 (Prop_lut1_I0_O)        0.051     1.129 f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.183     1.312    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y23          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.880     0.880    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y23          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.215ns (30.980%)  route 0.479ns (69.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.618     0.618    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     0.782 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.296     1.078    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y24          LUT1 (Prop_lut1_I0_O)        0.051     1.129 f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.183     1.312    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y23          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.880     0.880    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y23          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.391%)  route 0.527ns (71.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.618     0.618    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     0.782 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.296     1.078    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.123 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.231     1.354    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y24          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.879     0.879    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y24          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.391%)  route 0.527ns (71.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.618     0.618    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     0.782 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.296     1.078    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.123 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.231     1.354    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y24          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.879     0.879    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y24          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.209ns (28.391%)  route 0.527ns (71.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.618     0.618    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X6Y18          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     0.782 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.296     1.078    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.123 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.231     1.354    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X3Y24          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12746, routed)       0.879     0.879    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y24          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





