DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_TB"
duLibraryName "Inverter_test"
duName "pwmModulator_tester"
elements [
(GiElement
name "pwmBitNb"
type "positive"
value "pwmBitNb"
)
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "pwmCountFrequency"
type "real"
value "pwmCountFrequency"
)
(GiElement
name "mainsFrequency"
type "real"
value "mainsFrequency"
)
]
mwi 0
uid 1774,0
)
(Instance
name "I_DUT"
duLibraryName "Inverter"
duName "pwmModulator"
elements [
(GiElement
name "pwmBitNb"
type "positive"
value "pwmBitNb"
)
]
mwi 0
uid 2836,0
)
(Instance
name "I_lp2"
duLibraryName "Inverter_test"
duName "pwmLowpass"
elements [
(GiElement
name "samplingFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "lowpassShift"
type "positive"
value "lowpassShift"
)
]
mwi 0
uid 3441,0
)
(Instance
name "I_lp1"
duLibraryName "Inverter_test"
duName "pwmLowpass"
elements [
(GiElement
name "samplingFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "lowpassShift"
type "positive"
value "lowpassShift"
)
]
mwi 0
uid 3458,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.3 (Build 4)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hdl"
)
(vvPair
variable "HDSDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/pwm@modulator_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/pwm@modulator_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/pwm@modulator_tb"
)
(vvPair
variable "d_logical"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/pwmModulator_tb"
)
(vvPair
variable "date"
value "12/19/19"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "19"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "pwmModulator_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "francois"
)
(vvPair
variable "graphical_source_date"
value "12/19/19"
)
(vvPair
variable "graphical_source_group"
value "francois"
)
(vvPair
variable "graphical_source_host"
value "Aphelia"
)
(vvPair
variable "graphical_source_time"
value "11:56:20"
)
(vvPair
variable "group"
value "francois"
)
(vvPair
variable "host"
value "Aphelia"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Inverter_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Inverter_test/concat"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\Syslo\\Chronometer\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Inverter_test/work"
)
(vvPair
variable "mm"
value "12"
)
(vvPair
variable "module_name"
value "pwmModulator_tb"
)
(vvPair
variable "month"
value "Dec"
)
(vvPair
variable "month_long"
value "December"
)
(vvPair
variable "p"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/pwm@modulator_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/francois/Documents/HEVs/ElN/Labs/ElN_inverter/Prefs/../Inverter_test/hds/pwmModulator_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:56:20"
)
(vvPair
variable "unit"
value "pwmModulator_tb"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2019.3 (Build 4)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Grouping
uid 1487,0
optionalChildren [
*2 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "85000,85000,104000,87000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "85200,85500,100800,86500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,85000,79000,87000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "courier,12,1"
)
xt "60750,85350,71250,86650"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "58000,91000,79000,93000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "58200,91500,74400,92500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "79000,85000,85000,87000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "79200,85500,84000,86500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "58000,87000,79000,89000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "58200,87500,74400,88500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,87000,58000,89000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,87500,56800,88500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,89000,58000,91000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,89500,56200,90500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "79000,87000,104000,93000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "79200,87200,92400,88200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "58000,89000,79000,91000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "58200,89500,76800,90500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,91000,58000,93000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,91500,57400,92500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "53000,85000,104000,93000"
)
oxt "13000,22000,64000,30000"
)
*12 (Blk
uid 1774,0
shape (Rectangle
uid 1775,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "8000,69000,86000,77000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1776,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 1777,0
va (VaSet
font "courier,12,1"
)
xt "8600,77900,19300,79300"
st "Inverter_test"
blo "8600,79100"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 1778,0
va (VaSet
font "courier,12,1"
)
xt "8600,79300,25000,80700"
st "pwmModulator_tester"
blo "8600,80500"
tm "BlkNameMgr"
)
*15 (Text
uid 1779,0
va (VaSet
font "courier,12,1"
)
xt "8600,80700,12700,82100"
st "I_TB"
blo "8600,81900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1780,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1781,0
text (MLText
uid 1782,0
va (VaSet
font "courier,9,0"
)
xt "8000,82600,36000,86200"
st "pwmBitNb          = pwmBitNb             ( positive )  
clockFrequency    = clockFrequency       ( real     )  
pwmCountFrequency = pwmCountFrequency    ( real     )  
mainsFrequency    = mainsFrequency       ( real     )  "
)
header ""
)
elements [
(GiElement
name "pwmBitNb"
type "positive"
value "pwmBitNb"
)
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "pwmCountFrequency"
type "real"
value "pwmCountFrequency"
)
(GiElement
name "mainsFrequency"
type "real"
value "mainsFrequency"
)
]
)
)
*16 (SaComponent
uid 2836,0
optionalChildren [
*17 (CptPort
uid 2800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2801,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,52625,32000,53375"
)
tg (CPTG
uid 2802,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2803,0
va (VaSet
)
xt "33000,52500,36400,53700"
st "clock"
blo "33000,53500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*18 (CptPort
uid 2804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,54625,32000,55375"
)
tg (CPTG
uid 2806,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2807,0
va (VaSet
)
xt "33000,54500,36300,55700"
st "reset"
blo "33000,55500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*19 (CptPort
uid 2808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2809,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,40625,32000,41375"
)
tg (CPTG
uid 2810,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2811,0
va (VaSet
)
xt "33000,40400,38600,41600"
st "amplitude"
blo "33000,41400"
)
)
thePort (LogicalPort
decl (Decl
n "amplitude"
t "signed"
b "(pwmBitNb-1 downto 0)"
o 1
suid 2007,0
)
)
)
*20 (CptPort
uid 2812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2813,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,40625,48750,41375"
)
tg (CPTG
uid 2814,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2815,0
va (VaSet
)
xt "43400,40400,47000,41600"
st "pwm1"
ju 2
blo "47000,41400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm1"
t "std_ulogic"
o 4
suid 2009,0
)
)
)
*21 (CptPort
uid 2816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2817,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,50625,32000,51375"
)
tg (CPTG
uid 2818,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2819,0
va (VaSet
)
xt "33000,50400,34900,51600"
st "en"
blo "33000,51400"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_ulogic"
o 5
suid 2010,0
)
)
)
*22 (CptPort
uid 2820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "48000,42625,48750,43375"
)
tg (CPTG
uid 2822,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2823,0
va (VaSet
)
xt "43400,42400,47000,43600"
st "pwm2"
ju 2
blo "47000,43400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm2"
t "std_ulogic"
o 6
suid 2011,0
)
)
)
*23 (CptPort
uid 2824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,42625,32000,43375"
)
tg (CPTG
uid 2826,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2827,0
va (VaSet
)
xt "33000,42400,39700,43600"
st "threeLevel"
blo "33000,43400"
)
)
thePort (LogicalPort
decl (Decl
n "threeLevel"
t "std_ulogic"
o 7
suid 2012,0
)
)
)
*24 (CptPort
uid 2828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,46625,32000,47375"
)
tg (CPTG
uid 2830,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2831,0
va (VaSet
)
xt "33000,46400,42900,47600"
st "doubleFrequency"
blo "33000,47400"
)
)
thePort (LogicalPort
decl (Decl
n "doubleFrequency"
t "std_ulogic"
o 8
suid 2013,0
)
)
)
*25 (CptPort
uid 2832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31250,44625,32000,45375"
)
tg (CPTG
uid 2834,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2835,0
va (VaSet
)
xt "33000,44400,42200,45600"
st "switchEvenOdd"
blo "33000,45400"
)
)
thePort (LogicalPort
decl (Decl
n "switchEvenOdd"
t "std_ulogic"
o 9
suid 2014,0
)
)
)
]
shape (Rectangle
uid 2837,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "32000,37000,48000,57000"
)
oxt "40000,5000,56000,25000"
ttg (MlTextGroup
uid 2838,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*26 (Text
uid 2839,0
va (VaSet
font "courier,9,1"
)
xt "32100,57000,36900,58200"
st "Inverter"
blo "32100,58000"
tm "BdLibraryNameMgr"
)
*27 (Text
uid 2840,0
va (VaSet
font "courier,9,1"
)
xt "32100,58200,40700,59400"
st "pwmModulator"
blo "32100,59200"
tm "CptNameMgr"
)
*28 (Text
uid 2841,0
va (VaSet
font "courier,9,1"
)
xt "32100,59400,35800,60600"
st "I_DUT"
blo "32100,60400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2842,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2843,0
text (MLText
uid 2844,0
va (VaSet
font "courier,9,0"
)
xt "32000,61400,51000,62300"
st "pwmBitNb = pwmBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "pwmBitNb"
type "positive"
value "pwmBitNb"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*29 (Net
uid 2845,0
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 12,0
)
declText (MLText
uid 2846,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,18000,900"
st "SIGNAL reset           : std_ulogic"
)
)
*30 (Net
uid 2853,0
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 13,0
)
declText (MLText
uid 2854,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,18000,900"
st "SIGNAL clock           : std_ulogic"
)
)
*31 (Net
uid 2869,0
decl (Decl
n "doubleFrequency"
t "std_ulogic"
o 3
suid 15,0
)
declText (MLText
uid 2870,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,18000,900"
st "SIGNAL doubleFrequency : std_ulogic"
)
)
*32 (Net
uid 2877,0
decl (Decl
n "switchEvenOdd"
t "std_ulogic"
o 8
suid 16,0
)
declText (MLText
uid 2878,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,18000,900"
st "SIGNAL switchEvenOdd   : std_ulogic"
)
)
*33 (Net
uid 2885,0
decl (Decl
n "threeLevel"
t "std_ulogic"
o 9
suid 17,0
)
declText (MLText
uid 2886,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,18000,900"
st "SIGNAL threeLevel      : std_ulogic"
)
)
*34 (Net
uid 2893,0
decl (Decl
n "amplitude"
t "signed"
b "(pwmBitNb-1 downto 0)"
o 1
suid 18,0
)
declText (MLText
uid 2894,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,26500,900"
st "SIGNAL amplitude       : signed(pwmBitNb-1 downto 0)"
)
)
*35 (Net
uid 2901,0
decl (Decl
n "pwm2"
t "std_ulogic"
o 5
suid 19,0
)
declText (MLText
uid 2902,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,18000,900"
st "SIGNAL pwm2            : std_ulogic"
)
)
*36 (Net
uid 2935,0
decl (Decl
n "pwmCountEn"
t "std_ulogic"
o 6
suid 21,0
)
declText (MLText
uid 2936,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,18000,900"
st "SIGNAL pwmCountEn      : std_ulogic"
)
)
*37 (Net
uid 3208,0
lang 11
decl (Decl
n "lowpass1"
t "real"
o 10
suid 23,0
)
declText (MLText
uid 3209,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,15000,900"
st "SIGNAL lowpass1        : real"
)
)
*38 (Net
uid 3289,0
lang 11
decl (Decl
n "lowpass2"
t "real"
o 11
suid 25,0
)
declText (MLText
uid 3290,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,15000,900"
st "SIGNAL lowpass2        : real"
)
)
*39 (Net
uid 3293,0
decl (Decl
n "pwm1"
t "std_ulogic"
o 11
suid 26,0
)
declText (MLText
uid 3294,0
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "0,0,18000,900"
st "SIGNAL pwm1            : std_ulogic"
)
)
*40 (SaComponent
uid 3441,0
optionalChildren [
*41 (CptPort
uid 3433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,56625,72750,57375"
)
tg (CPTG
uid 3435,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3436,0
va (VaSet
font "courier,8,0"
)
xt "65500,56550,71000,57450"
st "lowpassOut"
ju 2
blo "71000,57250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "lowpassOut"
t "real"
o 10
suid 5,0
)
)
)
*42 (CptPort
uid 3437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,56625,56000,57375"
)
tg (CPTG
uid 3439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3440,0
va (VaSet
font "courier,8,0"
)
xt "57000,56550,58500,57450"
st "pwm"
blo "57000,57250"
)
)
thePort (LogicalPort
decl (Decl
n "pwm"
t "std_ulogic"
o 4
suid 6,0
)
)
)
]
shape (Rectangle
uid 3442,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "56000,53000,72000,61000"
)
oxt "30000,12000,46000,20000"
ttg (MlTextGroup
uid 3443,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
uid 3444,0
va (VaSet
font "courier,8,1"
)
xt "56000,61100,63000,62000"
st "Inverter_test"
blo "56000,61800"
tm "BdLibraryNameMgr"
)
*44 (Text
uid 3445,0
va (VaSet
font "courier,8,1"
)
xt "56000,62000,61500,62900"
st "pwmLowpass"
blo "56000,62700"
tm "CptNameMgr"
)
*45 (Text
uid 3446,0
va (VaSet
font "courier,8,1"
)
xt "56000,62900,58500,63800"
st "I_lp2"
blo "56000,63600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3447,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3448,0
text (MLText
uid 3449,0
va (VaSet
font "courier,8,0"
)
xt "56000,64400,82500,66200"
st "samplingFrequency = clockFrequency    ( real     )  
lowpassShift      = lowpassShift      ( positive )  "
)
header ""
)
elements [
(GiElement
name "samplingFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "lowpassShift"
type "positive"
value "lowpassShift"
)
]
)
connectByName 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*46 (SaComponent
uid 3458,0
optionalChildren [
*47 (CptPort
uid 3450,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3451,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,40625,72750,41375"
)
tg (CPTG
uid 3452,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3453,0
va (VaSet
font "courier,8,0"
)
xt "65500,40550,71000,41450"
st "lowpassOut"
ju 2
blo "71000,41250"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "lowpassOut"
t "real"
o 10
suid 5,0
)
)
)
*48 (CptPort
uid 3454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3455,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,40625,56000,41375"
)
tg (CPTG
uid 3456,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3457,0
va (VaSet
font "courier,8,0"
)
xt "57000,40550,58500,41450"
st "pwm"
blo "57000,41250"
)
)
thePort (LogicalPort
decl (Decl
n "pwm"
t "std_ulogic"
o 4
suid 6,0
)
)
)
]
shape (Rectangle
uid 3459,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "56000,37000,72000,45000"
)
oxt "30000,12000,46000,20000"
ttg (MlTextGroup
uid 3460,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 3461,0
va (VaSet
font "courier,8,1"
)
xt "56000,45100,63000,46000"
st "Inverter_test"
blo "56000,45800"
tm "BdLibraryNameMgr"
)
*50 (Text
uid 3462,0
va (VaSet
font "courier,8,1"
)
xt "56000,46000,61500,46900"
st "pwmLowpass"
blo "56000,46700"
tm "CptNameMgr"
)
*51 (Text
uid 3463,0
va (VaSet
font "courier,8,1"
)
xt "56000,46900,58500,47800"
st "I_lp1"
blo "56000,47600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3464,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3465,0
text (MLText
uid 3466,0
va (VaSet
font "courier,8,0"
)
xt "56000,48400,82500,50200"
st "samplingFrequency = clockFrequency    ( real     )  
lowpassShift      = lowpassShift      ( positive )  "
)
header ""
)
elements [
(GiElement
name "samplingFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "lowpassShift"
type "positive"
value "lowpassShift"
)
]
)
connectByName 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*52 (Wire
uid 2847,0
shape (OrthoPolyLine
uid 2848,0
va (VaSet
vasetType 3
)
xt "30000,55000,31250,69000"
pts [
"31250,55000"
"30000,55000"
"30000,69000"
]
)
start &18
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 2851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2852,0
va (VaSet
font "courier,12,0"
)
xt "26250,53600,29750,54900"
st "reset"
blo "26250,54600"
tm "WireNameMgr"
)
)
on &29
)
*53 (Wire
uid 2855,0
shape (OrthoPolyLine
uid 2856,0
va (VaSet
vasetType 3
)
xt "28000,53000,31250,69000"
pts [
"31250,53000"
"28000,53000"
"28000,69000"
]
)
start &17
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 2859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2860,0
va (VaSet
font "courier,12,0"
)
xt "26250,51600,30050,53000"
st "clock"
blo "26250,52800"
tm "WireNameMgr"
)
)
on &30
)
*54 (Wire
uid 2863,0
shape (OrthoPolyLine
uid 2864,0
va (VaSet
vasetType 3
)
xt "26000,51000,31250,69000"
pts [
"31250,51000"
"26000,51000"
"26000,69000"
]
)
start &21
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 2867,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2868,0
va (VaSet
font "courier,12,0"
)
xt "23000,49600,30700,50900"
st "pwmCountEn"
blo "23000,50600"
tm "WireNameMgr"
)
)
on &36
)
*55 (Wire
uid 2871,0
shape (OrthoPolyLine
uid 2872,0
va (VaSet
vasetType 3
)
xt "22000,47000,31250,69000"
pts [
"31250,47000"
"22000,47000"
"22000,69000"
]
)
start &24
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 2875,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2876,0
va (VaSet
font "courier,12,0"
)
xt "18250,45600,29450,46900"
st "doubleFrequency"
blo "18250,46600"
tm "WireNameMgr"
)
)
on &31
)
*56 (Wire
uid 2879,0
shape (OrthoPolyLine
uid 2880,0
va (VaSet
vasetType 3
)
xt "20000,45000,31250,69000"
pts [
"31250,45000"
"20000,45000"
"20000,69000"
]
)
start &25
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 2883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2884,0
va (VaSet
font "courier,12,0"
)
xt "19250,43600,29050,44900"
st "switchEvenOdd"
blo "19250,44600"
tm "WireNameMgr"
)
)
on &32
)
*57 (Wire
uid 2887,0
shape (OrthoPolyLine
uid 2888,0
va (VaSet
vasetType 3
)
xt "18000,43000,31250,69000"
pts [
"31250,43000"
"18000,43000"
"18000,69000"
]
)
start &23
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 2891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2892,0
va (VaSet
font "courier,12,0"
)
xt "22250,41600,29950,42900"
st "threeLevel"
blo "22250,42600"
tm "WireNameMgr"
)
)
on &33
)
*58 (Wire
uid 2895,0
shape (OrthoPolyLine
uid 2896,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,41000,31250,69000"
pts [
"31250,41000"
"16000,41000"
"16000,69000"
]
)
start &19
end &12
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2900,0
va (VaSet
font "courier,12,0"
)
xt "23250,39600,29550,40900"
st "amplitude"
blo "23250,40600"
tm "WireNameMgr"
)
)
on &34
)
*59 (Wire
uid 2903,0
optionalChildren [
*60 (BdJunction
uid 3277,0
ps "OnConnectorStrategy"
shape (Circle
uid 3278,0
va (VaSet
vasetType 1
)
xt "51600,56600,52400,57400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2904,0
va (VaSet
vasetType 3
)
xt "48750,43000,55250,57000"
pts [
"48750,43000"
"52000,43000"
"52000,57000"
"55250,57000"
]
)
start &22
end &42
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2908,0
va (VaSet
font "courier,12,0"
)
xt "51000,41700,53800,43000"
st "pwm2"
blo "51000,42700"
tm "WireNameMgr"
)
)
on &35
)
*61 (Wire
uid 3200,0
shape (OrthoPolyLine
uid 3201,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72750,41000,78000,69000"
pts [
"72750,41000"
"78000,41000"
"78000,69000"
]
)
start &47
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3207,0
va (VaSet
font "courier,12,0"
)
xt "75000,39700,80600,41000"
st "lowpass1"
blo "75000,40700"
tm "WireNameMgr"
)
)
on &37
)
*62 (Wire
uid 3271,0
shape (OrthoPolyLine
uid 3272,0
va (VaSet
vasetType 3
)
xt "52000,57000,52000,69000"
pts [
"52000,57000"
"52000,69000"
]
)
start &60
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3276,0
ro 270
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "50700,65000,52000,67800"
st "pwm2"
blo "51700,67800"
tm "WireNameMgr"
)
)
on &35
)
*63 (Wire
uid 3281,0
shape (OrthoPolyLine
uid 3282,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72750,57000,76000,69000"
pts [
"72750,57000"
"76000,57000"
"76000,69000"
]
)
start &41
end &12
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3286,0
va (VaSet
font "courier,12,0"
)
xt "74750,55700,80350,57000"
st "lowpass2"
blo "74750,56700"
tm "WireNameMgr"
)
)
on &38
)
*64 (Wire
uid 3295,0
optionalChildren [
*65 (BdJunction
uid 3305,0
ps "OnConnectorStrategy"
shape (Circle
uid 3306,0
va (VaSet
vasetType 1
)
xt "49600,40600,50400,41400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3296,0
va (VaSet
vasetType 3
)
xt "48750,41000,55250,41000"
pts [
"48750,41000"
"55250,41000"
]
)
start &20
end &48
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3298,0
va (VaSet
font "courier,12,0"
)
xt "50750,39700,53550,41000"
st "pwm1"
blo "50750,40700"
tm "WireNameMgr"
)
)
on &39
)
*66 (Wire
uid 3299,0
shape (OrthoPolyLine
uid 3300,0
va (VaSet
vasetType 3
)
xt "50000,41000,50000,69000"
pts [
"50000,41000"
"50000,69000"
]
)
start &65
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3303,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3304,0
ro 270
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "48700,65000,50000,67800"
st "pwm1"
blo "49700,67800"
tm "WireNameMgr"
)
)
on &39
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *67 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 1297,0
va (VaSet
font "courier,12,0"
)
xt "-7000,19600,2500,21000"
st "Package List"
blo "-7000,20800"
)
*69 (MLText
uid 1298,0
va (VaSet
)
xt "-7000,21000,11600,24000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 191,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*71 (Text
uid 192,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,1400,33000,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*72 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32000,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*73 (Text
uid 194,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,5600,33500,6800"
st "Post-module directives:"
blo "20000,6600"
)
*74 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*75 (Text
uid 196,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,7200,33200,8400"
st "End-module directives:"
blo "20000,8200"
)
*76 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "59,4,1688,1058"
viewArea "-8583,17976,110007,94899"
cachedDiagramExtent "-7000,0,104000,93000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ipp.hevs.ch\\PREA309_HPLJP3005DN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 595
paperHeight 842
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4  (210mm x 297mm)"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 67
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 3511,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3300,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
va (VaSet
font "courier,12,1"
)
xt "1500,2550,7900,3950"
st "<library>"
blo "1500,3750"
tm "BdLibraryNameMgr"
)
*78 (Text
va (VaSet
font "courier,12,1"
)
xt "1500,3950,7000,5350"
st "<block>"
blo "1500,5150"
tm "BlkNameMgr"
)
*79 (Text
va (VaSet
font "courier,12,1"
)
xt "1500,5350,3000,6750"
st "I0"
blo "1500,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*81 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*82 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
va (VaSet
)
xt "-350,2550,1950,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*84 (Text
va (VaSet
)
xt "-350,3550,5150,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*85 (Text
va (VaSet
)
xt "-350,4550,250,5550"
st "I0"
blo "-350,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
va (VaSet
)
xt "-850,2550,1450,3550"
st "Library"
blo "-850,3350"
)
*87 (Text
va (VaSet
)
xt "-850,3550,5250,4550"
st "VhdlComponent"
blo "-850,4350"
)
*88 (Text
va (VaSet
)
xt "-850,4550,-250,5550"
st "I0"
blo "-850,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
va (VaSet
)
xt "-1600,2550,700,3550"
st "Library"
blo "-1600,3350"
)
*90 (Text
va (VaSet
)
xt "-1600,3550,5500,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*91 (Text
va (VaSet
)
xt "-1600,4550,-1000,5550"
st "I0"
blo "-1600,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
va (VaSet
)
xt "2950,3400,4150,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*93 (Text
va (VaSet
)
xt "2950,4400,3350,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,9,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,5100,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,12,0"
)
xt "0,1400,1400,2700"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,12,0"
)
xt "0,0,6300,1300"
st "Auto list"
)
second (MLText
va (VaSet
font "courier,12,0"
)
xt "0,1400,12600,2700"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,17400,-400"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
va (VaSet
font "courier,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*95 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,10800,-400"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
va (VaSet
font "courier,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*97 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,750,2600,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,750,2600,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,10,1"
)
xt "-7000,25800,1600,27000"
st "Declarations"
blo "-7000,26800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "-7000,27000,-2800,28200"
st "Ports:"
blo "-7000,28000"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "courier,10,1"
)
xt "-7000,27000,-1000,28200"
st "Pre User:"
blo "-7000,28000"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-5000,28200,34600,36200"
st "constant pwmBitNb: positive := 10;
constant mainsFrequency: real := 50.0;

constant samplingFrequency: real := 20.0 * mainsFrequency;
constant pwmFrequency: real := 1.0 * samplingFrequency;
constant pwmCountFrequency: real := 2.0**pwmBitNb * pwmFrequency;
constant clockFrequency: real := 2.0 * pwmCountFrequency;
constant lowpassShift : positive := 12;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "-7000,27000,4000,28200"
st "Diagram Signals:"
blo "-7000,28000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "-7000,27000,300,28200"
st "Post User:"
blo "-7000,28000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-5000,41400,-5000,41400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 26,0
usingSuid 1
emptyRow *98 (LEmptyRow
)
uid 2384,0
optionalChildren [
*99 (RefLabelRowHdr
)
*100 (TitleRowHdr
)
*101 (FilterRowHdr
)
*102 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*103 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*104 (GroupColHdr
tm "GroupColHdrMgr"
)
*105 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*106 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*107 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*108 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*109 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*110 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*111 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 12,0
)
)
uid 2917,0
)
*112 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 13,0
)
)
uid 2919,0
)
*113 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "doubleFrequency"
t "std_ulogic"
o 3
suid 15,0
)
)
uid 2923,0
)
*114 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "switchEvenOdd"
t "std_ulogic"
o 8
suid 16,0
)
)
uid 2925,0
)
*115 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "threeLevel"
t "std_ulogic"
o 9
suid 17,0
)
)
uid 2927,0
)
*116 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amplitude"
t "signed"
b "(pwmBitNb-1 downto 0)"
o 1
suid 18,0
)
)
uid 2929,0
)
*117 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm2"
t "std_ulogic"
o 5
suid 19,0
)
)
uid 2931,0
)
*118 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwmCountEn"
t "std_ulogic"
o 6
suid 21,0
)
)
uid 2937,0
)
*119 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "lowpass1"
t "real"
o 10
suid 23,0
)
)
uid 3210,0
)
*120 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "lowpass2"
t "real"
o 11
suid 25,0
)
)
uid 3291,0
)
*121 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm1"
t "std_ulogic"
o 11
suid 26,0
)
)
uid 3307,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2397,0
optionalChildren [
*122 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *123 (MRCItem
litem &98
pos 11
dimension 20
)
uid 2399,0
optionalChildren [
*124 (MRCItem
litem &99
pos 0
dimension 20
uid 2400,0
)
*125 (MRCItem
litem &100
pos 1
dimension 23
uid 2401,0
)
*126 (MRCItem
litem &101
pos 2
hidden 1
dimension 20
uid 2402,0
)
*127 (MRCItem
litem &111
pos 0
dimension 20
uid 2918,0
)
*128 (MRCItem
litem &112
pos 1
dimension 20
uid 2920,0
)
*129 (MRCItem
litem &113
pos 2
dimension 20
uid 2924,0
)
*130 (MRCItem
litem &114
pos 3
dimension 20
uid 2926,0
)
*131 (MRCItem
litem &115
pos 4
dimension 20
uid 2928,0
)
*132 (MRCItem
litem &116
pos 5
dimension 20
uid 2930,0
)
*133 (MRCItem
litem &117
pos 6
dimension 20
uid 2932,0
)
*134 (MRCItem
litem &118
pos 7
dimension 20
uid 2938,0
)
*135 (MRCItem
litem &119
pos 8
dimension 20
uid 3211,0
)
*136 (MRCItem
litem &120
pos 9
dimension 20
uid 3292,0
)
*137 (MRCItem
litem &121
pos 10
dimension 20
uid 3308,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2403,0
optionalChildren [
*138 (MRCItem
litem &102
pos 0
dimension 20
uid 2404,0
)
*139 (MRCItem
litem &104
pos 1
dimension 50
uid 2405,0
)
*140 (MRCItem
litem &105
pos 2
dimension 100
uid 2406,0
)
*141 (MRCItem
litem &106
pos 3
dimension 50
uid 2407,0
)
*142 (MRCItem
litem &107
pos 4
dimension 100
uid 2408,0
)
*143 (MRCItem
litem &108
pos 5
dimension 100
uid 2409,0
)
*144 (MRCItem
litem &109
pos 6
dimension 50
uid 2410,0
)
*145 (MRCItem
litem &110
pos 7
dimension 80
uid 2411,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 2398,0
vaOverrides [
]
)
]
)
uid 2383,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *146 (LEmptyRow
)
uid 2413,0
optionalChildren [
*147 (RefLabelRowHdr
)
*148 (TitleRowHdr
)
*149 (FilterRowHdr
)
*150 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*151 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*152 (GroupColHdr
tm "GroupColHdrMgr"
)
*153 (NameColHdr
tm "GenericNameColHdrMgr"
)
*154 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*155 (InitColHdr
tm "GenericValueColHdrMgr"
)
*156 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*157 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 2425,0
optionalChildren [
*158 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *159 (MRCItem
litem &146
pos 0
dimension 20
)
uid 2427,0
optionalChildren [
*160 (MRCItem
litem &147
pos 0
dimension 20
uid 2428,0
)
*161 (MRCItem
litem &148
pos 1
dimension 23
uid 2429,0
)
*162 (MRCItem
litem &149
pos 2
hidden 1
dimension 20
uid 2430,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2431,0
optionalChildren [
*163 (MRCItem
litem &150
pos 0
dimension 20
uid 2432,0
)
*164 (MRCItem
litem &152
pos 1
dimension 50
uid 2433,0
)
*165 (MRCItem
litem &153
pos 2
dimension 100
uid 2434,0
)
*166 (MRCItem
litem &154
pos 3
dimension 100
uid 2435,0
)
*167 (MRCItem
litem &155
pos 4
dimension 50
uid 2436,0
)
*168 (MRCItem
litem &156
pos 5
dimension 50
uid 2437,0
)
*169 (MRCItem
litem &157
pos 6
dimension 80
uid 2438,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 2426,0
vaOverrides [
]
)
]
)
uid 2412,0
type 1
)
activeModelName "BlockDiag"
)
