From a15f86192908696db124c32590eb7c56f11d7f00 Mon Sep 17 00:00:00 2001
From: David Daney <david.daney@cavium.com>
Date: Fri, 24 Aug 2012 14:32:56 -0700
Subject: [PATCH 144/337] MIPS: OCTEON: Add register defintions for SSO block.

Based On SDK 3.0.0-482

Needed by cn68XX ethernet support.

Signed-off-by: David Daney <david.daney@cavium.com>
Signed-off-by: Corey Minyard <cminyard@mvista.com>
Signed-off-by: Jack Tan <jack.tan@windriver.com>
---
 arch/mips/include/asm/octeon/cvmx-sso-defs.h | 1064 ++++++++++++++++++++++++++
 1 files changed, 1064 insertions(+), 0 deletions(-)
 create mode 100644 arch/mips/include/asm/octeon/cvmx-sso-defs.h

diff --git a/arch/mips/include/asm/octeon/cvmx-sso-defs.h b/arch/mips/include/asm/octeon/cvmx-sso-defs.h
new file mode 100644
index 0000000..20f18ee
--- /dev/null
+++ b/arch/mips/include/asm/octeon/cvmx-sso-defs.h
@@ -0,0 +1,1064 @@
+/***********************license start***************
+ * Author: Cavium Inc.
+ *
+ * Contact: support@cavium.com
+ * This file is part of the OCTEON SDK
+ *
+ * Copyright (c) 2003-2012 Cavium Inc.
+ *
+ * This file is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License, Version 2, as
+ * published by the Free Software Foundation.
+ *
+ * This file is distributed in the hope that it will be useful, but
+ * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
+ * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
+ * NONINFRINGEMENT.  See the GNU General Public License for more
+ * details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this file; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ * or visit http://www.gnu.org/licenses/.
+ *
+ * This file may also be available under a different license from Cavium.
+ * Contact Cavium Inc. for more information
+ ***********************license end**************************************/
+
+#ifndef __CVMX_SSO_DEFS_H__
+#define __CVMX_SSO_DEFS_H__
+
+#define CVMX_SSO_ACTIVE_CYCLES (CVMX_ADD_IO_SEG(0x00016700000010E8ull))
+#define CVMX_SSO_BIST_STAT (CVMX_ADD_IO_SEG(0x0001670000001078ull))
+#define CVMX_SSO_CFG (CVMX_ADD_IO_SEG(0x0001670000001088ull))
+#define CVMX_SSO_DS_PC (CVMX_ADD_IO_SEG(0x0001670000001070ull))
+#define CVMX_SSO_ERR (CVMX_ADD_IO_SEG(0x0001670000001038ull))
+#define CVMX_SSO_ERR_ENB (CVMX_ADD_IO_SEG(0x0001670000001030ull))
+#define CVMX_SSO_FIDX_ECC_CTL (CVMX_ADD_IO_SEG(0x00016700000010D0ull))
+#define CVMX_SSO_FIDX_ECC_ST (CVMX_ADD_IO_SEG(0x00016700000010D8ull))
+#define CVMX_SSO_FPAGE_CNT (CVMX_ADD_IO_SEG(0x0001670000001090ull))
+#define CVMX_SSO_GWE_CFG (CVMX_ADD_IO_SEG(0x0001670000001098ull))
+#define CVMX_SSO_IDX_ECC_CTL (CVMX_ADD_IO_SEG(0x00016700000010C0ull))
+#define CVMX_SSO_IDX_ECC_ST (CVMX_ADD_IO_SEG(0x00016700000010C8ull))
+#define CVMX_SSO_IQ_CNTX(offset) (CVMX_ADD_IO_SEG(0x0001670000009000ull) + ((offset) & 7) * 8)
+#define CVMX_SSO_IQ_COM_CNT (CVMX_ADD_IO_SEG(0x0001670000001058ull))
+#define CVMX_SSO_IQ_INT (CVMX_ADD_IO_SEG(0x0001670000001048ull))
+#define CVMX_SSO_IQ_INT_EN (CVMX_ADD_IO_SEG(0x0001670000001050ull))
+#define CVMX_SSO_IQ_THRX(offset) (CVMX_ADD_IO_SEG(0x000167000000A000ull) + ((offset) & 7) * 8)
+#define CVMX_SSO_NOS_CNT (CVMX_ADD_IO_SEG(0x0001670000001040ull))
+#define CVMX_SSO_NW_TIM (CVMX_ADD_IO_SEG(0x0001670000001028ull))
+#define CVMX_SSO_OTH_ECC_CTL (CVMX_ADD_IO_SEG(0x00016700000010B0ull))
+#define CVMX_SSO_OTH_ECC_ST (CVMX_ADD_IO_SEG(0x00016700000010B8ull))
+#define CVMX_SSO_PND_ECC_CTL (CVMX_ADD_IO_SEG(0x00016700000010A0ull))
+#define CVMX_SSO_PND_ECC_ST (CVMX_ADD_IO_SEG(0x00016700000010A8ull))
+#define CVMX_SSO_PPX_GRP_MSK(offset) (CVMX_ADD_IO_SEG(0x0001670000006000ull) + ((offset) & 31) * 8)
+#define CVMX_SSO_PPX_QOS_PRI(offset) (CVMX_ADD_IO_SEG(0x0001670000003000ull) + ((offset) & 31) * 8)
+#define CVMX_SSO_PP_STRICT (CVMX_ADD_IO_SEG(0x00016700000010E0ull))
+#define CVMX_SSO_QOSX_RND(offset) (CVMX_ADD_IO_SEG(0x0001670000002000ull) + ((offset) & 7) * 8)
+#define CVMX_SSO_QOS_THRX(offset) (CVMX_ADD_IO_SEG(0x000167000000B000ull) + ((offset) & 7) * 8)
+#define CVMX_SSO_QOS_WE (CVMX_ADD_IO_SEG(0x0001670000001080ull))
+#define CVMX_SSO_RESET (CVMX_ADD_IO_SEG(0x00016700000010F0ull))
+#define CVMX_SSO_RWQ_HEAD_PTRX(offset) (CVMX_ADD_IO_SEG(0x000167000000C000ull) + ((offset) & 7) * 8)
+#define CVMX_SSO_RWQ_POP_FPTR (CVMX_ADD_IO_SEG(0x000167000000C408ull))
+#define CVMX_SSO_RWQ_PSH_FPTR (CVMX_ADD_IO_SEG(0x000167000000C400ull))
+#define CVMX_SSO_RWQ_TAIL_PTRX(offset) (CVMX_ADD_IO_SEG(0x000167000000C200ull) + ((offset) & 7) * 8)
+#define CVMX_SSO_TS_PC (CVMX_ADD_IO_SEG(0x0001670000001068ull))
+#define CVMX_SSO_WA_COM_PC (CVMX_ADD_IO_SEG(0x0001670000001060ull))
+#define CVMX_SSO_WA_PCX(offset) (CVMX_ADD_IO_SEG(0x0001670000005000ull) + ((offset) & 7) * 8)
+#define CVMX_SSO_WQ_INT (CVMX_ADD_IO_SEG(0x0001670000001000ull))
+#define CVMX_SSO_WQ_INT_CNTX(offset) (CVMX_ADD_IO_SEG(0x0001670000008000ull) + ((offset) & 63) * 8)
+#define CVMX_SSO_WQ_INT_PC (CVMX_ADD_IO_SEG(0x0001670000001020ull))
+#define CVMX_SSO_WQ_INT_THRX(offset) (CVMX_ADD_IO_SEG(0x0001670000007000ull) + ((offset) & 63) * 8)
+#define CVMX_SSO_WQ_IQ_DIS (CVMX_ADD_IO_SEG(0x0001670000001010ull))
+#define CVMX_SSO_WS_PCX(offset) (CVMX_ADD_IO_SEG(0x0001670000004000ull) + ((offset) & 63) * 8)
+
+union cvmx_sso_active_cycles {
+	uint64_t u64;
+	struct cvmx_sso_active_cycles_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t act_cyc:64;
+#else
+		uint64_t act_cyc:64;
+#endif
+	} s;
+	struct cvmx_sso_active_cycles_s cn68xx;
+};
+
+union cvmx_sso_bist_stat {
+	uint64_t u64;
+	struct cvmx_sso_bist_stat_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_62_63:2;
+		uint64_t odu_pref:2;
+		uint64_t reserved_54_59:6;
+		uint64_t fptr:2;
+		uint64_t reserved_45_51:7;
+		uint64_t rwo_dat:1;
+		uint64_t rwo:2;
+		uint64_t reserved_35_41:7;
+		uint64_t rwi_dat:1;
+		uint64_t reserved_32_33:2;
+		uint64_t soc:1;
+		uint64_t reserved_28_30:3;
+		uint64_t ncbo:4;
+		uint64_t reserved_21_23:3;
+		uint64_t index:1;
+		uint64_t reserved_17_19:3;
+		uint64_t fidx:1;
+		uint64_t reserved_10_15:6;
+		uint64_t pend:2;
+		uint64_t reserved_2_7:6;
+		uint64_t oth:2;
+#else
+		uint64_t oth:2;
+		uint64_t reserved_2_7:6;
+		uint64_t pend:2;
+		uint64_t reserved_10_15:6;
+		uint64_t fidx:1;
+		uint64_t reserved_17_19:3;
+		uint64_t index:1;
+		uint64_t reserved_21_23:3;
+		uint64_t ncbo:4;
+		uint64_t reserved_28_30:3;
+		uint64_t soc:1;
+		uint64_t reserved_32_33:2;
+		uint64_t rwi_dat:1;
+		uint64_t reserved_35_41:7;
+		uint64_t rwo:2;
+		uint64_t rwo_dat:1;
+		uint64_t reserved_45_51:7;
+		uint64_t fptr:2;
+		uint64_t reserved_54_59:6;
+		uint64_t odu_pref:2;
+		uint64_t reserved_62_63:2;
+#endif
+	} s;
+	struct cvmx_sso_bist_stat_s cn68xx;
+	struct cvmx_sso_bist_stat_cn68xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_54_63:10;
+		uint64_t fptr:2;
+		uint64_t reserved_45_51:7;
+		uint64_t rwo_dat:1;
+		uint64_t rwo:2;
+		uint64_t reserved_35_41:7;
+		uint64_t rwi_dat:1;
+		uint64_t reserved_32_33:2;
+		uint64_t soc:1;
+		uint64_t reserved_28_30:3;
+		uint64_t ncbo:4;
+		uint64_t reserved_21_23:3;
+		uint64_t index:1;
+		uint64_t reserved_17_19:3;
+		uint64_t fidx:1;
+		uint64_t reserved_10_15:6;
+		uint64_t pend:2;
+		uint64_t reserved_2_7:6;
+		uint64_t oth:2;
+#else
+		uint64_t oth:2;
+		uint64_t reserved_2_7:6;
+		uint64_t pend:2;
+		uint64_t reserved_10_15:6;
+		uint64_t fidx:1;
+		uint64_t reserved_17_19:3;
+		uint64_t index:1;
+		uint64_t reserved_21_23:3;
+		uint64_t ncbo:4;
+		uint64_t reserved_28_30:3;
+		uint64_t soc:1;
+		uint64_t reserved_32_33:2;
+		uint64_t rwi_dat:1;
+		uint64_t reserved_35_41:7;
+		uint64_t rwo:2;
+		uint64_t rwo_dat:1;
+		uint64_t reserved_45_51:7;
+		uint64_t fptr:2;
+		uint64_t reserved_54_63:10;
+#endif
+	} cn68xxp1;
+};
+
+union cvmx_sso_cfg {
+	uint64_t u64;
+	struct cvmx_sso_cfg_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_16_63:48;
+		uint64_t qck_gw_rsp_adj:3;
+		uint64_t qck_gw_rsp_dis:1;
+		uint64_t qck_sw_dis:1;
+		uint64_t rwq_alloc_dis:1;
+		uint64_t soc_ccam_dis:1;
+		uint64_t sso_cclk_dis:1;
+		uint64_t rwo_flush:1;
+		uint64_t wfe_thr:1;
+		uint64_t rwio_byp_dis:1;
+		uint64_t rwq_byp_dis:1;
+		uint64_t stt:1;
+		uint64_t ldt:1;
+		uint64_t dwb:1;
+		uint64_t rwen:1;
+#else
+		uint64_t rwen:1;
+		uint64_t dwb:1;
+		uint64_t ldt:1;
+		uint64_t stt:1;
+		uint64_t rwq_byp_dis:1;
+		uint64_t rwio_byp_dis:1;
+		uint64_t wfe_thr:1;
+		uint64_t rwo_flush:1;
+		uint64_t sso_cclk_dis:1;
+		uint64_t soc_ccam_dis:1;
+		uint64_t rwq_alloc_dis:1;
+		uint64_t qck_sw_dis:1;
+		uint64_t qck_gw_rsp_dis:1;
+		uint64_t qck_gw_rsp_adj:3;
+		uint64_t reserved_16_63:48;
+#endif
+	} s;
+	struct cvmx_sso_cfg_s cn68xx;
+	struct cvmx_sso_cfg_cn68xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_8_63:56;
+		uint64_t rwo_flush:1;
+		uint64_t wfe_thr:1;
+		uint64_t rwio_byp_dis:1;
+		uint64_t rwq_byp_dis:1;
+		uint64_t stt:1;
+		uint64_t ldt:1;
+		uint64_t dwb:1;
+		uint64_t rwen:1;
+#else
+		uint64_t rwen:1;
+		uint64_t dwb:1;
+		uint64_t ldt:1;
+		uint64_t stt:1;
+		uint64_t rwq_byp_dis:1;
+		uint64_t rwio_byp_dis:1;
+		uint64_t wfe_thr:1;
+		uint64_t rwo_flush:1;
+		uint64_t reserved_8_63:56;
+#endif
+	} cn68xxp1;
+};
+
+union cvmx_sso_ds_pc {
+	uint64_t u64;
+	struct cvmx_sso_ds_pc_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t ds_pc:64;
+#else
+		uint64_t ds_pc:64;
+#endif
+	} s;
+	struct cvmx_sso_ds_pc_s cn68xx;
+	struct cvmx_sso_ds_pc_s cn68xxp1;
+};
+
+union cvmx_sso_err {
+	uint64_t u64;
+	struct cvmx_sso_err_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_48_63:16;
+		uint64_t bfp:1;
+		uint64_t awe:1;
+		uint64_t fpe:1;
+		uint64_t reserved_43_44:2;
+		uint64_t iop:11;
+		uint64_t reserved_12_31:20;
+		uint64_t pnd_dbe0:1;
+		uint64_t pnd_sbe0:1;
+		uint64_t pnd_dbe1:1;
+		uint64_t pnd_sbe1:1;
+		uint64_t oth_dbe0:1;
+		uint64_t oth_sbe0:1;
+		uint64_t oth_dbe1:1;
+		uint64_t oth_sbe1:1;
+		uint64_t idx_dbe:1;
+		uint64_t idx_sbe:1;
+		uint64_t fidx_dbe:1;
+		uint64_t fidx_sbe:1;
+#else
+		uint64_t fidx_sbe:1;
+		uint64_t fidx_dbe:1;
+		uint64_t idx_sbe:1;
+		uint64_t idx_dbe:1;
+		uint64_t oth_sbe1:1;
+		uint64_t oth_dbe1:1;
+		uint64_t oth_sbe0:1;
+		uint64_t oth_dbe0:1;
+		uint64_t pnd_sbe1:1;
+		uint64_t pnd_dbe1:1;
+		uint64_t pnd_sbe0:1;
+		uint64_t pnd_dbe0:1;
+		uint64_t reserved_12_31:20;
+		uint64_t iop:11;
+		uint64_t reserved_43_44:2;
+		uint64_t fpe:1;
+		uint64_t awe:1;
+		uint64_t bfp:1;
+		uint64_t reserved_48_63:16;
+#endif
+	} s;
+	struct cvmx_sso_err_s cn68xx;
+	struct cvmx_sso_err_s cn68xxp1;
+};
+
+union cvmx_sso_err_enb {
+	uint64_t u64;
+	struct cvmx_sso_err_enb_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_48_63:16;
+		uint64_t bfp_ie:1;
+		uint64_t awe_ie:1;
+		uint64_t fpe_ie:1;
+		uint64_t reserved_43_44:2;
+		uint64_t iop_ie:11;
+		uint64_t reserved_12_31:20;
+		uint64_t pnd_dbe0_ie:1;
+		uint64_t pnd_sbe0_ie:1;
+		uint64_t pnd_dbe1_ie:1;
+		uint64_t pnd_sbe1_ie:1;
+		uint64_t oth_dbe0_ie:1;
+		uint64_t oth_sbe0_ie:1;
+		uint64_t oth_dbe1_ie:1;
+		uint64_t oth_sbe1_ie:1;
+		uint64_t idx_dbe_ie:1;
+		uint64_t idx_sbe_ie:1;
+		uint64_t fidx_dbe_ie:1;
+		uint64_t fidx_sbe_ie:1;
+#else
+		uint64_t fidx_sbe_ie:1;
+		uint64_t fidx_dbe_ie:1;
+		uint64_t idx_sbe_ie:1;
+		uint64_t idx_dbe_ie:1;
+		uint64_t oth_sbe1_ie:1;
+		uint64_t oth_dbe1_ie:1;
+		uint64_t oth_sbe0_ie:1;
+		uint64_t oth_dbe0_ie:1;
+		uint64_t pnd_sbe1_ie:1;
+		uint64_t pnd_dbe1_ie:1;
+		uint64_t pnd_sbe0_ie:1;
+		uint64_t pnd_dbe0_ie:1;
+		uint64_t reserved_12_31:20;
+		uint64_t iop_ie:11;
+		uint64_t reserved_43_44:2;
+		uint64_t fpe_ie:1;
+		uint64_t awe_ie:1;
+		uint64_t bfp_ie:1;
+		uint64_t reserved_48_63:16;
+#endif
+	} s;
+	struct cvmx_sso_err_enb_s cn68xx;
+	struct cvmx_sso_err_enb_s cn68xxp1;
+};
+
+union cvmx_sso_fidx_ecc_ctl {
+	uint64_t u64;
+	struct cvmx_sso_fidx_ecc_ctl_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_3_63:61;
+		uint64_t flip_synd:2;
+		uint64_t ecc_ena:1;
+#else
+		uint64_t ecc_ena:1;
+		uint64_t flip_synd:2;
+		uint64_t reserved_3_63:61;
+#endif
+	} s;
+	struct cvmx_sso_fidx_ecc_ctl_s cn68xx;
+	struct cvmx_sso_fidx_ecc_ctl_s cn68xxp1;
+};
+
+union cvmx_sso_fidx_ecc_st {
+	uint64_t u64;
+	struct cvmx_sso_fidx_ecc_st_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_27_63:37;
+		uint64_t addr:11;
+		uint64_t reserved_9_15:7;
+		uint64_t syndrom:5;
+		uint64_t reserved_0_3:4;
+#else
+		uint64_t reserved_0_3:4;
+		uint64_t syndrom:5;
+		uint64_t reserved_9_15:7;
+		uint64_t addr:11;
+		uint64_t reserved_27_63:37;
+#endif
+	} s;
+	struct cvmx_sso_fidx_ecc_st_s cn68xx;
+	struct cvmx_sso_fidx_ecc_st_s cn68xxp1;
+};
+
+union cvmx_sso_fpage_cnt {
+	uint64_t u64;
+	struct cvmx_sso_fpage_cnt_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_32_63:32;
+		uint64_t fpage_cnt:32;
+#else
+		uint64_t fpage_cnt:32;
+		uint64_t reserved_32_63:32;
+#endif
+	} s;
+	struct cvmx_sso_fpage_cnt_s cn68xx;
+	struct cvmx_sso_fpage_cnt_s cn68xxp1;
+};
+
+union cvmx_sso_gwe_cfg {
+	uint64_t u64;
+	struct cvmx_sso_gwe_cfg_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_12_63:52;
+		uint64_t odu_ffpgw_dis:1;
+		uint64_t gwe_rfpgw_dis:1;
+		uint64_t odu_prf_dis:1;
+		uint64_t odu_bmp_dis:1;
+		uint64_t reserved_5_7:3;
+		uint64_t gwe_hvy_dis:1;
+		uint64_t gwe_poe:1;
+		uint64_t gwe_fpor:1;
+		uint64_t gwe_rah:1;
+		uint64_t gwe_dis:1;
+#else
+		uint64_t gwe_dis:1;
+		uint64_t gwe_rah:1;
+		uint64_t gwe_fpor:1;
+		uint64_t gwe_poe:1;
+		uint64_t gwe_hvy_dis:1;
+		uint64_t reserved_5_7:3;
+		uint64_t odu_bmp_dis:1;
+		uint64_t odu_prf_dis:1;
+		uint64_t gwe_rfpgw_dis:1;
+		uint64_t odu_ffpgw_dis:1;
+		uint64_t reserved_12_63:52;
+#endif
+	} s;
+	struct cvmx_sso_gwe_cfg_s cn68xx;
+	struct cvmx_sso_gwe_cfg_cn68xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_4_63:60;
+		uint64_t gwe_poe:1;
+		uint64_t gwe_fpor:1;
+		uint64_t gwe_rah:1;
+		uint64_t gwe_dis:1;
+#else
+		uint64_t gwe_dis:1;
+		uint64_t gwe_rah:1;
+		uint64_t gwe_fpor:1;
+		uint64_t gwe_poe:1;
+		uint64_t reserved_4_63:60;
+#endif
+	} cn68xxp1;
+};
+
+union cvmx_sso_idx_ecc_ctl {
+	uint64_t u64;
+	struct cvmx_sso_idx_ecc_ctl_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_3_63:61;
+		uint64_t flip_synd:2;
+		uint64_t ecc_ena:1;
+#else
+		uint64_t ecc_ena:1;
+		uint64_t flip_synd:2;
+		uint64_t reserved_3_63:61;
+#endif
+	} s;
+	struct cvmx_sso_idx_ecc_ctl_s cn68xx;
+	struct cvmx_sso_idx_ecc_ctl_s cn68xxp1;
+};
+
+union cvmx_sso_idx_ecc_st {
+	uint64_t u64;
+	struct cvmx_sso_idx_ecc_st_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_27_63:37;
+		uint64_t addr:11;
+		uint64_t reserved_9_15:7;
+		uint64_t syndrom:5;
+		uint64_t reserved_0_3:4;
+#else
+		uint64_t reserved_0_3:4;
+		uint64_t syndrom:5;
+		uint64_t reserved_9_15:7;
+		uint64_t addr:11;
+		uint64_t reserved_27_63:37;
+#endif
+	} s;
+	struct cvmx_sso_idx_ecc_st_s cn68xx;
+	struct cvmx_sso_idx_ecc_st_s cn68xxp1;
+};
+
+union cvmx_sso_iq_cntx {
+	uint64_t u64;
+	struct cvmx_sso_iq_cntx_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_32_63:32;
+		uint64_t iq_cnt:32;
+#else
+		uint64_t iq_cnt:32;
+		uint64_t reserved_32_63:32;
+#endif
+	} s;
+	struct cvmx_sso_iq_cntx_s cn68xx;
+	struct cvmx_sso_iq_cntx_s cn68xxp1;
+};
+
+union cvmx_sso_iq_com_cnt {
+	uint64_t u64;
+	struct cvmx_sso_iq_com_cnt_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_32_63:32;
+		uint64_t iq_cnt:32;
+#else
+		uint64_t iq_cnt:32;
+		uint64_t reserved_32_63:32;
+#endif
+	} s;
+	struct cvmx_sso_iq_com_cnt_s cn68xx;
+	struct cvmx_sso_iq_com_cnt_s cn68xxp1;
+};
+
+union cvmx_sso_iq_int {
+	uint64_t u64;
+	struct cvmx_sso_iq_int_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_8_63:56;
+		uint64_t iq_int:8;
+#else
+		uint64_t iq_int:8;
+		uint64_t reserved_8_63:56;
+#endif
+	} s;
+	struct cvmx_sso_iq_int_s cn68xx;
+	struct cvmx_sso_iq_int_s cn68xxp1;
+};
+
+union cvmx_sso_iq_int_en {
+	uint64_t u64;
+	struct cvmx_sso_iq_int_en_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_8_63:56;
+		uint64_t int_en:8;
+#else
+		uint64_t int_en:8;
+		uint64_t reserved_8_63:56;
+#endif
+	} s;
+	struct cvmx_sso_iq_int_en_s cn68xx;
+	struct cvmx_sso_iq_int_en_s cn68xxp1;
+};
+
+union cvmx_sso_iq_thrx {
+	uint64_t u64;
+	struct cvmx_sso_iq_thrx_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_32_63:32;
+		uint64_t iq_thr:32;
+#else
+		uint64_t iq_thr:32;
+		uint64_t reserved_32_63:32;
+#endif
+	} s;
+	struct cvmx_sso_iq_thrx_s cn68xx;
+	struct cvmx_sso_iq_thrx_s cn68xxp1;
+};
+
+union cvmx_sso_nos_cnt {
+	uint64_t u64;
+	struct cvmx_sso_nos_cnt_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_12_63:52;
+		uint64_t nos_cnt:12;
+#else
+		uint64_t nos_cnt:12;
+		uint64_t reserved_12_63:52;
+#endif
+	} s;
+	struct cvmx_sso_nos_cnt_s cn68xx;
+	struct cvmx_sso_nos_cnt_s cn68xxp1;
+};
+
+union cvmx_sso_nw_tim {
+	uint64_t u64;
+	struct cvmx_sso_nw_tim_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_10_63:54;
+		uint64_t nw_tim:10;
+#else
+		uint64_t nw_tim:10;
+		uint64_t reserved_10_63:54;
+#endif
+	} s;
+	struct cvmx_sso_nw_tim_s cn68xx;
+	struct cvmx_sso_nw_tim_s cn68xxp1;
+};
+
+union cvmx_sso_oth_ecc_ctl {
+	uint64_t u64;
+	struct cvmx_sso_oth_ecc_ctl_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_6_63:58;
+		uint64_t flip_synd1:2;
+		uint64_t ecc_ena1:1;
+		uint64_t flip_synd0:2;
+		uint64_t ecc_ena0:1;
+#else
+		uint64_t ecc_ena0:1;
+		uint64_t flip_synd0:2;
+		uint64_t ecc_ena1:1;
+		uint64_t flip_synd1:2;
+		uint64_t reserved_6_63:58;
+#endif
+	} s;
+	struct cvmx_sso_oth_ecc_ctl_s cn68xx;
+	struct cvmx_sso_oth_ecc_ctl_s cn68xxp1;
+};
+
+union cvmx_sso_oth_ecc_st {
+	uint64_t u64;
+	struct cvmx_sso_oth_ecc_st_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_59_63:5;
+		uint64_t addr1:11;
+		uint64_t reserved_43_47:5;
+		uint64_t syndrom1:7;
+		uint64_t reserved_27_35:9;
+		uint64_t addr0:11;
+		uint64_t reserved_11_15:5;
+		uint64_t syndrom0:7;
+		uint64_t reserved_0_3:4;
+#else
+		uint64_t reserved_0_3:4;
+		uint64_t syndrom0:7;
+		uint64_t reserved_11_15:5;
+		uint64_t addr0:11;
+		uint64_t reserved_27_35:9;
+		uint64_t syndrom1:7;
+		uint64_t reserved_43_47:5;
+		uint64_t addr1:11;
+		uint64_t reserved_59_63:5;
+#endif
+	} s;
+	struct cvmx_sso_oth_ecc_st_s cn68xx;
+	struct cvmx_sso_oth_ecc_st_s cn68xxp1;
+};
+
+union cvmx_sso_pnd_ecc_ctl {
+	uint64_t u64;
+	struct cvmx_sso_pnd_ecc_ctl_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_6_63:58;
+		uint64_t flip_synd1:2;
+		uint64_t ecc_ena1:1;
+		uint64_t flip_synd0:2;
+		uint64_t ecc_ena0:1;
+#else
+		uint64_t ecc_ena0:1;
+		uint64_t flip_synd0:2;
+		uint64_t ecc_ena1:1;
+		uint64_t flip_synd1:2;
+		uint64_t reserved_6_63:58;
+#endif
+	} s;
+	struct cvmx_sso_pnd_ecc_ctl_s cn68xx;
+	struct cvmx_sso_pnd_ecc_ctl_s cn68xxp1;
+};
+
+union cvmx_sso_pnd_ecc_st {
+	uint64_t u64;
+	struct cvmx_sso_pnd_ecc_st_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_59_63:5;
+		uint64_t addr1:11;
+		uint64_t reserved_43_47:5;
+		uint64_t syndrom1:7;
+		uint64_t reserved_27_35:9;
+		uint64_t addr0:11;
+		uint64_t reserved_11_15:5;
+		uint64_t syndrom0:7;
+		uint64_t reserved_0_3:4;
+#else
+		uint64_t reserved_0_3:4;
+		uint64_t syndrom0:7;
+		uint64_t reserved_11_15:5;
+		uint64_t addr0:11;
+		uint64_t reserved_27_35:9;
+		uint64_t syndrom1:7;
+		uint64_t reserved_43_47:5;
+		uint64_t addr1:11;
+		uint64_t reserved_59_63:5;
+#endif
+	} s;
+	struct cvmx_sso_pnd_ecc_st_s cn68xx;
+	struct cvmx_sso_pnd_ecc_st_s cn68xxp1;
+};
+
+union cvmx_sso_ppx_grp_msk {
+	uint64_t u64;
+	struct cvmx_sso_ppx_grp_msk_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t grp_msk:64;
+#else
+		uint64_t grp_msk:64;
+#endif
+	} s;
+	struct cvmx_sso_ppx_grp_msk_s cn68xx;
+	struct cvmx_sso_ppx_grp_msk_s cn68xxp1;
+};
+
+union cvmx_sso_ppx_qos_pri {
+	uint64_t u64;
+	struct cvmx_sso_ppx_qos_pri_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_60_63:4;
+		uint64_t qos7_pri:4;
+		uint64_t reserved_52_55:4;
+		uint64_t qos6_pri:4;
+		uint64_t reserved_44_47:4;
+		uint64_t qos5_pri:4;
+		uint64_t reserved_36_39:4;
+		uint64_t qos4_pri:4;
+		uint64_t reserved_28_31:4;
+		uint64_t qos3_pri:4;
+		uint64_t reserved_20_23:4;
+		uint64_t qos2_pri:4;
+		uint64_t reserved_12_15:4;
+		uint64_t qos1_pri:4;
+		uint64_t reserved_4_7:4;
+		uint64_t qos0_pri:4;
+#else
+		uint64_t qos0_pri:4;
+		uint64_t reserved_4_7:4;
+		uint64_t qos1_pri:4;
+		uint64_t reserved_12_15:4;
+		uint64_t qos2_pri:4;
+		uint64_t reserved_20_23:4;
+		uint64_t qos3_pri:4;
+		uint64_t reserved_28_31:4;
+		uint64_t qos4_pri:4;
+		uint64_t reserved_36_39:4;
+		uint64_t qos5_pri:4;
+		uint64_t reserved_44_47:4;
+		uint64_t qos6_pri:4;
+		uint64_t reserved_52_55:4;
+		uint64_t qos7_pri:4;
+		uint64_t reserved_60_63:4;
+#endif
+	} s;
+	struct cvmx_sso_ppx_qos_pri_s cn68xx;
+	struct cvmx_sso_ppx_qos_pri_s cn68xxp1;
+};
+
+union cvmx_sso_pp_strict {
+	uint64_t u64;
+	struct cvmx_sso_pp_strict_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_32_63:32;
+		uint64_t pp_strict:32;
+#else
+		uint64_t pp_strict:32;
+		uint64_t reserved_32_63:32;
+#endif
+	} s;
+	struct cvmx_sso_pp_strict_s cn68xx;
+	struct cvmx_sso_pp_strict_s cn68xxp1;
+};
+
+union cvmx_sso_qosx_rnd {
+	uint64_t u64;
+	struct cvmx_sso_qosx_rnd_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_8_63:56;
+		uint64_t rnds_qos:8;
+#else
+		uint64_t rnds_qos:8;
+		uint64_t reserved_8_63:56;
+#endif
+	} s;
+	struct cvmx_sso_qosx_rnd_s cn68xx;
+	struct cvmx_sso_qosx_rnd_s cn68xxp1;
+};
+
+union cvmx_sso_qos_thrx {
+	uint64_t u64;
+	struct cvmx_sso_qos_thrx_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_40_63:24;
+		uint64_t buf_cnt:12;
+		uint64_t reserved_26_27:2;
+		uint64_t max_thr:12;
+		uint64_t reserved_12_13:2;
+		uint64_t min_thr:12;
+#else
+		uint64_t min_thr:12;
+		uint64_t reserved_12_13:2;
+		uint64_t max_thr:12;
+		uint64_t reserved_26_27:2;
+		uint64_t buf_cnt:12;
+		uint64_t reserved_40_63:24;
+#endif
+	} s;
+	struct cvmx_sso_qos_thrx_s cn68xx;
+	struct cvmx_sso_qos_thrx_s cn68xxp1;
+};
+
+union cvmx_sso_qos_we {
+	uint64_t u64;
+	struct cvmx_sso_qos_we_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_26_63:38;
+		uint64_t des_cnt:12;
+		uint64_t reserved_12_13:2;
+		uint64_t free_cnt:12;
+#else
+		uint64_t free_cnt:12;
+		uint64_t reserved_12_13:2;
+		uint64_t des_cnt:12;
+		uint64_t reserved_26_63:38;
+#endif
+	} s;
+	struct cvmx_sso_qos_we_s cn68xx;
+	struct cvmx_sso_qos_we_s cn68xxp1;
+};
+
+union cvmx_sso_reset {
+	uint64_t u64;
+	struct cvmx_sso_reset_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_1_63:63;
+		uint64_t reset:1;
+#else
+		uint64_t reset:1;
+		uint64_t reserved_1_63:63;
+#endif
+	} s;
+	struct cvmx_sso_reset_s cn68xx;
+};
+
+union cvmx_sso_rwq_head_ptrx {
+	uint64_t u64;
+	struct cvmx_sso_rwq_head_ptrx_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_38_63:26;
+		uint64_t ptr:31;
+		uint64_t reserved_5_6:2;
+		uint64_t rctr:5;
+#else
+		uint64_t rctr:5;
+		uint64_t reserved_5_6:2;
+		uint64_t ptr:31;
+		uint64_t reserved_38_63:26;
+#endif
+	} s;
+	struct cvmx_sso_rwq_head_ptrx_s cn68xx;
+	struct cvmx_sso_rwq_head_ptrx_s cn68xxp1;
+};
+
+union cvmx_sso_rwq_pop_fptr {
+	uint64_t u64;
+	struct cvmx_sso_rwq_pop_fptr_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t val:1;
+		uint64_t reserved_38_62:25;
+		uint64_t fptr:31;
+		uint64_t reserved_0_6:7;
+#else
+		uint64_t reserved_0_6:7;
+		uint64_t fptr:31;
+		uint64_t reserved_38_62:25;
+		uint64_t val:1;
+#endif
+	} s;
+	struct cvmx_sso_rwq_pop_fptr_s cn68xx;
+	struct cvmx_sso_rwq_pop_fptr_s cn68xxp1;
+};
+
+union cvmx_sso_rwq_psh_fptr {
+	uint64_t u64;
+	struct cvmx_sso_rwq_psh_fptr_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t full:1;
+		uint64_t reserved_38_62:25;
+		uint64_t fptr:31;
+		uint64_t reserved_0_6:7;
+#else
+		uint64_t reserved_0_6:7;
+		uint64_t fptr:31;
+		uint64_t reserved_38_62:25;
+		uint64_t full:1;
+#endif
+	} s;
+	struct cvmx_sso_rwq_psh_fptr_s cn68xx;
+	struct cvmx_sso_rwq_psh_fptr_s cn68xxp1;
+};
+
+union cvmx_sso_rwq_tail_ptrx {
+	uint64_t u64;
+	struct cvmx_sso_rwq_tail_ptrx_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_38_63:26;
+		uint64_t ptr:31;
+		uint64_t reserved_5_6:2;
+		uint64_t rctr:5;
+#else
+		uint64_t rctr:5;
+		uint64_t reserved_5_6:2;
+		uint64_t ptr:31;
+		uint64_t reserved_38_63:26;
+#endif
+	} s;
+	struct cvmx_sso_rwq_tail_ptrx_s cn68xx;
+	struct cvmx_sso_rwq_tail_ptrx_s cn68xxp1;
+};
+
+union cvmx_sso_ts_pc {
+	uint64_t u64;
+	struct cvmx_sso_ts_pc_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t ts_pc:64;
+#else
+		uint64_t ts_pc:64;
+#endif
+	} s;
+	struct cvmx_sso_ts_pc_s cn68xx;
+	struct cvmx_sso_ts_pc_s cn68xxp1;
+};
+
+union cvmx_sso_wa_com_pc {
+	uint64_t u64;
+	struct cvmx_sso_wa_com_pc_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t wa_pc:64;
+#else
+		uint64_t wa_pc:64;
+#endif
+	} s;
+	struct cvmx_sso_wa_com_pc_s cn68xx;
+	struct cvmx_sso_wa_com_pc_s cn68xxp1;
+};
+
+union cvmx_sso_wa_pcx {
+	uint64_t u64;
+	struct cvmx_sso_wa_pcx_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t wa_pc:64;
+#else
+		uint64_t wa_pc:64;
+#endif
+	} s;
+	struct cvmx_sso_wa_pcx_s cn68xx;
+	struct cvmx_sso_wa_pcx_s cn68xxp1;
+};
+
+union cvmx_sso_wq_int {
+	uint64_t u64;
+	struct cvmx_sso_wq_int_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t wq_int:64;
+#else
+		uint64_t wq_int:64;
+#endif
+	} s;
+	struct cvmx_sso_wq_int_s cn68xx;
+	struct cvmx_sso_wq_int_s cn68xxp1;
+};
+
+union cvmx_sso_wq_int_cntx {
+	uint64_t u64;
+	struct cvmx_sso_wq_int_cntx_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_32_63:32;
+		uint64_t tc_cnt:4;
+		uint64_t reserved_26_27:2;
+		uint64_t ds_cnt:12;
+		uint64_t reserved_12_13:2;
+		uint64_t iq_cnt:12;
+#else
+		uint64_t iq_cnt:12;
+		uint64_t reserved_12_13:2;
+		uint64_t ds_cnt:12;
+		uint64_t reserved_26_27:2;
+		uint64_t tc_cnt:4;
+		uint64_t reserved_32_63:32;
+#endif
+	} s;
+	struct cvmx_sso_wq_int_cntx_s cn68xx;
+	struct cvmx_sso_wq_int_cntx_s cn68xxp1;
+};
+
+union cvmx_sso_wq_int_pc {
+	uint64_t u64;
+	struct cvmx_sso_wq_int_pc_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_60_63:4;
+		uint64_t pc:28;
+		uint64_t reserved_28_31:4;
+		uint64_t pc_thr:20;
+		uint64_t reserved_0_7:8;
+#else
+		uint64_t reserved_0_7:8;
+		uint64_t pc_thr:20;
+		uint64_t reserved_28_31:4;
+		uint64_t pc:28;
+		uint64_t reserved_60_63:4;
+#endif
+	} s;
+	struct cvmx_sso_wq_int_pc_s cn68xx;
+	struct cvmx_sso_wq_int_pc_s cn68xxp1;
+};
+
+union cvmx_sso_wq_int_thrx {
+	uint64_t u64;
+	struct cvmx_sso_wq_int_thrx_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t reserved_33_63:31;
+		uint64_t tc_en:1;
+		uint64_t tc_thr:4;
+		uint64_t reserved_26_27:2;
+		uint64_t ds_thr:12;
+		uint64_t reserved_12_13:2;
+		uint64_t iq_thr:12;
+#else
+		uint64_t iq_thr:12;
+		uint64_t reserved_12_13:2;
+		uint64_t ds_thr:12;
+		uint64_t reserved_26_27:2;
+		uint64_t tc_thr:4;
+		uint64_t tc_en:1;
+		uint64_t reserved_33_63:31;
+#endif
+	} s;
+	struct cvmx_sso_wq_int_thrx_s cn68xx;
+	struct cvmx_sso_wq_int_thrx_s cn68xxp1;
+};
+
+union cvmx_sso_wq_iq_dis {
+	uint64_t u64;
+	struct cvmx_sso_wq_iq_dis_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t iq_dis:64;
+#else
+		uint64_t iq_dis:64;
+#endif
+	} s;
+	struct cvmx_sso_wq_iq_dis_s cn68xx;
+	struct cvmx_sso_wq_iq_dis_s cn68xxp1;
+};
+
+union cvmx_sso_ws_pcx {
+	uint64_t u64;
+	struct cvmx_sso_ws_pcx_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+		uint64_t ws_pc:64;
+#else
+		uint64_t ws_pc:64;
+#endif
+	} s;
+	struct cvmx_sso_ws_pcx_s cn68xx;
+	struct cvmx_sso_ws_pcx_s cn68xxp1;
+};
+
+#endif
-- 
1.7.5.4

