
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000426c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  080043fc  080043fc  000143fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004508  08004508  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08004508  08004508  00014508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004510  08004510  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004510  08004510  00014510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004514  08004514  00014514  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004518  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          0000015c  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001d0  200001d0  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fac0  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e61  00000000  00000000  0002fb64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cb0  00000000  00000000  000319c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000bf8  00000000  00000000  00032678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021775  00000000  00000000  00033270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e0f8  00000000  00000000  000549e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cbaf3  00000000  00000000  00062add  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0012e5d0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003eb0  00000000  00000000  0012e624  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080043e4 	.word	0x080043e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080043e4 	.word	0x080043e4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef* gHuart;

void  RetargetInit(UART_HandleTypeDef *huart){
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
	gHuart=huart;
 8000580:	4a07      	ldr	r2, [pc, #28]	; (80005a0 <RetargetInit+0x28>)
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	6013      	str	r3, [r2, #0]

	setvbuf(stdout, NULL, _IONBF, 0);
 8000586:	4b07      	ldr	r3, [pc, #28]	; (80005a4 <RetargetInit+0x2c>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	6898      	ldr	r0, [r3, #8]
 800058c:	2300      	movs	r3, #0
 800058e:	2202      	movs	r2, #2
 8000590:	2100      	movs	r1, #0
 8000592:	f002 fd35 	bl	8003000 <setvbuf>
}
 8000596:	bf00      	nop
 8000598:	3708      	adds	r7, #8
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}
 800059e:	bf00      	nop
 80005a0:	200000a0 	.word	0x200000a0
 80005a4:	20000010 	.word	0x20000010

080005a8 <_isatty>:

int _isatty(int fd){
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
	if(fd>=STDIN_FILENO && fd<=STDERR_FILENO){
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	db04      	blt.n	80005c0 <_isatty+0x18>
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	2b02      	cmp	r3, #2
 80005ba:	dc01      	bgt.n	80005c0 <_isatty+0x18>
		return 1;
 80005bc:	2301      	movs	r3, #1
 80005be:	e005      	b.n	80005cc <_isatty+0x24>
	}

	errno = EBADF;
 80005c0:	f002 fcd4 	bl	8002f6c <__errno>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2209      	movs	r2, #9
 80005c8:	601a      	str	r2, [r3, #0]
	return 0;
 80005ca:	2300      	movs	r3, #0
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	3708      	adds	r7, #8
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}

080005d4 <_write>:

int _write(int fd, char* ptr, int len) {
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b086      	sub	sp, #24
 80005d8:	af00      	add	r7, sp, #0
 80005da:	60f8      	str	r0, [r7, #12]
 80005dc:	60b9      	str	r1, [r7, #8]
 80005de:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;

	if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	2b01      	cmp	r3, #1
 80005e4:	d002      	beq.n	80005ec <_write+0x18>
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	2b02      	cmp	r3, #2
 80005ea:	d111      	bne.n	8000610 <_write+0x3c>
		hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80005ec:	4b0e      	ldr	r3, [pc, #56]	; (8000628 <_write+0x54>)
 80005ee:	6818      	ldr	r0, [r3, #0]
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	b29a      	uxth	r2, r3
 80005f4:	f04f 33ff 	mov.w	r3, #4294967295
 80005f8:	68b9      	ldr	r1, [r7, #8]
 80005fa:	f002 f94c 	bl	8002896 <HAL_UART_Transmit>
 80005fe:	4603      	mov	r3, r0
 8000600:	75fb      	strb	r3, [r7, #23]
		if (hstatus == HAL_OK)
 8000602:	7dfb      	ldrb	r3, [r7, #23]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d101      	bne.n	800060c <_write+0x38>
			return len;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	e008      	b.n	800061e <_write+0x4a>
		else
			return EIO;
 800060c:	2305      	movs	r3, #5
 800060e:	e006      	b.n	800061e <_write+0x4a>
	}
	errno = EBADF;
 8000610:	f002 fcac 	bl	8002f6c <__errno>
 8000614:	4603      	mov	r3, r0
 8000616:	2209      	movs	r2, #9
 8000618:	601a      	str	r2, [r3, #0]
	return -1;
 800061a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800061e:	4618      	mov	r0, r3
 8000620:	3718      	adds	r7, #24
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	200000a0 	.word	0x200000a0

0800062c <_close>:

int _close(int fd) {
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
	if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2b00      	cmp	r3, #0
 8000638:	db04      	blt.n	8000644 <_close+0x18>
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	2b02      	cmp	r3, #2
 800063e:	dc01      	bgt.n	8000644 <_close+0x18>
		return 0;
 8000640:	2300      	movs	r3, #0
 8000642:	e006      	b.n	8000652 <_close+0x26>

	errno = EBADF;
 8000644:	f002 fc92 	bl	8002f6c <__errno>
 8000648:	4603      	mov	r3, r0
 800064a:	2209      	movs	r2, #9
 800064c:	601a      	str	r2, [r3, #0]
	return -1;
 800064e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000652:	4618      	mov	r0, r3
 8000654:	3708      	adds	r7, #8
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}

0800065a <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 800065a:	b580      	push	{r7, lr}
 800065c:	b084      	sub	sp, #16
 800065e:	af00      	add	r7, sp, #0
 8000660:	60f8      	str	r0, [r7, #12]
 8000662:	60b9      	str	r1, [r7, #8]
 8000664:	607a      	str	r2, [r7, #4]
	(void) fd;
	(void) ptr;
	(void) dir;

	errno = EBADF;
 8000666:	f002 fc81 	bl	8002f6c <__errno>
 800066a:	4603      	mov	r3, r0
 800066c:	2209      	movs	r2, #9
 800066e:	601a      	str	r2, [r3, #0]
	return -1;
 8000670:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000674:	4618      	mov	r0, r3
 8000676:	3710      	adds	r7, #16
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}

0800067c <_read>:

int _read(int fd, char* ptr, int len) {
 800067c:	b580      	push	{r7, lr}
 800067e:	b086      	sub	sp, #24
 8000680:	af00      	add	r7, sp, #0
 8000682:	60f8      	str	r0, [r7, #12]
 8000684:	60b9      	str	r1, [r7, #8]
 8000686:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;

	if (fd == STDIN_FILENO) {
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d110      	bne.n	80006b0 <_read+0x34>
		hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800068e:	4b0e      	ldr	r3, [pc, #56]	; (80006c8 <_read+0x4c>)
 8000690:	6818      	ldr	r0, [r3, #0]
 8000692:	f04f 33ff 	mov.w	r3, #4294967295
 8000696:	2201      	movs	r2, #1
 8000698:	68b9      	ldr	r1, [r7, #8]
 800069a:	f002 f98e 	bl	80029ba <HAL_UART_Receive>
 800069e:	4603      	mov	r3, r0
 80006a0:	75fb      	strb	r3, [r7, #23]
		if (hstatus == HAL_OK)
 80006a2:	7dfb      	ldrb	r3, [r7, #23]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d101      	bne.n	80006ac <_read+0x30>
			return 1;
 80006a8:	2301      	movs	r3, #1
 80006aa:	e008      	b.n	80006be <_read+0x42>
		else
			return EIO;
 80006ac:	2305      	movs	r3, #5
 80006ae:	e006      	b.n	80006be <_read+0x42>
	}

	errno = EBADF;
 80006b0:	f002 fc5c 	bl	8002f6c <__errno>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2209      	movs	r2, #9
 80006b8:	601a      	str	r2, [r3, #0]
	return -1;
 80006ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80006be:	4618      	mov	r0, r3
 80006c0:	3718      	adds	r7, #24
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	200000a0 	.word	0x200000a0

080006cc <_fstat>:

int _fstat(int fd, struct stat* st) {
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
 80006d4:	6039      	str	r1, [r7, #0]
	if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	db08      	blt.n	80006ee <_fstat+0x22>
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2b02      	cmp	r3, #2
 80006e0:	dc05      	bgt.n	80006ee <_fstat+0x22>
		st->st_mode = S_IFCHR;
 80006e2:	683b      	ldr	r3, [r7, #0]
 80006e4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006e8:	605a      	str	r2, [r3, #4]
		return 0;
 80006ea:	2300      	movs	r3, #0
 80006ec:	e005      	b.n	80006fa <_fstat+0x2e>
	}

	errno = EBADF;
 80006ee:	f002 fc3d 	bl	8002f6c <__errno>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2209      	movs	r2, #9
 80006f6:	601a      	str	r2, [r3, #0]
	return 0;
 80006f8:	2300      	movs	r3, #0

}
 80006fa:	4618      	mov	r0, r3
 80006fc:	3708      	adds	r7, #8
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
	...

08000704 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000708:	f000 fc2a 	bl	8000f60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800070c:	f000 f810 	bl	8000730 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000710:	f000 f91a 	bl	8000948 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000714:	f000 f8c4 	bl	80008a0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000718:	f000 f874 	bl	8000804 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 800071c:	f000 f8ea 	bl	80008f4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart3);
 8000720:	4802      	ldr	r0, [pc, #8]	; (800072c <main+0x28>)
 8000722:	f7ff ff29 	bl	8000578 <RetargetInit>
  HAL_PWR_EnableSleepOnExit();
 8000726:	f000 ff31 	bl	800158c <HAL_PWR_EnableSleepOnExit>


  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //HAL_NVIC_EnableIRQ(EXTI1_IRQn);
  while (1){
 800072a:	e7fe      	b.n	800072a <main+0x26>
 800072c:	200000a4 	.word	0x200000a4

08000730 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b094      	sub	sp, #80	; 0x50
 8000734:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000736:	f107 0320 	add.w	r3, r7, #32
 800073a:	2230      	movs	r2, #48	; 0x30
 800073c:	2100      	movs	r1, #0
 800073e:	4618      	mov	r0, r3
 8000740:	f002 fc3e 	bl	8002fc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000744:	f107 030c 	add.w	r3, r7, #12
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]
 800074c:	605a      	str	r2, [r3, #4]
 800074e:	609a      	str	r2, [r3, #8]
 8000750:	60da      	str	r2, [r3, #12]
 8000752:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000754:	2300      	movs	r3, #0
 8000756:	60bb      	str	r3, [r7, #8]
 8000758:	4b28      	ldr	r3, [pc, #160]	; (80007fc <SystemClock_Config+0xcc>)
 800075a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800075c:	4a27      	ldr	r2, [pc, #156]	; (80007fc <SystemClock_Config+0xcc>)
 800075e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000762:	6413      	str	r3, [r2, #64]	; 0x40
 8000764:	4b25      	ldr	r3, [pc, #148]	; (80007fc <SystemClock_Config+0xcc>)
 8000766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000768:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800076c:	60bb      	str	r3, [r7, #8]
 800076e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000770:	2300      	movs	r3, #0
 8000772:	607b      	str	r3, [r7, #4]
 8000774:	4b22      	ldr	r3, [pc, #136]	; (8000800 <SystemClock_Config+0xd0>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a21      	ldr	r2, [pc, #132]	; (8000800 <SystemClock_Config+0xd0>)
 800077a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800077e:	6013      	str	r3, [r2, #0]
 8000780:	4b1f      	ldr	r3, [pc, #124]	; (8000800 <SystemClock_Config+0xd0>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000788:	607b      	str	r3, [r7, #4]
 800078a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800078c:	2302      	movs	r3, #2
 800078e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000790:	2301      	movs	r3, #1
 8000792:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000794:	2310      	movs	r3, #16
 8000796:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000798:	2302      	movs	r3, #2
 800079a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800079c:	2300      	movs	r3, #0
 800079e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007a0:	2308      	movs	r3, #8
 80007a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80007a4:	2332      	movs	r3, #50	; 0x32
 80007a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007a8:	2302      	movs	r3, #2
 80007aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007ac:	2307      	movs	r3, #7
 80007ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b0:	f107 0320 	add.w	r3, r7, #32
 80007b4:	4618      	mov	r0, r3
 80007b6:	f000 fef9 	bl	80015ac <HAL_RCC_OscConfig>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80007c0:	f000 f9ea 	bl	8000b98 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007c4:	230f      	movs	r3, #15
 80007c6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007c8:	2302      	movs	r3, #2
 80007ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007cc:	2300      	movs	r3, #0
 80007ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007d0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007da:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007dc:	f107 030c 	add.w	r3, r7, #12
 80007e0:	2101      	movs	r1, #1
 80007e2:	4618      	mov	r0, r3
 80007e4:	f001 f95a 	bl	8001a9c <HAL_RCC_ClockConfig>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80007ee:	f000 f9d3 	bl	8000b98 <Error_Handler>
  }
}
 80007f2:	bf00      	nop
 80007f4:	3750      	adds	r7, #80	; 0x50
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	40023800 	.word	0x40023800
 8000800:	40007000 	.word	0x40007000

08000804 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b086      	sub	sp, #24
 8000808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800080a:	f107 0308 	add.w	r3, r7, #8
 800080e:	2200      	movs	r2, #0
 8000810:	601a      	str	r2, [r3, #0]
 8000812:	605a      	str	r2, [r3, #4]
 8000814:	609a      	str	r2, [r3, #8]
 8000816:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000818:	463b      	mov	r3, r7
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000820:	4b1e      	ldr	r3, [pc, #120]	; (800089c <MX_TIM2_Init+0x98>)
 8000822:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000826:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 49999;
 8000828:	4b1c      	ldr	r3, [pc, #112]	; (800089c <MX_TIM2_Init+0x98>)
 800082a:	f24c 324f 	movw	r2, #49999	; 0xc34f
 800082e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000830:	4b1a      	ldr	r3, [pc, #104]	; (800089c <MX_TIM2_Init+0x98>)
 8000832:	2200      	movs	r2, #0
 8000834:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 14999;
 8000836:	4b19      	ldr	r3, [pc, #100]	; (800089c <MX_TIM2_Init+0x98>)
 8000838:	f643 2297 	movw	r2, #14999	; 0x3a97
 800083c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800083e:	4b17      	ldr	r3, [pc, #92]	; (800089c <MX_TIM2_Init+0x98>)
 8000840:	2200      	movs	r2, #0
 8000842:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000844:	4b15      	ldr	r3, [pc, #84]	; (800089c <MX_TIM2_Init+0x98>)
 8000846:	2200      	movs	r2, #0
 8000848:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800084a:	4814      	ldr	r0, [pc, #80]	; (800089c <MX_TIM2_Init+0x98>)
 800084c:	f001 fb54 	bl	8001ef8 <HAL_TIM_Base_Init>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000856:	f000 f99f 	bl	8000b98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800085a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800085e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000860:	f107 0308 	add.w	r3, r7, #8
 8000864:	4619      	mov	r1, r3
 8000866:	480d      	ldr	r0, [pc, #52]	; (800089c <MX_TIM2_Init+0x98>)
 8000868:	f001 fd0e 	bl	8002288 <HAL_TIM_ConfigClockSource>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000872:	f000 f991 	bl	8000b98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000876:	2300      	movs	r3, #0
 8000878:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800087a:	2300      	movs	r3, #0
 800087c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800087e:	463b      	mov	r3, r7
 8000880:	4619      	mov	r1, r3
 8000882:	4806      	ldr	r0, [pc, #24]	; (800089c <MX_TIM2_Init+0x98>)
 8000884:	f001 ff2a 	bl	80026dc <HAL_TIMEx_MasterConfigSynchronization>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800088e:	f000 f983 	bl	8000b98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000892:	bf00      	nop
 8000894:	3718      	adds	r7, #24
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	200000e8 	.word	0x200000e8

080008a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008a4:	4b11      	ldr	r3, [pc, #68]	; (80008ec <MX_USART2_UART_Init+0x4c>)
 80008a6:	4a12      	ldr	r2, [pc, #72]	; (80008f0 <MX_USART2_UART_Init+0x50>)
 80008a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008aa:	4b10      	ldr	r3, [pc, #64]	; (80008ec <MX_USART2_UART_Init+0x4c>)
 80008ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008b2:	4b0e      	ldr	r3, [pc, #56]	; (80008ec <MX_USART2_UART_Init+0x4c>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008b8:	4b0c      	ldr	r3, [pc, #48]	; (80008ec <MX_USART2_UART_Init+0x4c>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008be:	4b0b      	ldr	r3, [pc, #44]	; (80008ec <MX_USART2_UART_Init+0x4c>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008c4:	4b09      	ldr	r3, [pc, #36]	; (80008ec <MX_USART2_UART_Init+0x4c>)
 80008c6:	220c      	movs	r2, #12
 80008c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ca:	4b08      	ldr	r3, [pc, #32]	; (80008ec <MX_USART2_UART_Init+0x4c>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008d0:	4b06      	ldr	r3, [pc, #24]	; (80008ec <MX_USART2_UART_Init+0x4c>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008d6:	4805      	ldr	r0, [pc, #20]	; (80008ec <MX_USART2_UART_Init+0x4c>)
 80008d8:	f001 ff90 	bl	80027fc <HAL_UART_Init>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008e2:	f000 f959 	bl	8000b98 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008e6:	bf00      	nop
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	20000130 	.word	0x20000130
 80008f0:	40004400 	.word	0x40004400

080008f4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008f8:	4b11      	ldr	r3, [pc, #68]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 80008fa:	4a12      	ldr	r2, [pc, #72]	; (8000944 <MX_USART3_UART_Init+0x50>)
 80008fc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80008fe:	4b10      	ldr	r3, [pc, #64]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 8000900:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000904:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000906:	4b0e      	ldr	r3, [pc, #56]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800090c:	4b0c      	ldr	r3, [pc, #48]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 800090e:	2200      	movs	r2, #0
 8000910:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000912:	4b0b      	ldr	r3, [pc, #44]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 8000914:	2200      	movs	r2, #0
 8000916:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000918:	4b09      	ldr	r3, [pc, #36]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 800091a:	220c      	movs	r2, #12
 800091c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800091e:	4b08      	ldr	r3, [pc, #32]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 8000920:	2200      	movs	r2, #0
 8000922:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000924:	4b06      	ldr	r3, [pc, #24]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 8000926:	2200      	movs	r2, #0
 8000928:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800092a:	4805      	ldr	r0, [pc, #20]	; (8000940 <MX_USART3_UART_Init+0x4c>)
 800092c:	f001 ff66 	bl	80027fc <HAL_UART_Init>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000936:	f000 f92f 	bl	8000b98 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	200000a4 	.word	0x200000a4
 8000944:	40004800 	.word	0x40004800

08000948 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b08a      	sub	sp, #40	; 0x28
 800094c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094e:	f107 0314 	add.w	r3, r7, #20
 8000952:	2200      	movs	r2, #0
 8000954:	601a      	str	r2, [r3, #0]
 8000956:	605a      	str	r2, [r3, #4]
 8000958:	609a      	str	r2, [r3, #8]
 800095a:	60da      	str	r2, [r3, #12]
 800095c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800095e:	2300      	movs	r3, #0
 8000960:	613b      	str	r3, [r7, #16]
 8000962:	4b43      	ldr	r3, [pc, #268]	; (8000a70 <MX_GPIO_Init+0x128>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000966:	4a42      	ldr	r2, [pc, #264]	; (8000a70 <MX_GPIO_Init+0x128>)
 8000968:	f043 0304 	orr.w	r3, r3, #4
 800096c:	6313      	str	r3, [r2, #48]	; 0x30
 800096e:	4b40      	ldr	r3, [pc, #256]	; (8000a70 <MX_GPIO_Init+0x128>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000972:	f003 0304 	and.w	r3, r3, #4
 8000976:	613b      	str	r3, [r7, #16]
 8000978:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800097a:	2300      	movs	r3, #0
 800097c:	60fb      	str	r3, [r7, #12]
 800097e:	4b3c      	ldr	r3, [pc, #240]	; (8000a70 <MX_GPIO_Init+0x128>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000982:	4a3b      	ldr	r2, [pc, #236]	; (8000a70 <MX_GPIO_Init+0x128>)
 8000984:	f043 0301 	orr.w	r3, r3, #1
 8000988:	6313      	str	r3, [r2, #48]	; 0x30
 800098a:	4b39      	ldr	r3, [pc, #228]	; (8000a70 <MX_GPIO_Init+0x128>)
 800098c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098e:	f003 0301 	and.w	r3, r3, #1
 8000992:	60fb      	str	r3, [r7, #12]
 8000994:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000996:	2300      	movs	r3, #0
 8000998:	60bb      	str	r3, [r7, #8]
 800099a:	4b35      	ldr	r3, [pc, #212]	; (8000a70 <MX_GPIO_Init+0x128>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	4a34      	ldr	r2, [pc, #208]	; (8000a70 <MX_GPIO_Init+0x128>)
 80009a0:	f043 0310 	orr.w	r3, r3, #16
 80009a4:	6313      	str	r3, [r2, #48]	; 0x30
 80009a6:	4b32      	ldr	r3, [pc, #200]	; (8000a70 <MX_GPIO_Init+0x128>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009aa:	f003 0310 	and.w	r3, r3, #16
 80009ae:	60bb      	str	r3, [r7, #8]
 80009b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b2:	2300      	movs	r3, #0
 80009b4:	607b      	str	r3, [r7, #4]
 80009b6:	4b2e      	ldr	r3, [pc, #184]	; (8000a70 <MX_GPIO_Init+0x128>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	4a2d      	ldr	r2, [pc, #180]	; (8000a70 <MX_GPIO_Init+0x128>)
 80009bc:	f043 0302 	orr.w	r3, r3, #2
 80009c0:	6313      	str	r3, [r2, #48]	; 0x30
 80009c2:	4b2b      	ldr	r3, [pc, #172]	; (8000a70 <MX_GPIO_Init+0x128>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c6:	f003 0302 	and.w	r3, r3, #2
 80009ca:	607b      	str	r3, [r7, #4]
 80009cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009ce:	2300      	movs	r3, #0
 80009d0:	603b      	str	r3, [r7, #0]
 80009d2:	4b27      	ldr	r3, [pc, #156]	; (8000a70 <MX_GPIO_Init+0x128>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d6:	4a26      	ldr	r2, [pc, #152]	; (8000a70 <MX_GPIO_Init+0x128>)
 80009d8:	f043 0308 	orr.w	r3, r3, #8
 80009dc:	6313      	str	r3, [r2, #48]	; 0x30
 80009de:	4b24      	ldr	r3, [pc, #144]	; (8000a70 <MX_GPIO_Init+0x128>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e2:	f003 0308 	and.w	r3, r3, #8
 80009e6:	603b      	str	r3, [r7, #0]
 80009e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESP_Reset_2_GPIO_Port, ESP_Reset_2_Pin, GPIO_PIN_SET);
 80009ea:	2201      	movs	r2, #1
 80009ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009f0:	4820      	ldr	r0, [pc, #128]	; (8000a74 <MX_GPIO_Init+0x12c>)
 80009f2:	f000 fd99 	bl	8001528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80009f6:	2200      	movs	r2, #0
 80009f8:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80009fc:	481e      	ldr	r0, [pc, #120]	; (8000a78 <MX_GPIO_Init+0x130>)
 80009fe:	f000 fd93 	bl	8001528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ESP_Signal_Pin */
  GPIO_InitStruct.Pin = ESP_Signal_Pin;
 8000a02:	2302      	movs	r3, #2
 8000a04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a06:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000a0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ESP_Signal_GPIO_Port, &GPIO_InitStruct);
 8000a10:	f107 0314 	add.w	r3, r7, #20
 8000a14:	4619      	mov	r1, r3
 8000a16:	4819      	ldr	r0, [pc, #100]	; (8000a7c <MX_GPIO_Init+0x134>)
 8000a18:	f000 fbea 	bl	80011f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESP_Reset_2_Pin */
  GPIO_InitStruct.Pin = ESP_Reset_2_Pin;
 8000a1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a22:	2301      	movs	r3, #1
 8000a24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a26:	2300      	movs	r3, #0
 8000a28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ESP_Reset_2_GPIO_Port, &GPIO_InitStruct);
 8000a2e:	f107 0314 	add.w	r3, r7, #20
 8000a32:	4619      	mov	r1, r3
 8000a34:	480f      	ldr	r0, [pc, #60]	; (8000a74 <MX_GPIO_Init+0x12c>)
 8000a36:	f000 fbdb 	bl	80011f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8000a3a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000a3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a40:	2301      	movs	r3, #1
 8000a42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a44:	2300      	movs	r3, #0
 8000a46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a4c:	f107 0314 	add.w	r3, r7, #20
 8000a50:	4619      	mov	r1, r3
 8000a52:	4809      	ldr	r0, [pc, #36]	; (8000a78 <MX_GPIO_Init+0x130>)
 8000a54:	f000 fbcc 	bl	80011f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 8000a58:	2200      	movs	r2, #0
 8000a5a:	2101      	movs	r1, #1
 8000a5c:	2007      	movs	r0, #7
 8000a5e:	f000 fb9d 	bl	800119c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000a62:	2007      	movs	r0, #7
 8000a64:	f000 fbb6 	bl	80011d4 <HAL_NVIC_EnableIRQ>

}
 8000a68:	bf00      	nop
 8000a6a:	3728      	adds	r7, #40	; 0x28
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40023800 	.word	0x40023800
 8000a74:	40021000 	.word	0x40021000
 8000a78:	40020c00 	.word	0x40020c00
 8000a7c:	40020800 	.word	0x40020800

08000a80 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
// Callback interrupt ESP8266
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b088      	sub	sp, #32
 8000a84:	af02      	add	r7, sp, #8
 8000a86:	4603      	mov	r3, r0
 8000a88:	80fb      	strh	r3, [r7, #6]

		__HAL_TIM_CLEAR_FLAG(&htim2, TIM_SR_UIF);
 8000a8a:	4b21      	ldr	r3, [pc, #132]	; (8000b10 <HAL_GPIO_EXTI_Callback+0x90>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	f06f 0201 	mvn.w	r2, #1
 8000a92:	611a      	str	r2, [r3, #16]
		if(GPIO_Pin == ESP_Signal_Pin){
 8000a94:	88fb      	ldrh	r3, [r7, #6]
 8000a96:	2b02      	cmp	r3, #2
 8000a98:	d135      	bne.n	8000b06 <HAL_GPIO_EXTI_Callback+0x86>
			printf("REAL_ESP_SIGNAL! i=%d, j=%d\r\n", i, j);
 8000a9a:	4b1e      	ldr	r3, [pc, #120]	; (8000b14 <HAL_GPIO_EXTI_Callback+0x94>)
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4b1d      	ldr	r3, [pc, #116]	; (8000b18 <HAL_GPIO_EXTI_Callback+0x98>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	481d      	ldr	r0, [pc, #116]	; (8000b1c <HAL_GPIO_EXTI_Callback+0x9c>)
 8000aa8:	f002 fa92 	bl	8002fd0 <iprintf>

			real_int = 0;
 8000aac:	4b1c      	ldr	r3, [pc, #112]	; (8000b20 <HAL_GPIO_EXTI_Callback+0xa0>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	701a      	strb	r2, [r3, #0]

			char line[10];
			snprintf(line, sizeof(line), "%d,%d\n", i, j);
 8000ab2:	4b18      	ldr	r3, [pc, #96]	; (8000b14 <HAL_GPIO_EXTI_Callback+0x94>)
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	4b17      	ldr	r3, [pc, #92]	; (8000b18 <HAL_GPIO_EXTI_Callback+0x98>)
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	f107 000c 	add.w	r0, r7, #12
 8000ac0:	9300      	str	r3, [sp, #0]
 8000ac2:	4613      	mov	r3, r2
 8000ac4:	4a17      	ldr	r2, [pc, #92]	; (8000b24 <HAL_GPIO_EXTI_Callback+0xa4>)
 8000ac6:	210a      	movs	r1, #10
 8000ac8:	f002 fb60 	bl	800318c <sniprintf>
			i++;
 8000acc:	4b11      	ldr	r3, [pc, #68]	; (8000b14 <HAL_GPIO_EXTI_Callback+0x94>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	b2da      	uxtb	r2, r3
 8000ad4:	4b0f      	ldr	r3, [pc, #60]	; (8000b14 <HAL_GPIO_EXTI_Callback+0x94>)
 8000ad6:	701a      	strb	r2, [r3, #0]
			j++;
 8000ad8:	4b0f      	ldr	r3, [pc, #60]	; (8000b18 <HAL_GPIO_EXTI_Callback+0x98>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	3301      	adds	r3, #1
 8000ade:	b2da      	uxtb	r2, r3
 8000ae0:	4b0d      	ldr	r3, [pc, #52]	; (8000b18 <HAL_GPIO_EXTI_Callback+0x98>)
 8000ae2:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart2, (uint8_t*) (line), strlen(line), 1000);
 8000ae4:	f107 030c 	add.w	r3, r7, #12
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f7ff fb71 	bl	80001d0 <strlen>
 8000aee:	4603      	mov	r3, r0
 8000af0:	b29a      	uxth	r2, r3
 8000af2:	f107 010c 	add.w	r1, r7, #12
 8000af6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000afa:	480b      	ldr	r0, [pc, #44]	; (8000b28 <HAL_GPIO_EXTI_Callback+0xa8>)
 8000afc:	f001 fecb 	bl	8002896 <HAL_UART_Transmit>

			HAL_TIM_Base_Start_IT(&htim2); //Timer 30 sec
 8000b00:	4803      	ldr	r0, [pc, #12]	; (8000b10 <HAL_GPIO_EXTI_Callback+0x90>)
 8000b02:	f001 fa49 	bl	8001f98 <HAL_TIM_Base_Start_IT>
			//HAL_NVIC_DisableIRQ(EXTI1_IRQn);
	  }
}
 8000b06:	bf00      	nop
 8000b08:	3718      	adds	r7, #24
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	200000e8 	.word	0x200000e8
 8000b14:	20000090 	.word	0x20000090
 8000b18:	20000091 	.word	0x20000091
 8000b1c:	080043fc 	.word	0x080043fc
 8000b20:	20000000 	.word	0x20000000
 8000b24:	0800441c 	.word	0x0800441c
 8000b28:	20000130 	.word	0x20000130

08000b2c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM2) {
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b3c:	d117      	bne.n	8000b6e <HAL_TIM_PeriodElapsedCallback+0x42>
		printf("TIMER SCADUTO! INVIO IL RESET ALL'ESP, i=%d, j=%d\r\n", i, j);
 8000b3e:	4b11      	ldr	r3, [pc, #68]	; (8000b84 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	4619      	mov	r1, r3
 8000b44:	4b10      	ldr	r3, [pc, #64]	; (8000b88 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	461a      	mov	r2, r3
 8000b4a:	4810      	ldr	r0, [pc, #64]	; (8000b8c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000b4c:	f002 fa40 	bl	8002fd0 <iprintf>

		//Reset
		HAL_GPIO_WritePin(ESP_Reset_2_GPIO_Port, ESP_Reset_2_Pin, GPIO_PIN_RESET);
 8000b50:	2200      	movs	r2, #0
 8000b52:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b56:	480e      	ldr	r0, [pc, #56]	; (8000b90 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000b58:	f000 fce6 	bl	8001528 <HAL_GPIO_WritePin>
		HAL_Delay(200);
 8000b5c:	20c8      	movs	r0, #200	; 0xc8
 8000b5e:	f000 fa41 	bl	8000fe4 <HAL_Delay>
		HAL_GPIO_WritePin(ESP_Reset_2_GPIO_Port, ESP_Reset_2_Pin, GPIO_PIN_SET);
 8000b62:	2201      	movs	r2, #1
 8000b64:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b68:	4809      	ldr	r0, [pc, #36]	; (8000b90 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000b6a:	f000 fcdd 	bl	8001528 <HAL_GPIO_WritePin>
		//HAL_Delay(3000); //START ALTRO TIMER (NELLA CALLBACK ATTIVO L'INTERRUPT)
		//HAL_NVIC_EnableIRQ(EXTI1_IRQn);
	  }

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4a08      	ldr	r2, [pc, #32]	; (8000b94 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000b74:	4293      	cmp	r3, r2
 8000b76:	d101      	bne.n	8000b7c <HAL_TIM_PeriodElapsedCallback+0x50>
    HAL_IncTick();
 8000b78:	f000 fa14 	bl	8000fa4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b7c:	bf00      	nop
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	20000090 	.word	0x20000090
 8000b88:	20000091 	.word	0x20000091
 8000b8c:	08004424 	.word	0x08004424
 8000b90:	40021000 	.word	0x40021000
 8000b94:	40010000 	.word	0x40010000

08000b98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b9c:	b672      	cpsid	i
}
 8000b9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ba0:	e7fe      	b.n	8000ba0 <Error_Handler+0x8>
	...

08000ba4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000baa:	2300      	movs	r3, #0
 8000bac:	607b      	str	r3, [r7, #4]
 8000bae:	4b10      	ldr	r3, [pc, #64]	; (8000bf0 <HAL_MspInit+0x4c>)
 8000bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bb2:	4a0f      	ldr	r2, [pc, #60]	; (8000bf0 <HAL_MspInit+0x4c>)
 8000bb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bb8:	6453      	str	r3, [r2, #68]	; 0x44
 8000bba:	4b0d      	ldr	r3, [pc, #52]	; (8000bf0 <HAL_MspInit+0x4c>)
 8000bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bc2:	607b      	str	r3, [r7, #4]
 8000bc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	603b      	str	r3, [r7, #0]
 8000bca:	4b09      	ldr	r3, [pc, #36]	; (8000bf0 <HAL_MspInit+0x4c>)
 8000bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bce:	4a08      	ldr	r2, [pc, #32]	; (8000bf0 <HAL_MspInit+0x4c>)
 8000bd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bd4:	6413      	str	r3, [r2, #64]	; 0x40
 8000bd6:	4b06      	ldr	r3, [pc, #24]	; (8000bf0 <HAL_MspInit+0x4c>)
 8000bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bde:	603b      	str	r3, [r7, #0]
 8000be0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
 8000be2:	2006      	movs	r0, #6
 8000be4:	f000 facf 	bl	8001186 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000be8:	bf00      	nop
 8000bea:	3708      	adds	r7, #8
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	40023800 	.word	0x40023800

08000bf4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c04:	d115      	bne.n	8000c32 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	60fb      	str	r3, [r7, #12]
 8000c0a:	4b0c      	ldr	r3, [pc, #48]	; (8000c3c <HAL_TIM_Base_MspInit+0x48>)
 8000c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c0e:	4a0b      	ldr	r2, [pc, #44]	; (8000c3c <HAL_TIM_Base_MspInit+0x48>)
 8000c10:	f043 0301 	orr.w	r3, r3, #1
 8000c14:	6413      	str	r3, [r2, #64]	; 0x40
 8000c16:	4b09      	ldr	r3, [pc, #36]	; (8000c3c <HAL_TIM_Base_MspInit+0x48>)
 8000c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c1a:	f003 0301 	and.w	r3, r3, #1
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8000c22:	2200      	movs	r2, #0
 8000c24:	2101      	movs	r1, #1
 8000c26:	201c      	movs	r0, #28
 8000c28:	f000 fab8 	bl	800119c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c2c:	201c      	movs	r0, #28
 8000c2e:	f000 fad1 	bl	80011d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000c32:	bf00      	nop
 8000c34:	3710      	adds	r7, #16
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	40023800 	.word	0x40023800

08000c40 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08c      	sub	sp, #48	; 0x30
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c48:	f107 031c 	add.w	r3, r7, #28
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	60da      	str	r2, [r3, #12]
 8000c56:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a32      	ldr	r2, [pc, #200]	; (8000d28 <HAL_UART_MspInit+0xe8>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d12c      	bne.n	8000cbc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c62:	2300      	movs	r3, #0
 8000c64:	61bb      	str	r3, [r7, #24]
 8000c66:	4b31      	ldr	r3, [pc, #196]	; (8000d2c <HAL_UART_MspInit+0xec>)
 8000c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c6a:	4a30      	ldr	r2, [pc, #192]	; (8000d2c <HAL_UART_MspInit+0xec>)
 8000c6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c70:	6413      	str	r3, [r2, #64]	; 0x40
 8000c72:	4b2e      	ldr	r3, [pc, #184]	; (8000d2c <HAL_UART_MspInit+0xec>)
 8000c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c7a:	61bb      	str	r3, [r7, #24]
 8000c7c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	617b      	str	r3, [r7, #20]
 8000c82:	4b2a      	ldr	r3, [pc, #168]	; (8000d2c <HAL_UART_MspInit+0xec>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	4a29      	ldr	r2, [pc, #164]	; (8000d2c <HAL_UART_MspInit+0xec>)
 8000c88:	f043 0301 	orr.w	r3, r3, #1
 8000c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c8e:	4b27      	ldr	r3, [pc, #156]	; (8000d2c <HAL_UART_MspInit+0xec>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c92:	f003 0301 	and.w	r3, r3, #1
 8000c96:	617b      	str	r3, [r7, #20]
 8000c98:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c9a:	230c      	movs	r3, #12
 8000c9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ca6:	2303      	movs	r3, #3
 8000ca8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000caa:	2307      	movs	r3, #7
 8000cac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cae:	f107 031c 	add.w	r3, r7, #28
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	481e      	ldr	r0, [pc, #120]	; (8000d30 <HAL_UART_MspInit+0xf0>)
 8000cb6:	f000 fa9b 	bl	80011f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000cba:	e031      	b.n	8000d20 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a1c      	ldr	r2, [pc, #112]	; (8000d34 <HAL_UART_MspInit+0xf4>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d12c      	bne.n	8000d20 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	613b      	str	r3, [r7, #16]
 8000cca:	4b18      	ldr	r3, [pc, #96]	; (8000d2c <HAL_UART_MspInit+0xec>)
 8000ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cce:	4a17      	ldr	r2, [pc, #92]	; (8000d2c <HAL_UART_MspInit+0xec>)
 8000cd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cd4:	6413      	str	r3, [r2, #64]	; 0x40
 8000cd6:	4b15      	ldr	r3, [pc, #84]	; (8000d2c <HAL_UART_MspInit+0xec>)
 8000cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cda:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000cde:	613b      	str	r3, [r7, #16]
 8000ce0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	60fb      	str	r3, [r7, #12]
 8000ce6:	4b11      	ldr	r3, [pc, #68]	; (8000d2c <HAL_UART_MspInit+0xec>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cea:	4a10      	ldr	r2, [pc, #64]	; (8000d2c <HAL_UART_MspInit+0xec>)
 8000cec:	f043 0302 	orr.w	r3, r3, #2
 8000cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf2:	4b0e      	ldr	r3, [pc, #56]	; (8000d2c <HAL_UART_MspInit+0xec>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf6:	f003 0302 	and.w	r3, r3, #2
 8000cfa:	60fb      	str	r3, [r7, #12]
 8000cfc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000cfe:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000d02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d04:	2302      	movs	r3, #2
 8000d06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d0c:	2303      	movs	r3, #3
 8000d0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d10:	2307      	movs	r3, #7
 8000d12:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d14:	f107 031c 	add.w	r3, r7, #28
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4807      	ldr	r0, [pc, #28]	; (8000d38 <HAL_UART_MspInit+0xf8>)
 8000d1c:	f000 fa68 	bl	80011f0 <HAL_GPIO_Init>
}
 8000d20:	bf00      	nop
 8000d22:	3730      	adds	r7, #48	; 0x30
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	40004400 	.word	0x40004400
 8000d2c:	40023800 	.word	0x40023800
 8000d30:	40020000 	.word	0x40020000
 8000d34:	40004800 	.word	0x40004800
 8000d38:	40020400 	.word	0x40020400

08000d3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b08c      	sub	sp, #48	; 0x30
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000d44:	2300      	movs	r3, #0
 8000d46:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	6879      	ldr	r1, [r7, #4]
 8000d50:	2019      	movs	r0, #25
 8000d52:	f000 fa23 	bl	800119c <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000d56:	2019      	movs	r0, #25
 8000d58:	f000 fa3c 	bl	80011d4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	4b1f      	ldr	r3, [pc, #124]	; (8000de0 <HAL_InitTick+0xa4>)
 8000d62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d64:	4a1e      	ldr	r2, [pc, #120]	; (8000de0 <HAL_InitTick+0xa4>)
 8000d66:	f043 0301 	orr.w	r3, r3, #1
 8000d6a:	6453      	str	r3, [r2, #68]	; 0x44
 8000d6c:	4b1c      	ldr	r3, [pc, #112]	; (8000de0 <HAL_InitTick+0xa4>)
 8000d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d70:	f003 0301 	and.w	r3, r3, #1
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d78:	f107 0210 	add.w	r2, r7, #16
 8000d7c:	f107 0314 	add.w	r3, r7, #20
 8000d80:	4611      	mov	r1, r2
 8000d82:	4618      	mov	r0, r3
 8000d84:	f001 f886 	bl	8001e94 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000d88:	f001 f870 	bl	8001e6c <HAL_RCC_GetPCLK2Freq>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	005b      	lsls	r3, r3, #1
 8000d90:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d94:	4a13      	ldr	r2, [pc, #76]	; (8000de4 <HAL_InitTick+0xa8>)
 8000d96:	fba2 2303 	umull	r2, r3, r2, r3
 8000d9a:	0c9b      	lsrs	r3, r3, #18
 8000d9c:	3b01      	subs	r3, #1
 8000d9e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000da0:	4b11      	ldr	r3, [pc, #68]	; (8000de8 <HAL_InitTick+0xac>)
 8000da2:	4a12      	ldr	r2, [pc, #72]	; (8000dec <HAL_InitTick+0xb0>)
 8000da4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000da6:	4b10      	ldr	r3, [pc, #64]	; (8000de8 <HAL_InitTick+0xac>)
 8000da8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000dac:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000dae:	4a0e      	ldr	r2, [pc, #56]	; (8000de8 <HAL_InitTick+0xac>)
 8000db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000db2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000db4:	4b0c      	ldr	r3, [pc, #48]	; (8000de8 <HAL_InitTick+0xac>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dba:	4b0b      	ldr	r3, [pc, #44]	; (8000de8 <HAL_InitTick+0xac>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000dc0:	4809      	ldr	r0, [pc, #36]	; (8000de8 <HAL_InitTick+0xac>)
 8000dc2:	f001 f899 	bl	8001ef8 <HAL_TIM_Base_Init>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d104      	bne.n	8000dd6 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000dcc:	4806      	ldr	r0, [pc, #24]	; (8000de8 <HAL_InitTick+0xac>)
 8000dce:	f001 f8e3 	bl	8001f98 <HAL_TIM_Base_Start_IT>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	e000      	b.n	8000dd8 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3730      	adds	r7, #48	; 0x30
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	40023800 	.word	0x40023800
 8000de4:	431bde83 	.word	0x431bde83
 8000de8:	20000174 	.word	0x20000174
 8000dec:	40010000 	.word	0x40010000

08000df0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000df4:	e7fe      	b.n	8000df4 <NMI_Handler+0x4>

08000df6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000df6:	b480      	push	{r7}
 8000df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dfa:	e7fe      	b.n	8000dfa <HardFault_Handler+0x4>

08000dfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e00:	e7fe      	b.n	8000e00 <MemManage_Handler+0x4>

08000e02 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e02:	b480      	push	{r7}
 8000e04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e06:	e7fe      	b.n	8000e06 <BusFault_Handler+0x4>

08000e08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e0c:	e7fe      	b.n	8000e0c <UsageFault_Handler+0x4>

08000e0e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e0e:	b480      	push	{r7}
 8000e10:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e12:	bf00      	nop
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr

08000e1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr

08000e2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e2e:	bf00      	nop
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr

08000e38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e3c:	bf00      	nop
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr

08000e46 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000e46:	b580      	push	{r7, lr}
 8000e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000e4a:	2002      	movs	r0, #2
 8000e4c:	f000 fb86 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000e50:	bf00      	nop
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e58:	4802      	ldr	r0, [pc, #8]	; (8000e64 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000e5a:	f001 f90d 	bl	8002078 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20000174 	.word	0x20000174

08000e68 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000e6c:	4802      	ldr	r0, [pc, #8]	; (8000e78 <TIM2_IRQHandler+0x10>)
 8000e6e:	f001 f903 	bl	8002078 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000e72:	bf00      	nop
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	200000e8 	.word	0x200000e8

08000e7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e84:	4a14      	ldr	r2, [pc, #80]	; (8000ed8 <_sbrk+0x5c>)
 8000e86:	4b15      	ldr	r3, [pc, #84]	; (8000edc <_sbrk+0x60>)
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e90:	4b13      	ldr	r3, [pc, #76]	; (8000ee0 <_sbrk+0x64>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d102      	bne.n	8000e9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e98:	4b11      	ldr	r3, [pc, #68]	; (8000ee0 <_sbrk+0x64>)
 8000e9a:	4a12      	ldr	r2, [pc, #72]	; (8000ee4 <_sbrk+0x68>)
 8000e9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e9e:	4b10      	ldr	r3, [pc, #64]	; (8000ee0 <_sbrk+0x64>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d207      	bcs.n	8000ebc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000eac:	f002 f85e 	bl	8002f6c <__errno>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	220c      	movs	r2, #12
 8000eb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eba:	e009      	b.n	8000ed0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ebc:	4b08      	ldr	r3, [pc, #32]	; (8000ee0 <_sbrk+0x64>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ec2:	4b07      	ldr	r3, [pc, #28]	; (8000ee0 <_sbrk+0x64>)
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4413      	add	r3, r2
 8000eca:	4a05      	ldr	r2, [pc, #20]	; (8000ee0 <_sbrk+0x64>)
 8000ecc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ece:	68fb      	ldr	r3, [r7, #12]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3718      	adds	r7, #24
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20020000 	.word	0x20020000
 8000edc:	00000400 	.word	0x00000400
 8000ee0:	20000094 	.word	0x20000094
 8000ee4:	200001d0 	.word	0x200001d0

08000ee8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000eec:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <SystemInit+0x20>)
 8000eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ef2:	4a05      	ldr	r2, [pc, #20]	; (8000f08 <SystemInit+0x20>)
 8000ef4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ef8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f44 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f10:	480d      	ldr	r0, [pc, #52]	; (8000f48 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000f12:	490e      	ldr	r1, [pc, #56]	; (8000f4c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000f14:	4a0e      	ldr	r2, [pc, #56]	; (8000f50 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f18:	e002      	b.n	8000f20 <LoopCopyDataInit>

08000f1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f1e:	3304      	adds	r3, #4

08000f20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f24:	d3f9      	bcc.n	8000f1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f26:	4a0b      	ldr	r2, [pc, #44]	; (8000f54 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000f28:	4c0b      	ldr	r4, [pc, #44]	; (8000f58 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000f2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f2c:	e001      	b.n	8000f32 <LoopFillZerobss>

08000f2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f30:	3204      	adds	r2, #4

08000f32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f34:	d3fb      	bcc.n	8000f2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000f36:	f7ff ffd7 	bl	8000ee8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f3a:	f002 f81d 	bl	8002f78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f3e:	f7ff fbe1 	bl	8000704 <main>
  bx  lr    
 8000f42:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f4c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000f50:	08004518 	.word	0x08004518
  ldr r2, =_sbss
 8000f54:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000f58:	200001d0 	.word	0x200001d0

08000f5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f5c:	e7fe      	b.n	8000f5c <ADC_IRQHandler>
	...

08000f60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f64:	4b0e      	ldr	r3, [pc, #56]	; (8000fa0 <HAL_Init+0x40>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a0d      	ldr	r2, [pc, #52]	; (8000fa0 <HAL_Init+0x40>)
 8000f6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f70:	4b0b      	ldr	r3, [pc, #44]	; (8000fa0 <HAL_Init+0x40>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a0a      	ldr	r2, [pc, #40]	; (8000fa0 <HAL_Init+0x40>)
 8000f76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f7c:	4b08      	ldr	r3, [pc, #32]	; (8000fa0 <HAL_Init+0x40>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a07      	ldr	r2, [pc, #28]	; (8000fa0 <HAL_Init+0x40>)
 8000f82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f88:	2003      	movs	r0, #3
 8000f8a:	f000 f8fc 	bl	8001186 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f7ff fed4 	bl	8000d3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f94:	f7ff fe06 	bl	8000ba4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f98:	2300      	movs	r3, #0
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	40023c00 	.word	0x40023c00

08000fa4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fa8:	4b06      	ldr	r3, [pc, #24]	; (8000fc4 <HAL_IncTick+0x20>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	461a      	mov	r2, r3
 8000fae:	4b06      	ldr	r3, [pc, #24]	; (8000fc8 <HAL_IncTick+0x24>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4413      	add	r3, r2
 8000fb4:	4a04      	ldr	r2, [pc, #16]	; (8000fc8 <HAL_IncTick+0x24>)
 8000fb6:	6013      	str	r3, [r2, #0]
}
 8000fb8:	bf00      	nop
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	2000000c 	.word	0x2000000c
 8000fc8:	200001bc 	.word	0x200001bc

08000fcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  return uwTick;
 8000fd0:	4b03      	ldr	r3, [pc, #12]	; (8000fe0 <HAL_GetTick+0x14>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	200001bc 	.word	0x200001bc

08000fe4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fec:	f7ff ffee 	bl	8000fcc <HAL_GetTick>
 8000ff0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ffc:	d005      	beq.n	800100a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ffe:	4b0a      	ldr	r3, [pc, #40]	; (8001028 <HAL_Delay+0x44>)
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	461a      	mov	r2, r3
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	4413      	add	r3, r2
 8001008:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800100a:	bf00      	nop
 800100c:	f7ff ffde 	bl	8000fcc <HAL_GetTick>
 8001010:	4602      	mov	r2, r0
 8001012:	68bb      	ldr	r3, [r7, #8]
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	68fa      	ldr	r2, [r7, #12]
 8001018:	429a      	cmp	r2, r3
 800101a:	d8f7      	bhi.n	800100c <HAL_Delay+0x28>
  {
  }
}
 800101c:	bf00      	nop
 800101e:	bf00      	nop
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	2000000c 	.word	0x2000000c

0800102c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800102c:	b480      	push	{r7}
 800102e:	b085      	sub	sp, #20
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f003 0307 	and.w	r3, r3, #7
 800103a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800103c:	4b0c      	ldr	r3, [pc, #48]	; (8001070 <__NVIC_SetPriorityGrouping+0x44>)
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001042:	68ba      	ldr	r2, [r7, #8]
 8001044:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001048:	4013      	ands	r3, r2
 800104a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001054:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001058:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800105c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800105e:	4a04      	ldr	r2, [pc, #16]	; (8001070 <__NVIC_SetPriorityGrouping+0x44>)
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	60d3      	str	r3, [r2, #12]
}
 8001064:	bf00      	nop
 8001066:	3714      	adds	r7, #20
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	e000ed00 	.word	0xe000ed00

08001074 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001078:	4b04      	ldr	r3, [pc, #16]	; (800108c <__NVIC_GetPriorityGrouping+0x18>)
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	0a1b      	lsrs	r3, r3, #8
 800107e:	f003 0307 	and.w	r3, r3, #7
}
 8001082:	4618      	mov	r0, r3
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800109a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	db0b      	blt.n	80010ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010a2:	79fb      	ldrb	r3, [r7, #7]
 80010a4:	f003 021f 	and.w	r2, r3, #31
 80010a8:	4907      	ldr	r1, [pc, #28]	; (80010c8 <__NVIC_EnableIRQ+0x38>)
 80010aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ae:	095b      	lsrs	r3, r3, #5
 80010b0:	2001      	movs	r0, #1
 80010b2:	fa00 f202 	lsl.w	r2, r0, r2
 80010b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010ba:	bf00      	nop
 80010bc:	370c      	adds	r7, #12
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	e000e100 	.word	0xe000e100

080010cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	4603      	mov	r3, r0
 80010d4:	6039      	str	r1, [r7, #0]
 80010d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	db0a      	blt.n	80010f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	b2da      	uxtb	r2, r3
 80010e4:	490c      	ldr	r1, [pc, #48]	; (8001118 <__NVIC_SetPriority+0x4c>)
 80010e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ea:	0112      	lsls	r2, r2, #4
 80010ec:	b2d2      	uxtb	r2, r2
 80010ee:	440b      	add	r3, r1
 80010f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010f4:	e00a      	b.n	800110c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	b2da      	uxtb	r2, r3
 80010fa:	4908      	ldr	r1, [pc, #32]	; (800111c <__NVIC_SetPriority+0x50>)
 80010fc:	79fb      	ldrb	r3, [r7, #7]
 80010fe:	f003 030f 	and.w	r3, r3, #15
 8001102:	3b04      	subs	r3, #4
 8001104:	0112      	lsls	r2, r2, #4
 8001106:	b2d2      	uxtb	r2, r2
 8001108:	440b      	add	r3, r1
 800110a:	761a      	strb	r2, [r3, #24]
}
 800110c:	bf00      	nop
 800110e:	370c      	adds	r7, #12
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr
 8001118:	e000e100 	.word	0xe000e100
 800111c:	e000ed00 	.word	0xe000ed00

08001120 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001120:	b480      	push	{r7}
 8001122:	b089      	sub	sp, #36	; 0x24
 8001124:	af00      	add	r7, sp, #0
 8001126:	60f8      	str	r0, [r7, #12]
 8001128:	60b9      	str	r1, [r7, #8]
 800112a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	f003 0307 	and.w	r3, r3, #7
 8001132:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001134:	69fb      	ldr	r3, [r7, #28]
 8001136:	f1c3 0307 	rsb	r3, r3, #7
 800113a:	2b04      	cmp	r3, #4
 800113c:	bf28      	it	cs
 800113e:	2304      	movcs	r3, #4
 8001140:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	3304      	adds	r3, #4
 8001146:	2b06      	cmp	r3, #6
 8001148:	d902      	bls.n	8001150 <NVIC_EncodePriority+0x30>
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	3b03      	subs	r3, #3
 800114e:	e000      	b.n	8001152 <NVIC_EncodePriority+0x32>
 8001150:	2300      	movs	r3, #0
 8001152:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001154:	f04f 32ff 	mov.w	r2, #4294967295
 8001158:	69bb      	ldr	r3, [r7, #24]
 800115a:	fa02 f303 	lsl.w	r3, r2, r3
 800115e:	43da      	mvns	r2, r3
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	401a      	ands	r2, r3
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001168:	f04f 31ff 	mov.w	r1, #4294967295
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	fa01 f303 	lsl.w	r3, r1, r3
 8001172:	43d9      	mvns	r1, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001178:	4313      	orrs	r3, r2
         );
}
 800117a:	4618      	mov	r0, r3
 800117c:	3724      	adds	r7, #36	; 0x24
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr

08001186 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001186:	b580      	push	{r7, lr}
 8001188:	b082      	sub	sp, #8
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800118e:	6878      	ldr	r0, [r7, #4]
 8001190:	f7ff ff4c 	bl	800102c <__NVIC_SetPriorityGrouping>
}
 8001194:	bf00      	nop
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}

0800119c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800119c:	b580      	push	{r7, lr}
 800119e:	b086      	sub	sp, #24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	60b9      	str	r1, [r7, #8]
 80011a6:	607a      	str	r2, [r7, #4]
 80011a8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011aa:	2300      	movs	r3, #0
 80011ac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011ae:	f7ff ff61 	bl	8001074 <__NVIC_GetPriorityGrouping>
 80011b2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011b4:	687a      	ldr	r2, [r7, #4]
 80011b6:	68b9      	ldr	r1, [r7, #8]
 80011b8:	6978      	ldr	r0, [r7, #20]
 80011ba:	f7ff ffb1 	bl	8001120 <NVIC_EncodePriority>
 80011be:	4602      	mov	r2, r0
 80011c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011c4:	4611      	mov	r1, r2
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff ff80 	bl	80010cc <__NVIC_SetPriority>
}
 80011cc:	bf00      	nop
 80011ce:	3718      	adds	r7, #24
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff ff54 	bl	8001090 <__NVIC_EnableIRQ>
}
 80011e8:	bf00      	nop
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b089      	sub	sp, #36	; 0x24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011fa:	2300      	movs	r3, #0
 80011fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011fe:	2300      	movs	r3, #0
 8001200:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001202:	2300      	movs	r3, #0
 8001204:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001206:	2300      	movs	r3, #0
 8001208:	61fb      	str	r3, [r7, #28]
 800120a:	e16b      	b.n	80014e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800120c:	2201      	movs	r2, #1
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	697a      	ldr	r2, [r7, #20]
 800121c:	4013      	ands	r3, r2
 800121e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001220:	693a      	ldr	r2, [r7, #16]
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	429a      	cmp	r2, r3
 8001226:	f040 815a 	bne.w	80014de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f003 0303 	and.w	r3, r3, #3
 8001232:	2b01      	cmp	r3, #1
 8001234:	d005      	beq.n	8001242 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800123e:	2b02      	cmp	r3, #2
 8001240:	d130      	bne.n	80012a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	2203      	movs	r2, #3
 800124e:	fa02 f303 	lsl.w	r3, r2, r3
 8001252:	43db      	mvns	r3, r3
 8001254:	69ba      	ldr	r2, [r7, #24]
 8001256:	4013      	ands	r3, r2
 8001258:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	68da      	ldr	r2, [r3, #12]
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	005b      	lsls	r3, r3, #1
 8001262:	fa02 f303 	lsl.w	r3, r2, r3
 8001266:	69ba      	ldr	r2, [r7, #24]
 8001268:	4313      	orrs	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	69ba      	ldr	r2, [r7, #24]
 8001270:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001278:	2201      	movs	r2, #1
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	fa02 f303 	lsl.w	r3, r2, r3
 8001280:	43db      	mvns	r3, r3
 8001282:	69ba      	ldr	r2, [r7, #24]
 8001284:	4013      	ands	r3, r2
 8001286:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	091b      	lsrs	r3, r3, #4
 800128e:	f003 0201 	and.w	r2, r3, #1
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	fa02 f303 	lsl.w	r3, r2, r3
 8001298:	69ba      	ldr	r2, [r7, #24]
 800129a:	4313      	orrs	r3, r2
 800129c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	69ba      	ldr	r2, [r7, #24]
 80012a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f003 0303 	and.w	r3, r3, #3
 80012ac:	2b03      	cmp	r3, #3
 80012ae:	d017      	beq.n	80012e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	68db      	ldr	r3, [r3, #12]
 80012b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	005b      	lsls	r3, r3, #1
 80012ba:	2203      	movs	r2, #3
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	43db      	mvns	r3, r3
 80012c2:	69ba      	ldr	r2, [r7, #24]
 80012c4:	4013      	ands	r3, r2
 80012c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	689a      	ldr	r2, [r3, #8]
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	fa02 f303 	lsl.w	r3, r2, r3
 80012d4:	69ba      	ldr	r2, [r7, #24]
 80012d6:	4313      	orrs	r3, r2
 80012d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f003 0303 	and.w	r3, r3, #3
 80012e8:	2b02      	cmp	r3, #2
 80012ea:	d123      	bne.n	8001334 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	08da      	lsrs	r2, r3, #3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	3208      	adds	r2, #8
 80012f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	f003 0307 	and.w	r3, r3, #7
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	220f      	movs	r2, #15
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	43db      	mvns	r3, r3
 800130a:	69ba      	ldr	r2, [r7, #24]
 800130c:	4013      	ands	r3, r2
 800130e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	691a      	ldr	r2, [r3, #16]
 8001314:	69fb      	ldr	r3, [r7, #28]
 8001316:	f003 0307 	and.w	r3, r3, #7
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	fa02 f303 	lsl.w	r3, r2, r3
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	4313      	orrs	r3, r2
 8001324:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	08da      	lsrs	r2, r3, #3
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	3208      	adds	r2, #8
 800132e:	69b9      	ldr	r1, [r7, #24]
 8001330:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	005b      	lsls	r3, r3, #1
 800133e:	2203      	movs	r2, #3
 8001340:	fa02 f303 	lsl.w	r3, r2, r3
 8001344:	43db      	mvns	r3, r3
 8001346:	69ba      	ldr	r2, [r7, #24]
 8001348:	4013      	ands	r3, r2
 800134a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f003 0203 	and.w	r2, r3, #3
 8001354:	69fb      	ldr	r3, [r7, #28]
 8001356:	005b      	lsls	r3, r3, #1
 8001358:	fa02 f303 	lsl.w	r3, r2, r3
 800135c:	69ba      	ldr	r2, [r7, #24]
 800135e:	4313      	orrs	r3, r2
 8001360:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001370:	2b00      	cmp	r3, #0
 8001372:	f000 80b4 	beq.w	80014de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001376:	2300      	movs	r3, #0
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	4b60      	ldr	r3, [pc, #384]	; (80014fc <HAL_GPIO_Init+0x30c>)
 800137c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800137e:	4a5f      	ldr	r2, [pc, #380]	; (80014fc <HAL_GPIO_Init+0x30c>)
 8001380:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001384:	6453      	str	r3, [r2, #68]	; 0x44
 8001386:	4b5d      	ldr	r3, [pc, #372]	; (80014fc <HAL_GPIO_Init+0x30c>)
 8001388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800138a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001392:	4a5b      	ldr	r2, [pc, #364]	; (8001500 <HAL_GPIO_Init+0x310>)
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	089b      	lsrs	r3, r3, #2
 8001398:	3302      	adds	r3, #2
 800139a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800139e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013a0:	69fb      	ldr	r3, [r7, #28]
 80013a2:	f003 0303 	and.w	r3, r3, #3
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	220f      	movs	r2, #15
 80013aa:	fa02 f303 	lsl.w	r3, r2, r3
 80013ae:	43db      	mvns	r3, r3
 80013b0:	69ba      	ldr	r2, [r7, #24]
 80013b2:	4013      	ands	r3, r2
 80013b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4a52      	ldr	r2, [pc, #328]	; (8001504 <HAL_GPIO_Init+0x314>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d02b      	beq.n	8001416 <HAL_GPIO_Init+0x226>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4a51      	ldr	r2, [pc, #324]	; (8001508 <HAL_GPIO_Init+0x318>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d025      	beq.n	8001412 <HAL_GPIO_Init+0x222>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4a50      	ldr	r2, [pc, #320]	; (800150c <HAL_GPIO_Init+0x31c>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d01f      	beq.n	800140e <HAL_GPIO_Init+0x21e>
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	4a4f      	ldr	r2, [pc, #316]	; (8001510 <HAL_GPIO_Init+0x320>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d019      	beq.n	800140a <HAL_GPIO_Init+0x21a>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4a4e      	ldr	r2, [pc, #312]	; (8001514 <HAL_GPIO_Init+0x324>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d013      	beq.n	8001406 <HAL_GPIO_Init+0x216>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4a4d      	ldr	r2, [pc, #308]	; (8001518 <HAL_GPIO_Init+0x328>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d00d      	beq.n	8001402 <HAL_GPIO_Init+0x212>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4a4c      	ldr	r2, [pc, #304]	; (800151c <HAL_GPIO_Init+0x32c>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d007      	beq.n	80013fe <HAL_GPIO_Init+0x20e>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4a4b      	ldr	r2, [pc, #300]	; (8001520 <HAL_GPIO_Init+0x330>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d101      	bne.n	80013fa <HAL_GPIO_Init+0x20a>
 80013f6:	2307      	movs	r3, #7
 80013f8:	e00e      	b.n	8001418 <HAL_GPIO_Init+0x228>
 80013fa:	2308      	movs	r3, #8
 80013fc:	e00c      	b.n	8001418 <HAL_GPIO_Init+0x228>
 80013fe:	2306      	movs	r3, #6
 8001400:	e00a      	b.n	8001418 <HAL_GPIO_Init+0x228>
 8001402:	2305      	movs	r3, #5
 8001404:	e008      	b.n	8001418 <HAL_GPIO_Init+0x228>
 8001406:	2304      	movs	r3, #4
 8001408:	e006      	b.n	8001418 <HAL_GPIO_Init+0x228>
 800140a:	2303      	movs	r3, #3
 800140c:	e004      	b.n	8001418 <HAL_GPIO_Init+0x228>
 800140e:	2302      	movs	r3, #2
 8001410:	e002      	b.n	8001418 <HAL_GPIO_Init+0x228>
 8001412:	2301      	movs	r3, #1
 8001414:	e000      	b.n	8001418 <HAL_GPIO_Init+0x228>
 8001416:	2300      	movs	r3, #0
 8001418:	69fa      	ldr	r2, [r7, #28]
 800141a:	f002 0203 	and.w	r2, r2, #3
 800141e:	0092      	lsls	r2, r2, #2
 8001420:	4093      	lsls	r3, r2
 8001422:	69ba      	ldr	r2, [r7, #24]
 8001424:	4313      	orrs	r3, r2
 8001426:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001428:	4935      	ldr	r1, [pc, #212]	; (8001500 <HAL_GPIO_Init+0x310>)
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	089b      	lsrs	r3, r3, #2
 800142e:	3302      	adds	r3, #2
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001436:	4b3b      	ldr	r3, [pc, #236]	; (8001524 <HAL_GPIO_Init+0x334>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	43db      	mvns	r3, r3
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	4013      	ands	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d003      	beq.n	800145a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001452:	69ba      	ldr	r2, [r7, #24]
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	4313      	orrs	r3, r2
 8001458:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800145a:	4a32      	ldr	r2, [pc, #200]	; (8001524 <HAL_GPIO_Init+0x334>)
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001460:	4b30      	ldr	r3, [pc, #192]	; (8001524 <HAL_GPIO_Init+0x334>)
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	43db      	mvns	r3, r3
 800146a:	69ba      	ldr	r2, [r7, #24]
 800146c:	4013      	ands	r3, r2
 800146e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001478:	2b00      	cmp	r3, #0
 800147a:	d003      	beq.n	8001484 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800147c:	69ba      	ldr	r2, [r7, #24]
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	4313      	orrs	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001484:	4a27      	ldr	r2, [pc, #156]	; (8001524 <HAL_GPIO_Init+0x334>)
 8001486:	69bb      	ldr	r3, [r7, #24]
 8001488:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800148a:	4b26      	ldr	r3, [pc, #152]	; (8001524 <HAL_GPIO_Init+0x334>)
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	43db      	mvns	r3, r3
 8001494:	69ba      	ldr	r2, [r7, #24]
 8001496:	4013      	ands	r3, r2
 8001498:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d003      	beq.n	80014ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80014a6:	69ba      	ldr	r2, [r7, #24]
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	4313      	orrs	r3, r2
 80014ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014ae:	4a1d      	ldr	r2, [pc, #116]	; (8001524 <HAL_GPIO_Init+0x334>)
 80014b0:	69bb      	ldr	r3, [r7, #24]
 80014b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014b4:	4b1b      	ldr	r3, [pc, #108]	; (8001524 <HAL_GPIO_Init+0x334>)
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	43db      	mvns	r3, r3
 80014be:	69ba      	ldr	r2, [r7, #24]
 80014c0:	4013      	ands	r3, r2
 80014c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d003      	beq.n	80014d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80014d0:	69ba      	ldr	r2, [r7, #24]
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014d8:	4a12      	ldr	r2, [pc, #72]	; (8001524 <HAL_GPIO_Init+0x334>)
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	3301      	adds	r3, #1
 80014e2:	61fb      	str	r3, [r7, #28]
 80014e4:	69fb      	ldr	r3, [r7, #28]
 80014e6:	2b0f      	cmp	r3, #15
 80014e8:	f67f ae90 	bls.w	800120c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014ec:	bf00      	nop
 80014ee:	bf00      	nop
 80014f0:	3724      	adds	r7, #36	; 0x24
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	40023800 	.word	0x40023800
 8001500:	40013800 	.word	0x40013800
 8001504:	40020000 	.word	0x40020000
 8001508:	40020400 	.word	0x40020400
 800150c:	40020800 	.word	0x40020800
 8001510:	40020c00 	.word	0x40020c00
 8001514:	40021000 	.word	0x40021000
 8001518:	40021400 	.word	0x40021400
 800151c:	40021800 	.word	0x40021800
 8001520:	40021c00 	.word	0x40021c00
 8001524:	40013c00 	.word	0x40013c00

08001528 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	460b      	mov	r3, r1
 8001532:	807b      	strh	r3, [r7, #2]
 8001534:	4613      	mov	r3, r2
 8001536:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001538:	787b      	ldrb	r3, [r7, #1]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d003      	beq.n	8001546 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800153e:	887a      	ldrh	r2, [r7, #2]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001544:	e003      	b.n	800154e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001546:	887b      	ldrh	r3, [r7, #2]
 8001548:	041a      	lsls	r2, r3, #16
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	619a      	str	r2, [r3, #24]
}
 800154e:	bf00      	nop
 8001550:	370c      	adds	r7, #12
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
	...

0800155c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	4603      	mov	r3, r0
 8001564:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001566:	4b08      	ldr	r3, [pc, #32]	; (8001588 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001568:	695a      	ldr	r2, [r3, #20]
 800156a:	88fb      	ldrh	r3, [r7, #6]
 800156c:	4013      	ands	r3, r2
 800156e:	2b00      	cmp	r3, #0
 8001570:	d006      	beq.n	8001580 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001572:	4a05      	ldr	r2, [pc, #20]	; (8001588 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001574:	88fb      	ldrh	r3, [r7, #6]
 8001576:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001578:	88fb      	ldrh	r3, [r7, #6]
 800157a:	4618      	mov	r0, r3
 800157c:	f7ff fa80 	bl	8000a80 <HAL_GPIO_EXTI_Callback>
  }
}
 8001580:	bf00      	nop
 8001582:	3708      	adds	r7, #8
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40013c00 	.word	0x40013c00

0800158c <HAL_PWR_EnableSleepOnExit>:
  *       Setting this bit is useful when the processor is expected to run only on
  *       interruptions handling.         
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8001590:	4b05      	ldr	r3, [pc, #20]	; (80015a8 <HAL_PWR_EnableSleepOnExit+0x1c>)
 8001592:	691b      	ldr	r3, [r3, #16]
 8001594:	4a04      	ldr	r2, [pc, #16]	; (80015a8 <HAL_PWR_EnableSleepOnExit+0x1c>)
 8001596:	f043 0302 	orr.w	r3, r3, #2
 800159a:	6113      	str	r3, [r2, #16]
}
 800159c:	bf00      	nop
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr
 80015a6:	bf00      	nop
 80015a8:	e000ed00 	.word	0xe000ed00

080015ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d101      	bne.n	80015be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e264      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d075      	beq.n	80016b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015ca:	4ba3      	ldr	r3, [pc, #652]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f003 030c 	and.w	r3, r3, #12
 80015d2:	2b04      	cmp	r3, #4
 80015d4:	d00c      	beq.n	80015f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015d6:	4ba0      	ldr	r3, [pc, #640]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015de:	2b08      	cmp	r3, #8
 80015e0:	d112      	bne.n	8001608 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015e2:	4b9d      	ldr	r3, [pc, #628]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80015ee:	d10b      	bne.n	8001608 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015f0:	4b99      	ldr	r3, [pc, #612]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d05b      	beq.n	80016b4 <HAL_RCC_OscConfig+0x108>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d157      	bne.n	80016b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001604:	2301      	movs	r3, #1
 8001606:	e23f      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001610:	d106      	bne.n	8001620 <HAL_RCC_OscConfig+0x74>
 8001612:	4b91      	ldr	r3, [pc, #580]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a90      	ldr	r2, [pc, #576]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001618:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800161c:	6013      	str	r3, [r2, #0]
 800161e:	e01d      	b.n	800165c <HAL_RCC_OscConfig+0xb0>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001628:	d10c      	bne.n	8001644 <HAL_RCC_OscConfig+0x98>
 800162a:	4b8b      	ldr	r3, [pc, #556]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4a8a      	ldr	r2, [pc, #552]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001630:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001634:	6013      	str	r3, [r2, #0]
 8001636:	4b88      	ldr	r3, [pc, #544]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a87      	ldr	r2, [pc, #540]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 800163c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001640:	6013      	str	r3, [r2, #0]
 8001642:	e00b      	b.n	800165c <HAL_RCC_OscConfig+0xb0>
 8001644:	4b84      	ldr	r3, [pc, #528]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a83      	ldr	r2, [pc, #524]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 800164a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800164e:	6013      	str	r3, [r2, #0]
 8001650:	4b81      	ldr	r3, [pc, #516]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a80      	ldr	r2, [pc, #512]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001656:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800165a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d013      	beq.n	800168c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001664:	f7ff fcb2 	bl	8000fcc <HAL_GetTick>
 8001668:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800166a:	e008      	b.n	800167e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800166c:	f7ff fcae 	bl	8000fcc <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	2b64      	cmp	r3, #100	; 0x64
 8001678:	d901      	bls.n	800167e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e204      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800167e:	4b76      	ldr	r3, [pc, #472]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d0f0      	beq.n	800166c <HAL_RCC_OscConfig+0xc0>
 800168a:	e014      	b.n	80016b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800168c:	f7ff fc9e 	bl	8000fcc <HAL_GetTick>
 8001690:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001692:	e008      	b.n	80016a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001694:	f7ff fc9a 	bl	8000fcc <HAL_GetTick>
 8001698:	4602      	mov	r2, r0
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	2b64      	cmp	r3, #100	; 0x64
 80016a0:	d901      	bls.n	80016a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016a2:	2303      	movs	r3, #3
 80016a4:	e1f0      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016a6:	4b6c      	ldr	r3, [pc, #432]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1f0      	bne.n	8001694 <HAL_RCC_OscConfig+0xe8>
 80016b2:	e000      	b.n	80016b6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d063      	beq.n	800178a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016c2:	4b65      	ldr	r3, [pc, #404]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	f003 030c 	and.w	r3, r3, #12
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d00b      	beq.n	80016e6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016ce:	4b62      	ldr	r3, [pc, #392]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016d6:	2b08      	cmp	r3, #8
 80016d8:	d11c      	bne.n	8001714 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016da:	4b5f      	ldr	r3, [pc, #380]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d116      	bne.n	8001714 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016e6:	4b5c      	ldr	r3, [pc, #368]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 0302 	and.w	r3, r3, #2
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d005      	beq.n	80016fe <HAL_RCC_OscConfig+0x152>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	68db      	ldr	r3, [r3, #12]
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d001      	beq.n	80016fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e1c4      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016fe:	4b56      	ldr	r3, [pc, #344]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	691b      	ldr	r3, [r3, #16]
 800170a:	00db      	lsls	r3, r3, #3
 800170c:	4952      	ldr	r1, [pc, #328]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 800170e:	4313      	orrs	r3, r2
 8001710:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001712:	e03a      	b.n	800178a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d020      	beq.n	800175e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800171c:	4b4f      	ldr	r3, [pc, #316]	; (800185c <HAL_RCC_OscConfig+0x2b0>)
 800171e:	2201      	movs	r2, #1
 8001720:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001722:	f7ff fc53 	bl	8000fcc <HAL_GetTick>
 8001726:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001728:	e008      	b.n	800173c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800172a:	f7ff fc4f 	bl	8000fcc <HAL_GetTick>
 800172e:	4602      	mov	r2, r0
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	2b02      	cmp	r3, #2
 8001736:	d901      	bls.n	800173c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001738:	2303      	movs	r3, #3
 800173a:	e1a5      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800173c:	4b46      	ldr	r3, [pc, #280]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d0f0      	beq.n	800172a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001748:	4b43      	ldr	r3, [pc, #268]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	691b      	ldr	r3, [r3, #16]
 8001754:	00db      	lsls	r3, r3, #3
 8001756:	4940      	ldr	r1, [pc, #256]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001758:	4313      	orrs	r3, r2
 800175a:	600b      	str	r3, [r1, #0]
 800175c:	e015      	b.n	800178a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800175e:	4b3f      	ldr	r3, [pc, #252]	; (800185c <HAL_RCC_OscConfig+0x2b0>)
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001764:	f7ff fc32 	bl	8000fcc <HAL_GetTick>
 8001768:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800176a:	e008      	b.n	800177e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800176c:	f7ff fc2e 	bl	8000fcc <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	2b02      	cmp	r3, #2
 8001778:	d901      	bls.n	800177e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e184      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800177e:	4b36      	ldr	r3, [pc, #216]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 0302 	and.w	r3, r3, #2
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1f0      	bne.n	800176c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0308 	and.w	r3, r3, #8
 8001792:	2b00      	cmp	r3, #0
 8001794:	d030      	beq.n	80017f8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	695b      	ldr	r3, [r3, #20]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d016      	beq.n	80017cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800179e:	4b30      	ldr	r3, [pc, #192]	; (8001860 <HAL_RCC_OscConfig+0x2b4>)
 80017a0:	2201      	movs	r2, #1
 80017a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017a4:	f7ff fc12 	bl	8000fcc <HAL_GetTick>
 80017a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017aa:	e008      	b.n	80017be <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017ac:	f7ff fc0e 	bl	8000fcc <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e164      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017be:	4b26      	ldr	r3, [pc, #152]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80017c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d0f0      	beq.n	80017ac <HAL_RCC_OscConfig+0x200>
 80017ca:	e015      	b.n	80017f8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017cc:	4b24      	ldr	r3, [pc, #144]	; (8001860 <HAL_RCC_OscConfig+0x2b4>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017d2:	f7ff fbfb 	bl	8000fcc <HAL_GetTick>
 80017d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017d8:	e008      	b.n	80017ec <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017da:	f7ff fbf7 	bl	8000fcc <HAL_GetTick>
 80017de:	4602      	mov	r2, r0
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d901      	bls.n	80017ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80017e8:	2303      	movs	r3, #3
 80017ea:	e14d      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017ec:	4b1a      	ldr	r3, [pc, #104]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 80017ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017f0:	f003 0302 	and.w	r3, r3, #2
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d1f0      	bne.n	80017da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 0304 	and.w	r3, r3, #4
 8001800:	2b00      	cmp	r3, #0
 8001802:	f000 80a0 	beq.w	8001946 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001806:	2300      	movs	r3, #0
 8001808:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800180a:	4b13      	ldr	r3, [pc, #76]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 800180c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d10f      	bne.n	8001836 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	60bb      	str	r3, [r7, #8]
 800181a:	4b0f      	ldr	r3, [pc, #60]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 800181c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181e:	4a0e      	ldr	r2, [pc, #56]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001820:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001824:	6413      	str	r3, [r2, #64]	; 0x40
 8001826:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <HAL_RCC_OscConfig+0x2ac>)
 8001828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800182e:	60bb      	str	r3, [r7, #8]
 8001830:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001832:	2301      	movs	r3, #1
 8001834:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001836:	4b0b      	ldr	r3, [pc, #44]	; (8001864 <HAL_RCC_OscConfig+0x2b8>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800183e:	2b00      	cmp	r3, #0
 8001840:	d121      	bne.n	8001886 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001842:	4b08      	ldr	r3, [pc, #32]	; (8001864 <HAL_RCC_OscConfig+0x2b8>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4a07      	ldr	r2, [pc, #28]	; (8001864 <HAL_RCC_OscConfig+0x2b8>)
 8001848:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800184c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800184e:	f7ff fbbd 	bl	8000fcc <HAL_GetTick>
 8001852:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001854:	e011      	b.n	800187a <HAL_RCC_OscConfig+0x2ce>
 8001856:	bf00      	nop
 8001858:	40023800 	.word	0x40023800
 800185c:	42470000 	.word	0x42470000
 8001860:	42470e80 	.word	0x42470e80
 8001864:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001868:	f7ff fbb0 	bl	8000fcc <HAL_GetTick>
 800186c:	4602      	mov	r2, r0
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	2b02      	cmp	r3, #2
 8001874:	d901      	bls.n	800187a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e106      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800187a:	4b85      	ldr	r3, [pc, #532]	; (8001a90 <HAL_RCC_OscConfig+0x4e4>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001882:	2b00      	cmp	r3, #0
 8001884:	d0f0      	beq.n	8001868 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	2b01      	cmp	r3, #1
 800188c:	d106      	bne.n	800189c <HAL_RCC_OscConfig+0x2f0>
 800188e:	4b81      	ldr	r3, [pc, #516]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 8001890:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001892:	4a80      	ldr	r2, [pc, #512]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 8001894:	f043 0301 	orr.w	r3, r3, #1
 8001898:	6713      	str	r3, [r2, #112]	; 0x70
 800189a:	e01c      	b.n	80018d6 <HAL_RCC_OscConfig+0x32a>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	2b05      	cmp	r3, #5
 80018a2:	d10c      	bne.n	80018be <HAL_RCC_OscConfig+0x312>
 80018a4:	4b7b      	ldr	r3, [pc, #492]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80018a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018a8:	4a7a      	ldr	r2, [pc, #488]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80018aa:	f043 0304 	orr.w	r3, r3, #4
 80018ae:	6713      	str	r3, [r2, #112]	; 0x70
 80018b0:	4b78      	ldr	r3, [pc, #480]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80018b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018b4:	4a77      	ldr	r2, [pc, #476]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80018b6:	f043 0301 	orr.w	r3, r3, #1
 80018ba:	6713      	str	r3, [r2, #112]	; 0x70
 80018bc:	e00b      	b.n	80018d6 <HAL_RCC_OscConfig+0x32a>
 80018be:	4b75      	ldr	r3, [pc, #468]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80018c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018c2:	4a74      	ldr	r2, [pc, #464]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80018c4:	f023 0301 	bic.w	r3, r3, #1
 80018c8:	6713      	str	r3, [r2, #112]	; 0x70
 80018ca:	4b72      	ldr	r3, [pc, #456]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80018cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018ce:	4a71      	ldr	r2, [pc, #452]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80018d0:	f023 0304 	bic.w	r3, r3, #4
 80018d4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d015      	beq.n	800190a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018de:	f7ff fb75 	bl	8000fcc <HAL_GetTick>
 80018e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018e4:	e00a      	b.n	80018fc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018e6:	f7ff fb71 	bl	8000fcc <HAL_GetTick>
 80018ea:	4602      	mov	r2, r0
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	1ad3      	subs	r3, r2, r3
 80018f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d901      	bls.n	80018fc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80018f8:	2303      	movs	r3, #3
 80018fa:	e0c5      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018fc:	4b65      	ldr	r3, [pc, #404]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80018fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001900:	f003 0302 	and.w	r3, r3, #2
 8001904:	2b00      	cmp	r3, #0
 8001906:	d0ee      	beq.n	80018e6 <HAL_RCC_OscConfig+0x33a>
 8001908:	e014      	b.n	8001934 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800190a:	f7ff fb5f 	bl	8000fcc <HAL_GetTick>
 800190e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001910:	e00a      	b.n	8001928 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001912:	f7ff fb5b 	bl	8000fcc <HAL_GetTick>
 8001916:	4602      	mov	r2, r0
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001920:	4293      	cmp	r3, r2
 8001922:	d901      	bls.n	8001928 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001924:	2303      	movs	r3, #3
 8001926:	e0af      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001928:	4b5a      	ldr	r3, [pc, #360]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 800192a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800192c:	f003 0302 	and.w	r3, r3, #2
 8001930:	2b00      	cmp	r3, #0
 8001932:	d1ee      	bne.n	8001912 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001934:	7dfb      	ldrb	r3, [r7, #23]
 8001936:	2b01      	cmp	r3, #1
 8001938:	d105      	bne.n	8001946 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800193a:	4b56      	ldr	r3, [pc, #344]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 800193c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193e:	4a55      	ldr	r2, [pc, #340]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 8001940:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001944:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	699b      	ldr	r3, [r3, #24]
 800194a:	2b00      	cmp	r3, #0
 800194c:	f000 809b 	beq.w	8001a86 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001950:	4b50      	ldr	r3, [pc, #320]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	f003 030c 	and.w	r3, r3, #12
 8001958:	2b08      	cmp	r3, #8
 800195a:	d05c      	beq.n	8001a16 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	2b02      	cmp	r3, #2
 8001962:	d141      	bne.n	80019e8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001964:	4b4c      	ldr	r3, [pc, #304]	; (8001a98 <HAL_RCC_OscConfig+0x4ec>)
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800196a:	f7ff fb2f 	bl	8000fcc <HAL_GetTick>
 800196e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001970:	e008      	b.n	8001984 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001972:	f7ff fb2b 	bl	8000fcc <HAL_GetTick>
 8001976:	4602      	mov	r2, r0
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2b02      	cmp	r3, #2
 800197e:	d901      	bls.n	8001984 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e081      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001984:	4b43      	ldr	r3, [pc, #268]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800198c:	2b00      	cmp	r3, #0
 800198e:	d1f0      	bne.n	8001972 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	69da      	ldr	r2, [r3, #28]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a1b      	ldr	r3, [r3, #32]
 8001998:	431a      	orrs	r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800199e:	019b      	lsls	r3, r3, #6
 80019a0:	431a      	orrs	r2, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a6:	085b      	lsrs	r3, r3, #1
 80019a8:	3b01      	subs	r3, #1
 80019aa:	041b      	lsls	r3, r3, #16
 80019ac:	431a      	orrs	r2, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019b2:	061b      	lsls	r3, r3, #24
 80019b4:	4937      	ldr	r1, [pc, #220]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80019b6:	4313      	orrs	r3, r2
 80019b8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019ba:	4b37      	ldr	r3, [pc, #220]	; (8001a98 <HAL_RCC_OscConfig+0x4ec>)
 80019bc:	2201      	movs	r2, #1
 80019be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c0:	f7ff fb04 	bl	8000fcc <HAL_GetTick>
 80019c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019c6:	e008      	b.n	80019da <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019c8:	f7ff fb00 	bl	8000fcc <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d901      	bls.n	80019da <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e056      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019da:	4b2e      	ldr	r3, [pc, #184]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d0f0      	beq.n	80019c8 <HAL_RCC_OscConfig+0x41c>
 80019e6:	e04e      	b.n	8001a86 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019e8:	4b2b      	ldr	r3, [pc, #172]	; (8001a98 <HAL_RCC_OscConfig+0x4ec>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ee:	f7ff faed 	bl	8000fcc <HAL_GetTick>
 80019f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019f4:	e008      	b.n	8001a08 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019f6:	f7ff fae9 	bl	8000fcc <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	d901      	bls.n	8001a08 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001a04:	2303      	movs	r3, #3
 8001a06:	e03f      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a08:	4b22      	ldr	r3, [pc, #136]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d1f0      	bne.n	80019f6 <HAL_RCC_OscConfig+0x44a>
 8001a14:	e037      	b.n	8001a86 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	699b      	ldr	r3, [r3, #24]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d101      	bne.n	8001a22 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e032      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a22:	4b1c      	ldr	r3, [pc, #112]	; (8001a94 <HAL_RCC_OscConfig+0x4e8>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d028      	beq.n	8001a82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	d121      	bne.n	8001a82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d11a      	bne.n	8001a82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a4c:	68fa      	ldr	r2, [r7, #12]
 8001a4e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001a52:	4013      	ands	r3, r2
 8001a54:	687a      	ldr	r2, [r7, #4]
 8001a56:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a58:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d111      	bne.n	8001a82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a68:	085b      	lsrs	r3, r3, #1
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d107      	bne.n	8001a82 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a7c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d001      	beq.n	8001a86 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e000      	b.n	8001a88 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001a86:	2300      	movs	r3, #0
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3718      	adds	r7, #24
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	40007000 	.word	0x40007000
 8001a94:	40023800 	.word	0x40023800
 8001a98:	42470060 	.word	0x42470060

08001a9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d101      	bne.n	8001ab0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e0cc      	b.n	8001c4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ab0:	4b68      	ldr	r3, [pc, #416]	; (8001c54 <HAL_RCC_ClockConfig+0x1b8>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 0307 	and.w	r3, r3, #7
 8001ab8:	683a      	ldr	r2, [r7, #0]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d90c      	bls.n	8001ad8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001abe:	4b65      	ldr	r3, [pc, #404]	; (8001c54 <HAL_RCC_ClockConfig+0x1b8>)
 8001ac0:	683a      	ldr	r2, [r7, #0]
 8001ac2:	b2d2      	uxtb	r2, r2
 8001ac4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ac6:	4b63      	ldr	r3, [pc, #396]	; (8001c54 <HAL_RCC_ClockConfig+0x1b8>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	683a      	ldr	r2, [r7, #0]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d001      	beq.n	8001ad8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e0b8      	b.n	8001c4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0302 	and.w	r3, r3, #2
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d020      	beq.n	8001b26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0304 	and.w	r3, r3, #4
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d005      	beq.n	8001afc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001af0:	4b59      	ldr	r3, [pc, #356]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	4a58      	ldr	r2, [pc, #352]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001af6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001afa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 0308 	and.w	r3, r3, #8
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d005      	beq.n	8001b14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b08:	4b53      	ldr	r3, [pc, #332]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	4a52      	ldr	r2, [pc, #328]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b0e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001b12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b14:	4b50      	ldr	r3, [pc, #320]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	494d      	ldr	r1, [pc, #308]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b22:	4313      	orrs	r3, r2
 8001b24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d044      	beq.n	8001bbc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d107      	bne.n	8001b4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b3a:	4b47      	ldr	r3, [pc, #284]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d119      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e07f      	b.n	8001c4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d003      	beq.n	8001b5a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b56:	2b03      	cmp	r3, #3
 8001b58:	d107      	bne.n	8001b6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b5a:	4b3f      	ldr	r3, [pc, #252]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d109      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e06f      	b.n	8001c4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b6a:	4b3b      	ldr	r3, [pc, #236]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d101      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e067      	b.n	8001c4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b7a:	4b37      	ldr	r3, [pc, #220]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	f023 0203 	bic.w	r2, r3, #3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	4934      	ldr	r1, [pc, #208]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b8c:	f7ff fa1e 	bl	8000fcc <HAL_GetTick>
 8001b90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b92:	e00a      	b.n	8001baa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b94:	f7ff fa1a 	bl	8000fcc <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d901      	bls.n	8001baa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e04f      	b.n	8001c4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001baa:	4b2b      	ldr	r3, [pc, #172]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	f003 020c 	and.w	r2, r3, #12
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	009b      	lsls	r3, r3, #2
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d1eb      	bne.n	8001b94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bbc:	4b25      	ldr	r3, [pc, #148]	; (8001c54 <HAL_RCC_ClockConfig+0x1b8>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0307 	and.w	r3, r3, #7
 8001bc4:	683a      	ldr	r2, [r7, #0]
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	d20c      	bcs.n	8001be4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bca:	4b22      	ldr	r3, [pc, #136]	; (8001c54 <HAL_RCC_ClockConfig+0x1b8>)
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	b2d2      	uxtb	r2, r2
 8001bd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bd2:	4b20      	ldr	r3, [pc, #128]	; (8001c54 <HAL_RCC_ClockConfig+0x1b8>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0307 	and.w	r3, r3, #7
 8001bda:	683a      	ldr	r2, [r7, #0]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d001      	beq.n	8001be4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e032      	b.n	8001c4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0304 	and.w	r3, r3, #4
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d008      	beq.n	8001c02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bf0:	4b19      	ldr	r3, [pc, #100]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	4916      	ldr	r1, [pc, #88]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0308 	and.w	r3, r3, #8
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d009      	beq.n	8001c22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c0e:	4b12      	ldr	r3, [pc, #72]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	691b      	ldr	r3, [r3, #16]
 8001c1a:	00db      	lsls	r3, r3, #3
 8001c1c:	490e      	ldr	r1, [pc, #56]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c22:	f000 f821 	bl	8001c68 <HAL_RCC_GetSysClockFreq>
 8001c26:	4602      	mov	r2, r0
 8001c28:	4b0b      	ldr	r3, [pc, #44]	; (8001c58 <HAL_RCC_ClockConfig+0x1bc>)
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	091b      	lsrs	r3, r3, #4
 8001c2e:	f003 030f 	and.w	r3, r3, #15
 8001c32:	490a      	ldr	r1, [pc, #40]	; (8001c5c <HAL_RCC_ClockConfig+0x1c0>)
 8001c34:	5ccb      	ldrb	r3, [r1, r3]
 8001c36:	fa22 f303 	lsr.w	r3, r2, r3
 8001c3a:	4a09      	ldr	r2, [pc, #36]	; (8001c60 <HAL_RCC_ClockConfig+0x1c4>)
 8001c3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c3e:	4b09      	ldr	r3, [pc, #36]	; (8001c64 <HAL_RCC_ClockConfig+0x1c8>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff f87a 	bl	8000d3c <HAL_InitTick>

  return HAL_OK;
 8001c48:	2300      	movs	r3, #0
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3710      	adds	r7, #16
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40023c00 	.word	0x40023c00
 8001c58:	40023800 	.word	0x40023800
 8001c5c:	08004458 	.word	0x08004458
 8001c60:	20000004 	.word	0x20000004
 8001c64:	20000008 	.word	0x20000008

08001c68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c68:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c6c:	b084      	sub	sp, #16
 8001c6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001c70:	2300      	movs	r3, #0
 8001c72:	607b      	str	r3, [r7, #4]
 8001c74:	2300      	movs	r3, #0
 8001c76:	60fb      	str	r3, [r7, #12]
 8001c78:	2300      	movs	r3, #0
 8001c7a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c80:	4b67      	ldr	r3, [pc, #412]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	f003 030c 	and.w	r3, r3, #12
 8001c88:	2b08      	cmp	r3, #8
 8001c8a:	d00d      	beq.n	8001ca8 <HAL_RCC_GetSysClockFreq+0x40>
 8001c8c:	2b08      	cmp	r3, #8
 8001c8e:	f200 80bd 	bhi.w	8001e0c <HAL_RCC_GetSysClockFreq+0x1a4>
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d002      	beq.n	8001c9c <HAL_RCC_GetSysClockFreq+0x34>
 8001c96:	2b04      	cmp	r3, #4
 8001c98:	d003      	beq.n	8001ca2 <HAL_RCC_GetSysClockFreq+0x3a>
 8001c9a:	e0b7      	b.n	8001e0c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c9c:	4b61      	ldr	r3, [pc, #388]	; (8001e24 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001c9e:	60bb      	str	r3, [r7, #8]
       break;
 8001ca0:	e0b7      	b.n	8001e12 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ca2:	4b61      	ldr	r3, [pc, #388]	; (8001e28 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001ca4:	60bb      	str	r3, [r7, #8]
      break;
 8001ca6:	e0b4      	b.n	8001e12 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ca8:	4b5d      	ldr	r3, [pc, #372]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001cb0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cb2:	4b5b      	ldr	r3, [pc, #364]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d04d      	beq.n	8001d5a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cbe:	4b58      	ldr	r3, [pc, #352]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	099b      	lsrs	r3, r3, #6
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	f04f 0300 	mov.w	r3, #0
 8001cca:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001cce:	f04f 0100 	mov.w	r1, #0
 8001cd2:	ea02 0800 	and.w	r8, r2, r0
 8001cd6:	ea03 0901 	and.w	r9, r3, r1
 8001cda:	4640      	mov	r0, r8
 8001cdc:	4649      	mov	r1, r9
 8001cde:	f04f 0200 	mov.w	r2, #0
 8001ce2:	f04f 0300 	mov.w	r3, #0
 8001ce6:	014b      	lsls	r3, r1, #5
 8001ce8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001cec:	0142      	lsls	r2, r0, #5
 8001cee:	4610      	mov	r0, r2
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	ebb0 0008 	subs.w	r0, r0, r8
 8001cf6:	eb61 0109 	sbc.w	r1, r1, r9
 8001cfa:	f04f 0200 	mov.w	r2, #0
 8001cfe:	f04f 0300 	mov.w	r3, #0
 8001d02:	018b      	lsls	r3, r1, #6
 8001d04:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001d08:	0182      	lsls	r2, r0, #6
 8001d0a:	1a12      	subs	r2, r2, r0
 8001d0c:	eb63 0301 	sbc.w	r3, r3, r1
 8001d10:	f04f 0000 	mov.w	r0, #0
 8001d14:	f04f 0100 	mov.w	r1, #0
 8001d18:	00d9      	lsls	r1, r3, #3
 8001d1a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001d1e:	00d0      	lsls	r0, r2, #3
 8001d20:	4602      	mov	r2, r0
 8001d22:	460b      	mov	r3, r1
 8001d24:	eb12 0208 	adds.w	r2, r2, r8
 8001d28:	eb43 0309 	adc.w	r3, r3, r9
 8001d2c:	f04f 0000 	mov.w	r0, #0
 8001d30:	f04f 0100 	mov.w	r1, #0
 8001d34:	0259      	lsls	r1, r3, #9
 8001d36:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001d3a:	0250      	lsls	r0, r2, #9
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	460b      	mov	r3, r1
 8001d40:	4610      	mov	r0, r2
 8001d42:	4619      	mov	r1, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	461a      	mov	r2, r3
 8001d48:	f04f 0300 	mov.w	r3, #0
 8001d4c:	f7fe fa98 	bl	8000280 <__aeabi_uldivmod>
 8001d50:	4602      	mov	r2, r0
 8001d52:	460b      	mov	r3, r1
 8001d54:	4613      	mov	r3, r2
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	e04a      	b.n	8001df0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d5a:	4b31      	ldr	r3, [pc, #196]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	099b      	lsrs	r3, r3, #6
 8001d60:	461a      	mov	r2, r3
 8001d62:	f04f 0300 	mov.w	r3, #0
 8001d66:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001d6a:	f04f 0100 	mov.w	r1, #0
 8001d6e:	ea02 0400 	and.w	r4, r2, r0
 8001d72:	ea03 0501 	and.w	r5, r3, r1
 8001d76:	4620      	mov	r0, r4
 8001d78:	4629      	mov	r1, r5
 8001d7a:	f04f 0200 	mov.w	r2, #0
 8001d7e:	f04f 0300 	mov.w	r3, #0
 8001d82:	014b      	lsls	r3, r1, #5
 8001d84:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001d88:	0142      	lsls	r2, r0, #5
 8001d8a:	4610      	mov	r0, r2
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	1b00      	subs	r0, r0, r4
 8001d90:	eb61 0105 	sbc.w	r1, r1, r5
 8001d94:	f04f 0200 	mov.w	r2, #0
 8001d98:	f04f 0300 	mov.w	r3, #0
 8001d9c:	018b      	lsls	r3, r1, #6
 8001d9e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001da2:	0182      	lsls	r2, r0, #6
 8001da4:	1a12      	subs	r2, r2, r0
 8001da6:	eb63 0301 	sbc.w	r3, r3, r1
 8001daa:	f04f 0000 	mov.w	r0, #0
 8001dae:	f04f 0100 	mov.w	r1, #0
 8001db2:	00d9      	lsls	r1, r3, #3
 8001db4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001db8:	00d0      	lsls	r0, r2, #3
 8001dba:	4602      	mov	r2, r0
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	1912      	adds	r2, r2, r4
 8001dc0:	eb45 0303 	adc.w	r3, r5, r3
 8001dc4:	f04f 0000 	mov.w	r0, #0
 8001dc8:	f04f 0100 	mov.w	r1, #0
 8001dcc:	0299      	lsls	r1, r3, #10
 8001dce:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001dd2:	0290      	lsls	r0, r2, #10
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	4610      	mov	r0, r2
 8001dda:	4619      	mov	r1, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	461a      	mov	r2, r3
 8001de0:	f04f 0300 	mov.w	r3, #0
 8001de4:	f7fe fa4c 	bl	8000280 <__aeabi_uldivmod>
 8001de8:	4602      	mov	r2, r0
 8001dea:	460b      	mov	r3, r1
 8001dec:	4613      	mov	r3, r2
 8001dee:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001df0:	4b0b      	ldr	r3, [pc, #44]	; (8001e20 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	0c1b      	lsrs	r3, r3, #16
 8001df6:	f003 0303 	and.w	r3, r3, #3
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001e00:	68fa      	ldr	r2, [r7, #12]
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e08:	60bb      	str	r3, [r7, #8]
      break;
 8001e0a:	e002      	b.n	8001e12 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e0c:	4b05      	ldr	r3, [pc, #20]	; (8001e24 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001e0e:	60bb      	str	r3, [r7, #8]
      break;
 8001e10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e12:	68bb      	ldr	r3, [r7, #8]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3710      	adds	r7, #16
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001e1e:	bf00      	nop
 8001e20:	40023800 	.word	0x40023800
 8001e24:	00f42400 	.word	0x00f42400
 8001e28:	007a1200 	.word	0x007a1200

08001e2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e30:	4b03      	ldr	r3, [pc, #12]	; (8001e40 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e32:	681b      	ldr	r3, [r3, #0]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	20000004 	.word	0x20000004

08001e44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001e48:	f7ff fff0 	bl	8001e2c <HAL_RCC_GetHCLKFreq>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	4b05      	ldr	r3, [pc, #20]	; (8001e64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	0a9b      	lsrs	r3, r3, #10
 8001e54:	f003 0307 	and.w	r3, r3, #7
 8001e58:	4903      	ldr	r1, [pc, #12]	; (8001e68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e5a:	5ccb      	ldrb	r3, [r1, r3]
 8001e5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40023800 	.word	0x40023800
 8001e68:	08004468 	.word	0x08004468

08001e6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001e70:	f7ff ffdc 	bl	8001e2c <HAL_RCC_GetHCLKFreq>
 8001e74:	4602      	mov	r2, r0
 8001e76:	4b05      	ldr	r3, [pc, #20]	; (8001e8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	0b5b      	lsrs	r3, r3, #13
 8001e7c:	f003 0307 	and.w	r3, r3, #7
 8001e80:	4903      	ldr	r1, [pc, #12]	; (8001e90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e82:	5ccb      	ldrb	r3, [r1, r3]
 8001e84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	08004468 	.word	0x08004468

08001e94 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	220f      	movs	r2, #15
 8001ea2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001ea4:	4b12      	ldr	r3, [pc, #72]	; (8001ef0 <HAL_RCC_GetClockConfig+0x5c>)
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	f003 0203 	and.w	r2, r3, #3
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001eb0:	4b0f      	ldr	r3, [pc, #60]	; (8001ef0 <HAL_RCC_GetClockConfig+0x5c>)
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001ebc:	4b0c      	ldr	r3, [pc, #48]	; (8001ef0 <HAL_RCC_GetClockConfig+0x5c>)
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001ec8:	4b09      	ldr	r3, [pc, #36]	; (8001ef0 <HAL_RCC_GetClockConfig+0x5c>)
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	08db      	lsrs	r3, r3, #3
 8001ece:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001ed6:	4b07      	ldr	r3, [pc, #28]	; (8001ef4 <HAL_RCC_GetClockConfig+0x60>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0207 	and.w	r2, r3, #7
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	601a      	str	r2, [r3, #0]
}
 8001ee2:	bf00      	nop
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	40023800 	.word	0x40023800
 8001ef4:	40023c00 	.word	0x40023c00

08001ef8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d101      	bne.n	8001f0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e041      	b.n	8001f8e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d106      	bne.n	8001f24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f7fe fe68 	bl	8000bf4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2202      	movs	r2, #2
 8001f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	3304      	adds	r3, #4
 8001f34:	4619      	mov	r1, r3
 8001f36:	4610      	mov	r0, r2
 8001f38:	f000 fa96 	bl	8002468 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2201      	movs	r2, #1
 8001f48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2201      	movs	r2, #1
 8001f58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2201      	movs	r2, #1
 8001f78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2201      	movs	r2, #1
 8001f80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2201      	movs	r2, #1
 8001f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f8c:	2300      	movs	r3, #0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3708      	adds	r7, #8
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
	...

08001f98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b085      	sub	sp, #20
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d001      	beq.n	8001fb0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e04e      	b.n	800204e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2202      	movs	r2, #2
 8001fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	68da      	ldr	r2, [r3, #12]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f042 0201 	orr.w	r2, r2, #1
 8001fc6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a23      	ldr	r2, [pc, #140]	; (800205c <HAL_TIM_Base_Start_IT+0xc4>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d022      	beq.n	8002018 <HAL_TIM_Base_Start_IT+0x80>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fda:	d01d      	beq.n	8002018 <HAL_TIM_Base_Start_IT+0x80>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a1f      	ldr	r2, [pc, #124]	; (8002060 <HAL_TIM_Base_Start_IT+0xc8>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d018      	beq.n	8002018 <HAL_TIM_Base_Start_IT+0x80>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a1e      	ldr	r2, [pc, #120]	; (8002064 <HAL_TIM_Base_Start_IT+0xcc>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d013      	beq.n	8002018 <HAL_TIM_Base_Start_IT+0x80>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a1c      	ldr	r2, [pc, #112]	; (8002068 <HAL_TIM_Base_Start_IT+0xd0>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d00e      	beq.n	8002018 <HAL_TIM_Base_Start_IT+0x80>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a1b      	ldr	r2, [pc, #108]	; (800206c <HAL_TIM_Base_Start_IT+0xd4>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d009      	beq.n	8002018 <HAL_TIM_Base_Start_IT+0x80>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a19      	ldr	r2, [pc, #100]	; (8002070 <HAL_TIM_Base_Start_IT+0xd8>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d004      	beq.n	8002018 <HAL_TIM_Base_Start_IT+0x80>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a18      	ldr	r2, [pc, #96]	; (8002074 <HAL_TIM_Base_Start_IT+0xdc>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d111      	bne.n	800203c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	f003 0307 	and.w	r3, r3, #7
 8002022:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2b06      	cmp	r3, #6
 8002028:	d010      	beq.n	800204c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f042 0201 	orr.w	r2, r2, #1
 8002038:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800203a:	e007      	b.n	800204c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f042 0201 	orr.w	r2, r2, #1
 800204a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800204c:	2300      	movs	r3, #0
}
 800204e:	4618      	mov	r0, r3
 8002050:	3714      	adds	r7, #20
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	40010000 	.word	0x40010000
 8002060:	40000400 	.word	0x40000400
 8002064:	40000800 	.word	0x40000800
 8002068:	40000c00 	.word	0x40000c00
 800206c:	40010400 	.word	0x40010400
 8002070:	40014000 	.word	0x40014000
 8002074:	40001800 	.word	0x40001800

08002078 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	691b      	ldr	r3, [r3, #16]
 8002086:	f003 0302 	and.w	r3, r3, #2
 800208a:	2b02      	cmp	r3, #2
 800208c:	d122      	bne.n	80020d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b02      	cmp	r3, #2
 800209a:	d11b      	bne.n	80020d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f06f 0202 	mvn.w	r2, #2
 80020a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2201      	movs	r2, #1
 80020aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	699b      	ldr	r3, [r3, #24]
 80020b2:	f003 0303 	and.w	r3, r3, #3
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d003      	beq.n	80020c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f000 f9b5 	bl	800242a <HAL_TIM_IC_CaptureCallback>
 80020c0:	e005      	b.n	80020ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f000 f9a7 	bl	8002416 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f000 f9b8 	bl	800243e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	691b      	ldr	r3, [r3, #16]
 80020da:	f003 0304 	and.w	r3, r3, #4
 80020de:	2b04      	cmp	r3, #4
 80020e0:	d122      	bne.n	8002128 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	f003 0304 	and.w	r3, r3, #4
 80020ec:	2b04      	cmp	r3, #4
 80020ee:	d11b      	bne.n	8002128 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f06f 0204 	mvn.w	r2, #4
 80020f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2202      	movs	r2, #2
 80020fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	699b      	ldr	r3, [r3, #24]
 8002106:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800210a:	2b00      	cmp	r3, #0
 800210c:	d003      	beq.n	8002116 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f000 f98b 	bl	800242a <HAL_TIM_IC_CaptureCallback>
 8002114:	e005      	b.n	8002122 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f000 f97d 	bl	8002416 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f000 f98e 	bl	800243e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	691b      	ldr	r3, [r3, #16]
 800212e:	f003 0308 	and.w	r3, r3, #8
 8002132:	2b08      	cmp	r3, #8
 8002134:	d122      	bne.n	800217c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	f003 0308 	and.w	r3, r3, #8
 8002140:	2b08      	cmp	r3, #8
 8002142:	d11b      	bne.n	800217c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f06f 0208 	mvn.w	r2, #8
 800214c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2204      	movs	r2, #4
 8002152:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	69db      	ldr	r3, [r3, #28]
 800215a:	f003 0303 	and.w	r3, r3, #3
 800215e:	2b00      	cmp	r3, #0
 8002160:	d003      	beq.n	800216a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f961 	bl	800242a <HAL_TIM_IC_CaptureCallback>
 8002168:	e005      	b.n	8002176 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f000 f953 	bl	8002416 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f000 f964 	bl	800243e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	691b      	ldr	r3, [r3, #16]
 8002182:	f003 0310 	and.w	r3, r3, #16
 8002186:	2b10      	cmp	r3, #16
 8002188:	d122      	bne.n	80021d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	f003 0310 	and.w	r3, r3, #16
 8002194:	2b10      	cmp	r3, #16
 8002196:	d11b      	bne.n	80021d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f06f 0210 	mvn.w	r2, #16
 80021a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2208      	movs	r2, #8
 80021a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	69db      	ldr	r3, [r3, #28]
 80021ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d003      	beq.n	80021be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 f937 	bl	800242a <HAL_TIM_IC_CaptureCallback>
 80021bc:	e005      	b.n	80021ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f000 f929 	bl	8002416 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f000 f93a 	bl	800243e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	691b      	ldr	r3, [r3, #16]
 80021d6:	f003 0301 	and.w	r3, r3, #1
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d10e      	bne.n	80021fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	f003 0301 	and.w	r3, r3, #1
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d107      	bne.n	80021fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f06f 0201 	mvn.w	r2, #1
 80021f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f7fe fc98 	bl	8000b2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	691b      	ldr	r3, [r3, #16]
 8002202:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002206:	2b80      	cmp	r3, #128	; 0x80
 8002208:	d10e      	bne.n	8002228 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002214:	2b80      	cmp	r3, #128	; 0x80
 8002216:	d107      	bne.n	8002228 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f000 fae0 	bl	80027e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	691b      	ldr	r3, [r3, #16]
 800222e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002232:	2b40      	cmp	r3, #64	; 0x40
 8002234:	d10e      	bne.n	8002254 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002240:	2b40      	cmp	r3, #64	; 0x40
 8002242:	d107      	bne.n	8002254 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800224c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f000 f8ff 	bl	8002452 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	691b      	ldr	r3, [r3, #16]
 800225a:	f003 0320 	and.w	r3, r3, #32
 800225e:	2b20      	cmp	r3, #32
 8002260:	d10e      	bne.n	8002280 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	f003 0320 	and.w	r3, r3, #32
 800226c:	2b20      	cmp	r3, #32
 800226e:	d107      	bne.n	8002280 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f06f 0220 	mvn.w	r2, #32
 8002278:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f000 faaa 	bl	80027d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002280:	bf00      	nop
 8002282:	3708      	adds	r7, #8
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}

08002288 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002292:	2300      	movs	r3, #0
 8002294:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800229c:	2b01      	cmp	r3, #1
 800229e:	d101      	bne.n	80022a4 <HAL_TIM_ConfigClockSource+0x1c>
 80022a0:	2302      	movs	r3, #2
 80022a2:	e0b4      	b.n	800240e <HAL_TIM_ConfigClockSource+0x186>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2201      	movs	r2, #1
 80022a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2202      	movs	r2, #2
 80022b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80022c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80022ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	68ba      	ldr	r2, [r7, #8]
 80022d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022dc:	d03e      	beq.n	800235c <HAL_TIM_ConfigClockSource+0xd4>
 80022de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022e2:	f200 8087 	bhi.w	80023f4 <HAL_TIM_ConfigClockSource+0x16c>
 80022e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022ea:	f000 8086 	beq.w	80023fa <HAL_TIM_ConfigClockSource+0x172>
 80022ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022f2:	d87f      	bhi.n	80023f4 <HAL_TIM_ConfigClockSource+0x16c>
 80022f4:	2b70      	cmp	r3, #112	; 0x70
 80022f6:	d01a      	beq.n	800232e <HAL_TIM_ConfigClockSource+0xa6>
 80022f8:	2b70      	cmp	r3, #112	; 0x70
 80022fa:	d87b      	bhi.n	80023f4 <HAL_TIM_ConfigClockSource+0x16c>
 80022fc:	2b60      	cmp	r3, #96	; 0x60
 80022fe:	d050      	beq.n	80023a2 <HAL_TIM_ConfigClockSource+0x11a>
 8002300:	2b60      	cmp	r3, #96	; 0x60
 8002302:	d877      	bhi.n	80023f4 <HAL_TIM_ConfigClockSource+0x16c>
 8002304:	2b50      	cmp	r3, #80	; 0x50
 8002306:	d03c      	beq.n	8002382 <HAL_TIM_ConfigClockSource+0xfa>
 8002308:	2b50      	cmp	r3, #80	; 0x50
 800230a:	d873      	bhi.n	80023f4 <HAL_TIM_ConfigClockSource+0x16c>
 800230c:	2b40      	cmp	r3, #64	; 0x40
 800230e:	d058      	beq.n	80023c2 <HAL_TIM_ConfigClockSource+0x13a>
 8002310:	2b40      	cmp	r3, #64	; 0x40
 8002312:	d86f      	bhi.n	80023f4 <HAL_TIM_ConfigClockSource+0x16c>
 8002314:	2b30      	cmp	r3, #48	; 0x30
 8002316:	d064      	beq.n	80023e2 <HAL_TIM_ConfigClockSource+0x15a>
 8002318:	2b30      	cmp	r3, #48	; 0x30
 800231a:	d86b      	bhi.n	80023f4 <HAL_TIM_ConfigClockSource+0x16c>
 800231c:	2b20      	cmp	r3, #32
 800231e:	d060      	beq.n	80023e2 <HAL_TIM_ConfigClockSource+0x15a>
 8002320:	2b20      	cmp	r3, #32
 8002322:	d867      	bhi.n	80023f4 <HAL_TIM_ConfigClockSource+0x16c>
 8002324:	2b00      	cmp	r3, #0
 8002326:	d05c      	beq.n	80023e2 <HAL_TIM_ConfigClockSource+0x15a>
 8002328:	2b10      	cmp	r3, #16
 800232a:	d05a      	beq.n	80023e2 <HAL_TIM_ConfigClockSource+0x15a>
 800232c:	e062      	b.n	80023f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6818      	ldr	r0, [r3, #0]
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	6899      	ldr	r1, [r3, #8]
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	685a      	ldr	r2, [r3, #4]
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	68db      	ldr	r3, [r3, #12]
 800233e:	f000 f9ad 	bl	800269c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002350:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	68ba      	ldr	r2, [r7, #8]
 8002358:	609a      	str	r2, [r3, #8]
      break;
 800235a:	e04f      	b.n	80023fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6818      	ldr	r0, [r3, #0]
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	6899      	ldr	r1, [r3, #8]
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685a      	ldr	r2, [r3, #4]
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	f000 f996 	bl	800269c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	689a      	ldr	r2, [r3, #8]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800237e:	609a      	str	r2, [r3, #8]
      break;
 8002380:	e03c      	b.n	80023fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6818      	ldr	r0, [r3, #0]
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	6859      	ldr	r1, [r3, #4]
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	68db      	ldr	r3, [r3, #12]
 800238e:	461a      	mov	r2, r3
 8002390:	f000 f90a 	bl	80025a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2150      	movs	r1, #80	; 0x50
 800239a:	4618      	mov	r0, r3
 800239c:	f000 f963 	bl	8002666 <TIM_ITRx_SetConfig>
      break;
 80023a0:	e02c      	b.n	80023fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6818      	ldr	r0, [r3, #0]
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	6859      	ldr	r1, [r3, #4]
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	68db      	ldr	r3, [r3, #12]
 80023ae:	461a      	mov	r2, r3
 80023b0:	f000 f929 	bl	8002606 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2160      	movs	r1, #96	; 0x60
 80023ba:	4618      	mov	r0, r3
 80023bc:	f000 f953 	bl	8002666 <TIM_ITRx_SetConfig>
      break;
 80023c0:	e01c      	b.n	80023fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6818      	ldr	r0, [r3, #0]
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	6859      	ldr	r1, [r3, #4]
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	68db      	ldr	r3, [r3, #12]
 80023ce:	461a      	mov	r2, r3
 80023d0:	f000 f8ea 	bl	80025a8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2140      	movs	r1, #64	; 0x40
 80023da:	4618      	mov	r0, r3
 80023dc:	f000 f943 	bl	8002666 <TIM_ITRx_SetConfig>
      break;
 80023e0:	e00c      	b.n	80023fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4619      	mov	r1, r3
 80023ec:	4610      	mov	r0, r2
 80023ee:	f000 f93a 	bl	8002666 <TIM_ITRx_SetConfig>
      break;
 80023f2:	e003      	b.n	80023fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	73fb      	strb	r3, [r7, #15]
      break;
 80023f8:	e000      	b.n	80023fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80023fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2201      	movs	r2, #1
 8002400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2200      	movs	r2, #0
 8002408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800240c:	7bfb      	ldrb	r3, [r7, #15]
}
 800240e:	4618      	mov	r0, r3
 8002410:	3710      	adds	r7, #16
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}

08002416 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002416:	b480      	push	{r7}
 8002418:	b083      	sub	sp, #12
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800241e:	bf00      	nop
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr

0800242a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800242a:	b480      	push	{r7}
 800242c:	b083      	sub	sp, #12
 800242e:	af00      	add	r7, sp, #0
 8002430:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002432:	bf00      	nop
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr

0800243e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800243e:	b480      	push	{r7}
 8002440:	b083      	sub	sp, #12
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002446:	bf00      	nop
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr

08002452 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002452:	b480      	push	{r7}
 8002454:	b083      	sub	sp, #12
 8002456:	af00      	add	r7, sp, #0
 8002458:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800245a:	bf00      	nop
 800245c:	370c      	adds	r7, #12
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
	...

08002468 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002468:	b480      	push	{r7}
 800246a:	b085      	sub	sp, #20
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4a40      	ldr	r2, [pc, #256]	; (800257c <TIM_Base_SetConfig+0x114>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d013      	beq.n	80024a8 <TIM_Base_SetConfig+0x40>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002486:	d00f      	beq.n	80024a8 <TIM_Base_SetConfig+0x40>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	4a3d      	ldr	r2, [pc, #244]	; (8002580 <TIM_Base_SetConfig+0x118>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d00b      	beq.n	80024a8 <TIM_Base_SetConfig+0x40>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	4a3c      	ldr	r2, [pc, #240]	; (8002584 <TIM_Base_SetConfig+0x11c>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d007      	beq.n	80024a8 <TIM_Base_SetConfig+0x40>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	4a3b      	ldr	r2, [pc, #236]	; (8002588 <TIM_Base_SetConfig+0x120>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d003      	beq.n	80024a8 <TIM_Base_SetConfig+0x40>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	4a3a      	ldr	r2, [pc, #232]	; (800258c <TIM_Base_SetConfig+0x124>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d108      	bne.n	80024ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	68fa      	ldr	r2, [r7, #12]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a2f      	ldr	r2, [pc, #188]	; (800257c <TIM_Base_SetConfig+0x114>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d02b      	beq.n	800251a <TIM_Base_SetConfig+0xb2>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024c8:	d027      	beq.n	800251a <TIM_Base_SetConfig+0xb2>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4a2c      	ldr	r2, [pc, #176]	; (8002580 <TIM_Base_SetConfig+0x118>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d023      	beq.n	800251a <TIM_Base_SetConfig+0xb2>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a2b      	ldr	r2, [pc, #172]	; (8002584 <TIM_Base_SetConfig+0x11c>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d01f      	beq.n	800251a <TIM_Base_SetConfig+0xb2>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	4a2a      	ldr	r2, [pc, #168]	; (8002588 <TIM_Base_SetConfig+0x120>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d01b      	beq.n	800251a <TIM_Base_SetConfig+0xb2>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4a29      	ldr	r2, [pc, #164]	; (800258c <TIM_Base_SetConfig+0x124>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d017      	beq.n	800251a <TIM_Base_SetConfig+0xb2>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a28      	ldr	r2, [pc, #160]	; (8002590 <TIM_Base_SetConfig+0x128>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d013      	beq.n	800251a <TIM_Base_SetConfig+0xb2>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a27      	ldr	r2, [pc, #156]	; (8002594 <TIM_Base_SetConfig+0x12c>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d00f      	beq.n	800251a <TIM_Base_SetConfig+0xb2>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a26      	ldr	r2, [pc, #152]	; (8002598 <TIM_Base_SetConfig+0x130>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d00b      	beq.n	800251a <TIM_Base_SetConfig+0xb2>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a25      	ldr	r2, [pc, #148]	; (800259c <TIM_Base_SetConfig+0x134>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d007      	beq.n	800251a <TIM_Base_SetConfig+0xb2>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a24      	ldr	r2, [pc, #144]	; (80025a0 <TIM_Base_SetConfig+0x138>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d003      	beq.n	800251a <TIM_Base_SetConfig+0xb2>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a23      	ldr	r2, [pc, #140]	; (80025a4 <TIM_Base_SetConfig+0x13c>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d108      	bne.n	800252c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002520:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	68fa      	ldr	r2, [r7, #12]
 8002528:	4313      	orrs	r3, r2
 800252a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	695b      	ldr	r3, [r3, #20]
 8002536:	4313      	orrs	r3, r2
 8002538:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	68fa      	ldr	r2, [r7, #12]
 800253e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	689a      	ldr	r2, [r3, #8]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	4a0a      	ldr	r2, [pc, #40]	; (800257c <TIM_Base_SetConfig+0x114>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d003      	beq.n	8002560 <TIM_Base_SetConfig+0xf8>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	4a0c      	ldr	r2, [pc, #48]	; (800258c <TIM_Base_SetConfig+0x124>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d103      	bne.n	8002568 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	691a      	ldr	r2, [r3, #16]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2201      	movs	r2, #1
 800256c:	615a      	str	r2, [r3, #20]
}
 800256e:	bf00      	nop
 8002570:	3714      	adds	r7, #20
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	40010000 	.word	0x40010000
 8002580:	40000400 	.word	0x40000400
 8002584:	40000800 	.word	0x40000800
 8002588:	40000c00 	.word	0x40000c00
 800258c:	40010400 	.word	0x40010400
 8002590:	40014000 	.word	0x40014000
 8002594:	40014400 	.word	0x40014400
 8002598:	40014800 	.word	0x40014800
 800259c:	40001800 	.word	0x40001800
 80025a0:	40001c00 	.word	0x40001c00
 80025a4:	40002000 	.word	0x40002000

080025a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b087      	sub	sp, #28
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	60f8      	str	r0, [r7, #12]
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	6a1b      	ldr	r3, [r3, #32]
 80025b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	6a1b      	ldr	r3, [r3, #32]
 80025be:	f023 0201 	bic.w	r2, r3, #1
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80025d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	011b      	lsls	r3, r3, #4
 80025d8:	693a      	ldr	r2, [r7, #16]
 80025da:	4313      	orrs	r3, r2
 80025dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	f023 030a 	bic.w	r3, r3, #10
 80025e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	693a      	ldr	r2, [r7, #16]
 80025f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	697a      	ldr	r2, [r7, #20]
 80025f8:	621a      	str	r2, [r3, #32]
}
 80025fa:	bf00      	nop
 80025fc:	371c      	adds	r7, #28
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr

08002606 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002606:	b480      	push	{r7}
 8002608:	b087      	sub	sp, #28
 800260a:	af00      	add	r7, sp, #0
 800260c:	60f8      	str	r0, [r7, #12]
 800260e:	60b9      	str	r1, [r7, #8]
 8002610:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	6a1b      	ldr	r3, [r3, #32]
 8002616:	f023 0210 	bic.w	r2, r3, #16
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	699b      	ldr	r3, [r3, #24]
 8002622:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	6a1b      	ldr	r3, [r3, #32]
 8002628:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002630:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	031b      	lsls	r3, r3, #12
 8002636:	697a      	ldr	r2, [r7, #20]
 8002638:	4313      	orrs	r3, r2
 800263a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002642:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	011b      	lsls	r3, r3, #4
 8002648:	693a      	ldr	r2, [r7, #16]
 800264a:	4313      	orrs	r3, r2
 800264c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	697a      	ldr	r2, [r7, #20]
 8002652:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	621a      	str	r2, [r3, #32]
}
 800265a:	bf00      	nop
 800265c:	371c      	adds	r7, #28
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr

08002666 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002666:	b480      	push	{r7}
 8002668:	b085      	sub	sp, #20
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
 800266e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800267c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800267e:	683a      	ldr	r2, [r7, #0]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	4313      	orrs	r3, r2
 8002684:	f043 0307 	orr.w	r3, r3, #7
 8002688:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	68fa      	ldr	r2, [r7, #12]
 800268e:	609a      	str	r2, [r3, #8]
}
 8002690:	bf00      	nop
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800269c:	b480      	push	{r7}
 800269e:	b087      	sub	sp, #28
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
 80026a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80026b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	021a      	lsls	r2, r3, #8
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	431a      	orrs	r2, r3
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	697a      	ldr	r2, [r7, #20]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	697a      	ldr	r2, [r7, #20]
 80026ce:	609a      	str	r2, [r3, #8]
}
 80026d0:	bf00      	nop
 80026d2:	371c      	adds	r7, #28
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80026dc:	b480      	push	{r7}
 80026de:	b085      	sub	sp, #20
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d101      	bne.n	80026f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80026f0:	2302      	movs	r3, #2
 80026f2:	e05a      	b.n	80027aa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2202      	movs	r2, #2
 8002700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800271a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	68fa      	ldr	r2, [r7, #12]
 8002722:	4313      	orrs	r3, r2
 8002724:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	68fa      	ldr	r2, [r7, #12]
 800272c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a21      	ldr	r2, [pc, #132]	; (80027b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d022      	beq.n	800277e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002740:	d01d      	beq.n	800277e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a1d      	ldr	r2, [pc, #116]	; (80027bc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d018      	beq.n	800277e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a1b      	ldr	r2, [pc, #108]	; (80027c0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d013      	beq.n	800277e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a1a      	ldr	r2, [pc, #104]	; (80027c4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d00e      	beq.n	800277e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a18      	ldr	r2, [pc, #96]	; (80027c8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d009      	beq.n	800277e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a17      	ldr	r2, [pc, #92]	; (80027cc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d004      	beq.n	800277e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a15      	ldr	r2, [pc, #84]	; (80027d0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d10c      	bne.n	8002798 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002784:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	68ba      	ldr	r2, [r7, #8]
 800278c:	4313      	orrs	r3, r2
 800278e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	68ba      	ldr	r2, [r7, #8]
 8002796:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2201      	movs	r2, #1
 800279c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3714      	adds	r7, #20
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	40010000 	.word	0x40010000
 80027bc:	40000400 	.word	0x40000400
 80027c0:	40000800 	.word	0x40000800
 80027c4:	40000c00 	.word	0x40000c00
 80027c8:	40010400 	.word	0x40010400
 80027cc:	40014000 	.word	0x40014000
 80027d0:	40001800 	.word	0x40001800

080027d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80027dc:	bf00      	nop
 80027de:	370c      	adds	r7, #12
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80027f0:	bf00      	nop
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d101      	bne.n	800280e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e03f      	b.n	800288e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002814:	b2db      	uxtb	r3, r3
 8002816:	2b00      	cmp	r3, #0
 8002818:	d106      	bne.n	8002828 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f7fe fa0c 	bl	8000c40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2224      	movs	r2, #36	; 0x24
 800282c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	68da      	ldr	r2, [r3, #12]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800283e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f000 f9cb 	bl	8002bdc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	691a      	ldr	r2, [r3, #16]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002854:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	695a      	ldr	r2, [r3, #20]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002864:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	68da      	ldr	r2, [r3, #12]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002874:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2220      	movs	r2, #32
 8002880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2220      	movs	r2, #32
 8002888:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3708      	adds	r7, #8
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002896:	b580      	push	{r7, lr}
 8002898:	b08a      	sub	sp, #40	; 0x28
 800289a:	af02      	add	r7, sp, #8
 800289c:	60f8      	str	r0, [r7, #12]
 800289e:	60b9      	str	r1, [r7, #8]
 80028a0:	603b      	str	r3, [r7, #0]
 80028a2:	4613      	mov	r3, r2
 80028a4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80028a6:	2300      	movs	r3, #0
 80028a8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	2b20      	cmp	r3, #32
 80028b4:	d17c      	bne.n	80029b0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d002      	beq.n	80028c2 <HAL_UART_Transmit+0x2c>
 80028bc:	88fb      	ldrh	r3, [r7, #6]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d101      	bne.n	80028c6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e075      	b.n	80029b2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d101      	bne.n	80028d4 <HAL_UART_Transmit+0x3e>
 80028d0:	2302      	movs	r3, #2
 80028d2:	e06e      	b.n	80029b2 <HAL_UART_Transmit+0x11c>
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2201      	movs	r2, #1
 80028d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2200      	movs	r2, #0
 80028e0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2221      	movs	r2, #33	; 0x21
 80028e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028ea:	f7fe fb6f 	bl	8000fcc <HAL_GetTick>
 80028ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	88fa      	ldrh	r2, [r7, #6]
 80028f4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	88fa      	ldrh	r2, [r7, #6]
 80028fa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002904:	d108      	bne.n	8002918 <HAL_UART_Transmit+0x82>
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	691b      	ldr	r3, [r3, #16]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d104      	bne.n	8002918 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800290e:	2300      	movs	r3, #0
 8002910:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	61bb      	str	r3, [r7, #24]
 8002916:	e003      	b.n	8002920 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800291c:	2300      	movs	r3, #0
 800291e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2200      	movs	r2, #0
 8002924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002928:	e02a      	b.n	8002980 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	9300      	str	r3, [sp, #0]
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	2200      	movs	r2, #0
 8002932:	2180      	movs	r1, #128	; 0x80
 8002934:	68f8      	ldr	r0, [r7, #12]
 8002936:	f000 f8e2 	bl	8002afe <UART_WaitOnFlagUntilTimeout>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d001      	beq.n	8002944 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002940:	2303      	movs	r3, #3
 8002942:	e036      	b.n	80029b2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d10b      	bne.n	8002962 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	881b      	ldrh	r3, [r3, #0]
 800294e:	461a      	mov	r2, r3
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002958:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	3302      	adds	r3, #2
 800295e:	61bb      	str	r3, [r7, #24]
 8002960:	e007      	b.n	8002972 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	781a      	ldrb	r2, [r3, #0]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	3301      	adds	r3, #1
 8002970:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002976:	b29b      	uxth	r3, r3
 8002978:	3b01      	subs	r3, #1
 800297a:	b29a      	uxth	r2, r3
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002984:	b29b      	uxth	r3, r3
 8002986:	2b00      	cmp	r3, #0
 8002988:	d1cf      	bne.n	800292a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	2200      	movs	r2, #0
 8002992:	2140      	movs	r1, #64	; 0x40
 8002994:	68f8      	ldr	r0, [r7, #12]
 8002996:	f000 f8b2 	bl	8002afe <UART_WaitOnFlagUntilTimeout>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80029a0:	2303      	movs	r3, #3
 80029a2:	e006      	b.n	80029b2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2220      	movs	r2, #32
 80029a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80029ac:	2300      	movs	r3, #0
 80029ae:	e000      	b.n	80029b2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80029b0:	2302      	movs	r3, #2
  }
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3720      	adds	r7, #32
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}

080029ba <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029ba:	b580      	push	{r7, lr}
 80029bc:	b08a      	sub	sp, #40	; 0x28
 80029be:	af02      	add	r7, sp, #8
 80029c0:	60f8      	str	r0, [r7, #12]
 80029c2:	60b9      	str	r1, [r7, #8]
 80029c4:	603b      	str	r3, [r7, #0]
 80029c6:	4613      	mov	r3, r2
 80029c8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80029ca:	2300      	movs	r3, #0
 80029cc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	2b20      	cmp	r3, #32
 80029d8:	f040 808c 	bne.w	8002af4 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d002      	beq.n	80029e8 <HAL_UART_Receive+0x2e>
 80029e2:	88fb      	ldrh	r3, [r7, #6]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d101      	bne.n	80029ec <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e084      	b.n	8002af6 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d101      	bne.n	80029fa <HAL_UART_Receive+0x40>
 80029f6:	2302      	movs	r3, #2
 80029f8:	e07d      	b.n	8002af6 <HAL_UART_Receive+0x13c>
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2201      	movs	r2, #1
 80029fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2200      	movs	r2, #0
 8002a06:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2222      	movs	r2, #34	; 0x22
 8002a0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2200      	movs	r2, #0
 8002a14:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a16:	f7fe fad9 	bl	8000fcc <HAL_GetTick>
 8002a1a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	88fa      	ldrh	r2, [r7, #6]
 8002a20:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	88fa      	ldrh	r2, [r7, #6]
 8002a26:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a30:	d108      	bne.n	8002a44 <HAL_UART_Receive+0x8a>
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d104      	bne.n	8002a44 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	61bb      	str	r3, [r7, #24]
 8002a42:	e003      	b.n	8002a4c <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002a54:	e043      	b.n	8002ade <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	9300      	str	r3, [sp, #0]
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	2120      	movs	r1, #32
 8002a60:	68f8      	ldr	r0, [r7, #12]
 8002a62:	f000 f84c 	bl	8002afe <UART_WaitOnFlagUntilTimeout>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d001      	beq.n	8002a70 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002a6c:	2303      	movs	r3, #3
 8002a6e:	e042      	b.n	8002af6 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d10c      	bne.n	8002a90 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	b29b      	uxth	r3, r3
 8002a7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a82:	b29a      	uxth	r2, r3
 8002a84:	69bb      	ldr	r3, [r7, #24]
 8002a86:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	3302      	adds	r3, #2
 8002a8c:	61bb      	str	r3, [r7, #24]
 8002a8e:	e01f      	b.n	8002ad0 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a98:	d007      	beq.n	8002aaa <HAL_UART_Receive+0xf0>
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d10a      	bne.n	8002ab8 <HAL_UART_Receive+0xfe>
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	691b      	ldr	r3, [r3, #16]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d106      	bne.n	8002ab8 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	b2da      	uxtb	r2, r3
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	701a      	strb	r2, [r3, #0]
 8002ab6:	e008      	b.n	8002aca <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ac4:	b2da      	uxtb	r2, r3
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	3301      	adds	r3, #1
 8002ace:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	3b01      	subs	r3, #1
 8002ad8:	b29a      	uxth	r2, r3
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d1b6      	bne.n	8002a56 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2220      	movs	r2, #32
 8002aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8002af0:	2300      	movs	r3, #0
 8002af2:	e000      	b.n	8002af6 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8002af4:	2302      	movs	r3, #2
  }
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3720      	adds	r7, #32
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}

08002afe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b090      	sub	sp, #64	; 0x40
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	60f8      	str	r0, [r7, #12]
 8002b06:	60b9      	str	r1, [r7, #8]
 8002b08:	603b      	str	r3, [r7, #0]
 8002b0a:	4613      	mov	r3, r2
 8002b0c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b0e:	e050      	b.n	8002bb2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b16:	d04c      	beq.n	8002bb2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002b18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d007      	beq.n	8002b2e <UART_WaitOnFlagUntilTimeout+0x30>
 8002b1e:	f7fe fa55 	bl	8000fcc <HAL_GetTick>
 8002b22:	4602      	mov	r2, r0
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d241      	bcs.n	8002bb2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	330c      	adds	r3, #12
 8002b34:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b38:	e853 3f00 	ldrex	r3, [r3]
 8002b3c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b40:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002b44:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	330c      	adds	r3, #12
 8002b4c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002b4e:	637a      	str	r2, [r7, #52]	; 0x34
 8002b50:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b52:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002b54:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b56:	e841 2300 	strex	r3, r2, [r1]
 8002b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002b5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d1e5      	bne.n	8002b2e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	3314      	adds	r3, #20
 8002b68:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	e853 3f00 	ldrex	r3, [r3]
 8002b70:	613b      	str	r3, [r7, #16]
   return(result);
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	f023 0301 	bic.w	r3, r3, #1
 8002b78:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	3314      	adds	r3, #20
 8002b80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b82:	623a      	str	r2, [r7, #32]
 8002b84:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b86:	69f9      	ldr	r1, [r7, #28]
 8002b88:	6a3a      	ldr	r2, [r7, #32]
 8002b8a:	e841 2300 	strex	r3, r2, [r1]
 8002b8e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1e5      	bne.n	8002b62 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2220      	movs	r2, #32
 8002b9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e00f      	b.n	8002bd2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	4013      	ands	r3, r2
 8002bbc:	68ba      	ldr	r2, [r7, #8]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	bf0c      	ite	eq
 8002bc2:	2301      	moveq	r3, #1
 8002bc4:	2300      	movne	r3, #0
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	461a      	mov	r2, r3
 8002bca:	79fb      	ldrb	r3, [r7, #7]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d09f      	beq.n	8002b10 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3740      	adds	r7, #64	; 0x40
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
	...

08002bdc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002be0:	b09f      	sub	sp, #124	; 0x7c
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002be6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	691b      	ldr	r3, [r3, #16]
 8002bec:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002bf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bf2:	68d9      	ldr	r1, [r3, #12]
 8002bf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	ea40 0301 	orr.w	r3, r0, r1
 8002bfc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002bfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c00:	689a      	ldr	r2, [r3, #8]
 8002c02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c04:	691b      	ldr	r3, [r3, #16]
 8002c06:	431a      	orrs	r2, r3
 8002c08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c0a:	695b      	ldr	r3, [r3, #20]
 8002c0c:	431a      	orrs	r2, r3
 8002c0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c10:	69db      	ldr	r3, [r3, #28]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002c16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002c20:	f021 010c 	bic.w	r1, r1, #12
 8002c24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002c2a:	430b      	orrs	r3, r1
 8002c2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	695b      	ldr	r3, [r3, #20]
 8002c34:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002c38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c3a:	6999      	ldr	r1, [r3, #24]
 8002c3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	ea40 0301 	orr.w	r3, r0, r1
 8002c44:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002c46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	4bc5      	ldr	r3, [pc, #788]	; (8002f60 <UART_SetConfig+0x384>)
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d004      	beq.n	8002c5a <UART_SetConfig+0x7e>
 8002c50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	4bc3      	ldr	r3, [pc, #780]	; (8002f64 <UART_SetConfig+0x388>)
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d103      	bne.n	8002c62 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002c5a:	f7ff f907 	bl	8001e6c <HAL_RCC_GetPCLK2Freq>
 8002c5e:	6778      	str	r0, [r7, #116]	; 0x74
 8002c60:	e002      	b.n	8002c68 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002c62:	f7ff f8ef 	bl	8001e44 <HAL_RCC_GetPCLK1Freq>
 8002c66:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c6a:	69db      	ldr	r3, [r3, #28]
 8002c6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c70:	f040 80b6 	bne.w	8002de0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002c74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c76:	461c      	mov	r4, r3
 8002c78:	f04f 0500 	mov.w	r5, #0
 8002c7c:	4622      	mov	r2, r4
 8002c7e:	462b      	mov	r3, r5
 8002c80:	1891      	adds	r1, r2, r2
 8002c82:	6439      	str	r1, [r7, #64]	; 0x40
 8002c84:	415b      	adcs	r3, r3
 8002c86:	647b      	str	r3, [r7, #68]	; 0x44
 8002c88:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002c8c:	1912      	adds	r2, r2, r4
 8002c8e:	eb45 0303 	adc.w	r3, r5, r3
 8002c92:	f04f 0000 	mov.w	r0, #0
 8002c96:	f04f 0100 	mov.w	r1, #0
 8002c9a:	00d9      	lsls	r1, r3, #3
 8002c9c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002ca0:	00d0      	lsls	r0, r2, #3
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	1911      	adds	r1, r2, r4
 8002ca8:	6639      	str	r1, [r7, #96]	; 0x60
 8002caa:	416b      	adcs	r3, r5
 8002cac:	667b      	str	r3, [r7, #100]	; 0x64
 8002cae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	f04f 0300 	mov.w	r3, #0
 8002cb8:	1891      	adds	r1, r2, r2
 8002cba:	63b9      	str	r1, [r7, #56]	; 0x38
 8002cbc:	415b      	adcs	r3, r3
 8002cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002cc0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002cc4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002cc8:	f7fd fada 	bl	8000280 <__aeabi_uldivmod>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	460b      	mov	r3, r1
 8002cd0:	4ba5      	ldr	r3, [pc, #660]	; (8002f68 <UART_SetConfig+0x38c>)
 8002cd2:	fba3 2302 	umull	r2, r3, r3, r2
 8002cd6:	095b      	lsrs	r3, r3, #5
 8002cd8:	011e      	lsls	r6, r3, #4
 8002cda:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002cdc:	461c      	mov	r4, r3
 8002cde:	f04f 0500 	mov.w	r5, #0
 8002ce2:	4622      	mov	r2, r4
 8002ce4:	462b      	mov	r3, r5
 8002ce6:	1891      	adds	r1, r2, r2
 8002ce8:	6339      	str	r1, [r7, #48]	; 0x30
 8002cea:	415b      	adcs	r3, r3
 8002cec:	637b      	str	r3, [r7, #52]	; 0x34
 8002cee:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002cf2:	1912      	adds	r2, r2, r4
 8002cf4:	eb45 0303 	adc.w	r3, r5, r3
 8002cf8:	f04f 0000 	mov.w	r0, #0
 8002cfc:	f04f 0100 	mov.w	r1, #0
 8002d00:	00d9      	lsls	r1, r3, #3
 8002d02:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002d06:	00d0      	lsls	r0, r2, #3
 8002d08:	4602      	mov	r2, r0
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	1911      	adds	r1, r2, r4
 8002d0e:	65b9      	str	r1, [r7, #88]	; 0x58
 8002d10:	416b      	adcs	r3, r5
 8002d12:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002d14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	461a      	mov	r2, r3
 8002d1a:	f04f 0300 	mov.w	r3, #0
 8002d1e:	1891      	adds	r1, r2, r2
 8002d20:	62b9      	str	r1, [r7, #40]	; 0x28
 8002d22:	415b      	adcs	r3, r3
 8002d24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002d2a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002d2e:	f7fd faa7 	bl	8000280 <__aeabi_uldivmod>
 8002d32:	4602      	mov	r2, r0
 8002d34:	460b      	mov	r3, r1
 8002d36:	4b8c      	ldr	r3, [pc, #560]	; (8002f68 <UART_SetConfig+0x38c>)
 8002d38:	fba3 1302 	umull	r1, r3, r3, r2
 8002d3c:	095b      	lsrs	r3, r3, #5
 8002d3e:	2164      	movs	r1, #100	; 0x64
 8002d40:	fb01 f303 	mul.w	r3, r1, r3
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	00db      	lsls	r3, r3, #3
 8002d48:	3332      	adds	r3, #50	; 0x32
 8002d4a:	4a87      	ldr	r2, [pc, #540]	; (8002f68 <UART_SetConfig+0x38c>)
 8002d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d50:	095b      	lsrs	r3, r3, #5
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002d58:	441e      	add	r6, r3
 8002d5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f04f 0100 	mov.w	r1, #0
 8002d62:	4602      	mov	r2, r0
 8002d64:	460b      	mov	r3, r1
 8002d66:	1894      	adds	r4, r2, r2
 8002d68:	623c      	str	r4, [r7, #32]
 8002d6a:	415b      	adcs	r3, r3
 8002d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d6e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002d72:	1812      	adds	r2, r2, r0
 8002d74:	eb41 0303 	adc.w	r3, r1, r3
 8002d78:	f04f 0400 	mov.w	r4, #0
 8002d7c:	f04f 0500 	mov.w	r5, #0
 8002d80:	00dd      	lsls	r5, r3, #3
 8002d82:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002d86:	00d4      	lsls	r4, r2, #3
 8002d88:	4622      	mov	r2, r4
 8002d8a:	462b      	mov	r3, r5
 8002d8c:	1814      	adds	r4, r2, r0
 8002d8e:	653c      	str	r4, [r7, #80]	; 0x50
 8002d90:	414b      	adcs	r3, r1
 8002d92:	657b      	str	r3, [r7, #84]	; 0x54
 8002d94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	461a      	mov	r2, r3
 8002d9a:	f04f 0300 	mov.w	r3, #0
 8002d9e:	1891      	adds	r1, r2, r2
 8002da0:	61b9      	str	r1, [r7, #24]
 8002da2:	415b      	adcs	r3, r3
 8002da4:	61fb      	str	r3, [r7, #28]
 8002da6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002daa:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002dae:	f7fd fa67 	bl	8000280 <__aeabi_uldivmod>
 8002db2:	4602      	mov	r2, r0
 8002db4:	460b      	mov	r3, r1
 8002db6:	4b6c      	ldr	r3, [pc, #432]	; (8002f68 <UART_SetConfig+0x38c>)
 8002db8:	fba3 1302 	umull	r1, r3, r3, r2
 8002dbc:	095b      	lsrs	r3, r3, #5
 8002dbe:	2164      	movs	r1, #100	; 0x64
 8002dc0:	fb01 f303 	mul.w	r3, r1, r3
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	00db      	lsls	r3, r3, #3
 8002dc8:	3332      	adds	r3, #50	; 0x32
 8002dca:	4a67      	ldr	r2, [pc, #412]	; (8002f68 <UART_SetConfig+0x38c>)
 8002dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8002dd0:	095b      	lsrs	r3, r3, #5
 8002dd2:	f003 0207 	and.w	r2, r3, #7
 8002dd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4432      	add	r2, r6
 8002ddc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002dde:	e0b9      	b.n	8002f54 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002de0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002de2:	461c      	mov	r4, r3
 8002de4:	f04f 0500 	mov.w	r5, #0
 8002de8:	4622      	mov	r2, r4
 8002dea:	462b      	mov	r3, r5
 8002dec:	1891      	adds	r1, r2, r2
 8002dee:	6139      	str	r1, [r7, #16]
 8002df0:	415b      	adcs	r3, r3
 8002df2:	617b      	str	r3, [r7, #20]
 8002df4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002df8:	1912      	adds	r2, r2, r4
 8002dfa:	eb45 0303 	adc.w	r3, r5, r3
 8002dfe:	f04f 0000 	mov.w	r0, #0
 8002e02:	f04f 0100 	mov.w	r1, #0
 8002e06:	00d9      	lsls	r1, r3, #3
 8002e08:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002e0c:	00d0      	lsls	r0, r2, #3
 8002e0e:	4602      	mov	r2, r0
 8002e10:	460b      	mov	r3, r1
 8002e12:	eb12 0804 	adds.w	r8, r2, r4
 8002e16:	eb43 0905 	adc.w	r9, r3, r5
 8002e1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f04f 0100 	mov.w	r1, #0
 8002e24:	f04f 0200 	mov.w	r2, #0
 8002e28:	f04f 0300 	mov.w	r3, #0
 8002e2c:	008b      	lsls	r3, r1, #2
 8002e2e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002e32:	0082      	lsls	r2, r0, #2
 8002e34:	4640      	mov	r0, r8
 8002e36:	4649      	mov	r1, r9
 8002e38:	f7fd fa22 	bl	8000280 <__aeabi_uldivmod>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	460b      	mov	r3, r1
 8002e40:	4b49      	ldr	r3, [pc, #292]	; (8002f68 <UART_SetConfig+0x38c>)
 8002e42:	fba3 2302 	umull	r2, r3, r3, r2
 8002e46:	095b      	lsrs	r3, r3, #5
 8002e48:	011e      	lsls	r6, r3, #4
 8002e4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f04f 0100 	mov.w	r1, #0
 8002e52:	4602      	mov	r2, r0
 8002e54:	460b      	mov	r3, r1
 8002e56:	1894      	adds	r4, r2, r2
 8002e58:	60bc      	str	r4, [r7, #8]
 8002e5a:	415b      	adcs	r3, r3
 8002e5c:	60fb      	str	r3, [r7, #12]
 8002e5e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e62:	1812      	adds	r2, r2, r0
 8002e64:	eb41 0303 	adc.w	r3, r1, r3
 8002e68:	f04f 0400 	mov.w	r4, #0
 8002e6c:	f04f 0500 	mov.w	r5, #0
 8002e70:	00dd      	lsls	r5, r3, #3
 8002e72:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002e76:	00d4      	lsls	r4, r2, #3
 8002e78:	4622      	mov	r2, r4
 8002e7a:	462b      	mov	r3, r5
 8002e7c:	1814      	adds	r4, r2, r0
 8002e7e:	64bc      	str	r4, [r7, #72]	; 0x48
 8002e80:	414b      	adcs	r3, r1
 8002e82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f04f 0100 	mov.w	r1, #0
 8002e8e:	f04f 0200 	mov.w	r2, #0
 8002e92:	f04f 0300 	mov.w	r3, #0
 8002e96:	008b      	lsls	r3, r1, #2
 8002e98:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002e9c:	0082      	lsls	r2, r0, #2
 8002e9e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002ea2:	f7fd f9ed 	bl	8000280 <__aeabi_uldivmod>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	4b2f      	ldr	r3, [pc, #188]	; (8002f68 <UART_SetConfig+0x38c>)
 8002eac:	fba3 1302 	umull	r1, r3, r3, r2
 8002eb0:	095b      	lsrs	r3, r3, #5
 8002eb2:	2164      	movs	r1, #100	; 0x64
 8002eb4:	fb01 f303 	mul.w	r3, r1, r3
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	011b      	lsls	r3, r3, #4
 8002ebc:	3332      	adds	r3, #50	; 0x32
 8002ebe:	4a2a      	ldr	r2, [pc, #168]	; (8002f68 <UART_SetConfig+0x38c>)
 8002ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec4:	095b      	lsrs	r3, r3, #5
 8002ec6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002eca:	441e      	add	r6, r3
 8002ecc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f04f 0100 	mov.w	r1, #0
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	1894      	adds	r4, r2, r2
 8002eda:	603c      	str	r4, [r7, #0]
 8002edc:	415b      	adcs	r3, r3
 8002ede:	607b      	str	r3, [r7, #4]
 8002ee0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002ee4:	1812      	adds	r2, r2, r0
 8002ee6:	eb41 0303 	adc.w	r3, r1, r3
 8002eea:	f04f 0400 	mov.w	r4, #0
 8002eee:	f04f 0500 	mov.w	r5, #0
 8002ef2:	00dd      	lsls	r5, r3, #3
 8002ef4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002ef8:	00d4      	lsls	r4, r2, #3
 8002efa:	4622      	mov	r2, r4
 8002efc:	462b      	mov	r3, r5
 8002efe:	eb12 0a00 	adds.w	sl, r2, r0
 8002f02:	eb43 0b01 	adc.w	fp, r3, r1
 8002f06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f04f 0100 	mov.w	r1, #0
 8002f10:	f04f 0200 	mov.w	r2, #0
 8002f14:	f04f 0300 	mov.w	r3, #0
 8002f18:	008b      	lsls	r3, r1, #2
 8002f1a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002f1e:	0082      	lsls	r2, r0, #2
 8002f20:	4650      	mov	r0, sl
 8002f22:	4659      	mov	r1, fp
 8002f24:	f7fd f9ac 	bl	8000280 <__aeabi_uldivmod>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	460b      	mov	r3, r1
 8002f2c:	4b0e      	ldr	r3, [pc, #56]	; (8002f68 <UART_SetConfig+0x38c>)
 8002f2e:	fba3 1302 	umull	r1, r3, r3, r2
 8002f32:	095b      	lsrs	r3, r3, #5
 8002f34:	2164      	movs	r1, #100	; 0x64
 8002f36:	fb01 f303 	mul.w	r3, r1, r3
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	011b      	lsls	r3, r3, #4
 8002f3e:	3332      	adds	r3, #50	; 0x32
 8002f40:	4a09      	ldr	r2, [pc, #36]	; (8002f68 <UART_SetConfig+0x38c>)
 8002f42:	fba2 2303 	umull	r2, r3, r2, r3
 8002f46:	095b      	lsrs	r3, r3, #5
 8002f48:	f003 020f 	and.w	r2, r3, #15
 8002f4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4432      	add	r2, r6
 8002f52:	609a      	str	r2, [r3, #8]
}
 8002f54:	bf00      	nop
 8002f56:	377c      	adds	r7, #124	; 0x7c
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f5e:	bf00      	nop
 8002f60:	40011000 	.word	0x40011000
 8002f64:	40011400 	.word	0x40011400
 8002f68:	51eb851f 	.word	0x51eb851f

08002f6c <__errno>:
 8002f6c:	4b01      	ldr	r3, [pc, #4]	; (8002f74 <__errno+0x8>)
 8002f6e:	6818      	ldr	r0, [r3, #0]
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	20000010 	.word	0x20000010

08002f78 <__libc_init_array>:
 8002f78:	b570      	push	{r4, r5, r6, lr}
 8002f7a:	4d0d      	ldr	r5, [pc, #52]	; (8002fb0 <__libc_init_array+0x38>)
 8002f7c:	4c0d      	ldr	r4, [pc, #52]	; (8002fb4 <__libc_init_array+0x3c>)
 8002f7e:	1b64      	subs	r4, r4, r5
 8002f80:	10a4      	asrs	r4, r4, #2
 8002f82:	2600      	movs	r6, #0
 8002f84:	42a6      	cmp	r6, r4
 8002f86:	d109      	bne.n	8002f9c <__libc_init_array+0x24>
 8002f88:	4d0b      	ldr	r5, [pc, #44]	; (8002fb8 <__libc_init_array+0x40>)
 8002f8a:	4c0c      	ldr	r4, [pc, #48]	; (8002fbc <__libc_init_array+0x44>)
 8002f8c:	f001 fa2a 	bl	80043e4 <_init>
 8002f90:	1b64      	subs	r4, r4, r5
 8002f92:	10a4      	asrs	r4, r4, #2
 8002f94:	2600      	movs	r6, #0
 8002f96:	42a6      	cmp	r6, r4
 8002f98:	d105      	bne.n	8002fa6 <__libc_init_array+0x2e>
 8002f9a:	bd70      	pop	{r4, r5, r6, pc}
 8002f9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fa0:	4798      	blx	r3
 8002fa2:	3601      	adds	r6, #1
 8002fa4:	e7ee      	b.n	8002f84 <__libc_init_array+0xc>
 8002fa6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002faa:	4798      	blx	r3
 8002fac:	3601      	adds	r6, #1
 8002fae:	e7f2      	b.n	8002f96 <__libc_init_array+0x1e>
 8002fb0:	08004510 	.word	0x08004510
 8002fb4:	08004510 	.word	0x08004510
 8002fb8:	08004510 	.word	0x08004510
 8002fbc:	08004514 	.word	0x08004514

08002fc0 <memset>:
 8002fc0:	4402      	add	r2, r0
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d100      	bne.n	8002fca <memset+0xa>
 8002fc8:	4770      	bx	lr
 8002fca:	f803 1b01 	strb.w	r1, [r3], #1
 8002fce:	e7f9      	b.n	8002fc4 <memset+0x4>

08002fd0 <iprintf>:
 8002fd0:	b40f      	push	{r0, r1, r2, r3}
 8002fd2:	4b0a      	ldr	r3, [pc, #40]	; (8002ffc <iprintf+0x2c>)
 8002fd4:	b513      	push	{r0, r1, r4, lr}
 8002fd6:	681c      	ldr	r4, [r3, #0]
 8002fd8:	b124      	cbz	r4, 8002fe4 <iprintf+0x14>
 8002fda:	69a3      	ldr	r3, [r4, #24]
 8002fdc:	b913      	cbnz	r3, 8002fe4 <iprintf+0x14>
 8002fde:	4620      	mov	r0, r4
 8002fe0:	f000 fa22 	bl	8003428 <__sinit>
 8002fe4:	ab05      	add	r3, sp, #20
 8002fe6:	9a04      	ldr	r2, [sp, #16]
 8002fe8:	68a1      	ldr	r1, [r4, #8]
 8002fea:	9301      	str	r3, [sp, #4]
 8002fec:	4620      	mov	r0, r4
 8002fee:	f000 fd57 	bl	8003aa0 <_vfiprintf_r>
 8002ff2:	b002      	add	sp, #8
 8002ff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ff8:	b004      	add	sp, #16
 8002ffa:	4770      	bx	lr
 8002ffc:	20000010 	.word	0x20000010

08003000 <setvbuf>:
 8003000:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003004:	461d      	mov	r5, r3
 8003006:	4b5d      	ldr	r3, [pc, #372]	; (800317c <setvbuf+0x17c>)
 8003008:	681f      	ldr	r7, [r3, #0]
 800300a:	4604      	mov	r4, r0
 800300c:	460e      	mov	r6, r1
 800300e:	4690      	mov	r8, r2
 8003010:	b127      	cbz	r7, 800301c <setvbuf+0x1c>
 8003012:	69bb      	ldr	r3, [r7, #24]
 8003014:	b913      	cbnz	r3, 800301c <setvbuf+0x1c>
 8003016:	4638      	mov	r0, r7
 8003018:	f000 fa06 	bl	8003428 <__sinit>
 800301c:	4b58      	ldr	r3, [pc, #352]	; (8003180 <setvbuf+0x180>)
 800301e:	429c      	cmp	r4, r3
 8003020:	d167      	bne.n	80030f2 <setvbuf+0xf2>
 8003022:	687c      	ldr	r4, [r7, #4]
 8003024:	f1b8 0f02 	cmp.w	r8, #2
 8003028:	d006      	beq.n	8003038 <setvbuf+0x38>
 800302a:	f1b8 0f01 	cmp.w	r8, #1
 800302e:	f200 809f 	bhi.w	8003170 <setvbuf+0x170>
 8003032:	2d00      	cmp	r5, #0
 8003034:	f2c0 809c 	blt.w	8003170 <setvbuf+0x170>
 8003038:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800303a:	07db      	lsls	r3, r3, #31
 800303c:	d405      	bmi.n	800304a <setvbuf+0x4a>
 800303e:	89a3      	ldrh	r3, [r4, #12]
 8003040:	0598      	lsls	r0, r3, #22
 8003042:	d402      	bmi.n	800304a <setvbuf+0x4a>
 8003044:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003046:	f000 fa8d 	bl	8003564 <__retarget_lock_acquire_recursive>
 800304a:	4621      	mov	r1, r4
 800304c:	4638      	mov	r0, r7
 800304e:	f000 f957 	bl	8003300 <_fflush_r>
 8003052:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003054:	b141      	cbz	r1, 8003068 <setvbuf+0x68>
 8003056:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800305a:	4299      	cmp	r1, r3
 800305c:	d002      	beq.n	8003064 <setvbuf+0x64>
 800305e:	4638      	mov	r0, r7
 8003060:	f000 faee 	bl	8003640 <_free_r>
 8003064:	2300      	movs	r3, #0
 8003066:	6363      	str	r3, [r4, #52]	; 0x34
 8003068:	2300      	movs	r3, #0
 800306a:	61a3      	str	r3, [r4, #24]
 800306c:	6063      	str	r3, [r4, #4]
 800306e:	89a3      	ldrh	r3, [r4, #12]
 8003070:	0619      	lsls	r1, r3, #24
 8003072:	d503      	bpl.n	800307c <setvbuf+0x7c>
 8003074:	6921      	ldr	r1, [r4, #16]
 8003076:	4638      	mov	r0, r7
 8003078:	f000 fae2 	bl	8003640 <_free_r>
 800307c:	89a3      	ldrh	r3, [r4, #12]
 800307e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003082:	f023 0303 	bic.w	r3, r3, #3
 8003086:	f1b8 0f02 	cmp.w	r8, #2
 800308a:	81a3      	strh	r3, [r4, #12]
 800308c:	d06c      	beq.n	8003168 <setvbuf+0x168>
 800308e:	ab01      	add	r3, sp, #4
 8003090:	466a      	mov	r2, sp
 8003092:	4621      	mov	r1, r4
 8003094:	4638      	mov	r0, r7
 8003096:	f000 fa67 	bl	8003568 <__swhatbuf_r>
 800309a:	89a3      	ldrh	r3, [r4, #12]
 800309c:	4318      	orrs	r0, r3
 800309e:	81a0      	strh	r0, [r4, #12]
 80030a0:	2d00      	cmp	r5, #0
 80030a2:	d130      	bne.n	8003106 <setvbuf+0x106>
 80030a4:	9d00      	ldr	r5, [sp, #0]
 80030a6:	4628      	mov	r0, r5
 80030a8:	f000 fac2 	bl	8003630 <malloc>
 80030ac:	4606      	mov	r6, r0
 80030ae:	2800      	cmp	r0, #0
 80030b0:	d155      	bne.n	800315e <setvbuf+0x15e>
 80030b2:	f8dd 9000 	ldr.w	r9, [sp]
 80030b6:	45a9      	cmp	r9, r5
 80030b8:	d14a      	bne.n	8003150 <setvbuf+0x150>
 80030ba:	f04f 35ff 	mov.w	r5, #4294967295
 80030be:	2200      	movs	r2, #0
 80030c0:	60a2      	str	r2, [r4, #8]
 80030c2:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80030c6:	6022      	str	r2, [r4, #0]
 80030c8:	6122      	str	r2, [r4, #16]
 80030ca:	2201      	movs	r2, #1
 80030cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80030d0:	6162      	str	r2, [r4, #20]
 80030d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80030d4:	f043 0302 	orr.w	r3, r3, #2
 80030d8:	07d2      	lsls	r2, r2, #31
 80030da:	81a3      	strh	r3, [r4, #12]
 80030dc:	d405      	bmi.n	80030ea <setvbuf+0xea>
 80030de:	f413 7f00 	tst.w	r3, #512	; 0x200
 80030e2:	d102      	bne.n	80030ea <setvbuf+0xea>
 80030e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80030e6:	f000 fa3e 	bl	8003566 <__retarget_lock_release_recursive>
 80030ea:	4628      	mov	r0, r5
 80030ec:	b003      	add	sp, #12
 80030ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80030f2:	4b24      	ldr	r3, [pc, #144]	; (8003184 <setvbuf+0x184>)
 80030f4:	429c      	cmp	r4, r3
 80030f6:	d101      	bne.n	80030fc <setvbuf+0xfc>
 80030f8:	68bc      	ldr	r4, [r7, #8]
 80030fa:	e793      	b.n	8003024 <setvbuf+0x24>
 80030fc:	4b22      	ldr	r3, [pc, #136]	; (8003188 <setvbuf+0x188>)
 80030fe:	429c      	cmp	r4, r3
 8003100:	bf08      	it	eq
 8003102:	68fc      	ldreq	r4, [r7, #12]
 8003104:	e78e      	b.n	8003024 <setvbuf+0x24>
 8003106:	2e00      	cmp	r6, #0
 8003108:	d0cd      	beq.n	80030a6 <setvbuf+0xa6>
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	b913      	cbnz	r3, 8003114 <setvbuf+0x114>
 800310e:	4638      	mov	r0, r7
 8003110:	f000 f98a 	bl	8003428 <__sinit>
 8003114:	f1b8 0f01 	cmp.w	r8, #1
 8003118:	bf08      	it	eq
 800311a:	89a3      	ldrheq	r3, [r4, #12]
 800311c:	6026      	str	r6, [r4, #0]
 800311e:	bf04      	itt	eq
 8003120:	f043 0301 	orreq.w	r3, r3, #1
 8003124:	81a3      	strheq	r3, [r4, #12]
 8003126:	89a2      	ldrh	r2, [r4, #12]
 8003128:	f012 0308 	ands.w	r3, r2, #8
 800312c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003130:	d01c      	beq.n	800316c <setvbuf+0x16c>
 8003132:	07d3      	lsls	r3, r2, #31
 8003134:	bf41      	itttt	mi
 8003136:	2300      	movmi	r3, #0
 8003138:	426d      	negmi	r5, r5
 800313a:	60a3      	strmi	r3, [r4, #8]
 800313c:	61a5      	strmi	r5, [r4, #24]
 800313e:	bf58      	it	pl
 8003140:	60a5      	strpl	r5, [r4, #8]
 8003142:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8003144:	f015 0501 	ands.w	r5, r5, #1
 8003148:	d115      	bne.n	8003176 <setvbuf+0x176>
 800314a:	f412 7f00 	tst.w	r2, #512	; 0x200
 800314e:	e7c8      	b.n	80030e2 <setvbuf+0xe2>
 8003150:	4648      	mov	r0, r9
 8003152:	f000 fa6d 	bl	8003630 <malloc>
 8003156:	4606      	mov	r6, r0
 8003158:	2800      	cmp	r0, #0
 800315a:	d0ae      	beq.n	80030ba <setvbuf+0xba>
 800315c:	464d      	mov	r5, r9
 800315e:	89a3      	ldrh	r3, [r4, #12]
 8003160:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003164:	81a3      	strh	r3, [r4, #12]
 8003166:	e7d0      	b.n	800310a <setvbuf+0x10a>
 8003168:	2500      	movs	r5, #0
 800316a:	e7a8      	b.n	80030be <setvbuf+0xbe>
 800316c:	60a3      	str	r3, [r4, #8]
 800316e:	e7e8      	b.n	8003142 <setvbuf+0x142>
 8003170:	f04f 35ff 	mov.w	r5, #4294967295
 8003174:	e7b9      	b.n	80030ea <setvbuf+0xea>
 8003176:	2500      	movs	r5, #0
 8003178:	e7b7      	b.n	80030ea <setvbuf+0xea>
 800317a:	bf00      	nop
 800317c:	20000010 	.word	0x20000010
 8003180:	08004494 	.word	0x08004494
 8003184:	080044b4 	.word	0x080044b4
 8003188:	08004474 	.word	0x08004474

0800318c <sniprintf>:
 800318c:	b40c      	push	{r2, r3}
 800318e:	b530      	push	{r4, r5, lr}
 8003190:	4b17      	ldr	r3, [pc, #92]	; (80031f0 <sniprintf+0x64>)
 8003192:	1e0c      	subs	r4, r1, #0
 8003194:	681d      	ldr	r5, [r3, #0]
 8003196:	b09d      	sub	sp, #116	; 0x74
 8003198:	da08      	bge.n	80031ac <sniprintf+0x20>
 800319a:	238b      	movs	r3, #139	; 0x8b
 800319c:	602b      	str	r3, [r5, #0]
 800319e:	f04f 30ff 	mov.w	r0, #4294967295
 80031a2:	b01d      	add	sp, #116	; 0x74
 80031a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80031a8:	b002      	add	sp, #8
 80031aa:	4770      	bx	lr
 80031ac:	f44f 7302 	mov.w	r3, #520	; 0x208
 80031b0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80031b4:	bf14      	ite	ne
 80031b6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80031ba:	4623      	moveq	r3, r4
 80031bc:	9304      	str	r3, [sp, #16]
 80031be:	9307      	str	r3, [sp, #28]
 80031c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031c4:	9002      	str	r0, [sp, #8]
 80031c6:	9006      	str	r0, [sp, #24]
 80031c8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80031cc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80031ce:	ab21      	add	r3, sp, #132	; 0x84
 80031d0:	a902      	add	r1, sp, #8
 80031d2:	4628      	mov	r0, r5
 80031d4:	9301      	str	r3, [sp, #4]
 80031d6:	f000 fb39 	bl	800384c <_svfiprintf_r>
 80031da:	1c43      	adds	r3, r0, #1
 80031dc:	bfbc      	itt	lt
 80031de:	238b      	movlt	r3, #139	; 0x8b
 80031e0:	602b      	strlt	r3, [r5, #0]
 80031e2:	2c00      	cmp	r4, #0
 80031e4:	d0dd      	beq.n	80031a2 <sniprintf+0x16>
 80031e6:	9b02      	ldr	r3, [sp, #8]
 80031e8:	2200      	movs	r2, #0
 80031ea:	701a      	strb	r2, [r3, #0]
 80031ec:	e7d9      	b.n	80031a2 <sniprintf+0x16>
 80031ee:	bf00      	nop
 80031f0:	20000010 	.word	0x20000010

080031f4 <__sflush_r>:
 80031f4:	898a      	ldrh	r2, [r1, #12]
 80031f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031fa:	4605      	mov	r5, r0
 80031fc:	0710      	lsls	r0, r2, #28
 80031fe:	460c      	mov	r4, r1
 8003200:	d458      	bmi.n	80032b4 <__sflush_r+0xc0>
 8003202:	684b      	ldr	r3, [r1, #4]
 8003204:	2b00      	cmp	r3, #0
 8003206:	dc05      	bgt.n	8003214 <__sflush_r+0x20>
 8003208:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800320a:	2b00      	cmp	r3, #0
 800320c:	dc02      	bgt.n	8003214 <__sflush_r+0x20>
 800320e:	2000      	movs	r0, #0
 8003210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003214:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003216:	2e00      	cmp	r6, #0
 8003218:	d0f9      	beq.n	800320e <__sflush_r+0x1a>
 800321a:	2300      	movs	r3, #0
 800321c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003220:	682f      	ldr	r7, [r5, #0]
 8003222:	602b      	str	r3, [r5, #0]
 8003224:	d032      	beq.n	800328c <__sflush_r+0x98>
 8003226:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003228:	89a3      	ldrh	r3, [r4, #12]
 800322a:	075a      	lsls	r2, r3, #29
 800322c:	d505      	bpl.n	800323a <__sflush_r+0x46>
 800322e:	6863      	ldr	r3, [r4, #4]
 8003230:	1ac0      	subs	r0, r0, r3
 8003232:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003234:	b10b      	cbz	r3, 800323a <__sflush_r+0x46>
 8003236:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003238:	1ac0      	subs	r0, r0, r3
 800323a:	2300      	movs	r3, #0
 800323c:	4602      	mov	r2, r0
 800323e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003240:	6a21      	ldr	r1, [r4, #32]
 8003242:	4628      	mov	r0, r5
 8003244:	47b0      	blx	r6
 8003246:	1c43      	adds	r3, r0, #1
 8003248:	89a3      	ldrh	r3, [r4, #12]
 800324a:	d106      	bne.n	800325a <__sflush_r+0x66>
 800324c:	6829      	ldr	r1, [r5, #0]
 800324e:	291d      	cmp	r1, #29
 8003250:	d82c      	bhi.n	80032ac <__sflush_r+0xb8>
 8003252:	4a2a      	ldr	r2, [pc, #168]	; (80032fc <__sflush_r+0x108>)
 8003254:	40ca      	lsrs	r2, r1
 8003256:	07d6      	lsls	r6, r2, #31
 8003258:	d528      	bpl.n	80032ac <__sflush_r+0xb8>
 800325a:	2200      	movs	r2, #0
 800325c:	6062      	str	r2, [r4, #4]
 800325e:	04d9      	lsls	r1, r3, #19
 8003260:	6922      	ldr	r2, [r4, #16]
 8003262:	6022      	str	r2, [r4, #0]
 8003264:	d504      	bpl.n	8003270 <__sflush_r+0x7c>
 8003266:	1c42      	adds	r2, r0, #1
 8003268:	d101      	bne.n	800326e <__sflush_r+0x7a>
 800326a:	682b      	ldr	r3, [r5, #0]
 800326c:	b903      	cbnz	r3, 8003270 <__sflush_r+0x7c>
 800326e:	6560      	str	r0, [r4, #84]	; 0x54
 8003270:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003272:	602f      	str	r7, [r5, #0]
 8003274:	2900      	cmp	r1, #0
 8003276:	d0ca      	beq.n	800320e <__sflush_r+0x1a>
 8003278:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800327c:	4299      	cmp	r1, r3
 800327e:	d002      	beq.n	8003286 <__sflush_r+0x92>
 8003280:	4628      	mov	r0, r5
 8003282:	f000 f9dd 	bl	8003640 <_free_r>
 8003286:	2000      	movs	r0, #0
 8003288:	6360      	str	r0, [r4, #52]	; 0x34
 800328a:	e7c1      	b.n	8003210 <__sflush_r+0x1c>
 800328c:	6a21      	ldr	r1, [r4, #32]
 800328e:	2301      	movs	r3, #1
 8003290:	4628      	mov	r0, r5
 8003292:	47b0      	blx	r6
 8003294:	1c41      	adds	r1, r0, #1
 8003296:	d1c7      	bne.n	8003228 <__sflush_r+0x34>
 8003298:	682b      	ldr	r3, [r5, #0]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d0c4      	beq.n	8003228 <__sflush_r+0x34>
 800329e:	2b1d      	cmp	r3, #29
 80032a0:	d001      	beq.n	80032a6 <__sflush_r+0xb2>
 80032a2:	2b16      	cmp	r3, #22
 80032a4:	d101      	bne.n	80032aa <__sflush_r+0xb6>
 80032a6:	602f      	str	r7, [r5, #0]
 80032a8:	e7b1      	b.n	800320e <__sflush_r+0x1a>
 80032aa:	89a3      	ldrh	r3, [r4, #12]
 80032ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032b0:	81a3      	strh	r3, [r4, #12]
 80032b2:	e7ad      	b.n	8003210 <__sflush_r+0x1c>
 80032b4:	690f      	ldr	r7, [r1, #16]
 80032b6:	2f00      	cmp	r7, #0
 80032b8:	d0a9      	beq.n	800320e <__sflush_r+0x1a>
 80032ba:	0793      	lsls	r3, r2, #30
 80032bc:	680e      	ldr	r6, [r1, #0]
 80032be:	bf08      	it	eq
 80032c0:	694b      	ldreq	r3, [r1, #20]
 80032c2:	600f      	str	r7, [r1, #0]
 80032c4:	bf18      	it	ne
 80032c6:	2300      	movne	r3, #0
 80032c8:	eba6 0807 	sub.w	r8, r6, r7
 80032cc:	608b      	str	r3, [r1, #8]
 80032ce:	f1b8 0f00 	cmp.w	r8, #0
 80032d2:	dd9c      	ble.n	800320e <__sflush_r+0x1a>
 80032d4:	6a21      	ldr	r1, [r4, #32]
 80032d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80032d8:	4643      	mov	r3, r8
 80032da:	463a      	mov	r2, r7
 80032dc:	4628      	mov	r0, r5
 80032de:	47b0      	blx	r6
 80032e0:	2800      	cmp	r0, #0
 80032e2:	dc06      	bgt.n	80032f2 <__sflush_r+0xfe>
 80032e4:	89a3      	ldrh	r3, [r4, #12]
 80032e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032ea:	81a3      	strh	r3, [r4, #12]
 80032ec:	f04f 30ff 	mov.w	r0, #4294967295
 80032f0:	e78e      	b.n	8003210 <__sflush_r+0x1c>
 80032f2:	4407      	add	r7, r0
 80032f4:	eba8 0800 	sub.w	r8, r8, r0
 80032f8:	e7e9      	b.n	80032ce <__sflush_r+0xda>
 80032fa:	bf00      	nop
 80032fc:	20400001 	.word	0x20400001

08003300 <_fflush_r>:
 8003300:	b538      	push	{r3, r4, r5, lr}
 8003302:	690b      	ldr	r3, [r1, #16]
 8003304:	4605      	mov	r5, r0
 8003306:	460c      	mov	r4, r1
 8003308:	b913      	cbnz	r3, 8003310 <_fflush_r+0x10>
 800330a:	2500      	movs	r5, #0
 800330c:	4628      	mov	r0, r5
 800330e:	bd38      	pop	{r3, r4, r5, pc}
 8003310:	b118      	cbz	r0, 800331a <_fflush_r+0x1a>
 8003312:	6983      	ldr	r3, [r0, #24]
 8003314:	b90b      	cbnz	r3, 800331a <_fflush_r+0x1a>
 8003316:	f000 f887 	bl	8003428 <__sinit>
 800331a:	4b14      	ldr	r3, [pc, #80]	; (800336c <_fflush_r+0x6c>)
 800331c:	429c      	cmp	r4, r3
 800331e:	d11b      	bne.n	8003358 <_fflush_r+0x58>
 8003320:	686c      	ldr	r4, [r5, #4]
 8003322:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d0ef      	beq.n	800330a <_fflush_r+0xa>
 800332a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800332c:	07d0      	lsls	r0, r2, #31
 800332e:	d404      	bmi.n	800333a <_fflush_r+0x3a>
 8003330:	0599      	lsls	r1, r3, #22
 8003332:	d402      	bmi.n	800333a <_fflush_r+0x3a>
 8003334:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003336:	f000 f915 	bl	8003564 <__retarget_lock_acquire_recursive>
 800333a:	4628      	mov	r0, r5
 800333c:	4621      	mov	r1, r4
 800333e:	f7ff ff59 	bl	80031f4 <__sflush_r>
 8003342:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003344:	07da      	lsls	r2, r3, #31
 8003346:	4605      	mov	r5, r0
 8003348:	d4e0      	bmi.n	800330c <_fflush_r+0xc>
 800334a:	89a3      	ldrh	r3, [r4, #12]
 800334c:	059b      	lsls	r3, r3, #22
 800334e:	d4dd      	bmi.n	800330c <_fflush_r+0xc>
 8003350:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003352:	f000 f908 	bl	8003566 <__retarget_lock_release_recursive>
 8003356:	e7d9      	b.n	800330c <_fflush_r+0xc>
 8003358:	4b05      	ldr	r3, [pc, #20]	; (8003370 <_fflush_r+0x70>)
 800335a:	429c      	cmp	r4, r3
 800335c:	d101      	bne.n	8003362 <_fflush_r+0x62>
 800335e:	68ac      	ldr	r4, [r5, #8]
 8003360:	e7df      	b.n	8003322 <_fflush_r+0x22>
 8003362:	4b04      	ldr	r3, [pc, #16]	; (8003374 <_fflush_r+0x74>)
 8003364:	429c      	cmp	r4, r3
 8003366:	bf08      	it	eq
 8003368:	68ec      	ldreq	r4, [r5, #12]
 800336a:	e7da      	b.n	8003322 <_fflush_r+0x22>
 800336c:	08004494 	.word	0x08004494
 8003370:	080044b4 	.word	0x080044b4
 8003374:	08004474 	.word	0x08004474

08003378 <std>:
 8003378:	2300      	movs	r3, #0
 800337a:	b510      	push	{r4, lr}
 800337c:	4604      	mov	r4, r0
 800337e:	e9c0 3300 	strd	r3, r3, [r0]
 8003382:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003386:	6083      	str	r3, [r0, #8]
 8003388:	8181      	strh	r1, [r0, #12]
 800338a:	6643      	str	r3, [r0, #100]	; 0x64
 800338c:	81c2      	strh	r2, [r0, #14]
 800338e:	6183      	str	r3, [r0, #24]
 8003390:	4619      	mov	r1, r3
 8003392:	2208      	movs	r2, #8
 8003394:	305c      	adds	r0, #92	; 0x5c
 8003396:	f7ff fe13 	bl	8002fc0 <memset>
 800339a:	4b05      	ldr	r3, [pc, #20]	; (80033b0 <std+0x38>)
 800339c:	6263      	str	r3, [r4, #36]	; 0x24
 800339e:	4b05      	ldr	r3, [pc, #20]	; (80033b4 <std+0x3c>)
 80033a0:	62a3      	str	r3, [r4, #40]	; 0x28
 80033a2:	4b05      	ldr	r3, [pc, #20]	; (80033b8 <std+0x40>)
 80033a4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80033a6:	4b05      	ldr	r3, [pc, #20]	; (80033bc <std+0x44>)
 80033a8:	6224      	str	r4, [r4, #32]
 80033aa:	6323      	str	r3, [r4, #48]	; 0x30
 80033ac:	bd10      	pop	{r4, pc}
 80033ae:	bf00      	nop
 80033b0:	08004049 	.word	0x08004049
 80033b4:	0800406b 	.word	0x0800406b
 80033b8:	080040a3 	.word	0x080040a3
 80033bc:	080040c7 	.word	0x080040c7

080033c0 <_cleanup_r>:
 80033c0:	4901      	ldr	r1, [pc, #4]	; (80033c8 <_cleanup_r+0x8>)
 80033c2:	f000 b8af 	b.w	8003524 <_fwalk_reent>
 80033c6:	bf00      	nop
 80033c8:	08003301 	.word	0x08003301

080033cc <__sfmoreglue>:
 80033cc:	b570      	push	{r4, r5, r6, lr}
 80033ce:	1e4a      	subs	r2, r1, #1
 80033d0:	2568      	movs	r5, #104	; 0x68
 80033d2:	4355      	muls	r5, r2
 80033d4:	460e      	mov	r6, r1
 80033d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80033da:	f000 f981 	bl	80036e0 <_malloc_r>
 80033de:	4604      	mov	r4, r0
 80033e0:	b140      	cbz	r0, 80033f4 <__sfmoreglue+0x28>
 80033e2:	2100      	movs	r1, #0
 80033e4:	e9c0 1600 	strd	r1, r6, [r0]
 80033e8:	300c      	adds	r0, #12
 80033ea:	60a0      	str	r0, [r4, #8]
 80033ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80033f0:	f7ff fde6 	bl	8002fc0 <memset>
 80033f4:	4620      	mov	r0, r4
 80033f6:	bd70      	pop	{r4, r5, r6, pc}

080033f8 <__sfp_lock_acquire>:
 80033f8:	4801      	ldr	r0, [pc, #4]	; (8003400 <__sfp_lock_acquire+0x8>)
 80033fa:	f000 b8b3 	b.w	8003564 <__retarget_lock_acquire_recursive>
 80033fe:	bf00      	nop
 8003400:	200001c8 	.word	0x200001c8

08003404 <__sfp_lock_release>:
 8003404:	4801      	ldr	r0, [pc, #4]	; (800340c <__sfp_lock_release+0x8>)
 8003406:	f000 b8ae 	b.w	8003566 <__retarget_lock_release_recursive>
 800340a:	bf00      	nop
 800340c:	200001c8 	.word	0x200001c8

08003410 <__sinit_lock_acquire>:
 8003410:	4801      	ldr	r0, [pc, #4]	; (8003418 <__sinit_lock_acquire+0x8>)
 8003412:	f000 b8a7 	b.w	8003564 <__retarget_lock_acquire_recursive>
 8003416:	bf00      	nop
 8003418:	200001c3 	.word	0x200001c3

0800341c <__sinit_lock_release>:
 800341c:	4801      	ldr	r0, [pc, #4]	; (8003424 <__sinit_lock_release+0x8>)
 800341e:	f000 b8a2 	b.w	8003566 <__retarget_lock_release_recursive>
 8003422:	bf00      	nop
 8003424:	200001c3 	.word	0x200001c3

08003428 <__sinit>:
 8003428:	b510      	push	{r4, lr}
 800342a:	4604      	mov	r4, r0
 800342c:	f7ff fff0 	bl	8003410 <__sinit_lock_acquire>
 8003430:	69a3      	ldr	r3, [r4, #24]
 8003432:	b11b      	cbz	r3, 800343c <__sinit+0x14>
 8003434:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003438:	f7ff bff0 	b.w	800341c <__sinit_lock_release>
 800343c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003440:	6523      	str	r3, [r4, #80]	; 0x50
 8003442:	4b13      	ldr	r3, [pc, #76]	; (8003490 <__sinit+0x68>)
 8003444:	4a13      	ldr	r2, [pc, #76]	; (8003494 <__sinit+0x6c>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	62a2      	str	r2, [r4, #40]	; 0x28
 800344a:	42a3      	cmp	r3, r4
 800344c:	bf04      	itt	eq
 800344e:	2301      	moveq	r3, #1
 8003450:	61a3      	streq	r3, [r4, #24]
 8003452:	4620      	mov	r0, r4
 8003454:	f000 f820 	bl	8003498 <__sfp>
 8003458:	6060      	str	r0, [r4, #4]
 800345a:	4620      	mov	r0, r4
 800345c:	f000 f81c 	bl	8003498 <__sfp>
 8003460:	60a0      	str	r0, [r4, #8]
 8003462:	4620      	mov	r0, r4
 8003464:	f000 f818 	bl	8003498 <__sfp>
 8003468:	2200      	movs	r2, #0
 800346a:	60e0      	str	r0, [r4, #12]
 800346c:	2104      	movs	r1, #4
 800346e:	6860      	ldr	r0, [r4, #4]
 8003470:	f7ff ff82 	bl	8003378 <std>
 8003474:	68a0      	ldr	r0, [r4, #8]
 8003476:	2201      	movs	r2, #1
 8003478:	2109      	movs	r1, #9
 800347a:	f7ff ff7d 	bl	8003378 <std>
 800347e:	68e0      	ldr	r0, [r4, #12]
 8003480:	2202      	movs	r2, #2
 8003482:	2112      	movs	r1, #18
 8003484:	f7ff ff78 	bl	8003378 <std>
 8003488:	2301      	movs	r3, #1
 800348a:	61a3      	str	r3, [r4, #24]
 800348c:	e7d2      	b.n	8003434 <__sinit+0xc>
 800348e:	bf00      	nop
 8003490:	08004470 	.word	0x08004470
 8003494:	080033c1 	.word	0x080033c1

08003498 <__sfp>:
 8003498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800349a:	4607      	mov	r7, r0
 800349c:	f7ff ffac 	bl	80033f8 <__sfp_lock_acquire>
 80034a0:	4b1e      	ldr	r3, [pc, #120]	; (800351c <__sfp+0x84>)
 80034a2:	681e      	ldr	r6, [r3, #0]
 80034a4:	69b3      	ldr	r3, [r6, #24]
 80034a6:	b913      	cbnz	r3, 80034ae <__sfp+0x16>
 80034a8:	4630      	mov	r0, r6
 80034aa:	f7ff ffbd 	bl	8003428 <__sinit>
 80034ae:	3648      	adds	r6, #72	; 0x48
 80034b0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80034b4:	3b01      	subs	r3, #1
 80034b6:	d503      	bpl.n	80034c0 <__sfp+0x28>
 80034b8:	6833      	ldr	r3, [r6, #0]
 80034ba:	b30b      	cbz	r3, 8003500 <__sfp+0x68>
 80034bc:	6836      	ldr	r6, [r6, #0]
 80034be:	e7f7      	b.n	80034b0 <__sfp+0x18>
 80034c0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80034c4:	b9d5      	cbnz	r5, 80034fc <__sfp+0x64>
 80034c6:	4b16      	ldr	r3, [pc, #88]	; (8003520 <__sfp+0x88>)
 80034c8:	60e3      	str	r3, [r4, #12]
 80034ca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80034ce:	6665      	str	r5, [r4, #100]	; 0x64
 80034d0:	f000 f847 	bl	8003562 <__retarget_lock_init_recursive>
 80034d4:	f7ff ff96 	bl	8003404 <__sfp_lock_release>
 80034d8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80034dc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80034e0:	6025      	str	r5, [r4, #0]
 80034e2:	61a5      	str	r5, [r4, #24]
 80034e4:	2208      	movs	r2, #8
 80034e6:	4629      	mov	r1, r5
 80034e8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80034ec:	f7ff fd68 	bl	8002fc0 <memset>
 80034f0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80034f4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80034f8:	4620      	mov	r0, r4
 80034fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034fc:	3468      	adds	r4, #104	; 0x68
 80034fe:	e7d9      	b.n	80034b4 <__sfp+0x1c>
 8003500:	2104      	movs	r1, #4
 8003502:	4638      	mov	r0, r7
 8003504:	f7ff ff62 	bl	80033cc <__sfmoreglue>
 8003508:	4604      	mov	r4, r0
 800350a:	6030      	str	r0, [r6, #0]
 800350c:	2800      	cmp	r0, #0
 800350e:	d1d5      	bne.n	80034bc <__sfp+0x24>
 8003510:	f7ff ff78 	bl	8003404 <__sfp_lock_release>
 8003514:	230c      	movs	r3, #12
 8003516:	603b      	str	r3, [r7, #0]
 8003518:	e7ee      	b.n	80034f8 <__sfp+0x60>
 800351a:	bf00      	nop
 800351c:	08004470 	.word	0x08004470
 8003520:	ffff0001 	.word	0xffff0001

08003524 <_fwalk_reent>:
 8003524:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003528:	4606      	mov	r6, r0
 800352a:	4688      	mov	r8, r1
 800352c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003530:	2700      	movs	r7, #0
 8003532:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003536:	f1b9 0901 	subs.w	r9, r9, #1
 800353a:	d505      	bpl.n	8003548 <_fwalk_reent+0x24>
 800353c:	6824      	ldr	r4, [r4, #0]
 800353e:	2c00      	cmp	r4, #0
 8003540:	d1f7      	bne.n	8003532 <_fwalk_reent+0xe>
 8003542:	4638      	mov	r0, r7
 8003544:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003548:	89ab      	ldrh	r3, [r5, #12]
 800354a:	2b01      	cmp	r3, #1
 800354c:	d907      	bls.n	800355e <_fwalk_reent+0x3a>
 800354e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003552:	3301      	adds	r3, #1
 8003554:	d003      	beq.n	800355e <_fwalk_reent+0x3a>
 8003556:	4629      	mov	r1, r5
 8003558:	4630      	mov	r0, r6
 800355a:	47c0      	blx	r8
 800355c:	4307      	orrs	r7, r0
 800355e:	3568      	adds	r5, #104	; 0x68
 8003560:	e7e9      	b.n	8003536 <_fwalk_reent+0x12>

08003562 <__retarget_lock_init_recursive>:
 8003562:	4770      	bx	lr

08003564 <__retarget_lock_acquire_recursive>:
 8003564:	4770      	bx	lr

08003566 <__retarget_lock_release_recursive>:
 8003566:	4770      	bx	lr

08003568 <__swhatbuf_r>:
 8003568:	b570      	push	{r4, r5, r6, lr}
 800356a:	460e      	mov	r6, r1
 800356c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003570:	2900      	cmp	r1, #0
 8003572:	b096      	sub	sp, #88	; 0x58
 8003574:	4614      	mov	r4, r2
 8003576:	461d      	mov	r5, r3
 8003578:	da07      	bge.n	800358a <__swhatbuf_r+0x22>
 800357a:	2300      	movs	r3, #0
 800357c:	602b      	str	r3, [r5, #0]
 800357e:	89b3      	ldrh	r3, [r6, #12]
 8003580:	061a      	lsls	r2, r3, #24
 8003582:	d410      	bmi.n	80035a6 <__swhatbuf_r+0x3e>
 8003584:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003588:	e00e      	b.n	80035a8 <__swhatbuf_r+0x40>
 800358a:	466a      	mov	r2, sp
 800358c:	f000 fe82 	bl	8004294 <_fstat_r>
 8003590:	2800      	cmp	r0, #0
 8003592:	dbf2      	blt.n	800357a <__swhatbuf_r+0x12>
 8003594:	9a01      	ldr	r2, [sp, #4]
 8003596:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800359a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800359e:	425a      	negs	r2, r3
 80035a0:	415a      	adcs	r2, r3
 80035a2:	602a      	str	r2, [r5, #0]
 80035a4:	e7ee      	b.n	8003584 <__swhatbuf_r+0x1c>
 80035a6:	2340      	movs	r3, #64	; 0x40
 80035a8:	2000      	movs	r0, #0
 80035aa:	6023      	str	r3, [r4, #0]
 80035ac:	b016      	add	sp, #88	; 0x58
 80035ae:	bd70      	pop	{r4, r5, r6, pc}

080035b0 <__smakebuf_r>:
 80035b0:	898b      	ldrh	r3, [r1, #12]
 80035b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80035b4:	079d      	lsls	r5, r3, #30
 80035b6:	4606      	mov	r6, r0
 80035b8:	460c      	mov	r4, r1
 80035ba:	d507      	bpl.n	80035cc <__smakebuf_r+0x1c>
 80035bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80035c0:	6023      	str	r3, [r4, #0]
 80035c2:	6123      	str	r3, [r4, #16]
 80035c4:	2301      	movs	r3, #1
 80035c6:	6163      	str	r3, [r4, #20]
 80035c8:	b002      	add	sp, #8
 80035ca:	bd70      	pop	{r4, r5, r6, pc}
 80035cc:	ab01      	add	r3, sp, #4
 80035ce:	466a      	mov	r2, sp
 80035d0:	f7ff ffca 	bl	8003568 <__swhatbuf_r>
 80035d4:	9900      	ldr	r1, [sp, #0]
 80035d6:	4605      	mov	r5, r0
 80035d8:	4630      	mov	r0, r6
 80035da:	f000 f881 	bl	80036e0 <_malloc_r>
 80035de:	b948      	cbnz	r0, 80035f4 <__smakebuf_r+0x44>
 80035e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035e4:	059a      	lsls	r2, r3, #22
 80035e6:	d4ef      	bmi.n	80035c8 <__smakebuf_r+0x18>
 80035e8:	f023 0303 	bic.w	r3, r3, #3
 80035ec:	f043 0302 	orr.w	r3, r3, #2
 80035f0:	81a3      	strh	r3, [r4, #12]
 80035f2:	e7e3      	b.n	80035bc <__smakebuf_r+0xc>
 80035f4:	4b0d      	ldr	r3, [pc, #52]	; (800362c <__smakebuf_r+0x7c>)
 80035f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80035f8:	89a3      	ldrh	r3, [r4, #12]
 80035fa:	6020      	str	r0, [r4, #0]
 80035fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003600:	81a3      	strh	r3, [r4, #12]
 8003602:	9b00      	ldr	r3, [sp, #0]
 8003604:	6163      	str	r3, [r4, #20]
 8003606:	9b01      	ldr	r3, [sp, #4]
 8003608:	6120      	str	r0, [r4, #16]
 800360a:	b15b      	cbz	r3, 8003624 <__smakebuf_r+0x74>
 800360c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003610:	4630      	mov	r0, r6
 8003612:	f000 fe51 	bl	80042b8 <_isatty_r>
 8003616:	b128      	cbz	r0, 8003624 <__smakebuf_r+0x74>
 8003618:	89a3      	ldrh	r3, [r4, #12]
 800361a:	f023 0303 	bic.w	r3, r3, #3
 800361e:	f043 0301 	orr.w	r3, r3, #1
 8003622:	81a3      	strh	r3, [r4, #12]
 8003624:	89a0      	ldrh	r0, [r4, #12]
 8003626:	4305      	orrs	r5, r0
 8003628:	81a5      	strh	r5, [r4, #12]
 800362a:	e7cd      	b.n	80035c8 <__smakebuf_r+0x18>
 800362c:	080033c1 	.word	0x080033c1

08003630 <malloc>:
 8003630:	4b02      	ldr	r3, [pc, #8]	; (800363c <malloc+0xc>)
 8003632:	4601      	mov	r1, r0
 8003634:	6818      	ldr	r0, [r3, #0]
 8003636:	f000 b853 	b.w	80036e0 <_malloc_r>
 800363a:	bf00      	nop
 800363c:	20000010 	.word	0x20000010

08003640 <_free_r>:
 8003640:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003642:	2900      	cmp	r1, #0
 8003644:	d048      	beq.n	80036d8 <_free_r+0x98>
 8003646:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800364a:	9001      	str	r0, [sp, #4]
 800364c:	2b00      	cmp	r3, #0
 800364e:	f1a1 0404 	sub.w	r4, r1, #4
 8003652:	bfb8      	it	lt
 8003654:	18e4      	addlt	r4, r4, r3
 8003656:	f000 fe79 	bl	800434c <__malloc_lock>
 800365a:	4a20      	ldr	r2, [pc, #128]	; (80036dc <_free_r+0x9c>)
 800365c:	9801      	ldr	r0, [sp, #4]
 800365e:	6813      	ldr	r3, [r2, #0]
 8003660:	4615      	mov	r5, r2
 8003662:	b933      	cbnz	r3, 8003672 <_free_r+0x32>
 8003664:	6063      	str	r3, [r4, #4]
 8003666:	6014      	str	r4, [r2, #0]
 8003668:	b003      	add	sp, #12
 800366a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800366e:	f000 be73 	b.w	8004358 <__malloc_unlock>
 8003672:	42a3      	cmp	r3, r4
 8003674:	d90b      	bls.n	800368e <_free_r+0x4e>
 8003676:	6821      	ldr	r1, [r4, #0]
 8003678:	1862      	adds	r2, r4, r1
 800367a:	4293      	cmp	r3, r2
 800367c:	bf04      	itt	eq
 800367e:	681a      	ldreq	r2, [r3, #0]
 8003680:	685b      	ldreq	r3, [r3, #4]
 8003682:	6063      	str	r3, [r4, #4]
 8003684:	bf04      	itt	eq
 8003686:	1852      	addeq	r2, r2, r1
 8003688:	6022      	streq	r2, [r4, #0]
 800368a:	602c      	str	r4, [r5, #0]
 800368c:	e7ec      	b.n	8003668 <_free_r+0x28>
 800368e:	461a      	mov	r2, r3
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	b10b      	cbz	r3, 8003698 <_free_r+0x58>
 8003694:	42a3      	cmp	r3, r4
 8003696:	d9fa      	bls.n	800368e <_free_r+0x4e>
 8003698:	6811      	ldr	r1, [r2, #0]
 800369a:	1855      	adds	r5, r2, r1
 800369c:	42a5      	cmp	r5, r4
 800369e:	d10b      	bne.n	80036b8 <_free_r+0x78>
 80036a0:	6824      	ldr	r4, [r4, #0]
 80036a2:	4421      	add	r1, r4
 80036a4:	1854      	adds	r4, r2, r1
 80036a6:	42a3      	cmp	r3, r4
 80036a8:	6011      	str	r1, [r2, #0]
 80036aa:	d1dd      	bne.n	8003668 <_free_r+0x28>
 80036ac:	681c      	ldr	r4, [r3, #0]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	6053      	str	r3, [r2, #4]
 80036b2:	4421      	add	r1, r4
 80036b4:	6011      	str	r1, [r2, #0]
 80036b6:	e7d7      	b.n	8003668 <_free_r+0x28>
 80036b8:	d902      	bls.n	80036c0 <_free_r+0x80>
 80036ba:	230c      	movs	r3, #12
 80036bc:	6003      	str	r3, [r0, #0]
 80036be:	e7d3      	b.n	8003668 <_free_r+0x28>
 80036c0:	6825      	ldr	r5, [r4, #0]
 80036c2:	1961      	adds	r1, r4, r5
 80036c4:	428b      	cmp	r3, r1
 80036c6:	bf04      	itt	eq
 80036c8:	6819      	ldreq	r1, [r3, #0]
 80036ca:	685b      	ldreq	r3, [r3, #4]
 80036cc:	6063      	str	r3, [r4, #4]
 80036ce:	bf04      	itt	eq
 80036d0:	1949      	addeq	r1, r1, r5
 80036d2:	6021      	streq	r1, [r4, #0]
 80036d4:	6054      	str	r4, [r2, #4]
 80036d6:	e7c7      	b.n	8003668 <_free_r+0x28>
 80036d8:	b003      	add	sp, #12
 80036da:	bd30      	pop	{r4, r5, pc}
 80036dc:	20000098 	.word	0x20000098

080036e0 <_malloc_r>:
 80036e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036e2:	1ccd      	adds	r5, r1, #3
 80036e4:	f025 0503 	bic.w	r5, r5, #3
 80036e8:	3508      	adds	r5, #8
 80036ea:	2d0c      	cmp	r5, #12
 80036ec:	bf38      	it	cc
 80036ee:	250c      	movcc	r5, #12
 80036f0:	2d00      	cmp	r5, #0
 80036f2:	4606      	mov	r6, r0
 80036f4:	db01      	blt.n	80036fa <_malloc_r+0x1a>
 80036f6:	42a9      	cmp	r1, r5
 80036f8:	d903      	bls.n	8003702 <_malloc_r+0x22>
 80036fa:	230c      	movs	r3, #12
 80036fc:	6033      	str	r3, [r6, #0]
 80036fe:	2000      	movs	r0, #0
 8003700:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003702:	f000 fe23 	bl	800434c <__malloc_lock>
 8003706:	4921      	ldr	r1, [pc, #132]	; (800378c <_malloc_r+0xac>)
 8003708:	680a      	ldr	r2, [r1, #0]
 800370a:	4614      	mov	r4, r2
 800370c:	b99c      	cbnz	r4, 8003736 <_malloc_r+0x56>
 800370e:	4f20      	ldr	r7, [pc, #128]	; (8003790 <_malloc_r+0xb0>)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	b923      	cbnz	r3, 800371e <_malloc_r+0x3e>
 8003714:	4621      	mov	r1, r4
 8003716:	4630      	mov	r0, r6
 8003718:	f000 fc86 	bl	8004028 <_sbrk_r>
 800371c:	6038      	str	r0, [r7, #0]
 800371e:	4629      	mov	r1, r5
 8003720:	4630      	mov	r0, r6
 8003722:	f000 fc81 	bl	8004028 <_sbrk_r>
 8003726:	1c43      	adds	r3, r0, #1
 8003728:	d123      	bne.n	8003772 <_malloc_r+0x92>
 800372a:	230c      	movs	r3, #12
 800372c:	6033      	str	r3, [r6, #0]
 800372e:	4630      	mov	r0, r6
 8003730:	f000 fe12 	bl	8004358 <__malloc_unlock>
 8003734:	e7e3      	b.n	80036fe <_malloc_r+0x1e>
 8003736:	6823      	ldr	r3, [r4, #0]
 8003738:	1b5b      	subs	r3, r3, r5
 800373a:	d417      	bmi.n	800376c <_malloc_r+0x8c>
 800373c:	2b0b      	cmp	r3, #11
 800373e:	d903      	bls.n	8003748 <_malloc_r+0x68>
 8003740:	6023      	str	r3, [r4, #0]
 8003742:	441c      	add	r4, r3
 8003744:	6025      	str	r5, [r4, #0]
 8003746:	e004      	b.n	8003752 <_malloc_r+0x72>
 8003748:	6863      	ldr	r3, [r4, #4]
 800374a:	42a2      	cmp	r2, r4
 800374c:	bf0c      	ite	eq
 800374e:	600b      	streq	r3, [r1, #0]
 8003750:	6053      	strne	r3, [r2, #4]
 8003752:	4630      	mov	r0, r6
 8003754:	f000 fe00 	bl	8004358 <__malloc_unlock>
 8003758:	f104 000b 	add.w	r0, r4, #11
 800375c:	1d23      	adds	r3, r4, #4
 800375e:	f020 0007 	bic.w	r0, r0, #7
 8003762:	1ac2      	subs	r2, r0, r3
 8003764:	d0cc      	beq.n	8003700 <_malloc_r+0x20>
 8003766:	1a1b      	subs	r3, r3, r0
 8003768:	50a3      	str	r3, [r4, r2]
 800376a:	e7c9      	b.n	8003700 <_malloc_r+0x20>
 800376c:	4622      	mov	r2, r4
 800376e:	6864      	ldr	r4, [r4, #4]
 8003770:	e7cc      	b.n	800370c <_malloc_r+0x2c>
 8003772:	1cc4      	adds	r4, r0, #3
 8003774:	f024 0403 	bic.w	r4, r4, #3
 8003778:	42a0      	cmp	r0, r4
 800377a:	d0e3      	beq.n	8003744 <_malloc_r+0x64>
 800377c:	1a21      	subs	r1, r4, r0
 800377e:	4630      	mov	r0, r6
 8003780:	f000 fc52 	bl	8004028 <_sbrk_r>
 8003784:	3001      	adds	r0, #1
 8003786:	d1dd      	bne.n	8003744 <_malloc_r+0x64>
 8003788:	e7cf      	b.n	800372a <_malloc_r+0x4a>
 800378a:	bf00      	nop
 800378c:	20000098 	.word	0x20000098
 8003790:	2000009c 	.word	0x2000009c

08003794 <__ssputs_r>:
 8003794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003798:	688e      	ldr	r6, [r1, #8]
 800379a:	429e      	cmp	r6, r3
 800379c:	4682      	mov	sl, r0
 800379e:	460c      	mov	r4, r1
 80037a0:	4690      	mov	r8, r2
 80037a2:	461f      	mov	r7, r3
 80037a4:	d838      	bhi.n	8003818 <__ssputs_r+0x84>
 80037a6:	898a      	ldrh	r2, [r1, #12]
 80037a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80037ac:	d032      	beq.n	8003814 <__ssputs_r+0x80>
 80037ae:	6825      	ldr	r5, [r4, #0]
 80037b0:	6909      	ldr	r1, [r1, #16]
 80037b2:	eba5 0901 	sub.w	r9, r5, r1
 80037b6:	6965      	ldr	r5, [r4, #20]
 80037b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80037bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80037c0:	3301      	adds	r3, #1
 80037c2:	444b      	add	r3, r9
 80037c4:	106d      	asrs	r5, r5, #1
 80037c6:	429d      	cmp	r5, r3
 80037c8:	bf38      	it	cc
 80037ca:	461d      	movcc	r5, r3
 80037cc:	0553      	lsls	r3, r2, #21
 80037ce:	d531      	bpl.n	8003834 <__ssputs_r+0xa0>
 80037d0:	4629      	mov	r1, r5
 80037d2:	f7ff ff85 	bl	80036e0 <_malloc_r>
 80037d6:	4606      	mov	r6, r0
 80037d8:	b950      	cbnz	r0, 80037f0 <__ssputs_r+0x5c>
 80037da:	230c      	movs	r3, #12
 80037dc:	f8ca 3000 	str.w	r3, [sl]
 80037e0:	89a3      	ldrh	r3, [r4, #12]
 80037e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80037e6:	81a3      	strh	r3, [r4, #12]
 80037e8:	f04f 30ff 	mov.w	r0, #4294967295
 80037ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037f0:	6921      	ldr	r1, [r4, #16]
 80037f2:	464a      	mov	r2, r9
 80037f4:	f000 fd82 	bl	80042fc <memcpy>
 80037f8:	89a3      	ldrh	r3, [r4, #12]
 80037fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80037fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003802:	81a3      	strh	r3, [r4, #12]
 8003804:	6126      	str	r6, [r4, #16]
 8003806:	6165      	str	r5, [r4, #20]
 8003808:	444e      	add	r6, r9
 800380a:	eba5 0509 	sub.w	r5, r5, r9
 800380e:	6026      	str	r6, [r4, #0]
 8003810:	60a5      	str	r5, [r4, #8]
 8003812:	463e      	mov	r6, r7
 8003814:	42be      	cmp	r6, r7
 8003816:	d900      	bls.n	800381a <__ssputs_r+0x86>
 8003818:	463e      	mov	r6, r7
 800381a:	4632      	mov	r2, r6
 800381c:	6820      	ldr	r0, [r4, #0]
 800381e:	4641      	mov	r1, r8
 8003820:	f000 fd7a 	bl	8004318 <memmove>
 8003824:	68a3      	ldr	r3, [r4, #8]
 8003826:	6822      	ldr	r2, [r4, #0]
 8003828:	1b9b      	subs	r3, r3, r6
 800382a:	4432      	add	r2, r6
 800382c:	60a3      	str	r3, [r4, #8]
 800382e:	6022      	str	r2, [r4, #0]
 8003830:	2000      	movs	r0, #0
 8003832:	e7db      	b.n	80037ec <__ssputs_r+0x58>
 8003834:	462a      	mov	r2, r5
 8003836:	f000 fd95 	bl	8004364 <_realloc_r>
 800383a:	4606      	mov	r6, r0
 800383c:	2800      	cmp	r0, #0
 800383e:	d1e1      	bne.n	8003804 <__ssputs_r+0x70>
 8003840:	6921      	ldr	r1, [r4, #16]
 8003842:	4650      	mov	r0, sl
 8003844:	f7ff fefc 	bl	8003640 <_free_r>
 8003848:	e7c7      	b.n	80037da <__ssputs_r+0x46>
	...

0800384c <_svfiprintf_r>:
 800384c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003850:	4698      	mov	r8, r3
 8003852:	898b      	ldrh	r3, [r1, #12]
 8003854:	061b      	lsls	r3, r3, #24
 8003856:	b09d      	sub	sp, #116	; 0x74
 8003858:	4607      	mov	r7, r0
 800385a:	460d      	mov	r5, r1
 800385c:	4614      	mov	r4, r2
 800385e:	d50e      	bpl.n	800387e <_svfiprintf_r+0x32>
 8003860:	690b      	ldr	r3, [r1, #16]
 8003862:	b963      	cbnz	r3, 800387e <_svfiprintf_r+0x32>
 8003864:	2140      	movs	r1, #64	; 0x40
 8003866:	f7ff ff3b 	bl	80036e0 <_malloc_r>
 800386a:	6028      	str	r0, [r5, #0]
 800386c:	6128      	str	r0, [r5, #16]
 800386e:	b920      	cbnz	r0, 800387a <_svfiprintf_r+0x2e>
 8003870:	230c      	movs	r3, #12
 8003872:	603b      	str	r3, [r7, #0]
 8003874:	f04f 30ff 	mov.w	r0, #4294967295
 8003878:	e0d1      	b.n	8003a1e <_svfiprintf_r+0x1d2>
 800387a:	2340      	movs	r3, #64	; 0x40
 800387c:	616b      	str	r3, [r5, #20]
 800387e:	2300      	movs	r3, #0
 8003880:	9309      	str	r3, [sp, #36]	; 0x24
 8003882:	2320      	movs	r3, #32
 8003884:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003888:	f8cd 800c 	str.w	r8, [sp, #12]
 800388c:	2330      	movs	r3, #48	; 0x30
 800388e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003a38 <_svfiprintf_r+0x1ec>
 8003892:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003896:	f04f 0901 	mov.w	r9, #1
 800389a:	4623      	mov	r3, r4
 800389c:	469a      	mov	sl, r3
 800389e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80038a2:	b10a      	cbz	r2, 80038a8 <_svfiprintf_r+0x5c>
 80038a4:	2a25      	cmp	r2, #37	; 0x25
 80038a6:	d1f9      	bne.n	800389c <_svfiprintf_r+0x50>
 80038a8:	ebba 0b04 	subs.w	fp, sl, r4
 80038ac:	d00b      	beq.n	80038c6 <_svfiprintf_r+0x7a>
 80038ae:	465b      	mov	r3, fp
 80038b0:	4622      	mov	r2, r4
 80038b2:	4629      	mov	r1, r5
 80038b4:	4638      	mov	r0, r7
 80038b6:	f7ff ff6d 	bl	8003794 <__ssputs_r>
 80038ba:	3001      	adds	r0, #1
 80038bc:	f000 80aa 	beq.w	8003a14 <_svfiprintf_r+0x1c8>
 80038c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80038c2:	445a      	add	r2, fp
 80038c4:	9209      	str	r2, [sp, #36]	; 0x24
 80038c6:	f89a 3000 	ldrb.w	r3, [sl]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	f000 80a2 	beq.w	8003a14 <_svfiprintf_r+0x1c8>
 80038d0:	2300      	movs	r3, #0
 80038d2:	f04f 32ff 	mov.w	r2, #4294967295
 80038d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80038da:	f10a 0a01 	add.w	sl, sl, #1
 80038de:	9304      	str	r3, [sp, #16]
 80038e0:	9307      	str	r3, [sp, #28]
 80038e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80038e6:	931a      	str	r3, [sp, #104]	; 0x68
 80038e8:	4654      	mov	r4, sl
 80038ea:	2205      	movs	r2, #5
 80038ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038f0:	4851      	ldr	r0, [pc, #324]	; (8003a38 <_svfiprintf_r+0x1ec>)
 80038f2:	f7fc fc75 	bl	80001e0 <memchr>
 80038f6:	9a04      	ldr	r2, [sp, #16]
 80038f8:	b9d8      	cbnz	r0, 8003932 <_svfiprintf_r+0xe6>
 80038fa:	06d0      	lsls	r0, r2, #27
 80038fc:	bf44      	itt	mi
 80038fe:	2320      	movmi	r3, #32
 8003900:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003904:	0711      	lsls	r1, r2, #28
 8003906:	bf44      	itt	mi
 8003908:	232b      	movmi	r3, #43	; 0x2b
 800390a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800390e:	f89a 3000 	ldrb.w	r3, [sl]
 8003912:	2b2a      	cmp	r3, #42	; 0x2a
 8003914:	d015      	beq.n	8003942 <_svfiprintf_r+0xf6>
 8003916:	9a07      	ldr	r2, [sp, #28]
 8003918:	4654      	mov	r4, sl
 800391a:	2000      	movs	r0, #0
 800391c:	f04f 0c0a 	mov.w	ip, #10
 8003920:	4621      	mov	r1, r4
 8003922:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003926:	3b30      	subs	r3, #48	; 0x30
 8003928:	2b09      	cmp	r3, #9
 800392a:	d94e      	bls.n	80039ca <_svfiprintf_r+0x17e>
 800392c:	b1b0      	cbz	r0, 800395c <_svfiprintf_r+0x110>
 800392e:	9207      	str	r2, [sp, #28]
 8003930:	e014      	b.n	800395c <_svfiprintf_r+0x110>
 8003932:	eba0 0308 	sub.w	r3, r0, r8
 8003936:	fa09 f303 	lsl.w	r3, r9, r3
 800393a:	4313      	orrs	r3, r2
 800393c:	9304      	str	r3, [sp, #16]
 800393e:	46a2      	mov	sl, r4
 8003940:	e7d2      	b.n	80038e8 <_svfiprintf_r+0x9c>
 8003942:	9b03      	ldr	r3, [sp, #12]
 8003944:	1d19      	adds	r1, r3, #4
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	9103      	str	r1, [sp, #12]
 800394a:	2b00      	cmp	r3, #0
 800394c:	bfbb      	ittet	lt
 800394e:	425b      	neglt	r3, r3
 8003950:	f042 0202 	orrlt.w	r2, r2, #2
 8003954:	9307      	strge	r3, [sp, #28]
 8003956:	9307      	strlt	r3, [sp, #28]
 8003958:	bfb8      	it	lt
 800395a:	9204      	strlt	r2, [sp, #16]
 800395c:	7823      	ldrb	r3, [r4, #0]
 800395e:	2b2e      	cmp	r3, #46	; 0x2e
 8003960:	d10c      	bne.n	800397c <_svfiprintf_r+0x130>
 8003962:	7863      	ldrb	r3, [r4, #1]
 8003964:	2b2a      	cmp	r3, #42	; 0x2a
 8003966:	d135      	bne.n	80039d4 <_svfiprintf_r+0x188>
 8003968:	9b03      	ldr	r3, [sp, #12]
 800396a:	1d1a      	adds	r2, r3, #4
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	9203      	str	r2, [sp, #12]
 8003970:	2b00      	cmp	r3, #0
 8003972:	bfb8      	it	lt
 8003974:	f04f 33ff 	movlt.w	r3, #4294967295
 8003978:	3402      	adds	r4, #2
 800397a:	9305      	str	r3, [sp, #20]
 800397c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003a48 <_svfiprintf_r+0x1fc>
 8003980:	7821      	ldrb	r1, [r4, #0]
 8003982:	2203      	movs	r2, #3
 8003984:	4650      	mov	r0, sl
 8003986:	f7fc fc2b 	bl	80001e0 <memchr>
 800398a:	b140      	cbz	r0, 800399e <_svfiprintf_r+0x152>
 800398c:	2340      	movs	r3, #64	; 0x40
 800398e:	eba0 000a 	sub.w	r0, r0, sl
 8003992:	fa03 f000 	lsl.w	r0, r3, r0
 8003996:	9b04      	ldr	r3, [sp, #16]
 8003998:	4303      	orrs	r3, r0
 800399a:	3401      	adds	r4, #1
 800399c:	9304      	str	r3, [sp, #16]
 800399e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039a2:	4826      	ldr	r0, [pc, #152]	; (8003a3c <_svfiprintf_r+0x1f0>)
 80039a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80039a8:	2206      	movs	r2, #6
 80039aa:	f7fc fc19 	bl	80001e0 <memchr>
 80039ae:	2800      	cmp	r0, #0
 80039b0:	d038      	beq.n	8003a24 <_svfiprintf_r+0x1d8>
 80039b2:	4b23      	ldr	r3, [pc, #140]	; (8003a40 <_svfiprintf_r+0x1f4>)
 80039b4:	bb1b      	cbnz	r3, 80039fe <_svfiprintf_r+0x1b2>
 80039b6:	9b03      	ldr	r3, [sp, #12]
 80039b8:	3307      	adds	r3, #7
 80039ba:	f023 0307 	bic.w	r3, r3, #7
 80039be:	3308      	adds	r3, #8
 80039c0:	9303      	str	r3, [sp, #12]
 80039c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039c4:	4433      	add	r3, r6
 80039c6:	9309      	str	r3, [sp, #36]	; 0x24
 80039c8:	e767      	b.n	800389a <_svfiprintf_r+0x4e>
 80039ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80039ce:	460c      	mov	r4, r1
 80039d0:	2001      	movs	r0, #1
 80039d2:	e7a5      	b.n	8003920 <_svfiprintf_r+0xd4>
 80039d4:	2300      	movs	r3, #0
 80039d6:	3401      	adds	r4, #1
 80039d8:	9305      	str	r3, [sp, #20]
 80039da:	4619      	mov	r1, r3
 80039dc:	f04f 0c0a 	mov.w	ip, #10
 80039e0:	4620      	mov	r0, r4
 80039e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80039e6:	3a30      	subs	r2, #48	; 0x30
 80039e8:	2a09      	cmp	r2, #9
 80039ea:	d903      	bls.n	80039f4 <_svfiprintf_r+0x1a8>
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d0c5      	beq.n	800397c <_svfiprintf_r+0x130>
 80039f0:	9105      	str	r1, [sp, #20]
 80039f2:	e7c3      	b.n	800397c <_svfiprintf_r+0x130>
 80039f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80039f8:	4604      	mov	r4, r0
 80039fa:	2301      	movs	r3, #1
 80039fc:	e7f0      	b.n	80039e0 <_svfiprintf_r+0x194>
 80039fe:	ab03      	add	r3, sp, #12
 8003a00:	9300      	str	r3, [sp, #0]
 8003a02:	462a      	mov	r2, r5
 8003a04:	4b0f      	ldr	r3, [pc, #60]	; (8003a44 <_svfiprintf_r+0x1f8>)
 8003a06:	a904      	add	r1, sp, #16
 8003a08:	4638      	mov	r0, r7
 8003a0a:	f3af 8000 	nop.w
 8003a0e:	1c42      	adds	r2, r0, #1
 8003a10:	4606      	mov	r6, r0
 8003a12:	d1d6      	bne.n	80039c2 <_svfiprintf_r+0x176>
 8003a14:	89ab      	ldrh	r3, [r5, #12]
 8003a16:	065b      	lsls	r3, r3, #25
 8003a18:	f53f af2c 	bmi.w	8003874 <_svfiprintf_r+0x28>
 8003a1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003a1e:	b01d      	add	sp, #116	; 0x74
 8003a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a24:	ab03      	add	r3, sp, #12
 8003a26:	9300      	str	r3, [sp, #0]
 8003a28:	462a      	mov	r2, r5
 8003a2a:	4b06      	ldr	r3, [pc, #24]	; (8003a44 <_svfiprintf_r+0x1f8>)
 8003a2c:	a904      	add	r1, sp, #16
 8003a2e:	4638      	mov	r0, r7
 8003a30:	f000 f9d4 	bl	8003ddc <_printf_i>
 8003a34:	e7eb      	b.n	8003a0e <_svfiprintf_r+0x1c2>
 8003a36:	bf00      	nop
 8003a38:	080044d4 	.word	0x080044d4
 8003a3c:	080044de 	.word	0x080044de
 8003a40:	00000000 	.word	0x00000000
 8003a44:	08003795 	.word	0x08003795
 8003a48:	080044da 	.word	0x080044da

08003a4c <__sfputc_r>:
 8003a4c:	6893      	ldr	r3, [r2, #8]
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	b410      	push	{r4}
 8003a54:	6093      	str	r3, [r2, #8]
 8003a56:	da08      	bge.n	8003a6a <__sfputc_r+0x1e>
 8003a58:	6994      	ldr	r4, [r2, #24]
 8003a5a:	42a3      	cmp	r3, r4
 8003a5c:	db01      	blt.n	8003a62 <__sfputc_r+0x16>
 8003a5e:	290a      	cmp	r1, #10
 8003a60:	d103      	bne.n	8003a6a <__sfputc_r+0x1e>
 8003a62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003a66:	f000 bb33 	b.w	80040d0 <__swbuf_r>
 8003a6a:	6813      	ldr	r3, [r2, #0]
 8003a6c:	1c58      	adds	r0, r3, #1
 8003a6e:	6010      	str	r0, [r2, #0]
 8003a70:	7019      	strb	r1, [r3, #0]
 8003a72:	4608      	mov	r0, r1
 8003a74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003a78:	4770      	bx	lr

08003a7a <__sfputs_r>:
 8003a7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a7c:	4606      	mov	r6, r0
 8003a7e:	460f      	mov	r7, r1
 8003a80:	4614      	mov	r4, r2
 8003a82:	18d5      	adds	r5, r2, r3
 8003a84:	42ac      	cmp	r4, r5
 8003a86:	d101      	bne.n	8003a8c <__sfputs_r+0x12>
 8003a88:	2000      	movs	r0, #0
 8003a8a:	e007      	b.n	8003a9c <__sfputs_r+0x22>
 8003a8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a90:	463a      	mov	r2, r7
 8003a92:	4630      	mov	r0, r6
 8003a94:	f7ff ffda 	bl	8003a4c <__sfputc_r>
 8003a98:	1c43      	adds	r3, r0, #1
 8003a9a:	d1f3      	bne.n	8003a84 <__sfputs_r+0xa>
 8003a9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003aa0 <_vfiprintf_r>:
 8003aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003aa4:	460d      	mov	r5, r1
 8003aa6:	b09d      	sub	sp, #116	; 0x74
 8003aa8:	4614      	mov	r4, r2
 8003aaa:	4698      	mov	r8, r3
 8003aac:	4606      	mov	r6, r0
 8003aae:	b118      	cbz	r0, 8003ab8 <_vfiprintf_r+0x18>
 8003ab0:	6983      	ldr	r3, [r0, #24]
 8003ab2:	b90b      	cbnz	r3, 8003ab8 <_vfiprintf_r+0x18>
 8003ab4:	f7ff fcb8 	bl	8003428 <__sinit>
 8003ab8:	4b89      	ldr	r3, [pc, #548]	; (8003ce0 <_vfiprintf_r+0x240>)
 8003aba:	429d      	cmp	r5, r3
 8003abc:	d11b      	bne.n	8003af6 <_vfiprintf_r+0x56>
 8003abe:	6875      	ldr	r5, [r6, #4]
 8003ac0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003ac2:	07d9      	lsls	r1, r3, #31
 8003ac4:	d405      	bmi.n	8003ad2 <_vfiprintf_r+0x32>
 8003ac6:	89ab      	ldrh	r3, [r5, #12]
 8003ac8:	059a      	lsls	r2, r3, #22
 8003aca:	d402      	bmi.n	8003ad2 <_vfiprintf_r+0x32>
 8003acc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003ace:	f7ff fd49 	bl	8003564 <__retarget_lock_acquire_recursive>
 8003ad2:	89ab      	ldrh	r3, [r5, #12]
 8003ad4:	071b      	lsls	r3, r3, #28
 8003ad6:	d501      	bpl.n	8003adc <_vfiprintf_r+0x3c>
 8003ad8:	692b      	ldr	r3, [r5, #16]
 8003ada:	b9eb      	cbnz	r3, 8003b18 <_vfiprintf_r+0x78>
 8003adc:	4629      	mov	r1, r5
 8003ade:	4630      	mov	r0, r6
 8003ae0:	f000 fb5a 	bl	8004198 <__swsetup_r>
 8003ae4:	b1c0      	cbz	r0, 8003b18 <_vfiprintf_r+0x78>
 8003ae6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003ae8:	07dc      	lsls	r4, r3, #31
 8003aea:	d50e      	bpl.n	8003b0a <_vfiprintf_r+0x6a>
 8003aec:	f04f 30ff 	mov.w	r0, #4294967295
 8003af0:	b01d      	add	sp, #116	; 0x74
 8003af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003af6:	4b7b      	ldr	r3, [pc, #492]	; (8003ce4 <_vfiprintf_r+0x244>)
 8003af8:	429d      	cmp	r5, r3
 8003afa:	d101      	bne.n	8003b00 <_vfiprintf_r+0x60>
 8003afc:	68b5      	ldr	r5, [r6, #8]
 8003afe:	e7df      	b.n	8003ac0 <_vfiprintf_r+0x20>
 8003b00:	4b79      	ldr	r3, [pc, #484]	; (8003ce8 <_vfiprintf_r+0x248>)
 8003b02:	429d      	cmp	r5, r3
 8003b04:	bf08      	it	eq
 8003b06:	68f5      	ldreq	r5, [r6, #12]
 8003b08:	e7da      	b.n	8003ac0 <_vfiprintf_r+0x20>
 8003b0a:	89ab      	ldrh	r3, [r5, #12]
 8003b0c:	0598      	lsls	r0, r3, #22
 8003b0e:	d4ed      	bmi.n	8003aec <_vfiprintf_r+0x4c>
 8003b10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003b12:	f7ff fd28 	bl	8003566 <__retarget_lock_release_recursive>
 8003b16:	e7e9      	b.n	8003aec <_vfiprintf_r+0x4c>
 8003b18:	2300      	movs	r3, #0
 8003b1a:	9309      	str	r3, [sp, #36]	; 0x24
 8003b1c:	2320      	movs	r3, #32
 8003b1e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003b22:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b26:	2330      	movs	r3, #48	; 0x30
 8003b28:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003cec <_vfiprintf_r+0x24c>
 8003b2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003b30:	f04f 0901 	mov.w	r9, #1
 8003b34:	4623      	mov	r3, r4
 8003b36:	469a      	mov	sl, r3
 8003b38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b3c:	b10a      	cbz	r2, 8003b42 <_vfiprintf_r+0xa2>
 8003b3e:	2a25      	cmp	r2, #37	; 0x25
 8003b40:	d1f9      	bne.n	8003b36 <_vfiprintf_r+0x96>
 8003b42:	ebba 0b04 	subs.w	fp, sl, r4
 8003b46:	d00b      	beq.n	8003b60 <_vfiprintf_r+0xc0>
 8003b48:	465b      	mov	r3, fp
 8003b4a:	4622      	mov	r2, r4
 8003b4c:	4629      	mov	r1, r5
 8003b4e:	4630      	mov	r0, r6
 8003b50:	f7ff ff93 	bl	8003a7a <__sfputs_r>
 8003b54:	3001      	adds	r0, #1
 8003b56:	f000 80aa 	beq.w	8003cae <_vfiprintf_r+0x20e>
 8003b5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003b5c:	445a      	add	r2, fp
 8003b5e:	9209      	str	r2, [sp, #36]	; 0x24
 8003b60:	f89a 3000 	ldrb.w	r3, [sl]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	f000 80a2 	beq.w	8003cae <_vfiprintf_r+0x20e>
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8003b70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b74:	f10a 0a01 	add.w	sl, sl, #1
 8003b78:	9304      	str	r3, [sp, #16]
 8003b7a:	9307      	str	r3, [sp, #28]
 8003b7c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b80:	931a      	str	r3, [sp, #104]	; 0x68
 8003b82:	4654      	mov	r4, sl
 8003b84:	2205      	movs	r2, #5
 8003b86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b8a:	4858      	ldr	r0, [pc, #352]	; (8003cec <_vfiprintf_r+0x24c>)
 8003b8c:	f7fc fb28 	bl	80001e0 <memchr>
 8003b90:	9a04      	ldr	r2, [sp, #16]
 8003b92:	b9d8      	cbnz	r0, 8003bcc <_vfiprintf_r+0x12c>
 8003b94:	06d1      	lsls	r1, r2, #27
 8003b96:	bf44      	itt	mi
 8003b98:	2320      	movmi	r3, #32
 8003b9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003b9e:	0713      	lsls	r3, r2, #28
 8003ba0:	bf44      	itt	mi
 8003ba2:	232b      	movmi	r3, #43	; 0x2b
 8003ba4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ba8:	f89a 3000 	ldrb.w	r3, [sl]
 8003bac:	2b2a      	cmp	r3, #42	; 0x2a
 8003bae:	d015      	beq.n	8003bdc <_vfiprintf_r+0x13c>
 8003bb0:	9a07      	ldr	r2, [sp, #28]
 8003bb2:	4654      	mov	r4, sl
 8003bb4:	2000      	movs	r0, #0
 8003bb6:	f04f 0c0a 	mov.w	ip, #10
 8003bba:	4621      	mov	r1, r4
 8003bbc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003bc0:	3b30      	subs	r3, #48	; 0x30
 8003bc2:	2b09      	cmp	r3, #9
 8003bc4:	d94e      	bls.n	8003c64 <_vfiprintf_r+0x1c4>
 8003bc6:	b1b0      	cbz	r0, 8003bf6 <_vfiprintf_r+0x156>
 8003bc8:	9207      	str	r2, [sp, #28]
 8003bca:	e014      	b.n	8003bf6 <_vfiprintf_r+0x156>
 8003bcc:	eba0 0308 	sub.w	r3, r0, r8
 8003bd0:	fa09 f303 	lsl.w	r3, r9, r3
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	9304      	str	r3, [sp, #16]
 8003bd8:	46a2      	mov	sl, r4
 8003bda:	e7d2      	b.n	8003b82 <_vfiprintf_r+0xe2>
 8003bdc:	9b03      	ldr	r3, [sp, #12]
 8003bde:	1d19      	adds	r1, r3, #4
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	9103      	str	r1, [sp, #12]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	bfbb      	ittet	lt
 8003be8:	425b      	neglt	r3, r3
 8003bea:	f042 0202 	orrlt.w	r2, r2, #2
 8003bee:	9307      	strge	r3, [sp, #28]
 8003bf0:	9307      	strlt	r3, [sp, #28]
 8003bf2:	bfb8      	it	lt
 8003bf4:	9204      	strlt	r2, [sp, #16]
 8003bf6:	7823      	ldrb	r3, [r4, #0]
 8003bf8:	2b2e      	cmp	r3, #46	; 0x2e
 8003bfa:	d10c      	bne.n	8003c16 <_vfiprintf_r+0x176>
 8003bfc:	7863      	ldrb	r3, [r4, #1]
 8003bfe:	2b2a      	cmp	r3, #42	; 0x2a
 8003c00:	d135      	bne.n	8003c6e <_vfiprintf_r+0x1ce>
 8003c02:	9b03      	ldr	r3, [sp, #12]
 8003c04:	1d1a      	adds	r2, r3, #4
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	9203      	str	r2, [sp, #12]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	bfb8      	it	lt
 8003c0e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003c12:	3402      	adds	r4, #2
 8003c14:	9305      	str	r3, [sp, #20]
 8003c16:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003cfc <_vfiprintf_r+0x25c>
 8003c1a:	7821      	ldrb	r1, [r4, #0]
 8003c1c:	2203      	movs	r2, #3
 8003c1e:	4650      	mov	r0, sl
 8003c20:	f7fc fade 	bl	80001e0 <memchr>
 8003c24:	b140      	cbz	r0, 8003c38 <_vfiprintf_r+0x198>
 8003c26:	2340      	movs	r3, #64	; 0x40
 8003c28:	eba0 000a 	sub.w	r0, r0, sl
 8003c2c:	fa03 f000 	lsl.w	r0, r3, r0
 8003c30:	9b04      	ldr	r3, [sp, #16]
 8003c32:	4303      	orrs	r3, r0
 8003c34:	3401      	adds	r4, #1
 8003c36:	9304      	str	r3, [sp, #16]
 8003c38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c3c:	482c      	ldr	r0, [pc, #176]	; (8003cf0 <_vfiprintf_r+0x250>)
 8003c3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003c42:	2206      	movs	r2, #6
 8003c44:	f7fc facc 	bl	80001e0 <memchr>
 8003c48:	2800      	cmp	r0, #0
 8003c4a:	d03f      	beq.n	8003ccc <_vfiprintf_r+0x22c>
 8003c4c:	4b29      	ldr	r3, [pc, #164]	; (8003cf4 <_vfiprintf_r+0x254>)
 8003c4e:	bb1b      	cbnz	r3, 8003c98 <_vfiprintf_r+0x1f8>
 8003c50:	9b03      	ldr	r3, [sp, #12]
 8003c52:	3307      	adds	r3, #7
 8003c54:	f023 0307 	bic.w	r3, r3, #7
 8003c58:	3308      	adds	r3, #8
 8003c5a:	9303      	str	r3, [sp, #12]
 8003c5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c5e:	443b      	add	r3, r7
 8003c60:	9309      	str	r3, [sp, #36]	; 0x24
 8003c62:	e767      	b.n	8003b34 <_vfiprintf_r+0x94>
 8003c64:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c68:	460c      	mov	r4, r1
 8003c6a:	2001      	movs	r0, #1
 8003c6c:	e7a5      	b.n	8003bba <_vfiprintf_r+0x11a>
 8003c6e:	2300      	movs	r3, #0
 8003c70:	3401      	adds	r4, #1
 8003c72:	9305      	str	r3, [sp, #20]
 8003c74:	4619      	mov	r1, r3
 8003c76:	f04f 0c0a 	mov.w	ip, #10
 8003c7a:	4620      	mov	r0, r4
 8003c7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c80:	3a30      	subs	r2, #48	; 0x30
 8003c82:	2a09      	cmp	r2, #9
 8003c84:	d903      	bls.n	8003c8e <_vfiprintf_r+0x1ee>
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d0c5      	beq.n	8003c16 <_vfiprintf_r+0x176>
 8003c8a:	9105      	str	r1, [sp, #20]
 8003c8c:	e7c3      	b.n	8003c16 <_vfiprintf_r+0x176>
 8003c8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c92:	4604      	mov	r4, r0
 8003c94:	2301      	movs	r3, #1
 8003c96:	e7f0      	b.n	8003c7a <_vfiprintf_r+0x1da>
 8003c98:	ab03      	add	r3, sp, #12
 8003c9a:	9300      	str	r3, [sp, #0]
 8003c9c:	462a      	mov	r2, r5
 8003c9e:	4b16      	ldr	r3, [pc, #88]	; (8003cf8 <_vfiprintf_r+0x258>)
 8003ca0:	a904      	add	r1, sp, #16
 8003ca2:	4630      	mov	r0, r6
 8003ca4:	f3af 8000 	nop.w
 8003ca8:	4607      	mov	r7, r0
 8003caa:	1c78      	adds	r0, r7, #1
 8003cac:	d1d6      	bne.n	8003c5c <_vfiprintf_r+0x1bc>
 8003cae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003cb0:	07d9      	lsls	r1, r3, #31
 8003cb2:	d405      	bmi.n	8003cc0 <_vfiprintf_r+0x220>
 8003cb4:	89ab      	ldrh	r3, [r5, #12]
 8003cb6:	059a      	lsls	r2, r3, #22
 8003cb8:	d402      	bmi.n	8003cc0 <_vfiprintf_r+0x220>
 8003cba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003cbc:	f7ff fc53 	bl	8003566 <__retarget_lock_release_recursive>
 8003cc0:	89ab      	ldrh	r3, [r5, #12]
 8003cc2:	065b      	lsls	r3, r3, #25
 8003cc4:	f53f af12 	bmi.w	8003aec <_vfiprintf_r+0x4c>
 8003cc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003cca:	e711      	b.n	8003af0 <_vfiprintf_r+0x50>
 8003ccc:	ab03      	add	r3, sp, #12
 8003cce:	9300      	str	r3, [sp, #0]
 8003cd0:	462a      	mov	r2, r5
 8003cd2:	4b09      	ldr	r3, [pc, #36]	; (8003cf8 <_vfiprintf_r+0x258>)
 8003cd4:	a904      	add	r1, sp, #16
 8003cd6:	4630      	mov	r0, r6
 8003cd8:	f000 f880 	bl	8003ddc <_printf_i>
 8003cdc:	e7e4      	b.n	8003ca8 <_vfiprintf_r+0x208>
 8003cde:	bf00      	nop
 8003ce0:	08004494 	.word	0x08004494
 8003ce4:	080044b4 	.word	0x080044b4
 8003ce8:	08004474 	.word	0x08004474
 8003cec:	080044d4 	.word	0x080044d4
 8003cf0:	080044de 	.word	0x080044de
 8003cf4:	00000000 	.word	0x00000000
 8003cf8:	08003a7b 	.word	0x08003a7b
 8003cfc:	080044da 	.word	0x080044da

08003d00 <_printf_common>:
 8003d00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d04:	4616      	mov	r6, r2
 8003d06:	4699      	mov	r9, r3
 8003d08:	688a      	ldr	r2, [r1, #8]
 8003d0a:	690b      	ldr	r3, [r1, #16]
 8003d0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003d10:	4293      	cmp	r3, r2
 8003d12:	bfb8      	it	lt
 8003d14:	4613      	movlt	r3, r2
 8003d16:	6033      	str	r3, [r6, #0]
 8003d18:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d1c:	4607      	mov	r7, r0
 8003d1e:	460c      	mov	r4, r1
 8003d20:	b10a      	cbz	r2, 8003d26 <_printf_common+0x26>
 8003d22:	3301      	adds	r3, #1
 8003d24:	6033      	str	r3, [r6, #0]
 8003d26:	6823      	ldr	r3, [r4, #0]
 8003d28:	0699      	lsls	r1, r3, #26
 8003d2a:	bf42      	ittt	mi
 8003d2c:	6833      	ldrmi	r3, [r6, #0]
 8003d2e:	3302      	addmi	r3, #2
 8003d30:	6033      	strmi	r3, [r6, #0]
 8003d32:	6825      	ldr	r5, [r4, #0]
 8003d34:	f015 0506 	ands.w	r5, r5, #6
 8003d38:	d106      	bne.n	8003d48 <_printf_common+0x48>
 8003d3a:	f104 0a19 	add.w	sl, r4, #25
 8003d3e:	68e3      	ldr	r3, [r4, #12]
 8003d40:	6832      	ldr	r2, [r6, #0]
 8003d42:	1a9b      	subs	r3, r3, r2
 8003d44:	42ab      	cmp	r3, r5
 8003d46:	dc26      	bgt.n	8003d96 <_printf_common+0x96>
 8003d48:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003d4c:	1e13      	subs	r3, r2, #0
 8003d4e:	6822      	ldr	r2, [r4, #0]
 8003d50:	bf18      	it	ne
 8003d52:	2301      	movne	r3, #1
 8003d54:	0692      	lsls	r2, r2, #26
 8003d56:	d42b      	bmi.n	8003db0 <_printf_common+0xb0>
 8003d58:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d5c:	4649      	mov	r1, r9
 8003d5e:	4638      	mov	r0, r7
 8003d60:	47c0      	blx	r8
 8003d62:	3001      	adds	r0, #1
 8003d64:	d01e      	beq.n	8003da4 <_printf_common+0xa4>
 8003d66:	6823      	ldr	r3, [r4, #0]
 8003d68:	68e5      	ldr	r5, [r4, #12]
 8003d6a:	6832      	ldr	r2, [r6, #0]
 8003d6c:	f003 0306 	and.w	r3, r3, #6
 8003d70:	2b04      	cmp	r3, #4
 8003d72:	bf08      	it	eq
 8003d74:	1aad      	subeq	r5, r5, r2
 8003d76:	68a3      	ldr	r3, [r4, #8]
 8003d78:	6922      	ldr	r2, [r4, #16]
 8003d7a:	bf0c      	ite	eq
 8003d7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d80:	2500      	movne	r5, #0
 8003d82:	4293      	cmp	r3, r2
 8003d84:	bfc4      	itt	gt
 8003d86:	1a9b      	subgt	r3, r3, r2
 8003d88:	18ed      	addgt	r5, r5, r3
 8003d8a:	2600      	movs	r6, #0
 8003d8c:	341a      	adds	r4, #26
 8003d8e:	42b5      	cmp	r5, r6
 8003d90:	d11a      	bne.n	8003dc8 <_printf_common+0xc8>
 8003d92:	2000      	movs	r0, #0
 8003d94:	e008      	b.n	8003da8 <_printf_common+0xa8>
 8003d96:	2301      	movs	r3, #1
 8003d98:	4652      	mov	r2, sl
 8003d9a:	4649      	mov	r1, r9
 8003d9c:	4638      	mov	r0, r7
 8003d9e:	47c0      	blx	r8
 8003da0:	3001      	adds	r0, #1
 8003da2:	d103      	bne.n	8003dac <_printf_common+0xac>
 8003da4:	f04f 30ff 	mov.w	r0, #4294967295
 8003da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dac:	3501      	adds	r5, #1
 8003dae:	e7c6      	b.n	8003d3e <_printf_common+0x3e>
 8003db0:	18e1      	adds	r1, r4, r3
 8003db2:	1c5a      	adds	r2, r3, #1
 8003db4:	2030      	movs	r0, #48	; 0x30
 8003db6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003dba:	4422      	add	r2, r4
 8003dbc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003dc0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003dc4:	3302      	adds	r3, #2
 8003dc6:	e7c7      	b.n	8003d58 <_printf_common+0x58>
 8003dc8:	2301      	movs	r3, #1
 8003dca:	4622      	mov	r2, r4
 8003dcc:	4649      	mov	r1, r9
 8003dce:	4638      	mov	r0, r7
 8003dd0:	47c0      	blx	r8
 8003dd2:	3001      	adds	r0, #1
 8003dd4:	d0e6      	beq.n	8003da4 <_printf_common+0xa4>
 8003dd6:	3601      	adds	r6, #1
 8003dd8:	e7d9      	b.n	8003d8e <_printf_common+0x8e>
	...

08003ddc <_printf_i>:
 8003ddc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003de0:	460c      	mov	r4, r1
 8003de2:	4691      	mov	r9, r2
 8003de4:	7e27      	ldrb	r7, [r4, #24]
 8003de6:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003de8:	2f78      	cmp	r7, #120	; 0x78
 8003dea:	4680      	mov	r8, r0
 8003dec:	469a      	mov	sl, r3
 8003dee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003df2:	d807      	bhi.n	8003e04 <_printf_i+0x28>
 8003df4:	2f62      	cmp	r7, #98	; 0x62
 8003df6:	d80a      	bhi.n	8003e0e <_printf_i+0x32>
 8003df8:	2f00      	cmp	r7, #0
 8003dfa:	f000 80d8 	beq.w	8003fae <_printf_i+0x1d2>
 8003dfe:	2f58      	cmp	r7, #88	; 0x58
 8003e00:	f000 80a3 	beq.w	8003f4a <_printf_i+0x16e>
 8003e04:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003e08:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003e0c:	e03a      	b.n	8003e84 <_printf_i+0xa8>
 8003e0e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003e12:	2b15      	cmp	r3, #21
 8003e14:	d8f6      	bhi.n	8003e04 <_printf_i+0x28>
 8003e16:	a001      	add	r0, pc, #4	; (adr r0, 8003e1c <_printf_i+0x40>)
 8003e18:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003e1c:	08003e75 	.word	0x08003e75
 8003e20:	08003e89 	.word	0x08003e89
 8003e24:	08003e05 	.word	0x08003e05
 8003e28:	08003e05 	.word	0x08003e05
 8003e2c:	08003e05 	.word	0x08003e05
 8003e30:	08003e05 	.word	0x08003e05
 8003e34:	08003e89 	.word	0x08003e89
 8003e38:	08003e05 	.word	0x08003e05
 8003e3c:	08003e05 	.word	0x08003e05
 8003e40:	08003e05 	.word	0x08003e05
 8003e44:	08003e05 	.word	0x08003e05
 8003e48:	08003f95 	.word	0x08003f95
 8003e4c:	08003eb9 	.word	0x08003eb9
 8003e50:	08003f77 	.word	0x08003f77
 8003e54:	08003e05 	.word	0x08003e05
 8003e58:	08003e05 	.word	0x08003e05
 8003e5c:	08003fb7 	.word	0x08003fb7
 8003e60:	08003e05 	.word	0x08003e05
 8003e64:	08003eb9 	.word	0x08003eb9
 8003e68:	08003e05 	.word	0x08003e05
 8003e6c:	08003e05 	.word	0x08003e05
 8003e70:	08003f7f 	.word	0x08003f7f
 8003e74:	680b      	ldr	r3, [r1, #0]
 8003e76:	1d1a      	adds	r2, r3, #4
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	600a      	str	r2, [r1, #0]
 8003e7c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003e80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e84:	2301      	movs	r3, #1
 8003e86:	e0a3      	b.n	8003fd0 <_printf_i+0x1f4>
 8003e88:	6825      	ldr	r5, [r4, #0]
 8003e8a:	6808      	ldr	r0, [r1, #0]
 8003e8c:	062e      	lsls	r6, r5, #24
 8003e8e:	f100 0304 	add.w	r3, r0, #4
 8003e92:	d50a      	bpl.n	8003eaa <_printf_i+0xce>
 8003e94:	6805      	ldr	r5, [r0, #0]
 8003e96:	600b      	str	r3, [r1, #0]
 8003e98:	2d00      	cmp	r5, #0
 8003e9a:	da03      	bge.n	8003ea4 <_printf_i+0xc8>
 8003e9c:	232d      	movs	r3, #45	; 0x2d
 8003e9e:	426d      	negs	r5, r5
 8003ea0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ea4:	485e      	ldr	r0, [pc, #376]	; (8004020 <_printf_i+0x244>)
 8003ea6:	230a      	movs	r3, #10
 8003ea8:	e019      	b.n	8003ede <_printf_i+0x102>
 8003eaa:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003eae:	6805      	ldr	r5, [r0, #0]
 8003eb0:	600b      	str	r3, [r1, #0]
 8003eb2:	bf18      	it	ne
 8003eb4:	b22d      	sxthne	r5, r5
 8003eb6:	e7ef      	b.n	8003e98 <_printf_i+0xbc>
 8003eb8:	680b      	ldr	r3, [r1, #0]
 8003eba:	6825      	ldr	r5, [r4, #0]
 8003ebc:	1d18      	adds	r0, r3, #4
 8003ebe:	6008      	str	r0, [r1, #0]
 8003ec0:	0628      	lsls	r0, r5, #24
 8003ec2:	d501      	bpl.n	8003ec8 <_printf_i+0xec>
 8003ec4:	681d      	ldr	r5, [r3, #0]
 8003ec6:	e002      	b.n	8003ece <_printf_i+0xf2>
 8003ec8:	0669      	lsls	r1, r5, #25
 8003eca:	d5fb      	bpl.n	8003ec4 <_printf_i+0xe8>
 8003ecc:	881d      	ldrh	r5, [r3, #0]
 8003ece:	4854      	ldr	r0, [pc, #336]	; (8004020 <_printf_i+0x244>)
 8003ed0:	2f6f      	cmp	r7, #111	; 0x6f
 8003ed2:	bf0c      	ite	eq
 8003ed4:	2308      	moveq	r3, #8
 8003ed6:	230a      	movne	r3, #10
 8003ed8:	2100      	movs	r1, #0
 8003eda:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003ede:	6866      	ldr	r6, [r4, #4]
 8003ee0:	60a6      	str	r6, [r4, #8]
 8003ee2:	2e00      	cmp	r6, #0
 8003ee4:	bfa2      	ittt	ge
 8003ee6:	6821      	ldrge	r1, [r4, #0]
 8003ee8:	f021 0104 	bicge.w	r1, r1, #4
 8003eec:	6021      	strge	r1, [r4, #0]
 8003eee:	b90d      	cbnz	r5, 8003ef4 <_printf_i+0x118>
 8003ef0:	2e00      	cmp	r6, #0
 8003ef2:	d04d      	beq.n	8003f90 <_printf_i+0x1b4>
 8003ef4:	4616      	mov	r6, r2
 8003ef6:	fbb5 f1f3 	udiv	r1, r5, r3
 8003efa:	fb03 5711 	mls	r7, r3, r1, r5
 8003efe:	5dc7      	ldrb	r7, [r0, r7]
 8003f00:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003f04:	462f      	mov	r7, r5
 8003f06:	42bb      	cmp	r3, r7
 8003f08:	460d      	mov	r5, r1
 8003f0a:	d9f4      	bls.n	8003ef6 <_printf_i+0x11a>
 8003f0c:	2b08      	cmp	r3, #8
 8003f0e:	d10b      	bne.n	8003f28 <_printf_i+0x14c>
 8003f10:	6823      	ldr	r3, [r4, #0]
 8003f12:	07df      	lsls	r7, r3, #31
 8003f14:	d508      	bpl.n	8003f28 <_printf_i+0x14c>
 8003f16:	6923      	ldr	r3, [r4, #16]
 8003f18:	6861      	ldr	r1, [r4, #4]
 8003f1a:	4299      	cmp	r1, r3
 8003f1c:	bfde      	ittt	le
 8003f1e:	2330      	movle	r3, #48	; 0x30
 8003f20:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003f24:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003f28:	1b92      	subs	r2, r2, r6
 8003f2a:	6122      	str	r2, [r4, #16]
 8003f2c:	f8cd a000 	str.w	sl, [sp]
 8003f30:	464b      	mov	r3, r9
 8003f32:	aa03      	add	r2, sp, #12
 8003f34:	4621      	mov	r1, r4
 8003f36:	4640      	mov	r0, r8
 8003f38:	f7ff fee2 	bl	8003d00 <_printf_common>
 8003f3c:	3001      	adds	r0, #1
 8003f3e:	d14c      	bne.n	8003fda <_printf_i+0x1fe>
 8003f40:	f04f 30ff 	mov.w	r0, #4294967295
 8003f44:	b004      	add	sp, #16
 8003f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f4a:	4835      	ldr	r0, [pc, #212]	; (8004020 <_printf_i+0x244>)
 8003f4c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003f50:	6823      	ldr	r3, [r4, #0]
 8003f52:	680e      	ldr	r6, [r1, #0]
 8003f54:	061f      	lsls	r7, r3, #24
 8003f56:	f856 5b04 	ldr.w	r5, [r6], #4
 8003f5a:	600e      	str	r6, [r1, #0]
 8003f5c:	d514      	bpl.n	8003f88 <_printf_i+0x1ac>
 8003f5e:	07d9      	lsls	r1, r3, #31
 8003f60:	bf44      	itt	mi
 8003f62:	f043 0320 	orrmi.w	r3, r3, #32
 8003f66:	6023      	strmi	r3, [r4, #0]
 8003f68:	b91d      	cbnz	r5, 8003f72 <_printf_i+0x196>
 8003f6a:	6823      	ldr	r3, [r4, #0]
 8003f6c:	f023 0320 	bic.w	r3, r3, #32
 8003f70:	6023      	str	r3, [r4, #0]
 8003f72:	2310      	movs	r3, #16
 8003f74:	e7b0      	b.n	8003ed8 <_printf_i+0xfc>
 8003f76:	6823      	ldr	r3, [r4, #0]
 8003f78:	f043 0320 	orr.w	r3, r3, #32
 8003f7c:	6023      	str	r3, [r4, #0]
 8003f7e:	2378      	movs	r3, #120	; 0x78
 8003f80:	4828      	ldr	r0, [pc, #160]	; (8004024 <_printf_i+0x248>)
 8003f82:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003f86:	e7e3      	b.n	8003f50 <_printf_i+0x174>
 8003f88:	065e      	lsls	r6, r3, #25
 8003f8a:	bf48      	it	mi
 8003f8c:	b2ad      	uxthmi	r5, r5
 8003f8e:	e7e6      	b.n	8003f5e <_printf_i+0x182>
 8003f90:	4616      	mov	r6, r2
 8003f92:	e7bb      	b.n	8003f0c <_printf_i+0x130>
 8003f94:	680b      	ldr	r3, [r1, #0]
 8003f96:	6826      	ldr	r6, [r4, #0]
 8003f98:	6960      	ldr	r0, [r4, #20]
 8003f9a:	1d1d      	adds	r5, r3, #4
 8003f9c:	600d      	str	r5, [r1, #0]
 8003f9e:	0635      	lsls	r5, r6, #24
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	d501      	bpl.n	8003fa8 <_printf_i+0x1cc>
 8003fa4:	6018      	str	r0, [r3, #0]
 8003fa6:	e002      	b.n	8003fae <_printf_i+0x1d2>
 8003fa8:	0671      	lsls	r1, r6, #25
 8003faa:	d5fb      	bpl.n	8003fa4 <_printf_i+0x1c8>
 8003fac:	8018      	strh	r0, [r3, #0]
 8003fae:	2300      	movs	r3, #0
 8003fb0:	6123      	str	r3, [r4, #16]
 8003fb2:	4616      	mov	r6, r2
 8003fb4:	e7ba      	b.n	8003f2c <_printf_i+0x150>
 8003fb6:	680b      	ldr	r3, [r1, #0]
 8003fb8:	1d1a      	adds	r2, r3, #4
 8003fba:	600a      	str	r2, [r1, #0]
 8003fbc:	681e      	ldr	r6, [r3, #0]
 8003fbe:	6862      	ldr	r2, [r4, #4]
 8003fc0:	2100      	movs	r1, #0
 8003fc2:	4630      	mov	r0, r6
 8003fc4:	f7fc f90c 	bl	80001e0 <memchr>
 8003fc8:	b108      	cbz	r0, 8003fce <_printf_i+0x1f2>
 8003fca:	1b80      	subs	r0, r0, r6
 8003fcc:	6060      	str	r0, [r4, #4]
 8003fce:	6863      	ldr	r3, [r4, #4]
 8003fd0:	6123      	str	r3, [r4, #16]
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fd8:	e7a8      	b.n	8003f2c <_printf_i+0x150>
 8003fda:	6923      	ldr	r3, [r4, #16]
 8003fdc:	4632      	mov	r2, r6
 8003fde:	4649      	mov	r1, r9
 8003fe0:	4640      	mov	r0, r8
 8003fe2:	47d0      	blx	sl
 8003fe4:	3001      	adds	r0, #1
 8003fe6:	d0ab      	beq.n	8003f40 <_printf_i+0x164>
 8003fe8:	6823      	ldr	r3, [r4, #0]
 8003fea:	079b      	lsls	r3, r3, #30
 8003fec:	d413      	bmi.n	8004016 <_printf_i+0x23a>
 8003fee:	68e0      	ldr	r0, [r4, #12]
 8003ff0:	9b03      	ldr	r3, [sp, #12]
 8003ff2:	4298      	cmp	r0, r3
 8003ff4:	bfb8      	it	lt
 8003ff6:	4618      	movlt	r0, r3
 8003ff8:	e7a4      	b.n	8003f44 <_printf_i+0x168>
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	4632      	mov	r2, r6
 8003ffe:	4649      	mov	r1, r9
 8004000:	4640      	mov	r0, r8
 8004002:	47d0      	blx	sl
 8004004:	3001      	adds	r0, #1
 8004006:	d09b      	beq.n	8003f40 <_printf_i+0x164>
 8004008:	3501      	adds	r5, #1
 800400a:	68e3      	ldr	r3, [r4, #12]
 800400c:	9903      	ldr	r1, [sp, #12]
 800400e:	1a5b      	subs	r3, r3, r1
 8004010:	42ab      	cmp	r3, r5
 8004012:	dcf2      	bgt.n	8003ffa <_printf_i+0x21e>
 8004014:	e7eb      	b.n	8003fee <_printf_i+0x212>
 8004016:	2500      	movs	r5, #0
 8004018:	f104 0619 	add.w	r6, r4, #25
 800401c:	e7f5      	b.n	800400a <_printf_i+0x22e>
 800401e:	bf00      	nop
 8004020:	080044e5 	.word	0x080044e5
 8004024:	080044f6 	.word	0x080044f6

08004028 <_sbrk_r>:
 8004028:	b538      	push	{r3, r4, r5, lr}
 800402a:	4d06      	ldr	r5, [pc, #24]	; (8004044 <_sbrk_r+0x1c>)
 800402c:	2300      	movs	r3, #0
 800402e:	4604      	mov	r4, r0
 8004030:	4608      	mov	r0, r1
 8004032:	602b      	str	r3, [r5, #0]
 8004034:	f7fc ff22 	bl	8000e7c <_sbrk>
 8004038:	1c43      	adds	r3, r0, #1
 800403a:	d102      	bne.n	8004042 <_sbrk_r+0x1a>
 800403c:	682b      	ldr	r3, [r5, #0]
 800403e:	b103      	cbz	r3, 8004042 <_sbrk_r+0x1a>
 8004040:	6023      	str	r3, [r4, #0]
 8004042:	bd38      	pop	{r3, r4, r5, pc}
 8004044:	200001cc 	.word	0x200001cc

08004048 <__sread>:
 8004048:	b510      	push	{r4, lr}
 800404a:	460c      	mov	r4, r1
 800404c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004050:	f000 f9ae 	bl	80043b0 <_read_r>
 8004054:	2800      	cmp	r0, #0
 8004056:	bfab      	itete	ge
 8004058:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800405a:	89a3      	ldrhlt	r3, [r4, #12]
 800405c:	181b      	addge	r3, r3, r0
 800405e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004062:	bfac      	ite	ge
 8004064:	6563      	strge	r3, [r4, #84]	; 0x54
 8004066:	81a3      	strhlt	r3, [r4, #12]
 8004068:	bd10      	pop	{r4, pc}

0800406a <__swrite>:
 800406a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800406e:	461f      	mov	r7, r3
 8004070:	898b      	ldrh	r3, [r1, #12]
 8004072:	05db      	lsls	r3, r3, #23
 8004074:	4605      	mov	r5, r0
 8004076:	460c      	mov	r4, r1
 8004078:	4616      	mov	r6, r2
 800407a:	d505      	bpl.n	8004088 <__swrite+0x1e>
 800407c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004080:	2302      	movs	r3, #2
 8004082:	2200      	movs	r2, #0
 8004084:	f000 f928 	bl	80042d8 <_lseek_r>
 8004088:	89a3      	ldrh	r3, [r4, #12]
 800408a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800408e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004092:	81a3      	strh	r3, [r4, #12]
 8004094:	4632      	mov	r2, r6
 8004096:	463b      	mov	r3, r7
 8004098:	4628      	mov	r0, r5
 800409a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800409e:	f000 b869 	b.w	8004174 <_write_r>

080040a2 <__sseek>:
 80040a2:	b510      	push	{r4, lr}
 80040a4:	460c      	mov	r4, r1
 80040a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040aa:	f000 f915 	bl	80042d8 <_lseek_r>
 80040ae:	1c43      	adds	r3, r0, #1
 80040b0:	89a3      	ldrh	r3, [r4, #12]
 80040b2:	bf15      	itete	ne
 80040b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80040b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80040ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80040be:	81a3      	strheq	r3, [r4, #12]
 80040c0:	bf18      	it	ne
 80040c2:	81a3      	strhne	r3, [r4, #12]
 80040c4:	bd10      	pop	{r4, pc}

080040c6 <__sclose>:
 80040c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040ca:	f000 b8d3 	b.w	8004274 <_close_r>
	...

080040d0 <__swbuf_r>:
 80040d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040d2:	460e      	mov	r6, r1
 80040d4:	4614      	mov	r4, r2
 80040d6:	4605      	mov	r5, r0
 80040d8:	b118      	cbz	r0, 80040e2 <__swbuf_r+0x12>
 80040da:	6983      	ldr	r3, [r0, #24]
 80040dc:	b90b      	cbnz	r3, 80040e2 <__swbuf_r+0x12>
 80040de:	f7ff f9a3 	bl	8003428 <__sinit>
 80040e2:	4b21      	ldr	r3, [pc, #132]	; (8004168 <__swbuf_r+0x98>)
 80040e4:	429c      	cmp	r4, r3
 80040e6:	d12b      	bne.n	8004140 <__swbuf_r+0x70>
 80040e8:	686c      	ldr	r4, [r5, #4]
 80040ea:	69a3      	ldr	r3, [r4, #24]
 80040ec:	60a3      	str	r3, [r4, #8]
 80040ee:	89a3      	ldrh	r3, [r4, #12]
 80040f0:	071a      	lsls	r2, r3, #28
 80040f2:	d52f      	bpl.n	8004154 <__swbuf_r+0x84>
 80040f4:	6923      	ldr	r3, [r4, #16]
 80040f6:	b36b      	cbz	r3, 8004154 <__swbuf_r+0x84>
 80040f8:	6923      	ldr	r3, [r4, #16]
 80040fa:	6820      	ldr	r0, [r4, #0]
 80040fc:	1ac0      	subs	r0, r0, r3
 80040fe:	6963      	ldr	r3, [r4, #20]
 8004100:	b2f6      	uxtb	r6, r6
 8004102:	4283      	cmp	r3, r0
 8004104:	4637      	mov	r7, r6
 8004106:	dc04      	bgt.n	8004112 <__swbuf_r+0x42>
 8004108:	4621      	mov	r1, r4
 800410a:	4628      	mov	r0, r5
 800410c:	f7ff f8f8 	bl	8003300 <_fflush_r>
 8004110:	bb30      	cbnz	r0, 8004160 <__swbuf_r+0x90>
 8004112:	68a3      	ldr	r3, [r4, #8]
 8004114:	3b01      	subs	r3, #1
 8004116:	60a3      	str	r3, [r4, #8]
 8004118:	6823      	ldr	r3, [r4, #0]
 800411a:	1c5a      	adds	r2, r3, #1
 800411c:	6022      	str	r2, [r4, #0]
 800411e:	701e      	strb	r6, [r3, #0]
 8004120:	6963      	ldr	r3, [r4, #20]
 8004122:	3001      	adds	r0, #1
 8004124:	4283      	cmp	r3, r0
 8004126:	d004      	beq.n	8004132 <__swbuf_r+0x62>
 8004128:	89a3      	ldrh	r3, [r4, #12]
 800412a:	07db      	lsls	r3, r3, #31
 800412c:	d506      	bpl.n	800413c <__swbuf_r+0x6c>
 800412e:	2e0a      	cmp	r6, #10
 8004130:	d104      	bne.n	800413c <__swbuf_r+0x6c>
 8004132:	4621      	mov	r1, r4
 8004134:	4628      	mov	r0, r5
 8004136:	f7ff f8e3 	bl	8003300 <_fflush_r>
 800413a:	b988      	cbnz	r0, 8004160 <__swbuf_r+0x90>
 800413c:	4638      	mov	r0, r7
 800413e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004140:	4b0a      	ldr	r3, [pc, #40]	; (800416c <__swbuf_r+0x9c>)
 8004142:	429c      	cmp	r4, r3
 8004144:	d101      	bne.n	800414a <__swbuf_r+0x7a>
 8004146:	68ac      	ldr	r4, [r5, #8]
 8004148:	e7cf      	b.n	80040ea <__swbuf_r+0x1a>
 800414a:	4b09      	ldr	r3, [pc, #36]	; (8004170 <__swbuf_r+0xa0>)
 800414c:	429c      	cmp	r4, r3
 800414e:	bf08      	it	eq
 8004150:	68ec      	ldreq	r4, [r5, #12]
 8004152:	e7ca      	b.n	80040ea <__swbuf_r+0x1a>
 8004154:	4621      	mov	r1, r4
 8004156:	4628      	mov	r0, r5
 8004158:	f000 f81e 	bl	8004198 <__swsetup_r>
 800415c:	2800      	cmp	r0, #0
 800415e:	d0cb      	beq.n	80040f8 <__swbuf_r+0x28>
 8004160:	f04f 37ff 	mov.w	r7, #4294967295
 8004164:	e7ea      	b.n	800413c <__swbuf_r+0x6c>
 8004166:	bf00      	nop
 8004168:	08004494 	.word	0x08004494
 800416c:	080044b4 	.word	0x080044b4
 8004170:	08004474 	.word	0x08004474

08004174 <_write_r>:
 8004174:	b538      	push	{r3, r4, r5, lr}
 8004176:	4d07      	ldr	r5, [pc, #28]	; (8004194 <_write_r+0x20>)
 8004178:	4604      	mov	r4, r0
 800417a:	4608      	mov	r0, r1
 800417c:	4611      	mov	r1, r2
 800417e:	2200      	movs	r2, #0
 8004180:	602a      	str	r2, [r5, #0]
 8004182:	461a      	mov	r2, r3
 8004184:	f7fc fa26 	bl	80005d4 <_write>
 8004188:	1c43      	adds	r3, r0, #1
 800418a:	d102      	bne.n	8004192 <_write_r+0x1e>
 800418c:	682b      	ldr	r3, [r5, #0]
 800418e:	b103      	cbz	r3, 8004192 <_write_r+0x1e>
 8004190:	6023      	str	r3, [r4, #0]
 8004192:	bd38      	pop	{r3, r4, r5, pc}
 8004194:	200001cc 	.word	0x200001cc

08004198 <__swsetup_r>:
 8004198:	4b32      	ldr	r3, [pc, #200]	; (8004264 <__swsetup_r+0xcc>)
 800419a:	b570      	push	{r4, r5, r6, lr}
 800419c:	681d      	ldr	r5, [r3, #0]
 800419e:	4606      	mov	r6, r0
 80041a0:	460c      	mov	r4, r1
 80041a2:	b125      	cbz	r5, 80041ae <__swsetup_r+0x16>
 80041a4:	69ab      	ldr	r3, [r5, #24]
 80041a6:	b913      	cbnz	r3, 80041ae <__swsetup_r+0x16>
 80041a8:	4628      	mov	r0, r5
 80041aa:	f7ff f93d 	bl	8003428 <__sinit>
 80041ae:	4b2e      	ldr	r3, [pc, #184]	; (8004268 <__swsetup_r+0xd0>)
 80041b0:	429c      	cmp	r4, r3
 80041b2:	d10f      	bne.n	80041d4 <__swsetup_r+0x3c>
 80041b4:	686c      	ldr	r4, [r5, #4]
 80041b6:	89a3      	ldrh	r3, [r4, #12]
 80041b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80041bc:	0719      	lsls	r1, r3, #28
 80041be:	d42c      	bmi.n	800421a <__swsetup_r+0x82>
 80041c0:	06dd      	lsls	r5, r3, #27
 80041c2:	d411      	bmi.n	80041e8 <__swsetup_r+0x50>
 80041c4:	2309      	movs	r3, #9
 80041c6:	6033      	str	r3, [r6, #0]
 80041c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80041cc:	81a3      	strh	r3, [r4, #12]
 80041ce:	f04f 30ff 	mov.w	r0, #4294967295
 80041d2:	e03e      	b.n	8004252 <__swsetup_r+0xba>
 80041d4:	4b25      	ldr	r3, [pc, #148]	; (800426c <__swsetup_r+0xd4>)
 80041d6:	429c      	cmp	r4, r3
 80041d8:	d101      	bne.n	80041de <__swsetup_r+0x46>
 80041da:	68ac      	ldr	r4, [r5, #8]
 80041dc:	e7eb      	b.n	80041b6 <__swsetup_r+0x1e>
 80041de:	4b24      	ldr	r3, [pc, #144]	; (8004270 <__swsetup_r+0xd8>)
 80041e0:	429c      	cmp	r4, r3
 80041e2:	bf08      	it	eq
 80041e4:	68ec      	ldreq	r4, [r5, #12]
 80041e6:	e7e6      	b.n	80041b6 <__swsetup_r+0x1e>
 80041e8:	0758      	lsls	r0, r3, #29
 80041ea:	d512      	bpl.n	8004212 <__swsetup_r+0x7a>
 80041ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80041ee:	b141      	cbz	r1, 8004202 <__swsetup_r+0x6a>
 80041f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80041f4:	4299      	cmp	r1, r3
 80041f6:	d002      	beq.n	80041fe <__swsetup_r+0x66>
 80041f8:	4630      	mov	r0, r6
 80041fa:	f7ff fa21 	bl	8003640 <_free_r>
 80041fe:	2300      	movs	r3, #0
 8004200:	6363      	str	r3, [r4, #52]	; 0x34
 8004202:	89a3      	ldrh	r3, [r4, #12]
 8004204:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004208:	81a3      	strh	r3, [r4, #12]
 800420a:	2300      	movs	r3, #0
 800420c:	6063      	str	r3, [r4, #4]
 800420e:	6923      	ldr	r3, [r4, #16]
 8004210:	6023      	str	r3, [r4, #0]
 8004212:	89a3      	ldrh	r3, [r4, #12]
 8004214:	f043 0308 	orr.w	r3, r3, #8
 8004218:	81a3      	strh	r3, [r4, #12]
 800421a:	6923      	ldr	r3, [r4, #16]
 800421c:	b94b      	cbnz	r3, 8004232 <__swsetup_r+0x9a>
 800421e:	89a3      	ldrh	r3, [r4, #12]
 8004220:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004224:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004228:	d003      	beq.n	8004232 <__swsetup_r+0x9a>
 800422a:	4621      	mov	r1, r4
 800422c:	4630      	mov	r0, r6
 800422e:	f7ff f9bf 	bl	80035b0 <__smakebuf_r>
 8004232:	89a0      	ldrh	r0, [r4, #12]
 8004234:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004238:	f010 0301 	ands.w	r3, r0, #1
 800423c:	d00a      	beq.n	8004254 <__swsetup_r+0xbc>
 800423e:	2300      	movs	r3, #0
 8004240:	60a3      	str	r3, [r4, #8]
 8004242:	6963      	ldr	r3, [r4, #20]
 8004244:	425b      	negs	r3, r3
 8004246:	61a3      	str	r3, [r4, #24]
 8004248:	6923      	ldr	r3, [r4, #16]
 800424a:	b943      	cbnz	r3, 800425e <__swsetup_r+0xc6>
 800424c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004250:	d1ba      	bne.n	80041c8 <__swsetup_r+0x30>
 8004252:	bd70      	pop	{r4, r5, r6, pc}
 8004254:	0781      	lsls	r1, r0, #30
 8004256:	bf58      	it	pl
 8004258:	6963      	ldrpl	r3, [r4, #20]
 800425a:	60a3      	str	r3, [r4, #8]
 800425c:	e7f4      	b.n	8004248 <__swsetup_r+0xb0>
 800425e:	2000      	movs	r0, #0
 8004260:	e7f7      	b.n	8004252 <__swsetup_r+0xba>
 8004262:	bf00      	nop
 8004264:	20000010 	.word	0x20000010
 8004268:	08004494 	.word	0x08004494
 800426c:	080044b4 	.word	0x080044b4
 8004270:	08004474 	.word	0x08004474

08004274 <_close_r>:
 8004274:	b538      	push	{r3, r4, r5, lr}
 8004276:	4d06      	ldr	r5, [pc, #24]	; (8004290 <_close_r+0x1c>)
 8004278:	2300      	movs	r3, #0
 800427a:	4604      	mov	r4, r0
 800427c:	4608      	mov	r0, r1
 800427e:	602b      	str	r3, [r5, #0]
 8004280:	f7fc f9d4 	bl	800062c <_close>
 8004284:	1c43      	adds	r3, r0, #1
 8004286:	d102      	bne.n	800428e <_close_r+0x1a>
 8004288:	682b      	ldr	r3, [r5, #0]
 800428a:	b103      	cbz	r3, 800428e <_close_r+0x1a>
 800428c:	6023      	str	r3, [r4, #0]
 800428e:	bd38      	pop	{r3, r4, r5, pc}
 8004290:	200001cc 	.word	0x200001cc

08004294 <_fstat_r>:
 8004294:	b538      	push	{r3, r4, r5, lr}
 8004296:	4d07      	ldr	r5, [pc, #28]	; (80042b4 <_fstat_r+0x20>)
 8004298:	2300      	movs	r3, #0
 800429a:	4604      	mov	r4, r0
 800429c:	4608      	mov	r0, r1
 800429e:	4611      	mov	r1, r2
 80042a0:	602b      	str	r3, [r5, #0]
 80042a2:	f7fc fa13 	bl	80006cc <_fstat>
 80042a6:	1c43      	adds	r3, r0, #1
 80042a8:	d102      	bne.n	80042b0 <_fstat_r+0x1c>
 80042aa:	682b      	ldr	r3, [r5, #0]
 80042ac:	b103      	cbz	r3, 80042b0 <_fstat_r+0x1c>
 80042ae:	6023      	str	r3, [r4, #0]
 80042b0:	bd38      	pop	{r3, r4, r5, pc}
 80042b2:	bf00      	nop
 80042b4:	200001cc 	.word	0x200001cc

080042b8 <_isatty_r>:
 80042b8:	b538      	push	{r3, r4, r5, lr}
 80042ba:	4d06      	ldr	r5, [pc, #24]	; (80042d4 <_isatty_r+0x1c>)
 80042bc:	2300      	movs	r3, #0
 80042be:	4604      	mov	r4, r0
 80042c0:	4608      	mov	r0, r1
 80042c2:	602b      	str	r3, [r5, #0]
 80042c4:	f7fc f970 	bl	80005a8 <_isatty>
 80042c8:	1c43      	adds	r3, r0, #1
 80042ca:	d102      	bne.n	80042d2 <_isatty_r+0x1a>
 80042cc:	682b      	ldr	r3, [r5, #0]
 80042ce:	b103      	cbz	r3, 80042d2 <_isatty_r+0x1a>
 80042d0:	6023      	str	r3, [r4, #0]
 80042d2:	bd38      	pop	{r3, r4, r5, pc}
 80042d4:	200001cc 	.word	0x200001cc

080042d8 <_lseek_r>:
 80042d8:	b538      	push	{r3, r4, r5, lr}
 80042da:	4d07      	ldr	r5, [pc, #28]	; (80042f8 <_lseek_r+0x20>)
 80042dc:	4604      	mov	r4, r0
 80042de:	4608      	mov	r0, r1
 80042e0:	4611      	mov	r1, r2
 80042e2:	2200      	movs	r2, #0
 80042e4:	602a      	str	r2, [r5, #0]
 80042e6:	461a      	mov	r2, r3
 80042e8:	f7fc f9b7 	bl	800065a <_lseek>
 80042ec:	1c43      	adds	r3, r0, #1
 80042ee:	d102      	bne.n	80042f6 <_lseek_r+0x1e>
 80042f0:	682b      	ldr	r3, [r5, #0]
 80042f2:	b103      	cbz	r3, 80042f6 <_lseek_r+0x1e>
 80042f4:	6023      	str	r3, [r4, #0]
 80042f6:	bd38      	pop	{r3, r4, r5, pc}
 80042f8:	200001cc 	.word	0x200001cc

080042fc <memcpy>:
 80042fc:	440a      	add	r2, r1
 80042fe:	4291      	cmp	r1, r2
 8004300:	f100 33ff 	add.w	r3, r0, #4294967295
 8004304:	d100      	bne.n	8004308 <memcpy+0xc>
 8004306:	4770      	bx	lr
 8004308:	b510      	push	{r4, lr}
 800430a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800430e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004312:	4291      	cmp	r1, r2
 8004314:	d1f9      	bne.n	800430a <memcpy+0xe>
 8004316:	bd10      	pop	{r4, pc}

08004318 <memmove>:
 8004318:	4288      	cmp	r0, r1
 800431a:	b510      	push	{r4, lr}
 800431c:	eb01 0402 	add.w	r4, r1, r2
 8004320:	d902      	bls.n	8004328 <memmove+0x10>
 8004322:	4284      	cmp	r4, r0
 8004324:	4623      	mov	r3, r4
 8004326:	d807      	bhi.n	8004338 <memmove+0x20>
 8004328:	1e43      	subs	r3, r0, #1
 800432a:	42a1      	cmp	r1, r4
 800432c:	d008      	beq.n	8004340 <memmove+0x28>
 800432e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004332:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004336:	e7f8      	b.n	800432a <memmove+0x12>
 8004338:	4402      	add	r2, r0
 800433a:	4601      	mov	r1, r0
 800433c:	428a      	cmp	r2, r1
 800433e:	d100      	bne.n	8004342 <memmove+0x2a>
 8004340:	bd10      	pop	{r4, pc}
 8004342:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004346:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800434a:	e7f7      	b.n	800433c <memmove+0x24>

0800434c <__malloc_lock>:
 800434c:	4801      	ldr	r0, [pc, #4]	; (8004354 <__malloc_lock+0x8>)
 800434e:	f7ff b909 	b.w	8003564 <__retarget_lock_acquire_recursive>
 8004352:	bf00      	nop
 8004354:	200001c4 	.word	0x200001c4

08004358 <__malloc_unlock>:
 8004358:	4801      	ldr	r0, [pc, #4]	; (8004360 <__malloc_unlock+0x8>)
 800435a:	f7ff b904 	b.w	8003566 <__retarget_lock_release_recursive>
 800435e:	bf00      	nop
 8004360:	200001c4 	.word	0x200001c4

08004364 <_realloc_r>:
 8004364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004366:	4607      	mov	r7, r0
 8004368:	4614      	mov	r4, r2
 800436a:	460e      	mov	r6, r1
 800436c:	b921      	cbnz	r1, 8004378 <_realloc_r+0x14>
 800436e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004372:	4611      	mov	r1, r2
 8004374:	f7ff b9b4 	b.w	80036e0 <_malloc_r>
 8004378:	b922      	cbnz	r2, 8004384 <_realloc_r+0x20>
 800437a:	f7ff f961 	bl	8003640 <_free_r>
 800437e:	4625      	mov	r5, r4
 8004380:	4628      	mov	r0, r5
 8004382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004384:	f000 f826 	bl	80043d4 <_malloc_usable_size_r>
 8004388:	42a0      	cmp	r0, r4
 800438a:	d20f      	bcs.n	80043ac <_realloc_r+0x48>
 800438c:	4621      	mov	r1, r4
 800438e:	4638      	mov	r0, r7
 8004390:	f7ff f9a6 	bl	80036e0 <_malloc_r>
 8004394:	4605      	mov	r5, r0
 8004396:	2800      	cmp	r0, #0
 8004398:	d0f2      	beq.n	8004380 <_realloc_r+0x1c>
 800439a:	4631      	mov	r1, r6
 800439c:	4622      	mov	r2, r4
 800439e:	f7ff ffad 	bl	80042fc <memcpy>
 80043a2:	4631      	mov	r1, r6
 80043a4:	4638      	mov	r0, r7
 80043a6:	f7ff f94b 	bl	8003640 <_free_r>
 80043aa:	e7e9      	b.n	8004380 <_realloc_r+0x1c>
 80043ac:	4635      	mov	r5, r6
 80043ae:	e7e7      	b.n	8004380 <_realloc_r+0x1c>

080043b0 <_read_r>:
 80043b0:	b538      	push	{r3, r4, r5, lr}
 80043b2:	4d07      	ldr	r5, [pc, #28]	; (80043d0 <_read_r+0x20>)
 80043b4:	4604      	mov	r4, r0
 80043b6:	4608      	mov	r0, r1
 80043b8:	4611      	mov	r1, r2
 80043ba:	2200      	movs	r2, #0
 80043bc:	602a      	str	r2, [r5, #0]
 80043be:	461a      	mov	r2, r3
 80043c0:	f7fc f95c 	bl	800067c <_read>
 80043c4:	1c43      	adds	r3, r0, #1
 80043c6:	d102      	bne.n	80043ce <_read_r+0x1e>
 80043c8:	682b      	ldr	r3, [r5, #0]
 80043ca:	b103      	cbz	r3, 80043ce <_read_r+0x1e>
 80043cc:	6023      	str	r3, [r4, #0]
 80043ce:	bd38      	pop	{r3, r4, r5, pc}
 80043d0:	200001cc 	.word	0x200001cc

080043d4 <_malloc_usable_size_r>:
 80043d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043d8:	1f18      	subs	r0, r3, #4
 80043da:	2b00      	cmp	r3, #0
 80043dc:	bfbc      	itt	lt
 80043de:	580b      	ldrlt	r3, [r1, r0]
 80043e0:	18c0      	addlt	r0, r0, r3
 80043e2:	4770      	bx	lr

080043e4 <_init>:
 80043e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043e6:	bf00      	nop
 80043e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043ea:	bc08      	pop	{r3}
 80043ec:	469e      	mov	lr, r3
 80043ee:	4770      	bx	lr

080043f0 <_fini>:
 80043f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043f2:	bf00      	nop
 80043f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043f6:	bc08      	pop	{r3}
 80043f8:	469e      	mov	lr, r3
 80043fa:	4770      	bx	lr
