

================================================================
== Vitis HLS Report for 'aes_expandEncKey_1'
================================================================
* Date:           Sun Aug 28 19:08:15 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        aes_hls_project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.214 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       63|       63|  0.630 us|  0.630 us|   64|   64|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 64, depth = 64


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 64
* Pipeline : 1
  Pipeline-0 : II = 64, D = 64, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.19>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%k_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %k"   --->   Operation 65 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.87ns)   --->   "%add_ln157 = add i7 %k_read, i7 29" [aes/aes.c:157]   --->   Operation 66 'add' 'add_ln157' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i7 %add_ln157" [aes/aes.c:157]   --->   Operation 67 'zext' 'zext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ctx_addr = getelementptr i8 %ctx, i64 0, i64 %zext_ln157_1" [aes/aes.c:157]   --->   Operation 68 'getelementptr' 'ctx_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (2.32ns)   --->   "%ctx_load = load i7 %ctx_addr" [aes/aes.c:157]   --->   Operation 69 'load' 'ctx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 70 [1/2] (2.32ns)   --->   "%ctx_load = load i7 %ctx_addr" [aes/aes.c:157]   --->   Operation 70 'load' 'ctx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i8 %ctx_load" [aes/aes.c:157]   --->   Operation 71 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr i8 %sbox, i64 0, i64 %zext_ln157" [aes/aes.c:157]   --->   Operation 72 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%sbox_load = load i8 %sbox_addr" [aes/aes.c:157]   --->   Operation 73 'load' 'sbox_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 74 [1/1] (1.87ns)   --->   "%add_ln158 = add i7 %k_read, i7 30" [aes/aes.c:158]   --->   Operation 74 'add' 'add_ln158' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln158_1 = zext i7 %add_ln158" [aes/aes.c:158]   --->   Operation 75 'zext' 'zext_ln158_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%ctx_addr_2 = getelementptr i8 %ctx, i64 0, i64 %zext_ln158_1" [aes/aes.c:158]   --->   Operation 76 'getelementptr' 'ctx_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (2.32ns)   --->   "%ctx_load_2 = load i7 %ctx_addr_2" [aes/aes.c:158]   --->   Operation 77 'load' 'ctx_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 78 [1/2] (3.25ns)   --->   "%sbox_load = load i8 %sbox_addr" [aes/aes.c:157]   --->   Operation 78 'load' 'sbox_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 79 [1/2] (2.32ns)   --->   "%ctx_load_2 = load i7 %ctx_addr_2" [aes/aes.c:158]   --->   Operation 79 'load' 'ctx_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i8 %ctx_load_2" [aes/aes.c:158]   --->   Operation 80 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sbox_addr_1 = getelementptr i8 %sbox, i64 0, i64 %zext_ln158" [aes/aes.c:158]   --->   Operation 81 'getelementptr' 'sbox_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (3.25ns)   --->   "%sbox_load_1 = load i8 %sbox_addr_1" [aes/aes.c:158]   --->   Operation 82 'load' 'sbox_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 83 [1/1] (1.87ns)   --->   "%add_ln159 = add i7 %k_read, i7 31" [aes/aes.c:159]   --->   Operation 83 'add' 'add_ln159' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln159_1 = zext i7 %add_ln159" [aes/aes.c:159]   --->   Operation 84 'zext' 'zext_ln159_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%ctx_addr_4 = getelementptr i8 %ctx, i64 0, i64 %zext_ln159_1" [aes/aes.c:159]   --->   Operation 85 'getelementptr' 'ctx_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (2.32ns)   --->   "%ctx_load_4 = load i7 %ctx_addr_4" [aes/aes.c:159]   --->   Operation 86 'load' 'ctx_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 87 [1/2] (3.25ns)   --->   "%sbox_load_1 = load i8 %sbox_addr_1" [aes/aes.c:158]   --->   Operation 87 'load' 'sbox_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 88 [1/2] (2.32ns)   --->   "%ctx_load_4 = load i7 %ctx_addr_4" [aes/aes.c:159]   --->   Operation 88 'load' 'ctx_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i8 %ctx_load_4" [aes/aes.c:159]   --->   Operation 89 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%sbox_addr_2 = getelementptr i8 %sbox, i64 0, i64 %zext_ln159" [aes/aes.c:159]   --->   Operation 90 'getelementptr' 'sbox_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [2/2] (3.25ns)   --->   "%sbox_load_2 = load i8 %sbox_addr_2" [aes/aes.c:159]   --->   Operation 91 'load' 'sbox_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 92 [1/1] (1.87ns)   --->   "%add_ln160 = add i7 %k_read, i7 28" [aes/aes.c:160]   --->   Operation 92 'add' 'add_ln160' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln160_1 = zext i7 %add_ln160" [aes/aes.c:160]   --->   Operation 93 'zext' 'zext_ln160_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%ctx_addr_6 = getelementptr i8 %ctx, i64 0, i64 %zext_ln160_1" [aes/aes.c:160]   --->   Operation 94 'getelementptr' 'ctx_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [2/2] (2.32ns)   --->   "%ctx_load_6 = load i7 %ctx_addr_6" [aes/aes.c:160]   --->   Operation 95 'load' 'ctx_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%k_cast = zext i7 %k_read"   --->   Operation 96 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%ctx_addr_1 = getelementptr i8 %ctx, i64 0, i64 %k_cast" [aes/aes.c:157]   --->   Operation 97 'getelementptr' 'ctx_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (2.32ns)   --->   "%ctx_load_1 = load i7 %ctx_addr_1" [aes/aes.c:157]   --->   Operation 98 'load' 'ctx_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_5 : Operation 99 [1/2] (3.25ns)   --->   "%sbox_load_2 = load i8 %sbox_addr_2" [aes/aes.c:159]   --->   Operation 99 'load' 'sbox_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 100 [1/2] (2.32ns)   --->   "%ctx_load_6 = load i7 %ctx_addr_6" [aes/aes.c:160]   --->   Operation 100 'load' 'ctx_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i8 %ctx_load_6" [aes/aes.c:160]   --->   Operation 101 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%sbox_addr_3 = getelementptr i8 %sbox, i64 0, i64 %zext_ln160" [aes/aes.c:160]   --->   Operation 102 'getelementptr' 'sbox_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [2/2] (3.25ns)   --->   "%sbox_load_3 = load i8 %sbox_addr_3" [aes/aes.c:160]   --->   Operation 103 'load' 'sbox_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 4.19>
ST_6 : Operation 104 [1/2] (2.32ns)   --->   "%ctx_load_1 = load i7 %ctx_addr_1" [aes/aes.c:157]   --->   Operation 104 'load' 'ctx_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_6 : Operation 105 [1/1] (1.87ns)   --->   "%add_ln158_1 = add i7 %k_read, i7 1" [aes/aes.c:158]   --->   Operation 105 'add' 'add_ln158_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln158_2 = zext i7 %add_ln158_1" [aes/aes.c:158]   --->   Operation 106 'zext' 'zext_ln158_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%ctx_addr_3 = getelementptr i8 %ctx, i64 0, i64 %zext_ln158_2" [aes/aes.c:158]   --->   Operation 107 'getelementptr' 'ctx_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [2/2] (2.32ns)   --->   "%ctx_load_3 = load i7 %ctx_addr_3" [aes/aes.c:158]   --->   Operation 108 'load' 'ctx_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_6 : Operation 109 [1/2] (3.25ns)   --->   "%sbox_load_3 = load i8 %sbox_addr_3" [aes/aes.c:160]   --->   Operation 109 'load' 'sbox_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 7 <SV = 6> <Delay = 4.19>
ST_7 : Operation 110 [1/2] (2.32ns)   --->   "%ctx_load_3 = load i7 %ctx_addr_3" [aes/aes.c:158]   --->   Operation 110 'load' 'ctx_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_7 : Operation 111 [1/1] (0.99ns)   --->   "%xor_ln158 = xor i8 %ctx_load_3, i8 %sbox_load_1" [aes/aes.c:158]   --->   Operation 111 'xor' 'xor_ln158' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (1.87ns)   --->   "%add_ln159_1 = add i7 %k_read, i7 2" [aes/aes.c:159]   --->   Operation 112 'add' 'add_ln159_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln159_2 = zext i7 %add_ln159_1" [aes/aes.c:159]   --->   Operation 113 'zext' 'zext_ln159_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%ctx_addr_5 = getelementptr i8 %ctx, i64 0, i64 %zext_ln159_2" [aes/aes.c:159]   --->   Operation 114 'getelementptr' 'ctx_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [2/2] (2.32ns)   --->   "%ctx_load_5 = load i7 %ctx_addr_5" [aes/aes.c:159]   --->   Operation 115 'load' 'ctx_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 8 <SV = 7> <Delay = 4.19>
ST_8 : Operation 116 [1/2] (2.32ns)   --->   "%ctx_load_5 = load i7 %ctx_addr_5" [aes/aes.c:159]   --->   Operation 116 'load' 'ctx_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_8 : Operation 117 [1/1] (0.99ns)   --->   "%xor_ln159 = xor i8 %ctx_load_5, i8 %sbox_load_2" [aes/aes.c:159]   --->   Operation 117 'xor' 'xor_ln159' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (1.87ns)   --->   "%add_ln160_1 = add i7 %k_read, i7 3" [aes/aes.c:160]   --->   Operation 118 'add' 'add_ln160_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln160_2 = zext i7 %add_ln160_1" [aes/aes.c:160]   --->   Operation 119 'zext' 'zext_ln160_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%ctx_addr_7 = getelementptr i8 %ctx, i64 0, i64 %zext_ln160_2" [aes/aes.c:160]   --->   Operation 120 'getelementptr' 'ctx_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [2/2] (2.32ns)   --->   "%ctx_load_7 = load i7 %ctx_addr_7" [aes/aes.c:160]   --->   Operation 121 'load' 'ctx_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 9 <SV = 8> <Delay = 4.19>
ST_9 : Operation 122 [1/2] (2.32ns)   --->   "%ctx_load_7 = load i7 %ctx_addr_7" [aes/aes.c:160]   --->   Operation 122 'load' 'ctx_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_9 : Operation 123 [1/1] (0.99ns)   --->   "%xor_ln160 = xor i8 %ctx_load_7, i8 %sbox_load_3" [aes/aes.c:160]   --->   Operation 123 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (1.87ns)   --->   "%add_ln163 = add i7 %k_read, i7 4" [aes/aes.c:163]   --->   Operation 124 'add' 'add_ln163' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i7 %add_ln163" [aes/aes.c:163]   --->   Operation 125 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%ctx_addr_8 = getelementptr i8 %ctx, i64 0, i64 %zext_ln163" [aes/aes.c:163]   --->   Operation 126 'getelementptr' 'ctx_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [2/2] (2.32ns)   --->   "%ctx_load_8 = load i7 %ctx_addr_8" [aes/aes.c:163]   --->   Operation 127 'load' 'ctx_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 10 <SV = 9> <Delay = 4.19>
ST_10 : Operation 128 [1/2] (2.32ns)   --->   "%ctx_load_8 = load i7 %ctx_addr_8" [aes/aes.c:163]   --->   Operation 128 'load' 'ctx_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_10 : Operation 129 [1/1] (1.87ns)   --->   "%add_ln163_1 = add i7 %k_read, i7 5" [aes/aes.c:163]   --->   Operation 129 'add' 'add_ln163_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln163_1 = zext i7 %add_ln163_1" [aes/aes.c:163]   --->   Operation 130 'zext' 'zext_ln163_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%ctx_addr_9 = getelementptr i8 %ctx, i64 0, i64 %zext_ln163_1" [aes/aes.c:163]   --->   Operation 131 'getelementptr' 'ctx_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [2/2] (2.32ns)   --->   "%ctx_load_9 = load i7 %ctx_addr_9" [aes/aes.c:163]   --->   Operation 132 'load' 'ctx_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 11 <SV = 10> <Delay = 4.19>
ST_11 : Operation 133 [1/2] (2.32ns)   --->   "%ctx_load_9 = load i7 %ctx_addr_9" [aes/aes.c:163]   --->   Operation 133 'load' 'ctx_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_11 : Operation 134 [1/1] (1.87ns)   --->   "%add_ln164 = add i7 %k_read, i7 6" [aes/aes.c:164]   --->   Operation 134 'add' 'add_ln164' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i7 %add_ln164" [aes/aes.c:164]   --->   Operation 135 'zext' 'zext_ln164' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%ctx_addr_10 = getelementptr i8 %ctx, i64 0, i64 %zext_ln164" [aes/aes.c:164]   --->   Operation 136 'getelementptr' 'ctx_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [2/2] (2.32ns)   --->   "%ctx_load_10 = load i7 %ctx_addr_10" [aes/aes.c:164]   --->   Operation 137 'load' 'ctx_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 12 <SV = 11> <Delay = 4.19>
ST_12 : Operation 138 [1/2] (2.32ns)   --->   "%ctx_load_10 = load i7 %ctx_addr_10" [aes/aes.c:164]   --->   Operation 138 'load' 'ctx_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_12 : Operation 139 [1/1] (1.87ns)   --->   "%add_ln164_1 = add i7 %k_read, i7 7" [aes/aes.c:164]   --->   Operation 139 'add' 'add_ln164_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i7 %add_ln164_1" [aes/aes.c:164]   --->   Operation 140 'zext' 'zext_ln164_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%ctx_addr_11 = getelementptr i8 %ctx, i64 0, i64 %zext_ln164_1" [aes/aes.c:164]   --->   Operation 141 'getelementptr' 'ctx_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [2/2] (2.32ns)   --->   "%ctx_load_11 = load i7 %ctx_addr_11" [aes/aes.c:164]   --->   Operation 142 'load' 'ctx_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 13 <SV = 12> <Delay = 4.19>
ST_13 : Operation 143 [1/2] (2.32ns)   --->   "%ctx_load_11 = load i7 %ctx_addr_11" [aes/aes.c:164]   --->   Operation 143 'load' 'ctx_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_13 : Operation 144 [1/1] (1.87ns)   --->   "%add_ln163_2 = add i7 %k_read, i7 8" [aes/aes.c:163]   --->   Operation 144 'add' 'add_ln163_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln163_2 = zext i7 %add_ln163_2" [aes/aes.c:163]   --->   Operation 145 'zext' 'zext_ln163_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%ctx_addr_12 = getelementptr i8 %ctx, i64 0, i64 %zext_ln163_2" [aes/aes.c:163]   --->   Operation 146 'getelementptr' 'ctx_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [2/2] (2.32ns)   --->   "%ctx_load_12 = load i7 %ctx_addr_12" [aes/aes.c:163]   --->   Operation 147 'load' 'ctx_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 14 <SV = 13> <Delay = 4.19>
ST_14 : Operation 148 [1/2] (2.32ns)   --->   "%ctx_load_12 = load i7 %ctx_addr_12" [aes/aes.c:163]   --->   Operation 148 'load' 'ctx_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_14 : Operation 149 [1/1] (1.87ns)   --->   "%add_ln163_3 = add i7 %k_read, i7 9" [aes/aes.c:163]   --->   Operation 149 'add' 'add_ln163_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln163_3 = zext i7 %add_ln163_3" [aes/aes.c:163]   --->   Operation 150 'zext' 'zext_ln163_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%ctx_addr_13 = getelementptr i8 %ctx, i64 0, i64 %zext_ln163_3" [aes/aes.c:163]   --->   Operation 151 'getelementptr' 'ctx_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [2/2] (2.32ns)   --->   "%ctx_load_13 = load i7 %ctx_addr_13" [aes/aes.c:163]   --->   Operation 152 'load' 'ctx_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 15 <SV = 14> <Delay = 4.19>
ST_15 : Operation 153 [1/2] (2.32ns)   --->   "%ctx_load_13 = load i7 %ctx_addr_13" [aes/aes.c:163]   --->   Operation 153 'load' 'ctx_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_15 : Operation 154 [1/1] (1.87ns)   --->   "%add_ln164_2 = add i7 %k_read, i7 10" [aes/aes.c:164]   --->   Operation 154 'add' 'add_ln164_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln164_2 = zext i7 %add_ln164_2" [aes/aes.c:164]   --->   Operation 155 'zext' 'zext_ln164_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%ctx_addr_14 = getelementptr i8 %ctx, i64 0, i64 %zext_ln164_2" [aes/aes.c:164]   --->   Operation 156 'getelementptr' 'ctx_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [2/2] (2.32ns)   --->   "%ctx_load_14 = load i7 %ctx_addr_14" [aes/aes.c:164]   --->   Operation 157 'load' 'ctx_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 16 <SV = 15> <Delay = 4.19>
ST_16 : Operation 158 [1/2] (2.32ns)   --->   "%ctx_load_14 = load i7 %ctx_addr_14" [aes/aes.c:164]   --->   Operation 158 'load' 'ctx_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_16 : Operation 159 [1/1] (1.87ns)   --->   "%add_ln164_3 = add i7 %k_read, i7 11" [aes/aes.c:164]   --->   Operation 159 'add' 'add_ln164_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln164_3 = zext i7 %add_ln164_3" [aes/aes.c:164]   --->   Operation 160 'zext' 'zext_ln164_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%ctx_addr_15 = getelementptr i8 %ctx, i64 0, i64 %zext_ln164_3" [aes/aes.c:164]   --->   Operation 161 'getelementptr' 'ctx_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [2/2] (2.32ns)   --->   "%ctx_load_15 = load i7 %ctx_addr_15" [aes/aes.c:164]   --->   Operation 162 'load' 'ctx_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 17 <SV = 16> <Delay = 4.19>
ST_17 : Operation 163 [1/2] (2.32ns)   --->   "%ctx_load_15 = load i7 %ctx_addr_15" [aes/aes.c:164]   --->   Operation 163 'load' 'ctx_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_17 : Operation 164 [1/1] (1.87ns)   --->   "%add_ln163_4 = add i7 %k_read, i7 12" [aes/aes.c:163]   --->   Operation 164 'add' 'add_ln163_4' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln163_4 = zext i7 %add_ln163_4" [aes/aes.c:163]   --->   Operation 165 'zext' 'zext_ln163_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%ctx_addr_16 = getelementptr i8 %ctx, i64 0, i64 %zext_ln163_4" [aes/aes.c:163]   --->   Operation 166 'getelementptr' 'ctx_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [2/2] (2.32ns)   --->   "%ctx_load_16 = load i7 %ctx_addr_16" [aes/aes.c:163]   --->   Operation 167 'load' 'ctx_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 18 <SV = 17> <Delay = 7.21>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%rc_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rc_read"   --->   Operation 168 'read' 'rc_read_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln157_1)   --->   "%xor_ln157 = xor i8 %ctx_load_1, i8 %rc_read_1" [aes/aes.c:157]   --->   Operation 169 'xor' 'xor_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 170 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln157_1 = xor i8 %xor_ln157, i8 %sbox_load" [aes/aes.c:157]   --->   Operation 170 'xor' 'xor_ln157_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln161)   --->   "%shl_ln161 = shl i8 %rc_read_1, i8 1" [aes/aes.c:161]   --->   Operation 171 'shl' 'shl_ln161' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln161)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %rc_read_1, i32 7" [aes/aes.c:161]   --->   Operation 172 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln161)   --->   "%select_ln161 = select i1 %tmp, i8 27, i8 0" [aes/aes.c:161]   --->   Operation 173 'select' 'select_ln161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 174 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln161 = xor i8 %select_ln161, i8 %shl_ln161" [aes/aes.c:161]   --->   Operation 174 'xor' 'xor_ln161' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 175 [1/1] (0.99ns)   --->   "%xor_ln163 = xor i8 %ctx_load_8, i8 %xor_ln157_1" [aes/aes.c:163]   --->   Operation 175 'xor' 'xor_ln163' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 176 [1/1] (0.99ns)   --->   "%xor_ln163_3 = xor i8 %ctx_load_12, i8 %xor_ln163" [aes/aes.c:163]   --->   Operation 176 'xor' 'xor_ln163_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 177 [1/2] (2.32ns)   --->   "%ctx_load_16 = load i7 %ctx_addr_16" [aes/aes.c:163]   --->   Operation 177 'load' 'ctx_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_18 : Operation 178 [1/1] (0.99ns)   --->   "%xor_ln163_2 = xor i8 %ctx_load_16, i8 %xor_ln163_3" [aes/aes.c:163]   --->   Operation 178 'xor' 'xor_ln163_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 179 [1/1] (1.87ns)   --->   "%add_ln163_5 = add i7 %k_read, i7 13" [aes/aes.c:163]   --->   Operation 179 'add' 'add_ln163_5' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln163_5 = zext i7 %add_ln163_5" [aes/aes.c:163]   --->   Operation 180 'zext' 'zext_ln163_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%ctx_addr_18 = getelementptr i8 %ctx, i64 0, i64 %zext_ln163_5" [aes/aes.c:163]   --->   Operation 181 'getelementptr' 'ctx_addr_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [2/2] (2.32ns)   --->   "%ctx_load_18 = load i7 %ctx_addr_18" [aes/aes.c:163]   --->   Operation 182 'load' 'ctx_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i8 %xor_ln163_2" [aes/aes.c:165]   --->   Operation 183 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%sbox_addr_4 = getelementptr i8 %sbox, i64 0, i64 %zext_ln165" [aes/aes.c:165]   --->   Operation 184 'getelementptr' 'sbox_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 185 [2/2] (3.25ns)   --->   "%sbox_load_4 = load i8 %sbox_addr_4" [aes/aes.c:165]   --->   Operation 185 'load' 'sbox_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 19 <SV = 18> <Delay = 6.56>
ST_19 : Operation 186 [1/1] (0.99ns)   --->   "%xor_ln163_1 = xor i8 %ctx_load_9, i8 %xor_ln158" [aes/aes.c:163]   --->   Operation 186 'xor' 'xor_ln163_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 187 [1/1] (0.99ns)   --->   "%xor_ln163_4 = xor i8 %ctx_load_13, i8 %xor_ln163_1" [aes/aes.c:163]   --->   Operation 187 'xor' 'xor_ln163_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 188 [1/2] (2.32ns)   --->   "%ctx_load_18 = load i7 %ctx_addr_18" [aes/aes.c:163]   --->   Operation 188 'load' 'ctx_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_19 : Operation 189 [1/1] (0.99ns)   --->   "%xor_ln163_5 = xor i8 %ctx_load_18, i8 %xor_ln163_4" [aes/aes.c:163]   --->   Operation 189 'xor' 'xor_ln163_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (1.87ns)   --->   "%add_ln164_4 = add i7 %k_read, i7 14" [aes/aes.c:164]   --->   Operation 190 'add' 'add_ln164_4' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln164_4 = zext i7 %add_ln164_4" [aes/aes.c:164]   --->   Operation 191 'zext' 'zext_ln164_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "%ctx_addr_20 = getelementptr i8 %ctx, i64 0, i64 %zext_ln164_4" [aes/aes.c:164]   --->   Operation 192 'getelementptr' 'ctx_addr_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 193 [2/2] (2.32ns)   --->   "%ctx_load_20 = load i7 %ctx_addr_20" [aes/aes.c:164]   --->   Operation 193 'load' 'ctx_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_19 : Operation 194 [1/2] (3.25ns)   --->   "%sbox_load_4 = load i8 %sbox_addr_4" [aes/aes.c:165]   --->   Operation 194 'load' 'sbox_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i8 %xor_ln163_5" [aes/aes.c:166]   --->   Operation 195 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "%sbox_addr_5 = getelementptr i8 %sbox, i64 0, i64 %zext_ln166" [aes/aes.c:166]   --->   Operation 196 'getelementptr' 'sbox_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 197 [2/2] (3.25ns)   --->   "%sbox_load_5 = load i8 %sbox_addr_5" [aes/aes.c:166]   --->   Operation 197 'load' 'sbox_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 20 <SV = 19> <Delay = 6.56>
ST_20 : Operation 198 [1/1] (0.99ns)   --->   "%xor_ln164 = xor i8 %ctx_load_10, i8 %xor_ln159" [aes/aes.c:164]   --->   Operation 198 'xor' 'xor_ln164' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 199 [1/1] (0.99ns)   --->   "%xor_ln164_3 = xor i8 %ctx_load_14, i8 %xor_ln164" [aes/aes.c:164]   --->   Operation 199 'xor' 'xor_ln164_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 200 [1/2] (2.32ns)   --->   "%ctx_load_20 = load i7 %ctx_addr_20" [aes/aes.c:164]   --->   Operation 200 'load' 'ctx_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_20 : Operation 201 [1/1] (0.99ns)   --->   "%xor_ln164_2 = xor i8 %ctx_load_20, i8 %xor_ln164_3" [aes/aes.c:164]   --->   Operation 201 'xor' 'xor_ln164_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 202 [1/1] (1.87ns)   --->   "%add_ln164_5 = add i7 %k_read, i7 15" [aes/aes.c:164]   --->   Operation 202 'add' 'add_ln164_5' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln164_5 = zext i7 %add_ln164_5" [aes/aes.c:164]   --->   Operation 203 'zext' 'zext_ln164_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%ctx_addr_22 = getelementptr i8 %ctx, i64 0, i64 %zext_ln164_5" [aes/aes.c:164]   --->   Operation 204 'getelementptr' 'ctx_addr_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 205 [2/2] (2.32ns)   --->   "%ctx_load_22 = load i7 %ctx_addr_22" [aes/aes.c:164]   --->   Operation 205 'load' 'ctx_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_20 : Operation 206 [1/2] (3.25ns)   --->   "%sbox_load_5 = load i8 %sbox_addr_5" [aes/aes.c:166]   --->   Operation 206 'load' 'sbox_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i8 %xor_ln164_2" [aes/aes.c:167]   --->   Operation 207 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 208 [1/1] (0.00ns)   --->   "%sbox_addr_6 = getelementptr i8 %sbox, i64 0, i64 %zext_ln167" [aes/aes.c:167]   --->   Operation 208 'getelementptr' 'sbox_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 209 [2/2] (3.25ns)   --->   "%sbox_load_6 = load i8 %sbox_addr_6" [aes/aes.c:167]   --->   Operation 209 'load' 'sbox_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 21 <SV = 20> <Delay = 6.56>
ST_21 : Operation 210 [1/1] (0.99ns)   --->   "%xor_ln164_1 = xor i8 %ctx_load_11, i8 %xor_ln160" [aes/aes.c:164]   --->   Operation 210 'xor' 'xor_ln164_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 211 [1/1] (0.99ns)   --->   "%xor_ln164_4 = xor i8 %ctx_load_15, i8 %xor_ln164_1" [aes/aes.c:164]   --->   Operation 211 'xor' 'xor_ln164_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 212 [1/2] (2.32ns)   --->   "%ctx_load_22 = load i7 %ctx_addr_22" [aes/aes.c:164]   --->   Operation 212 'load' 'ctx_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_21 : Operation 213 [1/1] (0.99ns)   --->   "%xor_ln164_5 = xor i8 %ctx_load_22, i8 %xor_ln164_4" [aes/aes.c:164]   --->   Operation 213 'xor' 'xor_ln164_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 214 [1/1] (1.87ns)   --->   "%add_ln165 = add i7 %k_read, i7 16" [aes/aes.c:165]   --->   Operation 214 'add' 'add_ln165' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln165_1 = zext i7 %add_ln165" [aes/aes.c:165]   --->   Operation 215 'zext' 'zext_ln165_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%ctx_addr_17 = getelementptr i8 %ctx, i64 0, i64 %zext_ln165_1" [aes/aes.c:165]   --->   Operation 216 'getelementptr' 'ctx_addr_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 217 [2/2] (2.32ns)   --->   "%ctx_load_17 = load i7 %ctx_addr_17" [aes/aes.c:165]   --->   Operation 217 'load' 'ctx_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_21 : Operation 218 [1/2] (3.25ns)   --->   "%sbox_load_6 = load i8 %sbox_addr_6" [aes/aes.c:167]   --->   Operation 218 'load' 'sbox_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i8 %xor_ln164_5" [aes/aes.c:168]   --->   Operation 219 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%sbox_addr_7 = getelementptr i8 %sbox, i64 0, i64 %zext_ln168" [aes/aes.c:168]   --->   Operation 220 'getelementptr' 'sbox_addr_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 221 [2/2] (3.25ns)   --->   "%sbox_load_7 = load i8 %sbox_addr_7" [aes/aes.c:168]   --->   Operation 221 'load' 'sbox_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 22 <SV = 21> <Delay = 4.19>
ST_22 : Operation 222 [1/2] (2.32ns)   --->   "%ctx_load_17 = load i7 %ctx_addr_17" [aes/aes.c:165]   --->   Operation 222 'load' 'ctx_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_22 : Operation 223 [1/1] (0.99ns)   --->   "%xor_ln165 = xor i8 %ctx_load_17, i8 %sbox_load_4" [aes/aes.c:165]   --->   Operation 223 'xor' 'xor_ln165' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 224 [1/1] (1.87ns)   --->   "%add_ln166 = add i7 %k_read, i7 17" [aes/aes.c:166]   --->   Operation 224 'add' 'add_ln166' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i7 %add_ln166" [aes/aes.c:166]   --->   Operation 225 'zext' 'zext_ln166_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%ctx_addr_19 = getelementptr i8 %ctx, i64 0, i64 %zext_ln166_1" [aes/aes.c:166]   --->   Operation 226 'getelementptr' 'ctx_addr_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 227 [2/2] (2.32ns)   --->   "%ctx_load_19 = load i7 %ctx_addr_19" [aes/aes.c:166]   --->   Operation 227 'load' 'ctx_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_22 : Operation 228 [1/2] (3.25ns)   --->   "%sbox_load_7 = load i8 %sbox_addr_7" [aes/aes.c:168]   --->   Operation 228 'load' 'sbox_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 23 <SV = 22> <Delay = 4.19>
ST_23 : Operation 229 [1/2] (2.32ns)   --->   "%ctx_load_19 = load i7 %ctx_addr_19" [aes/aes.c:166]   --->   Operation 229 'load' 'ctx_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_23 : Operation 230 [1/1] (0.99ns)   --->   "%xor_ln166 = xor i8 %ctx_load_19, i8 %sbox_load_5" [aes/aes.c:166]   --->   Operation 230 'xor' 'xor_ln166' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 231 [1/1] (1.87ns)   --->   "%add_ln167 = add i7 %k_read, i7 18" [aes/aes.c:167]   --->   Operation 231 'add' 'add_ln167' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i7 %add_ln167" [aes/aes.c:167]   --->   Operation 232 'zext' 'zext_ln167_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%ctx_addr_21 = getelementptr i8 %ctx, i64 0, i64 %zext_ln167_1" [aes/aes.c:167]   --->   Operation 233 'getelementptr' 'ctx_addr_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 234 [2/2] (2.32ns)   --->   "%ctx_load_21 = load i7 %ctx_addr_21" [aes/aes.c:167]   --->   Operation 234 'load' 'ctx_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 24 <SV = 23> <Delay = 4.19>
ST_24 : Operation 235 [1/2] (2.32ns)   --->   "%ctx_load_21 = load i7 %ctx_addr_21" [aes/aes.c:167]   --->   Operation 235 'load' 'ctx_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_24 : Operation 236 [1/1] (0.99ns)   --->   "%xor_ln167 = xor i8 %ctx_load_21, i8 %sbox_load_6" [aes/aes.c:167]   --->   Operation 236 'xor' 'xor_ln167' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 237 [1/1] (1.87ns)   --->   "%add_ln168 = add i7 %k_read, i7 19" [aes/aes.c:168]   --->   Operation 237 'add' 'add_ln168' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i7 %add_ln168" [aes/aes.c:168]   --->   Operation 238 'zext' 'zext_ln168_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 239 [1/1] (0.00ns)   --->   "%ctx_addr_23 = getelementptr i8 %ctx, i64 0, i64 %zext_ln168_1" [aes/aes.c:168]   --->   Operation 239 'getelementptr' 'ctx_addr_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 240 [2/2] (2.32ns)   --->   "%ctx_load_23 = load i7 %ctx_addr_23" [aes/aes.c:168]   --->   Operation 240 'load' 'ctx_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 25 <SV = 24> <Delay = 4.19>
ST_25 : Operation 241 [1/2] (2.32ns)   --->   "%ctx_load_23 = load i7 %ctx_addr_23" [aes/aes.c:168]   --->   Operation 241 'load' 'ctx_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_25 : Operation 242 [1/1] (0.99ns)   --->   "%xor_ln168 = xor i8 %ctx_load_23, i8 %sbox_load_7" [aes/aes.c:168]   --->   Operation 242 'xor' 'xor_ln168' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 243 [1/1] (1.87ns)   --->   "%add_ln170 = add i7 %k_read, i7 20" [aes/aes.c:170]   --->   Operation 243 'add' 'add_ln170' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i7 %add_ln170" [aes/aes.c:170]   --->   Operation 244 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 245 [1/1] (0.00ns)   --->   "%ctx_addr_24 = getelementptr i8 %ctx, i64 0, i64 %zext_ln170" [aes/aes.c:170]   --->   Operation 245 'getelementptr' 'ctx_addr_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 246 [2/2] (2.32ns)   --->   "%ctx_load_24 = load i7 %ctx_addr_24" [aes/aes.c:170]   --->   Operation 246 'load' 'ctx_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 26 <SV = 25> <Delay = 4.19>
ST_26 : Operation 247 [1/2] (2.32ns)   --->   "%ctx_load_24 = load i7 %ctx_addr_24" [aes/aes.c:170]   --->   Operation 247 'load' 'ctx_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_26 : Operation 248 [1/1] (0.99ns)   --->   "%xor_ln170 = xor i8 %ctx_load_24, i8 %xor_ln165" [aes/aes.c:170]   --->   Operation 248 'xor' 'xor_ln170' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 249 [1/1] (1.87ns)   --->   "%add_ln170_1 = add i7 %k_read, i7 21" [aes/aes.c:170]   --->   Operation 249 'add' 'add_ln170_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln170_1 = zext i7 %add_ln170_1" [aes/aes.c:170]   --->   Operation 250 'zext' 'zext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%ctx_addr_25 = getelementptr i8 %ctx, i64 0, i64 %zext_ln170_1" [aes/aes.c:170]   --->   Operation 251 'getelementptr' 'ctx_addr_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 252 [2/2] (2.32ns)   --->   "%ctx_load_25 = load i7 %ctx_addr_25" [aes/aes.c:170]   --->   Operation 252 'load' 'ctx_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 27 <SV = 26> <Delay = 4.19>
ST_27 : Operation 253 [1/2] (2.32ns)   --->   "%ctx_load_25 = load i7 %ctx_addr_25" [aes/aes.c:170]   --->   Operation 253 'load' 'ctx_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_27 : Operation 254 [1/1] (0.99ns)   --->   "%xor_ln170_1 = xor i8 %ctx_load_25, i8 %xor_ln166" [aes/aes.c:170]   --->   Operation 254 'xor' 'xor_ln170_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 255 [1/1] (1.87ns)   --->   "%add_ln171 = add i7 %k_read, i7 22" [aes/aes.c:171]   --->   Operation 255 'add' 'add_ln171' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i7 %add_ln171" [aes/aes.c:171]   --->   Operation 256 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 257 [1/1] (0.00ns)   --->   "%ctx_addr_26 = getelementptr i8 %ctx, i64 0, i64 %zext_ln171" [aes/aes.c:171]   --->   Operation 257 'getelementptr' 'ctx_addr_26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 258 [2/2] (2.32ns)   --->   "%ctx_load_26 = load i7 %ctx_addr_26" [aes/aes.c:171]   --->   Operation 258 'load' 'ctx_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 28 <SV = 27> <Delay = 4.19>
ST_28 : Operation 259 [1/2] (2.32ns)   --->   "%ctx_load_26 = load i7 %ctx_addr_26" [aes/aes.c:171]   --->   Operation 259 'load' 'ctx_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_28 : Operation 260 [1/1] (0.99ns)   --->   "%xor_ln171 = xor i8 %ctx_load_26, i8 %xor_ln167" [aes/aes.c:171]   --->   Operation 260 'xor' 'xor_ln171' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 261 [1/1] (1.87ns)   --->   "%add_ln171_1 = add i7 %k_read, i7 23" [aes/aes.c:171]   --->   Operation 261 'add' 'add_ln171_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln171_1 = zext i7 %add_ln171_1" [aes/aes.c:171]   --->   Operation 262 'zext' 'zext_ln171_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 263 [1/1] (0.00ns)   --->   "%ctx_addr_27 = getelementptr i8 %ctx, i64 0, i64 %zext_ln171_1" [aes/aes.c:171]   --->   Operation 263 'getelementptr' 'ctx_addr_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 264 [2/2] (2.32ns)   --->   "%ctx_load_27 = load i7 %ctx_addr_27" [aes/aes.c:171]   --->   Operation 264 'load' 'ctx_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 29 <SV = 28> <Delay = 4.19>
ST_29 : Operation 265 [1/2] (2.32ns)   --->   "%ctx_load_27 = load i7 %ctx_addr_27" [aes/aes.c:171]   --->   Operation 265 'load' 'ctx_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_29 : Operation 266 [1/1] (0.99ns)   --->   "%xor_ln171_1 = xor i8 %ctx_load_27, i8 %xor_ln168" [aes/aes.c:171]   --->   Operation 266 'xor' 'xor_ln171_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 267 [1/1] (1.87ns)   --->   "%add_ln170_2 = add i7 %k_read, i7 24" [aes/aes.c:170]   --->   Operation 267 'add' 'add_ln170_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln170_2 = zext i7 %add_ln170_2" [aes/aes.c:170]   --->   Operation 268 'zext' 'zext_ln170_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 269 [1/1] (0.00ns)   --->   "%ctx_addr_28 = getelementptr i8 %ctx, i64 0, i64 %zext_ln170_2" [aes/aes.c:170]   --->   Operation 269 'getelementptr' 'ctx_addr_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 270 [2/2] (2.32ns)   --->   "%ctx_load_28 = load i7 %ctx_addr_28" [aes/aes.c:170]   --->   Operation 270 'load' 'ctx_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 30 <SV = 29> <Delay = 4.19>
ST_30 : Operation 271 [1/2] (2.32ns)   --->   "%ctx_load_28 = load i7 %ctx_addr_28" [aes/aes.c:170]   --->   Operation 271 'load' 'ctx_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_30 : Operation 272 [1/1] (0.99ns)   --->   "%xor_ln170_3 = xor i8 %ctx_load_28, i8 %xor_ln170" [aes/aes.c:170]   --->   Operation 272 'xor' 'xor_ln170_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 273 [1/1] (1.87ns)   --->   "%add_ln170_3 = add i7 %k_read, i7 25" [aes/aes.c:170]   --->   Operation 273 'add' 'add_ln170_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln170_3 = zext i7 %add_ln170_3" [aes/aes.c:170]   --->   Operation 274 'zext' 'zext_ln170_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 275 [1/1] (0.00ns)   --->   "%ctx_addr_29 = getelementptr i8 %ctx, i64 0, i64 %zext_ln170_3" [aes/aes.c:170]   --->   Operation 275 'getelementptr' 'ctx_addr_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 276 [2/2] (2.32ns)   --->   "%ctx_load_29 = load i7 %ctx_addr_29" [aes/aes.c:170]   --->   Operation 276 'load' 'ctx_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 31 <SV = 30> <Delay = 4.19>
ST_31 : Operation 277 [1/2] (2.32ns)   --->   "%ctx_load_29 = load i7 %ctx_addr_29" [aes/aes.c:170]   --->   Operation 277 'load' 'ctx_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_31 : Operation 278 [1/1] (0.99ns)   --->   "%xor_ln170_4 = xor i8 %ctx_load_29, i8 %xor_ln170_1" [aes/aes.c:170]   --->   Operation 278 'xor' 'xor_ln170_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 279 [1/1] (1.87ns)   --->   "%add_ln171_2 = add i7 %k_read, i7 26" [aes/aes.c:171]   --->   Operation 279 'add' 'add_ln171_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln171_2 = zext i7 %add_ln171_2" [aes/aes.c:171]   --->   Operation 280 'zext' 'zext_ln171_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 281 [1/1] (0.00ns)   --->   "%ctx_addr_30 = getelementptr i8 %ctx, i64 0, i64 %zext_ln171_2" [aes/aes.c:171]   --->   Operation 281 'getelementptr' 'ctx_addr_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 282 [2/2] (2.32ns)   --->   "%ctx_load_30 = load i7 %ctx_addr_30" [aes/aes.c:171]   --->   Operation 282 'load' 'ctx_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 32 <SV = 31> <Delay = 4.19>
ST_32 : Operation 283 [1/2] (2.32ns)   --->   "%ctx_load_30 = load i7 %ctx_addr_30" [aes/aes.c:171]   --->   Operation 283 'load' 'ctx_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_32 : Operation 284 [1/1] (0.99ns)   --->   "%xor_ln171_3 = xor i8 %ctx_load_30, i8 %xor_ln171" [aes/aes.c:171]   --->   Operation 284 'xor' 'xor_ln171_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 285 [1/1] (1.87ns)   --->   "%add_ln171_3 = add i7 %k_read, i7 27" [aes/aes.c:171]   --->   Operation 285 'add' 'add_ln171_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln171_3 = zext i7 %add_ln171_3" [aes/aes.c:171]   --->   Operation 286 'zext' 'zext_ln171_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 287 [1/1] (0.00ns)   --->   "%ctx_addr_31 = getelementptr i8 %ctx, i64 0, i64 %zext_ln171_3" [aes/aes.c:171]   --->   Operation 287 'getelementptr' 'ctx_addr_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 288 [2/2] (2.32ns)   --->   "%ctx_load_31 = load i7 %ctx_addr_31" [aes/aes.c:171]   --->   Operation 288 'load' 'ctx_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 33 <SV = 32> <Delay = 3.31>
ST_33 : Operation 289 [1/1] (2.32ns)   --->   "%store_ln157 = store i8 %xor_ln157_1, i7 %ctx_addr_1" [aes/aes.c:157]   --->   Operation 289 'store' 'store_ln157' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_33 : Operation 290 [1/2] (2.32ns)   --->   "%ctx_load_31 = load i7 %ctx_addr_31" [aes/aes.c:171]   --->   Operation 290 'load' 'ctx_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_33 : Operation 291 [1/1] (0.99ns)   --->   "%xor_ln171_4 = xor i8 %ctx_load_31, i8 %xor_ln171_1" [aes/aes.c:171]   --->   Operation 291 'xor' 'xor_ln171_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.32>
ST_34 : Operation 292 [1/1] (2.32ns)   --->   "%store_ln158 = store i8 %xor_ln158, i7 %ctx_addr_3" [aes/aes.c:158]   --->   Operation 292 'store' 'store_ln158' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 35 <SV = 34> <Delay = 2.32>
ST_35 : Operation 293 [1/1] (2.32ns)   --->   "%store_ln159 = store i8 %xor_ln159, i7 %ctx_addr_5" [aes/aes.c:159]   --->   Operation 293 'store' 'store_ln159' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 36 <SV = 35> <Delay = 2.32>
ST_36 : Operation 294 [1/1] (2.32ns)   --->   "%store_ln160 = store i8 %xor_ln160, i7 %ctx_addr_7" [aes/aes.c:160]   --->   Operation 294 'store' 'store_ln160' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 37 <SV = 36> <Delay = 2.32>
ST_37 : Operation 295 [1/1] (2.32ns)   --->   "%store_ln163 = store i8 %xor_ln163, i7 %ctx_addr_8" [aes/aes.c:163]   --->   Operation 295 'store' 'store_ln163' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 38 <SV = 37> <Delay = 2.32>
ST_38 : Operation 296 [1/1] (2.32ns)   --->   "%store_ln163 = store i8 %xor_ln163_1, i7 %ctx_addr_9" [aes/aes.c:163]   --->   Operation 296 'store' 'store_ln163' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 39 <SV = 38> <Delay = 2.32>
ST_39 : Operation 297 [1/1] (2.32ns)   --->   "%store_ln164 = store i8 %xor_ln164, i7 %ctx_addr_10" [aes/aes.c:164]   --->   Operation 297 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 40 <SV = 39> <Delay = 2.32>
ST_40 : Operation 298 [1/1] (2.32ns)   --->   "%store_ln164 = store i8 %xor_ln164_1, i7 %ctx_addr_11" [aes/aes.c:164]   --->   Operation 298 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 41 <SV = 40> <Delay = 2.32>
ST_41 : Operation 299 [1/1] (2.32ns)   --->   "%store_ln163 = store i8 %xor_ln163_3, i7 %ctx_addr_12" [aes/aes.c:163]   --->   Operation 299 'store' 'store_ln163' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 42 <SV = 41> <Delay = 2.32>
ST_42 : Operation 300 [1/1] (2.32ns)   --->   "%store_ln163 = store i8 %xor_ln163_4, i7 %ctx_addr_13" [aes/aes.c:163]   --->   Operation 300 'store' 'store_ln163' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 43 <SV = 42> <Delay = 2.32>
ST_43 : Operation 301 [1/1] (2.32ns)   --->   "%store_ln164 = store i8 %xor_ln164_3, i7 %ctx_addr_14" [aes/aes.c:164]   --->   Operation 301 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 44 <SV = 43> <Delay = 2.32>
ST_44 : Operation 302 [1/1] (2.32ns)   --->   "%store_ln164 = store i8 %xor_ln164_4, i7 %ctx_addr_15" [aes/aes.c:164]   --->   Operation 302 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 45 <SV = 44> <Delay = 2.32>
ST_45 : Operation 303 [1/1] (2.32ns)   --->   "%store_ln163 = store i8 %xor_ln163_2, i7 %ctx_addr_16" [aes/aes.c:163]   --->   Operation 303 'store' 'store_ln163' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 46 <SV = 45> <Delay = 2.32>
ST_46 : Operation 304 [1/1] (2.32ns)   --->   "%store_ln163 = store i8 %xor_ln163_5, i7 %ctx_addr_18" [aes/aes.c:163]   --->   Operation 304 'store' 'store_ln163' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 47 <SV = 46> <Delay = 2.32>
ST_47 : Operation 305 [1/1] (2.32ns)   --->   "%store_ln164 = store i8 %xor_ln164_2, i7 %ctx_addr_20" [aes/aes.c:164]   --->   Operation 305 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 48 <SV = 47> <Delay = 2.32>
ST_48 : Operation 306 [1/1] (2.32ns)   --->   "%store_ln164 = store i8 %xor_ln164_5, i7 %ctx_addr_22" [aes/aes.c:164]   --->   Operation 306 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 49 <SV = 48> <Delay = 2.32>
ST_49 : Operation 307 [1/1] (2.32ns)   --->   "%store_ln165 = store i8 %xor_ln165, i7 %ctx_addr_17" [aes/aes.c:165]   --->   Operation 307 'store' 'store_ln165' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 50 <SV = 49> <Delay = 2.32>
ST_50 : Operation 308 [1/1] (2.32ns)   --->   "%store_ln166 = store i8 %xor_ln166, i7 %ctx_addr_19" [aes/aes.c:166]   --->   Operation 308 'store' 'store_ln166' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 51 <SV = 50> <Delay = 2.32>
ST_51 : Operation 309 [1/1] (2.32ns)   --->   "%store_ln167 = store i8 %xor_ln167, i7 %ctx_addr_21" [aes/aes.c:167]   --->   Operation 309 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 52 <SV = 51> <Delay = 2.32>
ST_52 : Operation 310 [1/1] (2.32ns)   --->   "%store_ln168 = store i8 %xor_ln168, i7 %ctx_addr_23" [aes/aes.c:168]   --->   Operation 310 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 53 <SV = 52> <Delay = 2.32>
ST_53 : Operation 311 [1/1] (2.32ns)   --->   "%store_ln170 = store i8 %xor_ln170, i7 %ctx_addr_24" [aes/aes.c:170]   --->   Operation 311 'store' 'store_ln170' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 54 <SV = 53> <Delay = 2.32>
ST_54 : Operation 312 [1/1] (2.32ns)   --->   "%store_ln170 = store i8 %xor_ln170_1, i7 %ctx_addr_25" [aes/aes.c:170]   --->   Operation 312 'store' 'store_ln170' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 55 <SV = 54> <Delay = 2.32>
ST_55 : Operation 313 [1/1] (2.32ns)   --->   "%store_ln171 = store i8 %xor_ln171, i7 %ctx_addr_26" [aes/aes.c:171]   --->   Operation 313 'store' 'store_ln171' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 56 <SV = 55> <Delay = 2.32>
ST_56 : Operation 314 [1/1] (2.32ns)   --->   "%store_ln171 = store i8 %xor_ln171_1, i7 %ctx_addr_27" [aes/aes.c:171]   --->   Operation 314 'store' 'store_ln171' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 57 <SV = 56> <Delay = 2.32>
ST_57 : Operation 315 [1/1] (2.32ns)   --->   "%store_ln170 = store i8 %xor_ln170_3, i7 %ctx_addr_28" [aes/aes.c:170]   --->   Operation 315 'store' 'store_ln170' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_57 : Operation 316 [1/1] (0.99ns)   --->   "%xor_ln170_2 = xor i8 %ctx_load_6, i8 %xor_ln170_3" [aes/aes.c:170]   --->   Operation 316 'xor' 'xor_ln170_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.32>
ST_58 : Operation 317 [1/1] (2.32ns)   --->   "%store_ln170 = store i8 %xor_ln170_4, i7 %ctx_addr_29" [aes/aes.c:170]   --->   Operation 317 'store' 'store_ln170' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_58 : Operation 318 [1/1] (0.99ns)   --->   "%xor_ln170_5 = xor i8 %ctx_load, i8 %xor_ln170_4" [aes/aes.c:170]   --->   Operation 318 'xor' 'xor_ln170_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.32>
ST_59 : Operation 319 [1/1] (2.32ns)   --->   "%store_ln171 = store i8 %xor_ln171_3, i7 %ctx_addr_30" [aes/aes.c:171]   --->   Operation 319 'store' 'store_ln171' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_59 : Operation 320 [1/1] (0.99ns)   --->   "%xor_ln171_2 = xor i8 %ctx_load_2, i8 %xor_ln171_3" [aes/aes.c:171]   --->   Operation 320 'xor' 'xor_ln171_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.32>
ST_60 : Operation 321 [1/1] (2.32ns)   --->   "%store_ln171 = store i8 %xor_ln171_4, i7 %ctx_addr_31" [aes/aes.c:171]   --->   Operation 321 'store' 'store_ln171' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_60 : Operation 322 [1/1] (0.99ns)   --->   "%xor_ln171_5 = xor i8 %ctx_load_4, i8 %xor_ln171_4" [aes/aes.c:171]   --->   Operation 322 'xor' 'xor_ln171_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.32>
ST_61 : Operation 323 [1/1] (2.32ns)   --->   "%store_ln170 = store i8 %xor_ln170_2, i7 %ctx_addr_6" [aes/aes.c:170]   --->   Operation 323 'store' 'store_ln170' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 62 <SV = 61> <Delay = 2.32>
ST_62 : Operation 324 [1/1] (2.32ns)   --->   "%store_ln170 = store i8 %xor_ln170_5, i7 %ctx_addr" [aes/aes.c:170]   --->   Operation 324 'store' 'store_ln170' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 63 <SV = 62> <Delay = 2.32>
ST_63 : Operation 325 [1/1] (2.32ns)   --->   "%store_ln171 = store i8 %xor_ln171_2, i7 %ctx_addr_2" [aes/aes.c:171]   --->   Operation 325 'store' 'store_ln171' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>

State 64 <SV = 63> <Delay = 2.32>
ST_64 : Operation 326 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %ctx, i32 666, i32 17, i32 1"   --->   Operation 326 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ctx, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 327 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 328 [1/1] (2.32ns)   --->   "%store_ln171 = store i8 %xor_ln171_5, i7 %ctx_addr_4" [aes/aes.c:171]   --->   Operation 328 'store' 'store_ln171' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 96> <RAM>
ST_64 : Operation 329 [1/1] (0.00ns)   --->   "%ret_ln173 = ret i8 %xor_ln161" [aes/aes.c:173]   --->   Operation 329 'ret' 'ret_ln173' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 4.19ns
The critical path consists of the following:
	wire read on port 'k' [8]  (0 ns)
	'add' operation ('add_ln157', aes/aes.c:157) [11]  (1.87 ns)
	'getelementptr' operation ('ctx_addr', aes/aes.c:157) [13]  (0 ns)
	'load' operation ('ctx_load', aes/aes.c:157) on array 'ctx' [14]  (2.32 ns)

 <State 2>: 5.58ns
The critical path consists of the following:
	'load' operation ('ctx_load', aes/aes.c:157) on array 'ctx' [14]  (2.32 ns)
	'getelementptr' operation ('sbox_addr', aes/aes.c:157) [16]  (0 ns)
	'load' operation ('sbox_load', aes/aes.c:157) on array 'sbox' [17]  (3.25 ns)

 <State 3>: 5.58ns
The critical path consists of the following:
	'load' operation ('ctx_load_2', aes/aes.c:158) on array 'ctx' [26]  (2.32 ns)
	'getelementptr' operation ('sbox_addr_1', aes/aes.c:158) [28]  (0 ns)
	'load' operation ('sbox_load_1', aes/aes.c:158) on array 'sbox' [29]  (3.25 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'load' operation ('ctx_load_4', aes/aes.c:159) on array 'ctx' [39]  (2.32 ns)
	'getelementptr' operation ('sbox_addr_2', aes/aes.c:159) [41]  (0 ns)
	'load' operation ('sbox_load_2', aes/aes.c:159) on array 'sbox' [42]  (3.25 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('ctx_load_6', aes/aes.c:160) on array 'ctx' [52]  (2.32 ns)
	'getelementptr' operation ('sbox_addr_3', aes/aes.c:160) [54]  (0 ns)
	'load' operation ('sbox_load_3', aes/aes.c:160) on array 'sbox' [55]  (3.25 ns)

 <State 6>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln158_1', aes/aes.c:158) [30]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_3', aes/aes.c:158) [32]  (0 ns)
	'load' operation ('ctx_load_3', aes/aes.c:158) on array 'ctx' [33]  (2.32 ns)

 <State 7>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln159_1', aes/aes.c:159) [43]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_5', aes/aes.c:159) [45]  (0 ns)
	'load' operation ('ctx_load_5', aes/aes.c:159) on array 'ctx' [46]  (2.32 ns)

 <State 8>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln160_1', aes/aes.c:160) [56]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_7', aes/aes.c:160) [58]  (0 ns)
	'load' operation ('ctx_load_7', aes/aes.c:160) on array 'ctx' [59]  (2.32 ns)

 <State 9>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln163', aes/aes.c:163) [66]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_8', aes/aes.c:163) [68]  (0 ns)
	'load' operation ('ctx_load_8', aes/aes.c:163) on array 'ctx' [69]  (2.32 ns)

 <State 10>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln163_1', aes/aes.c:163) [72]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_9', aes/aes.c:163) [74]  (0 ns)
	'load' operation ('ctx_load_9', aes/aes.c:163) on array 'ctx' [75]  (2.32 ns)

 <State 11>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln164', aes/aes.c:164) [78]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_10', aes/aes.c:164) [80]  (0 ns)
	'load' operation ('ctx_load_10', aes/aes.c:164) on array 'ctx' [81]  (2.32 ns)

 <State 12>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln164_1', aes/aes.c:164) [84]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_11', aes/aes.c:164) [86]  (0 ns)
	'load' operation ('ctx_load_11', aes/aes.c:164) on array 'ctx' [87]  (2.32 ns)

 <State 13>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln163_2', aes/aes.c:163) [90]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_12', aes/aes.c:163) [92]  (0 ns)
	'load' operation ('ctx_load_12', aes/aes.c:163) on array 'ctx' [93]  (2.32 ns)

 <State 14>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln163_3', aes/aes.c:163) [96]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_13', aes/aes.c:163) [98]  (0 ns)
	'load' operation ('ctx_load_13', aes/aes.c:163) on array 'ctx' [99]  (2.32 ns)

 <State 15>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln164_2', aes/aes.c:164) [102]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_14', aes/aes.c:164) [104]  (0 ns)
	'load' operation ('ctx_load_14', aes/aes.c:164) on array 'ctx' [105]  (2.32 ns)

 <State 16>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln164_3', aes/aes.c:164) [108]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_15', aes/aes.c:164) [110]  (0 ns)
	'load' operation ('ctx_load_15', aes/aes.c:164) on array 'ctx' [111]  (2.32 ns)

 <State 17>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln163_4', aes/aes.c:163) [114]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_16', aes/aes.c:163) [116]  (0 ns)
	'load' operation ('ctx_load_16', aes/aes.c:163) on array 'ctx' [117]  (2.32 ns)

 <State 18>: 7.21ns
The critical path consists of the following:
	wire read on port 'rc_read' [7]  (0 ns)
	'xor' operation ('xor_ln157', aes/aes.c:157) [20]  (0 ns)
	'xor' operation ('xor_ln157_1', aes/aes.c:157) [21]  (0.99 ns)
	'xor' operation ('xor_ln163', aes/aes.c:163) [70]  (0.99 ns)
	'xor' operation ('xor_ln163_3', aes/aes.c:163) [94]  (0.99 ns)
	'xor' operation ('xor_ln163_2', aes/aes.c:163) [118]  (0.99 ns)
	'getelementptr' operation ('sbox_addr_4', aes/aes.c:165) [139]  (0 ns)
	'load' operation ('sbox_load_4', aes/aes.c:165) on array 'sbox' [140]  (3.25 ns)

 <State 19>: 6.57ns
The critical path consists of the following:
	'load' operation ('ctx_load_18', aes/aes.c:163) on array 'ctx' [123]  (2.32 ns)
	'xor' operation ('xor_ln163_5', aes/aes.c:163) [124]  (0.99 ns)
	'getelementptr' operation ('sbox_addr_5', aes/aes.c:166) [148]  (0 ns)
	'load' operation ('sbox_load_5', aes/aes.c:166) on array 'sbox' [149]  (3.25 ns)

 <State 20>: 6.57ns
The critical path consists of the following:
	'load' operation ('ctx_load_20', aes/aes.c:164) on array 'ctx' [129]  (2.32 ns)
	'xor' operation ('xor_ln164_2', aes/aes.c:164) [130]  (0.99 ns)
	'getelementptr' operation ('sbox_addr_6', aes/aes.c:167) [157]  (0 ns)
	'load' operation ('sbox_load_6', aes/aes.c:167) on array 'sbox' [158]  (3.25 ns)

 <State 21>: 6.57ns
The critical path consists of the following:
	'load' operation ('ctx_load_22', aes/aes.c:164) on array 'ctx' [135]  (2.32 ns)
	'xor' operation ('xor_ln164_5', aes/aes.c:164) [136]  (0.99 ns)
	'getelementptr' operation ('sbox_addr_7', aes/aes.c:168) [166]  (0 ns)
	'load' operation ('sbox_load_7', aes/aes.c:168) on array 'sbox' [167]  (3.25 ns)

 <State 22>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln166', aes/aes.c:166) [150]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_19', aes/aes.c:166) [152]  (0 ns)
	'load' operation ('ctx_load_19', aes/aes.c:166) on array 'ctx' [153]  (2.32 ns)

 <State 23>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln167', aes/aes.c:167) [159]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_21', aes/aes.c:167) [161]  (0 ns)
	'load' operation ('ctx_load_21', aes/aes.c:167) on array 'ctx' [162]  (2.32 ns)

 <State 24>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln168', aes/aes.c:168) [168]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_23', aes/aes.c:168) [170]  (0 ns)
	'load' operation ('ctx_load_23', aes/aes.c:168) on array 'ctx' [171]  (2.32 ns)

 <State 25>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln170', aes/aes.c:170) [174]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_24', aes/aes.c:170) [176]  (0 ns)
	'load' operation ('ctx_load_24', aes/aes.c:170) on array 'ctx' [177]  (2.32 ns)

 <State 26>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln170_1', aes/aes.c:170) [180]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_25', aes/aes.c:170) [182]  (0 ns)
	'load' operation ('ctx_load_25', aes/aes.c:170) on array 'ctx' [183]  (2.32 ns)

 <State 27>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln171', aes/aes.c:171) [186]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_26', aes/aes.c:171) [188]  (0 ns)
	'load' operation ('ctx_load_26', aes/aes.c:171) on array 'ctx' [189]  (2.32 ns)

 <State 28>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln171_1', aes/aes.c:171) [192]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_27', aes/aes.c:171) [194]  (0 ns)
	'load' operation ('ctx_load_27', aes/aes.c:171) on array 'ctx' [195]  (2.32 ns)

 <State 29>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln170_2', aes/aes.c:170) [198]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_28', aes/aes.c:170) [200]  (0 ns)
	'load' operation ('ctx_load_28', aes/aes.c:170) on array 'ctx' [201]  (2.32 ns)

 <State 30>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln170_3', aes/aes.c:170) [204]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_29', aes/aes.c:170) [206]  (0 ns)
	'load' operation ('ctx_load_29', aes/aes.c:170) on array 'ctx' [207]  (2.32 ns)

 <State 31>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln171_2', aes/aes.c:171) [210]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_30', aes/aes.c:171) [212]  (0 ns)
	'load' operation ('ctx_load_30', aes/aes.c:171) on array 'ctx' [213]  (2.32 ns)

 <State 32>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln171_3', aes/aes.c:171) [216]  (1.87 ns)
	'getelementptr' operation ('ctx_addr_31', aes/aes.c:171) [218]  (0 ns)
	'load' operation ('ctx_load_31', aes/aes.c:171) on array 'ctx' [219]  (2.32 ns)

 <State 33>: 3.31ns
The critical path consists of the following:
	'load' operation ('ctx_load_31', aes/aes.c:171) on array 'ctx' [219]  (2.32 ns)
	'xor' operation ('xor_ln171_4', aes/aes.c:171) [220]  (0.99 ns)

 <State 34>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln158', aes/aes.c:158) of variable 'xor_ln158', aes/aes.c:158 on array 'ctx' [35]  (2.32 ns)

 <State 35>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln159', aes/aes.c:159) of variable 'xor_ln159', aes/aes.c:159 on array 'ctx' [48]  (2.32 ns)

 <State 36>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln160', aes/aes.c:160) of variable 'xor_ln160', aes/aes.c:160 on array 'ctx' [61]  (2.32 ns)

 <State 37>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln163', aes/aes.c:163) of variable 'xor_ln163', aes/aes.c:163 on array 'ctx' [71]  (2.32 ns)

 <State 38>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln163', aes/aes.c:163) of variable 'xor_ln163_1', aes/aes.c:163 on array 'ctx' [77]  (2.32 ns)

 <State 39>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln164', aes/aes.c:164) of variable 'xor_ln164', aes/aes.c:164 on array 'ctx' [83]  (2.32 ns)

 <State 40>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln164', aes/aes.c:164) of variable 'xor_ln164_1', aes/aes.c:164 on array 'ctx' [89]  (2.32 ns)

 <State 41>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln163', aes/aes.c:163) of variable 'xor_ln163_3', aes/aes.c:163 on array 'ctx' [95]  (2.32 ns)

 <State 42>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln163', aes/aes.c:163) of variable 'xor_ln163_4', aes/aes.c:163 on array 'ctx' [101]  (2.32 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln164', aes/aes.c:164) of variable 'xor_ln164_3', aes/aes.c:164 on array 'ctx' [107]  (2.32 ns)

 <State 44>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln164', aes/aes.c:164) of variable 'xor_ln164_4', aes/aes.c:164 on array 'ctx' [113]  (2.32 ns)

 <State 45>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln163', aes/aes.c:163) of variable 'xor_ln163_2', aes/aes.c:163 on array 'ctx' [119]  (2.32 ns)

 <State 46>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln163', aes/aes.c:163) of variable 'xor_ln163_5', aes/aes.c:163 on array 'ctx' [125]  (2.32 ns)

 <State 47>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln164', aes/aes.c:164) of variable 'xor_ln164_2', aes/aes.c:164 on array 'ctx' [131]  (2.32 ns)

 <State 48>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln164', aes/aes.c:164) of variable 'xor_ln164_5', aes/aes.c:164 on array 'ctx' [137]  (2.32 ns)

 <State 49>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln165', aes/aes.c:165) of variable 'xor_ln165', aes/aes.c:165 on array 'ctx' [146]  (2.32 ns)

 <State 50>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln166', aes/aes.c:166) of variable 'xor_ln166', aes/aes.c:166 on array 'ctx' [155]  (2.32 ns)

 <State 51>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln167', aes/aes.c:167) of variable 'xor_ln167', aes/aes.c:167 on array 'ctx' [164]  (2.32 ns)

 <State 52>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln168', aes/aes.c:168) of variable 'xor_ln168', aes/aes.c:168 on array 'ctx' [173]  (2.32 ns)

 <State 53>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln170', aes/aes.c:170) of variable 'xor_ln170', aes/aes.c:170 on array 'ctx' [179]  (2.32 ns)

 <State 54>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln170', aes/aes.c:170) of variable 'xor_ln170_1', aes/aes.c:170 on array 'ctx' [185]  (2.32 ns)

 <State 55>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln171', aes/aes.c:171) of variable 'xor_ln171', aes/aes.c:171 on array 'ctx' [191]  (2.32 ns)

 <State 56>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln171', aes/aes.c:171) of variable 'xor_ln171_1', aes/aes.c:171 on array 'ctx' [197]  (2.32 ns)

 <State 57>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln170', aes/aes.c:170) of variable 'xor_ln170_3', aes/aes.c:170 on array 'ctx' [203]  (2.32 ns)

 <State 58>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln170', aes/aes.c:170) of variable 'xor_ln170_4', aes/aes.c:170 on array 'ctx' [209]  (2.32 ns)

 <State 59>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln171', aes/aes.c:171) of variable 'xor_ln171_3', aes/aes.c:171 on array 'ctx' [215]  (2.32 ns)

 <State 60>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln171', aes/aes.c:171) of variable 'xor_ln171_4', aes/aes.c:171 on array 'ctx' [221]  (2.32 ns)

 <State 61>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln170', aes/aes.c:170) of variable 'xor_ln170_2', aes/aes.c:170 on array 'ctx' [223]  (2.32 ns)

 <State 62>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln170', aes/aes.c:170) of variable 'xor_ln170_5', aes/aes.c:170 on array 'ctx' [225]  (2.32 ns)

 <State 63>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln171', aes/aes.c:171) of variable 'xor_ln171_2', aes/aes.c:171 on array 'ctx' [227]  (2.32 ns)

 <State 64>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln171', aes/aes.c:171) of variable 'xor_ln171_5', aes/aes.c:171 on array 'ctx' [229]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
