5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd task3.vcd -o task3.cdd -v task3.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" task3.v 1 33 1
2 1 3 8000c 1 3d 121002 0 0 1 2 2 $u0
2 2 8 8000c 1 3d 121002 0 0 1 2 2 $u1
4 1 0 0
4 2 0 0
3 1 main.$u0 "main.$u0" task3.v 0 6 1
2 3 4 20002 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 4 4 10002 2 2c 23100a 3 0 32 2 aa aa aa aa aa aa aa aa
2 5 5 c000f 1 0 20004 0 0 1 36 0
2 6 5 c000f 1 47 4 5 0 call_task.a
2 7 5 10012 1 3b 120002 0 6 1 2 2 call_task
4 7 0 0
4 4 7 0
3 1 main.$u1 "main.$u1" task3.v 0 11 1
2 8 9 20003 1 0 20008 0 0 32 96 44 0 0 0 0 0 0 0
2 9 9 10003 2 2c 23100a 8 0 32 2 aa aa aa aa aa aa aa aa
2 10 10 c000f 1 0 20008 0 0 1 36 1
2 11 10 c000f 1 47 8 10 0 call_task.a
2 12 10 10012 1 3b 120002 0 11 1 2 2 call_task
4 12 0 0
4 9 12 0
3 1 main.$u2 "main.$u2" task3.v 0 20 1
3 3 main.call_task "main.call_task" task3.v 22 31 1
2 13 26 4 2 3d 131002 0 0 1 2 2 $u3
1 a 24 800006 1 0 0 0 1 33 102
4 13 0 0
3 1 main.call_task.$u3 "main.call_task.$u3" task3.v 0 29 1
2 14 27 20004 1 0 20008 0 0 32 96 10 14 0 0 0 0 0 0
2 15 27 10004 4 2c 23100a 14 0 32 2 aa aa aa aa aa aa aa aa
2 16 0 0 2 4e 20002 0 0 1 2 2
4 16 0 0
4 15 16 0
