#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_02203e00 .scope module, "fourBitALUTest" "fourBitALUTest" 2 1;
 .timescale 0 0;
v01283168_0 .var "i", 4 0;
v012831c0_0 .var "in0", 3 0;
v01283218_0 .var "in1", 3 0;
v02202638_0 .net "out", 3 0, v012830b8_0;  1 drivers
v021fef80_0 .var "sel", 2 0;
S_02203ed0 .scope module, "ALU0" "fourBitALU" 2 8, 3 1 0, S_02203e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inA"
    .port_info 1 /INPUT 4 "inB"
    .port_info 2 /INPUT 3 "sel"
    .port_info 3 /OUTPUT 4 "out"
P_0128ee00 .param/l "ADD" 0 3 9, C4<000>;
P_0128ee20 .param/l "AND" 0 3 11, C4<010>;
P_0128ee40 .param/l "CMP" 0 3 16, C4<111>;
P_0128ee60 .param/l "OR" 0 3 12, C4<011>;
P_0128ee80 .param/l "SHL" 0 3 15, C4<110>;
P_0128eea0 .param/l "SHR" 0 3 14, C4<101>;
P_0128eec0 .param/l "SUB" 0 3 10, C4<001>;
P_0128eee0 .param/l "XOR" 0 3 13, C4<100>;
v0128ef08_0 .net "inA", 3 0, v012831c0_0;  1 drivers
v0128ef60_0 .net "inB", 3 0, v01283218_0;  1 drivers
v012830b8_0 .var "out", 3 0;
v01283110_0 .net "sel", 2 0, v021fef80_0;  1 drivers
E_02202a60 .event edge, v01283110_0, v0128ef08_0, v0128ef60_0;
    .scope S_02203ed0;
T_0 ;
    %wait E_02202a60;
    %load/vec4 v01283110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v012830b8_0, 0, 4;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0128ef08_0;
    %load/vec4 v0128ef60_0;
    %add;
    %store/vec4 v012830b8_0, 0, 4;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0128ef08_0;
    %load/vec4 v0128ef60_0;
    %sub;
    %store/vec4 v012830b8_0, 0, 4;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0128ef08_0;
    %load/vec4 v0128ef60_0;
    %and;
    %store/vec4 v012830b8_0, 0, 4;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0128ef08_0;
    %load/vec4 v0128ef60_0;
    %or;
    %store/vec4 v012830b8_0, 0, 4;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0128ef08_0;
    %load/vec4 v0128ef60_0;
    %xor;
    %store/vec4 v012830b8_0, 0, 4;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0128ef08_0;
    %ix/getv 4, v0128ef60_0;
    %shiftr 4;
    %store/vec4 v012830b8_0, 0, 4;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0128ef08_0;
    %ix/getv 4, v0128ef60_0;
    %shiftl 4;
    %store/vec4 v012830b8_0, 0, 4;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0128ef60_0;
    %load/vec4 v0128ef08_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 4;
    %store/vec4 v012830b8_0, 0, 4;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_02203e00;
T_1 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v012831c0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v01283218_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v021fef80_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v01283168_0, 0, 5;
T_1.0 ;
    %load/vec4 v01283168_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz T_1.1, 5;
    %delay 1, 0;
    %load/vec4 v021fef80_0;
    %addi 1, 0, 3;
    %store/vec4 v021fef80_0, 0, 3;
    %load/vec4 v01283168_0;
    %addi 1, 0, 5;
    %store/vec4 v01283168_0, 0, 5;
    %jmp T_1.0;
T_1.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v012831c0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v01283218_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v021fef80_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v01283168_0, 0, 5;
T_1.2 ;
    %load/vec4 v01283168_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz T_1.3, 5;
    %delay 1, 0;
    %load/vec4 v021fef80_0;
    %addi 1, 0, 3;
    %store/vec4 v021fef80_0, 0, 3;
    %load/vec4 v01283168_0;
    %addi 1, 0, 5;
    %store/vec4 v01283168_0, 0, 5;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .thread T_1;
    .scope S_02203e00;
T_2 ;
    %vpi_call 2 27 "$monitor", "in0=%b, in1=%b, out=%b, sel=%b", v012831c0_0, v01283218_0, v02202638_0, v021fef80_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_02203e00;
T_3 ;
    %vpi_call 2 31 "$dumpfile", "fourBitALUTest.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fourBitALUTest.v";
    "fourBitALU.v";
