{"vcs1":{"timestamp_begin":1727625368.146546573, "rt":2.14, "ut":0.78, "st":0.35}}
{"vcselab":{"timestamp_begin":1727625370.382356331, "rt":1.04, "ut":0.29, "st":0.05}}
{"link":{"timestamp_begin":1727625371.511319493, "rt":0.51, "ut":0.26, "st":0.42}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727625367.516500490}
{"VCS_COMP_START_TIME": 1727625367.516500490}
{"VCS_COMP_END_TIME": 1727625373.546746246}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 353564}}
{"stitch_vcselab": {"peak_mem": 242180}}
