/* SPDX-License-Identifier: GPL-2.0+ */

/*
 * Copyright 2022 NXP
 */

#ifndef __DT_BINDINGS_S32_DDR_ERRATA_H__
#define __DT_BINDINGS_S32_DDR_ERRATA_H__

#define DDR_ERRATA_REGION_BASE	0x85000000
#define DDR_ERRATA_REGION_SIZE	0x1000

#endif
