// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
// Date        : Sun Sep  4 11:27:55 2022
// Host        : benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation running 64-bit Ubuntu 20.04.2 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_sobel_v1_0_0_0_sim_netlist.v
// Design      : design_1_sobel_v1_0_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_sobel_v1_0_0_0,sobel_v1_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "package_project" *) 
(* x_core_info = "sobel_v1_0,Vivado 2022.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk_i,
    rst_n_i,
    s_data_i,
    s_data_valid_i,
    s_data_ready_o,
    m_data_valid_o,
    m_data_ready_i,
    m_data_o,
    intr_o,
    width,
    wr_line_counter,
    rd_counter,
    stor_counter,
    s_axi_lite_aclk,
    s_axi_lite_aresetn,
    s_axi_lite_awaddr,
    s_axi_lite_awprot,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_wdata,
    s_axi_lite_wstrb,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_araddr,
    s_axi_lite_arprot,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    s_axi_lite_rvalid,
    s_axi_lite_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 axis_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME axis_clk, ASSOCIATED_BUSIF M_AXIS:S_AXIS, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input clk_i;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 axis_rstn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME axis_rstn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input rst_n_i;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]s_data_i;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) input s_data_valid_i;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_data_ready_o;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_data_valid_o;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_data_ready_i;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) output [31:0]m_data_o;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 intr INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME intr, SENSITIVITY LEVEL_HIGH, PORTWIDTH 1" *) output intr_o;
  output [9:0]width;
  output [9:0]wr_line_counter;
  output [9:0]rd_counter;
  output [11:0]stor_counter;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 s_axi_lite_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_lite_aclk, ASSOCIATED_BUSIF s_axi_lite, ASSOCIATED_RESET s_axi_lite_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 s_axi_lite_aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_lite_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_lite_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_lite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [3:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite AWPROT" *) input [2:0]s_axi_lite_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite AWVALID" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite WSTRB" *) input [3:0]s_axi_lite_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite ARADDR" *) input [3:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite ARPROT" *) input [2:0]s_axi_lite_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_lite RREADY" *) input s_axi_lite_rready;

  wire \<const0> ;
  wire clk_i;
  wire intr_o;
  wire [7:0]\^m_data_o ;
  wire m_data_ready_i;
  wire m_data_valid_o;
  wire [9:0]rd_counter;
  wire rst_n_i;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire [3:0]s_axi_lite_wstrb;
  wire s_axi_lite_wvalid;
  wire [31:0]s_data_i;
  wire s_data_ready_o;
  wire s_data_valid_i;
  wire [11:0]stor_counter;
  wire [9:0]width;
  wire [9:0]wr_line_counter;

  assign m_data_o[31] = \<const0> ;
  assign m_data_o[30] = \<const0> ;
  assign m_data_o[29] = \<const0> ;
  assign m_data_o[28] = \<const0> ;
  assign m_data_o[27] = \<const0> ;
  assign m_data_o[26] = \<const0> ;
  assign m_data_o[25] = \<const0> ;
  assign m_data_o[24] = \<const0> ;
  assign m_data_o[23:16] = \^m_data_o [7:0];
  assign m_data_o[15:8] = \^m_data_o [7:0];
  assign m_data_o[7:0] = \^m_data_o [7:0];
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_v1_0 U0
       (.Q(width),
        .clk_i(clk_i),
        .intr_o(intr_o),
        .m_data_o(\^m_data_o ),
        .m_data_ready_i(m_data_ready_i),
        .m_data_valid_o(m_data_valid_o),
        .rd_counter(rd_counter),
        .rst_n_i(rst_n_i),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[3:2]),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[3:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wstrb(s_axi_lite_wstrb),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_data_i({s_data_i[23:18],s_data_i[15:12],s_data_i[7:1]}),
        .s_data_ready_o(s_data_ready_o),
        .s_data_valid_i(s_data_valid_i),
        .stor_counter(stor_counter),
        .wr_line_counter(wr_line_counter));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_faltung
   (s_axis_tvalid,
    sobel_data_o0,
    sobel_input_valid,
    clk_i,
    \sumresh_r_nxt[-1111111103]_0 ,
    data_o,
    \sumresh_r_nxt[-1111111103]__1_0 ,
    D,
    \sumresh_r_nxt[-1111111104]__2_0 ,
    \multiresh_r_reg[5][9]_0 ,
    \multiresv_r_reg[7][9]_0 ,
    \sumresv_r_nxt[-1111111103]_0 );
  output s_axis_tvalid;
  output sobel_data_o0;
  input sobel_input_valid;
  input clk_i;
  input \sumresh_r_nxt[-1111111103]_0 ;
  input [42:0]data_o;
  input \sumresh_r_nxt[-1111111103]__1_0 ;
  input [6:0]D;
  input [6:0]\sumresh_r_nxt[-1111111104]__2_0 ;
  input [7:0]\multiresh_r_reg[5][9]_0 ;
  input [7:0]\multiresv_r_reg[7][9]_0 ;
  input [7:0]\sumresv_r_nxt[-1111111103]_0 ;

  wire [6:0]D;
  wire [13:0]PCIN;
  wire [13:0]PCOUT;
  wire checkres_reg_i_10_n_0;
  wire checkres_reg_i_11_n_0;
  wire checkres_reg_i_12_n_0;
  wire checkres_reg_i_1_n_3;
  wire checkres_reg_i_2_n_0;
  wire checkres_reg_i_2_n_1;
  wire checkres_reg_i_2_n_2;
  wire checkres_reg_i_2_n_3;
  wire checkres_reg_i_3_n_0;
  wire checkres_reg_i_3_n_1;
  wire checkres_reg_i_3_n_2;
  wire checkres_reg_i_3_n_3;
  wire checkres_reg_i_4_n_0;
  wire checkres_reg_i_4_n_1;
  wire checkres_reg_i_4_n_2;
  wire checkres_reg_i_4_n_3;
  wire checkres_reg_i_5_n_0;
  wire checkres_reg_i_6_n_0;
  wire checkres_reg_i_7_n_0;
  wire checkres_reg_i_8_n_0;
  wire checkres_reg_i_9_n_0;
  wire checkres_reg_n_100;
  wire checkres_reg_n_101;
  wire checkres_reg_n_102;
  wire checkres_reg_n_103;
  wire checkres_reg_n_104;
  wire checkres_reg_n_105;
  wire checkres_reg_n_78;
  wire checkres_reg_n_79;
  wire checkres_reg_n_80;
  wire checkres_reg_n_81;
  wire checkres_reg_n_82;
  wire checkres_reg_n_83;
  wire checkres_reg_n_84;
  wire checkres_reg_n_85;
  wire checkres_reg_n_86;
  wire checkres_reg_n_87;
  wire checkres_reg_n_88;
  wire checkres_reg_n_89;
  wire checkres_reg_n_90;
  wire checkres_reg_n_91;
  wire checkres_reg_n_92;
  wire checkres_reg_n_93;
  wire checkres_reg_n_94;
  wire checkres_reg_n_95;
  wire checkres_reg_n_96;
  wire checkres_reg_n_97;
  wire checkres_reg_n_98;
  wire checkres_reg_n_99;
  wire clk_i;
  wire [42:0]data_o;
  wire i___0_carry__0_i_1__0_n_0;
  wire i___0_carry__0_i_1_n_0;
  wire i___0_carry__0_i_2__0_n_0;
  wire i___0_carry__0_i_2_n_0;
  wire i___0_carry__0_i_3__0_n_0;
  wire i___0_carry__0_i_3_n_0;
  wire i___0_carry__0_i_4__0_n_0;
  wire i___0_carry__0_i_4_n_0;
  wire i___0_carry__0_i_5__0_n_0;
  wire i___0_carry__0_i_5_n_0;
  wire i___0_carry__0_i_6__0_n_0;
  wire i___0_carry__0_i_6_n_0;
  wire i___0_carry__0_i_7__0_n_0;
  wire i___0_carry__0_i_7_n_0;
  wire i___0_carry__0_i_8__0_n_0;
  wire i___0_carry__0_i_8_n_0;
  wire i___0_carry__1_i_1__0_n_0;
  wire i___0_carry__1_i_1_n_0;
  wire i___0_carry__1_i_2__0_n_0;
  wire i___0_carry__1_i_2_n_0;
  wire i___0_carry__1_i_3__0_n_0;
  wire i___0_carry__1_i_3_n_0;
  wire i___0_carry__1_i_4__0_n_0;
  wire i___0_carry__1_i_4_n_0;
  wire i___0_carry__1_i_5__0_n_0;
  wire i___0_carry__1_i_5_n_0;
  wire i___0_carry__1_i_6__0_n_0;
  wire i___0_carry__1_i_6_n_0;
  wire i___0_carry__1_i_7__0_n_0;
  wire i___0_carry__1_i_7_n_0;
  wire i___0_carry__1_i_8__0_n_0;
  wire i___0_carry__1_i_8_n_0;
  wire i___0_carry__2_i_1__0_n_0;
  wire i___0_carry__2_i_1_n_0;
  wire i___0_carry_i_1__0_n_0;
  wire i___0_carry_i_1_n_0;
  wire i___0_carry_i_2__0_n_0;
  wire i___0_carry_i_2_n_0;
  wire i___0_carry_i_3__0_n_0;
  wire i___0_carry_i_3_n_0;
  wire i___0_carry_i_4__0_n_0;
  wire i___0_carry_i_4_n_0;
  wire i___0_carry_i_5__0_n_0;
  wire i___0_carry_i_5_n_0;
  wire i___0_carry_i_6__0_n_0;
  wire i___0_carry_i_6_n_0;
  wire i___0_carry_i_7_n_0;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_1_n_1;
  wire i__carry__0_i_1_n_2;
  wire i__carry__0_i_1_n_3;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__0_i_9_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_2_n_1;
  wire i__carry__1_i_2_n_2;
  wire i__carry__1_i_2_n_3;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_5__0_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_3;
  wire i__carry_i_10_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_1_n_1;
  wire i__carry_i_1_n_2;
  wire i__carry_i_1_n_3;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire i__carry_i_9_n_0;
  wire ins_outputbuffer_i_10_n_0;
  wire ins_outputbuffer_i_11_n_0;
  wire ins_outputbuffer_i_12_n_0;
  wire ins_outputbuffer_i_13_n_0;
  wire ins_outputbuffer_i_14_n_0;
  wire ins_outputbuffer_i_15_n_0;
  wire ins_outputbuffer_i_16_n_0;
  wire ins_outputbuffer_i_16_n_1;
  wire ins_outputbuffer_i_16_n_2;
  wire ins_outputbuffer_i_16_n_3;
  wire ins_outputbuffer_i_17_n_0;
  wire ins_outputbuffer_i_18_n_0;
  wire ins_outputbuffer_i_19_n_0;
  wire ins_outputbuffer_i_1_n_3;
  wire ins_outputbuffer_i_20_n_0;
  wire ins_outputbuffer_i_21_n_0;
  wire ins_outputbuffer_i_22_n_0;
  wire ins_outputbuffer_i_23_n_0;
  wire ins_outputbuffer_i_24_n_0;
  wire ins_outputbuffer_i_25_n_0;
  wire ins_outputbuffer_i_26_n_0;
  wire ins_outputbuffer_i_27_n_0;
  wire ins_outputbuffer_i_28_n_0;
  wire ins_outputbuffer_i_29_n_0;
  wire ins_outputbuffer_i_2_n_0;
  wire ins_outputbuffer_i_2_n_1;
  wire ins_outputbuffer_i_2_n_2;
  wire ins_outputbuffer_i_2_n_3;
  wire ins_outputbuffer_i_30_n_0;
  wire ins_outputbuffer_i_3_n_0;
  wire ins_outputbuffer_i_4_n_0;
  wire ins_outputbuffer_i_5_n_0;
  wire ins_outputbuffer_i_6_n_0;
  wire ins_outputbuffer_i_7_n_0;
  wire ins_outputbuffer_i_7_n_1;
  wire ins_outputbuffer_i_7_n_2;
  wire ins_outputbuffer_i_7_n_3;
  wire ins_outputbuffer_i_8_n_0;
  wire ins_outputbuffer_i_9_n_0;
  wire [7:0]\multiresh_r_reg[5][9]_0 ;
  wire \multiresh_r_reg_n_0_[3][1] ;
  wire \multiresh_r_reg_n_0_[3][2] ;
  wire \multiresh_r_reg_n_0_[3][3] ;
  wire \multiresh_r_reg_n_0_[3][4] ;
  wire \multiresh_r_reg_n_0_[3][5] ;
  wire \multiresh_r_reg_n_0_[3][6] ;
  wire \multiresh_r_reg_n_0_[3][7] ;
  wire \multiresh_r_reg_n_0_[3][8] ;
  wire \multiresh_r_reg_n_0_[5][1] ;
  wire \multiresh_r_reg_n_0_[5][2] ;
  wire \multiresh_r_reg_n_0_[5][3] ;
  wire \multiresh_r_reg_n_0_[5][4] ;
  wire \multiresh_r_reg_n_0_[5][5] ;
  wire \multiresh_r_reg_n_0_[5][6] ;
  wire \multiresh_r_reg_n_0_[5][7] ;
  wire \multiresh_r_reg_n_0_[5][8] ;
  wire \multiresh_r_reg_n_0_[5][9] ;
  wire [7:0]\multiresv_r_reg[7][9]_0 ;
  wire \multiresv_r_reg_n_0_[1][1] ;
  wire \multiresv_r_reg_n_0_[1][2] ;
  wire \multiresv_r_reg_n_0_[1][3] ;
  wire \multiresv_r_reg_n_0_[1][4] ;
  wire \multiresv_r_reg_n_0_[1][5] ;
  wire \multiresv_r_reg_n_0_[1][6] ;
  wire \multiresv_r_reg_n_0_[1][7] ;
  wire \multiresv_r_reg_n_0_[1][8] ;
  wire \multiresv_r_reg_n_0_[7][1] ;
  wire \multiresv_r_reg_n_0_[7][2] ;
  wire \multiresv_r_reg_n_0_[7][3] ;
  wire \multiresv_r_reg_n_0_[7][4] ;
  wire \multiresv_r_reg_n_0_[7][5] ;
  wire \multiresv_r_reg_n_0_[7][6] ;
  wire \multiresv_r_reg_n_0_[7][7] ;
  wire \multiresv_r_reg_n_0_[7][8] ;
  wire \multiresv_r_reg_n_0_[7][9] ;
  wire quad_valid_r_reg_srl3_n_0;
  wire quadresh_r_reg_n_106;
  wire quadresh_r_reg_n_107;
  wire quadresh_r_reg_n_108;
  wire quadresh_r_reg_n_109;
  wire quadresh_r_reg_n_110;
  wire quadresh_r_reg_n_111;
  wire quadresh_r_reg_n_112;
  wire quadresh_r_reg_n_113;
  wire quadresh_r_reg_n_114;
  wire quadresh_r_reg_n_115;
  wire quadresh_r_reg_n_116;
  wire quadresh_r_reg_n_117;
  wire quadresh_r_reg_n_118;
  wire quadresh_r_reg_n_119;
  wire quadresh_r_reg_n_120;
  wire quadresh_r_reg_n_121;
  wire quadresh_r_reg_n_122;
  wire quadresh_r_reg_n_123;
  wire quadresh_r_reg_n_124;
  wire quadresh_r_reg_n_125;
  wire quadresh_r_reg_n_126;
  wire quadresh_r_reg_n_127;
  wire quadresh_r_reg_n_128;
  wire quadresh_r_reg_n_129;
  wire quadresh_r_reg_n_130;
  wire quadresh_r_reg_n_131;
  wire quadresh_r_reg_n_132;
  wire quadresh_r_reg_n_133;
  wire quadresh_r_reg_n_134;
  wire quadresh_r_reg_n_135;
  wire quadresh_r_reg_n_136;
  wire quadresh_r_reg_n_137;
  wire quadresh_r_reg_n_138;
  wire quadresh_r_reg_n_139;
  wire quadresh_r_reg_n_140;
  wire quadresh_r_reg_n_141;
  wire quadresh_r_reg_n_142;
  wire quadresh_r_reg_n_143;
  wire quadresh_r_reg_n_144;
  wire quadresh_r_reg_n_145;
  wire quadresh_r_reg_n_146;
  wire quadresh_r_reg_n_147;
  wire quadresh_r_reg_n_148;
  wire quadresh_r_reg_n_149;
  wire quadresh_r_reg_n_150;
  wire quadresh_r_reg_n_151;
  wire quadresh_r_reg_n_152;
  wire quadresh_r_reg_n_153;
  wire s_axis_tvalid;
  wire sobel_data_o0;
  wire sobel_input_valid;
  wire \sumresh_r_nxt[-1111111103]_0 ;
  wire \sumresh_r_nxt[-1111111103]__1_0 ;
  wire \sumresh_r_nxt[-1111111103]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_n_0 ;
  wire [6:0]\sumresh_r_nxt[-1111111104]__2_0 ;
  wire \sumresh_r_nxt[-1111111104]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__4_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__4_n_0 ;
  wire \sumresh_r_nxt[-_n_0_1111111103] ;
  wire \sumresh_r_nxt[-_n_0_1111111104] ;
  wire \sumresh_r_nxt[-_n_0_1111111105] ;
  wire \sumresh_r_nxt[-_n_0_1111111106] ;
  wire \sumresh_r_nxt[-_n_0_1111111107] ;
  wire \sumresh_r_nxt[-_n_0_1111111108] ;
  wire \sumresh_r_nxt[-_n_0_1111111109] ;
  wire \sumresh_r_nxt[-_n_0_1111111110] ;
  wire sumresh_r_nxt_carry__0_i_1_n_0;
  wire sumresh_r_nxt_carry__0_i_2_n_0;
  wire sumresh_r_nxt_carry__0_i_3_n_0;
  wire sumresh_r_nxt_carry__0_i_4_n_0;
  wire sumresh_r_nxt_carry__0_n_0;
  wire sumresh_r_nxt_carry__0_n_1;
  wire sumresh_r_nxt_carry__0_n_2;
  wire sumresh_r_nxt_carry__0_n_3;
  wire sumresh_r_nxt_carry__0_n_4;
  wire sumresh_r_nxt_carry__0_n_5;
  wire sumresh_r_nxt_carry__0_n_6;
  wire sumresh_r_nxt_carry__0_n_7;
  wire sumresh_r_nxt_carry__1_i_1_n_0;
  wire sumresh_r_nxt_carry__1_n_0;
  wire sumresh_r_nxt_carry__1_n_2;
  wire sumresh_r_nxt_carry__1_n_3;
  wire sumresh_r_nxt_carry__1_n_5;
  wire sumresh_r_nxt_carry__1_n_6;
  wire sumresh_r_nxt_carry__1_n_7;
  wire sumresh_r_nxt_carry_i_1_n_0;
  wire sumresh_r_nxt_carry_i_2_n_0;
  wire sumresh_r_nxt_carry_i_3_n_0;
  wire sumresh_r_nxt_carry_i_4_n_0;
  wire sumresh_r_nxt_carry_n_0;
  wire sumresh_r_nxt_carry_n_1;
  wire sumresh_r_nxt_carry_n_2;
  wire sumresh_r_nxt_carry_n_3;
  wire sumresh_r_nxt_carry_n_4;
  wire sumresh_r_nxt_carry_n_5;
  wire sumresh_r_nxt_carry_n_6;
  wire sumresh_r_nxt_carry_n_7;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_0 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_1 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_2 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_3 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_4 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_5 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_6 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__0_n_7 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_0 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_1 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_2 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_3 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_4 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_5 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_6 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__1_n_7 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__2_n_3 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__2_n_6 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry__2_n_7 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_0 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_1 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_2 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_3 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_4 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_5 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_6 ;
  wire \sumresh_r_nxt_inferred__0/i___0_carry_n_7 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__0_n_0 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__0_n_1 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__0_n_2 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__0_n_3 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__1_n_0 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__1_n_1 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__1_n_2 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__1_n_3 ;
  wire \sumresh_r_nxt_inferred__2/i__carry__2_n_3 ;
  wire \sumresh_r_nxt_inferred__2/i__carry_n_0 ;
  wire \sumresh_r_nxt_inferred__2/i__carry_n_1 ;
  wire \sumresh_r_nxt_inferred__2/i__carry_n_2 ;
  wire \sumresh_r_nxt_inferred__2/i__carry_n_3 ;
  wire [13:0]sumresv_r_nxt;
  wire [7:0]\sumresv_r_nxt[-1111111103]_0 ;
  wire \sumresv_r_nxt[-_n_0_1111111103] ;
  wire \sumresv_r_nxt[-_n_0_1111111104] ;
  wire \sumresv_r_nxt[-_n_0_1111111105] ;
  wire \sumresv_r_nxt[-_n_0_1111111106] ;
  wire \sumresv_r_nxt[-_n_0_1111111107] ;
  wire \sumresv_r_nxt[-_n_0_1111111108] ;
  wire \sumresv_r_nxt[-_n_0_1111111109] ;
  wire \sumresv_r_nxt[-_n_0_1111111110] ;
  wire \sumresv_r_nxt[-_n_0_1111111111] ;
  wire sumresv_r_nxt_carry__0_i_1_n_0;
  wire sumresv_r_nxt_carry__0_i_2_n_0;
  wire sumresv_r_nxt_carry__0_i_3_n_0;
  wire sumresv_r_nxt_carry__0_i_4_n_0;
  wire sumresv_r_nxt_carry__0_n_0;
  wire sumresv_r_nxt_carry__0_n_1;
  wire sumresv_r_nxt_carry__0_n_2;
  wire sumresv_r_nxt_carry__0_n_3;
  wire sumresv_r_nxt_carry__0_n_4;
  wire sumresv_r_nxt_carry__0_n_5;
  wire sumresv_r_nxt_carry__0_n_6;
  wire sumresv_r_nxt_carry__0_n_7;
  wire sumresv_r_nxt_carry__1_i_1_n_0;
  wire sumresv_r_nxt_carry__1_n_0;
  wire sumresv_r_nxt_carry__1_n_2;
  wire sumresv_r_nxt_carry__1_n_3;
  wire sumresv_r_nxt_carry__1_n_5;
  wire sumresv_r_nxt_carry__1_n_6;
  wire sumresv_r_nxt_carry__1_n_7;
  wire sumresv_r_nxt_carry_i_1_n_0;
  wire sumresv_r_nxt_carry_i_2_n_0;
  wire sumresv_r_nxt_carry_i_3_n_0;
  wire sumresv_r_nxt_carry_i_4_n_0;
  wire sumresv_r_nxt_carry_n_0;
  wire sumresv_r_nxt_carry_n_1;
  wire sumresv_r_nxt_carry_n_2;
  wire sumresv_r_nxt_carry_n_3;
  wire sumresv_r_nxt_carry_n_4;
  wire sumresv_r_nxt_carry_n_5;
  wire sumresv_r_nxt_carry_n_6;
  wire sumresv_r_nxt_carry_n_7;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_0 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_1 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_2 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_3 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_4 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_5 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_6 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__0_n_7 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_0 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_1 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_2 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_3 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_4 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_5 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_6 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__1_n_7 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__2_n_2 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry__2_n_7 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_0 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_1 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_2 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_3 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_4 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_5 ;
  wire \sumresv_r_nxt_inferred__0/i___0_carry_n_6 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_0 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_1 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_2 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_3 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_4 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_5 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_6 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__0_n_7 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_0 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_1 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_2 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_3 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_4 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_5 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_6 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__1_n_7 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__2_n_3 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__2_n_6 ;
  wire \sumresv_r_nxt_inferred__1/i__carry__2_n_7 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_0 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_1 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_2 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_3 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_4 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_5 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_6 ;
  wire \sumresv_r_nxt_inferred__1/i__carry_n_7 ;
  wire \sumresv_r_reg[-_n_0_1111111104] ;
  wire \sumresv_r_reg[-_n_0_1111111105] ;
  wire \sumresv_r_reg[-_n_0_1111111106] ;
  wire \sumresv_r_reg[-_n_0_1111111107] ;
  wire \sumresv_r_reg[-_n_0_1111111108] ;
  wire \sumresv_r_reg[-_n_0_1111111109] ;
  wire \sumresv_r_reg[-_n_0_1111111110] ;
  wire \sumresv_r_reg[-_n_0_1111111111] ;
  wire NLW_checkres_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_checkres_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_checkres_reg_OVERFLOW_UNCONNECTED;
  wire NLW_checkres_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_checkres_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_checkres_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_checkres_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_checkres_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_checkres_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_checkres_reg_P_UNCONNECTED;
  wire [47:0]NLW_checkres_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_checkres_reg_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_checkres_reg_i_1_O_UNCONNECTED;
  wire [3:1]NLW_i__carry__2_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__2_i_3_O_UNCONNECTED;
  wire [3:2]NLW_ins_outputbuffer_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_ins_outputbuffer_i_1_O_UNCONNECTED;
  wire [3:0]NLW_ins_outputbuffer_i_16_O_UNCONNECTED;
  wire [3:0]NLW_ins_outputbuffer_i_2_O_UNCONNECTED;
  wire [3:0]NLW_ins_outputbuffer_i_7_O_UNCONNECTED;
  wire NLW_quadresh_r_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_quadresh_r_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_quadresh_r_reg_OVERFLOW_UNCONNECTED;
  wire NLW_quadresh_r_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_quadresh_r_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_quadresh_r_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_quadresh_r_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_quadresh_r_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_quadresh_r_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_quadresh_r_reg_P_UNCONNECTED;
  wire [2:2]NLW_sumresh_r_nxt_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_sumresh_r_nxt_carry__1_O_UNCONNECTED;
  wire [3:1]\NLW_sumresh_r_nxt_inferred__0/i___0_carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sumresh_r_nxt_inferred__0/i___0_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_sumresh_r_nxt_inferred__2/i__carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sumresh_r_nxt_inferred__2/i__carry__2_O_UNCONNECTED ;
  wire [2:2]NLW_sumresv_r_nxt_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_sumresv_r_nxt_carry__1_O_UNCONNECTED;
  wire [0:0]\NLW_sumresv_r_nxt_inferred__0/i___0_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_sumresv_r_nxt_inferred__0/i___0_carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_sumresv_r_nxt_inferred__0/i___0_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_sumresv_r_nxt_inferred__1/i__carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sumresv_r_nxt_inferred__1/i__carry__2_O_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    checkres_reg
       (.A({sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_checkres_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt[13],sumresv_r_nxt}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_checkres_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_checkres_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_checkres_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk_i),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_checkres_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_checkres_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_checkres_reg_P_UNCONNECTED[47:28],checkres_reg_n_78,checkres_reg_n_79,checkres_reg_n_80,checkres_reg_n_81,checkres_reg_n_82,checkres_reg_n_83,checkres_reg_n_84,checkres_reg_n_85,checkres_reg_n_86,checkres_reg_n_87,checkres_reg_n_88,checkres_reg_n_89,checkres_reg_n_90,checkres_reg_n_91,checkres_reg_n_92,checkres_reg_n_93,checkres_reg_n_94,checkres_reg_n_95,checkres_reg_n_96,checkres_reg_n_97,checkres_reg_n_98,checkres_reg_n_99,checkres_reg_n_100,checkres_reg_n_101,checkres_reg_n_102,checkres_reg_n_103,checkres_reg_n_104,checkres_reg_n_105}),
        .PATTERNBDETECT(NLW_checkres_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_checkres_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({quadresh_r_reg_n_106,quadresh_r_reg_n_107,quadresh_r_reg_n_108,quadresh_r_reg_n_109,quadresh_r_reg_n_110,quadresh_r_reg_n_111,quadresh_r_reg_n_112,quadresh_r_reg_n_113,quadresh_r_reg_n_114,quadresh_r_reg_n_115,quadresh_r_reg_n_116,quadresh_r_reg_n_117,quadresh_r_reg_n_118,quadresh_r_reg_n_119,quadresh_r_reg_n_120,quadresh_r_reg_n_121,quadresh_r_reg_n_122,quadresh_r_reg_n_123,quadresh_r_reg_n_124,quadresh_r_reg_n_125,quadresh_r_reg_n_126,quadresh_r_reg_n_127,quadresh_r_reg_n_128,quadresh_r_reg_n_129,quadresh_r_reg_n_130,quadresh_r_reg_n_131,quadresh_r_reg_n_132,quadresh_r_reg_n_133,quadresh_r_reg_n_134,quadresh_r_reg_n_135,quadresh_r_reg_n_136,quadresh_r_reg_n_137,quadresh_r_reg_n_138,quadresh_r_reg_n_139,quadresh_r_reg_n_140,quadresh_r_reg_n_141,quadresh_r_reg_n_142,quadresh_r_reg_n_143,quadresh_r_reg_n_144,quadresh_r_reg_n_145,quadresh_r_reg_n_146,quadresh_r_reg_n_147,quadresh_r_reg_n_148,quadresh_r_reg_n_149,quadresh_r_reg_n_150,quadresh_r_reg_n_151,quadresh_r_reg_n_152,quadresh_r_reg_n_153}),
        .PCOUT(NLW_checkres_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_checkres_reg_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checkres_reg_i_1
       (.CI(checkres_reg_i_2_n_0),
        .CO({NLW_checkres_reg_i_1_CO_UNCONNECTED[3:1],checkres_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_checkres_reg_i_1_O_UNCONNECTED[3:2],sumresv_r_nxt[13:12]}),
        .S({1'b0,1'b0,\sumresv_r_nxt_inferred__1/i__carry__2_n_6 ,\sumresv_r_nxt_inferred__1/i__carry__2_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_10
       (.I0(\sumresv_r_reg[-_n_0_1111111109] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry_n_5 ),
        .O(checkres_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_11
       (.I0(\sumresv_r_reg[-_n_0_1111111110] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry_n_6 ),
        .O(checkres_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_12
       (.I0(\sumresv_r_reg[-_n_0_1111111111] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry_n_7 ),
        .O(checkres_reg_i_12_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checkres_reg_i_2
       (.CI(checkres_reg_i_3_n_0),
        .CO({checkres_reg_i_2_n_0,checkres_reg_i_2_n_1,checkres_reg_i_2_n_2,checkres_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sumresv_r_nxt[11:8]),
        .S({\sumresv_r_nxt_inferred__1/i__carry__1_n_4 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_5 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_6 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checkres_reg_i_3
       (.CI(checkres_reg_i_4_n_0),
        .CO({checkres_reg_i_3_n_0,checkres_reg_i_3_n_1,checkres_reg_i_3_n_2,checkres_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({\sumresv_r_reg[-_n_0_1111111104] ,\sumresv_r_reg[-_n_0_1111111105] ,\sumresv_r_reg[-_n_0_1111111106] ,\sumresv_r_reg[-_n_0_1111111107] }),
        .O(sumresv_r_nxt[7:4]),
        .S({checkres_reg_i_5_n_0,checkres_reg_i_6_n_0,checkres_reg_i_7_n_0,checkres_reg_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 checkres_reg_i_4
       (.CI(1'b0),
        .CO({checkres_reg_i_4_n_0,checkres_reg_i_4_n_1,checkres_reg_i_4_n_2,checkres_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({\sumresv_r_reg[-_n_0_1111111108] ,\sumresv_r_reg[-_n_0_1111111109] ,\sumresv_r_reg[-_n_0_1111111110] ,\sumresv_r_reg[-_n_0_1111111111] }),
        .O(sumresv_r_nxt[3:0]),
        .S({checkres_reg_i_9_n_0,checkres_reg_i_10_n_0,checkres_reg_i_11_n_0,checkres_reg_i_12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_5
       (.I0(\sumresv_r_reg[-_n_0_1111111104] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry__0_n_4 ),
        .O(checkres_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_6
       (.I0(\sumresv_r_reg[-_n_0_1111111105] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry__0_n_5 ),
        .O(checkres_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_7
       (.I0(\sumresv_r_reg[-_n_0_1111111106] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry__0_n_6 ),
        .O(checkres_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_8
       (.I0(\sumresv_r_reg[-_n_0_1111111107] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry__0_n_7 ),
        .O(checkres_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    checkres_reg_i_9
       (.I0(\sumresv_r_reg[-_n_0_1111111108] ),
        .I1(\sumresv_r_nxt_inferred__1/i__carry_n_4 ),
        .O(checkres_reg_i_9_n_0));
  FDRE checkres_valid_r_reg
       (.C(clk_i),
        .CE(1'b1),
        .D(quad_valid_r_reg_srl3_n_0),
        .Q(s_axis_tvalid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_1
       (.I0(\sumresh_r_nxt[-1111111105]__2_n_0 ),
        .I1(sumresh_r_nxt_carry__0_n_6),
        .I2(\sumresh_r_nxt[-1111111105]__4_n_0 ),
        .O(i___0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_1__0
       (.I0(\sumresh_r_nxt[-1111111105]__2_n_0 ),
        .I1(sumresv_r_nxt_carry__0_n_6),
        .I2(\sumresh_r_nxt[-1111111105]__4_n_0 ),
        .O(i___0_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_2
       (.I0(\sumresh_r_nxt[-1111111106]__2_n_0 ),
        .I1(sumresh_r_nxt_carry__0_n_7),
        .I2(\sumresh_r_nxt[-1111111106]__4_n_0 ),
        .O(i___0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_2__0
       (.I0(\sumresh_r_nxt[-1111111106]__2_n_0 ),
        .I1(sumresv_r_nxt_carry__0_n_7),
        .I2(\sumresh_r_nxt[-1111111106]__4_n_0 ),
        .O(i___0_carry__0_i_2__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_3
       (.I0(\sumresh_r_nxt[-1111111107]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_4),
        .I2(\sumresh_r_nxt[-1111111107]__4_n_0 ),
        .O(i___0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_3__0
       (.I0(\sumresh_r_nxt[-1111111107]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_4),
        .I2(\sumresh_r_nxt[-1111111107]__4_n_0 ),
        .O(i___0_carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_4
       (.I0(\sumresh_r_nxt[-1111111108]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_5),
        .I2(\sumresh_r_nxt[-1111111108]__4_n_0 ),
        .O(i___0_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry__0_i_4__0
       (.I0(\sumresh_r_nxt[-1111111108]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_5),
        .I2(\sumresh_r_nxt[-1111111108]__4_n_0 ),
        .O(i___0_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_5
       (.I0(i___0_carry__0_i_1_n_0),
        .I1(sumresh_r_nxt_carry__0_n_5),
        .I2(\sumresh_r_nxt[-1111111104]__2_n_0 ),
        .I3(\sumresh_r_nxt[-1111111104]__4_n_0 ),
        .O(i___0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_5__0
       (.I0(i___0_carry__0_i_1__0_n_0),
        .I1(sumresv_r_nxt_carry__0_n_5),
        .I2(\sumresh_r_nxt[-1111111104]__2_n_0 ),
        .I3(\sumresh_r_nxt[-1111111104]__4_n_0 ),
        .O(i___0_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_6
       (.I0(\sumresh_r_nxt[-1111111105]__2_n_0 ),
        .I1(sumresh_r_nxt_carry__0_n_6),
        .I2(\sumresh_r_nxt[-1111111105]__4_n_0 ),
        .I3(i___0_carry__0_i_2_n_0),
        .O(i___0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_6__0
       (.I0(\sumresh_r_nxt[-1111111105]__2_n_0 ),
        .I1(sumresv_r_nxt_carry__0_n_6),
        .I2(\sumresh_r_nxt[-1111111105]__4_n_0 ),
        .I3(i___0_carry__0_i_2__0_n_0),
        .O(i___0_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_7
       (.I0(\sumresh_r_nxt[-1111111106]__2_n_0 ),
        .I1(sumresh_r_nxt_carry__0_n_7),
        .I2(\sumresh_r_nxt[-1111111106]__4_n_0 ),
        .I3(i___0_carry__0_i_3_n_0),
        .O(i___0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_7__0
       (.I0(\sumresh_r_nxt[-1111111106]__2_n_0 ),
        .I1(sumresv_r_nxt_carry__0_n_7),
        .I2(\sumresh_r_nxt[-1111111106]__4_n_0 ),
        .I3(i___0_carry__0_i_3__0_n_0),
        .O(i___0_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_8
       (.I0(\sumresh_r_nxt[-1111111107]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_4),
        .I2(\sumresh_r_nxt[-1111111107]__4_n_0 ),
        .I3(i___0_carry__0_i_4_n_0),
        .O(i___0_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry__0_i_8__0
       (.I0(\sumresh_r_nxt[-1111111107]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_4),
        .I2(\sumresh_r_nxt[-1111111107]__4_n_0 ),
        .I3(i___0_carry__0_i_4__0_n_0),
        .O(i___0_carry__0_i_8__0_n_0));
  LUT3 #(
    .INIT(8'hDC)) 
    i___0_carry__1_i_1
       (.I0(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I1(sumresh_r_nxt_carry__1_n_6),
        .I2(sumresh_r_nxt_carry__1_n_7),
        .O(i___0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'hDC)) 
    i___0_carry__1_i_1__0
       (.I0(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I1(sumresv_r_nxt_carry__1_n_6),
        .I2(sumresv_r_nxt_carry__1_n_7),
        .O(i___0_carry__1_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hC2)) 
    i___0_carry__1_i_2
       (.I0(sumresh_r_nxt_carry__0_n_4),
        .I1(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I2(sumresh_r_nxt_carry__1_n_7),
        .O(i___0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'hC2)) 
    i___0_carry__1_i_2__0
       (.I0(sumresv_r_nxt_carry__0_n_4),
        .I1(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I2(sumresv_r_nxt_carry__1_n_7),
        .O(i___0_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__1_i_3
       (.I0(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I1(sumresh_r_nxt_carry__0_n_4),
        .O(i___0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___0_carry__1_i_3__0
       (.I0(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I1(sumresv_r_nxt_carry__0_n_4),
        .O(i___0_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_4
       (.I0(sumresh_r_nxt_carry__0_n_4),
        .I1(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .O(i___0_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__1_i_4__0
       (.I0(sumresv_r_nxt_carry__0_n_4),
        .I1(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .O(i___0_carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hCE31)) 
    i___0_carry__1_i_5
       (.I0(sumresh_r_nxt_carry__1_n_7),
        .I1(sumresh_r_nxt_carry__1_n_6),
        .I2(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I3(sumresh_r_nxt_carry__1_n_5),
        .O(i___0_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'hCE31)) 
    i___0_carry__1_i_5__0
       (.I0(sumresv_r_nxt_carry__1_n_7),
        .I1(sumresv_r_nxt_carry__1_n_6),
        .I2(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I3(sumresv_r_nxt_carry__1_n_5),
        .O(i___0_carry__1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hCC39)) 
    i___0_carry__1_i_6
       (.I0(sumresh_r_nxt_carry__0_n_4),
        .I1(sumresh_r_nxt_carry__1_n_6),
        .I2(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I3(sumresh_r_nxt_carry__1_n_7),
        .O(i___0_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'hCC39)) 
    i___0_carry__1_i_6__0
       (.I0(sumresv_r_nxt_carry__0_n_4),
        .I1(sumresv_r_nxt_carry__1_n_6),
        .I2(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I3(sumresv_r_nxt_carry__1_n_7),
        .O(i___0_carry__1_i_6__0_n_0));
  LUT3 #(
    .INIT(8'hA6)) 
    i___0_carry__1_i_7
       (.I0(sumresh_r_nxt_carry__1_n_7),
        .I1(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I2(sumresh_r_nxt_carry__0_n_4),
        .O(i___0_carry__1_i_7_n_0));
  LUT3 #(
    .INIT(8'hA6)) 
    i___0_carry__1_i_7__0
       (.I0(sumresv_r_nxt_carry__1_n_7),
        .I1(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I2(sumresv_r_nxt_carry__0_n_4),
        .O(i___0_carry__1_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h99969666)) 
    i___0_carry__1_i_8
       (.I0(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I1(sumresh_r_nxt_carry__0_n_4),
        .I2(\sumresh_r_nxt[-1111111104]__4_n_0 ),
        .I3(sumresh_r_nxt_carry__0_n_5),
        .I4(\sumresh_r_nxt[-1111111104]__2_n_0 ),
        .O(i___0_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'h99969666)) 
    i___0_carry__1_i_8__0
       (.I0(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .I1(sumresv_r_nxt_carry__0_n_4),
        .I2(\sumresh_r_nxt[-1111111104]__4_n_0 ),
        .I3(sumresv_r_nxt_carry__0_n_5),
        .I4(\sumresh_r_nxt[-1111111104]__2_n_0 ),
        .O(i___0_carry__1_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__2_i_1
       (.I0(sumresh_r_nxt_carry__1_n_5),
        .I1(sumresh_r_nxt_carry__1_n_0),
        .O(i___0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry__2_i_1__0
       (.I0(sumresv_r_nxt_carry__1_n_5),
        .I1(sumresv_r_nxt_carry__1_n_0),
        .O(i___0_carry__2_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_1
       (.I0(\sumresh_r_nxt[-1111111109]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_6),
        .I2(\sumresh_r_nxt[-1111111109]__4_n_0 ),
        .O(i___0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_1__0
       (.I0(\sumresh_r_nxt[-1111111109]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_6),
        .I2(\sumresh_r_nxt[-1111111109]__4_n_0 ),
        .O(i___0_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_2
       (.I0(\sumresh_r_nxt[-1111111110]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_7),
        .I2(\sumresh_r_nxt[-1111111110]__4_n_0 ),
        .O(i___0_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    i___0_carry_i_2__0
       (.I0(\sumresh_r_nxt[-1111111110]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_7),
        .I2(\sumresh_r_nxt[-1111111110]__4_n_0 ),
        .O(i___0_carry_i_2__0_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry_i_3
       (.I0(\sumresh_r_nxt[-1111111111]__2_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__4_n_0 ),
        .O(i___0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_3__0
       (.I0(\sumresh_r_nxt[-1111111108]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_5),
        .I2(\sumresh_r_nxt[-1111111108]__4_n_0 ),
        .I3(i___0_carry_i_1__0_n_0),
        .O(i___0_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_4
       (.I0(\sumresh_r_nxt[-1111111108]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_5),
        .I2(\sumresh_r_nxt[-1111111108]__4_n_0 ),
        .I3(i___0_carry_i_1_n_0),
        .O(i___0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_4__0
       (.I0(\sumresh_r_nxt[-1111111109]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_6),
        .I2(\sumresh_r_nxt[-1111111109]__4_n_0 ),
        .I3(i___0_carry_i_2__0_n_0),
        .O(i___0_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_5
       (.I0(\sumresh_r_nxt[-1111111109]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_6),
        .I2(\sumresh_r_nxt[-1111111109]__4_n_0 ),
        .I3(i___0_carry_i_2_n_0),
        .O(i___0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_5__0
       (.I0(\sumresh_r_nxt[-1111111110]__2_n_0 ),
        .I1(sumresv_r_nxt_carry_n_7),
        .I2(\sumresh_r_nxt[-1111111110]__4_n_0 ),
        .I3(i___0_carry_i_3_n_0),
        .O(i___0_carry_i_5__0_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_6
       (.I0(\sumresh_r_nxt[-1111111111]__2_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__4_n_0 ),
        .O(i___0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___0_carry_i_6__0
       (.I0(\sumresh_r_nxt[-1111111110]__2_n_0 ),
        .I1(sumresh_r_nxt_carry_n_7),
        .I2(\sumresh_r_nxt[-1111111110]__4_n_0 ),
        .I3(i___0_carry_i_3_n_0),
        .O(i___0_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_7
       (.I0(\sumresh_r_nxt[-1111111111]__4_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_n_0 ),
        .O(i___0_carry_i_7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_1
       (.CI(i__carry_i_1_n_0),
        .CO({i__carry__0_i_1_n_0,i__carry__0_i_1_n_1,i__carry__0_i_1_n_2,i__carry__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({\sumresh_r_nxt_inferred__0/i___0_carry__0_n_4 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_5 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_7 }),
        .O(PCIN[7:4]),
        .S({i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0,i__carry__0_i_9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111104] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__0_n_4 ),
        .O(i__carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2
       (.I0(PCIN[7]),
        .I1(\sumresh_r_nxt[-_n_0_1111111104] ),
        .O(i__carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111105] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__0_n_5 ),
        .O(i__carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3
       (.I0(PCIN[6]),
        .I1(\sumresh_r_nxt[-_n_0_1111111105] ),
        .O(i__carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111106] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__0_n_6 ),
        .O(i__carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4
       (.I0(PCIN[5]),
        .I1(\sumresh_r_nxt[-_n_0_1111111106] ),
        .O(i__carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111107] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__0_n_7 ),
        .O(i__carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_5
       (.I0(PCIN[4]),
        .I1(\sumresh_r_nxt[-_n_0_1111111107] ),
        .O(i__carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_6
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry__0_n_4 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_n_0 ),
        .O(i__carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_7
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry__0_n_5 ),
        .I1(\sumresh_r_nxt[-1111111105]__1_n_0 ),
        .O(i__carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_8
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry__0_n_6 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_n_0 ),
        .O(i__carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_9
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry__0_n_7 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_n_0 ),
        .O(i__carry__0_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\sumresh_r_nxt[-_n_0_1111111103] ),
        .O(i__carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1__0
       (.I0(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_5 ),
        .O(i__carry__1_i_1__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__1_i_2
       (.CI(i__carry__0_i_1_n_0),
        .CO({i__carry__1_i_2_n_0,i__carry__1_i_2_n_1,i__carry__1_i_2_n_2,i__carry__1_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(PCIN[11:8]),
        .S({\sumresh_r_nxt_inferred__0/i___0_carry__1_n_4 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_5 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_7 }));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__0
       (.I0(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_5 ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_4 ),
        .O(i__carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3
       (.I0(\sumresh_r_nxt[-_n_0_1111111103] ),
        .I1(PCIN[11]),
        .O(i__carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__0
       (.I0(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_5 ),
        .I1(\sumresv_r_nxt[-_n_0_1111111103] ),
        .O(i__carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4
       (.I0(\sumresh_r_nxt[-_n_0_1111111103] ),
        .I1(PCIN[10]),
        .O(i__carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111103] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_6 ),
        .O(i__carry__1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_5
       (.I0(PCIN[9]),
        .I1(\sumresh_r_nxt[-_n_0_1111111103] ),
        .O(i__carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_5__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111103] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_7 ),
        .O(i__carry__1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_6
       (.I0(PCIN[8]),
        .I1(\sumresh_r_nxt[-_n_0_1111111103] ),
        .O(i__carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_1
       (.I0(\sumresv_r_nxt_inferred__0/i___0_carry__2_n_7 ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__2_n_2 ),
        .O(i__carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__0
       (.I0(PCIN[12]),
        .I1(PCIN[13]),
        .O(i__carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2
       (.I0(PCIN[11]),
        .I1(PCIN[12]),
        .O(i__carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__0
       (.I0(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_4 ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry__2_n_7 ),
        .O(i__carry__2_i_2__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__2_i_3
       (.CI(i__carry__1_i_2_n_0),
        .CO({NLW_i__carry__2_i_3_CO_UNCONNECTED[3:1],i__carry__2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__carry__2_i_3_O_UNCONNECTED[3:2],PCIN[13:12]}),
        .S({1'b0,1'b0,\sumresh_r_nxt_inferred__0/i___0_carry__2_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry__2_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_1
       (.CI(1'b0),
        .CO({i__carry_i_1_n_0,i__carry_i_1_n_1,i__carry_i_1_n_2,i__carry_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({\sumresh_r_nxt_inferred__0/i___0_carry_n_4 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_5 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_6 ,i__carry_i_6_n_0}),
        .O(PCIN[3:0]),
        .S({i__carry_i_7_n_0,i__carry_i_8_n_0,i__carry_i_9_n_0,i__carry_i_10_n_0}));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry_i_10
       (.I0(\sumresh_r_nxt[-1111111111]__2_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__4_n_0 ),
        .I2(\sumresv_r_nxt[-_n_0_1111111111] ),
        .O(i__carry_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111108] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry_n_4 ),
        .O(i__carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2
       (.I0(PCIN[3]),
        .I1(\sumresh_r_nxt[-_n_0_1111111108] ),
        .O(i__carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111109] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry_n_5 ),
        .O(i__carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3
       (.I0(PCIN[2]),
        .I1(\sumresh_r_nxt[-_n_0_1111111109] ),
        .O(i__carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111110] ),
        .I1(\sumresv_r_nxt_inferred__0/i___0_carry_n_6 ),
        .O(i__carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4
       (.I0(PCIN[1]),
        .I1(\sumresh_r_nxt[-_n_0_1111111110] ),
        .O(i__carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__0
       (.I0(\sumresv_r_nxt[-_n_0_1111111111] ),
        .I1(\sumresh_r_nxt_inferred__0/i___0_carry_n_7 ),
        .O(i__carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_5
       (.I0(PCIN[0]),
        .I1(\sumresv_r_reg[-_n_0_1111111111] ),
        .O(i__carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_6
       (.I0(\sumresh_r_nxt[-1111111111]__4_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_n_0 ),
        .O(i__carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_7
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry_n_4 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_n_0 ),
        .O(i__carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_8
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry_n_5 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_n_0 ),
        .O(i__carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_9
       (.I0(\sumresh_r_nxt_inferred__0/i___0_carry_n_6 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_n_0 ),
        .O(i__carry_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ins_outputbuffer_i_1
       (.CI(ins_outputbuffer_i_2_n_0),
        .CO({NLW_ins_outputbuffer_i_1_CO_UNCONNECTED[3:2],sobel_data_o0,ins_outputbuffer_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ins_outputbuffer_i_3_n_0,ins_outputbuffer_i_4_n_0}),
        .O(NLW_ins_outputbuffer_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ins_outputbuffer_i_5_n_0,ins_outputbuffer_i_6_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_10
       (.I0(checkres_reg_n_87),
        .I1(checkres_reg_n_86),
        .O(ins_outputbuffer_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_11
       (.I0(checkres_reg_n_89),
        .I1(checkres_reg_n_88),
        .O(ins_outputbuffer_i_11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_12
       (.I0(checkres_reg_n_83),
        .I1(checkres_reg_n_82),
        .O(ins_outputbuffer_i_12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_13
       (.I0(checkres_reg_n_85),
        .I1(checkres_reg_n_84),
        .O(ins_outputbuffer_i_13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_14
       (.I0(checkres_reg_n_87),
        .I1(checkres_reg_n_86),
        .O(ins_outputbuffer_i_14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_15
       (.I0(checkres_reg_n_89),
        .I1(checkres_reg_n_88),
        .O(ins_outputbuffer_i_15_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ins_outputbuffer_i_16
       (.CI(1'b0),
        .CO({ins_outputbuffer_i_16_n_0,ins_outputbuffer_i_16_n_1,ins_outputbuffer_i_16_n_2,ins_outputbuffer_i_16_n_3}),
        .CYINIT(1'b0),
        .DI({ins_outputbuffer_i_23_n_0,ins_outputbuffer_i_24_n_0,ins_outputbuffer_i_25_n_0,ins_outputbuffer_i_26_n_0}),
        .O(NLW_ins_outputbuffer_i_16_O_UNCONNECTED[3:0]),
        .S({ins_outputbuffer_i_27_n_0,ins_outputbuffer_i_28_n_0,ins_outputbuffer_i_29_n_0,ins_outputbuffer_i_30_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_17
       (.I0(checkres_reg_n_91),
        .I1(checkres_reg_n_90),
        .O(ins_outputbuffer_i_17_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_18
       (.I0(checkres_reg_n_93),
        .I1(checkres_reg_n_92),
        .O(ins_outputbuffer_i_18_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_19
       (.I0(checkres_reg_n_91),
        .I1(checkres_reg_n_90),
        .O(ins_outputbuffer_i_19_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ins_outputbuffer_i_2
       (.CI(ins_outputbuffer_i_7_n_0),
        .CO({ins_outputbuffer_i_2_n_0,ins_outputbuffer_i_2_n_1,ins_outputbuffer_i_2_n_2,ins_outputbuffer_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({ins_outputbuffer_i_8_n_0,ins_outputbuffer_i_9_n_0,ins_outputbuffer_i_10_n_0,ins_outputbuffer_i_11_n_0}),
        .O(NLW_ins_outputbuffer_i_2_O_UNCONNECTED[3:0]),
        .S({ins_outputbuffer_i_12_n_0,ins_outputbuffer_i_13_n_0,ins_outputbuffer_i_14_n_0,ins_outputbuffer_i_15_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_20
       (.I0(checkres_reg_n_93),
        .I1(checkres_reg_n_92),
        .O(ins_outputbuffer_i_20_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ins_outputbuffer_i_21
       (.I0(checkres_reg_n_95),
        .I1(checkres_reg_n_94),
        .O(ins_outputbuffer_i_21_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ins_outputbuffer_i_22
       (.I0(checkres_reg_n_97),
        .I1(checkres_reg_n_96),
        .O(ins_outputbuffer_i_22_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ins_outputbuffer_i_23
       (.I0(checkres_reg_n_99),
        .I1(checkres_reg_n_98),
        .O(ins_outputbuffer_i_23_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ins_outputbuffer_i_24
       (.I0(checkres_reg_n_101),
        .I1(checkres_reg_n_100),
        .O(ins_outputbuffer_i_24_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_25
       (.I0(checkres_reg_n_103),
        .I1(checkres_reg_n_102),
        .O(ins_outputbuffer_i_25_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_26
       (.I0(checkres_reg_n_105),
        .I1(checkres_reg_n_104),
        .O(ins_outputbuffer_i_26_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ins_outputbuffer_i_27
       (.I0(checkres_reg_n_98),
        .I1(checkres_reg_n_99),
        .O(ins_outputbuffer_i_27_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ins_outputbuffer_i_28
       (.I0(checkres_reg_n_100),
        .I1(checkres_reg_n_101),
        .O(ins_outputbuffer_i_28_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_29
       (.I0(checkres_reg_n_103),
        .I1(checkres_reg_n_102),
        .O(ins_outputbuffer_i_29_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ins_outputbuffer_i_3
       (.I0(checkres_reg_n_79),
        .I1(checkres_reg_n_78),
        .O(ins_outputbuffer_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_30
       (.I0(checkres_reg_n_105),
        .I1(checkres_reg_n_104),
        .O(ins_outputbuffer_i_30_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_4
       (.I0(checkres_reg_n_81),
        .I1(checkres_reg_n_80),
        .O(ins_outputbuffer_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_5
       (.I0(checkres_reg_n_79),
        .I1(checkres_reg_n_78),
        .O(ins_outputbuffer_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ins_outputbuffer_i_6
       (.I0(checkres_reg_n_81),
        .I1(checkres_reg_n_80),
        .O(ins_outputbuffer_i_6_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ins_outputbuffer_i_7
       (.CI(ins_outputbuffer_i_16_n_0),
        .CO({ins_outputbuffer_i_7_n_0,ins_outputbuffer_i_7_n_1,ins_outputbuffer_i_7_n_2,ins_outputbuffer_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({ins_outputbuffer_i_17_n_0,ins_outputbuffer_i_18_n_0,1'b0,1'b0}),
        .O(NLW_ins_outputbuffer_i_7_O_UNCONNECTED[3:0]),
        .S({ins_outputbuffer_i_19_n_0,ins_outputbuffer_i_20_n_0,ins_outputbuffer_i_21_n_0,ins_outputbuffer_i_22_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_8
       (.I0(checkres_reg_n_83),
        .I1(checkres_reg_n_82),
        .O(ins_outputbuffer_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ins_outputbuffer_i_9
       (.I0(checkres_reg_n_85),
        .I1(checkres_reg_n_84),
        .O(ins_outputbuffer_i_9_n_0));
  FDRE \multiresh_r_reg[3][1] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[24]),
        .Q(\multiresh_r_reg_n_0_[3][1] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][2] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[25]),
        .Q(\multiresh_r_reg_n_0_[3][2] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][3] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[26]),
        .Q(\multiresh_r_reg_n_0_[3][3] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][4] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[27]),
        .Q(\multiresh_r_reg_n_0_[3][4] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][5] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[28]),
        .Q(\multiresh_r_reg_n_0_[3][5] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][6] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[29]),
        .Q(\multiresh_r_reg_n_0_[3][6] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][7] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[30]),
        .Q(\multiresh_r_reg_n_0_[3][7] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[3][8] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[31]),
        .Q(\multiresh_r_reg_n_0_[3][8] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][1] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[32]),
        .Q(\multiresh_r_reg_n_0_[5][1] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][2] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [0]),
        .Q(\multiresh_r_reg_n_0_[5][2] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][3] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [1]),
        .Q(\multiresh_r_reg_n_0_[5][3] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][4] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [2]),
        .Q(\multiresh_r_reg_n_0_[5][4] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][5] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [3]),
        .Q(\multiresh_r_reg_n_0_[5][5] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][6] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [4]),
        .Q(\multiresh_r_reg_n_0_[5][6] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][7] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [5]),
        .Q(\multiresh_r_reg_n_0_[5][7] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][8] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [6]),
        .Q(\multiresh_r_reg_n_0_[5][8] ),
        .R(1'b0));
  FDRE \multiresh_r_reg[5][9] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresh_r_reg[5][9]_0 [7]),
        .Q(\multiresh_r_reg_n_0_[5][9] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][1] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[8]),
        .Q(\multiresv_r_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][2] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[9]),
        .Q(\multiresv_r_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][3] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[10]),
        .Q(\multiresv_r_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][4] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[11]),
        .Q(\multiresv_r_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][5] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[12]),
        .Q(\multiresv_r_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][6] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[13]),
        .Q(\multiresv_r_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][7] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[14]),
        .Q(\multiresv_r_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[1][8] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[15]),
        .Q(\multiresv_r_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][1] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[41]),
        .Q(\multiresv_r_reg_n_0_[7][1] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][2] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [0]),
        .Q(\multiresv_r_reg_n_0_[7][2] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][3] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [1]),
        .Q(\multiresv_r_reg_n_0_[7][3] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][4] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [2]),
        .Q(\multiresv_r_reg_n_0_[7][4] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][5] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [3]),
        .Q(\multiresv_r_reg_n_0_[7][5] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][6] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [4]),
        .Q(\multiresv_r_reg_n_0_[7][6] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][7] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [5]),
        .Q(\multiresv_r_reg_n_0_[7][7] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][8] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [6]),
        .Q(\multiresv_r_reg_n_0_[7][8] ),
        .R(1'b0));
  FDRE \multiresv_r_reg[7][9] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\multiresv_r_reg[7][9]_0 [7]),
        .Q(\multiresv_r_reg_n_0_[7][9] ),
        .R(1'b0));
  (* srl_name = "\U0/sobel_top_inst/faltung_inst/quad_valid_r_reg_srl3 " *) 
  SRL16E quad_valid_r_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk_i),
        .D(sobel_input_valid),
        .Q(quad_valid_r_reg_srl3_n_0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    quadresh_r_reg
       (.A({PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_quadresh_r_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({PCOUT[13],PCOUT[13],PCOUT[13],PCOUT[13],PCOUT}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_quadresh_r_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_quadresh_r_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_quadresh_r_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_i),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_quadresh_r_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_quadresh_r_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_quadresh_r_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_quadresh_r_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_quadresh_r_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({quadresh_r_reg_n_106,quadresh_r_reg_n_107,quadresh_r_reg_n_108,quadresh_r_reg_n_109,quadresh_r_reg_n_110,quadresh_r_reg_n_111,quadresh_r_reg_n_112,quadresh_r_reg_n_113,quadresh_r_reg_n_114,quadresh_r_reg_n_115,quadresh_r_reg_n_116,quadresh_r_reg_n_117,quadresh_r_reg_n_118,quadresh_r_reg_n_119,quadresh_r_reg_n_120,quadresh_r_reg_n_121,quadresh_r_reg_n_122,quadresh_r_reg_n_123,quadresh_r_reg_n_124,quadresh_r_reg_n_125,quadresh_r_reg_n_126,quadresh_r_reg_n_127,quadresh_r_reg_n_128,quadresh_r_reg_n_129,quadresh_r_reg_n_130,quadresh_r_reg_n_131,quadresh_r_reg_n_132,quadresh_r_reg_n_133,quadresh_r_reg_n_134,quadresh_r_reg_n_135,quadresh_r_reg_n_136,quadresh_r_reg_n_137,quadresh_r_reg_n_138,quadresh_r_reg_n_139,quadresh_r_reg_n_140,quadresh_r_reg_n_141,quadresh_r_reg_n_142,quadresh_r_reg_n_143,quadresh_r_reg_n_144,quadresh_r_reg_n_145,quadresh_r_reg_n_146,quadresh_r_reg_n_147,quadresh_r_reg_n_148,quadresh_r_reg_n_149,quadresh_r_reg_n_150,quadresh_r_reg_n_151,quadresh_r_reg_n_152,quadresh_r_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_quadresh_r_reg_UNDERFLOW_UNCONNECTED));
  FDRE \sumresh_r_nxt[-1111111103] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111103]_0 ),
        .Q(\sumresh_r_nxt[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111103]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111103]__1_0 ),
        .Q(\sumresh_r_nxt[-1111111103]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111104] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[6]),
        .Q(\sumresh_r_nxt[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111104]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[40]),
        .Q(\sumresh_r_nxt[-1111111104]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111104]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [6]),
        .Q(\sumresh_r_nxt[-1111111104]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111104]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[7]),
        .Q(\sumresh_r_nxt[-1111111104]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111105] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[5]),
        .Q(\sumresh_r_nxt[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111105]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[39]),
        .Q(\sumresh_r_nxt[-1111111105]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111105]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [5]),
        .Q(\sumresh_r_nxt[-1111111105]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111105]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[6]),
        .Q(\sumresh_r_nxt[-1111111105]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111106] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[4]),
        .Q(\sumresh_r_nxt[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111106]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[38]),
        .Q(\sumresh_r_nxt[-1111111106]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111106]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [4]),
        .Q(\sumresh_r_nxt[-1111111106]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111106]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[5]),
        .Q(\sumresh_r_nxt[-1111111106]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111107] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[3]),
        .Q(\sumresh_r_nxt[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111107]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[37]),
        .Q(\sumresh_r_nxt[-1111111107]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111107]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [3]),
        .Q(\sumresh_r_nxt[-1111111107]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111107]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[4]),
        .Q(\sumresh_r_nxt[-1111111107]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111108] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[2]),
        .Q(\sumresh_r_nxt[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111108]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[36]),
        .Q(\sumresh_r_nxt[-1111111108]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111108]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [2]),
        .Q(\sumresh_r_nxt[-1111111108]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111108]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[3]),
        .Q(\sumresh_r_nxt[-1111111108]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111109] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[1]),
        .Q(\sumresh_r_nxt[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111109]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[35]),
        .Q(\sumresh_r_nxt[-1111111109]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111109]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [1]),
        .Q(\sumresh_r_nxt[-1111111109]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111109]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[2]),
        .Q(\sumresh_r_nxt[-1111111109]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111110] 
       (.C(clk_i),
        .CE(1'b1),
        .D(D[0]),
        .Q(\sumresh_r_nxt[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111110]__1 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[34]),
        .Q(\sumresh_r_nxt[-1111111110]__1_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111110]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresh_r_nxt[-1111111104]__2_0 [0]),
        .Q(\sumresh_r_nxt[-1111111110]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111110]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[1]),
        .Q(\sumresh_r_nxt[-1111111110]__4_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111111]__2 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[42]),
        .Q(\sumresh_r_nxt[-1111111111]__2_n_0 ),
        .R(1'b0));
  FDRE \sumresh_r_nxt[-1111111111]__4 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[0]),
        .Q(\sumresh_r_nxt[-1111111111]__4_n_0 ),
        .R(1'b0));
  CARRY4 sumresh_r_nxt_carry
       (.CI(1'b0),
        .CO({sumresh_r_nxt_carry_n_0,sumresh_r_nxt_carry_n_1,sumresh_r_nxt_carry_n_2,sumresh_r_nxt_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\multiresh_r_reg_n_0_[3][4] ,\multiresh_r_reg_n_0_[3][3] ,\multiresh_r_reg_n_0_[3][2] ,\multiresh_r_reg_n_0_[3][1] }),
        .O({sumresh_r_nxt_carry_n_4,sumresh_r_nxt_carry_n_5,sumresh_r_nxt_carry_n_6,sumresh_r_nxt_carry_n_7}),
        .S({sumresh_r_nxt_carry_i_1_n_0,sumresh_r_nxt_carry_i_2_n_0,sumresh_r_nxt_carry_i_3_n_0,sumresh_r_nxt_carry_i_4_n_0}));
  CARRY4 sumresh_r_nxt_carry__0
       (.CI(sumresh_r_nxt_carry_n_0),
        .CO({sumresh_r_nxt_carry__0_n_0,sumresh_r_nxt_carry__0_n_1,sumresh_r_nxt_carry__0_n_2,sumresh_r_nxt_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\multiresh_r_reg_n_0_[3][8] ,\multiresh_r_reg_n_0_[3][7] ,\multiresh_r_reg_n_0_[3][6] ,\multiresh_r_reg_n_0_[3][5] }),
        .O({sumresh_r_nxt_carry__0_n_4,sumresh_r_nxt_carry__0_n_5,sumresh_r_nxt_carry__0_n_6,sumresh_r_nxt_carry__0_n_7}),
        .S({sumresh_r_nxt_carry__0_i_1_n_0,sumresh_r_nxt_carry__0_i_2_n_0,sumresh_r_nxt_carry__0_i_3_n_0,sumresh_r_nxt_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry__0_i_1
       (.I0(\multiresh_r_reg_n_0_[3][8] ),
        .I1(\multiresh_r_reg_n_0_[5][8] ),
        .O(sumresh_r_nxt_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry__0_i_2
       (.I0(\multiresh_r_reg_n_0_[3][7] ),
        .I1(\multiresh_r_reg_n_0_[5][7] ),
        .O(sumresh_r_nxt_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry__0_i_3
       (.I0(\multiresh_r_reg_n_0_[3][6] ),
        .I1(\multiresh_r_reg_n_0_[5][6] ),
        .O(sumresh_r_nxt_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry__0_i_4
       (.I0(\multiresh_r_reg_n_0_[3][5] ),
        .I1(\multiresh_r_reg_n_0_[5][5] ),
        .O(sumresh_r_nxt_carry__0_i_4_n_0));
  CARRY4 sumresh_r_nxt_carry__1
       (.CI(sumresh_r_nxt_carry__0_n_0),
        .CO({sumresh_r_nxt_carry__1_n_0,NLW_sumresh_r_nxt_carry__1_CO_UNCONNECTED[2],sumresh_r_nxt_carry__1_n_2,sumresh_r_nxt_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sumresh_r_nxt_carry__1_i_1_n_0,\multiresh_r_reg_n_0_[5][9] ,1'b0}),
        .O({NLW_sumresh_r_nxt_carry__1_O_UNCONNECTED[3],sumresh_r_nxt_carry__1_n_5,sumresh_r_nxt_carry__1_n_6,sumresh_r_nxt_carry__1_n_7}),
        .S({1'b1,\multiresh_r_reg_n_0_[5][9] ,\multiresh_r_reg_n_0_[5][9] ,\multiresh_r_reg_n_0_[5][9] }));
  LUT1 #(
    .INIT(2'h1)) 
    sumresh_r_nxt_carry__1_i_1
       (.I0(\multiresh_r_reg_n_0_[5][9] ),
        .O(sumresh_r_nxt_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry_i_1
       (.I0(\multiresh_r_reg_n_0_[3][4] ),
        .I1(\multiresh_r_reg_n_0_[5][4] ),
        .O(sumresh_r_nxt_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry_i_2
       (.I0(\multiresh_r_reg_n_0_[3][3] ),
        .I1(\multiresh_r_reg_n_0_[5][3] ),
        .O(sumresh_r_nxt_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry_i_3
       (.I0(\multiresh_r_reg_n_0_[3][2] ),
        .I1(\multiresh_r_reg_n_0_[5][2] ),
        .O(sumresh_r_nxt_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresh_r_nxt_carry_i_4
       (.I0(\multiresh_r_reg_n_0_[3][1] ),
        .I1(\multiresh_r_reg_n_0_[5][1] ),
        .O(sumresh_r_nxt_carry_i_4_n_0));
  CARRY4 \sumresh_r_nxt_inferred__0/i___0_carry 
       (.CI(1'b0),
        .CO({\sumresh_r_nxt_inferred__0/i___0_carry_n_0 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_1 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_2 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry_i_1_n_0,i___0_carry_i_2_n_0,i___0_carry_i_3_n_0,1'b0}),
        .O({\sumresh_r_nxt_inferred__0/i___0_carry_n_4 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_5 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry_n_7 }),
        .S({i___0_carry_i_4_n_0,i___0_carry_i_5_n_0,i___0_carry_i_6__0_n_0,i___0_carry_i_7_n_0}));
  CARRY4 \sumresh_r_nxt_inferred__0/i___0_carry__0 
       (.CI(\sumresh_r_nxt_inferred__0/i___0_carry_n_0 ),
        .CO({\sumresh_r_nxt_inferred__0/i___0_carry__0_n_0 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_1 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_2 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__0_i_1_n_0,i___0_carry__0_i_2_n_0,i___0_carry__0_i_3_n_0,i___0_carry__0_i_4_n_0}),
        .O({\sumresh_r_nxt_inferred__0/i___0_carry__0_n_4 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_5 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry__0_n_7 }),
        .S({i___0_carry__0_i_5_n_0,i___0_carry__0_i_6_n_0,i___0_carry__0_i_7_n_0,i___0_carry__0_i_8_n_0}));
  CARRY4 \sumresh_r_nxt_inferred__0/i___0_carry__1 
       (.CI(\sumresh_r_nxt_inferred__0/i___0_carry__0_n_0 ),
        .CO({\sumresh_r_nxt_inferred__0/i___0_carry__1_n_0 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_1 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_2 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__1_i_1_n_0,i___0_carry__1_i_2_n_0,i___0_carry__1_i_3_n_0,i___0_carry__1_i_4_n_0}),
        .O({\sumresh_r_nxt_inferred__0/i___0_carry__1_n_4 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_5 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry__1_n_7 }),
        .S({i___0_carry__1_i_5_n_0,i___0_carry__1_i_6_n_0,i___0_carry__1_i_7_n_0,i___0_carry__1_i_8_n_0}));
  CARRY4 \sumresh_r_nxt_inferred__0/i___0_carry__2 
       (.CI(\sumresh_r_nxt_inferred__0/i___0_carry__1_n_0 ),
        .CO({\NLW_sumresh_r_nxt_inferred__0/i___0_carry__2_CO_UNCONNECTED [3:1],\sumresh_r_nxt_inferred__0/i___0_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumresh_r_nxt_carry__1_n_5}),
        .O({\NLW_sumresh_r_nxt_inferred__0/i___0_carry__2_O_UNCONNECTED [3:2],\sumresh_r_nxt_inferred__0/i___0_carry__2_n_6 ,\sumresh_r_nxt_inferred__0/i___0_carry__2_n_7 }),
        .S({1'b0,1'b0,1'b1,i___0_carry__2_i_1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresh_r_nxt_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\sumresh_r_nxt_inferred__2/i__carry_n_0 ,\sumresh_r_nxt_inferred__2/i__carry_n_1 ,\sumresh_r_nxt_inferred__2/i__carry_n_2 ,\sumresh_r_nxt_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(PCIN[3:0]),
        .O(PCOUT[3:0]),
        .S({i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,i__carry_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresh_r_nxt_inferred__2/i__carry__0 
       (.CI(\sumresh_r_nxt_inferred__2/i__carry_n_0 ),
        .CO({\sumresh_r_nxt_inferred__2/i__carry__0_n_0 ,\sumresh_r_nxt_inferred__2/i__carry__0_n_1 ,\sumresh_r_nxt_inferred__2/i__carry__0_n_2 ,\sumresh_r_nxt_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(PCIN[7:4]),
        .O(PCOUT[7:4]),
        .S({i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0,i__carry__0_i_5_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresh_r_nxt_inferred__2/i__carry__1 
       (.CI(\sumresh_r_nxt_inferred__2/i__carry__0_n_0 ),
        .CO({\sumresh_r_nxt_inferred__2/i__carry__1_n_0 ,\sumresh_r_nxt_inferred__2/i__carry__1_n_1 ,\sumresh_r_nxt_inferred__2/i__carry__1_n_2 ,\sumresh_r_nxt_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1_n_0,\sumresh_r_nxt[-_n_0_1111111103] ,PCIN[9:8]}),
        .O(PCOUT[11:8]),
        .S({i__carry__1_i_3_n_0,i__carry__1_i_4_n_0,i__carry__1_i_5_n_0,i__carry__1_i_6_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresh_r_nxt_inferred__2/i__carry__2 
       (.CI(\sumresh_r_nxt_inferred__2/i__carry__1_n_0 ),
        .CO({\NLW_sumresh_r_nxt_inferred__2/i__carry__2_CO_UNCONNECTED [3:1],\sumresh_r_nxt_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,PCIN[11]}),
        .O({\NLW_sumresh_r_nxt_inferred__2/i__carry__2_O_UNCONNECTED [3:2],PCOUT[13:12]}),
        .S({1'b0,1'b0,i__carry__2_i_1__0_n_0,i__carry__2_i_2_n_0}));
  FDRE \sumresv_r_nxt[-1111111103] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [7]),
        .Q(\sumresv_r_nxt[-_n_0_1111111103] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111104] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [6]),
        .Q(\sumresv_r_nxt[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111105] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [5]),
        .Q(\sumresv_r_nxt[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111106] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [4]),
        .Q(\sumresv_r_nxt[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111107] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [3]),
        .Q(\sumresv_r_nxt[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111108] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [2]),
        .Q(\sumresv_r_nxt[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111109] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [1]),
        .Q(\sumresv_r_nxt[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111110] 
       (.C(clk_i),
        .CE(1'b1),
        .D(\sumresv_r_nxt[-1111111103]_0 [0]),
        .Q(\sumresv_r_nxt[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \sumresv_r_nxt[-1111111111] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[33]),
        .Q(\sumresv_r_nxt[-_n_0_1111111111] ),
        .R(1'b0));
  CARRY4 sumresv_r_nxt_carry
       (.CI(1'b0),
        .CO({sumresv_r_nxt_carry_n_0,sumresv_r_nxt_carry_n_1,sumresv_r_nxt_carry_n_2,sumresv_r_nxt_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\multiresv_r_reg_n_0_[1][4] ,\multiresv_r_reg_n_0_[1][3] ,\multiresv_r_reg_n_0_[1][2] ,\multiresv_r_reg_n_0_[1][1] }),
        .O({sumresv_r_nxt_carry_n_4,sumresv_r_nxt_carry_n_5,sumresv_r_nxt_carry_n_6,sumresv_r_nxt_carry_n_7}),
        .S({sumresv_r_nxt_carry_i_1_n_0,sumresv_r_nxt_carry_i_2_n_0,sumresv_r_nxt_carry_i_3_n_0,sumresv_r_nxt_carry_i_4_n_0}));
  CARRY4 sumresv_r_nxt_carry__0
       (.CI(sumresv_r_nxt_carry_n_0),
        .CO({sumresv_r_nxt_carry__0_n_0,sumresv_r_nxt_carry__0_n_1,sumresv_r_nxt_carry__0_n_2,sumresv_r_nxt_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\multiresv_r_reg_n_0_[1][8] ,\multiresv_r_reg_n_0_[1][7] ,\multiresv_r_reg_n_0_[1][6] ,\multiresv_r_reg_n_0_[1][5] }),
        .O({sumresv_r_nxt_carry__0_n_4,sumresv_r_nxt_carry__0_n_5,sumresv_r_nxt_carry__0_n_6,sumresv_r_nxt_carry__0_n_7}),
        .S({sumresv_r_nxt_carry__0_i_1_n_0,sumresv_r_nxt_carry__0_i_2_n_0,sumresv_r_nxt_carry__0_i_3_n_0,sumresv_r_nxt_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry__0_i_1
       (.I0(\multiresv_r_reg_n_0_[1][8] ),
        .I1(\multiresv_r_reg_n_0_[7][8] ),
        .O(sumresv_r_nxt_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry__0_i_2
       (.I0(\multiresv_r_reg_n_0_[1][7] ),
        .I1(\multiresv_r_reg_n_0_[7][7] ),
        .O(sumresv_r_nxt_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry__0_i_3
       (.I0(\multiresv_r_reg_n_0_[1][6] ),
        .I1(\multiresv_r_reg_n_0_[7][6] ),
        .O(sumresv_r_nxt_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry__0_i_4
       (.I0(\multiresv_r_reg_n_0_[1][5] ),
        .I1(\multiresv_r_reg_n_0_[7][5] ),
        .O(sumresv_r_nxt_carry__0_i_4_n_0));
  CARRY4 sumresv_r_nxt_carry__1
       (.CI(sumresv_r_nxt_carry__0_n_0),
        .CO({sumresv_r_nxt_carry__1_n_0,NLW_sumresv_r_nxt_carry__1_CO_UNCONNECTED[2],sumresv_r_nxt_carry__1_n_2,sumresv_r_nxt_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sumresv_r_nxt_carry__1_i_1_n_0,\multiresv_r_reg_n_0_[7][9] ,1'b0}),
        .O({NLW_sumresv_r_nxt_carry__1_O_UNCONNECTED[3],sumresv_r_nxt_carry__1_n_5,sumresv_r_nxt_carry__1_n_6,sumresv_r_nxt_carry__1_n_7}),
        .S({1'b1,\multiresv_r_reg_n_0_[7][9] ,\multiresv_r_reg_n_0_[7][9] ,\multiresv_r_reg_n_0_[7][9] }));
  LUT1 #(
    .INIT(2'h1)) 
    sumresv_r_nxt_carry__1_i_1
       (.I0(\multiresv_r_reg_n_0_[7][9] ),
        .O(sumresv_r_nxt_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry_i_1
       (.I0(\multiresv_r_reg_n_0_[1][4] ),
        .I1(\multiresv_r_reg_n_0_[7][4] ),
        .O(sumresv_r_nxt_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry_i_2
       (.I0(\multiresv_r_reg_n_0_[1][3] ),
        .I1(\multiresv_r_reg_n_0_[7][3] ),
        .O(sumresv_r_nxt_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry_i_3
       (.I0(\multiresv_r_reg_n_0_[1][2] ),
        .I1(\multiresv_r_reg_n_0_[7][2] ),
        .O(sumresv_r_nxt_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sumresv_r_nxt_carry_i_4
       (.I0(\multiresv_r_reg_n_0_[1][1] ),
        .I1(\multiresv_r_reg_n_0_[7][1] ),
        .O(sumresv_r_nxt_carry_i_4_n_0));
  CARRY4 \sumresv_r_nxt_inferred__0/i___0_carry 
       (.CI(1'b0),
        .CO({\sumresv_r_nxt_inferred__0/i___0_carry_n_0 ,\sumresv_r_nxt_inferred__0/i___0_carry_n_1 ,\sumresv_r_nxt_inferred__0/i___0_carry_n_2 ,\sumresv_r_nxt_inferred__0/i___0_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry_i_1__0_n_0,i___0_carry_i_2__0_n_0,i___0_carry_i_3_n_0,1'b0}),
        .O({\sumresv_r_nxt_inferred__0/i___0_carry_n_4 ,\sumresv_r_nxt_inferred__0/i___0_carry_n_5 ,\sumresv_r_nxt_inferred__0/i___0_carry_n_6 ,\NLW_sumresv_r_nxt_inferred__0/i___0_carry_O_UNCONNECTED [0]}),
        .S({i___0_carry_i_3__0_n_0,i___0_carry_i_4__0_n_0,i___0_carry_i_5__0_n_0,i___0_carry_i_6_n_0}));
  CARRY4 \sumresv_r_nxt_inferred__0/i___0_carry__0 
       (.CI(\sumresv_r_nxt_inferred__0/i___0_carry_n_0 ),
        .CO({\sumresv_r_nxt_inferred__0/i___0_carry__0_n_0 ,\sumresv_r_nxt_inferred__0/i___0_carry__0_n_1 ,\sumresv_r_nxt_inferred__0/i___0_carry__0_n_2 ,\sumresv_r_nxt_inferred__0/i___0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__0_i_1__0_n_0,i___0_carry__0_i_2__0_n_0,i___0_carry__0_i_3__0_n_0,i___0_carry__0_i_4__0_n_0}),
        .O({\sumresv_r_nxt_inferred__0/i___0_carry__0_n_4 ,\sumresv_r_nxt_inferred__0/i___0_carry__0_n_5 ,\sumresv_r_nxt_inferred__0/i___0_carry__0_n_6 ,\sumresv_r_nxt_inferred__0/i___0_carry__0_n_7 }),
        .S({i___0_carry__0_i_5__0_n_0,i___0_carry__0_i_6__0_n_0,i___0_carry__0_i_7__0_n_0,i___0_carry__0_i_8__0_n_0}));
  CARRY4 \sumresv_r_nxt_inferred__0/i___0_carry__1 
       (.CI(\sumresv_r_nxt_inferred__0/i___0_carry__0_n_0 ),
        .CO({\sumresv_r_nxt_inferred__0/i___0_carry__1_n_0 ,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_1 ,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_2 ,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({i___0_carry__1_i_1__0_n_0,i___0_carry__1_i_2__0_n_0,i___0_carry__1_i_3__0_n_0,i___0_carry__1_i_4__0_n_0}),
        .O({\sumresv_r_nxt_inferred__0/i___0_carry__1_n_4 ,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_5 ,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_6 ,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_7 }),
        .S({i___0_carry__1_i_5__0_n_0,i___0_carry__1_i_6__0_n_0,i___0_carry__1_i_7__0_n_0,i___0_carry__1_i_8__0_n_0}));
  CARRY4 \sumresv_r_nxt_inferred__0/i___0_carry__2 
       (.CI(\sumresv_r_nxt_inferred__0/i___0_carry__1_n_0 ),
        .CO({\NLW_sumresv_r_nxt_inferred__0/i___0_carry__2_CO_UNCONNECTED [3:2],\sumresv_r_nxt_inferred__0/i___0_carry__2_n_2 ,\NLW_sumresv_r_nxt_inferred__0/i___0_carry__2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,sumresv_r_nxt_carry__1_n_5}),
        .O({\NLW_sumresv_r_nxt_inferred__0/i___0_carry__2_O_UNCONNECTED [3:1],\sumresv_r_nxt_inferred__0/i___0_carry__2_n_7 }),
        .S({1'b0,1'b0,1'b1,i___0_carry__2_i_1__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresv_r_nxt_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\sumresv_r_nxt_inferred__1/i__carry_n_0 ,\sumresv_r_nxt_inferred__1/i__carry_n_1 ,\sumresv_r_nxt_inferred__1/i__carry_n_2 ,\sumresv_r_nxt_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumresv_r_nxt[-_n_0_1111111108] ,\sumresv_r_nxt[-_n_0_1111111109] ,\sumresv_r_nxt[-_n_0_1111111110] ,\sumresv_r_nxt[-_n_0_1111111111] }),
        .O({\sumresv_r_nxt_inferred__1/i__carry_n_4 ,\sumresv_r_nxt_inferred__1/i__carry_n_5 ,\sumresv_r_nxt_inferred__1/i__carry_n_6 ,\sumresv_r_nxt_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresv_r_nxt_inferred__1/i__carry__0 
       (.CI(\sumresv_r_nxt_inferred__1/i__carry_n_0 ),
        .CO({\sumresv_r_nxt_inferred__1/i__carry__0_n_0 ,\sumresv_r_nxt_inferred__1/i__carry__0_n_1 ,\sumresv_r_nxt_inferred__1/i__carry__0_n_2 ,\sumresv_r_nxt_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumresv_r_nxt[-_n_0_1111111104] ,\sumresv_r_nxt[-_n_0_1111111105] ,\sumresv_r_nxt[-_n_0_1111111106] ,\sumresv_r_nxt[-_n_0_1111111107] }),
        .O({\sumresv_r_nxt_inferred__1/i__carry__0_n_4 ,\sumresv_r_nxt_inferred__1/i__carry__0_n_5 ,\sumresv_r_nxt_inferred__1/i__carry__0_n_6 ,\sumresv_r_nxt_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresv_r_nxt_inferred__1/i__carry__1 
       (.CI(\sumresv_r_nxt_inferred__1/i__carry__0_n_0 ),
        .CO({\sumresv_r_nxt_inferred__1/i__carry__1_n_0 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_1 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_2 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumresv_r_nxt_inferred__0/i___0_carry__1_n_5 ,i__carry__1_i_1__0_n_0,\sumresv_r_nxt[-_n_0_1111111103] ,\sumresv_r_nxt[-_n_0_1111111103] }),
        .O({\sumresv_r_nxt_inferred__1/i__carry__1_n_4 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_5 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_6 ,\sumresv_r_nxt_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0,i__carry__1_i_5__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sumresv_r_nxt_inferred__1/i__carry__2 
       (.CI(\sumresv_r_nxt_inferred__1/i__carry__1_n_0 ),
        .CO({\NLW_sumresv_r_nxt_inferred__1/i__carry__2_CO_UNCONNECTED [3:1],\sumresv_r_nxt_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sumresv_r_nxt_inferred__0/i___0_carry__1_n_4 }),
        .O({\NLW_sumresv_r_nxt_inferred__1/i__carry__2_O_UNCONNECTED [3:2],\sumresv_r_nxt_inferred__1/i__carry__2_n_6 ,\sumresv_r_nxt_inferred__1/i__carry__2_n_7 }),
        .S({1'b0,1'b0,i__carry__2_i_1_n_0,i__carry__2_i_2__0_n_0}));
  FDRE \sumresv_r_reg[-1111111104] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[23]),
        .Q(\sumresv_r_reg[-_n_0_1111111104] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111105] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[22]),
        .Q(\sumresv_r_reg[-_n_0_1111111105] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111106] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[21]),
        .Q(\sumresv_r_reg[-_n_0_1111111106] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111107] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[20]),
        .Q(\sumresv_r_reg[-_n_0_1111111107] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111108] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[19]),
        .Q(\sumresv_r_reg[-_n_0_1111111108] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111109] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[18]),
        .Q(\sumresv_r_reg[-_n_0_1111111109] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111110] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[17]),
        .Q(\sumresv_r_reg[-_n_0_1111111110] ),
        .R(1'b0));
  FDRE \sumresv_r_reg[-1111111111] 
       (.C(clk_i),
        .CE(1'b1),
        .D(data_o[16]),
        .Q(\sumresv_r_reg[-_n_0_1111111111] ),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_generator_0,fifo_generator_v13_2_7,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fifo_generator_v13_2_7,Vivado 2022.1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0
   (wr_rst_busy,
    rd_rst_busy,
    s_aclk,
    s_aresetn,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    axis_prog_full);
  output wr_rst_busy;
  output rd_rst_busy;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 slave_aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME slave_aclk, ASSOCIATED_BUSIF S_AXIS:S_AXI, ASSOCIATED_RESET s_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input s_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 slave_aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME slave_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_aresetn;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TREADY" *) output s_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS TDATA" *) input [7:0]s_axis_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_axis_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TREADY" *) input m_axis_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS TDATA" *) output [7:0]m_axis_tdata;
  output axis_prog_full;

  wire \<const0> ;
  wire axis_prog_full;
  wire [7:0]m_axis_tdata;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire s_aclk;
  wire s_aresetn;
  wire [7:0]s_axis_tdata;
  wire s_axis_tvalid;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_empty_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [5:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [5:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [5:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [9:0]NLW_U0_data_count_UNCONNECTED;
  wire [17:0]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [9:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [9:0]NLW_U0_wr_data_count_UNCONNECTED;

  assign rd_rst_busy = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "1" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "10" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "18" *) 
  (* C_DIN_WIDTH_AXIS = "8" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "18" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "2" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "2" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "2" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "1" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "1" *) 
  (* C_PRELOAD_REGS = "0" *) 
  (* C_PRIM_FIFO_TYPE = "4kx4" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "30" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "14" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "14" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "14" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "1022" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "16" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "15" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "15" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "15" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "1021" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "1" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "10" *) 
  (* C_RD_DEPTH = "1024" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "10" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "10" *) 
  (* C_WR_DEPTH = "1024" *) 
  (* C_WR_DEPTH_AXIS = "32" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "10" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "5" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_7 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[5:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(axis_prog_full),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[5:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[5:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[9:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dout(NLW_U0_dout_UNCONNECTED[17:0]),
        .empty(NLW_U0_empty_UNCONNECTED),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[0]),
        .m_axis_tvalid(m_axis_tvalid),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[9:0]),
        .rd_en(1'b0),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(s_aclk),
        .s_aclk_en(1'b0),
        .s_aresetn(s_aresetn),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,s_axis_tdata[3],1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser(1'b0),
        .s_axis_tvalid(s_axis_tvalid),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[9:0]),
        .wr_en(1'b0),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kontrolle
   (\stor_pixel_count_r_reg[0]_0 ,
    \stor_pixel_count_r_reg[1]_0 ,
    \stor_pixel_count_r_reg[2]_0 ,
    \stor_pixel_count_r_reg[3]_0 ,
    \stor_pixel_count_r_reg[4]_0 ,
    \stor_pixel_count_r_reg[5]_0 ,
    \stor_pixel_count_r_reg[6]_0 ,
    \stor_pixel_count_r_reg[7]_0 ,
    \stor_pixel_count_r_reg[8]_0 ,
    \stor_pixel_count_r_reg[9]_0 ,
    \stor_pixel_count_r_reg[10]_0 ,
    \stor_pixel_count_r_reg[11]_0 ,
    ADDRA,
    \rdptr_r_reg[5] ,
    \rdptr_r_reg[5]_0 ,
    \rdptr_r_reg[5]_1 ,
    \rdptr_r_reg[8] ,
    \rdptr_r_reg[7] ,
    \rdptr_r_reg[6] ,
    \rdptr_r_reg[9] ,
    \rdptr_r_reg[8]_0 ,
    \rdptr_r_reg[7]_0 ,
    \rdptr_r_reg[6]_0 ,
    \rdptr_r_reg[9]_0 ,
    \rdptr_r_reg[8]_1 ,
    \rdptr_r_reg[7]_1 ,
    \rdptr_r_reg[6]_1 ,
    \rdptr_r_reg[9]_1 ,
    \rdptr_r_reg[8]_2 ,
    \rdptr_r_reg[7]_2 ,
    \rdptr_r_reg[6]_2 ,
    \rdptr_r_reg[9]_2 ,
    sobel_input_valid,
    \nr_rdline_r_reg[1]_0 ,
    data_o,
    \nr_rdline_r_reg[1]_1 ,
    \nr_rdline_r_reg[1]_2 ,
    D,
    \nr_rdline_r_reg[1]_3 ,
    \nr_rdline_r_reg[1]_4 ,
    \nr_rdline_r_reg[1]_5 ,
    \rd_counter_r_reg[9]_0 ,
    \wr_linepixel_counter_r_reg[9]_0 ,
    \wrptr_r_reg[9] ,
    \wrptr_r_reg[9]_0 ,
    \wrptr_r_reg[9]_1 ,
    \wrptr_r_reg[9]_2 ,
    intr_o,
    clk_i,
    Q,
    S,
    plusOp_carry__0_0,
    plusOp_carry__1_0,
    rd_counter_r1_carry__0_0,
    rd_counter_r1_carry__0_1,
    \rd_counter_r_reg[0]_0 ,
    wr_linepixel_counter_r1_carry__0_0,
    wr_linepixel_counter_r1_carry__0_1,
    \wr_linepixel_counter_r_reg[0]_0 ,
    rdptr_r1_carry__0,
    rdptr_r1_carry__0_0,
    \rdptr_r_reg[0]_rep ,
    rdptr_r1_carry__0_1,
    rdptr_r1_carry__0_2,
    \rdptr_r_reg[0]_rep_0 ,
    rdptr_r1_carry__0_3,
    rdptr_r1_carry__0_4,
    \rdptr_r_reg[0]_rep_1 ,
    rdptr_r1_carry__0_5,
    rdptr_r1_carry__0_6,
    \rdptr_r_reg[0]_rep_2 ,
    wrptr_r1_carry__0,
    wrptr_r1_carry__0_0,
    \wrptr_r_reg[0] ,
    wrptr_r1_carry__0_1,
    wrptr_r1_carry__0_2,
    \wrptr_r_reg[0]_0 ,
    wrptr_r1_carry__0_3,
    wrptr_r1_carry__0_4,
    \wrptr_r_reg[0]_1 ,
    wrptr_r1_carry__0_5,
    wrptr_r1_carry__0_6,
    \wrptr_r_reg[0]_2 ,
    graydata_valid,
    rst_n_i,
    rd_counter_r1_carry_0,
    rd_counter_r1_carry_1,
    rd_counter_r1_carry__0_2,
    rd_counter_r1_carry__0_3,
    wr_linepixel_counter_r1_carry_0,
    wr_linepixel_counter_r1_carry_1,
    wr_linepixel_counter_r1_carry__0_2,
    wr_linepixel_counter_r1_carry__0_3,
    \sumresv_r[-1111111104]_i_21 ,
    \multiresv_r[1][3]_i_26 ,
    \multiresv_r[1][3]_i_26_0 ,
    \multiresv_r[1][3]_i_26_1 ,
    \multiresv_r[1][6]_i_26 ,
    \multiresv_r[1][6]_i_26_0 ,
    \multiresv_r[1][6]_i_26_1 ,
    \multiresv_r[1][8]_i_10 ,
    \multiresv_r[1][8]_i_10_0 ,
    \sumresh_r_nxt[-1111111109]__1_i_42 ,
    \sumresh_r_nxt[-1111111109]__1_i_42_0 ,
    \sumresh_r_nxt[-1111111109]__1_i_42_1 ,
    \sumresh_r_nxt[-1111111106]__1_i_42 ,
    \sumresh_r_nxt[-1111111106]__1_i_42_0 ,
    \sumresh_r_nxt[-1111111106]__1_i_42_1 ,
    \sumresh_r_nxt[-1111111104]__1_i_24 ,
    \sumresh_r_nxt[-1111111104]__1_i_24_0 );
  output \stor_pixel_count_r_reg[0]_0 ;
  output \stor_pixel_count_r_reg[1]_0 ;
  output \stor_pixel_count_r_reg[2]_0 ;
  output \stor_pixel_count_r_reg[3]_0 ;
  output \stor_pixel_count_r_reg[4]_0 ;
  output \stor_pixel_count_r_reg[5]_0 ;
  output \stor_pixel_count_r_reg[6]_0 ;
  output \stor_pixel_count_r_reg[7]_0 ;
  output \stor_pixel_count_r_reg[8]_0 ;
  output \stor_pixel_count_r_reg[9]_0 ;
  output \stor_pixel_count_r_reg[10]_0 ;
  output \stor_pixel_count_r_reg[11]_0 ;
  output [3:0]ADDRA;
  output [3:0]\rdptr_r_reg[5] ;
  output [3:0]\rdptr_r_reg[5]_0 ;
  output [3:0]\rdptr_r_reg[5]_1 ;
  output \rdptr_r_reg[8] ;
  output \rdptr_r_reg[7] ;
  output \rdptr_r_reg[6] ;
  output \rdptr_r_reg[9] ;
  output \rdptr_r_reg[8]_0 ;
  output \rdptr_r_reg[7]_0 ;
  output \rdptr_r_reg[6]_0 ;
  output \rdptr_r_reg[9]_0 ;
  output \rdptr_r_reg[8]_1 ;
  output \rdptr_r_reg[7]_1 ;
  output \rdptr_r_reg[6]_1 ;
  output \rdptr_r_reg[9]_1 ;
  output \rdptr_r_reg[8]_2 ;
  output \rdptr_r_reg[7]_2 ;
  output \rdptr_r_reg[6]_2 ;
  output \rdptr_r_reg[9]_2 ;
  output sobel_input_valid;
  output [6:0]\nr_rdline_r_reg[1]_0 ;
  output [42:0]data_o;
  output \nr_rdline_r_reg[1]_1 ;
  output [7:0]\nr_rdline_r_reg[1]_2 ;
  output [6:0]D;
  output \nr_rdline_r_reg[1]_3 ;
  output [7:0]\nr_rdline_r_reg[1]_4 ;
  output [7:0]\nr_rdline_r_reg[1]_5 ;
  output [9:0]\rd_counter_r_reg[9]_0 ;
  output [9:0]\wr_linepixel_counter_r_reg[9]_0 ;
  output [7:0]\wrptr_r_reg[9] ;
  output [7:0]\wrptr_r_reg[9]_0 ;
  output [7:0]\wrptr_r_reg[9]_1 ;
  output [7:0]\wrptr_r_reg[9]_2 ;
  output intr_o;
  input clk_i;
  input [8:0]Q;
  input [2:0]S;
  input [3:0]plusOp_carry__0_0;
  input [3:0]plusOp_carry__1_0;
  input [2:0]rd_counter_r1_carry__0_0;
  input [1:0]rd_counter_r1_carry__0_1;
  input [0:0]\rd_counter_r_reg[0]_0 ;
  input [2:0]wr_linepixel_counter_r1_carry__0_0;
  input [1:0]wr_linepixel_counter_r1_carry__0_1;
  input [0:0]\wr_linepixel_counter_r_reg[0]_0 ;
  input [2:0]rdptr_r1_carry__0;
  input [1:0]rdptr_r1_carry__0_0;
  input [0:0]\rdptr_r_reg[0]_rep ;
  input [2:0]rdptr_r1_carry__0_1;
  input [1:0]rdptr_r1_carry__0_2;
  input [0:0]\rdptr_r_reg[0]_rep_0 ;
  input [2:0]rdptr_r1_carry__0_3;
  input [1:0]rdptr_r1_carry__0_4;
  input [0:0]\rdptr_r_reg[0]_rep_1 ;
  input [2:0]rdptr_r1_carry__0_5;
  input [1:0]rdptr_r1_carry__0_6;
  input [0:0]\rdptr_r_reg[0]_rep_2 ;
  input [2:0]wrptr_r1_carry__0;
  input [1:0]wrptr_r1_carry__0_0;
  input [0:0]\wrptr_r_reg[0] ;
  input [2:0]wrptr_r1_carry__0_1;
  input [1:0]wrptr_r1_carry__0_2;
  input [0:0]\wrptr_r_reg[0]_0 ;
  input [2:0]wrptr_r1_carry__0_3;
  input [1:0]wrptr_r1_carry__0_4;
  input [0:0]\wrptr_r_reg[0]_1 ;
  input [2:0]wrptr_r1_carry__0_5;
  input [1:0]wrptr_r1_carry__0_6;
  input [0:0]\wrptr_r_reg[0]_2 ;
  input graydata_valid;
  input rst_n_i;
  input rd_counter_r1_carry_0;
  input rd_counter_r1_carry_1;
  input rd_counter_r1_carry__0_2;
  input rd_counter_r1_carry__0_3;
  input wr_linepixel_counter_r1_carry_0;
  input wr_linepixel_counter_r1_carry_1;
  input wr_linepixel_counter_r1_carry__0_2;
  input wr_linepixel_counter_r1_carry__0_3;
  input [7:0]\sumresv_r[-1111111104]_i_21 ;
  input \multiresv_r[1][3]_i_26 ;
  input \multiresv_r[1][3]_i_26_0 ;
  input \multiresv_r[1][3]_i_26_1 ;
  input \multiresv_r[1][6]_i_26 ;
  input \multiresv_r[1][6]_i_26_0 ;
  input \multiresv_r[1][6]_i_26_1 ;
  input \multiresv_r[1][8]_i_10 ;
  input \multiresv_r[1][8]_i_10_0 ;
  input \sumresh_r_nxt[-1111111109]__1_i_42 ;
  input \sumresh_r_nxt[-1111111109]__1_i_42_0 ;
  input \sumresh_r_nxt[-1111111109]__1_i_42_1 ;
  input \sumresh_r_nxt[-1111111106]__1_i_42 ;
  input \sumresh_r_nxt[-1111111106]__1_i_42_0 ;
  input \sumresh_r_nxt[-1111111106]__1_i_42_1 ;
  input \sumresh_r_nxt[-1111111104]__1_i_24 ;
  input \sumresh_r_nxt[-1111111104]__1_i_24_0 ;

  wire [3:0]ADDRA;
  wire [6:0]D;
  wire [8:0]Q;
  wire [2:0]S;
  wire clk_i;
  wire [42:0]data_o;
  wire [7:0]data_o0;
  wire [7:0]data_o01_out;
  wire [7:0]data_o03_out;
  wire graydata_valid;
  wire intr_o;
  wire line1_n_48;
  wire line1_n_49;
  wire line1_n_50;
  wire line1_n_51;
  wire line1_n_52;
  wire line1_n_53;
  wire line1_n_54;
  wire line1_n_55;
  wire line1_n_56;
  wire line1_n_57;
  wire line1_n_58;
  wire line1_n_59;
  wire line1_n_60;
  wire line1_n_61;
  wire line1_n_62;
  wire line1_n_63;
  wire line1_n_64;
  wire line1_n_65;
  wire line1_n_66;
  wire line1_n_67;
  wire line1_n_68;
  wire line1_n_69;
  wire line1_n_70;
  wire line1_n_71;
  wire line2_n_25;
  wire line2_n_26;
  wire line2_n_27;
  wire line2_n_28;
  wire line2_n_29;
  wire line2_n_30;
  wire line2_n_31;
  wire line2_n_32;
  wire line2_n_41;
  wire line2_n_42;
  wire line2_n_43;
  wire line2_n_44;
  wire line2_n_45;
  wire line2_n_46;
  wire line2_n_47;
  wire line2_n_48;
  wire line2_n_49;
  wire line2_n_50;
  wire line2_n_51;
  wire line2_n_52;
  wire line2_n_53;
  wire line2_n_54;
  wire line2_n_55;
  wire line2_n_56;
  wire line3_n_51;
  wire line3_n_52;
  wire line3_n_53;
  wire line3_n_54;
  wire line3_n_55;
  wire line3_n_56;
  wire line3_n_57;
  wire line3_n_58;
  wire line3_n_59;
  wire line3_n_60;
  wire line3_n_61;
  wire line3_n_62;
  wire line3_n_63;
  wire line3_n_64;
  wire line3_n_65;
  wire line3_n_66;
  wire line3_n_67;
  wire line3_n_68;
  wire line3_n_69;
  wire line3_n_70;
  wire line3_n_71;
  wire line3_n_72;
  wire line3_n_73;
  wire line3_n_74;
  wire [11:0]multOp;
  wire multOp_carry__0_n_0;
  wire multOp_carry__0_n_1;
  wire multOp_carry__0_n_2;
  wire multOp_carry__0_n_3;
  wire multOp_carry__1_n_1;
  wire multOp_carry__1_n_2;
  wire multOp_carry__1_n_3;
  wire multOp_carry_n_0;
  wire multOp_carry_n_1;
  wire multOp_carry_n_2;
  wire multOp_carry_n_3;
  wire \multiresv_r[1][3]_i_26 ;
  wire \multiresv_r[1][3]_i_26_0 ;
  wire \multiresv_r[1][3]_i_26_1 ;
  wire \multiresv_r[1][6]_i_26 ;
  wire \multiresv_r[1][6]_i_26_0 ;
  wire \multiresv_r[1][6]_i_26_1 ;
  wire \multiresv_r[1][8]_i_10 ;
  wire \multiresv_r[1][8]_i_10_0 ;
  wire [1:0]nr_rdline_r;
  wire \nr_rdline_r[0]_i_1_n_0 ;
  wire \nr_rdline_r[1]_i_1_n_0 ;
  wire [6:0]\nr_rdline_r_reg[1]_0 ;
  wire \nr_rdline_r_reg[1]_1 ;
  wire [7:0]\nr_rdline_r_reg[1]_2 ;
  wire \nr_rdline_r_reg[1]_3 ;
  wire [7:0]\nr_rdline_r_reg[1]_4 ;
  wire [7:0]\nr_rdline_r_reg[1]_5 ;
  wire [1:0]nr_wrline_r;
  wire \nr_wrline_r[0]_i_1_n_0 ;
  wire \nr_wrline_r[1]_i_1_n_0 ;
  wire [11:0]plusOp;
  wire [3:0]plusOp_carry__0_0;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire [3:0]plusOp_carry__1_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry_i_1_n_0;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire rd_counter_r1_carry_0;
  wire rd_counter_r1_carry_1;
  wire [2:0]rd_counter_r1_carry__0_0;
  wire [1:0]rd_counter_r1_carry__0_1;
  wire rd_counter_r1_carry__0_2;
  wire rd_counter_r1_carry__0_3;
  wire rd_counter_r1_carry__0_i_2_n_0;
  wire rd_counter_r1_carry__0_n_3;
  wire rd_counter_r1_carry_i_4_n_0;
  wire rd_counter_r1_carry_i_6_n_0;
  wire rd_counter_r1_carry_i_8_n_0;
  wire rd_counter_r1_carry_n_0;
  wire rd_counter_r1_carry_n_1;
  wire rd_counter_r1_carry_n_2;
  wire rd_counter_r1_carry_n_3;
  wire \rd_counter_r[0]_i_1_n_0 ;
  wire \rd_counter_r[1]_i_1_n_0 ;
  wire \rd_counter_r[2]_i_1_n_0 ;
  wire \rd_counter_r[3]_i_1_n_0 ;
  wire \rd_counter_r[4]_i_1_n_0 ;
  wire \rd_counter_r[5]_i_1_n_0 ;
  wire \rd_counter_r[5]_i_2_n_0 ;
  wire \rd_counter_r[6]_i_1_n_0 ;
  wire \rd_counter_r[7]_i_1_n_0 ;
  wire \rd_counter_r[8]_i_1_n_0 ;
  wire \rd_counter_r[9]_i_1_n_0 ;
  wire \rd_counter_r[9]_i_2_n_0 ;
  wire \rd_counter_r[9]_i_3_n_0 ;
  wire [0:0]\rd_counter_r_reg[0]_0 ;
  wire [9:0]\rd_counter_r_reg[9]_0 ;
  wire [2:0]rdptr_r1_carry__0;
  wire [1:0]rdptr_r1_carry__0_0;
  wire [2:0]rdptr_r1_carry__0_1;
  wire [1:0]rdptr_r1_carry__0_2;
  wire [2:0]rdptr_r1_carry__0_3;
  wire [1:0]rdptr_r1_carry__0_4;
  wire [2:0]rdptr_r1_carry__0_5;
  wire [1:0]rdptr_r1_carry__0_6;
  wire [0:0]\rdptr_r_reg[0]_rep ;
  wire [0:0]\rdptr_r_reg[0]_rep_0 ;
  wire [0:0]\rdptr_r_reg[0]_rep_1 ;
  wire [0:0]\rdptr_r_reg[0]_rep_2 ;
  wire [3:0]\rdptr_r_reg[5] ;
  wire [3:0]\rdptr_r_reg[5]_0 ;
  wire [3:0]\rdptr_r_reg[5]_1 ;
  wire \rdptr_r_reg[6] ;
  wire \rdptr_r_reg[6]_0 ;
  wire \rdptr_r_reg[6]_1 ;
  wire \rdptr_r_reg[6]_2 ;
  wire \rdptr_r_reg[7] ;
  wire \rdptr_r_reg[7]_0 ;
  wire \rdptr_r_reg[7]_1 ;
  wire \rdptr_r_reg[7]_2 ;
  wire \rdptr_r_reg[8] ;
  wire \rdptr_r_reg[8]_0 ;
  wire \rdptr_r_reg[8]_1 ;
  wire \rdptr_r_reg[8]_2 ;
  wire \rdptr_r_reg[9] ;
  wire \rdptr_r_reg[9]_0 ;
  wire \rdptr_r_reg[9]_1 ;
  wire \rdptr_r_reg[9]_2 ;
  wire rst_i;
  wire rst_n_i;
  wire sel;
  wire sobel_input_valid;
  wire state_i_1_n_0;
  wire state_nxt0;
  wire state_nxt0_carry__0_i_1_n_0;
  wire state_nxt0_carry__0_i_2_n_0;
  wire state_nxt0_carry__0_i_3_n_0;
  wire state_nxt0_carry__0_i_4_n_0;
  wire state_nxt0_carry__0_n_3;
  wire state_nxt0_carry_i_1_n_0;
  wire state_nxt0_carry_i_2_n_0;
  wire state_nxt0_carry_i_3_n_0;
  wire state_nxt0_carry_i_4_n_0;
  wire state_nxt0_carry_i_5_n_0;
  wire state_nxt0_carry_i_6_n_0;
  wire state_nxt0_carry_i_7_n_0;
  wire state_nxt0_carry_i_8_n_0;
  wire state_nxt0_carry_n_0;
  wire state_nxt0_carry_n_1;
  wire state_nxt0_carry_n_2;
  wire state_nxt0_carry_n_3;
  wire \stor_pixel_count_r[11]_i_3_n_0 ;
  wire \stor_pixel_count_r[11]_i_4_n_0 ;
  wire \stor_pixel_count_r[11]_i_5_n_0 ;
  wire \stor_pixel_count_r[11]_i_6_n_0 ;
  wire \stor_pixel_count_r[3]_i_2_n_0 ;
  wire \stor_pixel_count_r[3]_i_3_n_0 ;
  wire \stor_pixel_count_r[3]_i_4_n_0 ;
  wire \stor_pixel_count_r[3]_i_5_n_0 ;
  wire \stor_pixel_count_r[3]_i_6_n_0 ;
  wire \stor_pixel_count_r[7]_i_2_n_0 ;
  wire \stor_pixel_count_r[7]_i_3_n_0 ;
  wire \stor_pixel_count_r[7]_i_4_n_0 ;
  wire \stor_pixel_count_r[7]_i_5_n_0 ;
  wire \stor_pixel_count_r_reg[0]_0 ;
  wire \stor_pixel_count_r_reg[10]_0 ;
  wire \stor_pixel_count_r_reg[11]_0 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_1 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_2 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_3 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_4 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_5 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_6 ;
  wire \stor_pixel_count_r_reg[11]_i_2_n_7 ;
  wire \stor_pixel_count_r_reg[1]_0 ;
  wire \stor_pixel_count_r_reg[2]_0 ;
  wire \stor_pixel_count_r_reg[3]_0 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_0 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_1 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_2 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_3 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_4 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_5 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_6 ;
  wire \stor_pixel_count_r_reg[3]_i_1_n_7 ;
  wire \stor_pixel_count_r_reg[4]_0 ;
  wire \stor_pixel_count_r_reg[5]_0 ;
  wire \stor_pixel_count_r_reg[6]_0 ;
  wire \stor_pixel_count_r_reg[7]_0 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_0 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_1 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_2 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_3 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_4 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_5 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_6 ;
  wire \stor_pixel_count_r_reg[7]_i_1_n_7 ;
  wire \stor_pixel_count_r_reg[8]_0 ;
  wire \stor_pixel_count_r_reg[9]_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_24 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_24_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_42 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_42_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_42_1 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_42 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_42_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_42_1 ;
  wire [7:0]\sumresv_r[-1111111104]_i_21 ;
  wire wr_linepixel_counter_r1_carry_0;
  wire wr_linepixel_counter_r1_carry_1;
  wire [2:0]wr_linepixel_counter_r1_carry__0_0;
  wire [1:0]wr_linepixel_counter_r1_carry__0_1;
  wire wr_linepixel_counter_r1_carry__0_2;
  wire wr_linepixel_counter_r1_carry__0_3;
  wire wr_linepixel_counter_r1_carry__0_i_2_n_0;
  wire wr_linepixel_counter_r1_carry__0_n_3;
  wire wr_linepixel_counter_r1_carry_i_4_n_0;
  wire wr_linepixel_counter_r1_carry_i_6_n_0;
  wire wr_linepixel_counter_r1_carry_i_8_n_0;
  wire wr_linepixel_counter_r1_carry_n_0;
  wire wr_linepixel_counter_r1_carry_n_1;
  wire wr_linepixel_counter_r1_carry_n_2;
  wire wr_linepixel_counter_r1_carry_n_3;
  wire \wr_linepixel_counter_r[0]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[1]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[2]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[3]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[4]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[5]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[5]_i_2_n_0 ;
  wire \wr_linepixel_counter_r[6]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[7]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[8]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[9]_i_1_n_0 ;
  wire \wr_linepixel_counter_r[9]_i_3_n_0 ;
  wire [0:0]\wr_linepixel_counter_r_reg[0]_0 ;
  wire [9:0]\wr_linepixel_counter_r_reg[9]_0 ;
  wire [2:0]wrptr_r1_carry__0;
  wire [1:0]wrptr_r1_carry__0_0;
  wire [2:0]wrptr_r1_carry__0_1;
  wire [1:0]wrptr_r1_carry__0_2;
  wire [2:0]wrptr_r1_carry__0_3;
  wire [1:0]wrptr_r1_carry__0_4;
  wire [2:0]wrptr_r1_carry__0_5;
  wire [1:0]wrptr_r1_carry__0_6;
  wire [0:0]\wrptr_r_reg[0] ;
  wire [0:0]\wrptr_r_reg[0]_0 ;
  wire [0:0]\wrptr_r_reg[0]_1 ;
  wire [0:0]\wrptr_r_reg[0]_2 ;
  wire [7:0]\wrptr_r_reg[9] ;
  wire [7:0]\wrptr_r_reg[9]_0 ;
  wire [7:0]\wrptr_r_reg[9]_1 ;
  wire [7:0]\wrptr_r_reg[9]_2 ;
  wire [3:3]NLW_multOp_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_rd_counter_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_rd_counter_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rd_counter_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_state_nxt0_carry_O_UNCONNECTED;
  wire [3:2]NLW_state_nxt0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_state_nxt0_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_stor_pixel_count_r_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:0]NLW_wr_linepixel_counter_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_wr_linepixel_counter_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_wr_linepixel_counter_r1_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h01)) 
    intr_o_INST_0
       (.I0(graydata_valid),
        .I1(state_nxt0),
        .I2(sobel_input_valid),
        .O(intr_o));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_linebuffer line0
       (.Q(\wrptr_r_reg[9]_0 ),
        .clk_i(clk_i),
        .data_o0(data_o0),
        .data_o01_out(data_o01_out),
        .data_o03_out(data_o03_out),
        .graydata_o({\sumresh_r_nxt[-1111111104]__1_i_24_0 ,\sumresh_r_nxt[-1111111104]__1_i_24 ,\sumresh_r_nxt[-1111111106]__1_i_42_1 ,\sumresh_r_nxt[-1111111106]__1_i_42_0 ,\sumresh_r_nxt[-1111111106]__1_i_42 ,\sumresh_r_nxt[-1111111109]__1_i_42_1 ,\sumresh_r_nxt[-1111111109]__1_i_42_0 ,\sumresh_r_nxt[-1111111109]__1_i_42 }),
        .graydata_valid(graydata_valid),
        .\multiresv_r[1][3]_i_26_0 (\multiresv_r[1][3]_i_26 ),
        .\multiresv_r[1][3]_i_26_1 (\multiresv_r[1][3]_i_26_0 ),
        .\multiresv_r[1][3]_i_26_2 (\multiresv_r[1][3]_i_26_1 ),
        .\multiresv_r[1][6]_i_26_0 (\multiresv_r[1][6]_i_26 ),
        .\multiresv_r[1][6]_i_26_1 (\multiresv_r[1][6]_i_26_0 ),
        .\multiresv_r[1][6]_i_26_2 (\multiresv_r[1][6]_i_26_1 ),
        .\multiresv_r[1][8]_i_10_0 (\multiresv_r[1][8]_i_10 ),
        .\multiresv_r[1][8]_i_10_1 (\multiresv_r[1][8]_i_10_0 ),
        .nr_rdline_r(nr_rdline_r),
        .nr_wrline_r(nr_wrline_r),
        .rdptr_r1_carry_0(Q[1:0]),
        .rdptr_r1_carry_1(rd_counter_r1_carry_0),
        .rdptr_r1_carry_2(rd_counter_r1_carry_1),
        .rdptr_r1_carry__0_0(rdptr_r1_carry__0),
        .rdptr_r1_carry__0_1(rdptr_r1_carry__0_0),
        .rdptr_r1_carry__0_2(rd_counter_r1_carry__0_2),
        .rdptr_r1_carry__0_3(rd_counter_r1_carry__0_3),
        .\rdptr_r_reg[0]_rep_0 (\rdptr_r_reg[0]_rep ),
        .\rdptr_r_reg[0]_rep_1 (sobel_input_valid),
        .\rdptr_r_reg[2]_0 (ADDRA[0]),
        .\rdptr_r_reg[3]_0 (ADDRA[1]),
        .\rdptr_r_reg[4]_0 (ADDRA[2]),
        .\rdptr_r_reg[5]_0 (ADDRA[3]),
        .\rdptr_r_reg[6]_0 (\rdptr_r_reg[6]_1 ),
        .\rdptr_r_reg[7]_0 (\rdptr_r_reg[7]_1 ),
        .\rdptr_r_reg[8]_0 (\rdptr_r_reg[8]_1 ),
        .\rdptr_r_reg[9]_0 (\rdptr_r_reg[9]_1 ),
        .rst_i(rst_i),
        .\sumresv_r[-1111111104]_i_21_0 (\sumresv_r[-1111111104]_i_21 ),
        .wrptr_r1_carry_0(wr_linepixel_counter_r1_carry_0),
        .wrptr_r1_carry_1(wr_linepixel_counter_r1_carry_1),
        .wrptr_r1_carry__0_0(wrptr_r1_carry__0_1),
        .wrptr_r1_carry__0_1(wrptr_r1_carry__0_2),
        .wrptr_r1_carry__0_2(wr_linepixel_counter_r1_carry__0_2),
        .wrptr_r1_carry__0_3(wr_linepixel_counter_r1_carry__0_3),
        .\wrptr_r_reg[0]_0 (\wrptr_r_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_linebuffer_0 line1
       (.D(D),
        .Q(\wrptr_r_reg[9]_1 ),
        .clk_i(clk_i),
        .data_o({data_o[23:18],data_o[15:0]}),
        .data_o0(data_o0),
        .data_o01_out(data_o01_out),
        .data_o03_out(data_o03_out),
        .graydata_o({\sumresh_r_nxt[-1111111104]__1_i_24_0 ,\sumresh_r_nxt[-1111111104]__1_i_24 ,\sumresh_r_nxt[-1111111106]__1_i_42_1 ,\sumresh_r_nxt[-1111111106]__1_i_42_0 ,\sumresh_r_nxt[-1111111106]__1_i_42 ,\sumresh_r_nxt[-1111111109]__1_i_42_1 ,\sumresh_r_nxt[-1111111109]__1_i_42_0 ,\sumresh_r_nxt[-1111111109]__1_i_42 }),
        .graydata_valid(graydata_valid),
        .\multiresv_r[1][3]_i_18_0 (\multiresv_r[1][3]_i_26 ),
        .\multiresv_r[1][3]_i_18_1 (\multiresv_r[1][3]_i_26_0 ),
        .\multiresv_r[1][3]_i_18_2 (\multiresv_r[1][3]_i_26_1 ),
        .\multiresv_r[1][6]_i_18_0 (\multiresv_r[1][6]_i_26 ),
        .\multiresv_r[1][6]_i_18_1 (\multiresv_r[1][6]_i_26_0 ),
        .\multiresv_r[1][6]_i_18_2 (\multiresv_r[1][6]_i_26_1 ),
        .\multiresv_r[1][8]_i_6_0 (\multiresv_r[1][8]_i_10 ),
        .\multiresv_r[1][8]_i_6_1 (\multiresv_r[1][8]_i_10_0 ),
        .\multiresv_r_reg[1][1] (line3_n_59),
        .\multiresv_r_reg[1][1]_0 (line2_n_49),
        .\multiresv_r_reg[1][2] (line3_n_60),
        .\multiresv_r_reg[1][2]_0 (line2_n_50),
        .\multiresv_r_reg[1][3] (line3_n_61),
        .\multiresv_r_reg[1][3]_0 (line2_n_51),
        .\multiresv_r_reg[1][4] (line3_n_62),
        .\multiresv_r_reg[1][4]_0 (line2_n_52),
        .\multiresv_r_reg[1][5] (line3_n_63),
        .\multiresv_r_reg[1][5]_0 (line2_n_53),
        .\multiresv_r_reg[1][6] (line3_n_64),
        .\multiresv_r_reg[1][6]_0 (line2_n_54),
        .\multiresv_r_reg[1][7] (line3_n_65),
        .\multiresv_r_reg[1][7]_0 (line2_n_55),
        .\multiresv_r_reg[1][8] (line3_n_66),
        .\multiresv_r_reg[1][8]_0 (line2_n_56),
        .nr_rdline_r(nr_rdline_r),
        .\nr_rdline_r_reg[1] (data_o[16]),
        .\nr_rdline_r_reg[1]_0 (data_o[17]),
        .\nr_rdline_r_reg[1]_1 (\nr_rdline_r_reg[1]_3 ),
        .nr_wrline_r(nr_wrline_r),
        .rdptr_r1_carry_0(Q[1:0]),
        .rdptr_r1_carry_1(rd_counter_r1_carry_0),
        .rdptr_r1_carry_2(rd_counter_r1_carry_1),
        .rdptr_r1_carry__0_0(rdptr_r1_carry__0_1),
        .rdptr_r1_carry__0_1(rdptr_r1_carry__0_2),
        .rdptr_r1_carry__0_2(rd_counter_r1_carry__0_2),
        .rdptr_r1_carry__0_3(rd_counter_r1_carry__0_3),
        .\rdptr_r_reg[0]_rep_0 (\rdptr_r_reg[0]_rep_0 ),
        .\rdptr_r_reg[0]_rep_1 (sobel_input_valid),
        .\rdptr_r_reg[2]_0 (\rdptr_r_reg[5] [0]),
        .\rdptr_r_reg[3]_0 (\rdptr_r_reg[5] [1]),
        .\rdptr_r_reg[4]_0 (\rdptr_r_reg[5] [2]),
        .\rdptr_r_reg[5]_0 (\rdptr_r_reg[5] [3]),
        .\rdptr_r_reg[6]_0 (\rdptr_r_reg[6]_2 ),
        .\rdptr_r_reg[7]_0 (\rdptr_r_reg[7]_2 ),
        .\rdptr_r_reg[7]_1 (line1_n_56),
        .\rdptr_r_reg[7]_10 (line1_n_65),
        .\rdptr_r_reg[7]_11 (line1_n_66),
        .\rdptr_r_reg[7]_12 (line1_n_67),
        .\rdptr_r_reg[7]_13 (line1_n_68),
        .\rdptr_r_reg[7]_14 (line1_n_69),
        .\rdptr_r_reg[7]_15 (line1_n_70),
        .\rdptr_r_reg[7]_16 (line1_n_71),
        .\rdptr_r_reg[7]_2 (line1_n_57),
        .\rdptr_r_reg[7]_3 (line1_n_58),
        .\rdptr_r_reg[7]_4 (line1_n_59),
        .\rdptr_r_reg[7]_5 (line1_n_60),
        .\rdptr_r_reg[7]_6 (line1_n_61),
        .\rdptr_r_reg[7]_7 (line1_n_62),
        .\rdptr_r_reg[7]_8 (line1_n_63),
        .\rdptr_r_reg[7]_9 (line1_n_64),
        .\rdptr_r_reg[8]_0 (\rdptr_r_reg[8]_2 ),
        .\rdptr_r_reg[9]_0 (\rdptr_r_reg[9]_2 ),
        .\rdptr_r_reg[9]_1 (line1_n_48),
        .\rdptr_r_reg[9]_2 (line1_n_49),
        .\rdptr_r_reg[9]_3 (line1_n_50),
        .\rdptr_r_reg[9]_4 (line1_n_51),
        .\rdptr_r_reg[9]_5 (line1_n_52),
        .\rdptr_r_reg[9]_6 (line1_n_53),
        .\rdptr_r_reg[9]_7 (line1_n_54),
        .\rdptr_r_reg[9]_8 (line1_n_55),
        .rst_i(rst_i),
        .\sumresh_r_nxt[-1111111104]__4 (line3_n_74),
        .\sumresh_r_nxt[-1111111104]__4_0 (line2_n_48),
        .\sumresh_r_nxt[-1111111105]__4 (line3_n_73),
        .\sumresh_r_nxt[-1111111105]__4_0 (line2_n_47),
        .\sumresh_r_nxt[-1111111106]__4 (line3_n_72),
        .\sumresh_r_nxt[-1111111106]__4_0 (line2_n_46),
        .\sumresh_r_nxt[-1111111107]__4 (line3_n_71),
        .\sumresh_r_nxt[-1111111107]__4_0 (line2_n_45),
        .\sumresh_r_nxt[-1111111108]__4 (line3_n_70),
        .\sumresh_r_nxt[-1111111108]__4_0 (line2_n_44),
        .\sumresh_r_nxt[-1111111109]__4 (line3_n_69),
        .\sumresh_r_nxt[-1111111109]__4_0 (line2_n_43),
        .\sumresh_r_nxt[-1111111110]__4 (line3_n_68),
        .\sumresh_r_nxt[-1111111110]__4_0 (line2_n_42),
        .\sumresh_r_nxt[-1111111111]__4 (line3_n_67),
        .\sumresh_r_nxt[-1111111111]__4_0 (line2_n_41),
        .\sumresv_r[-1111111104]_i_17_0 (\sumresv_r[-1111111104]_i_21 ),
        .\sumresv_r_reg[-1111111104] (line3_n_58),
        .\sumresv_r_reg[-1111111104]_0 (line2_n_32),
        .\sumresv_r_reg[-1111111105] (line3_n_57),
        .\sumresv_r_reg[-1111111105]_0 (line2_n_31),
        .\sumresv_r_reg[-1111111106] (line3_n_56),
        .\sumresv_r_reg[-1111111106]_0 (line2_n_30),
        .\sumresv_r_reg[-1111111107] (line3_n_55),
        .\sumresv_r_reg[-1111111107]_0 (line2_n_29),
        .\sumresv_r_reg[-1111111108] (line3_n_54),
        .\sumresv_r_reg[-1111111108]_0 (line2_n_28),
        .\sumresv_r_reg[-1111111109] (line3_n_53),
        .\sumresv_r_reg[-1111111109]_0 (line2_n_27),
        .\sumresv_r_reg[-1111111110] (line3_n_52),
        .\sumresv_r_reg[-1111111110]_0 (line2_n_26),
        .\sumresv_r_reg[-1111111111] (line3_n_51),
        .\sumresv_r_reg[-1111111111]_0 (line2_n_25),
        .wrptr_r1_carry_0(wr_linepixel_counter_r1_carry_0),
        .wrptr_r1_carry_1(wr_linepixel_counter_r1_carry_1),
        .wrptr_r1_carry__0_0(wrptr_r1_carry__0_3),
        .wrptr_r1_carry__0_1(wrptr_r1_carry__0_4),
        .wrptr_r1_carry__0_2(wr_linepixel_counter_r1_carry__0_2),
        .wrptr_r1_carry__0_3(wr_linepixel_counter_r1_carry__0_3),
        .\wrptr_r_reg[0]_0 (\wrptr_r_reg[0]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_linebuffer_1 line2
       (.Q(\wrptr_r_reg[9]_2 ),
        .clk_i(clk_i),
        .data_o(data_o[31:24]),
        .data_o0(data_o0),
        .data_o03_out(data_o03_out),
        .graydata_o({\sumresh_r_nxt[-1111111104]__1_i_24_0 ,\sumresh_r_nxt[-1111111104]__1_i_24 ,\sumresh_r_nxt[-1111111106]__1_i_42_1 ,\sumresh_r_nxt[-1111111106]__1_i_42_0 ,\sumresh_r_nxt[-1111111106]__1_i_42 ,\sumresh_r_nxt[-1111111109]__1_i_42_1 ,\sumresh_r_nxt[-1111111109]__1_i_42_0 ,\sumresh_r_nxt[-1111111109]__1_i_42 }),
        .graydata_valid(graydata_valid),
        .\multiresh_r_reg[3][1] (line1_n_64),
        .\multiresh_r_reg[3][1]_0 (line3_n_67),
        .\multiresh_r_reg[3][2] (line1_n_65),
        .\multiresh_r_reg[3][2]_0 (line3_n_68),
        .\multiresh_r_reg[3][3] (line1_n_66),
        .\multiresh_r_reg[3][3]_0 (line3_n_69),
        .\multiresh_r_reg[3][4] (line1_n_67),
        .\multiresh_r_reg[3][4]_0 (line3_n_70),
        .\multiresh_r_reg[3][5] (line1_n_68),
        .\multiresh_r_reg[3][5]_0 (line3_n_71),
        .\multiresh_r_reg[3][6] (line1_n_69),
        .\multiresh_r_reg[3][6]_0 (line3_n_72),
        .\multiresh_r_reg[3][7] (line1_n_70),
        .\multiresh_r_reg[3][7]_0 (line3_n_73),
        .\multiresh_r_reg[3][8] (line1_n_71),
        .\multiresh_r_reg[3][8]_0 (line3_n_74),
        .\multiresh_r_reg[5][1] (line1_n_48),
        .\multiresh_r_reg[5][1]_0 (line3_n_51),
        .\multiresh_r_reg[5][6] (line1_n_49),
        .\multiresh_r_reg[5][6]_0 (line3_n_52),
        .\multiresh_r_reg[5][6]_1 (line1_n_50),
        .\multiresh_r_reg[5][6]_2 (line3_n_53),
        .\multiresh_r_reg[5][6]_3 (line1_n_51),
        .\multiresh_r_reg[5][6]_4 (line3_n_54),
        .\multiresh_r_reg[5][6]_5 (line1_n_52),
        .\multiresh_r_reg[5][6]_6 (line3_n_55),
        .\multiresh_r_reg[5][6]_7 (line1_n_53),
        .\multiresh_r_reg[5][6]_8 (line3_n_56),
        .\multiresh_r_reg[5][7] (line1_n_54),
        .\multiresh_r_reg[5][7]_0 (line3_n_57),
        .\multiresh_r_reg[5][8] (line1_n_55),
        .\multiresh_r_reg[5][8]_0 (line3_n_58),
        .\multiresv_r[1][3]_i_42_0 (\multiresv_r[1][3]_i_26 ),
        .\multiresv_r[1][3]_i_42_1 (\multiresv_r[1][3]_i_26_0 ),
        .\multiresv_r[1][3]_i_42_2 (\multiresv_r[1][3]_i_26_1 ),
        .\multiresv_r[1][6]_i_42_0 (\multiresv_r[1][6]_i_26 ),
        .\multiresv_r[1][6]_i_42_1 (\multiresv_r[1][6]_i_26_0 ),
        .\multiresv_r[1][6]_i_42_2 (\multiresv_r[1][6]_i_26_1 ),
        .\multiresv_r[1][8]_i_18_0 (\multiresv_r[1][8]_i_10 ),
        .\multiresv_r[1][8]_i_18_1 (\multiresv_r[1][8]_i_10_0 ),
        .nr_rdline_r(nr_rdline_r),
        .\nr_rdline_r_reg[1] (\nr_rdline_r_reg[1]_2 ),
        .\nr_rdline_r_reg[1]_0 (data_o[32]),
        .nr_wrline_r(nr_wrline_r),
        .rdptr_r1_carry_0(Q[1:0]),
        .rdptr_r1_carry_1(rd_counter_r1_carry_0),
        .rdptr_r1_carry_2(rd_counter_r1_carry_1),
        .rdptr_r1_carry__0_0(rdptr_r1_carry__0_3),
        .rdptr_r1_carry__0_1(rdptr_r1_carry__0_4),
        .rdptr_r1_carry__0_2(rd_counter_r1_carry__0_2),
        .rdptr_r1_carry__0_3(rd_counter_r1_carry__0_3),
        .\rdptr_r_reg[0]_rep_0 (\rdptr_r_reg[0]_rep_1 ),
        .\rdptr_r_reg[0]_rep_1 (sobel_input_valid),
        .\rdptr_r_reg[2]_0 (\rdptr_r_reg[5]_0 [0]),
        .\rdptr_r_reg[3]_0 (\rdptr_r_reg[5]_0 [1]),
        .\rdptr_r_reg[4]_0 (\rdptr_r_reg[5]_0 [2]),
        .\rdptr_r_reg[5]_0 (\rdptr_r_reg[5]_0 [3]),
        .\rdptr_r_reg[6]_0 (\rdptr_r_reg[6] ),
        .\rdptr_r_reg[7]_0 (\rdptr_r_reg[7] ),
        .\rdptr_r_reg[7]_1 (line2_n_41),
        .\rdptr_r_reg[7]_10 (line2_n_50),
        .\rdptr_r_reg[7]_11 (line2_n_51),
        .\rdptr_r_reg[7]_12 (line2_n_52),
        .\rdptr_r_reg[7]_13 (line2_n_53),
        .\rdptr_r_reg[7]_14 (line2_n_54),
        .\rdptr_r_reg[7]_15 (line2_n_55),
        .\rdptr_r_reg[7]_16 (line2_n_56),
        .\rdptr_r_reg[7]_2 (line2_n_42),
        .\rdptr_r_reg[7]_3 (line2_n_43),
        .\rdptr_r_reg[7]_4 (line2_n_44),
        .\rdptr_r_reg[7]_5 (line2_n_45),
        .\rdptr_r_reg[7]_6 (line2_n_46),
        .\rdptr_r_reg[7]_7 (line2_n_47),
        .\rdptr_r_reg[7]_8 (line2_n_48),
        .\rdptr_r_reg[7]_9 (line2_n_49),
        .\rdptr_r_reg[8]_0 (\rdptr_r_reg[8] ),
        .\rdptr_r_reg[9]_0 (\rdptr_r_reg[9] ),
        .\rdptr_r_reg[9]_1 (line2_n_25),
        .\rdptr_r_reg[9]_2 (line2_n_26),
        .\rdptr_r_reg[9]_3 (line2_n_27),
        .\rdptr_r_reg[9]_4 (line2_n_28),
        .\rdptr_r_reg[9]_5 (line2_n_29),
        .\rdptr_r_reg[9]_6 (line2_n_30),
        .\rdptr_r_reg[9]_7 (line2_n_31),
        .\rdptr_r_reg[9]_8 (line2_n_32),
        .rst_i(rst_i),
        .\sumresv_r[-1111111104]_i_29_0 (\sumresv_r[-1111111104]_i_21 ),
        .wrptr_r1_carry_0(wr_linepixel_counter_r1_carry_0),
        .wrptr_r1_carry_1(wr_linepixel_counter_r1_carry_1),
        .wrptr_r1_carry__0_0(wrptr_r1_carry__0_5),
        .wrptr_r1_carry__0_1(wrptr_r1_carry__0_6),
        .wrptr_r1_carry__0_2(wr_linepixel_counter_r1_carry__0_2),
        .wrptr_r1_carry__0_3(wr_linepixel_counter_r1_carry__0_3),
        .\wrptr_r_reg[0]_0 (\wrptr_r_reg[0]_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_linebuffer_2 line3
       (.Q(\wrptr_r_reg[9] ),
        .clk_i(clk_i),
        .data_o(data_o[40:35]),
        .data_o0(data_o0),
        .data_o01_out(data_o01_out),
        .data_o03_out(data_o03_out),
        .graydata_o({\sumresh_r_nxt[-1111111104]__1_i_24_0 ,\sumresh_r_nxt[-1111111104]__1_i_24 ,\sumresh_r_nxt[-1111111106]__1_i_42_1 ,\sumresh_r_nxt[-1111111106]__1_i_42_0 ,\sumresh_r_nxt[-1111111106]__1_i_42 ,\sumresh_r_nxt[-1111111109]__1_i_42_1 ,\sumresh_r_nxt[-1111111109]__1_i_42_0 ,\sumresh_r_nxt[-1111111109]__1_i_42 }),
        .graydata_valid(graydata_valid),
        .\multiresv_r[1][3]_i_34_0 (\multiresv_r[1][3]_i_26 ),
        .\multiresv_r[1][3]_i_34_1 (\multiresv_r[1][3]_i_26_0 ),
        .\multiresv_r[1][3]_i_34_2 (\multiresv_r[1][3]_i_26_1 ),
        .\multiresv_r[1][6]_i_34_0 (\multiresv_r[1][6]_i_26 ),
        .\multiresv_r[1][6]_i_34_1 (\multiresv_r[1][6]_i_26_0 ),
        .\multiresv_r[1][6]_i_34_2 (\multiresv_r[1][6]_i_26_1 ),
        .\multiresv_r[1][8]_i_14_0 (\multiresv_r[1][8]_i_10 ),
        .\multiresv_r[1][8]_i_14_1 (\multiresv_r[1][8]_i_10_0 ),
        .\multiresv_r_reg[7][1] (line2_n_49),
        .\multiresv_r_reg[7][1]_0 (line1_n_56),
        .\multiresv_r_reg[7][4] (line2_n_50),
        .\multiresv_r_reg[7][4]_0 (line1_n_57),
        .\multiresv_r_reg[7][4]_1 (line2_n_51),
        .\multiresv_r_reg[7][4]_2 (line1_n_58),
        .\multiresv_r_reg[7][4]_3 (line2_n_52),
        .\multiresv_r_reg[7][4]_4 (line1_n_59),
        .\multiresv_r_reg[7][5] (line2_n_53),
        .\multiresv_r_reg[7][5]_0 (line1_n_60),
        .\multiresv_r_reg[7][6] (line2_n_54),
        .\multiresv_r_reg[7][6]_0 (line1_n_61),
        .\multiresv_r_reg[7][7] (line2_n_55),
        .\multiresv_r_reg[7][7]_0 (line1_n_62),
        .\multiresv_r_reg[7][8] (line2_n_56),
        .\multiresv_r_reg[7][8]_0 (line1_n_63),
        .nr_rdline_r(nr_rdline_r),
        .\nr_rdline_r_reg[1] (\nr_rdline_r_reg[1]_0 ),
        .\nr_rdline_r_reg[1]_0 (data_o[42]),
        .\nr_rdline_r_reg[1]_1 (\nr_rdline_r_reg[1]_1 ),
        .\nr_rdline_r_reg[1]_2 (\nr_rdline_r_reg[1]_4 ),
        .\nr_rdline_r_reg[1]_3 (data_o[41]),
        .\nr_rdline_r_reg[1]_4 (\nr_rdline_r_reg[1]_5 ),
        .\nr_rdline_r_reg[1]_5 (data_o[33]),
        .\nr_rdline_r_reg[1]_6 (data_o[34]),
        .nr_wrline_r(nr_wrline_r),
        .rdptr_r1_carry_0(Q[1:0]),
        .rdptr_r1_carry_1(rd_counter_r1_carry_0),
        .rdptr_r1_carry_2(rd_counter_r1_carry_1),
        .rdptr_r1_carry__0_0(rdptr_r1_carry__0_5),
        .rdptr_r1_carry__0_1(rdptr_r1_carry__0_6),
        .rdptr_r1_carry__0_2(rd_counter_r1_carry__0_2),
        .rdptr_r1_carry__0_3(rd_counter_r1_carry__0_3),
        .\rdptr_r_reg[0]_rep_0 (\rdptr_r_reg[0]_rep_2 ),
        .\rdptr_r_reg[0]_rep_1 (sobel_input_valid),
        .\rdptr_r_reg[2]_0 (\rdptr_r_reg[5]_1 [0]),
        .\rdptr_r_reg[3]_0 (\rdptr_r_reg[5]_1 [1]),
        .\rdptr_r_reg[4]_0 (\rdptr_r_reg[5]_1 [2]),
        .\rdptr_r_reg[5]_0 (\rdptr_r_reg[5]_1 [3]),
        .\rdptr_r_reg[6]_0 (\rdptr_r_reg[6]_0 ),
        .\rdptr_r_reg[7]_0 (\rdptr_r_reg[7]_0 ),
        .\rdptr_r_reg[7]_1 (line3_n_59),
        .\rdptr_r_reg[7]_10 (line3_n_68),
        .\rdptr_r_reg[7]_11 (line3_n_69),
        .\rdptr_r_reg[7]_12 (line3_n_70),
        .\rdptr_r_reg[7]_13 (line3_n_71),
        .\rdptr_r_reg[7]_14 (line3_n_72),
        .\rdptr_r_reg[7]_15 (line3_n_73),
        .\rdptr_r_reg[7]_16 (line3_n_74),
        .\rdptr_r_reg[7]_2 (line3_n_60),
        .\rdptr_r_reg[7]_3 (line3_n_61),
        .\rdptr_r_reg[7]_4 (line3_n_62),
        .\rdptr_r_reg[7]_5 (line3_n_63),
        .\rdptr_r_reg[7]_6 (line3_n_64),
        .\rdptr_r_reg[7]_7 (line3_n_65),
        .\rdptr_r_reg[7]_8 (line3_n_66),
        .\rdptr_r_reg[7]_9 (line3_n_67),
        .\rdptr_r_reg[8]_0 (\rdptr_r_reg[8]_0 ),
        .\rdptr_r_reg[9]_0 (\rdptr_r_reg[9]_0 ),
        .\rdptr_r_reg[9]_1 (line3_n_51),
        .\rdptr_r_reg[9]_2 (line3_n_52),
        .\rdptr_r_reg[9]_3 (line3_n_53),
        .\rdptr_r_reg[9]_4 (line3_n_54),
        .\rdptr_r_reg[9]_5 (line3_n_55),
        .\rdptr_r_reg[9]_6 (line3_n_56),
        .\rdptr_r_reg[9]_7 (line3_n_57),
        .\rdptr_r_reg[9]_8 (line3_n_58),
        .rst_i(rst_i),
        .rst_n_i(rst_n_i),
        .\sumresh_r_nxt[-1111111104]__1 (line2_n_48),
        .\sumresh_r_nxt[-1111111104]__1_0 (line1_n_71),
        .\sumresh_r_nxt[-1111111104]__2 (line2_n_32),
        .\sumresh_r_nxt[-1111111104]__2_0 (line1_n_55),
        .\sumresh_r_nxt[-1111111105]__1 (line2_n_47),
        .\sumresh_r_nxt[-1111111105]__1_0 (line1_n_70),
        .\sumresh_r_nxt[-1111111105]__2 (line2_n_31),
        .\sumresh_r_nxt[-1111111105]__2_0 (line1_n_54),
        .\sumresh_r_nxt[-1111111106]__1 (line2_n_46),
        .\sumresh_r_nxt[-1111111106]__1_0 (line1_n_69),
        .\sumresh_r_nxt[-1111111106]__2 (line2_n_26),
        .\sumresh_r_nxt[-1111111106]__2_0 (line1_n_49),
        .\sumresh_r_nxt[-1111111106]__2_1 (line2_n_27),
        .\sumresh_r_nxt[-1111111106]__2_2 (line1_n_50),
        .\sumresh_r_nxt[-1111111106]__2_3 (line2_n_28),
        .\sumresh_r_nxt[-1111111106]__2_4 (line1_n_51),
        .\sumresh_r_nxt[-1111111106]__2_5 (line2_n_29),
        .\sumresh_r_nxt[-1111111106]__2_6 (line1_n_52),
        .\sumresh_r_nxt[-1111111106]__2_7 (line2_n_30),
        .\sumresh_r_nxt[-1111111106]__2_8 (line1_n_53),
        .\sumresh_r_nxt[-1111111107]__1 (line2_n_45),
        .\sumresh_r_nxt[-1111111107]__1_0 (line1_n_68),
        .\sumresh_r_nxt[-1111111108]__1 (line2_n_44),
        .\sumresh_r_nxt[-1111111108]__1_0 (line1_n_67),
        .\sumresh_r_nxt[-1111111109]__1 (line2_n_43),
        .\sumresh_r_nxt[-1111111109]__1_0 (line1_n_66),
        .\sumresh_r_nxt[-1111111110]__1 (line2_n_42),
        .\sumresh_r_nxt[-1111111110]__1_0 (line1_n_65),
        .\sumresh_r_nxt[-1111111111]__2 (line2_n_25),
        .\sumresh_r_nxt[-1111111111]__2_0 (line1_n_48),
        .\sumresv_r[-1111111104]_i_25_0 (\sumresv_r[-1111111104]_i_21 ),
        .\sumresv_r_nxt[-1111111111] (line2_n_41),
        .\sumresv_r_nxt[-1111111111]_0 (line1_n_64),
        .wrptr_r1_carry_0(wr_linepixel_counter_r1_carry_0),
        .wrptr_r1_carry_1(wr_linepixel_counter_r1_carry_1),
        .wrptr_r1_carry__0_0(wrptr_r1_carry__0),
        .wrptr_r1_carry__0_1(wrptr_r1_carry__0_0),
        .wrptr_r1_carry__0_2(wr_linepixel_counter_r1_carry__0_2),
        .wrptr_r1_carry__0_3(wr_linepixel_counter_r1_carry__0_3),
        .\wrptr_r_reg[0]_0 (\wrptr_r_reg[0] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 multOp_carry
       (.CI(1'b0),
        .CO({multOp_carry_n_0,multOp_carry_n_1,multOp_carry_n_2,multOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Q[1:0],1'b0,1'b1}),
        .O(multOp[3:0]),
        .S({S,Q[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 multOp_carry__0
       (.CI(multOp_carry_n_0),
        .CO({multOp_carry__0_n_0,multOp_carry__0_n_1,multOp_carry__0_n_2,multOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[5:2]),
        .O(multOp[7:4]),
        .S(plusOp_carry__0_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 multOp_carry__1
       (.CI(multOp_carry__0_n_0),
        .CO({NLW_multOp_carry__1_CO_UNCONNECTED[3],multOp_carry__1_n_1,multOp_carry__1_n_2,multOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[8:6]}),
        .O(multOp[11:8]),
        .S(plusOp_carry__1_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \nr_rdline_r[0]_i_1 
       (.I0(rd_counter_r1_carry__0_n_3),
        .I1(nr_rdline_r[0]),
        .O(\nr_rdline_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \nr_rdline_r[1]_i_1 
       (.I0(nr_rdline_r[0]),
        .I1(rd_counter_r1_carry__0_n_3),
        .I2(nr_rdline_r[1]),
        .O(\nr_rdline_r[1]_i_1_n_0 ));
  FDCE \nr_rdline_r_reg[0] 
       (.C(clk_i),
        .CE(1'b1),
        .CLR(rst_i),
        .D(\nr_rdline_r[0]_i_1_n_0 ),
        .Q(nr_rdline_r[0]));
  FDCE \nr_rdline_r_reg[1] 
       (.C(clk_i),
        .CE(1'b1),
        .CLR(rst_i),
        .D(\nr_rdline_r[1]_i_1_n_0 ),
        .Q(nr_rdline_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \nr_wrline_r[0]_i_1 
       (.I0(wr_linepixel_counter_r1_carry__0_n_3),
        .I1(graydata_valid),
        .I2(nr_wrline_r[0]),
        .O(\nr_wrline_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \nr_wrline_r[1]_i_1 
       (.I0(nr_wrline_r[0]),
        .I1(graydata_valid),
        .I2(wr_linepixel_counter_r1_carry__0_n_3),
        .I3(nr_wrline_r[1]),
        .O(\nr_wrline_r[1]_i_1_n_0 ));
  FDCE \nr_wrline_r_reg[0] 
       (.C(clk_i),
        .CE(1'b1),
        .CLR(rst_i),
        .D(\nr_wrline_r[0]_i_1_n_0 ),
        .Q(nr_wrline_r[0]));
  FDCE \nr_wrline_r_reg[1] 
       (.C(clk_i),
        .CE(1'b1),
        .CLR(rst_i),
        .D(\nr_wrline_r[1]_i_1_n_0 ),
        .Q(nr_wrline_r[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,multOp[1],1'b0}),
        .O(plusOp[3:0]),
        .S({multOp[3:2],plusOp_carry_i_1_n_0,multOp[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[7:4]),
        .S(multOp[7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({NLW_plusOp_carry__1_CO_UNCONNECTED[3],plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[11:8]),
        .S(multOp[11:8]));
  LUT1 #(
    .INIT(2'h1)) 
    plusOp_carry_i_1
       (.I0(multOp[1]),
        .O(plusOp_carry_i_1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rd_counter_r1_carry
       (.CI(1'b0),
        .CO({rd_counter_r1_carry_n_0,rd_counter_r1_carry_n_1,rd_counter_r1_carry_n_2,rd_counter_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({rd_counter_r1_carry__0_0,rd_counter_r1_carry_i_4_n_0}),
        .O(NLW_rd_counter_r1_carry_O_UNCONNECTED[3:0]),
        .S({rd_counter_r1_carry__0_1[1],rd_counter_r1_carry_i_6_n_0,rd_counter_r1_carry__0_1[0],rd_counter_r1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rd_counter_r1_carry__0
       (.CI(rd_counter_r1_carry_n_0),
        .CO({NLW_rd_counter_r1_carry__0_CO_UNCONNECTED[3:1],rd_counter_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rd_counter_r_reg[0]_0 }),
        .O(NLW_rd_counter_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,rd_counter_r1_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    rd_counter_r1_carry__0_i_2
       (.I0(\rd_counter_r_reg[9]_0 [8]),
        .I1(rd_counter_r1_carry__0_2),
        .I2(\rd_counter_r_reg[9]_0 [9]),
        .I3(rd_counter_r1_carry__0_3),
        .O(rd_counter_r1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hCB80)) 
    rd_counter_r1_carry_i_4
       (.I0(\rd_counter_r_reg[9]_0 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\rd_counter_r_reg[9]_0 [1]),
        .O(rd_counter_r1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    rd_counter_r1_carry_i_6
       (.I0(\rd_counter_r_reg[9]_0 [4]),
        .I1(rd_counter_r1_carry_0),
        .I2(\rd_counter_r_reg[9]_0 [5]),
        .I3(rd_counter_r1_carry_1),
        .O(rd_counter_r1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h1842)) 
    rd_counter_r1_carry_i_8
       (.I0(\rd_counter_r_reg[9]_0 [0]),
        .I1(\rd_counter_r_reg[9]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(rd_counter_r1_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rd_counter_r[0]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [0]),
        .I1(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rd_counter_r[1]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [1]),
        .I1(\rd_counter_r_reg[9]_0 [0]),
        .I2(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \rd_counter_r[2]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [2]),
        .I1(\rd_counter_r_reg[9]_0 [1]),
        .I2(\rd_counter_r_reg[9]_0 [0]),
        .I3(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \rd_counter_r[3]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [3]),
        .I1(\rd_counter_r_reg[9]_0 [2]),
        .I2(\rd_counter_r_reg[9]_0 [0]),
        .I3(\rd_counter_r_reg[9]_0 [1]),
        .I4(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \rd_counter_r[4]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [4]),
        .I1(\rd_counter_r_reg[9]_0 [3]),
        .I2(\rd_counter_r_reg[9]_0 [1]),
        .I3(\rd_counter_r_reg[9]_0 [0]),
        .I4(\rd_counter_r_reg[9]_0 [2]),
        .I5(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rd_counter_r[5]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [5]),
        .I1(\rd_counter_r[5]_i_2_n_0 ),
        .I2(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rd_counter_r[5]_i_2 
       (.I0(\rd_counter_r_reg[9]_0 [4]),
        .I1(\rd_counter_r_reg[9]_0 [2]),
        .I2(\rd_counter_r_reg[9]_0 [0]),
        .I3(\rd_counter_r_reg[9]_0 [1]),
        .I4(\rd_counter_r_reg[9]_0 [3]),
        .O(\rd_counter_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rd_counter_r[6]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [6]),
        .I1(\rd_counter_r[9]_i_3_n_0 ),
        .I2(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \rd_counter_r[7]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [7]),
        .I1(\rd_counter_r_reg[9]_0 [6]),
        .I2(\rd_counter_r[9]_i_3_n_0 ),
        .I3(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \rd_counter_r[8]_i_1 
       (.I0(\rd_counter_r_reg[9]_0 [8]),
        .I1(\rd_counter_r_reg[9]_0 [7]),
        .I2(\rd_counter_r[9]_i_3_n_0 ),
        .I3(\rd_counter_r_reg[9]_0 [6]),
        .I4(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rd_counter_r[9]_i_1 
       (.I0(sobel_input_valid),
        .I1(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \rd_counter_r[9]_i_2 
       (.I0(\rd_counter_r_reg[9]_0 [9]),
        .I1(\rd_counter_r_reg[9]_0 [8]),
        .I2(\rd_counter_r_reg[9]_0 [6]),
        .I3(\rd_counter_r[9]_i_3_n_0 ),
        .I4(\rd_counter_r_reg[9]_0 [7]),
        .I5(rd_counter_r1_carry__0_n_3),
        .O(\rd_counter_r[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rd_counter_r[9]_i_3 
       (.I0(\rd_counter_r_reg[9]_0 [5]),
        .I1(\rd_counter_r_reg[9]_0 [3]),
        .I2(\rd_counter_r_reg[9]_0 [1]),
        .I3(\rd_counter_r_reg[9]_0 [0]),
        .I4(\rd_counter_r_reg[9]_0 [2]),
        .I5(\rd_counter_r_reg[9]_0 [4]),
        .O(\rd_counter_r[9]_i_3_n_0 ));
  FDCE \rd_counter_r_reg[0] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[0]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [0]));
  FDCE \rd_counter_r_reg[1] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[1]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [1]));
  FDCE \rd_counter_r_reg[2] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[2]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [2]));
  FDCE \rd_counter_r_reg[3] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[3]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [3]));
  FDCE \rd_counter_r_reg[4] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[4]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [4]));
  FDCE \rd_counter_r_reg[5] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[5]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [5]));
  FDCE \rd_counter_r_reg[6] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[6]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [6]));
  FDCE \rd_counter_r_reg[7] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[7]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [7]));
  FDCE \rd_counter_r_reg[8] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[8]_i_1_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [8]));
  FDCE \rd_counter_r_reg[9] 
       (.C(clk_i),
        .CE(\rd_counter_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\rd_counter_r[9]_i_2_n_0 ),
        .Q(\rd_counter_r_reg[9]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h5C)) 
    state_i_1
       (.I0(rd_counter_r1_carry__0_n_3),
        .I1(state_nxt0),
        .I2(sobel_input_valid),
        .O(state_i_1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 state_nxt0_carry
       (.CI(1'b0),
        .CO({state_nxt0_carry_n_0,state_nxt0_carry_n_1,state_nxt0_carry_n_2,state_nxt0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({state_nxt0_carry_i_1_n_0,state_nxt0_carry_i_2_n_0,state_nxt0_carry_i_3_n_0,state_nxt0_carry_i_4_n_0}),
        .O(NLW_state_nxt0_carry_O_UNCONNECTED[3:0]),
        .S({state_nxt0_carry_i_5_n_0,state_nxt0_carry_i_6_n_0,state_nxt0_carry_i_7_n_0,state_nxt0_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 state_nxt0_carry__0
       (.CI(state_nxt0_carry_n_0),
        .CO({NLW_state_nxt0_carry__0_CO_UNCONNECTED[3:2],state_nxt0,state_nxt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,state_nxt0_carry__0_i_1_n_0,state_nxt0_carry__0_i_2_n_0}),
        .O(NLW_state_nxt0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,state_nxt0_carry__0_i_3_n_0,state_nxt0_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    state_nxt0_carry__0_i_1
       (.I0(\stor_pixel_count_r_reg[10]_0 ),
        .I1(plusOp[10]),
        .I2(plusOp[11]),
        .I3(\stor_pixel_count_r_reg[11]_0 ),
        .O(state_nxt0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    state_nxt0_carry__0_i_2
       (.I0(\stor_pixel_count_r_reg[8]_0 ),
        .I1(plusOp[8]),
        .I2(plusOp[9]),
        .I3(\stor_pixel_count_r_reg[9]_0 ),
        .O(state_nxt0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state_nxt0_carry__0_i_3
       (.I0(\stor_pixel_count_r_reg[10]_0 ),
        .I1(plusOp[10]),
        .I2(\stor_pixel_count_r_reg[11]_0 ),
        .I3(plusOp[11]),
        .O(state_nxt0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state_nxt0_carry__0_i_4
       (.I0(\stor_pixel_count_r_reg[8]_0 ),
        .I1(plusOp[8]),
        .I2(\stor_pixel_count_r_reg[9]_0 ),
        .I3(plusOp[9]),
        .O(state_nxt0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    state_nxt0_carry_i_1
       (.I0(\stor_pixel_count_r_reg[6]_0 ),
        .I1(plusOp[6]),
        .I2(plusOp[7]),
        .I3(\stor_pixel_count_r_reg[7]_0 ),
        .O(state_nxt0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    state_nxt0_carry_i_2
       (.I0(\stor_pixel_count_r_reg[4]_0 ),
        .I1(plusOp[4]),
        .I2(plusOp[5]),
        .I3(\stor_pixel_count_r_reg[5]_0 ),
        .O(state_nxt0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    state_nxt0_carry_i_3
       (.I0(\stor_pixel_count_r_reg[2]_0 ),
        .I1(plusOp[2]),
        .I2(plusOp[3]),
        .I3(\stor_pixel_count_r_reg[3]_0 ),
        .O(state_nxt0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    state_nxt0_carry_i_4
       (.I0(\stor_pixel_count_r_reg[0]_0 ),
        .I1(plusOp[0]),
        .I2(plusOp[1]),
        .I3(\stor_pixel_count_r_reg[1]_0 ),
        .O(state_nxt0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state_nxt0_carry_i_5
       (.I0(\stor_pixel_count_r_reg[6]_0 ),
        .I1(plusOp[6]),
        .I2(\stor_pixel_count_r_reg[7]_0 ),
        .I3(plusOp[7]),
        .O(state_nxt0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state_nxt0_carry_i_6
       (.I0(\stor_pixel_count_r_reg[4]_0 ),
        .I1(plusOp[4]),
        .I2(\stor_pixel_count_r_reg[5]_0 ),
        .I3(plusOp[5]),
        .O(state_nxt0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state_nxt0_carry_i_7
       (.I0(\stor_pixel_count_r_reg[2]_0 ),
        .I1(plusOp[2]),
        .I2(\stor_pixel_count_r_reg[3]_0 ),
        .I3(plusOp[3]),
        .O(state_nxt0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    state_nxt0_carry_i_8
       (.I0(\stor_pixel_count_r_reg[0]_0 ),
        .I1(plusOp[0]),
        .I2(\stor_pixel_count_r_reg[1]_0 ),
        .I3(plusOp[1]),
        .O(state_nxt0_carry_i_8_n_0));
  FDCE state_reg
       (.C(clk_i),
        .CE(1'b1),
        .CLR(rst_i),
        .D(state_i_1_n_0),
        .Q(sobel_input_valid));
  LUT2 #(
    .INIT(4'h6)) 
    \stor_pixel_count_r[11]_i_1 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .O(sel));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[11]_i_3 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[11]_0 ),
        .O(\stor_pixel_count_r[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[11]_i_4 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[10]_0 ),
        .O(\stor_pixel_count_r[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[11]_i_5 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[9]_0 ),
        .O(\stor_pixel_count_r[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[11]_i_6 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[8]_0 ),
        .O(\stor_pixel_count_r[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \stor_pixel_count_r[3]_i_2 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .O(\stor_pixel_count_r[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[3]_i_3 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[3]_0 ),
        .O(\stor_pixel_count_r[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[3]_i_4 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[2]_0 ),
        .O(\stor_pixel_count_r[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[3]_i_5 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[1]_0 ),
        .O(\stor_pixel_count_r[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \stor_pixel_count_r[3]_i_6 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[0]_0 ),
        .O(\stor_pixel_count_r[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[7]_i_2 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[7]_0 ),
        .O(\stor_pixel_count_r[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[7]_i_3 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[6]_0 ),
        .O(\stor_pixel_count_r[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[7]_i_4 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[5]_0 ),
        .O(\stor_pixel_count_r[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \stor_pixel_count_r[7]_i_5 
       (.I0(sobel_input_valid),
        .I1(graydata_valid),
        .I2(\stor_pixel_count_r_reg[4]_0 ),
        .O(\stor_pixel_count_r[7]_i_5_n_0 ));
  FDCE \stor_pixel_count_r_reg[0] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[3]_i_1_n_7 ),
        .Q(\stor_pixel_count_r_reg[0]_0 ));
  FDCE \stor_pixel_count_r_reg[10] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[11]_i_2_n_5 ),
        .Q(\stor_pixel_count_r_reg[10]_0 ));
  FDCE \stor_pixel_count_r_reg[11] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[11]_i_2_n_4 ),
        .Q(\stor_pixel_count_r_reg[11]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \stor_pixel_count_r_reg[11]_i_2 
       (.CI(\stor_pixel_count_r_reg[7]_i_1_n_0 ),
        .CO({\NLW_stor_pixel_count_r_reg[11]_i_2_CO_UNCONNECTED [3],\stor_pixel_count_r_reg[11]_i_2_n_1 ,\stor_pixel_count_r_reg[11]_i_2_n_2 ,\stor_pixel_count_r_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\stor_pixel_count_r_reg[10]_0 ,\stor_pixel_count_r_reg[9]_0 ,\stor_pixel_count_r_reg[8]_0 }),
        .O({\stor_pixel_count_r_reg[11]_i_2_n_4 ,\stor_pixel_count_r_reg[11]_i_2_n_5 ,\stor_pixel_count_r_reg[11]_i_2_n_6 ,\stor_pixel_count_r_reg[11]_i_2_n_7 }),
        .S({\stor_pixel_count_r[11]_i_3_n_0 ,\stor_pixel_count_r[11]_i_4_n_0 ,\stor_pixel_count_r[11]_i_5_n_0 ,\stor_pixel_count_r[11]_i_6_n_0 }));
  FDCE \stor_pixel_count_r_reg[1] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[3]_i_1_n_6 ),
        .Q(\stor_pixel_count_r_reg[1]_0 ));
  FDCE \stor_pixel_count_r_reg[2] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[3]_i_1_n_5 ),
        .Q(\stor_pixel_count_r_reg[2]_0 ));
  FDCE \stor_pixel_count_r_reg[3] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[3]_i_1_n_4 ),
        .Q(\stor_pixel_count_r_reg[3]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \stor_pixel_count_r_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\stor_pixel_count_r_reg[3]_i_1_n_0 ,\stor_pixel_count_r_reg[3]_i_1_n_1 ,\stor_pixel_count_r_reg[3]_i_1_n_2 ,\stor_pixel_count_r_reg[3]_i_1_n_3 }),
        .CYINIT(\stor_pixel_count_r[3]_i_2_n_0 ),
        .DI({\stor_pixel_count_r_reg[3]_0 ,\stor_pixel_count_r_reg[2]_0 ,\stor_pixel_count_r_reg[1]_0 ,\stor_pixel_count_r_reg[0]_0 }),
        .O({\stor_pixel_count_r_reg[3]_i_1_n_4 ,\stor_pixel_count_r_reg[3]_i_1_n_5 ,\stor_pixel_count_r_reg[3]_i_1_n_6 ,\stor_pixel_count_r_reg[3]_i_1_n_7 }),
        .S({\stor_pixel_count_r[3]_i_3_n_0 ,\stor_pixel_count_r[3]_i_4_n_0 ,\stor_pixel_count_r[3]_i_5_n_0 ,\stor_pixel_count_r[3]_i_6_n_0 }));
  FDCE \stor_pixel_count_r_reg[4] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[7]_i_1_n_7 ),
        .Q(\stor_pixel_count_r_reg[4]_0 ));
  FDCE \stor_pixel_count_r_reg[5] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[7]_i_1_n_6 ),
        .Q(\stor_pixel_count_r_reg[5]_0 ));
  FDCE \stor_pixel_count_r_reg[6] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[7]_i_1_n_5 ),
        .Q(\stor_pixel_count_r_reg[6]_0 ));
  FDCE \stor_pixel_count_r_reg[7] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[7]_i_1_n_4 ),
        .Q(\stor_pixel_count_r_reg[7]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \stor_pixel_count_r_reg[7]_i_1 
       (.CI(\stor_pixel_count_r_reg[3]_i_1_n_0 ),
        .CO({\stor_pixel_count_r_reg[7]_i_1_n_0 ,\stor_pixel_count_r_reg[7]_i_1_n_1 ,\stor_pixel_count_r_reg[7]_i_1_n_2 ,\stor_pixel_count_r_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\stor_pixel_count_r_reg[7]_0 ,\stor_pixel_count_r_reg[6]_0 ,\stor_pixel_count_r_reg[5]_0 ,\stor_pixel_count_r_reg[4]_0 }),
        .O({\stor_pixel_count_r_reg[7]_i_1_n_4 ,\stor_pixel_count_r_reg[7]_i_1_n_5 ,\stor_pixel_count_r_reg[7]_i_1_n_6 ,\stor_pixel_count_r_reg[7]_i_1_n_7 }),
        .S({\stor_pixel_count_r[7]_i_2_n_0 ,\stor_pixel_count_r[7]_i_3_n_0 ,\stor_pixel_count_r[7]_i_4_n_0 ,\stor_pixel_count_r[7]_i_5_n_0 }));
  FDCE \stor_pixel_count_r_reg[8] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[11]_i_2_n_7 ),
        .Q(\stor_pixel_count_r_reg[8]_0 ));
  FDCE \stor_pixel_count_r_reg[9] 
       (.C(clk_i),
        .CE(sel),
        .CLR(rst_i),
        .D(\stor_pixel_count_r_reg[11]_i_2_n_6 ),
        .Q(\stor_pixel_count_r_reg[9]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wr_linepixel_counter_r1_carry
       (.CI(1'b0),
        .CO({wr_linepixel_counter_r1_carry_n_0,wr_linepixel_counter_r1_carry_n_1,wr_linepixel_counter_r1_carry_n_2,wr_linepixel_counter_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({wr_linepixel_counter_r1_carry__0_0,wr_linepixel_counter_r1_carry_i_4_n_0}),
        .O(NLW_wr_linepixel_counter_r1_carry_O_UNCONNECTED[3:0]),
        .S({wr_linepixel_counter_r1_carry__0_1[1],wr_linepixel_counter_r1_carry_i_6_n_0,wr_linepixel_counter_r1_carry__0_1[0],wr_linepixel_counter_r1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wr_linepixel_counter_r1_carry__0
       (.CI(wr_linepixel_counter_r1_carry_n_0),
        .CO({NLW_wr_linepixel_counter_r1_carry__0_CO_UNCONNECTED[3:1],wr_linepixel_counter_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\wr_linepixel_counter_r_reg[0]_0 }),
        .O(NLW_wr_linepixel_counter_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,wr_linepixel_counter_r1_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    wr_linepixel_counter_r1_carry__0_i_2
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [8]),
        .I1(wr_linepixel_counter_r1_carry__0_2),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [9]),
        .I3(wr_linepixel_counter_r1_carry__0_3),
        .O(wr_linepixel_counter_r1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h8CE0)) 
    wr_linepixel_counter_r1_carry_i_4
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(wr_linepixel_counter_r1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    wr_linepixel_counter_r1_carry_i_6
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [4]),
        .I1(wr_linepixel_counter_r1_carry_0),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [5]),
        .I3(wr_linepixel_counter_r1_carry_1),
        .O(wr_linepixel_counter_r1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h4218)) 
    wr_linepixel_counter_r1_carry_i_8
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(wr_linepixel_counter_r1_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wr_linepixel_counter_r[0]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I1(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wr_linepixel_counter_r[1]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I2(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wr_linepixel_counter_r[2]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [2]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I3(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wr_linepixel_counter_r[3]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [3]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [2]),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I3(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I4(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wr_linepixel_counter_r[4]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [4]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [3]),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I3(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I4(\wr_linepixel_counter_r_reg[9]_0 [2]),
        .I5(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wr_linepixel_counter_r[5]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [5]),
        .I1(\wr_linepixel_counter_r[5]_i_2_n_0 ),
        .I2(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \wr_linepixel_counter_r[5]_i_2 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [4]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [2]),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I3(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I4(\wr_linepixel_counter_r_reg[9]_0 [3]),
        .O(\wr_linepixel_counter_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wr_linepixel_counter_r[6]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [6]),
        .I1(\wr_linepixel_counter_r[9]_i_3_n_0 ),
        .I2(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wr_linepixel_counter_r[7]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [7]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [6]),
        .I2(\wr_linepixel_counter_r[9]_i_3_n_0 ),
        .I3(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wr_linepixel_counter_r[8]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [8]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [7]),
        .I2(\wr_linepixel_counter_r[9]_i_3_n_0 ),
        .I3(\wr_linepixel_counter_r_reg[9]_0 [6]),
        .I4(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wr_linepixel_counter_r[9]_i_1 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [9]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [8]),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [6]),
        .I3(\wr_linepixel_counter_r[9]_i_3_n_0 ),
        .I4(\wr_linepixel_counter_r_reg[9]_0 [7]),
        .I5(wr_linepixel_counter_r1_carry__0_n_3),
        .O(\wr_linepixel_counter_r[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wr_linepixel_counter_r[9]_i_3 
       (.I0(\wr_linepixel_counter_r_reg[9]_0 [5]),
        .I1(\wr_linepixel_counter_r_reg[9]_0 [3]),
        .I2(\wr_linepixel_counter_r_reg[9]_0 [1]),
        .I3(\wr_linepixel_counter_r_reg[9]_0 [0]),
        .I4(\wr_linepixel_counter_r_reg[9]_0 [2]),
        .I5(\wr_linepixel_counter_r_reg[9]_0 [4]),
        .O(\wr_linepixel_counter_r[9]_i_3_n_0 ));
  FDCE \wr_linepixel_counter_r_reg[0] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[0]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [0]));
  FDCE \wr_linepixel_counter_r_reg[1] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[1]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [1]));
  FDCE \wr_linepixel_counter_r_reg[2] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[2]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [2]));
  FDCE \wr_linepixel_counter_r_reg[3] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[3]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [3]));
  FDCE \wr_linepixel_counter_r_reg[4] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[4]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [4]));
  FDCE \wr_linepixel_counter_r_reg[5] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[5]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [5]));
  FDCE \wr_linepixel_counter_r_reg[6] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[6]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [6]));
  FDCE \wr_linepixel_counter_r_reg[7] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[7]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [7]));
  FDCE \wr_linepixel_counter_r_reg[8] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[8]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [8]));
  FDCE \wr_linepixel_counter_r_reg[9] 
       (.C(clk_i),
        .CE(graydata_valid),
        .CLR(rst_i),
        .D(\wr_linepixel_counter_r[9]_i_1_n_0 ),
        .Q(\wr_linepixel_counter_r_reg[9]_0 [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_linebuffer
   (\rdptr_r_reg[2]_0 ,
    \rdptr_r_reg[3]_0 ,
    \rdptr_r_reg[4]_0 ,
    \rdptr_r_reg[5]_0 ,
    \rdptr_r_reg[8]_0 ,
    \rdptr_r_reg[7]_0 ,
    \rdptr_r_reg[6]_0 ,
    \rdptr_r_reg[9]_0 ,
    Q,
    data_o0,
    data_o01_out,
    data_o03_out,
    rdptr_r1_carry__0_0,
    rdptr_r1_carry__0_1,
    \rdptr_r_reg[0]_rep_0 ,
    wrptr_r1_carry__0_0,
    wrptr_r1_carry__0_1,
    \wrptr_r_reg[0]_0 ,
    clk_i,
    rst_i,
    rdptr_r1_carry_0,
    rdptr_r1_carry_1,
    rdptr_r1_carry_2,
    rdptr_r1_carry__0_2,
    rdptr_r1_carry__0_3,
    wrptr_r1_carry_0,
    wrptr_r1_carry_1,
    wrptr_r1_carry__0_2,
    wrptr_r1_carry__0_3,
    \rdptr_r_reg[0]_rep_1 ,
    nr_rdline_r,
    graydata_valid,
    nr_wrline_r,
    \sumresv_r[-1111111104]_i_21_0 ,
    \multiresv_r[1][3]_i_26_0 ,
    \multiresv_r[1][3]_i_26_1 ,
    \multiresv_r[1][3]_i_26_2 ,
    \multiresv_r[1][6]_i_26_0 ,
    \multiresv_r[1][6]_i_26_1 ,
    \multiresv_r[1][6]_i_26_2 ,
    \multiresv_r[1][8]_i_10_0 ,
    \multiresv_r[1][8]_i_10_1 ,
    graydata_o);
  output \rdptr_r_reg[2]_0 ;
  output \rdptr_r_reg[3]_0 ;
  output \rdptr_r_reg[4]_0 ;
  output \rdptr_r_reg[5]_0 ;
  output \rdptr_r_reg[8]_0 ;
  output \rdptr_r_reg[7]_0 ;
  output \rdptr_r_reg[6]_0 ;
  output \rdptr_r_reg[9]_0 ;
  output [7:0]Q;
  output [7:0]data_o0;
  output [7:0]data_o01_out;
  output [7:0]data_o03_out;
  input [2:0]rdptr_r1_carry__0_0;
  input [1:0]rdptr_r1_carry__0_1;
  input [0:0]\rdptr_r_reg[0]_rep_0 ;
  input [2:0]wrptr_r1_carry__0_0;
  input [1:0]wrptr_r1_carry__0_1;
  input [0:0]\wrptr_r_reg[0]_0 ;
  input clk_i;
  input rst_i;
  input [1:0]rdptr_r1_carry_0;
  input rdptr_r1_carry_1;
  input rdptr_r1_carry_2;
  input rdptr_r1_carry__0_2;
  input rdptr_r1_carry__0_3;
  input wrptr_r1_carry_0;
  input wrptr_r1_carry_1;
  input wrptr_r1_carry__0_2;
  input wrptr_r1_carry__0_3;
  input \rdptr_r_reg[0]_rep_1 ;
  input [1:0]nr_rdline_r;
  input graydata_valid;
  input [1:0]nr_wrline_r;
  input [7:0]\sumresv_r[-1111111104]_i_21_0 ;
  input \multiresv_r[1][3]_i_26_0 ;
  input \multiresv_r[1][3]_i_26_1 ;
  input \multiresv_r[1][3]_i_26_2 ;
  input \multiresv_r[1][6]_i_26_0 ;
  input \multiresv_r[1][6]_i_26_1 ;
  input \multiresv_r[1][6]_i_26_2 ;
  input \multiresv_r[1][8]_i_10_0 ;
  input \multiresv_r[1][8]_i_10_1 ;
  input [7:0]graydata_o;

  wire [7:0]Q;
  wire clk_i;
  wire [7:0]data_o0;
  wire [7:0]data_o01_out;
  wire [7:0]data_o03_out;
  wire [7:0]graydata_o;
  wire graydata_valid;
  wire line_r_reg_r1_0_63_0_2_i_1__0_n_0;
  wire line_r_reg_r1_0_63_0_2_n_0;
  wire line_r_reg_r1_0_63_0_2_n_1;
  wire line_r_reg_r1_0_63_0_2_n_2;
  wire line_r_reg_r1_0_63_3_5_n_0;
  wire line_r_reg_r1_0_63_3_5_n_1;
  wire line_r_reg_r1_0_63_3_5_n_2;
  wire line_r_reg_r1_0_63_6_7_n_0;
  wire line_r_reg_r1_0_63_6_7_n_1;
  wire line_r_reg_r1_128_191_0_2_i_1__0_n_0;
  wire line_r_reg_r1_128_191_0_2_n_0;
  wire line_r_reg_r1_128_191_0_2_n_1;
  wire line_r_reg_r1_128_191_0_2_n_2;
  wire line_r_reg_r1_128_191_3_5_n_0;
  wire line_r_reg_r1_128_191_3_5_n_1;
  wire line_r_reg_r1_128_191_3_5_n_2;
  wire line_r_reg_r1_128_191_6_7_n_0;
  wire line_r_reg_r1_128_191_6_7_n_1;
  wire line_r_reg_r1_192_255_0_2_i_1__0_n_0;
  wire line_r_reg_r1_192_255_0_2_n_0;
  wire line_r_reg_r1_192_255_0_2_n_1;
  wire line_r_reg_r1_192_255_0_2_n_2;
  wire line_r_reg_r1_192_255_3_5_n_0;
  wire line_r_reg_r1_192_255_3_5_n_1;
  wire line_r_reg_r1_192_255_3_5_n_2;
  wire line_r_reg_r1_192_255_6_7_n_0;
  wire line_r_reg_r1_192_255_6_7_n_1;
  wire line_r_reg_r1_256_319_0_2_i_1__0_n_0;
  wire line_r_reg_r1_256_319_0_2_n_0;
  wire line_r_reg_r1_256_319_0_2_n_1;
  wire line_r_reg_r1_256_319_0_2_n_2;
  wire line_r_reg_r1_256_319_3_5_n_0;
  wire line_r_reg_r1_256_319_3_5_n_1;
  wire line_r_reg_r1_256_319_3_5_n_2;
  wire line_r_reg_r1_256_319_6_7_n_0;
  wire line_r_reg_r1_256_319_6_7_n_1;
  wire line_r_reg_r1_320_383_0_2_i_1__0_n_0;
  wire line_r_reg_r1_320_383_0_2_n_0;
  wire line_r_reg_r1_320_383_0_2_n_1;
  wire line_r_reg_r1_320_383_0_2_n_2;
  wire line_r_reg_r1_320_383_3_5_n_0;
  wire line_r_reg_r1_320_383_3_5_n_1;
  wire line_r_reg_r1_320_383_3_5_n_2;
  wire line_r_reg_r1_320_383_6_7_n_0;
  wire line_r_reg_r1_320_383_6_7_n_1;
  wire line_r_reg_r1_384_447_0_2_i_1__0_n_0;
  wire line_r_reg_r1_384_447_0_2_n_0;
  wire line_r_reg_r1_384_447_0_2_n_1;
  wire line_r_reg_r1_384_447_0_2_n_2;
  wire line_r_reg_r1_384_447_3_5_n_0;
  wire line_r_reg_r1_384_447_3_5_n_1;
  wire line_r_reg_r1_384_447_3_5_n_2;
  wire line_r_reg_r1_384_447_6_7_n_0;
  wire line_r_reg_r1_384_447_6_7_n_1;
  wire line_r_reg_r1_448_511_0_2_i_1__0_n_0;
  wire line_r_reg_r1_448_511_0_2_n_0;
  wire line_r_reg_r1_448_511_0_2_n_1;
  wire line_r_reg_r1_448_511_0_2_n_2;
  wire line_r_reg_r1_448_511_3_5_n_0;
  wire line_r_reg_r1_448_511_3_5_n_1;
  wire line_r_reg_r1_448_511_3_5_n_2;
  wire line_r_reg_r1_448_511_6_7_n_0;
  wire line_r_reg_r1_448_511_6_7_n_1;
  wire line_r_reg_r1_512_575_0_2_i_1__0_n_0;
  wire line_r_reg_r1_512_575_0_2_n_0;
  wire line_r_reg_r1_512_575_0_2_n_1;
  wire line_r_reg_r1_512_575_0_2_n_2;
  wire line_r_reg_r1_512_575_3_5_n_0;
  wire line_r_reg_r1_512_575_3_5_n_1;
  wire line_r_reg_r1_512_575_3_5_n_2;
  wire line_r_reg_r1_512_575_6_7_n_0;
  wire line_r_reg_r1_512_575_6_7_n_1;
  wire line_r_reg_r1_576_639_0_2_i_1__0_n_0;
  wire line_r_reg_r1_576_639_0_2_n_0;
  wire line_r_reg_r1_576_639_0_2_n_1;
  wire line_r_reg_r1_576_639_0_2_n_2;
  wire line_r_reg_r1_576_639_3_5_n_0;
  wire line_r_reg_r1_576_639_3_5_n_1;
  wire line_r_reg_r1_576_639_3_5_n_2;
  wire line_r_reg_r1_576_639_6_7_n_0;
  wire line_r_reg_r1_576_639_6_7_n_1;
  wire line_r_reg_r1_640_703_0_2_i_1__0_n_0;
  wire line_r_reg_r1_640_703_0_2_n_0;
  wire line_r_reg_r1_640_703_0_2_n_1;
  wire line_r_reg_r1_640_703_0_2_n_2;
  wire line_r_reg_r1_640_703_3_5_n_0;
  wire line_r_reg_r1_640_703_3_5_n_1;
  wire line_r_reg_r1_640_703_3_5_n_2;
  wire line_r_reg_r1_640_703_6_7_n_0;
  wire line_r_reg_r1_640_703_6_7_n_1;
  wire line_r_reg_r1_64_127_0_2_i_1__0_n_0;
  wire line_r_reg_r1_64_127_0_2_n_0;
  wire line_r_reg_r1_64_127_0_2_n_1;
  wire line_r_reg_r1_64_127_0_2_n_2;
  wire line_r_reg_r1_64_127_3_5_n_0;
  wire line_r_reg_r1_64_127_3_5_n_1;
  wire line_r_reg_r1_64_127_3_5_n_2;
  wire line_r_reg_r1_64_127_6_7_n_0;
  wire line_r_reg_r1_64_127_6_7_n_1;
  wire line_r_reg_r1_704_767_0_2_i_1__0_n_0;
  wire line_r_reg_r1_704_767_0_2_n_0;
  wire line_r_reg_r1_704_767_0_2_n_1;
  wire line_r_reg_r1_704_767_0_2_n_2;
  wire line_r_reg_r1_704_767_3_5_n_0;
  wire line_r_reg_r1_704_767_3_5_n_1;
  wire line_r_reg_r1_704_767_3_5_n_2;
  wire line_r_reg_r1_704_767_6_7_n_0;
  wire line_r_reg_r1_704_767_6_7_n_1;
  wire line_r_reg_r1_768_831_0_2_i_1__0_n_0;
  wire line_r_reg_r1_768_831_0_2_n_0;
  wire line_r_reg_r1_768_831_0_2_n_1;
  wire line_r_reg_r1_768_831_0_2_n_2;
  wire line_r_reg_r1_768_831_3_5_n_0;
  wire line_r_reg_r1_768_831_3_5_n_1;
  wire line_r_reg_r1_768_831_3_5_n_2;
  wire line_r_reg_r1_768_831_6_7_n_0;
  wire line_r_reg_r1_768_831_6_7_n_1;
  wire line_r_reg_r1_832_895_0_2_i_1__0_n_0;
  wire line_r_reg_r1_832_895_0_2_n_0;
  wire line_r_reg_r1_832_895_0_2_n_1;
  wire line_r_reg_r1_832_895_0_2_n_2;
  wire line_r_reg_r1_832_895_3_5_n_0;
  wire line_r_reg_r1_832_895_3_5_n_1;
  wire line_r_reg_r1_832_895_3_5_n_2;
  wire line_r_reg_r1_832_895_6_7_n_0;
  wire line_r_reg_r1_832_895_6_7_n_1;
  wire line_r_reg_r1_896_959_0_2_i_1__0_n_0;
  wire line_r_reg_r1_896_959_0_2_n_0;
  wire line_r_reg_r1_896_959_0_2_n_1;
  wire line_r_reg_r1_896_959_0_2_n_2;
  wire line_r_reg_r1_896_959_3_5_n_0;
  wire line_r_reg_r1_896_959_3_5_n_1;
  wire line_r_reg_r1_896_959_3_5_n_2;
  wire line_r_reg_r1_896_959_6_7_n_0;
  wire line_r_reg_r1_896_959_6_7_n_1;
  wire line_r_reg_r1_960_1023_0_2_i_1__0_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_1;
  wire line_r_reg_r1_960_1023_0_2_n_2;
  wire line_r_reg_r1_960_1023_3_5_n_0;
  wire line_r_reg_r1_960_1023_3_5_n_1;
  wire line_r_reg_r1_960_1023_3_5_n_2;
  wire line_r_reg_r1_960_1023_6_7_n_0;
  wire line_r_reg_r1_960_1023_6_7_n_1;
  wire line_r_reg_r2_0_63_0_2_i_1__0_n_0;
  wire line_r_reg_r2_0_63_0_2_i_2__0_n_0;
  wire line_r_reg_r2_0_63_0_2_i_3__0_n_0;
  wire line_r_reg_r2_0_63_0_2_i_4__0_n_0;
  wire line_r_reg_r2_0_63_0_2_i_5__0_n_0;
  wire line_r_reg_r2_0_63_0_2_i_6__0_n_0;
  wire line_r_reg_r2_0_63_0_2_n_0;
  wire line_r_reg_r2_0_63_0_2_n_1;
  wire line_r_reg_r2_0_63_0_2_n_2;
  wire line_r_reg_r2_0_63_3_5_n_0;
  wire line_r_reg_r2_0_63_3_5_n_1;
  wire line_r_reg_r2_0_63_3_5_n_2;
  wire line_r_reg_r2_0_63_6_7_n_0;
  wire line_r_reg_r2_0_63_6_7_n_1;
  wire line_r_reg_r2_128_191_0_2_n_0;
  wire line_r_reg_r2_128_191_0_2_n_1;
  wire line_r_reg_r2_128_191_0_2_n_2;
  wire line_r_reg_r2_128_191_3_5_n_0;
  wire line_r_reg_r2_128_191_3_5_n_1;
  wire line_r_reg_r2_128_191_3_5_n_2;
  wire line_r_reg_r2_128_191_6_7_n_0;
  wire line_r_reg_r2_128_191_6_7_n_1;
  wire line_r_reg_r2_192_255_0_2_n_0;
  wire line_r_reg_r2_192_255_0_2_n_1;
  wire line_r_reg_r2_192_255_0_2_n_2;
  wire line_r_reg_r2_192_255_3_5_n_0;
  wire line_r_reg_r2_192_255_3_5_n_1;
  wire line_r_reg_r2_192_255_3_5_n_2;
  wire line_r_reg_r2_192_255_6_7_n_0;
  wire line_r_reg_r2_192_255_6_7_n_1;
  wire line_r_reg_r2_256_319_0_2_n_0;
  wire line_r_reg_r2_256_319_0_2_n_1;
  wire line_r_reg_r2_256_319_0_2_n_2;
  wire line_r_reg_r2_256_319_3_5_n_0;
  wire line_r_reg_r2_256_319_3_5_n_1;
  wire line_r_reg_r2_256_319_3_5_n_2;
  wire line_r_reg_r2_256_319_6_7_n_0;
  wire line_r_reg_r2_256_319_6_7_n_1;
  wire line_r_reg_r2_320_383_0_2_n_0;
  wire line_r_reg_r2_320_383_0_2_n_1;
  wire line_r_reg_r2_320_383_0_2_n_2;
  wire line_r_reg_r2_320_383_3_5_n_0;
  wire line_r_reg_r2_320_383_3_5_n_1;
  wire line_r_reg_r2_320_383_3_5_n_2;
  wire line_r_reg_r2_320_383_6_7_n_0;
  wire line_r_reg_r2_320_383_6_7_n_1;
  wire line_r_reg_r2_384_447_0_2_n_0;
  wire line_r_reg_r2_384_447_0_2_n_1;
  wire line_r_reg_r2_384_447_0_2_n_2;
  wire line_r_reg_r2_384_447_3_5_n_0;
  wire line_r_reg_r2_384_447_3_5_n_1;
  wire line_r_reg_r2_384_447_3_5_n_2;
  wire line_r_reg_r2_384_447_6_7_n_0;
  wire line_r_reg_r2_384_447_6_7_n_1;
  wire line_r_reg_r2_448_511_0_2_n_0;
  wire line_r_reg_r2_448_511_0_2_n_1;
  wire line_r_reg_r2_448_511_0_2_n_2;
  wire line_r_reg_r2_448_511_3_5_n_0;
  wire line_r_reg_r2_448_511_3_5_n_1;
  wire line_r_reg_r2_448_511_3_5_n_2;
  wire line_r_reg_r2_448_511_6_7_n_0;
  wire line_r_reg_r2_448_511_6_7_n_1;
  wire line_r_reg_r2_512_575_0_2_n_0;
  wire line_r_reg_r2_512_575_0_2_n_1;
  wire line_r_reg_r2_512_575_0_2_n_2;
  wire line_r_reg_r2_512_575_3_5_n_0;
  wire line_r_reg_r2_512_575_3_5_n_1;
  wire line_r_reg_r2_512_575_3_5_n_2;
  wire line_r_reg_r2_512_575_6_7_n_0;
  wire line_r_reg_r2_512_575_6_7_n_1;
  wire line_r_reg_r2_576_639_0_2_n_0;
  wire line_r_reg_r2_576_639_0_2_n_1;
  wire line_r_reg_r2_576_639_0_2_n_2;
  wire line_r_reg_r2_576_639_3_5_n_0;
  wire line_r_reg_r2_576_639_3_5_n_1;
  wire line_r_reg_r2_576_639_3_5_n_2;
  wire line_r_reg_r2_576_639_6_7_n_0;
  wire line_r_reg_r2_576_639_6_7_n_1;
  wire line_r_reg_r2_640_703_0_2_n_0;
  wire line_r_reg_r2_640_703_0_2_n_1;
  wire line_r_reg_r2_640_703_0_2_n_2;
  wire line_r_reg_r2_640_703_3_5_n_0;
  wire line_r_reg_r2_640_703_3_5_n_1;
  wire line_r_reg_r2_640_703_3_5_n_2;
  wire line_r_reg_r2_640_703_6_7_n_0;
  wire line_r_reg_r2_640_703_6_7_n_1;
  wire line_r_reg_r2_64_127_0_2_n_0;
  wire line_r_reg_r2_64_127_0_2_n_1;
  wire line_r_reg_r2_64_127_0_2_n_2;
  wire line_r_reg_r2_64_127_3_5_n_0;
  wire line_r_reg_r2_64_127_3_5_n_1;
  wire line_r_reg_r2_64_127_3_5_n_2;
  wire line_r_reg_r2_64_127_6_7_n_0;
  wire line_r_reg_r2_64_127_6_7_n_1;
  wire line_r_reg_r2_704_767_0_2_n_0;
  wire line_r_reg_r2_704_767_0_2_n_1;
  wire line_r_reg_r2_704_767_0_2_n_2;
  wire line_r_reg_r2_704_767_3_5_n_0;
  wire line_r_reg_r2_704_767_3_5_n_1;
  wire line_r_reg_r2_704_767_3_5_n_2;
  wire line_r_reg_r2_704_767_6_7_n_0;
  wire line_r_reg_r2_704_767_6_7_n_1;
  wire line_r_reg_r2_768_831_0_2_n_0;
  wire line_r_reg_r2_768_831_0_2_n_1;
  wire line_r_reg_r2_768_831_0_2_n_2;
  wire line_r_reg_r2_768_831_3_5_n_0;
  wire line_r_reg_r2_768_831_3_5_n_1;
  wire line_r_reg_r2_768_831_3_5_n_2;
  wire line_r_reg_r2_768_831_6_7_n_0;
  wire line_r_reg_r2_768_831_6_7_n_1;
  wire line_r_reg_r2_832_895_0_2_n_0;
  wire line_r_reg_r2_832_895_0_2_n_1;
  wire line_r_reg_r2_832_895_0_2_n_2;
  wire line_r_reg_r2_832_895_3_5_n_0;
  wire line_r_reg_r2_832_895_3_5_n_1;
  wire line_r_reg_r2_832_895_3_5_n_2;
  wire line_r_reg_r2_832_895_6_7_n_0;
  wire line_r_reg_r2_832_895_6_7_n_1;
  wire line_r_reg_r2_896_959_0_2_n_0;
  wire line_r_reg_r2_896_959_0_2_n_1;
  wire line_r_reg_r2_896_959_0_2_n_2;
  wire line_r_reg_r2_896_959_3_5_n_0;
  wire line_r_reg_r2_896_959_3_5_n_1;
  wire line_r_reg_r2_896_959_3_5_n_2;
  wire line_r_reg_r2_896_959_6_7_n_0;
  wire line_r_reg_r2_896_959_6_7_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_0;
  wire line_r_reg_r2_960_1023_0_2_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_2;
  wire line_r_reg_r2_960_1023_3_5_n_0;
  wire line_r_reg_r2_960_1023_3_5_n_1;
  wire line_r_reg_r2_960_1023_3_5_n_2;
  wire line_r_reg_r2_960_1023_6_7_n_0;
  wire line_r_reg_r2_960_1023_6_7_n_1;
  wire line_r_reg_r3_0_63_0_2_i_1__0_n_0;
  wire line_r_reg_r3_0_63_0_2_i_2__0_n_0;
  wire line_r_reg_r3_0_63_0_2_i_3__0_n_0;
  wire line_r_reg_r3_0_63_0_2_i_4__0_n_0;
  wire line_r_reg_r3_0_63_0_2_i_5__0_n_0;
  wire line_r_reg_r3_0_63_0_2_n_0;
  wire line_r_reg_r3_0_63_0_2_n_1;
  wire line_r_reg_r3_0_63_0_2_n_2;
  wire line_r_reg_r3_0_63_3_5_n_0;
  wire line_r_reg_r3_0_63_3_5_n_1;
  wire line_r_reg_r3_0_63_3_5_n_2;
  wire line_r_reg_r3_0_63_6_7_n_0;
  wire line_r_reg_r3_0_63_6_7_n_1;
  wire line_r_reg_r3_128_191_0_2_n_0;
  wire line_r_reg_r3_128_191_0_2_n_1;
  wire line_r_reg_r3_128_191_0_2_n_2;
  wire line_r_reg_r3_128_191_3_5_n_0;
  wire line_r_reg_r3_128_191_3_5_n_1;
  wire line_r_reg_r3_128_191_3_5_n_2;
  wire line_r_reg_r3_128_191_6_7_n_0;
  wire line_r_reg_r3_128_191_6_7_n_1;
  wire line_r_reg_r3_192_255_0_2_n_0;
  wire line_r_reg_r3_192_255_0_2_n_1;
  wire line_r_reg_r3_192_255_0_2_n_2;
  wire line_r_reg_r3_192_255_3_5_n_0;
  wire line_r_reg_r3_192_255_3_5_n_1;
  wire line_r_reg_r3_192_255_3_5_n_2;
  wire line_r_reg_r3_192_255_6_7_n_0;
  wire line_r_reg_r3_192_255_6_7_n_1;
  wire line_r_reg_r3_256_319_0_2_n_0;
  wire line_r_reg_r3_256_319_0_2_n_1;
  wire line_r_reg_r3_256_319_0_2_n_2;
  wire line_r_reg_r3_256_319_3_5_n_0;
  wire line_r_reg_r3_256_319_3_5_n_1;
  wire line_r_reg_r3_256_319_3_5_n_2;
  wire line_r_reg_r3_256_319_6_7_n_0;
  wire line_r_reg_r3_256_319_6_7_n_1;
  wire line_r_reg_r3_320_383_0_2_n_0;
  wire line_r_reg_r3_320_383_0_2_n_1;
  wire line_r_reg_r3_320_383_0_2_n_2;
  wire line_r_reg_r3_320_383_3_5_n_0;
  wire line_r_reg_r3_320_383_3_5_n_1;
  wire line_r_reg_r3_320_383_3_5_n_2;
  wire line_r_reg_r3_320_383_6_7_n_0;
  wire line_r_reg_r3_320_383_6_7_n_1;
  wire line_r_reg_r3_384_447_0_2_n_0;
  wire line_r_reg_r3_384_447_0_2_n_1;
  wire line_r_reg_r3_384_447_0_2_n_2;
  wire line_r_reg_r3_384_447_3_5_n_0;
  wire line_r_reg_r3_384_447_3_5_n_1;
  wire line_r_reg_r3_384_447_3_5_n_2;
  wire line_r_reg_r3_384_447_6_7_n_0;
  wire line_r_reg_r3_384_447_6_7_n_1;
  wire line_r_reg_r3_448_511_0_2_n_0;
  wire line_r_reg_r3_448_511_0_2_n_1;
  wire line_r_reg_r3_448_511_0_2_n_2;
  wire line_r_reg_r3_448_511_3_5_n_0;
  wire line_r_reg_r3_448_511_3_5_n_1;
  wire line_r_reg_r3_448_511_3_5_n_2;
  wire line_r_reg_r3_448_511_6_7_n_0;
  wire line_r_reg_r3_448_511_6_7_n_1;
  wire line_r_reg_r3_512_575_0_2_n_0;
  wire line_r_reg_r3_512_575_0_2_n_1;
  wire line_r_reg_r3_512_575_0_2_n_2;
  wire line_r_reg_r3_512_575_3_5_n_0;
  wire line_r_reg_r3_512_575_3_5_n_1;
  wire line_r_reg_r3_512_575_3_5_n_2;
  wire line_r_reg_r3_512_575_6_7_n_0;
  wire line_r_reg_r3_512_575_6_7_n_1;
  wire line_r_reg_r3_576_639_0_2_n_0;
  wire line_r_reg_r3_576_639_0_2_n_1;
  wire line_r_reg_r3_576_639_0_2_n_2;
  wire line_r_reg_r3_576_639_3_5_n_0;
  wire line_r_reg_r3_576_639_3_5_n_1;
  wire line_r_reg_r3_576_639_3_5_n_2;
  wire line_r_reg_r3_576_639_6_7_n_0;
  wire line_r_reg_r3_576_639_6_7_n_1;
  wire line_r_reg_r3_640_703_0_2_n_0;
  wire line_r_reg_r3_640_703_0_2_n_1;
  wire line_r_reg_r3_640_703_0_2_n_2;
  wire line_r_reg_r3_640_703_3_5_n_0;
  wire line_r_reg_r3_640_703_3_5_n_1;
  wire line_r_reg_r3_640_703_3_5_n_2;
  wire line_r_reg_r3_640_703_6_7_n_0;
  wire line_r_reg_r3_640_703_6_7_n_1;
  wire line_r_reg_r3_64_127_0_2_n_0;
  wire line_r_reg_r3_64_127_0_2_n_1;
  wire line_r_reg_r3_64_127_0_2_n_2;
  wire line_r_reg_r3_64_127_3_5_n_0;
  wire line_r_reg_r3_64_127_3_5_n_1;
  wire line_r_reg_r3_64_127_3_5_n_2;
  wire line_r_reg_r3_64_127_6_7_n_0;
  wire line_r_reg_r3_64_127_6_7_n_1;
  wire line_r_reg_r3_704_767_0_2_n_0;
  wire line_r_reg_r3_704_767_0_2_n_1;
  wire line_r_reg_r3_704_767_0_2_n_2;
  wire line_r_reg_r3_704_767_3_5_n_0;
  wire line_r_reg_r3_704_767_3_5_n_1;
  wire line_r_reg_r3_704_767_3_5_n_2;
  wire line_r_reg_r3_704_767_6_7_n_0;
  wire line_r_reg_r3_704_767_6_7_n_1;
  wire line_r_reg_r3_768_831_0_2_n_0;
  wire line_r_reg_r3_768_831_0_2_n_1;
  wire line_r_reg_r3_768_831_0_2_n_2;
  wire line_r_reg_r3_768_831_3_5_n_0;
  wire line_r_reg_r3_768_831_3_5_n_1;
  wire line_r_reg_r3_768_831_3_5_n_2;
  wire line_r_reg_r3_768_831_6_7_n_0;
  wire line_r_reg_r3_768_831_6_7_n_1;
  wire line_r_reg_r3_832_895_0_2_n_0;
  wire line_r_reg_r3_832_895_0_2_n_1;
  wire line_r_reg_r3_832_895_0_2_n_2;
  wire line_r_reg_r3_832_895_3_5_n_0;
  wire line_r_reg_r3_832_895_3_5_n_1;
  wire line_r_reg_r3_832_895_3_5_n_2;
  wire line_r_reg_r3_832_895_6_7_n_0;
  wire line_r_reg_r3_832_895_6_7_n_1;
  wire line_r_reg_r3_896_959_0_2_n_0;
  wire line_r_reg_r3_896_959_0_2_n_1;
  wire line_r_reg_r3_896_959_0_2_n_2;
  wire line_r_reg_r3_896_959_3_5_n_0;
  wire line_r_reg_r3_896_959_3_5_n_1;
  wire line_r_reg_r3_896_959_3_5_n_2;
  wire line_r_reg_r3_896_959_6_7_n_0;
  wire line_r_reg_r3_896_959_6_7_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_0;
  wire line_r_reg_r3_960_1023_0_2_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_2;
  wire line_r_reg_r3_960_1023_3_5_n_0;
  wire line_r_reg_r3_960_1023_3_5_n_1;
  wire line_r_reg_r3_960_1023_3_5_n_2;
  wire line_r_reg_r3_960_1023_6_7_n_0;
  wire line_r_reg_r3_960_1023_6_7_n_1;
  wire load;
  wire \multiresh_r[3][1]_i_10_n_0 ;
  wire \multiresh_r[3][1]_i_11_n_0 ;
  wire \multiresh_r[3][1]_i_30_n_0 ;
  wire \multiresh_r[3][1]_i_31_n_0 ;
  wire \multiresh_r[3][1]_i_32_n_0 ;
  wire \multiresh_r[3][1]_i_33_n_0 ;
  wire \multiresh_r[3][1]_i_34_n_0 ;
  wire \multiresh_r[3][1]_i_35_n_0 ;
  wire \multiresh_r[3][1]_i_36_n_0 ;
  wire \multiresh_r[3][1]_i_37_n_0 ;
  wire \multiresv_r[1][2]_i_22_n_0 ;
  wire \multiresv_r[1][2]_i_23_n_0 ;
  wire \multiresv_r[1][2]_i_24_n_0 ;
  wire \multiresv_r[1][2]_i_25_n_0 ;
  wire \multiresv_r[1][2]_i_26_n_0 ;
  wire \multiresv_r[1][2]_i_27_n_0 ;
  wire \multiresv_r[1][2]_i_28_n_0 ;
  wire \multiresv_r[1][2]_i_29_n_0 ;
  wire \multiresv_r[1][2]_i_8_n_0 ;
  wire \multiresv_r[1][2]_i_9_n_0 ;
  wire \multiresv_r[1][3]_i_22_n_0 ;
  wire \multiresv_r[1][3]_i_23_n_0 ;
  wire \multiresv_r[1][3]_i_24_n_0 ;
  wire \multiresv_r[1][3]_i_25_n_0 ;
  wire \multiresv_r[1][3]_i_26_0 ;
  wire \multiresv_r[1][3]_i_26_1 ;
  wire \multiresv_r[1][3]_i_26_2 ;
  wire \multiresv_r[1][3]_i_26_n_0 ;
  wire \multiresv_r[1][3]_i_27_n_0 ;
  wire \multiresv_r[1][3]_i_28_n_0 ;
  wire \multiresv_r[1][3]_i_29_n_0 ;
  wire \multiresv_r[1][3]_i_8_n_0 ;
  wire \multiresv_r[1][3]_i_9_n_0 ;
  wire \multiresv_r[1][4]_i_22_n_0 ;
  wire \multiresv_r[1][4]_i_23_n_0 ;
  wire \multiresv_r[1][4]_i_24_n_0 ;
  wire \multiresv_r[1][4]_i_25_n_0 ;
  wire \multiresv_r[1][4]_i_26_n_0 ;
  wire \multiresv_r[1][4]_i_27_n_0 ;
  wire \multiresv_r[1][4]_i_28_n_0 ;
  wire \multiresv_r[1][4]_i_29_n_0 ;
  wire \multiresv_r[1][4]_i_8_n_0 ;
  wire \multiresv_r[1][4]_i_9_n_0 ;
  wire \multiresv_r[1][5]_i_22_n_0 ;
  wire \multiresv_r[1][5]_i_23_n_0 ;
  wire \multiresv_r[1][5]_i_24_n_0 ;
  wire \multiresv_r[1][5]_i_25_n_0 ;
  wire \multiresv_r[1][5]_i_26_n_0 ;
  wire \multiresv_r[1][5]_i_27_n_0 ;
  wire \multiresv_r[1][5]_i_28_n_0 ;
  wire \multiresv_r[1][5]_i_29_n_0 ;
  wire \multiresv_r[1][5]_i_8_n_0 ;
  wire \multiresv_r[1][5]_i_9_n_0 ;
  wire \multiresv_r[1][6]_i_22_n_0 ;
  wire \multiresv_r[1][6]_i_23_n_0 ;
  wire \multiresv_r[1][6]_i_24_n_0 ;
  wire \multiresv_r[1][6]_i_25_n_0 ;
  wire \multiresv_r[1][6]_i_26_0 ;
  wire \multiresv_r[1][6]_i_26_1 ;
  wire \multiresv_r[1][6]_i_26_2 ;
  wire \multiresv_r[1][6]_i_26_n_0 ;
  wire \multiresv_r[1][6]_i_27_n_0 ;
  wire \multiresv_r[1][6]_i_28_n_0 ;
  wire \multiresv_r[1][6]_i_29_n_0 ;
  wire \multiresv_r[1][6]_i_8_n_0 ;
  wire \multiresv_r[1][6]_i_9_n_0 ;
  wire \multiresv_r[1][7]_i_10_n_0 ;
  wire \multiresv_r[1][7]_i_11_n_0 ;
  wire \multiresv_r[1][7]_i_12_n_0 ;
  wire \multiresv_r[1][7]_i_13_n_0 ;
  wire \multiresv_r[1][8]_i_10_0 ;
  wire \multiresv_r[1][8]_i_10_1 ;
  wire \multiresv_r[1][8]_i_10_n_0 ;
  wire \multiresv_r[1][8]_i_11_n_0 ;
  wire \multiresv_r[1][8]_i_12_n_0 ;
  wire \multiresv_r[1][8]_i_13_n_0 ;
  wire \multiresv_r[7][1]_i_12_n_0 ;
  wire \multiresv_r[7][1]_i_13_n_0 ;
  wire \multiresv_r[7][1]_i_38_n_0 ;
  wire \multiresv_r[7][1]_i_39_n_0 ;
  wire \multiresv_r[7][1]_i_40_n_0 ;
  wire \multiresv_r[7][1]_i_41_n_0 ;
  wire \multiresv_r[7][1]_i_42_n_0 ;
  wire \multiresv_r[7][1]_i_43_n_0 ;
  wire \multiresv_r[7][1]_i_44_n_0 ;
  wire \multiresv_r[7][1]_i_45_n_0 ;
  wire [1:0]nr_rdline_r;
  wire [1:0]nr_wrline_r;
  wire [1:0]rdptr_r1_carry_0;
  wire rdptr_r1_carry_1;
  wire rdptr_r1_carry_2;
  wire [2:0]rdptr_r1_carry__0_0;
  wire [1:0]rdptr_r1_carry__0_1;
  wire rdptr_r1_carry__0_2;
  wire rdptr_r1_carry__0_3;
  wire rdptr_r1_carry__0_i_2_n_0;
  wire rdptr_r1_carry_i_4_n_0;
  wire rdptr_r1_carry_i_6_n_0;
  wire rdptr_r1_carry_i_8_n_0;
  wire rdptr_r1_carry_n_0;
  wire rdptr_r1_carry_n_1;
  wire rdptr_r1_carry_n_2;
  wire rdptr_r1_carry_n_3;
  wire \rdptr_r[0]_i_1__0_n_0 ;
  wire \rdptr_r[0]_i_2__0_n_0 ;
  wire \rdptr_r[0]_rep_i_1__1_n_0 ;
  wire \rdptr_r[1]_i_1__0_n_0 ;
  wire \rdptr_r[2]_i_1__0_n_0 ;
  wire \rdptr_r[3]_i_1__0_n_0 ;
  wire \rdptr_r[4]_i_1__0_n_0 ;
  wire \rdptr_r[5]_i_1__0_n_0 ;
  wire \rdptr_r[6]_i_1__0_n_0 ;
  wire \rdptr_r[6]_i_2__0_n_0 ;
  wire \rdptr_r[7]_i_1__0_n_0 ;
  wire \rdptr_r[7]_i_2__0_n_0 ;
  wire \rdptr_r[8]_i_1__0_n_0 ;
  wire \rdptr_r[8]_i_2__0_n_0 ;
  wire \rdptr_r[8]_i_3__0_n_0 ;
  wire \rdptr_r[9]_i_1__0_n_0 ;
  wire \rdptr_r[9]_i_2__0_n_0 ;
  wire [0:0]rdptr_r_reg;
  wire [0:0]\rdptr_r_reg[0]_rep_0 ;
  wire \rdptr_r_reg[0]_rep_1 ;
  wire \rdptr_r_reg[0]_rep_n_0 ;
  wire \rdptr_r_reg[2]_0 ;
  wire \rdptr_r_reg[3]_0 ;
  wire \rdptr_r_reg[4]_0 ;
  wire \rdptr_r_reg[5]_0 ;
  wire \rdptr_r_reg[6]_0 ;
  wire \rdptr_r_reg[7]_0 ;
  wire \rdptr_r_reg[8]_0 ;
  wire \rdptr_r_reg[9]_0 ;
  wire [1:1]rdptr_r_reg__0;
  wire rst_i;
  wire \sumresh_r_nxt[-1111111104]__1_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_29_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_39_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_40_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_41_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_38_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_39_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_40_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_41_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_42_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_43_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_44_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_45_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_38_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_39_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_40_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_41_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_42_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_43_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_44_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_45_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_38_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_39_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_40_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_41_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_42_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_43_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_44_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_45_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_38_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_39_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_40_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_41_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_42_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_43_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_44_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_45_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_38_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_39_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_40_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_41_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_42_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_43_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_44_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_45_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_29_n_0 ;
  wire \sumresv_r[-1111111104]_i_18_n_0 ;
  wire \sumresv_r[-1111111104]_i_19_n_0 ;
  wire \sumresv_r[-1111111104]_i_20_n_0 ;
  wire [7:0]\sumresv_r[-1111111104]_i_21_0 ;
  wire \sumresv_r[-1111111104]_i_21_n_0 ;
  wire \sumresv_r[-1111111105]_i_18_n_0 ;
  wire \sumresv_r[-1111111105]_i_19_n_0 ;
  wire \sumresv_r[-1111111105]_i_20_n_0 ;
  wire \sumresv_r[-1111111105]_i_21_n_0 ;
  wire \sumresv_r[-1111111106]_i_18_n_0 ;
  wire \sumresv_r[-1111111106]_i_19_n_0 ;
  wire \sumresv_r[-1111111106]_i_20_n_0 ;
  wire \sumresv_r[-1111111106]_i_21_n_0 ;
  wire \sumresv_r[-1111111107]_i_18_n_0 ;
  wire \sumresv_r[-1111111107]_i_19_n_0 ;
  wire \sumresv_r[-1111111107]_i_20_n_0 ;
  wire \sumresv_r[-1111111107]_i_21_n_0 ;
  wire \sumresv_r[-1111111108]_i_18_n_0 ;
  wire \sumresv_r[-1111111108]_i_19_n_0 ;
  wire \sumresv_r[-1111111108]_i_20_n_0 ;
  wire \sumresv_r[-1111111108]_i_21_n_0 ;
  wire \sumresv_r[-1111111109]_i_18_n_0 ;
  wire \sumresv_r[-1111111109]_i_19_n_0 ;
  wire \sumresv_r[-1111111109]_i_20_n_0 ;
  wire \sumresv_r[-1111111109]_i_21_n_0 ;
  wire \sumresv_r[-1111111110]_i_18_n_0 ;
  wire \sumresv_r[-1111111110]_i_19_n_0 ;
  wire \sumresv_r[-1111111110]_i_20_n_0 ;
  wire \sumresv_r[-1111111110]_i_21_n_0 ;
  wire \sumresv_r_reg[-1111111104]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111104]_i_9_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_9_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_9_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_9_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_9_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_9_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_8_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_9_n_0 ;
  wire wrptr_r1_carry_0;
  wire wrptr_r1_carry_1;
  wire [2:0]wrptr_r1_carry__0_0;
  wire [1:0]wrptr_r1_carry__0_1;
  wire wrptr_r1_carry__0_2;
  wire wrptr_r1_carry__0_3;
  wire wrptr_r1_carry__0_i_2__0_n_0;
  wire wrptr_r1_carry__0_n_3;
  wire wrptr_r1_carry_i_4__0_n_0;
  wire wrptr_r1_carry_i_6__0_n_0;
  wire wrptr_r1_carry_i_8__0_n_0;
  wire wrptr_r1_carry_n_0;
  wire wrptr_r1_carry_n_1;
  wire wrptr_r1_carry_n_2;
  wire wrptr_r1_carry_n_3;
  wire \wrptr_r[0]_i_1__0_n_0 ;
  wire \wrptr_r[1]_i_1__0_n_0 ;
  wire \wrptr_r[2]_i_1__0_n_0 ;
  wire \wrptr_r[3]_i_1__0_n_0 ;
  wire \wrptr_r[4]_i_1__0_n_0 ;
  wire \wrptr_r[5]_i_1__0_n_0 ;
  wire \wrptr_r[5]_i_2__0_n_0 ;
  wire \wrptr_r[6]_i_1__0_n_0 ;
  wire \wrptr_r[7]_i_1__0_n_0 ;
  wire \wrptr_r[8]_i_1__0_n_0 ;
  wire \wrptr_r[9]_i_1_n_0 ;
  wire \wrptr_r[9]_i_2__0_n_0 ;
  wire \wrptr_r[9]_i_3__0_n_0 ;
  wire [1:0]wrptr_r_reg;
  wire [0:0]\wrptr_r_reg[0]_0 ;
  wire NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_rdptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_wrptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_0_63_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_0_2_n_0),
        .DOB(line_r_reg_r1_0_63_0_2_n_1),
        .DOC(line_r_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_r_reg_r1_0_63_0_2_i_1__0
       (.I0(\wrptr_r[9]_i_1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_0_63_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_3_5_n_0),
        .DOB(line_r_reg_r1_0_63_3_5_n_1),
        .DOC(line_r_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_0_63_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_6_7_n_0),
        .DOB(line_r_reg_r1_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_128_191_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_0_2_n_0),
        .DOB(line_r_reg_r1_128_191_0_2_n_1),
        .DOC(line_r_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_128_191_0_2_i_1__0
       (.I0(\wrptr_r[9]_i_1_n_0 ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[5]),
        .O(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_128_191_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_3_5_n_0),
        .DOB(line_r_reg_r1_128_191_3_5_n_1),
        .DOC(line_r_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_128_191_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_6_7_n_0),
        .DOB(line_r_reg_r1_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_192_255_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_0_2_n_0),
        .DOB(line_r_reg_r1_192_255_0_2_n_1),
        .DOC(line_r_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_192_255_0_2_i_1__0
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(\wrptr_r[9]_i_1_n_0 ),
        .O(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_192_255_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_3_5_n_0),
        .DOB(line_r_reg_r1_192_255_3_5_n_1),
        .DOC(line_r_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_192_255_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_6_7_n_0),
        .DOB(line_r_reg_r1_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_256_319_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_0_2_n_0),
        .DOB(line_r_reg_r1_256_319_0_2_n_1),
        .DOC(line_r_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_256_319_0_2_i_1__0
       (.I0(\wrptr_r[9]_i_1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_256_319_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_3_5_n_0),
        .DOB(line_r_reg_r1_256_319_3_5_n_1),
        .DOC(line_r_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_256_319_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_6_7_n_0),
        .DOB(line_r_reg_r1_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_320_383_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_0_2_n_0),
        .DOB(line_r_reg_r1_320_383_0_2_n_1),
        .DOC(line_r_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_320_383_0_2_i_1__0
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1_n_0 ),
        .O(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_320_383_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_3_5_n_0),
        .DOB(line_r_reg_r1_320_383_3_5_n_1),
        .DOC(line_r_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_320_383_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_6_7_n_0),
        .DOB(line_r_reg_r1_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_384_447_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_0_2_n_0),
        .DOB(line_r_reg_r1_384_447_0_2_n_1),
        .DOC(line_r_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_384_447_0_2_i_1__0
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1_n_0 ),
        .O(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_384_447_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_3_5_n_0),
        .DOB(line_r_reg_r1_384_447_3_5_n_1),
        .DOC(line_r_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_384_447_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_6_7_n_0),
        .DOB(line_r_reg_r1_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_448_511_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_0_2_n_0),
        .DOB(line_r_reg_r1_448_511_0_2_n_1),
        .DOC(line_r_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_448_511_0_2_i_1__0
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1_n_0 ),
        .I4(Q[6]),
        .O(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_448_511_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_3_5_n_0),
        .DOB(line_r_reg_r1_448_511_3_5_n_1),
        .DOC(line_r_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_448_511_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_6_7_n_0),
        .DOB(line_r_reg_r1_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_512_575_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_0_2_n_0),
        .DOB(line_r_reg_r1_512_575_0_2_n_1),
        .DOC(line_r_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_512_575_0_2_i_1__0
       (.I0(\wrptr_r[9]_i_1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_512_575_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_3_5_n_0),
        .DOB(line_r_reg_r1_512_575_3_5_n_1),
        .DOC(line_r_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_512_575_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_6_7_n_0),
        .DOB(line_r_reg_r1_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_576_639_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_0_2_n_0),
        .DOB(line_r_reg_r1_576_639_0_2_n_1),
        .DOC(line_r_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_576_639_0_2_i_1__0
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1_n_0 ),
        .O(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_576_639_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_3_5_n_0),
        .DOB(line_r_reg_r1_576_639_3_5_n_1),
        .DOC(line_r_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_576_639_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_6_7_n_0),
        .DOB(line_r_reg_r1_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_640_703_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_0_2_n_0),
        .DOB(line_r_reg_r1_640_703_0_2_n_1),
        .DOC(line_r_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_640_703_0_2_i_1__0
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1_n_0 ),
        .O(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_640_703_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_3_5_n_0),
        .DOB(line_r_reg_r1_640_703_3_5_n_1),
        .DOC(line_r_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_640_703_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_6_7_n_0),
        .DOB(line_r_reg_r1_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_64_127_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_0_2_n_0),
        .DOB(line_r_reg_r1_64_127_0_2_n_1),
        .DOC(line_r_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_64_127_0_2_i_1__0
       (.I0(\wrptr_r[9]_i_1_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[4]),
        .O(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_64_127_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_3_5_n_0),
        .DOB(line_r_reg_r1_64_127_3_5_n_1),
        .DOC(line_r_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_64_127_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_6_7_n_0),
        .DOB(line_r_reg_r1_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_704_767_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_0_2_n_0),
        .DOB(line_r_reg_r1_704_767_0_2_n_1),
        .DOC(line_r_reg_r1_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_704_767_0_2_i_1__0
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_704_767_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_3_5_n_0),
        .DOB(line_r_reg_r1_704_767_3_5_n_1),
        .DOC(line_r_reg_r1_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_704_767_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_6_7_n_0),
        .DOB(line_r_reg_r1_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_768_831_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_0_2_n_0),
        .DOB(line_r_reg_r1_768_831_0_2_n_1),
        .DOC(line_r_reg_r1_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_768_831_0_2_i_1__0
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1_n_0 ),
        .O(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_768_831_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_3_5_n_0),
        .DOB(line_r_reg_r1_768_831_3_5_n_1),
        .DOC(line_r_reg_r1_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_768_831_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_6_7_n_0),
        .DOB(line_r_reg_r1_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_832_895_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_0_2_n_0),
        .DOB(line_r_reg_r1_832_895_0_2_n_1),
        .DOC(line_r_reg_r1_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_832_895_0_2_i_1__0
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_832_895_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_3_5_n_0),
        .DOB(line_r_reg_r1_832_895_3_5_n_1),
        .DOC(line_r_reg_r1_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_832_895_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_6_7_n_0),
        .DOB(line_r_reg_r1_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_896_959_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_0_2_n_0),
        .DOB(line_r_reg_r1_896_959_0_2_n_1),
        .DOC(line_r_reg_r1_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_896_959_0_2_i_1__0
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\wrptr_r[9]_i_1_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_896_959_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_3_5_n_0),
        .DOB(line_r_reg_r1_896_959_3_5_n_1),
        .DOC(line_r_reg_r1_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_896_959_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_6_7_n_0),
        .DOB(line_r_reg_r1_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_960_1023_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_0_2_n_0),
        .DOB(line_r_reg_r1_960_1023_0_2_n_1),
        .DOC(line_r_reg_r1_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    line_r_reg_r1_960_1023_0_2_i_1__0
       (.I0(\wrptr_r[9]_i_1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_960_1023_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_21_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_3_5_n_0),
        .DOB(line_r_reg_r1_960_1023_3_5_n_1),
        .DOC(line_r_reg_r1_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r1_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_960_1023_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\sumresv_r[-1111111104]_i_21_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_21_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_6_7_n_0),
        .DOB(line_r_reg_r1_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_0_63_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_0_2_n_0),
        .DOB(line_r_reg_r2_0_63_0_2_n_1),
        .DOC(line_r_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_r_reg_r2_0_63_0_2_i_1__0
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r_reg),
        .I3(\rdptr_r_reg[2]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r2_0_63_0_2_i_2__0
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r2_0_63_0_2_i_3__0
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r2_0_63_0_2_i_4__0
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r2_0_63_0_2_i_5__0
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .O(line_r_reg_r2_0_63_0_2_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r2_0_63_0_2_i_6__0
       (.I0(rdptr_r_reg),
        .O(line_r_reg_r2_0_63_0_2_i_6__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_0_63_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_3_5_n_0),
        .DOB(line_r_reg_r2_0_63_3_5_n_1),
        .DOC(line_r_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_0_63_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_6_7_n_0),
        .DOB(line_r_reg_r2_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_128_191_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_0_2_n_0),
        .DOB(line_r_reg_r2_128_191_0_2_n_1),
        .DOC(line_r_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_128_191_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_3_5_n_0),
        .DOB(line_r_reg_r2_128_191_3_5_n_1),
        .DOC(line_r_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_128_191_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_6_7_n_0),
        .DOB(line_r_reg_r2_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_192_255_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_0_2_n_0),
        .DOB(line_r_reg_r2_192_255_0_2_n_1),
        .DOC(line_r_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_192_255_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_3_5_n_0),
        .DOB(line_r_reg_r2_192_255_3_5_n_1),
        .DOC(line_r_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_192_255_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_6_7_n_0),
        .DOB(line_r_reg_r2_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_256_319_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_0_2_n_0),
        .DOB(line_r_reg_r2_256_319_0_2_n_1),
        .DOC(line_r_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_256_319_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_3_5_n_0),
        .DOB(line_r_reg_r2_256_319_3_5_n_1),
        .DOC(line_r_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_256_319_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_6_7_n_0),
        .DOB(line_r_reg_r2_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_320_383_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_0_2_n_0),
        .DOB(line_r_reg_r2_320_383_0_2_n_1),
        .DOC(line_r_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_320_383_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_3_5_n_0),
        .DOB(line_r_reg_r2_320_383_3_5_n_1),
        .DOC(line_r_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_320_383_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_6_7_n_0),
        .DOB(line_r_reg_r2_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_384_447_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_0_2_n_0),
        .DOB(line_r_reg_r2_384_447_0_2_n_1),
        .DOC(line_r_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_384_447_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_3_5_n_0),
        .DOB(line_r_reg_r2_384_447_3_5_n_1),
        .DOC(line_r_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_384_447_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_6_7_n_0),
        .DOB(line_r_reg_r2_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_448_511_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_0_2_n_0),
        .DOB(line_r_reg_r2_448_511_0_2_n_1),
        .DOC(line_r_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_448_511_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_3_5_n_0),
        .DOB(line_r_reg_r2_448_511_3_5_n_1),
        .DOC(line_r_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_448_511_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_6_7_n_0),
        .DOB(line_r_reg_r2_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_512_575_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_0_2_n_0),
        .DOB(line_r_reg_r2_512_575_0_2_n_1),
        .DOC(line_r_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_512_575_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_3_5_n_0),
        .DOB(line_r_reg_r2_512_575_3_5_n_1),
        .DOC(line_r_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_512_575_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_6_7_n_0),
        .DOB(line_r_reg_r2_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_576_639_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_0_2_n_0),
        .DOB(line_r_reg_r2_576_639_0_2_n_1),
        .DOC(line_r_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_576_639_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_3_5_n_0),
        .DOB(line_r_reg_r2_576_639_3_5_n_1),
        .DOC(line_r_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_576_639_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_6_7_n_0),
        .DOB(line_r_reg_r2_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_640_703_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_0_2_n_0),
        .DOB(line_r_reg_r2_640_703_0_2_n_1),
        .DOC(line_r_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_640_703_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_3_5_n_0),
        .DOB(line_r_reg_r2_640_703_3_5_n_1),
        .DOC(line_r_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_640_703_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_6_7_n_0),
        .DOB(line_r_reg_r2_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_64_127_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_0_2_n_0),
        .DOB(line_r_reg_r2_64_127_0_2_n_1),
        .DOC(line_r_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_64_127_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_3_5_n_0),
        .DOB(line_r_reg_r2_64_127_3_5_n_1),
        .DOC(line_r_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_64_127_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_6_7_n_0),
        .DOB(line_r_reg_r2_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_704_767_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_0_2_n_0),
        .DOB(line_r_reg_r2_704_767_0_2_n_1),
        .DOC(line_r_reg_r2_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_704_767_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_3_5_n_0),
        .DOB(line_r_reg_r2_704_767_3_5_n_1),
        .DOC(line_r_reg_r2_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_704_767_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_6_7_n_0),
        .DOB(line_r_reg_r2_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_768_831_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_0_2_n_0),
        .DOB(line_r_reg_r2_768_831_0_2_n_1),
        .DOC(line_r_reg_r2_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_768_831_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_3_5_n_0),
        .DOB(line_r_reg_r2_768_831_3_5_n_1),
        .DOC(line_r_reg_r2_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_768_831_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_6_7_n_0),
        .DOB(line_r_reg_r2_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_832_895_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_0_2_n_0),
        .DOB(line_r_reg_r2_832_895_0_2_n_1),
        .DOC(line_r_reg_r2_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_832_895_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_3_5_n_0),
        .DOB(line_r_reg_r2_832_895_3_5_n_1),
        .DOC(line_r_reg_r2_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_832_895_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_6_7_n_0),
        .DOB(line_r_reg_r2_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_896_959_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_0_2_n_0),
        .DOB(line_r_reg_r2_896_959_0_2_n_1),
        .DOC(line_r_reg_r2_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_896_959_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_3_5_n_0),
        .DOB(line_r_reg_r2_896_959_3_5_n_1),
        .DOC(line_r_reg_r2_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_896_959_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_6_7_n_0),
        .DOB(line_r_reg_r2_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_960_1023_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][3]_i_26_0 ),
        .DIB(\multiresv_r[1][3]_i_26_1 ),
        .DIC(\multiresv_r[1][3]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_0_2_n_0),
        .DOB(line_r_reg_r2_960_1023_0_2_n_1),
        .DOC(line_r_reg_r2_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_960_1023_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][6]_i_26_0 ),
        .DIB(\multiresv_r[1][6]_i_26_1 ),
        .DIC(\multiresv_r[1][6]_i_26_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_3_5_n_0),
        .DOB(line_r_reg_r2_960_1023_3_5_n_1),
        .DOC(line_r_reg_r2_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r2_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_960_1023_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__0_n_0,line_r_reg_r2_0_63_0_2_i_2__0_n_0,line_r_reg_r2_0_63_0_2_i_3__0_n_0,line_r_reg_r2_0_63_0_2_i_4__0_n_0,line_r_reg_r2_0_63_0_2_i_5__0_n_0,line_r_reg_r2_0_63_0_2_i_6__0_n_0}),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(\multiresv_r[1][8]_i_10_0 ),
        .DIB(\multiresv_r[1][8]_i_10_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_6_7_n_0),
        .DOB(line_r_reg_r2_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_0_63_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_0_2_n_0),
        .DOB(line_r_reg_r3_0_63_0_2_n_1),
        .DOC(line_r_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r3_0_63_0_2_i_1__0
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r3_0_63_0_2_i_2__0
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[3]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r3_0_63_0_2_i_3__0
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r3_0_63_0_2_i_4__0
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r3_0_63_0_2_i_5__0
       (.I0(rdptr_r_reg__0),
        .O(line_r_reg_r3_0_63_0_2_i_5__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_0_63_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_3_5_n_0),
        .DOB(line_r_reg_r3_0_63_3_5_n_1),
        .DOC(line_r_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_0_63_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_6_7_n_0),
        .DOB(line_r_reg_r3_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_128_191_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_0_2_n_0),
        .DOB(line_r_reg_r3_128_191_0_2_n_1),
        .DOC(line_r_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_128_191_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_3_5_n_0),
        .DOB(line_r_reg_r3_128_191_3_5_n_1),
        .DOC(line_r_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_128_191_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_6_7_n_0),
        .DOB(line_r_reg_r3_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_192_255_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_0_2_n_0),
        .DOB(line_r_reg_r3_192_255_0_2_n_1),
        .DOC(line_r_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_192_255_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_3_5_n_0),
        .DOB(line_r_reg_r3_192_255_3_5_n_1),
        .DOC(line_r_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_192_255_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_6_7_n_0),
        .DOB(line_r_reg_r3_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_256_319_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_0_2_n_0),
        .DOB(line_r_reg_r3_256_319_0_2_n_1),
        .DOC(line_r_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_256_319_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_3_5_n_0),
        .DOB(line_r_reg_r3_256_319_3_5_n_1),
        .DOC(line_r_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_256_319_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_6_7_n_0),
        .DOB(line_r_reg_r3_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_320_383_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_0_2_n_0),
        .DOB(line_r_reg_r3_320_383_0_2_n_1),
        .DOC(line_r_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_320_383_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_3_5_n_0),
        .DOB(line_r_reg_r3_320_383_3_5_n_1),
        .DOC(line_r_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_320_383_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_6_7_n_0),
        .DOB(line_r_reg_r3_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_384_447_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_0_2_n_0),
        .DOB(line_r_reg_r3_384_447_0_2_n_1),
        .DOC(line_r_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_384_447_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_3_5_n_0),
        .DOB(line_r_reg_r3_384_447_3_5_n_1),
        .DOC(line_r_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_384_447_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_6_7_n_0),
        .DOB(line_r_reg_r3_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_448_511_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_0_2_n_0),
        .DOB(line_r_reg_r3_448_511_0_2_n_1),
        .DOC(line_r_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_448_511_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_3_5_n_0),
        .DOB(line_r_reg_r3_448_511_3_5_n_1),
        .DOC(line_r_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_448_511_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_6_7_n_0),
        .DOB(line_r_reg_r3_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_512_575_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_0_2_n_0),
        .DOB(line_r_reg_r3_512_575_0_2_n_1),
        .DOC(line_r_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_512_575_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_3_5_n_0),
        .DOB(line_r_reg_r3_512_575_3_5_n_1),
        .DOC(line_r_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_512_575_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_6_7_n_0),
        .DOB(line_r_reg_r3_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_576_639_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_0_2_n_0),
        .DOB(line_r_reg_r3_576_639_0_2_n_1),
        .DOC(line_r_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_576_639_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_3_5_n_0),
        .DOB(line_r_reg_r3_576_639_3_5_n_1),
        .DOC(line_r_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_576_639_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_6_7_n_0),
        .DOB(line_r_reg_r3_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_640_703_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_0_2_n_0),
        .DOB(line_r_reg_r3_640_703_0_2_n_1),
        .DOC(line_r_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_640_703_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_3_5_n_0),
        .DOB(line_r_reg_r3_640_703_3_5_n_1),
        .DOC(line_r_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_640_703_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_6_7_n_0),
        .DOB(line_r_reg_r3_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_64_127_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_0_2_n_0),
        .DOB(line_r_reg_r3_64_127_0_2_n_1),
        .DOC(line_r_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_64_127_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_3_5_n_0),
        .DOB(line_r_reg_r3_64_127_3_5_n_1),
        .DOC(line_r_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_64_127_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_6_7_n_0),
        .DOB(line_r_reg_r3_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_704_767_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_0_2_n_0),
        .DOB(line_r_reg_r3_704_767_0_2_n_1),
        .DOC(line_r_reg_r3_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_704_767_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_3_5_n_0),
        .DOB(line_r_reg_r3_704_767_3_5_n_1),
        .DOC(line_r_reg_r3_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_704_767_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_6_7_n_0),
        .DOB(line_r_reg_r3_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_768_831_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_0_2_n_0),
        .DOB(line_r_reg_r3_768_831_0_2_n_1),
        .DOC(line_r_reg_r3_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_768_831_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_3_5_n_0),
        .DOB(line_r_reg_r3_768_831_3_5_n_1),
        .DOC(line_r_reg_r3_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_768_831_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_6_7_n_0),
        .DOB(line_r_reg_r3_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_832_895_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_0_2_n_0),
        .DOB(line_r_reg_r3_832_895_0_2_n_1),
        .DOC(line_r_reg_r3_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_832_895_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_3_5_n_0),
        .DOB(line_r_reg_r3_832_895_3_5_n_1),
        .DOC(line_r_reg_r3_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_832_895_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_6_7_n_0),
        .DOB(line_r_reg_r3_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_896_959_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_0_2_n_0),
        .DOB(line_r_reg_r3_896_959_0_2_n_1),
        .DOC(line_r_reg_r3_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_896_959_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_3_5_n_0),
        .DOB(line_r_reg_r3_896_959_3_5_n_1),
        .DOC(line_r_reg_r3_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_896_959_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_6_7_n_0),
        .DOB(line_r_reg_r3_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_960_1023_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_0_2_n_0),
        .DOB(line_r_reg_r3_960_1023_0_2_n_1),
        .DOC(line_r_reg_r3_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_960_1023_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_3_5_n_0),
        .DOB(line_r_reg_r3_960_1023_3_5_n_1),
        .DOC(line_r_reg_r3_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line0/line_r_reg_r3_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_960_1023_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__0_n_0,line_r_reg_r3_0_63_0_2_i_2__0_n_0,line_r_reg_r3_0_63_0_2_i_3__0_n_0,line_r_reg_r3_0_63_0_2_i_4__0_n_0,line_r_reg_r3_0_63_0_2_i_5__0_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],wrptr_r_reg}),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_6_7_n_0),
        .DOB(line_r_reg_r3_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_10 
       (.I0(\multiresh_r[3][1]_i_30_n_0 ),
        .I1(\multiresh_r[3][1]_i_31_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\multiresh_r[3][1]_i_32_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\multiresh_r[3][1]_i_33_n_0 ),
        .O(\multiresh_r[3][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_11 
       (.I0(\multiresh_r[3][1]_i_34_n_0 ),
        .I1(\multiresh_r[3][1]_i_35_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\multiresh_r[3][1]_i_36_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\multiresh_r[3][1]_i_37_n_0 ),
        .O(\multiresh_r[3][1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_30 
       (.I0(line_r_reg_r3_448_511_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_0),
        .O(\multiresh_r[3][1]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_31 
       (.I0(line_r_reg_r3_320_383_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_0),
        .O(\multiresh_r[3][1]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_32 
       (.I0(line_r_reg_r3_192_255_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_0),
        .O(\multiresh_r[3][1]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_33 
       (.I0(line_r_reg_r3_64_127_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_0),
        .O(\multiresh_r[3][1]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_34 
       (.I0(line_r_reg_r3_960_1023_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_0),
        .O(\multiresh_r[3][1]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_35 
       (.I0(line_r_reg_r3_832_895_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_0),
        .O(\multiresh_r[3][1]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_36 
       (.I0(line_r_reg_r3_704_767_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_0),
        .O(\multiresh_r[3][1]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_37 
       (.I0(line_r_reg_r3_576_639_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_0),
        .O(\multiresh_r[3][1]_i_37_n_0 ));
  MUXF7 \multiresh_r_reg[3][1]_i_4 
       (.I0(\multiresh_r[3][1]_i_10_n_0 ),
        .I1(\multiresh_r[3][1]_i_11_n_0 ),
        .O(data_o03_out[0]),
        .S(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_22 
       (.I0(line_r_reg_r2_448_511_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_1),
        .O(\multiresv_r[1][2]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_23 
       (.I0(line_r_reg_r2_320_383_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_1),
        .O(\multiresv_r[1][2]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_24 
       (.I0(line_r_reg_r2_192_255_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_1),
        .O(\multiresv_r[1][2]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_25 
       (.I0(line_r_reg_r2_64_127_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_1),
        .O(\multiresv_r[1][2]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_26 
       (.I0(line_r_reg_r2_960_1023_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_1),
        .O(\multiresv_r[1][2]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_27 
       (.I0(line_r_reg_r2_832_895_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_1),
        .O(\multiresv_r[1][2]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_28 
       (.I0(line_r_reg_r2_704_767_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_1),
        .O(\multiresv_r[1][2]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_29 
       (.I0(line_r_reg_r2_576_639_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_1),
        .O(\multiresv_r[1][2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_8 
       (.I0(\multiresv_r[1][2]_i_22_n_0 ),
        .I1(\multiresv_r[1][2]_i_23_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][2]_i_24_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][2]_i_25_n_0 ),
        .O(\multiresv_r[1][2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_9 
       (.I0(\multiresv_r[1][2]_i_26_n_0 ),
        .I1(\multiresv_r[1][2]_i_27_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][2]_i_28_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][2]_i_29_n_0 ),
        .O(\multiresv_r[1][2]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_22 
       (.I0(line_r_reg_r2_448_511_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_2),
        .O(\multiresv_r[1][3]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_23 
       (.I0(line_r_reg_r2_320_383_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_2),
        .O(\multiresv_r[1][3]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_24 
       (.I0(line_r_reg_r2_192_255_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_2),
        .O(\multiresv_r[1][3]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_25 
       (.I0(line_r_reg_r2_64_127_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_2),
        .O(\multiresv_r[1][3]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_26 
       (.I0(line_r_reg_r2_960_1023_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_2),
        .O(\multiresv_r[1][3]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_27 
       (.I0(line_r_reg_r2_832_895_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_2),
        .O(\multiresv_r[1][3]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_28 
       (.I0(line_r_reg_r2_704_767_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_2),
        .O(\multiresv_r[1][3]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_29 
       (.I0(line_r_reg_r2_576_639_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_2),
        .O(\multiresv_r[1][3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_8 
       (.I0(\multiresv_r[1][3]_i_22_n_0 ),
        .I1(\multiresv_r[1][3]_i_23_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][3]_i_24_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][3]_i_25_n_0 ),
        .O(\multiresv_r[1][3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_9 
       (.I0(\multiresv_r[1][3]_i_26_n_0 ),
        .I1(\multiresv_r[1][3]_i_27_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][3]_i_28_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][3]_i_29_n_0 ),
        .O(\multiresv_r[1][3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_22 
       (.I0(line_r_reg_r2_448_511_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_0),
        .O(\multiresv_r[1][4]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_23 
       (.I0(line_r_reg_r2_320_383_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_0),
        .O(\multiresv_r[1][4]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_24 
       (.I0(line_r_reg_r2_192_255_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_0),
        .O(\multiresv_r[1][4]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_25 
       (.I0(line_r_reg_r2_64_127_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_0),
        .O(\multiresv_r[1][4]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_26 
       (.I0(line_r_reg_r2_960_1023_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_0),
        .O(\multiresv_r[1][4]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_27 
       (.I0(line_r_reg_r2_832_895_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_0),
        .O(\multiresv_r[1][4]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_28 
       (.I0(line_r_reg_r2_704_767_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_0),
        .O(\multiresv_r[1][4]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_29 
       (.I0(line_r_reg_r2_576_639_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_0),
        .O(\multiresv_r[1][4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_8 
       (.I0(\multiresv_r[1][4]_i_22_n_0 ),
        .I1(\multiresv_r[1][4]_i_23_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][4]_i_24_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][4]_i_25_n_0 ),
        .O(\multiresv_r[1][4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_9 
       (.I0(\multiresv_r[1][4]_i_26_n_0 ),
        .I1(\multiresv_r[1][4]_i_27_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][4]_i_28_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][4]_i_29_n_0 ),
        .O(\multiresv_r[1][4]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_22 
       (.I0(line_r_reg_r2_448_511_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_1),
        .O(\multiresv_r[1][5]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_23 
       (.I0(line_r_reg_r2_320_383_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_1),
        .O(\multiresv_r[1][5]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_24 
       (.I0(line_r_reg_r2_192_255_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_1),
        .O(\multiresv_r[1][5]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_25 
       (.I0(line_r_reg_r2_64_127_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_1),
        .O(\multiresv_r[1][5]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_26 
       (.I0(line_r_reg_r2_960_1023_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_1),
        .O(\multiresv_r[1][5]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_27 
       (.I0(line_r_reg_r2_832_895_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_1),
        .O(\multiresv_r[1][5]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_28 
       (.I0(line_r_reg_r2_704_767_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_1),
        .O(\multiresv_r[1][5]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_29 
       (.I0(line_r_reg_r2_576_639_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_1),
        .O(\multiresv_r[1][5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_8 
       (.I0(\multiresv_r[1][5]_i_22_n_0 ),
        .I1(\multiresv_r[1][5]_i_23_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][5]_i_24_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][5]_i_25_n_0 ),
        .O(\multiresv_r[1][5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_9 
       (.I0(\multiresv_r[1][5]_i_26_n_0 ),
        .I1(\multiresv_r[1][5]_i_27_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][5]_i_28_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][5]_i_29_n_0 ),
        .O(\multiresv_r[1][5]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_22 
       (.I0(line_r_reg_r2_448_511_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_2),
        .O(\multiresv_r[1][6]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_23 
       (.I0(line_r_reg_r2_320_383_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_2),
        .O(\multiresv_r[1][6]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_24 
       (.I0(line_r_reg_r2_192_255_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_2),
        .O(\multiresv_r[1][6]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_25 
       (.I0(line_r_reg_r2_64_127_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_2),
        .O(\multiresv_r[1][6]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_26 
       (.I0(line_r_reg_r2_960_1023_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_2),
        .O(\multiresv_r[1][6]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_27 
       (.I0(line_r_reg_r2_832_895_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_2),
        .O(\multiresv_r[1][6]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_28 
       (.I0(line_r_reg_r2_704_767_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_2),
        .O(\multiresv_r[1][6]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_29 
       (.I0(line_r_reg_r2_576_639_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_2),
        .O(\multiresv_r[1][6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_8 
       (.I0(\multiresv_r[1][6]_i_22_n_0 ),
        .I1(\multiresv_r[1][6]_i_23_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][6]_i_24_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][6]_i_25_n_0 ),
        .O(\multiresv_r[1][6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_9 
       (.I0(\multiresv_r[1][6]_i_26_n_0 ),
        .I1(\multiresv_r[1][6]_i_27_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][6]_i_28_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][6]_i_29_n_0 ),
        .O(\multiresv_r[1][6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_10 
       (.I0(line_r_reg_r2_960_1023_6_7_n_0),
        .I1(line_r_reg_r2_896_959_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_0),
        .O(\multiresv_r[1][7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_11 
       (.I0(line_r_reg_r2_704_767_6_7_n_0),
        .I1(line_r_reg_r2_640_703_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_0),
        .O(\multiresv_r[1][7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_12 
       (.I0(line_r_reg_r2_448_511_6_7_n_0),
        .I1(line_r_reg_r2_384_447_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_0),
        .O(\multiresv_r[1][7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_13 
       (.I0(line_r_reg_r2_192_255_6_7_n_0),
        .I1(line_r_reg_r2_128_191_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_0),
        .O(\multiresv_r[1][7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_3 
       (.I0(\multiresv_r[1][7]_i_10_n_0 ),
        .I1(\multiresv_r[1][7]_i_11_n_0 ),
        .I2(\rdptr_r[9]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][7]_i_12_n_0 ),
        .I4(\rdptr_r[8]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][7]_i_13_n_0 ),
        .O(data_o01_out[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_10 
       (.I0(line_r_reg_r2_960_1023_6_7_n_1),
        .I1(line_r_reg_r2_896_959_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_1),
        .O(\multiresv_r[1][8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_11 
       (.I0(line_r_reg_r2_704_767_6_7_n_1),
        .I1(line_r_reg_r2_640_703_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_1),
        .O(\multiresv_r[1][8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_12 
       (.I0(line_r_reg_r2_448_511_6_7_n_1),
        .I1(line_r_reg_r2_384_447_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_1),
        .O(\multiresv_r[1][8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_13 
       (.I0(line_r_reg_r2_192_255_6_7_n_1),
        .I1(line_r_reg_r2_128_191_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__0_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__0_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_1),
        .O(\multiresv_r[1][8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_3 
       (.I0(\multiresv_r[1][8]_i_10_n_0 ),
        .I1(\multiresv_r[1][8]_i_11_n_0 ),
        .I2(\rdptr_r[9]_i_2__0_n_0 ),
        .I3(\multiresv_r[1][8]_i_12_n_0 ),
        .I4(\rdptr_r[8]_i_2__0_n_0 ),
        .I5(\multiresv_r[1][8]_i_13_n_0 ),
        .O(data_o01_out[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_12 
       (.I0(\multiresv_r[7][1]_i_38_n_0 ),
        .I1(\multiresv_r[7][1]_i_39_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[7][1]_i_40_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[7][1]_i_41_n_0 ),
        .O(\multiresv_r[7][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_13 
       (.I0(\multiresv_r[7][1]_i_42_n_0 ),
        .I1(\multiresv_r[7][1]_i_43_n_0 ),
        .I2(\rdptr_r[8]_i_2__0_n_0 ),
        .I3(\multiresv_r[7][1]_i_44_n_0 ),
        .I4(\rdptr_r[7]_i_2__0_n_0 ),
        .I5(\multiresv_r[7][1]_i_45_n_0 ),
        .O(\multiresv_r[7][1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_38 
       (.I0(line_r_reg_r2_448_511_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_0),
        .O(\multiresv_r[7][1]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_39 
       (.I0(line_r_reg_r2_320_383_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_0),
        .O(\multiresv_r[7][1]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_40 
       (.I0(line_r_reg_r2_192_255_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_0),
        .O(\multiresv_r[7][1]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_41 
       (.I0(line_r_reg_r2_64_127_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_0),
        .O(\multiresv_r[7][1]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_42 
       (.I0(line_r_reg_r2_960_1023_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_0),
        .O(\multiresv_r[7][1]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_43 
       (.I0(line_r_reg_r2_832_895_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_0),
        .O(\multiresv_r[7][1]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_44 
       (.I0(line_r_reg_r2_704_767_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_0),
        .O(\multiresv_r[7][1]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_45 
       (.I0(line_r_reg_r2_576_639_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_0),
        .O(\multiresv_r[7][1]_i_45_n_0 ));
  MUXF7 \multiresv_r_reg[1][2]_i_3 
       (.I0(\multiresv_r[1][2]_i_8_n_0 ),
        .I1(\multiresv_r[1][2]_i_9_n_0 ),
        .O(data_o01_out[1]),
        .S(\rdptr_r[9]_i_2__0_n_0 ));
  MUXF7 \multiresv_r_reg[1][3]_i_3 
       (.I0(\multiresv_r[1][3]_i_8_n_0 ),
        .I1(\multiresv_r[1][3]_i_9_n_0 ),
        .O(data_o01_out[2]),
        .S(\rdptr_r[9]_i_2__0_n_0 ));
  MUXF7 \multiresv_r_reg[1][4]_i_3 
       (.I0(\multiresv_r[1][4]_i_8_n_0 ),
        .I1(\multiresv_r[1][4]_i_9_n_0 ),
        .O(data_o01_out[3]),
        .S(\rdptr_r[9]_i_2__0_n_0 ));
  MUXF7 \multiresv_r_reg[1][5]_i_3 
       (.I0(\multiresv_r[1][5]_i_8_n_0 ),
        .I1(\multiresv_r[1][5]_i_9_n_0 ),
        .O(data_o01_out[4]),
        .S(\rdptr_r[9]_i_2__0_n_0 ));
  MUXF7 \multiresv_r_reg[1][6]_i_3 
       (.I0(\multiresv_r[1][6]_i_8_n_0 ),
        .I1(\multiresv_r[1][6]_i_9_n_0 ),
        .O(data_o01_out[5]),
        .S(\rdptr_r[9]_i_2__0_n_0 ));
  MUXF7 \multiresv_r_reg[7][1]_i_5 
       (.I0(\multiresv_r[7][1]_i_12_n_0 ),
        .I1(\multiresv_r[7][1]_i_13_n_0 ),
        .O(data_o01_out[0]),
        .S(\rdptr_r[9]_i_2__0_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry
       (.CI(1'b0),
        .CO({rdptr_r1_carry_n_0,rdptr_r1_carry_n_1,rdptr_r1_carry_n_2,rdptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({rdptr_r1_carry__0_0,rdptr_r1_carry_i_4_n_0}),
        .O(NLW_rdptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({rdptr_r1_carry__0_1[1],rdptr_r1_carry_i_6_n_0,rdptr_r1_carry__0_1[0],rdptr_r1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry__0
       (.CI(rdptr_r1_carry_n_0),
        .CO({NLW_rdptr_r1_carry__0_CO_UNCONNECTED[3:1],load}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rdptr_r_reg[0]_rep_0 }),
        .O(NLW_rdptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,rdptr_r1_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry__0_i_2
       (.I0(\rdptr_r_reg[8]_0 ),
        .I1(rdptr_r1_carry__0_2),
        .I2(\rdptr_r_reg[9]_0 ),
        .I3(rdptr_r1_carry__0_3),
        .O(rdptr_r1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hCB80)) 
    rdptr_r1_carry_i_4
       (.I0(rdptr_r_reg),
        .I1(rdptr_r1_carry_0[0]),
        .I2(rdptr_r1_carry_0[1]),
        .I3(rdptr_r_reg__0),
        .O(rdptr_r1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry_i_6
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(rdptr_r1_carry_1),
        .I2(\rdptr_r_reg[5]_0 ),
        .I3(rdptr_r1_carry_2),
        .O(rdptr_r1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h1842)) 
    rdptr_r1_carry_i_8
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(rdptr_r1_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    \rdptr_r[0]_i_1__0 
       (.I0(\rdptr_r_reg[0]_rep_1 ),
        .I1(nr_rdline_r[1]),
        .I2(nr_rdline_r[0]),
        .O(\rdptr_r[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_i_2__0 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(load),
        .O(\rdptr_r[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_rep_i_1__1 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(load),
        .O(\rdptr_r[0]_rep_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rdptr_r[1]_i_1__0 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(load),
        .O(\rdptr_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \rdptr_r[2]_i_1__0 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(load),
        .O(\rdptr_r[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \rdptr_r[3]_i_1__0 
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(load),
        .O(\rdptr_r[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \rdptr_r[4]_i_1__0 
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(load),
        .O(\rdptr_r[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[5]_i_1__0 
       (.I0(line_r_reg_r2_0_63_0_2_i_1__0_n_0),
        .I1(load),
        .O(\rdptr_r[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[6]_i_1__0 
       (.I0(\rdptr_r[6]_i_2__0_n_0 ),
        .I1(load),
        .O(\rdptr_r[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdptr_r[6]_i_2__0 
       (.I0(\rdptr_r[8]_i_3__0_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .O(\rdptr_r[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[7]_i_1__0 
       (.I0(\rdptr_r[7]_i_2__0_n_0 ),
        .I1(load),
        .O(\rdptr_r[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rdptr_r[7]_i_2__0 
       (.I0(\rdptr_r[8]_i_3__0_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .O(\rdptr_r[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[8]_i_1__0 
       (.I0(\rdptr_r[8]_i_2__0_n_0 ),
        .I1(load),
        .O(\rdptr_r[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rdptr_r[8]_i_2__0 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .O(\rdptr_r[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rdptr_r[8]_i_3__0 
       (.I0(\rdptr_r_reg[5]_0 ),
        .I1(\rdptr_r_reg[3]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(rdptr_r_reg),
        .I4(\rdptr_r_reg[2]_0 ),
        .I5(\rdptr_r_reg[4]_0 ),
        .O(\rdptr_r[8]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[9]_i_1__0 
       (.I0(\rdptr_r[9]_i_2__0_n_0 ),
        .I1(load),
        .O(\rdptr_r[9]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rdptr_r[9]_i_2__0 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\rdptr_r[8]_i_3__0_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .I4(\rdptr_r_reg[9]_0 ),
        .O(\rdptr_r[9]_i_2__0_n_0 ));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[0]_i_2__0_n_0 ),
        .Q(rdptr_r_reg));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0]_rep 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[0]_rep_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[0]_rep_n_0 ));
  FDCE \rdptr_r_reg[1] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[1]_i_1__0_n_0 ),
        .Q(rdptr_r_reg__0));
  FDCE \rdptr_r_reg[2] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[2]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[2]_0 ));
  FDCE \rdptr_r_reg[3] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[3]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[3]_0 ));
  FDCE \rdptr_r_reg[4] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[4]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[4]_0 ));
  FDCE \rdptr_r_reg[5] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[5]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[5]_0 ));
  FDCE \rdptr_r_reg[6] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[6]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[6]_0 ));
  FDCE \rdptr_r_reg[7] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[7]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[7]_0 ));
  FDCE \rdptr_r_reg[8] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[8]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[8]_0 ));
  FDCE \rdptr_r_reg[9] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[9]_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_24 
       (.I0(line_r_reg_r3_960_1023_6_7_n_1),
        .I1(line_r_reg_r3_896_959_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_832_895_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_768_831_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_25 
       (.I0(line_r_reg_r3_704_767_6_7_n_1),
        .I1(line_r_reg_r3_640_703_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_576_639_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_512_575_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sumresh_r_nxt[-1111111104]__1_i_26 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_41_n_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .I3(\rdptr_r_reg[9]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_27 
       (.I0(line_r_reg_r3_448_511_6_7_n_1),
        .I1(line_r_reg_r3_384_447_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_320_383_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_256_319_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sumresh_r_nxt[-1111111104]__1_i_28 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_41_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_29 
       (.I0(line_r_reg_r3_192_255_6_7_n_1),
        .I1(line_r_reg_r3_128_191_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_64_127_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_0_63_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresh_r_nxt[-1111111104]__1_i_39 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_41_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_40 
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .I5(\rdptr_r_reg[6]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_41 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r_reg[4]_0 ),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r_reg__0),
        .I4(\rdptr_r_reg[3]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_24_n_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_25_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ),
        .I3(\sumresh_r_nxt[-1111111104]__1_i_27_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I5(\sumresh_r_nxt[-1111111104]__1_i_29_n_0 ),
        .O(data_o03_out[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_6_7_n_0),
        .I1(line_r_reg_r3_896_959_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_832_895_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_768_831_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_19 
       (.I0(line_r_reg_r3_704_767_6_7_n_0),
        .I1(line_r_reg_r3_640_703_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_576_639_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_512_575_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_20 
       (.I0(line_r_reg_r3_448_511_6_7_n_0),
        .I1(line_r_reg_r3_384_447_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_320_383_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_256_319_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_21 
       (.I0(line_r_reg_r3_192_255_6_7_n_0),
        .I1(line_r_reg_r3_128_191_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I3(line_r_reg_r3_64_127_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I5(line_r_reg_r3_0_63_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111105]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111105]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ),
        .I3(\sumresh_r_nxt[-1111111105]__1_i_20_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I5(\sumresh_r_nxt[-1111111105]__1_i_21_n_0 ),
        .O(data_o03_out[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_12 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_38_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_39_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_40_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_41_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_13 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_42_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_43_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_44_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_45_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_38 
       (.I0(line_r_reg_r3_448_511_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_39 
       (.I0(line_r_reg_r3_320_383_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_40 
       (.I0(line_r_reg_r3_192_255_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_41 
       (.I0(line_r_reg_r3_64_127_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_42 
       (.I0(line_r_reg_r3_960_1023_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_43 
       (.I0(line_r_reg_r3_832_895_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_44 
       (.I0(line_r_reg_r3_704_767_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_45 
       (.I0(line_r_reg_r3_576_639_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_45_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111106]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_13_n_0 ),
        .O(data_o03_out[5]),
        .S(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_12 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_38_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_39_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_40_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_41_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_13 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_42_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_43_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_44_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_45_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_38 
       (.I0(line_r_reg_r3_448_511_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_39 
       (.I0(line_r_reg_r3_320_383_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_40 
       (.I0(line_r_reg_r3_192_255_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_41 
       (.I0(line_r_reg_r3_64_127_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_42 
       (.I0(line_r_reg_r3_960_1023_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_43 
       (.I0(line_r_reg_r3_832_895_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_44 
       (.I0(line_r_reg_r3_704_767_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_45 
       (.I0(line_r_reg_r3_576_639_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_45_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111107]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_13_n_0 ),
        .O(data_o03_out[4]),
        .S(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_12 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_38_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_39_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_40_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_41_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_13 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_42_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_43_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_44_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_45_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_38 
       (.I0(line_r_reg_r3_448_511_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_39 
       (.I0(line_r_reg_r3_320_383_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_40 
       (.I0(line_r_reg_r3_192_255_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_41 
       (.I0(line_r_reg_r3_64_127_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_42 
       (.I0(line_r_reg_r3_960_1023_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_43 
       (.I0(line_r_reg_r3_832_895_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_44 
       (.I0(line_r_reg_r3_704_767_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_45 
       (.I0(line_r_reg_r3_576_639_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_45_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111108]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_13_n_0 ),
        .O(data_o03_out[3]),
        .S(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_12 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_38_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_39_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_40_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_41_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_13 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_42_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_43_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_44_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_45_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_38 
       (.I0(line_r_reg_r3_448_511_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_39 
       (.I0(line_r_reg_r3_320_383_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_40 
       (.I0(line_r_reg_r3_192_255_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_41 
       (.I0(line_r_reg_r3_64_127_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_42 
       (.I0(line_r_reg_r3_960_1023_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_43 
       (.I0(line_r_reg_r3_832_895_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_44 
       (.I0(line_r_reg_r3_704_767_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_45 
       (.I0(line_r_reg_r3_576_639_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_45_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111109]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_13_n_0 ),
        .O(data_o03_out[2]),
        .S(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_12 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_38_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_39_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_40_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_41_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_13 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_42_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_43_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_28_n_0 ),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_44_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_39_n_0 ),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_45_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_38 
       (.I0(line_r_reg_r3_448_511_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_39 
       (.I0(line_r_reg_r3_320_383_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_40 
       (.I0(line_r_reg_r3_192_255_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_41 
       (.I0(line_r_reg_r3_64_127_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_42 
       (.I0(line_r_reg_r3_960_1023_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_43 
       (.I0(line_r_reg_r3_832_895_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_44 
       (.I0(line_r_reg_r3_704_767_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_45 
       (.I0(line_r_reg_r3_576_639_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_40_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_45_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111110]__1_i_5 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_13_n_0 ),
        .O(data_o03_out[1]),
        .S(\sumresh_r_nxt[-1111111104]__1_i_26_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_12 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_26_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_27_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_13 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_28_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_29_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_26 
       (.I0(line_r_reg_r1_192_255_0_2_n_0),
        .I1(line_r_reg_r1_128_191_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_27 
       (.I0(line_r_reg_r1_448_511_0_2_n_0),
        .I1(line_r_reg_r1_384_447_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_28 
       (.I0(line_r_reg_r1_704_767_0_2_n_0),
        .I1(line_r_reg_r1_640_703_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_29 
       (.I0(line_r_reg_r1_960_1023_0_2_n_0),
        .I1(line_r_reg_r1_896_959_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_29_n_0 ));
  MUXF8 \sumresh_r_nxt[-1111111111]__2_i_5 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_13_n_0 ),
        .O(data_o0[0]),
        .S(\rdptr_r_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_18 
       (.I0(line_r_reg_r1_192_255_6_7_n_1),
        .I1(line_r_reg_r1_128_191_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_19 
       (.I0(line_r_reg_r1_448_511_6_7_n_1),
        .I1(line_r_reg_r1_384_447_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_20 
       (.I0(line_r_reg_r1_704_767_6_7_n_1),
        .I1(line_r_reg_r1_640_703_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_21 
       (.I0(line_r_reg_r1_960_1023_6_7_n_1),
        .I1(line_r_reg_r1_896_959_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_18 
       (.I0(line_r_reg_r1_192_255_6_7_n_0),
        .I1(line_r_reg_r1_128_191_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_19 
       (.I0(line_r_reg_r1_448_511_6_7_n_0),
        .I1(line_r_reg_r1_384_447_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_20 
       (.I0(line_r_reg_r1_704_767_6_7_n_0),
        .I1(line_r_reg_r1_640_703_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_21 
       (.I0(line_r_reg_r1_960_1023_6_7_n_0),
        .I1(line_r_reg_r1_896_959_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_18 
       (.I0(line_r_reg_r1_192_255_3_5_n_2),
        .I1(line_r_reg_r1_128_191_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_19 
       (.I0(line_r_reg_r1_448_511_3_5_n_2),
        .I1(line_r_reg_r1_384_447_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_20 
       (.I0(line_r_reg_r1_704_767_3_5_n_2),
        .I1(line_r_reg_r1_640_703_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_21 
       (.I0(line_r_reg_r1_960_1023_3_5_n_2),
        .I1(line_r_reg_r1_896_959_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_18 
       (.I0(line_r_reg_r1_192_255_3_5_n_1),
        .I1(line_r_reg_r1_128_191_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_19 
       (.I0(line_r_reg_r1_448_511_3_5_n_1),
        .I1(line_r_reg_r1_384_447_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_20 
       (.I0(line_r_reg_r1_704_767_3_5_n_1),
        .I1(line_r_reg_r1_640_703_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_21 
       (.I0(line_r_reg_r1_960_1023_3_5_n_1),
        .I1(line_r_reg_r1_896_959_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_18 
       (.I0(line_r_reg_r1_192_255_3_5_n_0),
        .I1(line_r_reg_r1_128_191_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_19 
       (.I0(line_r_reg_r1_448_511_3_5_n_0),
        .I1(line_r_reg_r1_384_447_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_20 
       (.I0(line_r_reg_r1_704_767_3_5_n_0),
        .I1(line_r_reg_r1_640_703_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_21 
       (.I0(line_r_reg_r1_960_1023_3_5_n_0),
        .I1(line_r_reg_r1_896_959_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_18 
       (.I0(line_r_reg_r1_192_255_0_2_n_2),
        .I1(line_r_reg_r1_128_191_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_19 
       (.I0(line_r_reg_r1_448_511_0_2_n_2),
        .I1(line_r_reg_r1_384_447_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_20 
       (.I0(line_r_reg_r1_704_767_0_2_n_2),
        .I1(line_r_reg_r1_640_703_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_21 
       (.I0(line_r_reg_r1_960_1023_0_2_n_2),
        .I1(line_r_reg_r1_896_959_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_18 
       (.I0(line_r_reg_r1_192_255_0_2_n_1),
        .I1(line_r_reg_r1_128_191_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_19 
       (.I0(line_r_reg_r1_448_511_0_2_n_1),
        .I1(line_r_reg_r1_384_447_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_20 
       (.I0(line_r_reg_r1_704_767_0_2_n_1),
        .I1(line_r_reg_r1_640_703_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_21 
       (.I0(line_r_reg_r1_960_1023_0_2_n_1),
        .I1(line_r_reg_r1_896_959_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_21_n_0 ));
  MUXF8 \sumresv_r_reg[-1111111104]_i_3 
       (.I0(\sumresv_r_reg[-1111111104]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111104]_i_9_n_0 ),
        .O(data_o0[7]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_8 
       (.I0(\sumresv_r[-1111111104]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_9 
       (.I0(\sumresv_r[-1111111104]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111105]_i_3 
       (.I0(\sumresv_r_reg[-1111111105]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111105]_i_9_n_0 ),
        .O(data_o0[6]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_8 
       (.I0(\sumresv_r[-1111111105]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_9 
       (.I0(\sumresv_r[-1111111105]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111106]_i_3 
       (.I0(\sumresv_r_reg[-1111111106]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111106]_i_9_n_0 ),
        .O(data_o0[5]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_8 
       (.I0(\sumresv_r[-1111111106]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_9 
       (.I0(\sumresv_r[-1111111106]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111107]_i_3 
       (.I0(\sumresv_r_reg[-1111111107]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111107]_i_9_n_0 ),
        .O(data_o0[4]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_8 
       (.I0(\sumresv_r[-1111111107]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_9 
       (.I0(\sumresv_r[-1111111107]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111108]_i_3 
       (.I0(\sumresv_r_reg[-1111111108]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111108]_i_9_n_0 ),
        .O(data_o0[3]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_8 
       (.I0(\sumresv_r[-1111111108]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_9 
       (.I0(\sumresv_r[-1111111108]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111109]_i_3 
       (.I0(\sumresv_r_reg[-1111111109]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111109]_i_9_n_0 ),
        .O(data_o0[2]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_8 
       (.I0(\sumresv_r[-1111111109]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_9 
       (.I0(\sumresv_r[-1111111109]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111110]_i_3 
       (.I0(\sumresv_r_reg[-1111111110]_i_8_n_0 ),
        .I1(\sumresv_r_reg[-1111111110]_i_9_n_0 ),
        .O(data_o0[1]),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_8 
       (.I0(\sumresv_r[-1111111110]_i_18_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_19_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_9 
       (.I0(\sumresv_r[-1111111110]_i_20_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_21_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry
       (.CI(1'b0),
        .CO({wrptr_r1_carry_n_0,wrptr_r1_carry_n_1,wrptr_r1_carry_n_2,wrptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({wrptr_r1_carry__0_0,wrptr_r1_carry_i_4__0_n_0}),
        .O(NLW_wrptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({wrptr_r1_carry__0_1[1],wrptr_r1_carry_i_6__0_n_0,wrptr_r1_carry__0_1[0],wrptr_r1_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry__0
       (.CI(wrptr_r1_carry_n_0),
        .CO({NLW_wrptr_r1_carry__0_CO_UNCONNECTED[3:1],wrptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\wrptr_r_reg[0]_0 }),
        .O(NLW_wrptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,wrptr_r1_carry__0_i_2__0_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry__0_i_2__0
       (.I0(Q[6]),
        .I1(wrptr_r1_carry__0_2),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_3),
        .O(wrptr_r1_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h8CE0)) 
    wrptr_r1_carry_i_4__0
       (.I0(wrptr_r_reg[0]),
        .I1(wrptr_r_reg[1]),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry_i_6__0
       (.I0(Q[2]),
        .I1(wrptr_r1_carry_0),
        .I2(Q[3]),
        .I3(wrptr_r1_carry_1),
        .O(wrptr_r1_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h4218)) 
    wrptr_r1_carry_i_8__0
       (.I0(wrptr_r_reg[0]),
        .I1(wrptr_r_reg[1]),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wrptr_r[0]_i_1__0 
       (.I0(wrptr_r_reg[0]),
        .I1(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[1]_i_1__0 
       (.I0(wrptr_r_reg[1]),
        .I1(wrptr_r_reg[0]),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[2]_i_1__0 
       (.I0(Q[0]),
        .I1(wrptr_r_reg[1]),
        .I2(wrptr_r_reg[0]),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(wrptr_r_reg[0]),
        .I3(wrptr_r_reg[1]),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(wrptr_r_reg[1]),
        .I3(wrptr_r_reg[0]),
        .I4(Q[0]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\wrptr_r[5]_i_2__0_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \wrptr_r[5]_i_2__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(wrptr_r_reg[0]),
        .I3(wrptr_r_reg[1]),
        .I4(Q[1]),
        .O(\wrptr_r[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[6]_i_1__0 
       (.I0(Q[4]),
        .I1(\wrptr_r[9]_i_3__0_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[7]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\wrptr_r[9]_i_3__0_n_0 ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[8]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\wrptr_r[9]_i_3__0_n_0 ),
        .I3(Q[4]),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[8]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \wrptr_r[9]_i_1 
       (.I0(graydata_valid),
        .I1(nr_wrline_r[0]),
        .I2(nr_wrline_r[1]),
        .O(\wrptr_r[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[9]_i_2__0 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_3__0_n_0 ),
        .I4(Q[5]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wrptr_r[9]_i_3__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(wrptr_r_reg[1]),
        .I3(wrptr_r_reg[0]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\wrptr_r[9]_i_3__0_n_0 ));
  FDCE \wrptr_r_reg[0] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[0]_i_1__0_n_0 ),
        .Q(wrptr_r_reg[0]));
  FDCE \wrptr_r_reg[1] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[1]_i_1__0_n_0 ),
        .Q(wrptr_r_reg[1]));
  FDCE \wrptr_r_reg[2] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[2]_i_1__0_n_0 ),
        .Q(Q[0]));
  FDCE \wrptr_r_reg[3] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[3]_i_1__0_n_0 ),
        .Q(Q[1]));
  FDCE \wrptr_r_reg[4] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[4]_i_1__0_n_0 ),
        .Q(Q[2]));
  FDCE \wrptr_r_reg[5] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[5]_i_1__0_n_0 ),
        .Q(Q[3]));
  FDCE \wrptr_r_reg[6] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[6]_i_1__0_n_0 ),
        .Q(Q[4]));
  FDCE \wrptr_r_reg[7] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[7]_i_1__0_n_0 ),
        .Q(Q[5]));
  FDCE \wrptr_r_reg[8] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[8]_i_1__0_n_0 ),
        .Q(Q[6]));
  FDCE \wrptr_r_reg[9] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[9]_i_2__0_n_0 ),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "linebuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_linebuffer_0
   (\rdptr_r_reg[2]_0 ,
    \rdptr_r_reg[3]_0 ,
    \rdptr_r_reg[4]_0 ,
    \rdptr_r_reg[5]_0 ,
    \rdptr_r_reg[8]_0 ,
    \rdptr_r_reg[7]_0 ,
    \rdptr_r_reg[6]_0 ,
    \rdptr_r_reg[9]_0 ,
    D,
    \nr_rdline_r_reg[1] ,
    \nr_rdline_r_reg[1]_0 ,
    \nr_rdline_r_reg[1]_1 ,
    data_o,
    Q,
    \rdptr_r_reg[9]_1 ,
    \rdptr_r_reg[9]_2 ,
    \rdptr_r_reg[9]_3 ,
    \rdptr_r_reg[9]_4 ,
    \rdptr_r_reg[9]_5 ,
    \rdptr_r_reg[9]_6 ,
    \rdptr_r_reg[9]_7 ,
    \rdptr_r_reg[9]_8 ,
    \rdptr_r_reg[7]_1 ,
    \rdptr_r_reg[7]_2 ,
    \rdptr_r_reg[7]_3 ,
    \rdptr_r_reg[7]_4 ,
    \rdptr_r_reg[7]_5 ,
    \rdptr_r_reg[7]_6 ,
    \rdptr_r_reg[7]_7 ,
    \rdptr_r_reg[7]_8 ,
    \rdptr_r_reg[7]_9 ,
    \rdptr_r_reg[7]_10 ,
    \rdptr_r_reg[7]_11 ,
    \rdptr_r_reg[7]_12 ,
    \rdptr_r_reg[7]_13 ,
    \rdptr_r_reg[7]_14 ,
    \rdptr_r_reg[7]_15 ,
    \rdptr_r_reg[7]_16 ,
    rdptr_r1_carry__0_0,
    rdptr_r1_carry__0_1,
    \rdptr_r_reg[0]_rep_0 ,
    wrptr_r1_carry__0_0,
    wrptr_r1_carry__0_1,
    \wrptr_r_reg[0]_0 ,
    clk_i,
    rst_i,
    data_o0,
    \sumresv_r_reg[-1111111111] ,
    nr_rdline_r,
    \sumresv_r_reg[-1111111111]_0 ,
    \sumresv_r_reg[-1111111110] ,
    \sumresv_r_reg[-1111111110]_0 ,
    \sumresv_r_reg[-1111111109] ,
    \sumresv_r_reg[-1111111109]_0 ,
    \sumresv_r_reg[-1111111108] ,
    \sumresv_r_reg[-1111111108]_0 ,
    \sumresv_r_reg[-1111111107] ,
    \sumresv_r_reg[-1111111107]_0 ,
    \sumresv_r_reg[-1111111106] ,
    \sumresv_r_reg[-1111111106]_0 ,
    \sumresv_r_reg[-1111111105] ,
    \sumresv_r_reg[-1111111105]_0 ,
    \sumresv_r_reg[-1111111104] ,
    \sumresv_r_reg[-1111111104]_0 ,
    data_o01_out,
    \multiresv_r_reg[1][1] ,
    \multiresv_r_reg[1][1]_0 ,
    \multiresv_r_reg[1][2] ,
    \multiresv_r_reg[1][2]_0 ,
    \multiresv_r_reg[1][3] ,
    \multiresv_r_reg[1][3]_0 ,
    \multiresv_r_reg[1][4] ,
    \multiresv_r_reg[1][4]_0 ,
    \multiresv_r_reg[1][5] ,
    \multiresv_r_reg[1][5]_0 ,
    \multiresv_r_reg[1][6] ,
    \multiresv_r_reg[1][6]_0 ,
    \multiresv_r_reg[1][7] ,
    \multiresv_r_reg[1][7]_0 ,
    \multiresv_r_reg[1][8] ,
    \multiresv_r_reg[1][8]_0 ,
    data_o03_out,
    \sumresh_r_nxt[-1111111111]__4 ,
    \sumresh_r_nxt[-1111111111]__4_0 ,
    \sumresh_r_nxt[-1111111110]__4 ,
    \sumresh_r_nxt[-1111111110]__4_0 ,
    \sumresh_r_nxt[-1111111109]__4 ,
    \sumresh_r_nxt[-1111111109]__4_0 ,
    \sumresh_r_nxt[-1111111108]__4 ,
    \sumresh_r_nxt[-1111111108]__4_0 ,
    \sumresh_r_nxt[-1111111107]__4 ,
    \sumresh_r_nxt[-1111111107]__4_0 ,
    \sumresh_r_nxt[-1111111106]__4 ,
    \sumresh_r_nxt[-1111111106]__4_0 ,
    \sumresh_r_nxt[-1111111105]__4 ,
    \sumresh_r_nxt[-1111111105]__4_0 ,
    \sumresh_r_nxt[-1111111104]__4 ,
    \sumresh_r_nxt[-1111111104]__4_0 ,
    rdptr_r1_carry_0,
    rdptr_r1_carry_1,
    rdptr_r1_carry_2,
    rdptr_r1_carry__0_2,
    rdptr_r1_carry__0_3,
    wrptr_r1_carry_0,
    wrptr_r1_carry_1,
    wrptr_r1_carry__0_2,
    wrptr_r1_carry__0_3,
    \rdptr_r_reg[0]_rep_1 ,
    graydata_valid,
    nr_wrline_r,
    \sumresv_r[-1111111104]_i_17_0 ,
    \multiresv_r[1][3]_i_18_0 ,
    \multiresv_r[1][3]_i_18_1 ,
    \multiresv_r[1][3]_i_18_2 ,
    \multiresv_r[1][6]_i_18_0 ,
    \multiresv_r[1][6]_i_18_1 ,
    \multiresv_r[1][6]_i_18_2 ,
    \multiresv_r[1][8]_i_6_0 ,
    \multiresv_r[1][8]_i_6_1 ,
    graydata_o);
  output \rdptr_r_reg[2]_0 ;
  output \rdptr_r_reg[3]_0 ;
  output \rdptr_r_reg[4]_0 ;
  output \rdptr_r_reg[5]_0 ;
  output \rdptr_r_reg[8]_0 ;
  output \rdptr_r_reg[7]_0 ;
  output \rdptr_r_reg[6]_0 ;
  output \rdptr_r_reg[9]_0 ;
  output [6:0]D;
  output \nr_rdline_r_reg[1] ;
  output \nr_rdline_r_reg[1]_0 ;
  output \nr_rdline_r_reg[1]_1 ;
  output [21:0]data_o;
  output [7:0]Q;
  output \rdptr_r_reg[9]_1 ;
  output \rdptr_r_reg[9]_2 ;
  output \rdptr_r_reg[9]_3 ;
  output \rdptr_r_reg[9]_4 ;
  output \rdptr_r_reg[9]_5 ;
  output \rdptr_r_reg[9]_6 ;
  output \rdptr_r_reg[9]_7 ;
  output \rdptr_r_reg[9]_8 ;
  output \rdptr_r_reg[7]_1 ;
  output \rdptr_r_reg[7]_2 ;
  output \rdptr_r_reg[7]_3 ;
  output \rdptr_r_reg[7]_4 ;
  output \rdptr_r_reg[7]_5 ;
  output \rdptr_r_reg[7]_6 ;
  output \rdptr_r_reg[7]_7 ;
  output \rdptr_r_reg[7]_8 ;
  output \rdptr_r_reg[7]_9 ;
  output \rdptr_r_reg[7]_10 ;
  output \rdptr_r_reg[7]_11 ;
  output \rdptr_r_reg[7]_12 ;
  output \rdptr_r_reg[7]_13 ;
  output \rdptr_r_reg[7]_14 ;
  output \rdptr_r_reg[7]_15 ;
  output \rdptr_r_reg[7]_16 ;
  input [2:0]rdptr_r1_carry__0_0;
  input [1:0]rdptr_r1_carry__0_1;
  input [0:0]\rdptr_r_reg[0]_rep_0 ;
  input [2:0]wrptr_r1_carry__0_0;
  input [1:0]wrptr_r1_carry__0_1;
  input [0:0]\wrptr_r_reg[0]_0 ;
  input clk_i;
  input rst_i;
  input [7:0]data_o0;
  input \sumresv_r_reg[-1111111111] ;
  input [1:0]nr_rdline_r;
  input \sumresv_r_reg[-1111111111]_0 ;
  input \sumresv_r_reg[-1111111110] ;
  input \sumresv_r_reg[-1111111110]_0 ;
  input \sumresv_r_reg[-1111111109] ;
  input \sumresv_r_reg[-1111111109]_0 ;
  input \sumresv_r_reg[-1111111108] ;
  input \sumresv_r_reg[-1111111108]_0 ;
  input \sumresv_r_reg[-1111111107] ;
  input \sumresv_r_reg[-1111111107]_0 ;
  input \sumresv_r_reg[-1111111106] ;
  input \sumresv_r_reg[-1111111106]_0 ;
  input \sumresv_r_reg[-1111111105] ;
  input \sumresv_r_reg[-1111111105]_0 ;
  input \sumresv_r_reg[-1111111104] ;
  input \sumresv_r_reg[-1111111104]_0 ;
  input [7:0]data_o01_out;
  input \multiresv_r_reg[1][1] ;
  input \multiresv_r_reg[1][1]_0 ;
  input \multiresv_r_reg[1][2] ;
  input \multiresv_r_reg[1][2]_0 ;
  input \multiresv_r_reg[1][3] ;
  input \multiresv_r_reg[1][3]_0 ;
  input \multiresv_r_reg[1][4] ;
  input \multiresv_r_reg[1][4]_0 ;
  input \multiresv_r_reg[1][5] ;
  input \multiresv_r_reg[1][5]_0 ;
  input \multiresv_r_reg[1][6] ;
  input \multiresv_r_reg[1][6]_0 ;
  input \multiresv_r_reg[1][7] ;
  input \multiresv_r_reg[1][7]_0 ;
  input \multiresv_r_reg[1][8] ;
  input \multiresv_r_reg[1][8]_0 ;
  input [7:0]data_o03_out;
  input \sumresh_r_nxt[-1111111111]__4 ;
  input \sumresh_r_nxt[-1111111111]__4_0 ;
  input \sumresh_r_nxt[-1111111110]__4 ;
  input \sumresh_r_nxt[-1111111110]__4_0 ;
  input \sumresh_r_nxt[-1111111109]__4 ;
  input \sumresh_r_nxt[-1111111109]__4_0 ;
  input \sumresh_r_nxt[-1111111108]__4 ;
  input \sumresh_r_nxt[-1111111108]__4_0 ;
  input \sumresh_r_nxt[-1111111107]__4 ;
  input \sumresh_r_nxt[-1111111107]__4_0 ;
  input \sumresh_r_nxt[-1111111106]__4 ;
  input \sumresh_r_nxt[-1111111106]__4_0 ;
  input \sumresh_r_nxt[-1111111105]__4 ;
  input \sumresh_r_nxt[-1111111105]__4_0 ;
  input \sumresh_r_nxt[-1111111104]__4 ;
  input \sumresh_r_nxt[-1111111104]__4_0 ;
  input [1:0]rdptr_r1_carry_0;
  input rdptr_r1_carry_1;
  input rdptr_r1_carry_2;
  input rdptr_r1_carry__0_2;
  input rdptr_r1_carry__0_3;
  input wrptr_r1_carry_0;
  input wrptr_r1_carry_1;
  input wrptr_r1_carry__0_2;
  input wrptr_r1_carry__0_3;
  input \rdptr_r_reg[0]_rep_1 ;
  input graydata_valid;
  input [1:0]nr_wrline_r;
  input [7:0]\sumresv_r[-1111111104]_i_17_0 ;
  input \multiresv_r[1][3]_i_18_0 ;
  input \multiresv_r[1][3]_i_18_1 ;
  input \multiresv_r[1][3]_i_18_2 ;
  input \multiresv_r[1][6]_i_18_0 ;
  input \multiresv_r[1][6]_i_18_1 ;
  input \multiresv_r[1][6]_i_18_2 ;
  input \multiresv_r[1][8]_i_6_0 ;
  input \multiresv_r[1][8]_i_6_1 ;
  input [7:0]graydata_o;

  wire [6:0]D;
  wire [7:0]Q;
  wire clk_i;
  wire [21:0]data_o;
  wire [7:0]data_o0;
  wire [7:0]data_o01_out;
  wire [7:0]data_o03_out;
  wire [7:0]graydata_o;
  wire graydata_valid;
  wire line_r_reg_r1_0_63_0_2_i_1__1_n_0;
  wire line_r_reg_r1_0_63_0_2_n_0;
  wire line_r_reg_r1_0_63_0_2_n_1;
  wire line_r_reg_r1_0_63_0_2_n_2;
  wire line_r_reg_r1_0_63_3_5_n_0;
  wire line_r_reg_r1_0_63_3_5_n_1;
  wire line_r_reg_r1_0_63_3_5_n_2;
  wire line_r_reg_r1_0_63_6_7_n_0;
  wire line_r_reg_r1_0_63_6_7_n_1;
  wire line_r_reg_r1_128_191_0_2_i_1__1_n_0;
  wire line_r_reg_r1_128_191_0_2_n_0;
  wire line_r_reg_r1_128_191_0_2_n_1;
  wire line_r_reg_r1_128_191_0_2_n_2;
  wire line_r_reg_r1_128_191_3_5_n_0;
  wire line_r_reg_r1_128_191_3_5_n_1;
  wire line_r_reg_r1_128_191_3_5_n_2;
  wire line_r_reg_r1_128_191_6_7_n_0;
  wire line_r_reg_r1_128_191_6_7_n_1;
  wire line_r_reg_r1_192_255_0_2_i_1__1_n_0;
  wire line_r_reg_r1_192_255_0_2_n_0;
  wire line_r_reg_r1_192_255_0_2_n_1;
  wire line_r_reg_r1_192_255_0_2_n_2;
  wire line_r_reg_r1_192_255_3_5_n_0;
  wire line_r_reg_r1_192_255_3_5_n_1;
  wire line_r_reg_r1_192_255_3_5_n_2;
  wire line_r_reg_r1_192_255_6_7_n_0;
  wire line_r_reg_r1_192_255_6_7_n_1;
  wire line_r_reg_r1_256_319_0_2_i_1__1_n_0;
  wire line_r_reg_r1_256_319_0_2_n_0;
  wire line_r_reg_r1_256_319_0_2_n_1;
  wire line_r_reg_r1_256_319_0_2_n_2;
  wire line_r_reg_r1_256_319_3_5_n_0;
  wire line_r_reg_r1_256_319_3_5_n_1;
  wire line_r_reg_r1_256_319_3_5_n_2;
  wire line_r_reg_r1_256_319_6_7_n_0;
  wire line_r_reg_r1_256_319_6_7_n_1;
  wire line_r_reg_r1_320_383_0_2_i_1__1_n_0;
  wire line_r_reg_r1_320_383_0_2_n_0;
  wire line_r_reg_r1_320_383_0_2_n_1;
  wire line_r_reg_r1_320_383_0_2_n_2;
  wire line_r_reg_r1_320_383_3_5_n_0;
  wire line_r_reg_r1_320_383_3_5_n_1;
  wire line_r_reg_r1_320_383_3_5_n_2;
  wire line_r_reg_r1_320_383_6_7_n_0;
  wire line_r_reg_r1_320_383_6_7_n_1;
  wire line_r_reg_r1_384_447_0_2_i_1__1_n_0;
  wire line_r_reg_r1_384_447_0_2_n_0;
  wire line_r_reg_r1_384_447_0_2_n_1;
  wire line_r_reg_r1_384_447_0_2_n_2;
  wire line_r_reg_r1_384_447_3_5_n_0;
  wire line_r_reg_r1_384_447_3_5_n_1;
  wire line_r_reg_r1_384_447_3_5_n_2;
  wire line_r_reg_r1_384_447_6_7_n_0;
  wire line_r_reg_r1_384_447_6_7_n_1;
  wire line_r_reg_r1_448_511_0_2_i_1__1_n_0;
  wire line_r_reg_r1_448_511_0_2_n_0;
  wire line_r_reg_r1_448_511_0_2_n_1;
  wire line_r_reg_r1_448_511_0_2_n_2;
  wire line_r_reg_r1_448_511_3_5_n_0;
  wire line_r_reg_r1_448_511_3_5_n_1;
  wire line_r_reg_r1_448_511_3_5_n_2;
  wire line_r_reg_r1_448_511_6_7_n_0;
  wire line_r_reg_r1_448_511_6_7_n_1;
  wire line_r_reg_r1_512_575_0_2_i_1__1_n_0;
  wire line_r_reg_r1_512_575_0_2_n_0;
  wire line_r_reg_r1_512_575_0_2_n_1;
  wire line_r_reg_r1_512_575_0_2_n_2;
  wire line_r_reg_r1_512_575_3_5_n_0;
  wire line_r_reg_r1_512_575_3_5_n_1;
  wire line_r_reg_r1_512_575_3_5_n_2;
  wire line_r_reg_r1_512_575_6_7_n_0;
  wire line_r_reg_r1_512_575_6_7_n_1;
  wire line_r_reg_r1_576_639_0_2_i_1__1_n_0;
  wire line_r_reg_r1_576_639_0_2_n_0;
  wire line_r_reg_r1_576_639_0_2_n_1;
  wire line_r_reg_r1_576_639_0_2_n_2;
  wire line_r_reg_r1_576_639_3_5_n_0;
  wire line_r_reg_r1_576_639_3_5_n_1;
  wire line_r_reg_r1_576_639_3_5_n_2;
  wire line_r_reg_r1_576_639_6_7_n_0;
  wire line_r_reg_r1_576_639_6_7_n_1;
  wire line_r_reg_r1_640_703_0_2_i_1__1_n_0;
  wire line_r_reg_r1_640_703_0_2_n_0;
  wire line_r_reg_r1_640_703_0_2_n_1;
  wire line_r_reg_r1_640_703_0_2_n_2;
  wire line_r_reg_r1_640_703_3_5_n_0;
  wire line_r_reg_r1_640_703_3_5_n_1;
  wire line_r_reg_r1_640_703_3_5_n_2;
  wire line_r_reg_r1_640_703_6_7_n_0;
  wire line_r_reg_r1_640_703_6_7_n_1;
  wire line_r_reg_r1_64_127_0_2_i_1__1_n_0;
  wire line_r_reg_r1_64_127_0_2_n_0;
  wire line_r_reg_r1_64_127_0_2_n_1;
  wire line_r_reg_r1_64_127_0_2_n_2;
  wire line_r_reg_r1_64_127_3_5_n_0;
  wire line_r_reg_r1_64_127_3_5_n_1;
  wire line_r_reg_r1_64_127_3_5_n_2;
  wire line_r_reg_r1_64_127_6_7_n_0;
  wire line_r_reg_r1_64_127_6_7_n_1;
  wire line_r_reg_r1_704_767_0_2_i_1__1_n_0;
  wire line_r_reg_r1_704_767_0_2_n_0;
  wire line_r_reg_r1_704_767_0_2_n_1;
  wire line_r_reg_r1_704_767_0_2_n_2;
  wire line_r_reg_r1_704_767_3_5_n_0;
  wire line_r_reg_r1_704_767_3_5_n_1;
  wire line_r_reg_r1_704_767_3_5_n_2;
  wire line_r_reg_r1_704_767_6_7_n_0;
  wire line_r_reg_r1_704_767_6_7_n_1;
  wire line_r_reg_r1_768_831_0_2_i_1__1_n_0;
  wire line_r_reg_r1_768_831_0_2_n_0;
  wire line_r_reg_r1_768_831_0_2_n_1;
  wire line_r_reg_r1_768_831_0_2_n_2;
  wire line_r_reg_r1_768_831_3_5_n_0;
  wire line_r_reg_r1_768_831_3_5_n_1;
  wire line_r_reg_r1_768_831_3_5_n_2;
  wire line_r_reg_r1_768_831_6_7_n_0;
  wire line_r_reg_r1_768_831_6_7_n_1;
  wire line_r_reg_r1_832_895_0_2_i_1__1_n_0;
  wire line_r_reg_r1_832_895_0_2_n_0;
  wire line_r_reg_r1_832_895_0_2_n_1;
  wire line_r_reg_r1_832_895_0_2_n_2;
  wire line_r_reg_r1_832_895_3_5_n_0;
  wire line_r_reg_r1_832_895_3_5_n_1;
  wire line_r_reg_r1_832_895_3_5_n_2;
  wire line_r_reg_r1_832_895_6_7_n_0;
  wire line_r_reg_r1_832_895_6_7_n_1;
  wire line_r_reg_r1_896_959_0_2_i_1__1_n_0;
  wire line_r_reg_r1_896_959_0_2_n_0;
  wire line_r_reg_r1_896_959_0_2_n_1;
  wire line_r_reg_r1_896_959_0_2_n_2;
  wire line_r_reg_r1_896_959_3_5_n_0;
  wire line_r_reg_r1_896_959_3_5_n_1;
  wire line_r_reg_r1_896_959_3_5_n_2;
  wire line_r_reg_r1_896_959_6_7_n_0;
  wire line_r_reg_r1_896_959_6_7_n_1;
  wire line_r_reg_r1_960_1023_0_2_i_1__1_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_1;
  wire line_r_reg_r1_960_1023_0_2_n_2;
  wire line_r_reg_r1_960_1023_3_5_n_0;
  wire line_r_reg_r1_960_1023_3_5_n_1;
  wire line_r_reg_r1_960_1023_3_5_n_2;
  wire line_r_reg_r1_960_1023_6_7_n_0;
  wire line_r_reg_r1_960_1023_6_7_n_1;
  wire line_r_reg_r2_0_63_0_2_i_1_n_0;
  wire line_r_reg_r2_0_63_0_2_i_2_n_0;
  wire line_r_reg_r2_0_63_0_2_i_3_n_0;
  wire line_r_reg_r2_0_63_0_2_i_4_n_0;
  wire line_r_reg_r2_0_63_0_2_i_5_n_0;
  wire line_r_reg_r2_0_63_0_2_i_6_n_0;
  wire line_r_reg_r2_0_63_0_2_n_0;
  wire line_r_reg_r2_0_63_0_2_n_1;
  wire line_r_reg_r2_0_63_0_2_n_2;
  wire line_r_reg_r2_0_63_3_5_n_0;
  wire line_r_reg_r2_0_63_3_5_n_1;
  wire line_r_reg_r2_0_63_3_5_n_2;
  wire line_r_reg_r2_0_63_6_7_n_0;
  wire line_r_reg_r2_0_63_6_7_n_1;
  wire line_r_reg_r2_128_191_0_2_n_0;
  wire line_r_reg_r2_128_191_0_2_n_1;
  wire line_r_reg_r2_128_191_0_2_n_2;
  wire line_r_reg_r2_128_191_3_5_n_0;
  wire line_r_reg_r2_128_191_3_5_n_1;
  wire line_r_reg_r2_128_191_3_5_n_2;
  wire line_r_reg_r2_128_191_6_7_n_0;
  wire line_r_reg_r2_128_191_6_7_n_1;
  wire line_r_reg_r2_192_255_0_2_n_0;
  wire line_r_reg_r2_192_255_0_2_n_1;
  wire line_r_reg_r2_192_255_0_2_n_2;
  wire line_r_reg_r2_192_255_3_5_n_0;
  wire line_r_reg_r2_192_255_3_5_n_1;
  wire line_r_reg_r2_192_255_3_5_n_2;
  wire line_r_reg_r2_192_255_6_7_n_0;
  wire line_r_reg_r2_192_255_6_7_n_1;
  wire line_r_reg_r2_256_319_0_2_n_0;
  wire line_r_reg_r2_256_319_0_2_n_1;
  wire line_r_reg_r2_256_319_0_2_n_2;
  wire line_r_reg_r2_256_319_3_5_n_0;
  wire line_r_reg_r2_256_319_3_5_n_1;
  wire line_r_reg_r2_256_319_3_5_n_2;
  wire line_r_reg_r2_256_319_6_7_n_0;
  wire line_r_reg_r2_256_319_6_7_n_1;
  wire line_r_reg_r2_320_383_0_2_n_0;
  wire line_r_reg_r2_320_383_0_2_n_1;
  wire line_r_reg_r2_320_383_0_2_n_2;
  wire line_r_reg_r2_320_383_3_5_n_0;
  wire line_r_reg_r2_320_383_3_5_n_1;
  wire line_r_reg_r2_320_383_3_5_n_2;
  wire line_r_reg_r2_320_383_6_7_n_0;
  wire line_r_reg_r2_320_383_6_7_n_1;
  wire line_r_reg_r2_384_447_0_2_n_0;
  wire line_r_reg_r2_384_447_0_2_n_1;
  wire line_r_reg_r2_384_447_0_2_n_2;
  wire line_r_reg_r2_384_447_3_5_n_0;
  wire line_r_reg_r2_384_447_3_5_n_1;
  wire line_r_reg_r2_384_447_3_5_n_2;
  wire line_r_reg_r2_384_447_6_7_n_0;
  wire line_r_reg_r2_384_447_6_7_n_1;
  wire line_r_reg_r2_448_511_0_2_n_0;
  wire line_r_reg_r2_448_511_0_2_n_1;
  wire line_r_reg_r2_448_511_0_2_n_2;
  wire line_r_reg_r2_448_511_3_5_n_0;
  wire line_r_reg_r2_448_511_3_5_n_1;
  wire line_r_reg_r2_448_511_3_5_n_2;
  wire line_r_reg_r2_448_511_6_7_n_0;
  wire line_r_reg_r2_448_511_6_7_n_1;
  wire line_r_reg_r2_512_575_0_2_n_0;
  wire line_r_reg_r2_512_575_0_2_n_1;
  wire line_r_reg_r2_512_575_0_2_n_2;
  wire line_r_reg_r2_512_575_3_5_n_0;
  wire line_r_reg_r2_512_575_3_5_n_1;
  wire line_r_reg_r2_512_575_3_5_n_2;
  wire line_r_reg_r2_512_575_6_7_n_0;
  wire line_r_reg_r2_512_575_6_7_n_1;
  wire line_r_reg_r2_576_639_0_2_n_0;
  wire line_r_reg_r2_576_639_0_2_n_1;
  wire line_r_reg_r2_576_639_0_2_n_2;
  wire line_r_reg_r2_576_639_3_5_n_0;
  wire line_r_reg_r2_576_639_3_5_n_1;
  wire line_r_reg_r2_576_639_3_5_n_2;
  wire line_r_reg_r2_576_639_6_7_n_0;
  wire line_r_reg_r2_576_639_6_7_n_1;
  wire line_r_reg_r2_640_703_0_2_n_0;
  wire line_r_reg_r2_640_703_0_2_n_1;
  wire line_r_reg_r2_640_703_0_2_n_2;
  wire line_r_reg_r2_640_703_3_5_n_0;
  wire line_r_reg_r2_640_703_3_5_n_1;
  wire line_r_reg_r2_640_703_3_5_n_2;
  wire line_r_reg_r2_640_703_6_7_n_0;
  wire line_r_reg_r2_640_703_6_7_n_1;
  wire line_r_reg_r2_64_127_0_2_n_0;
  wire line_r_reg_r2_64_127_0_2_n_1;
  wire line_r_reg_r2_64_127_0_2_n_2;
  wire line_r_reg_r2_64_127_3_5_n_0;
  wire line_r_reg_r2_64_127_3_5_n_1;
  wire line_r_reg_r2_64_127_3_5_n_2;
  wire line_r_reg_r2_64_127_6_7_n_0;
  wire line_r_reg_r2_64_127_6_7_n_1;
  wire line_r_reg_r2_704_767_0_2_n_0;
  wire line_r_reg_r2_704_767_0_2_n_1;
  wire line_r_reg_r2_704_767_0_2_n_2;
  wire line_r_reg_r2_704_767_3_5_n_0;
  wire line_r_reg_r2_704_767_3_5_n_1;
  wire line_r_reg_r2_704_767_3_5_n_2;
  wire line_r_reg_r2_704_767_6_7_n_0;
  wire line_r_reg_r2_704_767_6_7_n_1;
  wire line_r_reg_r2_768_831_0_2_n_0;
  wire line_r_reg_r2_768_831_0_2_n_1;
  wire line_r_reg_r2_768_831_0_2_n_2;
  wire line_r_reg_r2_768_831_3_5_n_0;
  wire line_r_reg_r2_768_831_3_5_n_1;
  wire line_r_reg_r2_768_831_3_5_n_2;
  wire line_r_reg_r2_768_831_6_7_n_0;
  wire line_r_reg_r2_768_831_6_7_n_1;
  wire line_r_reg_r2_832_895_0_2_n_0;
  wire line_r_reg_r2_832_895_0_2_n_1;
  wire line_r_reg_r2_832_895_0_2_n_2;
  wire line_r_reg_r2_832_895_3_5_n_0;
  wire line_r_reg_r2_832_895_3_5_n_1;
  wire line_r_reg_r2_832_895_3_5_n_2;
  wire line_r_reg_r2_832_895_6_7_n_0;
  wire line_r_reg_r2_832_895_6_7_n_1;
  wire line_r_reg_r2_896_959_0_2_n_0;
  wire line_r_reg_r2_896_959_0_2_n_1;
  wire line_r_reg_r2_896_959_0_2_n_2;
  wire line_r_reg_r2_896_959_3_5_n_0;
  wire line_r_reg_r2_896_959_3_5_n_1;
  wire line_r_reg_r2_896_959_3_5_n_2;
  wire line_r_reg_r2_896_959_6_7_n_0;
  wire line_r_reg_r2_896_959_6_7_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_0;
  wire line_r_reg_r2_960_1023_0_2_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_2;
  wire line_r_reg_r2_960_1023_3_5_n_0;
  wire line_r_reg_r2_960_1023_3_5_n_1;
  wire line_r_reg_r2_960_1023_3_5_n_2;
  wire line_r_reg_r2_960_1023_6_7_n_0;
  wire line_r_reg_r2_960_1023_6_7_n_1;
  wire line_r_reg_r3_0_63_0_2_i_1__1_n_0;
  wire line_r_reg_r3_0_63_0_2_i_2__1_n_0;
  wire line_r_reg_r3_0_63_0_2_i_3__1_n_0;
  wire line_r_reg_r3_0_63_0_2_i_4__1_n_0;
  wire line_r_reg_r3_0_63_0_2_i_5__1_n_0;
  wire line_r_reg_r3_0_63_0_2_n_0;
  wire line_r_reg_r3_0_63_0_2_n_1;
  wire line_r_reg_r3_0_63_0_2_n_2;
  wire line_r_reg_r3_0_63_3_5_n_0;
  wire line_r_reg_r3_0_63_3_5_n_1;
  wire line_r_reg_r3_0_63_3_5_n_2;
  wire line_r_reg_r3_0_63_6_7_n_0;
  wire line_r_reg_r3_0_63_6_7_n_1;
  wire line_r_reg_r3_128_191_0_2_n_0;
  wire line_r_reg_r3_128_191_0_2_n_1;
  wire line_r_reg_r3_128_191_0_2_n_2;
  wire line_r_reg_r3_128_191_3_5_n_0;
  wire line_r_reg_r3_128_191_3_5_n_1;
  wire line_r_reg_r3_128_191_3_5_n_2;
  wire line_r_reg_r3_128_191_6_7_n_0;
  wire line_r_reg_r3_128_191_6_7_n_1;
  wire line_r_reg_r3_192_255_0_2_n_0;
  wire line_r_reg_r3_192_255_0_2_n_1;
  wire line_r_reg_r3_192_255_0_2_n_2;
  wire line_r_reg_r3_192_255_3_5_n_0;
  wire line_r_reg_r3_192_255_3_5_n_1;
  wire line_r_reg_r3_192_255_3_5_n_2;
  wire line_r_reg_r3_192_255_6_7_n_0;
  wire line_r_reg_r3_192_255_6_7_n_1;
  wire line_r_reg_r3_256_319_0_2_n_0;
  wire line_r_reg_r3_256_319_0_2_n_1;
  wire line_r_reg_r3_256_319_0_2_n_2;
  wire line_r_reg_r3_256_319_3_5_n_0;
  wire line_r_reg_r3_256_319_3_5_n_1;
  wire line_r_reg_r3_256_319_3_5_n_2;
  wire line_r_reg_r3_256_319_6_7_n_0;
  wire line_r_reg_r3_256_319_6_7_n_1;
  wire line_r_reg_r3_320_383_0_2_n_0;
  wire line_r_reg_r3_320_383_0_2_n_1;
  wire line_r_reg_r3_320_383_0_2_n_2;
  wire line_r_reg_r3_320_383_3_5_n_0;
  wire line_r_reg_r3_320_383_3_5_n_1;
  wire line_r_reg_r3_320_383_3_5_n_2;
  wire line_r_reg_r3_320_383_6_7_n_0;
  wire line_r_reg_r3_320_383_6_7_n_1;
  wire line_r_reg_r3_384_447_0_2_n_0;
  wire line_r_reg_r3_384_447_0_2_n_1;
  wire line_r_reg_r3_384_447_0_2_n_2;
  wire line_r_reg_r3_384_447_3_5_n_0;
  wire line_r_reg_r3_384_447_3_5_n_1;
  wire line_r_reg_r3_384_447_3_5_n_2;
  wire line_r_reg_r3_384_447_6_7_n_0;
  wire line_r_reg_r3_384_447_6_7_n_1;
  wire line_r_reg_r3_448_511_0_2_n_0;
  wire line_r_reg_r3_448_511_0_2_n_1;
  wire line_r_reg_r3_448_511_0_2_n_2;
  wire line_r_reg_r3_448_511_3_5_n_0;
  wire line_r_reg_r3_448_511_3_5_n_1;
  wire line_r_reg_r3_448_511_3_5_n_2;
  wire line_r_reg_r3_448_511_6_7_n_0;
  wire line_r_reg_r3_448_511_6_7_n_1;
  wire line_r_reg_r3_512_575_0_2_n_0;
  wire line_r_reg_r3_512_575_0_2_n_1;
  wire line_r_reg_r3_512_575_0_2_n_2;
  wire line_r_reg_r3_512_575_3_5_n_0;
  wire line_r_reg_r3_512_575_3_5_n_1;
  wire line_r_reg_r3_512_575_3_5_n_2;
  wire line_r_reg_r3_512_575_6_7_n_0;
  wire line_r_reg_r3_512_575_6_7_n_1;
  wire line_r_reg_r3_576_639_0_2_n_0;
  wire line_r_reg_r3_576_639_0_2_n_1;
  wire line_r_reg_r3_576_639_0_2_n_2;
  wire line_r_reg_r3_576_639_3_5_n_0;
  wire line_r_reg_r3_576_639_3_5_n_1;
  wire line_r_reg_r3_576_639_3_5_n_2;
  wire line_r_reg_r3_576_639_6_7_n_0;
  wire line_r_reg_r3_576_639_6_7_n_1;
  wire line_r_reg_r3_640_703_0_2_n_0;
  wire line_r_reg_r3_640_703_0_2_n_1;
  wire line_r_reg_r3_640_703_0_2_n_2;
  wire line_r_reg_r3_640_703_3_5_n_0;
  wire line_r_reg_r3_640_703_3_5_n_1;
  wire line_r_reg_r3_640_703_3_5_n_2;
  wire line_r_reg_r3_640_703_6_7_n_0;
  wire line_r_reg_r3_640_703_6_7_n_1;
  wire line_r_reg_r3_64_127_0_2_n_0;
  wire line_r_reg_r3_64_127_0_2_n_1;
  wire line_r_reg_r3_64_127_0_2_n_2;
  wire line_r_reg_r3_64_127_3_5_n_0;
  wire line_r_reg_r3_64_127_3_5_n_1;
  wire line_r_reg_r3_64_127_3_5_n_2;
  wire line_r_reg_r3_64_127_6_7_n_0;
  wire line_r_reg_r3_64_127_6_7_n_1;
  wire line_r_reg_r3_704_767_0_2_n_0;
  wire line_r_reg_r3_704_767_0_2_n_1;
  wire line_r_reg_r3_704_767_0_2_n_2;
  wire line_r_reg_r3_704_767_3_5_n_0;
  wire line_r_reg_r3_704_767_3_5_n_1;
  wire line_r_reg_r3_704_767_3_5_n_2;
  wire line_r_reg_r3_704_767_6_7_n_0;
  wire line_r_reg_r3_704_767_6_7_n_1;
  wire line_r_reg_r3_768_831_0_2_n_0;
  wire line_r_reg_r3_768_831_0_2_n_1;
  wire line_r_reg_r3_768_831_0_2_n_2;
  wire line_r_reg_r3_768_831_3_5_n_0;
  wire line_r_reg_r3_768_831_3_5_n_1;
  wire line_r_reg_r3_768_831_3_5_n_2;
  wire line_r_reg_r3_768_831_6_7_n_0;
  wire line_r_reg_r3_768_831_6_7_n_1;
  wire line_r_reg_r3_832_895_0_2_n_0;
  wire line_r_reg_r3_832_895_0_2_n_1;
  wire line_r_reg_r3_832_895_0_2_n_2;
  wire line_r_reg_r3_832_895_3_5_n_0;
  wire line_r_reg_r3_832_895_3_5_n_1;
  wire line_r_reg_r3_832_895_3_5_n_2;
  wire line_r_reg_r3_832_895_6_7_n_0;
  wire line_r_reg_r3_832_895_6_7_n_1;
  wire line_r_reg_r3_896_959_0_2_n_0;
  wire line_r_reg_r3_896_959_0_2_n_1;
  wire line_r_reg_r3_896_959_0_2_n_2;
  wire line_r_reg_r3_896_959_3_5_n_0;
  wire line_r_reg_r3_896_959_3_5_n_1;
  wire line_r_reg_r3_896_959_3_5_n_2;
  wire line_r_reg_r3_896_959_6_7_n_0;
  wire line_r_reg_r3_896_959_6_7_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_0;
  wire line_r_reg_r3_960_1023_0_2_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_2;
  wire line_r_reg_r3_960_1023_3_5_n_0;
  wire line_r_reg_r3_960_1023_3_5_n_1;
  wire line_r_reg_r3_960_1023_3_5_n_2;
  wire line_r_reg_r3_960_1023_6_7_n_0;
  wire line_r_reg_r3_960_1023_6_7_n_1;
  wire \multiresh_r[3][1]_i_22_n_0 ;
  wire \multiresh_r[3][1]_i_23_n_0 ;
  wire \multiresh_r[3][1]_i_24_n_0 ;
  wire \multiresh_r[3][1]_i_25_n_0 ;
  wire \multiresh_r[3][1]_i_26_n_0 ;
  wire \multiresh_r[3][1]_i_27_n_0 ;
  wire \multiresh_r[3][1]_i_28_n_0 ;
  wire \multiresh_r[3][1]_i_29_n_0 ;
  wire \multiresh_r[3][1]_i_8_n_0 ;
  wire \multiresh_r[3][1]_i_9_n_0 ;
  wire \multiresv_r[1][2]_i_14_n_0 ;
  wire \multiresv_r[1][2]_i_15_n_0 ;
  wire \multiresv_r[1][2]_i_16_n_0 ;
  wire \multiresv_r[1][2]_i_17_n_0 ;
  wire \multiresv_r[1][2]_i_18_n_0 ;
  wire \multiresv_r[1][2]_i_19_n_0 ;
  wire \multiresv_r[1][2]_i_20_n_0 ;
  wire \multiresv_r[1][2]_i_21_n_0 ;
  wire \multiresv_r[1][2]_i_6_n_0 ;
  wire \multiresv_r[1][2]_i_7_n_0 ;
  wire \multiresv_r[1][3]_i_14_n_0 ;
  wire \multiresv_r[1][3]_i_15_n_0 ;
  wire \multiresv_r[1][3]_i_16_n_0 ;
  wire \multiresv_r[1][3]_i_17_n_0 ;
  wire \multiresv_r[1][3]_i_18_0 ;
  wire \multiresv_r[1][3]_i_18_1 ;
  wire \multiresv_r[1][3]_i_18_2 ;
  wire \multiresv_r[1][3]_i_18_n_0 ;
  wire \multiresv_r[1][3]_i_19_n_0 ;
  wire \multiresv_r[1][3]_i_20_n_0 ;
  wire \multiresv_r[1][3]_i_21_n_0 ;
  wire \multiresv_r[1][3]_i_6_n_0 ;
  wire \multiresv_r[1][3]_i_7_n_0 ;
  wire \multiresv_r[1][4]_i_14_n_0 ;
  wire \multiresv_r[1][4]_i_15_n_0 ;
  wire \multiresv_r[1][4]_i_16_n_0 ;
  wire \multiresv_r[1][4]_i_17_n_0 ;
  wire \multiresv_r[1][4]_i_18_n_0 ;
  wire \multiresv_r[1][4]_i_19_n_0 ;
  wire \multiresv_r[1][4]_i_20_n_0 ;
  wire \multiresv_r[1][4]_i_21_n_0 ;
  wire \multiresv_r[1][4]_i_6_n_0 ;
  wire \multiresv_r[1][4]_i_7_n_0 ;
  wire \multiresv_r[1][5]_i_14_n_0 ;
  wire \multiresv_r[1][5]_i_15_n_0 ;
  wire \multiresv_r[1][5]_i_16_n_0 ;
  wire \multiresv_r[1][5]_i_17_n_0 ;
  wire \multiresv_r[1][5]_i_18_n_0 ;
  wire \multiresv_r[1][5]_i_19_n_0 ;
  wire \multiresv_r[1][5]_i_20_n_0 ;
  wire \multiresv_r[1][5]_i_21_n_0 ;
  wire \multiresv_r[1][5]_i_6_n_0 ;
  wire \multiresv_r[1][5]_i_7_n_0 ;
  wire \multiresv_r[1][6]_i_14_n_0 ;
  wire \multiresv_r[1][6]_i_15_n_0 ;
  wire \multiresv_r[1][6]_i_16_n_0 ;
  wire \multiresv_r[1][6]_i_17_n_0 ;
  wire \multiresv_r[1][6]_i_18_0 ;
  wire \multiresv_r[1][6]_i_18_1 ;
  wire \multiresv_r[1][6]_i_18_2 ;
  wire \multiresv_r[1][6]_i_18_n_0 ;
  wire \multiresv_r[1][6]_i_19_n_0 ;
  wire \multiresv_r[1][6]_i_20_n_0 ;
  wire \multiresv_r[1][6]_i_21_n_0 ;
  wire \multiresv_r[1][6]_i_6_n_0 ;
  wire \multiresv_r[1][6]_i_7_n_0 ;
  wire \multiresv_r[1][7]_i_6_n_0 ;
  wire \multiresv_r[1][7]_i_7_n_0 ;
  wire \multiresv_r[1][7]_i_8_n_0 ;
  wire \multiresv_r[1][7]_i_9_n_0 ;
  wire \multiresv_r[1][8]_i_6_0 ;
  wire \multiresv_r[1][8]_i_6_1 ;
  wire \multiresv_r[1][8]_i_6_n_0 ;
  wire \multiresv_r[1][8]_i_7_n_0 ;
  wire \multiresv_r[1][8]_i_8_n_0 ;
  wire \multiresv_r[1][8]_i_9_n_0 ;
  wire \multiresv_r[7][1]_i_10_n_0 ;
  wire \multiresv_r[7][1]_i_11_n_0 ;
  wire \multiresv_r[7][1]_i_30_n_0 ;
  wire \multiresv_r[7][1]_i_31_n_0 ;
  wire \multiresv_r[7][1]_i_32_n_0 ;
  wire \multiresv_r[7][1]_i_33_n_0 ;
  wire \multiresv_r[7][1]_i_34_n_0 ;
  wire \multiresv_r[7][1]_i_35_n_0 ;
  wire \multiresv_r[7][1]_i_36_n_0 ;
  wire \multiresv_r[7][1]_i_37_n_0 ;
  wire \multiresv_r_reg[1][1] ;
  wire \multiresv_r_reg[1][1]_0 ;
  wire \multiresv_r_reg[1][2] ;
  wire \multiresv_r_reg[1][2]_0 ;
  wire \multiresv_r_reg[1][3] ;
  wire \multiresv_r_reg[1][3]_0 ;
  wire \multiresv_r_reg[1][4] ;
  wire \multiresv_r_reg[1][4]_0 ;
  wire \multiresv_r_reg[1][5] ;
  wire \multiresv_r_reg[1][5]_0 ;
  wire \multiresv_r_reg[1][6] ;
  wire \multiresv_r_reg[1][6]_0 ;
  wire \multiresv_r_reg[1][7] ;
  wire \multiresv_r_reg[1][7]_0 ;
  wire \multiresv_r_reg[1][8] ;
  wire \multiresv_r_reg[1][8]_0 ;
  wire [1:0]nr_rdline_r;
  wire \nr_rdline_r_reg[1] ;
  wire \nr_rdline_r_reg[1]_0 ;
  wire \nr_rdline_r_reg[1]_1 ;
  wire [1:0]nr_wrline_r;
  wire rd_en_i;
  wire [1:0]rdptr_r1_carry_0;
  wire rdptr_r1_carry_1;
  wire rdptr_r1_carry_2;
  wire [2:0]rdptr_r1_carry__0_0;
  wire [1:0]rdptr_r1_carry__0_1;
  wire rdptr_r1_carry__0_2;
  wire rdptr_r1_carry__0_3;
  wire rdptr_r1_carry__0_i_2__0_n_0;
  wire rdptr_r1_carry__0_n_3;
  wire rdptr_r1_carry_i_4__0_n_0;
  wire rdptr_r1_carry_i_6__0_n_0;
  wire rdptr_r1_carry_i_8__0_n_0;
  wire rdptr_r1_carry_n_0;
  wire rdptr_r1_carry_n_1;
  wire rdptr_r1_carry_n_2;
  wire rdptr_r1_carry_n_3;
  wire \rdptr_r[0]_i_2_n_0 ;
  wire \rdptr_r[0]_rep_i_1__0_n_0 ;
  wire \rdptr_r[1]_i_1_n_0 ;
  wire \rdptr_r[2]_i_1_n_0 ;
  wire \rdptr_r[3]_i_1_n_0 ;
  wire \rdptr_r[4]_i_1_n_0 ;
  wire \rdptr_r[5]_i_1_n_0 ;
  wire \rdptr_r[6]_i_1_n_0 ;
  wire \rdptr_r[6]_i_2_n_0 ;
  wire \rdptr_r[7]_i_1_n_0 ;
  wire \rdptr_r[7]_i_2_n_0 ;
  wire \rdptr_r[8]_i_1_n_0 ;
  wire \rdptr_r[8]_i_2_n_0 ;
  wire \rdptr_r[8]_i_3_n_0 ;
  wire \rdptr_r[9]_i_1_n_0 ;
  wire \rdptr_r[9]_i_2_n_0 ;
  wire [0:0]rdptr_r_reg;
  wire [0:0]\rdptr_r_reg[0]_rep_0 ;
  wire \rdptr_r_reg[0]_rep_1 ;
  wire \rdptr_r_reg[0]_rep_n_0 ;
  wire \rdptr_r_reg[2]_0 ;
  wire \rdptr_r_reg[3]_0 ;
  wire \rdptr_r_reg[4]_0 ;
  wire \rdptr_r_reg[5]_0 ;
  wire \rdptr_r_reg[6]_0 ;
  wire \rdptr_r_reg[7]_0 ;
  wire \rdptr_r_reg[7]_1 ;
  wire \rdptr_r_reg[7]_10 ;
  wire \rdptr_r_reg[7]_11 ;
  wire \rdptr_r_reg[7]_12 ;
  wire \rdptr_r_reg[7]_13 ;
  wire \rdptr_r_reg[7]_14 ;
  wire \rdptr_r_reg[7]_15 ;
  wire \rdptr_r_reg[7]_16 ;
  wire \rdptr_r_reg[7]_2 ;
  wire \rdptr_r_reg[7]_3 ;
  wire \rdptr_r_reg[7]_4 ;
  wire \rdptr_r_reg[7]_5 ;
  wire \rdptr_r_reg[7]_6 ;
  wire \rdptr_r_reg[7]_7 ;
  wire \rdptr_r_reg[7]_8 ;
  wire \rdptr_r_reg[7]_9 ;
  wire \rdptr_r_reg[8]_0 ;
  wire \rdptr_r_reg[9]_0 ;
  wire \rdptr_r_reg[9]_1 ;
  wire \rdptr_r_reg[9]_2 ;
  wire \rdptr_r_reg[9]_3 ;
  wire \rdptr_r_reg[9]_4 ;
  wire \rdptr_r_reg[9]_5 ;
  wire \rdptr_r_reg[9]_6 ;
  wire \rdptr_r_reg[9]_7 ;
  wire \rdptr_r_reg[9]_8 ;
  wire [1:1]rdptr_r_reg__0;
  wire rst_i;
  wire \sumresh_r_nxt[-1111111104]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_36_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_37_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_38_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__4 ;
  wire \sumresh_r_nxt[-1111111104]__4_0 ;
  wire \sumresh_r_nxt[-1111111104]_i_2_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__4 ;
  wire \sumresh_r_nxt[-1111111105]__4_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_30_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_31_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_32_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_33_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_34_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_35_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_36_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_37_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__4 ;
  wire \sumresh_r_nxt[-1111111106]__4_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_30_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_31_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_32_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_33_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_34_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_35_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_36_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_37_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__4 ;
  wire \sumresh_r_nxt[-1111111107]__4_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_30_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_31_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_32_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_33_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_34_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_35_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_36_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_37_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__4 ;
  wire \sumresh_r_nxt[-1111111108]__4_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_30_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_31_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_32_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_33_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_34_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_35_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_36_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_37_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__4 ;
  wire \sumresh_r_nxt[-1111111109]__4_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_30_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_31_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_32_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_33_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_34_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_35_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_36_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_37_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__4 ;
  wire \sumresh_r_nxt[-1111111110]__4_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__4 ;
  wire \sumresh_r_nxt[-1111111111]__4_0 ;
  wire \sumresv_r[-1111111104]_i_14_n_0 ;
  wire \sumresv_r[-1111111104]_i_15_n_0 ;
  wire \sumresv_r[-1111111104]_i_16_n_0 ;
  wire [7:0]\sumresv_r[-1111111104]_i_17_0 ;
  wire \sumresv_r[-1111111104]_i_17_n_0 ;
  wire \sumresv_r[-1111111105]_i_14_n_0 ;
  wire \sumresv_r[-1111111105]_i_15_n_0 ;
  wire \sumresv_r[-1111111105]_i_16_n_0 ;
  wire \sumresv_r[-1111111105]_i_17_n_0 ;
  wire \sumresv_r[-1111111106]_i_14_n_0 ;
  wire \sumresv_r[-1111111106]_i_15_n_0 ;
  wire \sumresv_r[-1111111106]_i_16_n_0 ;
  wire \sumresv_r[-1111111106]_i_17_n_0 ;
  wire \sumresv_r[-1111111107]_i_14_n_0 ;
  wire \sumresv_r[-1111111107]_i_15_n_0 ;
  wire \sumresv_r[-1111111107]_i_16_n_0 ;
  wire \sumresv_r[-1111111107]_i_17_n_0 ;
  wire \sumresv_r[-1111111108]_i_14_n_0 ;
  wire \sumresv_r[-1111111108]_i_15_n_0 ;
  wire \sumresv_r[-1111111108]_i_16_n_0 ;
  wire \sumresv_r[-1111111108]_i_17_n_0 ;
  wire \sumresv_r[-1111111109]_i_14_n_0 ;
  wire \sumresv_r[-1111111109]_i_15_n_0 ;
  wire \sumresv_r[-1111111109]_i_16_n_0 ;
  wire \sumresv_r[-1111111109]_i_17_n_0 ;
  wire \sumresv_r[-1111111110]_i_14_n_0 ;
  wire \sumresv_r[-1111111110]_i_15_n_0 ;
  wire \sumresv_r[-1111111110]_i_16_n_0 ;
  wire \sumresv_r[-1111111110]_i_17_n_0 ;
  wire \sumresv_r_reg[-1111111104] ;
  wire \sumresv_r_reg[-1111111104]_0 ;
  wire \sumresv_r_reg[-1111111104]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111104]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111105] ;
  wire \sumresv_r_reg[-1111111105]_0 ;
  wire \sumresv_r_reg[-1111111105]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111106] ;
  wire \sumresv_r_reg[-1111111106]_0 ;
  wire \sumresv_r_reg[-1111111106]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111107] ;
  wire \sumresv_r_reg[-1111111107]_0 ;
  wire \sumresv_r_reg[-1111111107]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111108] ;
  wire \sumresv_r_reg[-1111111108]_0 ;
  wire \sumresv_r_reg[-1111111108]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111109] ;
  wire \sumresv_r_reg[-1111111109]_0 ;
  wire \sumresv_r_reg[-1111111109]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111110] ;
  wire \sumresv_r_reg[-1111111110]_0 ;
  wire \sumresv_r_reg[-1111111110]_i_6_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_7_n_0 ;
  wire \sumresv_r_reg[-1111111111] ;
  wire \sumresv_r_reg[-1111111111]_0 ;
  wire wrptr_r1_carry_0;
  wire wrptr_r1_carry_1;
  wire [2:0]wrptr_r1_carry__0_0;
  wire [1:0]wrptr_r1_carry__0_1;
  wire wrptr_r1_carry__0_2;
  wire wrptr_r1_carry__0_3;
  wire wrptr_r1_carry__0_i_2__1_n_0;
  wire wrptr_r1_carry__0_n_3;
  wire wrptr_r1_carry_i_4__1_n_0;
  wire wrptr_r1_carry_i_6__1_n_0;
  wire wrptr_r1_carry_i_8__1_n_0;
  wire wrptr_r1_carry_n_0;
  wire wrptr_r1_carry_n_1;
  wire wrptr_r1_carry_n_2;
  wire wrptr_r1_carry_n_3;
  wire \wrptr_r[0]_i_1__1_n_0 ;
  wire \wrptr_r[1]_i_1__1_n_0 ;
  wire \wrptr_r[2]_i_1__1_n_0 ;
  wire \wrptr_r[3]_i_1__1_n_0 ;
  wire \wrptr_r[4]_i_1__1_n_0 ;
  wire \wrptr_r[5]_i_1__1_n_0 ;
  wire \wrptr_r[5]_i_2__1_n_0 ;
  wire \wrptr_r[6]_i_1__1_n_0 ;
  wire \wrptr_r[7]_i_1__1_n_0 ;
  wire \wrptr_r[8]_i_1__1_n_0 ;
  wire \wrptr_r[9]_i_1__0_n_0 ;
  wire \wrptr_r[9]_i_2__1_n_0 ;
  wire \wrptr_r[9]_i_3__1_n_0 ;
  wire [0:0]\wrptr_r_reg[0]_0 ;
  wire \wrptr_r_reg_n_0_[0] ;
  wire \wrptr_r_reg_n_0_[1] ;
  wire NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_rdptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_wrptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_0_63_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_0_2_n_0),
        .DOB(line_r_reg_r1_0_63_0_2_n_1),
        .DOC(line_r_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_r_reg_r1_0_63_0_2_i_1__1
       (.I0(\wrptr_r[9]_i_1__0_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_0_63_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_3_5_n_0),
        .DOB(line_r_reg_r1_0_63_3_5_n_1),
        .DOC(line_r_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_0_63_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_6_7_n_0),
        .DOB(line_r_reg_r1_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_128_191_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_0_2_n_0),
        .DOB(line_r_reg_r1_128_191_0_2_n_1),
        .DOC(line_r_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_128_191_0_2_i_1__1
       (.I0(\wrptr_r[9]_i_1__0_n_0 ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[5]),
        .O(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_128_191_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_3_5_n_0),
        .DOB(line_r_reg_r1_128_191_3_5_n_1),
        .DOC(line_r_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_128_191_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_6_7_n_0),
        .DOB(line_r_reg_r1_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_192_255_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_0_2_n_0),
        .DOB(line_r_reg_r1_192_255_0_2_n_1),
        .DOC(line_r_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_192_255_0_2_i_1__1
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(\wrptr_r[9]_i_1__0_n_0 ),
        .O(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_192_255_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_3_5_n_0),
        .DOB(line_r_reg_r1_192_255_3_5_n_1),
        .DOC(line_r_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_192_255_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_6_7_n_0),
        .DOB(line_r_reg_r1_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_256_319_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_0_2_n_0),
        .DOB(line_r_reg_r1_256_319_0_2_n_1),
        .DOC(line_r_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_256_319_0_2_i_1__1
       (.I0(\wrptr_r[9]_i_1__0_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_256_319_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_3_5_n_0),
        .DOB(line_r_reg_r1_256_319_3_5_n_1),
        .DOC(line_r_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_256_319_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_6_7_n_0),
        .DOB(line_r_reg_r1_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_320_383_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_0_2_n_0),
        .DOB(line_r_reg_r1_320_383_0_2_n_1),
        .DOC(line_r_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_320_383_0_2_i_1__1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1__0_n_0 ),
        .O(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_320_383_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_3_5_n_0),
        .DOB(line_r_reg_r1_320_383_3_5_n_1),
        .DOC(line_r_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_320_383_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_6_7_n_0),
        .DOB(line_r_reg_r1_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_384_447_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_0_2_n_0),
        .DOB(line_r_reg_r1_384_447_0_2_n_1),
        .DOC(line_r_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_384_447_0_2_i_1__1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__0_n_0 ),
        .O(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_384_447_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_3_5_n_0),
        .DOB(line_r_reg_r1_384_447_3_5_n_1),
        .DOC(line_r_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_384_447_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_6_7_n_0),
        .DOB(line_r_reg_r1_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_448_511_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_0_2_n_0),
        .DOB(line_r_reg_r1_448_511_0_2_n_1),
        .DOC(line_r_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_448_511_0_2_i_1__1
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__0_n_0 ),
        .I4(Q[6]),
        .O(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_448_511_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_3_5_n_0),
        .DOB(line_r_reg_r1_448_511_3_5_n_1),
        .DOC(line_r_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_448_511_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_6_7_n_0),
        .DOB(line_r_reg_r1_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_512_575_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_0_2_n_0),
        .DOB(line_r_reg_r1_512_575_0_2_n_1),
        .DOC(line_r_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_512_575_0_2_i_1__1
       (.I0(\wrptr_r[9]_i_1__0_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_512_575_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_3_5_n_0),
        .DOB(line_r_reg_r1_512_575_3_5_n_1),
        .DOC(line_r_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_512_575_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_6_7_n_0),
        .DOB(line_r_reg_r1_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_576_639_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_0_2_n_0),
        .DOB(line_r_reg_r1_576_639_0_2_n_1),
        .DOC(line_r_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_576_639_0_2_i_1__1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1__0_n_0 ),
        .O(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_576_639_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_3_5_n_0),
        .DOB(line_r_reg_r1_576_639_3_5_n_1),
        .DOC(line_r_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_576_639_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_6_7_n_0),
        .DOB(line_r_reg_r1_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_640_703_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_0_2_n_0),
        .DOB(line_r_reg_r1_640_703_0_2_n_1),
        .DOC(line_r_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_640_703_0_2_i_1__1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__0_n_0 ),
        .O(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_640_703_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_3_5_n_0),
        .DOB(line_r_reg_r1_640_703_3_5_n_1),
        .DOC(line_r_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_640_703_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_6_7_n_0),
        .DOB(line_r_reg_r1_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_64_127_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_0_2_n_0),
        .DOB(line_r_reg_r1_64_127_0_2_n_1),
        .DOC(line_r_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_64_127_0_2_i_1__1
       (.I0(\wrptr_r[9]_i_1__0_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[4]),
        .O(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_64_127_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_3_5_n_0),
        .DOB(line_r_reg_r1_64_127_3_5_n_1),
        .DOC(line_r_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_64_127_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_6_7_n_0),
        .DOB(line_r_reg_r1_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_704_767_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_0_2_n_0),
        .DOB(line_r_reg_r1_704_767_0_2_n_1),
        .DOC(line_r_reg_r1_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_704_767_0_2_i_1__1
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__0_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_704_767_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_3_5_n_0),
        .DOB(line_r_reg_r1_704_767_3_5_n_1),
        .DOC(line_r_reg_r1_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_704_767_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_6_7_n_0),
        .DOB(line_r_reg_r1_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_768_831_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_0_2_n_0),
        .DOB(line_r_reg_r1_768_831_0_2_n_1),
        .DOC(line_r_reg_r1_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_768_831_0_2_i_1__1
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__0_n_0 ),
        .O(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_768_831_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_3_5_n_0),
        .DOB(line_r_reg_r1_768_831_3_5_n_1),
        .DOC(line_r_reg_r1_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_768_831_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_6_7_n_0),
        .DOB(line_r_reg_r1_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_832_895_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_0_2_n_0),
        .DOB(line_r_reg_r1_832_895_0_2_n_1),
        .DOC(line_r_reg_r1_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_832_895_0_2_i_1__1
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__0_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_832_895_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_3_5_n_0),
        .DOB(line_r_reg_r1_832_895_3_5_n_1),
        .DOC(line_r_reg_r1_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_832_895_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_6_7_n_0),
        .DOB(line_r_reg_r1_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_896_959_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_0_2_n_0),
        .DOB(line_r_reg_r1_896_959_0_2_n_1),
        .DOC(line_r_reg_r1_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_896_959_0_2_i_1__1
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\wrptr_r[9]_i_1__0_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_896_959_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_3_5_n_0),
        .DOB(line_r_reg_r1_896_959_3_5_n_1),
        .DOC(line_r_reg_r1_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_896_959_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_6_7_n_0),
        .DOB(line_r_reg_r1_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_960_1023_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_0_2_n_0),
        .DOB(line_r_reg_r1_960_1023_0_2_n_1),
        .DOC(line_r_reg_r1_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    line_r_reg_r1_960_1023_0_2_i_1__1
       (.I0(\wrptr_r[9]_i_1__0_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_960_1023_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_17_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_3_5_n_0),
        .DOB(line_r_reg_r1_960_1023_3_5_n_1),
        .DOC(line_r_reg_r1_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r1_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_960_1023_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_17_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_17_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_6_7_n_0),
        .DOB(line_r_reg_r1_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_0_63_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_0_2_n_0),
        .DOB(line_r_reg_r2_0_63_0_2_n_1),
        .DOC(line_r_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_r_reg_r2_0_63_0_2_i_1
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r_reg),
        .I3(\rdptr_r_reg[2]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r2_0_63_0_2_i_2
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_2_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r2_0_63_0_2_i_3
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_3_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r2_0_63_0_2_i_4
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r2_0_63_0_2_i_5
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .O(line_r_reg_r2_0_63_0_2_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r2_0_63_0_2_i_6
       (.I0(rdptr_r_reg),
        .O(line_r_reg_r2_0_63_0_2_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_0_63_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_3_5_n_0),
        .DOB(line_r_reg_r2_0_63_3_5_n_1),
        .DOC(line_r_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_0_63_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_6_7_n_0),
        .DOB(line_r_reg_r2_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_128_191_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_0_2_n_0),
        .DOB(line_r_reg_r2_128_191_0_2_n_1),
        .DOC(line_r_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_128_191_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_3_5_n_0),
        .DOB(line_r_reg_r2_128_191_3_5_n_1),
        .DOC(line_r_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_128_191_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_6_7_n_0),
        .DOB(line_r_reg_r2_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_192_255_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_0_2_n_0),
        .DOB(line_r_reg_r2_192_255_0_2_n_1),
        .DOC(line_r_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_192_255_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_3_5_n_0),
        .DOB(line_r_reg_r2_192_255_3_5_n_1),
        .DOC(line_r_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_192_255_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_6_7_n_0),
        .DOB(line_r_reg_r2_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_256_319_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_0_2_n_0),
        .DOB(line_r_reg_r2_256_319_0_2_n_1),
        .DOC(line_r_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_256_319_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_3_5_n_0),
        .DOB(line_r_reg_r2_256_319_3_5_n_1),
        .DOC(line_r_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_256_319_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_6_7_n_0),
        .DOB(line_r_reg_r2_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_320_383_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_0_2_n_0),
        .DOB(line_r_reg_r2_320_383_0_2_n_1),
        .DOC(line_r_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_320_383_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_3_5_n_0),
        .DOB(line_r_reg_r2_320_383_3_5_n_1),
        .DOC(line_r_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_320_383_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_6_7_n_0),
        .DOB(line_r_reg_r2_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_384_447_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_0_2_n_0),
        .DOB(line_r_reg_r2_384_447_0_2_n_1),
        .DOC(line_r_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_384_447_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_3_5_n_0),
        .DOB(line_r_reg_r2_384_447_3_5_n_1),
        .DOC(line_r_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_384_447_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_6_7_n_0),
        .DOB(line_r_reg_r2_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_448_511_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_0_2_n_0),
        .DOB(line_r_reg_r2_448_511_0_2_n_1),
        .DOC(line_r_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_448_511_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_3_5_n_0),
        .DOB(line_r_reg_r2_448_511_3_5_n_1),
        .DOC(line_r_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_448_511_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_6_7_n_0),
        .DOB(line_r_reg_r2_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_512_575_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_0_2_n_0),
        .DOB(line_r_reg_r2_512_575_0_2_n_1),
        .DOC(line_r_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_512_575_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_3_5_n_0),
        .DOB(line_r_reg_r2_512_575_3_5_n_1),
        .DOC(line_r_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_512_575_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_6_7_n_0),
        .DOB(line_r_reg_r2_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_576_639_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_0_2_n_0),
        .DOB(line_r_reg_r2_576_639_0_2_n_1),
        .DOC(line_r_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_576_639_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_3_5_n_0),
        .DOB(line_r_reg_r2_576_639_3_5_n_1),
        .DOC(line_r_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_576_639_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_6_7_n_0),
        .DOB(line_r_reg_r2_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_640_703_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_0_2_n_0),
        .DOB(line_r_reg_r2_640_703_0_2_n_1),
        .DOC(line_r_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_640_703_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_3_5_n_0),
        .DOB(line_r_reg_r2_640_703_3_5_n_1),
        .DOC(line_r_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_640_703_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_6_7_n_0),
        .DOB(line_r_reg_r2_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_64_127_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_0_2_n_0),
        .DOB(line_r_reg_r2_64_127_0_2_n_1),
        .DOC(line_r_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_64_127_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_3_5_n_0),
        .DOB(line_r_reg_r2_64_127_3_5_n_1),
        .DOC(line_r_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_64_127_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_6_7_n_0),
        .DOB(line_r_reg_r2_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_704_767_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_0_2_n_0),
        .DOB(line_r_reg_r2_704_767_0_2_n_1),
        .DOC(line_r_reg_r2_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_704_767_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_3_5_n_0),
        .DOB(line_r_reg_r2_704_767_3_5_n_1),
        .DOC(line_r_reg_r2_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_704_767_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_6_7_n_0),
        .DOB(line_r_reg_r2_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_768_831_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_0_2_n_0),
        .DOB(line_r_reg_r2_768_831_0_2_n_1),
        .DOC(line_r_reg_r2_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_768_831_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_3_5_n_0),
        .DOB(line_r_reg_r2_768_831_3_5_n_1),
        .DOC(line_r_reg_r2_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_768_831_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_6_7_n_0),
        .DOB(line_r_reg_r2_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_832_895_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_0_2_n_0),
        .DOB(line_r_reg_r2_832_895_0_2_n_1),
        .DOC(line_r_reg_r2_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_832_895_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_3_5_n_0),
        .DOB(line_r_reg_r2_832_895_3_5_n_1),
        .DOC(line_r_reg_r2_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_832_895_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_6_7_n_0),
        .DOB(line_r_reg_r2_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_896_959_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_0_2_n_0),
        .DOB(line_r_reg_r2_896_959_0_2_n_1),
        .DOC(line_r_reg_r2_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_896_959_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_3_5_n_0),
        .DOB(line_r_reg_r2_896_959_3_5_n_1),
        .DOC(line_r_reg_r2_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_896_959_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_6_7_n_0),
        .DOB(line_r_reg_r2_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_960_1023_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_18_0 ),
        .DIB(\multiresv_r[1][3]_i_18_1 ),
        .DIC(\multiresv_r[1][3]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_0_2_n_0),
        .DOB(line_r_reg_r2_960_1023_0_2_n_1),
        .DOC(line_r_reg_r2_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_960_1023_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_18_0 ),
        .DIB(\multiresv_r[1][6]_i_18_1 ),
        .DIC(\multiresv_r[1][6]_i_18_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_3_5_n_0),
        .DOB(line_r_reg_r2_960_1023_3_5_n_1),
        .DOC(line_r_reg_r2_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r2_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_960_1023_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1_n_0,line_r_reg_r2_0_63_0_2_i_2_n_0,line_r_reg_r2_0_63_0_2_i_3_n_0,line_r_reg_r2_0_63_0_2_i_4_n_0,line_r_reg_r2_0_63_0_2_i_5_n_0,line_r_reg_r2_0_63_0_2_i_6_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_6_0 ),
        .DIB(\multiresv_r[1][8]_i_6_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_6_7_n_0),
        .DOB(line_r_reg_r2_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_0_63_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_0_2_n_0),
        .DOB(line_r_reg_r3_0_63_0_2_n_1),
        .DOC(line_r_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r3_0_63_0_2_i_1__1
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r3_0_63_0_2_i_2__1
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[3]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r3_0_63_0_2_i_3__1
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r3_0_63_0_2_i_4__1
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r3_0_63_0_2_i_5__1
       (.I0(rdptr_r_reg__0),
        .O(line_r_reg_r3_0_63_0_2_i_5__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_0_63_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_3_5_n_0),
        .DOB(line_r_reg_r3_0_63_3_5_n_1),
        .DOC(line_r_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_0_63_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_6_7_n_0),
        .DOB(line_r_reg_r3_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_128_191_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_0_2_n_0),
        .DOB(line_r_reg_r3_128_191_0_2_n_1),
        .DOC(line_r_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_128_191_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_3_5_n_0),
        .DOB(line_r_reg_r3_128_191_3_5_n_1),
        .DOC(line_r_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_128_191_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_6_7_n_0),
        .DOB(line_r_reg_r3_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_192_255_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_0_2_n_0),
        .DOB(line_r_reg_r3_192_255_0_2_n_1),
        .DOC(line_r_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_192_255_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_3_5_n_0),
        .DOB(line_r_reg_r3_192_255_3_5_n_1),
        .DOC(line_r_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_192_255_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_6_7_n_0),
        .DOB(line_r_reg_r3_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_256_319_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_0_2_n_0),
        .DOB(line_r_reg_r3_256_319_0_2_n_1),
        .DOC(line_r_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_256_319_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_3_5_n_0),
        .DOB(line_r_reg_r3_256_319_3_5_n_1),
        .DOC(line_r_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_256_319_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_6_7_n_0),
        .DOB(line_r_reg_r3_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_320_383_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_0_2_n_0),
        .DOB(line_r_reg_r3_320_383_0_2_n_1),
        .DOC(line_r_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_320_383_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_3_5_n_0),
        .DOB(line_r_reg_r3_320_383_3_5_n_1),
        .DOC(line_r_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_320_383_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_6_7_n_0),
        .DOB(line_r_reg_r3_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_384_447_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_0_2_n_0),
        .DOB(line_r_reg_r3_384_447_0_2_n_1),
        .DOC(line_r_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_384_447_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_3_5_n_0),
        .DOB(line_r_reg_r3_384_447_3_5_n_1),
        .DOC(line_r_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_384_447_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_6_7_n_0),
        .DOB(line_r_reg_r3_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_448_511_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_0_2_n_0),
        .DOB(line_r_reg_r3_448_511_0_2_n_1),
        .DOC(line_r_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_448_511_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_3_5_n_0),
        .DOB(line_r_reg_r3_448_511_3_5_n_1),
        .DOC(line_r_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_448_511_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_6_7_n_0),
        .DOB(line_r_reg_r3_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_512_575_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_0_2_n_0),
        .DOB(line_r_reg_r3_512_575_0_2_n_1),
        .DOC(line_r_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_512_575_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_3_5_n_0),
        .DOB(line_r_reg_r3_512_575_3_5_n_1),
        .DOC(line_r_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_512_575_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_6_7_n_0),
        .DOB(line_r_reg_r3_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_576_639_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_0_2_n_0),
        .DOB(line_r_reg_r3_576_639_0_2_n_1),
        .DOC(line_r_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_576_639_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_3_5_n_0),
        .DOB(line_r_reg_r3_576_639_3_5_n_1),
        .DOC(line_r_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_576_639_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_6_7_n_0),
        .DOB(line_r_reg_r3_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_640_703_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_0_2_n_0),
        .DOB(line_r_reg_r3_640_703_0_2_n_1),
        .DOC(line_r_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_640_703_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_3_5_n_0),
        .DOB(line_r_reg_r3_640_703_3_5_n_1),
        .DOC(line_r_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_640_703_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_6_7_n_0),
        .DOB(line_r_reg_r3_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_64_127_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_0_2_n_0),
        .DOB(line_r_reg_r3_64_127_0_2_n_1),
        .DOC(line_r_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_64_127_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_3_5_n_0),
        .DOB(line_r_reg_r3_64_127_3_5_n_1),
        .DOC(line_r_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_64_127_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_6_7_n_0),
        .DOB(line_r_reg_r3_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_704_767_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_0_2_n_0),
        .DOB(line_r_reg_r3_704_767_0_2_n_1),
        .DOC(line_r_reg_r3_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_704_767_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_3_5_n_0),
        .DOB(line_r_reg_r3_704_767_3_5_n_1),
        .DOC(line_r_reg_r3_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_704_767_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_6_7_n_0),
        .DOB(line_r_reg_r3_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_768_831_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_0_2_n_0),
        .DOB(line_r_reg_r3_768_831_0_2_n_1),
        .DOC(line_r_reg_r3_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_768_831_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_3_5_n_0),
        .DOB(line_r_reg_r3_768_831_3_5_n_1),
        .DOC(line_r_reg_r3_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_768_831_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_6_7_n_0),
        .DOB(line_r_reg_r3_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_832_895_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_0_2_n_0),
        .DOB(line_r_reg_r3_832_895_0_2_n_1),
        .DOC(line_r_reg_r3_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_832_895_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_3_5_n_0),
        .DOB(line_r_reg_r3_832_895_3_5_n_1),
        .DOC(line_r_reg_r3_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_832_895_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_6_7_n_0),
        .DOB(line_r_reg_r3_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_896_959_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_0_2_n_0),
        .DOB(line_r_reg_r3_896_959_0_2_n_1),
        .DOC(line_r_reg_r3_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_896_959_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_3_5_n_0),
        .DOB(line_r_reg_r3_896_959_3_5_n_1),
        .DOC(line_r_reg_r3_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_896_959_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_6_7_n_0),
        .DOB(line_r_reg_r3_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_960_1023_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_0_2_n_0),
        .DOB(line_r_reg_r3_960_1023_0_2_n_1),
        .DOC(line_r_reg_r3_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_960_1023_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_3_5_n_0),
        .DOB(line_r_reg_r3_960_1023_3_5_n_1),
        .DOC(line_r_reg_r3_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line1/line_r_reg_r3_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_960_1023_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1__1_n_0,line_r_reg_r3_0_63_0_2_i_2__1_n_0,line_r_reg_r3_0_63_0_2_i_3__1_n_0,line_r_reg_r3_0_63_0_2_i_4__1_n_0,line_r_reg_r3_0_63_0_2_i_5__1_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_6_7_n_0),
        .DOB(line_r_reg_r3_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_22 
       (.I0(line_r_reg_r3_448_511_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_0),
        .O(\multiresh_r[3][1]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_23 
       (.I0(line_r_reg_r3_320_383_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_0),
        .O(\multiresh_r[3][1]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_24 
       (.I0(line_r_reg_r3_192_255_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_0),
        .O(\multiresh_r[3][1]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_25 
       (.I0(line_r_reg_r3_64_127_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_0),
        .O(\multiresh_r[3][1]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_26 
       (.I0(line_r_reg_r3_960_1023_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_0),
        .O(\multiresh_r[3][1]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_27 
       (.I0(line_r_reg_r3_832_895_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_0),
        .O(\multiresh_r[3][1]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_28 
       (.I0(line_r_reg_r3_704_767_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_0),
        .O(\multiresh_r[3][1]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_29 
       (.I0(line_r_reg_r3_576_639_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_0),
        .O(\multiresh_r[3][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_8 
       (.I0(\multiresh_r[3][1]_i_22_n_0 ),
        .I1(\multiresh_r[3][1]_i_23_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\multiresh_r[3][1]_i_24_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\multiresh_r[3][1]_i_25_n_0 ),
        .O(\multiresh_r[3][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_9 
       (.I0(\multiresh_r[3][1]_i_26_n_0 ),
        .I1(\multiresh_r[3][1]_i_27_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\multiresh_r[3][1]_i_28_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\multiresh_r[3][1]_i_29_n_0 ),
        .O(\multiresh_r[3][1]_i_9_n_0 ));
  MUXF7 \multiresh_r_reg[3][1]_i_3 
       (.I0(\multiresh_r[3][1]_i_8_n_0 ),
        .I1(\multiresh_r[3][1]_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_9 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][1]_i_1 
       (.I0(\rdptr_r_reg[7]_1 ),
        .I1(data_o01_out[0]),
        .I2(\multiresv_r_reg[1][1] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][1]_0 ),
        .O(data_o[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][2]_i_1 
       (.I0(\rdptr_r_reg[7]_2 ),
        .I1(data_o01_out[1]),
        .I2(\multiresv_r_reg[1][2] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][2]_0 ),
        .O(data_o[9]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_14 
       (.I0(line_r_reg_r2_448_511_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_1),
        .O(\multiresv_r[1][2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_15 
       (.I0(line_r_reg_r2_320_383_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_1),
        .O(\multiresv_r[1][2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_16 
       (.I0(line_r_reg_r2_192_255_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_1),
        .O(\multiresv_r[1][2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_17 
       (.I0(line_r_reg_r2_64_127_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_1),
        .O(\multiresv_r[1][2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_18 
       (.I0(line_r_reg_r2_960_1023_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_1),
        .O(\multiresv_r[1][2]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_19 
       (.I0(line_r_reg_r2_832_895_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_1),
        .O(\multiresv_r[1][2]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_20 
       (.I0(line_r_reg_r2_704_767_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_1),
        .O(\multiresv_r[1][2]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_21 
       (.I0(line_r_reg_r2_576_639_0_2_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_1),
        .O(\multiresv_r[1][2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_6 
       (.I0(\multiresv_r[1][2]_i_14_n_0 ),
        .I1(\multiresv_r[1][2]_i_15_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][2]_i_16_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][2]_i_17_n_0 ),
        .O(\multiresv_r[1][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_7 
       (.I0(\multiresv_r[1][2]_i_18_n_0 ),
        .I1(\multiresv_r[1][2]_i_19_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][2]_i_20_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][2]_i_21_n_0 ),
        .O(\multiresv_r[1][2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][3]_i_1 
       (.I0(\rdptr_r_reg[7]_3 ),
        .I1(data_o01_out[2]),
        .I2(\multiresv_r_reg[1][3] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][3]_0 ),
        .O(data_o[10]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_14 
       (.I0(line_r_reg_r2_448_511_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_2),
        .O(\multiresv_r[1][3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_15 
       (.I0(line_r_reg_r2_320_383_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_2),
        .O(\multiresv_r[1][3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_16 
       (.I0(line_r_reg_r2_192_255_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_2),
        .O(\multiresv_r[1][3]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_17 
       (.I0(line_r_reg_r2_64_127_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_2),
        .O(\multiresv_r[1][3]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_18 
       (.I0(line_r_reg_r2_960_1023_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_2),
        .O(\multiresv_r[1][3]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_19 
       (.I0(line_r_reg_r2_832_895_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_2),
        .O(\multiresv_r[1][3]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_20 
       (.I0(line_r_reg_r2_704_767_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_2),
        .O(\multiresv_r[1][3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_21 
       (.I0(line_r_reg_r2_576_639_0_2_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_2),
        .O(\multiresv_r[1][3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_6 
       (.I0(\multiresv_r[1][3]_i_14_n_0 ),
        .I1(\multiresv_r[1][3]_i_15_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][3]_i_16_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][3]_i_17_n_0 ),
        .O(\multiresv_r[1][3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_7 
       (.I0(\multiresv_r[1][3]_i_18_n_0 ),
        .I1(\multiresv_r[1][3]_i_19_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][3]_i_20_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][3]_i_21_n_0 ),
        .O(\multiresv_r[1][3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][4]_i_1 
       (.I0(\rdptr_r_reg[7]_4 ),
        .I1(data_o01_out[3]),
        .I2(\multiresv_r_reg[1][4] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][4]_0 ),
        .O(data_o[11]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_14 
       (.I0(line_r_reg_r2_448_511_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_0),
        .O(\multiresv_r[1][4]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_15 
       (.I0(line_r_reg_r2_320_383_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_0),
        .O(\multiresv_r[1][4]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_16 
       (.I0(line_r_reg_r2_192_255_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_0),
        .O(\multiresv_r[1][4]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_17 
       (.I0(line_r_reg_r2_64_127_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_0),
        .O(\multiresv_r[1][4]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_18 
       (.I0(line_r_reg_r2_960_1023_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_0),
        .O(\multiresv_r[1][4]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_19 
       (.I0(line_r_reg_r2_832_895_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_0),
        .O(\multiresv_r[1][4]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_20 
       (.I0(line_r_reg_r2_704_767_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_0),
        .O(\multiresv_r[1][4]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_21 
       (.I0(line_r_reg_r2_576_639_3_5_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_0),
        .O(\multiresv_r[1][4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_6 
       (.I0(\multiresv_r[1][4]_i_14_n_0 ),
        .I1(\multiresv_r[1][4]_i_15_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][4]_i_16_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][4]_i_17_n_0 ),
        .O(\multiresv_r[1][4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_7 
       (.I0(\multiresv_r[1][4]_i_18_n_0 ),
        .I1(\multiresv_r[1][4]_i_19_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][4]_i_20_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][4]_i_21_n_0 ),
        .O(\multiresv_r[1][4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][5]_i_1 
       (.I0(\rdptr_r_reg[7]_5 ),
        .I1(data_o01_out[4]),
        .I2(\multiresv_r_reg[1][5] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][5]_0 ),
        .O(data_o[12]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_14 
       (.I0(line_r_reg_r2_448_511_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_1),
        .O(\multiresv_r[1][5]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_15 
       (.I0(line_r_reg_r2_320_383_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_1),
        .O(\multiresv_r[1][5]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_16 
       (.I0(line_r_reg_r2_192_255_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_1),
        .O(\multiresv_r[1][5]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_17 
       (.I0(line_r_reg_r2_64_127_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_1),
        .O(\multiresv_r[1][5]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_18 
       (.I0(line_r_reg_r2_960_1023_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_1),
        .O(\multiresv_r[1][5]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_19 
       (.I0(line_r_reg_r2_832_895_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_1),
        .O(\multiresv_r[1][5]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_20 
       (.I0(line_r_reg_r2_704_767_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_1),
        .O(\multiresv_r[1][5]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_21 
       (.I0(line_r_reg_r2_576_639_3_5_n_1),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_1),
        .O(\multiresv_r[1][5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_6 
       (.I0(\multiresv_r[1][5]_i_14_n_0 ),
        .I1(\multiresv_r[1][5]_i_15_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][5]_i_16_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][5]_i_17_n_0 ),
        .O(\multiresv_r[1][5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_7 
       (.I0(\multiresv_r[1][5]_i_18_n_0 ),
        .I1(\multiresv_r[1][5]_i_19_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][5]_i_20_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][5]_i_21_n_0 ),
        .O(\multiresv_r[1][5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][6]_i_1 
       (.I0(\rdptr_r_reg[7]_6 ),
        .I1(data_o01_out[5]),
        .I2(\multiresv_r_reg[1][6] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][6]_0 ),
        .O(data_o[13]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_14 
       (.I0(line_r_reg_r2_448_511_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_2),
        .O(\multiresv_r[1][6]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_15 
       (.I0(line_r_reg_r2_320_383_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_2),
        .O(\multiresv_r[1][6]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_16 
       (.I0(line_r_reg_r2_192_255_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_2),
        .O(\multiresv_r[1][6]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_17 
       (.I0(line_r_reg_r2_64_127_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_2),
        .O(\multiresv_r[1][6]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_18 
       (.I0(line_r_reg_r2_960_1023_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_2),
        .O(\multiresv_r[1][6]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_19 
       (.I0(line_r_reg_r2_832_895_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_2),
        .O(\multiresv_r[1][6]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_20 
       (.I0(line_r_reg_r2_704_767_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_2),
        .O(\multiresv_r[1][6]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_21 
       (.I0(line_r_reg_r2_576_639_3_5_n_2),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_2),
        .O(\multiresv_r[1][6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_6 
       (.I0(\multiresv_r[1][6]_i_14_n_0 ),
        .I1(\multiresv_r[1][6]_i_15_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][6]_i_16_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][6]_i_17_n_0 ),
        .O(\multiresv_r[1][6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_7 
       (.I0(\multiresv_r[1][6]_i_18_n_0 ),
        .I1(\multiresv_r[1][6]_i_19_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[1][6]_i_20_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[1][6]_i_21_n_0 ),
        .O(\multiresv_r[1][6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][7]_i_1 
       (.I0(\rdptr_r_reg[7]_7 ),
        .I1(data_o01_out[6]),
        .I2(\multiresv_r_reg[1][7] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][7]_0 ),
        .O(data_o[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_2 
       (.I0(\multiresv_r[1][7]_i_6_n_0 ),
        .I1(\multiresv_r[1][7]_i_7_n_0 ),
        .I2(\rdptr_r[9]_i_2_n_0 ),
        .I3(\multiresv_r[1][7]_i_8_n_0 ),
        .I4(\rdptr_r[8]_i_2_n_0 ),
        .I5(\multiresv_r[1][7]_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_6 
       (.I0(line_r_reg_r2_960_1023_6_7_n_0),
        .I1(line_r_reg_r2_896_959_6_7_n_0),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_0),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_0),
        .O(\multiresv_r[1][7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_7 
       (.I0(line_r_reg_r2_704_767_6_7_n_0),
        .I1(line_r_reg_r2_640_703_6_7_n_0),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_0),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_0),
        .O(\multiresv_r[1][7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_8 
       (.I0(line_r_reg_r2_448_511_6_7_n_0),
        .I1(line_r_reg_r2_384_447_6_7_n_0),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_0),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_0),
        .O(\multiresv_r[1][7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_9 
       (.I0(line_r_reg_r2_192_255_6_7_n_0),
        .I1(line_r_reg_r2_128_191_6_7_n_0),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_0),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_0),
        .O(\multiresv_r[1][7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[1][8]_i_1 
       (.I0(\rdptr_r_reg[7]_8 ),
        .I1(data_o01_out[7]),
        .I2(\multiresv_r_reg[1][8] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresv_r_reg[1][8]_0 ),
        .O(data_o[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_2 
       (.I0(\multiresv_r[1][8]_i_6_n_0 ),
        .I1(\multiresv_r[1][8]_i_7_n_0 ),
        .I2(\rdptr_r[9]_i_2_n_0 ),
        .I3(\multiresv_r[1][8]_i_8_n_0 ),
        .I4(\rdptr_r[8]_i_2_n_0 ),
        .I5(\multiresv_r[1][8]_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_6 
       (.I0(line_r_reg_r2_960_1023_6_7_n_1),
        .I1(line_r_reg_r2_896_959_6_7_n_1),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_1),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_1),
        .O(\multiresv_r[1][8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_7 
       (.I0(line_r_reg_r2_704_767_6_7_n_1),
        .I1(line_r_reg_r2_640_703_6_7_n_1),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_1),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_1),
        .O(\multiresv_r[1][8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_8 
       (.I0(line_r_reg_r2_448_511_6_7_n_1),
        .I1(line_r_reg_r2_384_447_6_7_n_1),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_1),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_1),
        .O(\multiresv_r[1][8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_9 
       (.I0(line_r_reg_r2_192_255_6_7_n_1),
        .I1(line_r_reg_r2_128_191_6_7_n_1),
        .I2(\rdptr_r[7]_i_2_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_1),
        .I4(\rdptr_r[6]_i_2_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_1),
        .O(\multiresv_r[1][8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_10 
       (.I0(\multiresv_r[7][1]_i_30_n_0 ),
        .I1(\multiresv_r[7][1]_i_31_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[7][1]_i_32_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[7][1]_i_33_n_0 ),
        .O(\multiresv_r[7][1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_11 
       (.I0(\multiresv_r[7][1]_i_34_n_0 ),
        .I1(\multiresv_r[7][1]_i_35_n_0 ),
        .I2(\rdptr_r[8]_i_2_n_0 ),
        .I3(\multiresv_r[7][1]_i_36_n_0 ),
        .I4(\rdptr_r[7]_i_2_n_0 ),
        .I5(\multiresv_r[7][1]_i_37_n_0 ),
        .O(\multiresv_r[7][1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_30 
       (.I0(line_r_reg_r2_448_511_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_0),
        .O(\multiresv_r[7][1]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_31 
       (.I0(line_r_reg_r2_320_383_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_0),
        .O(\multiresv_r[7][1]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_32 
       (.I0(line_r_reg_r2_192_255_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_0),
        .O(\multiresv_r[7][1]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_33 
       (.I0(line_r_reg_r2_64_127_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_0),
        .O(\multiresv_r[7][1]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_34 
       (.I0(line_r_reg_r2_960_1023_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_0),
        .O(\multiresv_r[7][1]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_35 
       (.I0(line_r_reg_r2_832_895_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_0),
        .O(\multiresv_r[7][1]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_36 
       (.I0(line_r_reg_r2_704_767_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_0),
        .O(\multiresv_r[7][1]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_37 
       (.I0(line_r_reg_r2_576_639_0_2_n_0),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_0),
        .O(\multiresv_r[7][1]_i_37_n_0 ));
  MUXF7 \multiresv_r_reg[1][2]_i_2 
       (.I0(\multiresv_r[1][2]_i_6_n_0 ),
        .I1(\multiresv_r[1][2]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_2 ),
        .S(\rdptr_r[9]_i_2_n_0 ));
  MUXF7 \multiresv_r_reg[1][3]_i_2 
       (.I0(\multiresv_r[1][3]_i_6_n_0 ),
        .I1(\multiresv_r[1][3]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_3 ),
        .S(\rdptr_r[9]_i_2_n_0 ));
  MUXF7 \multiresv_r_reg[1][4]_i_2 
       (.I0(\multiresv_r[1][4]_i_6_n_0 ),
        .I1(\multiresv_r[1][4]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_4 ),
        .S(\rdptr_r[9]_i_2_n_0 ));
  MUXF7 \multiresv_r_reg[1][5]_i_2 
       (.I0(\multiresv_r[1][5]_i_6_n_0 ),
        .I1(\multiresv_r[1][5]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_5 ),
        .S(\rdptr_r[9]_i_2_n_0 ));
  MUXF7 \multiresv_r_reg[1][6]_i_2 
       (.I0(\multiresv_r[1][6]_i_6_n_0 ),
        .I1(\multiresv_r[1][6]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_6 ),
        .S(\rdptr_r[9]_i_2_n_0 ));
  MUXF7 \multiresv_r_reg[7][1]_i_4 
       (.I0(\multiresv_r[7][1]_i_10_n_0 ),
        .I1(\multiresv_r[7][1]_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_1 ),
        .S(\rdptr_r[9]_i_2_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry
       (.CI(1'b0),
        .CO({rdptr_r1_carry_n_0,rdptr_r1_carry_n_1,rdptr_r1_carry_n_2,rdptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({rdptr_r1_carry__0_0,rdptr_r1_carry_i_4__0_n_0}),
        .O(NLW_rdptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({rdptr_r1_carry__0_1[1],rdptr_r1_carry_i_6__0_n_0,rdptr_r1_carry__0_1[0],rdptr_r1_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry__0
       (.CI(rdptr_r1_carry_n_0),
        .CO({NLW_rdptr_r1_carry__0_CO_UNCONNECTED[3:1],rdptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rdptr_r_reg[0]_rep_0 }),
        .O(NLW_rdptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,rdptr_r1_carry__0_i_2__0_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry__0_i_2__0
       (.I0(\rdptr_r_reg[8]_0 ),
        .I1(rdptr_r1_carry__0_2),
        .I2(\rdptr_r_reg[9]_0 ),
        .I3(rdptr_r1_carry__0_3),
        .O(rdptr_r1_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hCB80)) 
    rdptr_r1_carry_i_4__0
       (.I0(rdptr_r_reg),
        .I1(rdptr_r1_carry_0[0]),
        .I2(rdptr_r1_carry_0[1]),
        .I3(rdptr_r_reg__0),
        .O(rdptr_r1_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry_i_6__0
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(rdptr_r1_carry_1),
        .I2(\rdptr_r_reg[5]_0 ),
        .I3(rdptr_r1_carry_2),
        .O(rdptr_r1_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h1842)) 
    rdptr_r1_carry_i_8__0
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(rdptr_r1_carry_i_8__0_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    \rdptr_r[0]_i_1 
       (.I0(\rdptr_r_reg[0]_rep_1 ),
        .I1(nr_rdline_r[0]),
        .I2(nr_rdline_r[1]),
        .O(rd_en_i));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_i_2 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_rep_i_1__0 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[0]_rep_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rdptr_r[1]_i_1 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \rdptr_r[2]_i_1 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \rdptr_r[3]_i_1 
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \rdptr_r[4]_i_1 
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[5]_i_1 
       (.I0(line_r_reg_r2_0_63_0_2_i_1_n_0),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[6]_i_1 
       (.I0(\rdptr_r[6]_i_2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdptr_r[6]_i_2 
       (.I0(\rdptr_r[8]_i_3_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .O(\rdptr_r[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[7]_i_1 
       (.I0(\rdptr_r[7]_i_2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rdptr_r[7]_i_2 
       (.I0(\rdptr_r[8]_i_3_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .O(\rdptr_r[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[8]_i_1 
       (.I0(\rdptr_r[8]_i_2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rdptr_r[8]_i_2 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .O(\rdptr_r[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rdptr_r[8]_i_3 
       (.I0(\rdptr_r_reg[5]_0 ),
        .I1(\rdptr_r_reg[3]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(rdptr_r_reg),
        .I4(\rdptr_r_reg[2]_0 ),
        .I5(\rdptr_r_reg[4]_0 ),
        .O(\rdptr_r[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[9]_i_1 
       (.I0(\rdptr_r[9]_i_2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rdptr_r[9]_i_2 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\rdptr_r[8]_i_3_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .I4(\rdptr_r_reg[9]_0 ),
        .O(\rdptr_r[9]_i_2_n_0 ));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[0]_i_2_n_0 ),
        .Q(rdptr_r_reg));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0]_rep 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[0]_rep_i_1__0_n_0 ),
        .Q(\rdptr_r_reg[0]_rep_n_0 ));
  FDCE \rdptr_r_reg[1] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[1]_i_1_n_0 ),
        .Q(rdptr_r_reg__0));
  FDCE \rdptr_r_reg[2] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[2]_i_1_n_0 ),
        .Q(\rdptr_r_reg[2]_0 ));
  FDCE \rdptr_r_reg[3] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[3]_i_1_n_0 ),
        .Q(\rdptr_r_reg[3]_0 ));
  FDCE \rdptr_r_reg[4] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[4]_i_1_n_0 ),
        .Q(\rdptr_r_reg[4]_0 ));
  FDCE \rdptr_r_reg[5] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[5]_i_1_n_0 ),
        .Q(\rdptr_r_reg[5]_0 ));
  FDCE \rdptr_r_reg[6] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[6]_i_1_n_0 ),
        .Q(\rdptr_r_reg[6]_0 ));
  FDCE \rdptr_r_reg[7] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[7]_i_1_n_0 ),
        .Q(\rdptr_r_reg[7]_0 ));
  FDCE \rdptr_r_reg[8] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[8]_i_1_n_0 ),
        .Q(\rdptr_r_reg[8]_0 ));
  FDCE \rdptr_r_reg[9] 
       (.C(clk_i),
        .CE(rd_en_i),
        .CLR(rst_i),
        .D(\rdptr_r[9]_i_1_n_0 ),
        .Q(\rdptr_r_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sumresh_r_nxt[-1111111103]_i_1 
       (.I0(data_o[21]),
        .I1(data_o[20]),
        .I2(\sumresh_r_nxt[-1111111104]_i_2_n_0 ),
        .O(\nr_rdline_r_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_6_7_n_1),
        .I1(line_r_reg_r3_896_959_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_832_895_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_768_831_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_19 
       (.I0(line_r_reg_r3_704_767_6_7_n_1),
        .I1(line_r_reg_r3_640_703_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_576_639_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_512_575_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sumresh_r_nxt[-1111111104]__1_i_20 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_38_n_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .I3(\rdptr_r_reg[9]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_21 
       (.I0(line_r_reg_r3_448_511_6_7_n_1),
        .I1(line_r_reg_r3_384_447_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_320_383_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_256_319_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sumresh_r_nxt[-1111111104]__1_i_22 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_38_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_23 
       (.I0(line_r_reg_r3_192_255_6_7_n_1),
        .I1(line_r_reg_r3_128_191_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_64_127_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_0_63_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresh_r_nxt[-1111111104]__1_i_36 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_38_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_37 
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .I5(\rdptr_r_reg[6]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_38 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r_reg[4]_0 ),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r_reg__0),
        .I4(\rdptr_r_reg[3]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ),
        .I3(\sumresh_r_nxt[-1111111104]__1_i_21_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I5(\sumresh_r_nxt[-1111111104]__1_i_23_n_0 ),
        .O(\rdptr_r_reg[7]_16 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111104]__4_i_1 
       (.I0(\rdptr_r_reg[7]_16 ),
        .I1(data_o03_out[7]),
        .I2(\sumresh_r_nxt[-1111111104]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111104]__4_0 ),
        .O(data_o[7]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \sumresh_r_nxt[-1111111104]_i_1 
       (.I0(data_o[20]),
        .I1(\sumresh_r_nxt[-1111111104]_i_2_n_0 ),
        .I2(data_o[21]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sumresh_r_nxt[-1111111104]_i_2 
       (.I0(\nr_rdline_r_reg[1] ),
        .I1(\nr_rdline_r_reg[1]_0 ),
        .I2(data_o[18]),
        .I3(data_o[16]),
        .I4(data_o[17]),
        .I5(data_o[19]),
        .O(\sumresh_r_nxt[-1111111104]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_14 
       (.I0(line_r_reg_r3_960_1023_6_7_n_0),
        .I1(line_r_reg_r3_896_959_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_832_895_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_768_831_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_15 
       (.I0(line_r_reg_r3_704_767_6_7_n_0),
        .I1(line_r_reg_r3_640_703_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_576_639_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_512_575_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_16 
       (.I0(line_r_reg_r3_448_511_6_7_n_0),
        .I1(line_r_reg_r3_384_447_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_320_383_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_256_319_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_17 
       (.I0(line_r_reg_r3_192_255_6_7_n_0),
        .I1(line_r_reg_r3_128_191_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I3(line_r_reg_r3_64_127_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I5(line_r_reg_r3_0_63_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111105]__1_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111105]__1_i_15_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ),
        .I3(\sumresh_r_nxt[-1111111105]__1_i_16_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I5(\sumresh_r_nxt[-1111111105]__1_i_17_n_0 ),
        .O(\rdptr_r_reg[7]_15 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111105]__4_i_1 
       (.I0(\rdptr_r_reg[7]_15 ),
        .I1(data_o03_out[6]),
        .I2(\sumresh_r_nxt[-1111111105]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111105]__4_0 ),
        .O(data_o[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \sumresh_r_nxt[-1111111105]_i_1 
       (.I0(\sumresh_r_nxt[-1111111104]_i_2_n_0 ),
        .I1(data_o[20]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_10 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_30_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_31_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_32_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_33_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_11 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_34_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_35_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_36_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_37_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_30 
       (.I0(line_r_reg_r3_448_511_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_31 
       (.I0(line_r_reg_r3_320_383_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_32 
       (.I0(line_r_reg_r3_192_255_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_33 
       (.I0(line_r_reg_r3_64_127_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_34 
       (.I0(line_r_reg_r3_960_1023_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_35 
       (.I0(line_r_reg_r3_832_895_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_36 
       (.I0(line_r_reg_r3_704_767_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_37 
       (.I0(line_r_reg_r3_576_639_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_37_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111106]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_14 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__4_i_1 
       (.I0(\rdptr_r_reg[7]_14 ),
        .I1(data_o03_out[5]),
        .I2(\sumresh_r_nxt[-1111111106]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111106]__4_0 ),
        .O(data_o[5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sumresh_r_nxt[-1111111106]_i_1 
       (.I0(\nr_rdline_r_reg[1] ),
        .I1(\nr_rdline_r_reg[1]_0 ),
        .I2(data_o[17]),
        .I3(data_o[16]),
        .I4(data_o[18]),
        .I5(data_o[19]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_10 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_30_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_31_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_32_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_33_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_11 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_34_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_35_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_36_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_37_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_30 
       (.I0(line_r_reg_r3_448_511_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_31 
       (.I0(line_r_reg_r3_320_383_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_32 
       (.I0(line_r_reg_r3_192_255_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_33 
       (.I0(line_r_reg_r3_64_127_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_34 
       (.I0(line_r_reg_r3_960_1023_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_35 
       (.I0(line_r_reg_r3_832_895_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_36 
       (.I0(line_r_reg_r3_704_767_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_37 
       (.I0(line_r_reg_r3_576_639_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_37_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111107]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_13 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111107]__4_i_1 
       (.I0(\rdptr_r_reg[7]_13 ),
        .I1(data_o03_out[4]),
        .I2(\sumresh_r_nxt[-1111111107]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111107]__4_0 ),
        .O(data_o[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sumresh_r_nxt[-1111111107]_i_1 
       (.I0(\nr_rdline_r_reg[1] ),
        .I1(\nr_rdline_r_reg[1]_0 ),
        .I2(data_o[16]),
        .I3(data_o[17]),
        .I4(data_o[18]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_10 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_30_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_31_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_32_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_33_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_11 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_34_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_35_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_36_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_37_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_30 
       (.I0(line_r_reg_r3_448_511_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_31 
       (.I0(line_r_reg_r3_320_383_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_32 
       (.I0(line_r_reg_r3_192_255_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_33 
       (.I0(line_r_reg_r3_64_127_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_34 
       (.I0(line_r_reg_r3_960_1023_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_35 
       (.I0(line_r_reg_r3_832_895_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_36 
       (.I0(line_r_reg_r3_704_767_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_37 
       (.I0(line_r_reg_r3_576_639_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_37_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111108]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_12 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111108]__4_i_1 
       (.I0(\rdptr_r_reg[7]_12 ),
        .I1(data_o03_out[3]),
        .I2(\sumresh_r_nxt[-1111111108]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111108]__4_0 ),
        .O(data_o[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sumresh_r_nxt[-1111111108]_i_1 
       (.I0(\nr_rdline_r_reg[1] ),
        .I1(\nr_rdline_r_reg[1]_0 ),
        .I2(data_o[16]),
        .I3(data_o[17]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_10 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_30_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_31_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_32_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_33_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_11 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_34_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_35_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_36_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_37_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_30 
       (.I0(line_r_reg_r3_448_511_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_31 
       (.I0(line_r_reg_r3_320_383_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_32 
       (.I0(line_r_reg_r3_192_255_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_33 
       (.I0(line_r_reg_r3_64_127_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_34 
       (.I0(line_r_reg_r3_960_1023_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_35 
       (.I0(line_r_reg_r3_832_895_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_36 
       (.I0(line_r_reg_r3_704_767_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_37 
       (.I0(line_r_reg_r3_576_639_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_37_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111109]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_11 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111109]__4_i_1 
       (.I0(\rdptr_r_reg[7]_11 ),
        .I1(data_o03_out[2]),
        .I2(\sumresh_r_nxt[-1111111109]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111109]__4_0 ),
        .O(data_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sumresh_r_nxt[-1111111109]_i_1 
       (.I0(\nr_rdline_r_reg[1] ),
        .I1(\nr_rdline_r_reg[1]_0 ),
        .I2(data_o[16]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_10 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_30_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_31_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_32_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_33_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_11 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_34_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_35_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_22_n_0 ),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_36_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_36_n_0 ),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_37_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_30 
       (.I0(line_r_reg_r3_448_511_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_31 
       (.I0(line_r_reg_r3_320_383_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_32 
       (.I0(line_r_reg_r3_192_255_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_33 
       (.I0(line_r_reg_r3_64_127_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_34 
       (.I0(line_r_reg_r3_960_1023_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_35 
       (.I0(line_r_reg_r3_832_895_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_36 
       (.I0(line_r_reg_r3_704_767_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_37 
       (.I0(line_r_reg_r3_576_639_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_37_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_37_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111110]__1_i_4 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_10 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111110]__4_i_1 
       (.I0(\rdptr_r_reg[7]_10 ),
        .I1(data_o03_out[1]),
        .I2(\sumresh_r_nxt[-1111111110]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111110]__4_0 ),
        .O(data_o[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresh_r_nxt[-1111111110]_i_1 
       (.I0(\nr_rdline_r_reg[1] ),
        .I1(\nr_rdline_r_reg[1]_0 ),
        .O(D[0]));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_10 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_22_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_23_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_11 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_24_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_25_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_22 
       (.I0(line_r_reg_r1_192_255_0_2_n_0),
        .I1(line_r_reg_r1_128_191_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_23 
       (.I0(line_r_reg_r1_448_511_0_2_n_0),
        .I1(line_r_reg_r1_384_447_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_24 
       (.I0(line_r_reg_r1_704_767_0_2_n_0),
        .I1(line_r_reg_r1_640_703_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_25 
       (.I0(line_r_reg_r1_960_1023_0_2_n_0),
        .I1(line_r_reg_r1_896_959_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_25_n_0 ));
  MUXF8 \sumresh_r_nxt[-1111111111]__2_i_4 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_1 ),
        .S(\rdptr_r_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111111]__4_i_1 
       (.I0(\rdptr_r_reg[7]_9 ),
        .I1(data_o03_out[0]),
        .I2(\sumresh_r_nxt[-1111111111]__4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresh_r_nxt[-1111111111]__4_0 ),
        .O(data_o[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111104]_i_1 
       (.I0(\rdptr_r_reg[9]_8 ),
        .I1(data_o0[7]),
        .I2(\sumresv_r_reg[-1111111104] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111104]_0 ),
        .O(data_o[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_14 
       (.I0(line_r_reg_r1_192_255_6_7_n_1),
        .I1(line_r_reg_r1_128_191_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_15 
       (.I0(line_r_reg_r1_448_511_6_7_n_1),
        .I1(line_r_reg_r1_384_447_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_16 
       (.I0(line_r_reg_r1_704_767_6_7_n_1),
        .I1(line_r_reg_r1_640_703_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_17 
       (.I0(line_r_reg_r1_960_1023_6_7_n_1),
        .I1(line_r_reg_r1_896_959_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111105]_i_1 
       (.I0(\rdptr_r_reg[9]_7 ),
        .I1(data_o0[6]),
        .I2(\sumresv_r_reg[-1111111105] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111105]_0 ),
        .O(data_o[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_14 
       (.I0(line_r_reg_r1_192_255_6_7_n_0),
        .I1(line_r_reg_r1_128_191_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_15 
       (.I0(line_r_reg_r1_448_511_6_7_n_0),
        .I1(line_r_reg_r1_384_447_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_16 
       (.I0(line_r_reg_r1_704_767_6_7_n_0),
        .I1(line_r_reg_r1_640_703_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_17 
       (.I0(line_r_reg_r1_960_1023_6_7_n_0),
        .I1(line_r_reg_r1_896_959_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111106]_i_1 
       (.I0(\rdptr_r_reg[9]_6 ),
        .I1(data_o0[5]),
        .I2(\sumresv_r_reg[-1111111106] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111106]_0 ),
        .O(data_o[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_14 
       (.I0(line_r_reg_r1_192_255_3_5_n_2),
        .I1(line_r_reg_r1_128_191_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_15 
       (.I0(line_r_reg_r1_448_511_3_5_n_2),
        .I1(line_r_reg_r1_384_447_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_16 
       (.I0(line_r_reg_r1_704_767_3_5_n_2),
        .I1(line_r_reg_r1_640_703_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_17 
       (.I0(line_r_reg_r1_960_1023_3_5_n_2),
        .I1(line_r_reg_r1_896_959_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111107]_i_1 
       (.I0(\rdptr_r_reg[9]_5 ),
        .I1(data_o0[4]),
        .I2(\sumresv_r_reg[-1111111107] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111107]_0 ),
        .O(data_o[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_14 
       (.I0(line_r_reg_r1_192_255_3_5_n_1),
        .I1(line_r_reg_r1_128_191_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_15 
       (.I0(line_r_reg_r1_448_511_3_5_n_1),
        .I1(line_r_reg_r1_384_447_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_16 
       (.I0(line_r_reg_r1_704_767_3_5_n_1),
        .I1(line_r_reg_r1_640_703_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_17 
       (.I0(line_r_reg_r1_960_1023_3_5_n_1),
        .I1(line_r_reg_r1_896_959_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111108]_i_1 
       (.I0(\rdptr_r_reg[9]_4 ),
        .I1(data_o0[3]),
        .I2(\sumresv_r_reg[-1111111108] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111108]_0 ),
        .O(data_o[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_14 
       (.I0(line_r_reg_r1_192_255_3_5_n_0),
        .I1(line_r_reg_r1_128_191_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_15 
       (.I0(line_r_reg_r1_448_511_3_5_n_0),
        .I1(line_r_reg_r1_384_447_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_16 
       (.I0(line_r_reg_r1_704_767_3_5_n_0),
        .I1(line_r_reg_r1_640_703_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_17 
       (.I0(line_r_reg_r1_960_1023_3_5_n_0),
        .I1(line_r_reg_r1_896_959_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111109]_i_1 
       (.I0(\rdptr_r_reg[9]_3 ),
        .I1(data_o0[2]),
        .I2(\sumresv_r_reg[-1111111109] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111109]_0 ),
        .O(data_o[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_14 
       (.I0(line_r_reg_r1_192_255_0_2_n_2),
        .I1(line_r_reg_r1_128_191_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_15 
       (.I0(line_r_reg_r1_448_511_0_2_n_2),
        .I1(line_r_reg_r1_384_447_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_16 
       (.I0(line_r_reg_r1_704_767_0_2_n_2),
        .I1(line_r_reg_r1_640_703_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_17 
       (.I0(line_r_reg_r1_960_1023_0_2_n_2),
        .I1(line_r_reg_r1_896_959_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111110]_i_1 
       (.I0(\rdptr_r_reg[9]_2 ),
        .I1(data_o0[1]),
        .I2(\sumresv_r_reg[-1111111110] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111110]_0 ),
        .O(\nr_rdline_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_14 
       (.I0(line_r_reg_r1_192_255_0_2_n_1),
        .I1(line_r_reg_r1_128_191_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_15 
       (.I0(line_r_reg_r1_448_511_0_2_n_1),
        .I1(line_r_reg_r1_384_447_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_16 
       (.I0(line_r_reg_r1_704_767_0_2_n_1),
        .I1(line_r_reg_r1_640_703_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_17 
       (.I0(line_r_reg_r1_960_1023_0_2_n_1),
        .I1(line_r_reg_r1_896_959_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r[-1111111111]_i_1 
       (.I0(\rdptr_r_reg[9]_1 ),
        .I1(data_o0[0]),
        .I2(\sumresv_r_reg[-1111111111] ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\sumresv_r_reg[-1111111111]_0 ),
        .O(\nr_rdline_r_reg[1] ));
  MUXF8 \sumresv_r_reg[-1111111104]_i_2 
       (.I0(\sumresv_r_reg[-1111111104]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111104]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_8 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_6 
       (.I0(\sumresv_r[-1111111104]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_7 
       (.I0(\sumresv_r[-1111111104]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111105]_i_2 
       (.I0(\sumresv_r_reg[-1111111105]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111105]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_7 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_6 
       (.I0(\sumresv_r[-1111111105]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_7 
       (.I0(\sumresv_r[-1111111105]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111106]_i_2 
       (.I0(\sumresv_r_reg[-1111111106]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111106]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_6 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_6 
       (.I0(\sumresv_r[-1111111106]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_7 
       (.I0(\sumresv_r[-1111111106]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111107]_i_2 
       (.I0(\sumresv_r_reg[-1111111107]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111107]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_5 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_6 
       (.I0(\sumresv_r[-1111111107]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_7 
       (.I0(\sumresv_r[-1111111107]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111108]_i_2 
       (.I0(\sumresv_r_reg[-1111111108]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111108]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_4 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_6 
       (.I0(\sumresv_r[-1111111108]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_7 
       (.I0(\sumresv_r[-1111111108]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111109]_i_2 
       (.I0(\sumresv_r_reg[-1111111109]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111109]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_3 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_6 
       (.I0(\sumresv_r[-1111111109]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_7 
       (.I0(\sumresv_r[-1111111109]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111110]_i_2 
       (.I0(\sumresv_r_reg[-1111111110]_i_6_n_0 ),
        .I1(\sumresv_r_reg[-1111111110]_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_2 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_6 
       (.I0(\sumresv_r[-1111111110]_i_14_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_15_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_7 
       (.I0(\sumresv_r[-1111111110]_i_16_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_17_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry
       (.CI(1'b0),
        .CO({wrptr_r1_carry_n_0,wrptr_r1_carry_n_1,wrptr_r1_carry_n_2,wrptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({wrptr_r1_carry__0_0,wrptr_r1_carry_i_4__1_n_0}),
        .O(NLW_wrptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({wrptr_r1_carry__0_1[1],wrptr_r1_carry_i_6__1_n_0,wrptr_r1_carry__0_1[0],wrptr_r1_carry_i_8__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry__0
       (.CI(wrptr_r1_carry_n_0),
        .CO({NLW_wrptr_r1_carry__0_CO_UNCONNECTED[3:1],wrptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\wrptr_r_reg[0]_0 }),
        .O(NLW_wrptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,wrptr_r1_carry__0_i_2__1_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry__0_i_2__1
       (.I0(Q[6]),
        .I1(wrptr_r1_carry__0_2),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_3),
        .O(wrptr_r1_carry__0_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h8CE0)) 
    wrptr_r1_carry_i_4__1
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry_i_6__1
       (.I0(Q[2]),
        .I1(wrptr_r1_carry_0),
        .I2(Q[3]),
        .I3(wrptr_r1_carry_1),
        .O(wrptr_r1_carry_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h4218)) 
    wrptr_r1_carry_i_8__1
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_8__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wrptr_r[0]_i_1__1 
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[1]_i_1__1 
       (.I0(\wrptr_r_reg_n_0_[1] ),
        .I1(\wrptr_r_reg_n_0_[0] ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[2]_i_1__1 
       (.I0(Q[0]),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(\wrptr_r_reg_n_0_[1] ),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\wrptr_r_reg_n_0_[1] ),
        .I3(\wrptr_r_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\wrptr_r[5]_i_2__1_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \wrptr_r[5]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(\wrptr_r_reg_n_0_[1] ),
        .I4(Q[1]),
        .O(\wrptr_r[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[6]_i_1__1 
       (.I0(Q[4]),
        .I1(\wrptr_r[9]_i_3__1_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[7]_i_1__1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\wrptr_r[9]_i_3__1_n_0 ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[8]_i_1__1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\wrptr_r[9]_i_3__1_n_0 ),
        .I3(Q[4]),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[8]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \wrptr_r[9]_i_1__0 
       (.I0(graydata_valid),
        .I1(nr_wrline_r[1]),
        .I2(nr_wrline_r[0]),
        .O(\wrptr_r[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[9]_i_2__1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_3__1_n_0 ),
        .I4(Q[5]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[9]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wrptr_r[9]_i_3__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\wrptr_r_reg_n_0_[1] ),
        .I3(\wrptr_r_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\wrptr_r[9]_i_3__1_n_0 ));
  FDCE \wrptr_r_reg[0] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[0]_i_1__1_n_0 ),
        .Q(\wrptr_r_reg_n_0_[0] ));
  FDCE \wrptr_r_reg[1] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[1]_i_1__1_n_0 ),
        .Q(\wrptr_r_reg_n_0_[1] ));
  FDCE \wrptr_r_reg[2] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[2]_i_1__1_n_0 ),
        .Q(Q[0]));
  FDCE \wrptr_r_reg[3] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[3]_i_1__1_n_0 ),
        .Q(Q[1]));
  FDCE \wrptr_r_reg[4] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[4]_i_1__1_n_0 ),
        .Q(Q[2]));
  FDCE \wrptr_r_reg[5] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[5]_i_1__1_n_0 ),
        .Q(Q[3]));
  FDCE \wrptr_r_reg[6] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[6]_i_1__1_n_0 ),
        .Q(Q[4]));
  FDCE \wrptr_r_reg[7] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[7]_i_1__1_n_0 ),
        .Q(Q[5]));
  FDCE \wrptr_r_reg[8] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[8]_i_1__1_n_0 ),
        .Q(Q[6]));
  FDCE \wrptr_r_reg[9] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__0_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[9]_i_2__1_n_0 ),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "linebuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_linebuffer_1
   (\rdptr_r_reg[2]_0 ,
    \rdptr_r_reg[3]_0 ,
    \rdptr_r_reg[4]_0 ,
    \rdptr_r_reg[5]_0 ,
    \rdptr_r_reg[8]_0 ,
    \rdptr_r_reg[7]_0 ,
    \rdptr_r_reg[6]_0 ,
    \rdptr_r_reg[9]_0 ,
    \nr_rdline_r_reg[1] ,
    \nr_rdline_r_reg[1]_0 ,
    Q,
    \rdptr_r_reg[9]_1 ,
    \rdptr_r_reg[9]_2 ,
    \rdptr_r_reg[9]_3 ,
    \rdptr_r_reg[9]_4 ,
    \rdptr_r_reg[9]_5 ,
    \rdptr_r_reg[9]_6 ,
    \rdptr_r_reg[9]_7 ,
    \rdptr_r_reg[9]_8 ,
    data_o,
    \rdptr_r_reg[7]_1 ,
    \rdptr_r_reg[7]_2 ,
    \rdptr_r_reg[7]_3 ,
    \rdptr_r_reg[7]_4 ,
    \rdptr_r_reg[7]_5 ,
    \rdptr_r_reg[7]_6 ,
    \rdptr_r_reg[7]_7 ,
    \rdptr_r_reg[7]_8 ,
    \rdptr_r_reg[7]_9 ,
    \rdptr_r_reg[7]_10 ,
    \rdptr_r_reg[7]_11 ,
    \rdptr_r_reg[7]_12 ,
    \rdptr_r_reg[7]_13 ,
    \rdptr_r_reg[7]_14 ,
    \rdptr_r_reg[7]_15 ,
    \rdptr_r_reg[7]_16 ,
    rdptr_r1_carry__0_0,
    rdptr_r1_carry__0_1,
    \rdptr_r_reg[0]_rep_0 ,
    wrptr_r1_carry__0_0,
    wrptr_r1_carry__0_1,
    \wrptr_r_reg[0]_0 ,
    clk_i,
    rst_i,
    \rdptr_r_reg[0]_rep_1 ,
    nr_rdline_r,
    \multiresh_r_reg[5][1] ,
    data_o0,
    \multiresh_r_reg[5][1]_0 ,
    \multiresh_r_reg[5][6] ,
    \multiresh_r_reg[5][6]_0 ,
    \multiresh_r_reg[5][6]_1 ,
    \multiresh_r_reg[5][6]_2 ,
    \multiresh_r_reg[5][6]_3 ,
    \multiresh_r_reg[5][6]_4 ,
    \multiresh_r_reg[5][6]_5 ,
    \multiresh_r_reg[5][6]_6 ,
    \multiresh_r_reg[5][6]_7 ,
    \multiresh_r_reg[5][6]_8 ,
    \multiresh_r_reg[5][7] ,
    \multiresh_r_reg[5][7]_0 ,
    \multiresh_r_reg[5][8] ,
    \multiresh_r_reg[5][8]_0 ,
    \multiresh_r_reg[3][1] ,
    data_o03_out,
    \multiresh_r_reg[3][1]_0 ,
    \multiresh_r_reg[3][2] ,
    \multiresh_r_reg[3][2]_0 ,
    \multiresh_r_reg[3][3] ,
    \multiresh_r_reg[3][3]_0 ,
    \multiresh_r_reg[3][4] ,
    \multiresh_r_reg[3][4]_0 ,
    \multiresh_r_reg[3][5] ,
    \multiresh_r_reg[3][5]_0 ,
    \multiresh_r_reg[3][6] ,
    \multiresh_r_reg[3][6]_0 ,
    \multiresh_r_reg[3][7] ,
    \multiresh_r_reg[3][7]_0 ,
    \multiresh_r_reg[3][8] ,
    \multiresh_r_reg[3][8]_0 ,
    rdptr_r1_carry_0,
    rdptr_r1_carry_1,
    rdptr_r1_carry_2,
    rdptr_r1_carry__0_2,
    rdptr_r1_carry__0_3,
    wrptr_r1_carry_0,
    wrptr_r1_carry_1,
    wrptr_r1_carry__0_2,
    wrptr_r1_carry__0_3,
    graydata_valid,
    nr_wrline_r,
    \sumresv_r[-1111111104]_i_29_0 ,
    \multiresv_r[1][3]_i_42_0 ,
    \multiresv_r[1][3]_i_42_1 ,
    \multiresv_r[1][3]_i_42_2 ,
    \multiresv_r[1][6]_i_42_0 ,
    \multiresv_r[1][6]_i_42_1 ,
    \multiresv_r[1][6]_i_42_2 ,
    \multiresv_r[1][8]_i_18_0 ,
    \multiresv_r[1][8]_i_18_1 ,
    graydata_o);
  output \rdptr_r_reg[2]_0 ;
  output \rdptr_r_reg[3]_0 ;
  output \rdptr_r_reg[4]_0 ;
  output \rdptr_r_reg[5]_0 ;
  output \rdptr_r_reg[8]_0 ;
  output \rdptr_r_reg[7]_0 ;
  output \rdptr_r_reg[6]_0 ;
  output \rdptr_r_reg[9]_0 ;
  output [7:0]\nr_rdline_r_reg[1] ;
  output \nr_rdline_r_reg[1]_0 ;
  output [7:0]Q;
  output \rdptr_r_reg[9]_1 ;
  output \rdptr_r_reg[9]_2 ;
  output \rdptr_r_reg[9]_3 ;
  output \rdptr_r_reg[9]_4 ;
  output \rdptr_r_reg[9]_5 ;
  output \rdptr_r_reg[9]_6 ;
  output \rdptr_r_reg[9]_7 ;
  output \rdptr_r_reg[9]_8 ;
  output [7:0]data_o;
  output \rdptr_r_reg[7]_1 ;
  output \rdptr_r_reg[7]_2 ;
  output \rdptr_r_reg[7]_3 ;
  output \rdptr_r_reg[7]_4 ;
  output \rdptr_r_reg[7]_5 ;
  output \rdptr_r_reg[7]_6 ;
  output \rdptr_r_reg[7]_7 ;
  output \rdptr_r_reg[7]_8 ;
  output \rdptr_r_reg[7]_9 ;
  output \rdptr_r_reg[7]_10 ;
  output \rdptr_r_reg[7]_11 ;
  output \rdptr_r_reg[7]_12 ;
  output \rdptr_r_reg[7]_13 ;
  output \rdptr_r_reg[7]_14 ;
  output \rdptr_r_reg[7]_15 ;
  output \rdptr_r_reg[7]_16 ;
  input [2:0]rdptr_r1_carry__0_0;
  input [1:0]rdptr_r1_carry__0_1;
  input [0:0]\rdptr_r_reg[0]_rep_0 ;
  input [2:0]wrptr_r1_carry__0_0;
  input [1:0]wrptr_r1_carry__0_1;
  input [0:0]\wrptr_r_reg[0]_0 ;
  input clk_i;
  input rst_i;
  input \rdptr_r_reg[0]_rep_1 ;
  input [1:0]nr_rdline_r;
  input \multiresh_r_reg[5][1] ;
  input [7:0]data_o0;
  input \multiresh_r_reg[5][1]_0 ;
  input \multiresh_r_reg[5][6] ;
  input \multiresh_r_reg[5][6]_0 ;
  input \multiresh_r_reg[5][6]_1 ;
  input \multiresh_r_reg[5][6]_2 ;
  input \multiresh_r_reg[5][6]_3 ;
  input \multiresh_r_reg[5][6]_4 ;
  input \multiresh_r_reg[5][6]_5 ;
  input \multiresh_r_reg[5][6]_6 ;
  input \multiresh_r_reg[5][6]_7 ;
  input \multiresh_r_reg[5][6]_8 ;
  input \multiresh_r_reg[5][7] ;
  input \multiresh_r_reg[5][7]_0 ;
  input \multiresh_r_reg[5][8] ;
  input \multiresh_r_reg[5][8]_0 ;
  input \multiresh_r_reg[3][1] ;
  input [7:0]data_o03_out;
  input \multiresh_r_reg[3][1]_0 ;
  input \multiresh_r_reg[3][2] ;
  input \multiresh_r_reg[3][2]_0 ;
  input \multiresh_r_reg[3][3] ;
  input \multiresh_r_reg[3][3]_0 ;
  input \multiresh_r_reg[3][4] ;
  input \multiresh_r_reg[3][4]_0 ;
  input \multiresh_r_reg[3][5] ;
  input \multiresh_r_reg[3][5]_0 ;
  input \multiresh_r_reg[3][6] ;
  input \multiresh_r_reg[3][6]_0 ;
  input \multiresh_r_reg[3][7] ;
  input \multiresh_r_reg[3][7]_0 ;
  input \multiresh_r_reg[3][8] ;
  input \multiresh_r_reg[3][8]_0 ;
  input [1:0]rdptr_r1_carry_0;
  input rdptr_r1_carry_1;
  input rdptr_r1_carry_2;
  input rdptr_r1_carry__0_2;
  input rdptr_r1_carry__0_3;
  input wrptr_r1_carry_0;
  input wrptr_r1_carry_1;
  input wrptr_r1_carry__0_2;
  input wrptr_r1_carry__0_3;
  input graydata_valid;
  input [1:0]nr_wrline_r;
  input [7:0]\sumresv_r[-1111111104]_i_29_0 ;
  input \multiresv_r[1][3]_i_42_0 ;
  input \multiresv_r[1][3]_i_42_1 ;
  input \multiresv_r[1][3]_i_42_2 ;
  input \multiresv_r[1][6]_i_42_0 ;
  input \multiresv_r[1][6]_i_42_1 ;
  input \multiresv_r[1][6]_i_42_2 ;
  input \multiresv_r[1][8]_i_18_0 ;
  input \multiresv_r[1][8]_i_18_1 ;
  input [7:0]graydata_o;

  wire [7:0]Q;
  wire clk_i;
  wire [7:0]data_o;
  wire [7:0]data_o0;
  wire [7:0]data_o03_out;
  wire [47:41]data_o__0;
  wire [7:0]graydata_o;
  wire graydata_valid;
  wire line_r_reg_r1_0_63_0_2_i_1__2_n_0;
  wire line_r_reg_r1_0_63_0_2_n_0;
  wire line_r_reg_r1_0_63_0_2_n_1;
  wire line_r_reg_r1_0_63_0_2_n_2;
  wire line_r_reg_r1_0_63_3_5_n_0;
  wire line_r_reg_r1_0_63_3_5_n_1;
  wire line_r_reg_r1_0_63_3_5_n_2;
  wire line_r_reg_r1_0_63_6_7_n_0;
  wire line_r_reg_r1_0_63_6_7_n_1;
  wire line_r_reg_r1_128_191_0_2_i_1__2_n_0;
  wire line_r_reg_r1_128_191_0_2_n_0;
  wire line_r_reg_r1_128_191_0_2_n_1;
  wire line_r_reg_r1_128_191_0_2_n_2;
  wire line_r_reg_r1_128_191_3_5_n_0;
  wire line_r_reg_r1_128_191_3_5_n_1;
  wire line_r_reg_r1_128_191_3_5_n_2;
  wire line_r_reg_r1_128_191_6_7_n_0;
  wire line_r_reg_r1_128_191_6_7_n_1;
  wire line_r_reg_r1_192_255_0_2_i_1__2_n_0;
  wire line_r_reg_r1_192_255_0_2_n_0;
  wire line_r_reg_r1_192_255_0_2_n_1;
  wire line_r_reg_r1_192_255_0_2_n_2;
  wire line_r_reg_r1_192_255_3_5_n_0;
  wire line_r_reg_r1_192_255_3_5_n_1;
  wire line_r_reg_r1_192_255_3_5_n_2;
  wire line_r_reg_r1_192_255_6_7_n_0;
  wire line_r_reg_r1_192_255_6_7_n_1;
  wire line_r_reg_r1_256_319_0_2_i_1__2_n_0;
  wire line_r_reg_r1_256_319_0_2_n_0;
  wire line_r_reg_r1_256_319_0_2_n_1;
  wire line_r_reg_r1_256_319_0_2_n_2;
  wire line_r_reg_r1_256_319_3_5_n_0;
  wire line_r_reg_r1_256_319_3_5_n_1;
  wire line_r_reg_r1_256_319_3_5_n_2;
  wire line_r_reg_r1_256_319_6_7_n_0;
  wire line_r_reg_r1_256_319_6_7_n_1;
  wire line_r_reg_r1_320_383_0_2_i_1__2_n_0;
  wire line_r_reg_r1_320_383_0_2_n_0;
  wire line_r_reg_r1_320_383_0_2_n_1;
  wire line_r_reg_r1_320_383_0_2_n_2;
  wire line_r_reg_r1_320_383_3_5_n_0;
  wire line_r_reg_r1_320_383_3_5_n_1;
  wire line_r_reg_r1_320_383_3_5_n_2;
  wire line_r_reg_r1_320_383_6_7_n_0;
  wire line_r_reg_r1_320_383_6_7_n_1;
  wire line_r_reg_r1_384_447_0_2_i_1__2_n_0;
  wire line_r_reg_r1_384_447_0_2_n_0;
  wire line_r_reg_r1_384_447_0_2_n_1;
  wire line_r_reg_r1_384_447_0_2_n_2;
  wire line_r_reg_r1_384_447_3_5_n_0;
  wire line_r_reg_r1_384_447_3_5_n_1;
  wire line_r_reg_r1_384_447_3_5_n_2;
  wire line_r_reg_r1_384_447_6_7_n_0;
  wire line_r_reg_r1_384_447_6_7_n_1;
  wire line_r_reg_r1_448_511_0_2_i_1__2_n_0;
  wire line_r_reg_r1_448_511_0_2_n_0;
  wire line_r_reg_r1_448_511_0_2_n_1;
  wire line_r_reg_r1_448_511_0_2_n_2;
  wire line_r_reg_r1_448_511_3_5_n_0;
  wire line_r_reg_r1_448_511_3_5_n_1;
  wire line_r_reg_r1_448_511_3_5_n_2;
  wire line_r_reg_r1_448_511_6_7_n_0;
  wire line_r_reg_r1_448_511_6_7_n_1;
  wire line_r_reg_r1_512_575_0_2_i_1__2_n_0;
  wire line_r_reg_r1_512_575_0_2_n_0;
  wire line_r_reg_r1_512_575_0_2_n_1;
  wire line_r_reg_r1_512_575_0_2_n_2;
  wire line_r_reg_r1_512_575_3_5_n_0;
  wire line_r_reg_r1_512_575_3_5_n_1;
  wire line_r_reg_r1_512_575_3_5_n_2;
  wire line_r_reg_r1_512_575_6_7_n_0;
  wire line_r_reg_r1_512_575_6_7_n_1;
  wire line_r_reg_r1_576_639_0_2_i_1__2_n_0;
  wire line_r_reg_r1_576_639_0_2_n_0;
  wire line_r_reg_r1_576_639_0_2_n_1;
  wire line_r_reg_r1_576_639_0_2_n_2;
  wire line_r_reg_r1_576_639_3_5_n_0;
  wire line_r_reg_r1_576_639_3_5_n_1;
  wire line_r_reg_r1_576_639_3_5_n_2;
  wire line_r_reg_r1_576_639_6_7_n_0;
  wire line_r_reg_r1_576_639_6_7_n_1;
  wire line_r_reg_r1_640_703_0_2_i_1__2_n_0;
  wire line_r_reg_r1_640_703_0_2_n_0;
  wire line_r_reg_r1_640_703_0_2_n_1;
  wire line_r_reg_r1_640_703_0_2_n_2;
  wire line_r_reg_r1_640_703_3_5_n_0;
  wire line_r_reg_r1_640_703_3_5_n_1;
  wire line_r_reg_r1_640_703_3_5_n_2;
  wire line_r_reg_r1_640_703_6_7_n_0;
  wire line_r_reg_r1_640_703_6_7_n_1;
  wire line_r_reg_r1_64_127_0_2_i_1__2_n_0;
  wire line_r_reg_r1_64_127_0_2_n_0;
  wire line_r_reg_r1_64_127_0_2_n_1;
  wire line_r_reg_r1_64_127_0_2_n_2;
  wire line_r_reg_r1_64_127_3_5_n_0;
  wire line_r_reg_r1_64_127_3_5_n_1;
  wire line_r_reg_r1_64_127_3_5_n_2;
  wire line_r_reg_r1_64_127_6_7_n_0;
  wire line_r_reg_r1_64_127_6_7_n_1;
  wire line_r_reg_r1_704_767_0_2_i_1__2_n_0;
  wire line_r_reg_r1_704_767_0_2_n_0;
  wire line_r_reg_r1_704_767_0_2_n_1;
  wire line_r_reg_r1_704_767_0_2_n_2;
  wire line_r_reg_r1_704_767_3_5_n_0;
  wire line_r_reg_r1_704_767_3_5_n_1;
  wire line_r_reg_r1_704_767_3_5_n_2;
  wire line_r_reg_r1_704_767_6_7_n_0;
  wire line_r_reg_r1_704_767_6_7_n_1;
  wire line_r_reg_r1_768_831_0_2_i_1__2_n_0;
  wire line_r_reg_r1_768_831_0_2_n_0;
  wire line_r_reg_r1_768_831_0_2_n_1;
  wire line_r_reg_r1_768_831_0_2_n_2;
  wire line_r_reg_r1_768_831_3_5_n_0;
  wire line_r_reg_r1_768_831_3_5_n_1;
  wire line_r_reg_r1_768_831_3_5_n_2;
  wire line_r_reg_r1_768_831_6_7_n_0;
  wire line_r_reg_r1_768_831_6_7_n_1;
  wire line_r_reg_r1_832_895_0_2_i_1__2_n_0;
  wire line_r_reg_r1_832_895_0_2_n_0;
  wire line_r_reg_r1_832_895_0_2_n_1;
  wire line_r_reg_r1_832_895_0_2_n_2;
  wire line_r_reg_r1_832_895_3_5_n_0;
  wire line_r_reg_r1_832_895_3_5_n_1;
  wire line_r_reg_r1_832_895_3_5_n_2;
  wire line_r_reg_r1_832_895_6_7_n_0;
  wire line_r_reg_r1_832_895_6_7_n_1;
  wire line_r_reg_r1_896_959_0_2_i_1__2_n_0;
  wire line_r_reg_r1_896_959_0_2_n_0;
  wire line_r_reg_r1_896_959_0_2_n_1;
  wire line_r_reg_r1_896_959_0_2_n_2;
  wire line_r_reg_r1_896_959_3_5_n_0;
  wire line_r_reg_r1_896_959_3_5_n_1;
  wire line_r_reg_r1_896_959_3_5_n_2;
  wire line_r_reg_r1_896_959_6_7_n_0;
  wire line_r_reg_r1_896_959_6_7_n_1;
  wire line_r_reg_r1_960_1023_0_2_i_1__2_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_1;
  wire line_r_reg_r1_960_1023_0_2_n_2;
  wire line_r_reg_r1_960_1023_3_5_n_0;
  wire line_r_reg_r1_960_1023_3_5_n_1;
  wire line_r_reg_r1_960_1023_3_5_n_2;
  wire line_r_reg_r1_960_1023_6_7_n_0;
  wire line_r_reg_r1_960_1023_6_7_n_1;
  wire line_r_reg_r2_0_63_0_2_i_1__2_n_0;
  wire line_r_reg_r2_0_63_0_2_i_2__2_n_0;
  wire line_r_reg_r2_0_63_0_2_i_3__2_n_0;
  wire line_r_reg_r2_0_63_0_2_i_4__2_n_0;
  wire line_r_reg_r2_0_63_0_2_i_5__2_n_0;
  wire line_r_reg_r2_0_63_0_2_i_6__2_n_0;
  wire line_r_reg_r2_0_63_0_2_n_0;
  wire line_r_reg_r2_0_63_0_2_n_1;
  wire line_r_reg_r2_0_63_0_2_n_2;
  wire line_r_reg_r2_0_63_3_5_n_0;
  wire line_r_reg_r2_0_63_3_5_n_1;
  wire line_r_reg_r2_0_63_3_5_n_2;
  wire line_r_reg_r2_0_63_6_7_n_0;
  wire line_r_reg_r2_0_63_6_7_n_1;
  wire line_r_reg_r2_128_191_0_2_n_0;
  wire line_r_reg_r2_128_191_0_2_n_1;
  wire line_r_reg_r2_128_191_0_2_n_2;
  wire line_r_reg_r2_128_191_3_5_n_0;
  wire line_r_reg_r2_128_191_3_5_n_1;
  wire line_r_reg_r2_128_191_3_5_n_2;
  wire line_r_reg_r2_128_191_6_7_n_0;
  wire line_r_reg_r2_128_191_6_7_n_1;
  wire line_r_reg_r2_192_255_0_2_n_0;
  wire line_r_reg_r2_192_255_0_2_n_1;
  wire line_r_reg_r2_192_255_0_2_n_2;
  wire line_r_reg_r2_192_255_3_5_n_0;
  wire line_r_reg_r2_192_255_3_5_n_1;
  wire line_r_reg_r2_192_255_3_5_n_2;
  wire line_r_reg_r2_192_255_6_7_n_0;
  wire line_r_reg_r2_192_255_6_7_n_1;
  wire line_r_reg_r2_256_319_0_2_n_0;
  wire line_r_reg_r2_256_319_0_2_n_1;
  wire line_r_reg_r2_256_319_0_2_n_2;
  wire line_r_reg_r2_256_319_3_5_n_0;
  wire line_r_reg_r2_256_319_3_5_n_1;
  wire line_r_reg_r2_256_319_3_5_n_2;
  wire line_r_reg_r2_256_319_6_7_n_0;
  wire line_r_reg_r2_256_319_6_7_n_1;
  wire line_r_reg_r2_320_383_0_2_n_0;
  wire line_r_reg_r2_320_383_0_2_n_1;
  wire line_r_reg_r2_320_383_0_2_n_2;
  wire line_r_reg_r2_320_383_3_5_n_0;
  wire line_r_reg_r2_320_383_3_5_n_1;
  wire line_r_reg_r2_320_383_3_5_n_2;
  wire line_r_reg_r2_320_383_6_7_n_0;
  wire line_r_reg_r2_320_383_6_7_n_1;
  wire line_r_reg_r2_384_447_0_2_n_0;
  wire line_r_reg_r2_384_447_0_2_n_1;
  wire line_r_reg_r2_384_447_0_2_n_2;
  wire line_r_reg_r2_384_447_3_5_n_0;
  wire line_r_reg_r2_384_447_3_5_n_1;
  wire line_r_reg_r2_384_447_3_5_n_2;
  wire line_r_reg_r2_384_447_6_7_n_0;
  wire line_r_reg_r2_384_447_6_7_n_1;
  wire line_r_reg_r2_448_511_0_2_n_0;
  wire line_r_reg_r2_448_511_0_2_n_1;
  wire line_r_reg_r2_448_511_0_2_n_2;
  wire line_r_reg_r2_448_511_3_5_n_0;
  wire line_r_reg_r2_448_511_3_5_n_1;
  wire line_r_reg_r2_448_511_3_5_n_2;
  wire line_r_reg_r2_448_511_6_7_n_0;
  wire line_r_reg_r2_448_511_6_7_n_1;
  wire line_r_reg_r2_512_575_0_2_n_0;
  wire line_r_reg_r2_512_575_0_2_n_1;
  wire line_r_reg_r2_512_575_0_2_n_2;
  wire line_r_reg_r2_512_575_3_5_n_0;
  wire line_r_reg_r2_512_575_3_5_n_1;
  wire line_r_reg_r2_512_575_3_5_n_2;
  wire line_r_reg_r2_512_575_6_7_n_0;
  wire line_r_reg_r2_512_575_6_7_n_1;
  wire line_r_reg_r2_576_639_0_2_n_0;
  wire line_r_reg_r2_576_639_0_2_n_1;
  wire line_r_reg_r2_576_639_0_2_n_2;
  wire line_r_reg_r2_576_639_3_5_n_0;
  wire line_r_reg_r2_576_639_3_5_n_1;
  wire line_r_reg_r2_576_639_3_5_n_2;
  wire line_r_reg_r2_576_639_6_7_n_0;
  wire line_r_reg_r2_576_639_6_7_n_1;
  wire line_r_reg_r2_640_703_0_2_n_0;
  wire line_r_reg_r2_640_703_0_2_n_1;
  wire line_r_reg_r2_640_703_0_2_n_2;
  wire line_r_reg_r2_640_703_3_5_n_0;
  wire line_r_reg_r2_640_703_3_5_n_1;
  wire line_r_reg_r2_640_703_3_5_n_2;
  wire line_r_reg_r2_640_703_6_7_n_0;
  wire line_r_reg_r2_640_703_6_7_n_1;
  wire line_r_reg_r2_64_127_0_2_n_0;
  wire line_r_reg_r2_64_127_0_2_n_1;
  wire line_r_reg_r2_64_127_0_2_n_2;
  wire line_r_reg_r2_64_127_3_5_n_0;
  wire line_r_reg_r2_64_127_3_5_n_1;
  wire line_r_reg_r2_64_127_3_5_n_2;
  wire line_r_reg_r2_64_127_6_7_n_0;
  wire line_r_reg_r2_64_127_6_7_n_1;
  wire line_r_reg_r2_704_767_0_2_n_0;
  wire line_r_reg_r2_704_767_0_2_n_1;
  wire line_r_reg_r2_704_767_0_2_n_2;
  wire line_r_reg_r2_704_767_3_5_n_0;
  wire line_r_reg_r2_704_767_3_5_n_1;
  wire line_r_reg_r2_704_767_3_5_n_2;
  wire line_r_reg_r2_704_767_6_7_n_0;
  wire line_r_reg_r2_704_767_6_7_n_1;
  wire line_r_reg_r2_768_831_0_2_n_0;
  wire line_r_reg_r2_768_831_0_2_n_1;
  wire line_r_reg_r2_768_831_0_2_n_2;
  wire line_r_reg_r2_768_831_3_5_n_0;
  wire line_r_reg_r2_768_831_3_5_n_1;
  wire line_r_reg_r2_768_831_3_5_n_2;
  wire line_r_reg_r2_768_831_6_7_n_0;
  wire line_r_reg_r2_768_831_6_7_n_1;
  wire line_r_reg_r2_832_895_0_2_n_0;
  wire line_r_reg_r2_832_895_0_2_n_1;
  wire line_r_reg_r2_832_895_0_2_n_2;
  wire line_r_reg_r2_832_895_3_5_n_0;
  wire line_r_reg_r2_832_895_3_5_n_1;
  wire line_r_reg_r2_832_895_3_5_n_2;
  wire line_r_reg_r2_832_895_6_7_n_0;
  wire line_r_reg_r2_832_895_6_7_n_1;
  wire line_r_reg_r2_896_959_0_2_n_0;
  wire line_r_reg_r2_896_959_0_2_n_1;
  wire line_r_reg_r2_896_959_0_2_n_2;
  wire line_r_reg_r2_896_959_3_5_n_0;
  wire line_r_reg_r2_896_959_3_5_n_1;
  wire line_r_reg_r2_896_959_3_5_n_2;
  wire line_r_reg_r2_896_959_6_7_n_0;
  wire line_r_reg_r2_896_959_6_7_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_0;
  wire line_r_reg_r2_960_1023_0_2_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_2;
  wire line_r_reg_r2_960_1023_3_5_n_0;
  wire line_r_reg_r2_960_1023_3_5_n_1;
  wire line_r_reg_r2_960_1023_3_5_n_2;
  wire line_r_reg_r2_960_1023_6_7_n_0;
  wire line_r_reg_r2_960_1023_6_7_n_1;
  wire line_r_reg_r3_0_63_0_2_n_0;
  wire line_r_reg_r3_0_63_0_2_n_1;
  wire line_r_reg_r3_0_63_0_2_n_2;
  wire line_r_reg_r3_0_63_3_5_n_0;
  wire line_r_reg_r3_0_63_3_5_n_1;
  wire line_r_reg_r3_0_63_3_5_n_2;
  wire line_r_reg_r3_0_63_6_7_n_0;
  wire line_r_reg_r3_0_63_6_7_n_1;
  wire line_r_reg_r3_128_191_0_2_n_0;
  wire line_r_reg_r3_128_191_0_2_n_1;
  wire line_r_reg_r3_128_191_0_2_n_2;
  wire line_r_reg_r3_128_191_3_5_n_0;
  wire line_r_reg_r3_128_191_3_5_n_1;
  wire line_r_reg_r3_128_191_3_5_n_2;
  wire line_r_reg_r3_128_191_6_7_n_0;
  wire line_r_reg_r3_128_191_6_7_n_1;
  wire line_r_reg_r3_192_255_0_2_n_0;
  wire line_r_reg_r3_192_255_0_2_n_1;
  wire line_r_reg_r3_192_255_0_2_n_2;
  wire line_r_reg_r3_192_255_3_5_n_0;
  wire line_r_reg_r3_192_255_3_5_n_1;
  wire line_r_reg_r3_192_255_3_5_n_2;
  wire line_r_reg_r3_192_255_6_7_n_0;
  wire line_r_reg_r3_192_255_6_7_n_1;
  wire line_r_reg_r3_256_319_0_2_n_0;
  wire line_r_reg_r3_256_319_0_2_n_1;
  wire line_r_reg_r3_256_319_0_2_n_2;
  wire line_r_reg_r3_256_319_3_5_n_0;
  wire line_r_reg_r3_256_319_3_5_n_1;
  wire line_r_reg_r3_256_319_3_5_n_2;
  wire line_r_reg_r3_256_319_6_7_n_0;
  wire line_r_reg_r3_256_319_6_7_n_1;
  wire line_r_reg_r3_320_383_0_2_n_0;
  wire line_r_reg_r3_320_383_0_2_n_1;
  wire line_r_reg_r3_320_383_0_2_n_2;
  wire line_r_reg_r3_320_383_3_5_n_0;
  wire line_r_reg_r3_320_383_3_5_n_1;
  wire line_r_reg_r3_320_383_3_5_n_2;
  wire line_r_reg_r3_320_383_6_7_n_0;
  wire line_r_reg_r3_320_383_6_7_n_1;
  wire line_r_reg_r3_384_447_0_2_n_0;
  wire line_r_reg_r3_384_447_0_2_n_1;
  wire line_r_reg_r3_384_447_0_2_n_2;
  wire line_r_reg_r3_384_447_3_5_n_0;
  wire line_r_reg_r3_384_447_3_5_n_1;
  wire line_r_reg_r3_384_447_3_5_n_2;
  wire line_r_reg_r3_384_447_6_7_n_0;
  wire line_r_reg_r3_384_447_6_7_n_1;
  wire line_r_reg_r3_448_511_0_2_n_0;
  wire line_r_reg_r3_448_511_0_2_n_1;
  wire line_r_reg_r3_448_511_0_2_n_2;
  wire line_r_reg_r3_448_511_3_5_n_0;
  wire line_r_reg_r3_448_511_3_5_n_1;
  wire line_r_reg_r3_448_511_3_5_n_2;
  wire line_r_reg_r3_448_511_6_7_n_0;
  wire line_r_reg_r3_448_511_6_7_n_1;
  wire line_r_reg_r3_512_575_0_2_n_0;
  wire line_r_reg_r3_512_575_0_2_n_1;
  wire line_r_reg_r3_512_575_0_2_n_2;
  wire line_r_reg_r3_512_575_3_5_n_0;
  wire line_r_reg_r3_512_575_3_5_n_1;
  wire line_r_reg_r3_512_575_3_5_n_2;
  wire line_r_reg_r3_512_575_6_7_n_0;
  wire line_r_reg_r3_512_575_6_7_n_1;
  wire line_r_reg_r3_576_639_0_2_n_0;
  wire line_r_reg_r3_576_639_0_2_n_1;
  wire line_r_reg_r3_576_639_0_2_n_2;
  wire line_r_reg_r3_576_639_3_5_n_0;
  wire line_r_reg_r3_576_639_3_5_n_1;
  wire line_r_reg_r3_576_639_3_5_n_2;
  wire line_r_reg_r3_576_639_6_7_n_0;
  wire line_r_reg_r3_576_639_6_7_n_1;
  wire line_r_reg_r3_640_703_0_2_n_0;
  wire line_r_reg_r3_640_703_0_2_n_1;
  wire line_r_reg_r3_640_703_0_2_n_2;
  wire line_r_reg_r3_640_703_3_5_n_0;
  wire line_r_reg_r3_640_703_3_5_n_1;
  wire line_r_reg_r3_640_703_3_5_n_2;
  wire line_r_reg_r3_640_703_6_7_n_0;
  wire line_r_reg_r3_640_703_6_7_n_1;
  wire line_r_reg_r3_64_127_0_2_n_0;
  wire line_r_reg_r3_64_127_0_2_n_1;
  wire line_r_reg_r3_64_127_0_2_n_2;
  wire line_r_reg_r3_64_127_3_5_n_0;
  wire line_r_reg_r3_64_127_3_5_n_1;
  wire line_r_reg_r3_64_127_3_5_n_2;
  wire line_r_reg_r3_64_127_6_7_n_0;
  wire line_r_reg_r3_64_127_6_7_n_1;
  wire line_r_reg_r3_704_767_0_2_n_0;
  wire line_r_reg_r3_704_767_0_2_n_1;
  wire line_r_reg_r3_704_767_0_2_n_2;
  wire line_r_reg_r3_704_767_3_5_n_0;
  wire line_r_reg_r3_704_767_3_5_n_1;
  wire line_r_reg_r3_704_767_3_5_n_2;
  wire line_r_reg_r3_704_767_6_7_n_0;
  wire line_r_reg_r3_704_767_6_7_n_1;
  wire line_r_reg_r3_768_831_0_2_n_0;
  wire line_r_reg_r3_768_831_0_2_n_1;
  wire line_r_reg_r3_768_831_0_2_n_2;
  wire line_r_reg_r3_768_831_3_5_n_0;
  wire line_r_reg_r3_768_831_3_5_n_1;
  wire line_r_reg_r3_768_831_3_5_n_2;
  wire line_r_reg_r3_768_831_6_7_n_0;
  wire line_r_reg_r3_768_831_6_7_n_1;
  wire line_r_reg_r3_832_895_0_2_n_0;
  wire line_r_reg_r3_832_895_0_2_n_1;
  wire line_r_reg_r3_832_895_0_2_n_2;
  wire line_r_reg_r3_832_895_3_5_n_0;
  wire line_r_reg_r3_832_895_3_5_n_1;
  wire line_r_reg_r3_832_895_3_5_n_2;
  wire line_r_reg_r3_832_895_6_7_n_0;
  wire line_r_reg_r3_832_895_6_7_n_1;
  wire line_r_reg_r3_896_959_0_2_n_0;
  wire line_r_reg_r3_896_959_0_2_n_1;
  wire line_r_reg_r3_896_959_0_2_n_2;
  wire line_r_reg_r3_896_959_3_5_n_0;
  wire line_r_reg_r3_896_959_3_5_n_1;
  wire line_r_reg_r3_896_959_3_5_n_2;
  wire line_r_reg_r3_896_959_6_7_n_0;
  wire line_r_reg_r3_896_959_6_7_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_0;
  wire line_r_reg_r3_960_1023_0_2_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_2;
  wire line_r_reg_r3_960_1023_3_5_n_0;
  wire line_r_reg_r3_960_1023_3_5_n_1;
  wire line_r_reg_r3_960_1023_3_5_n_2;
  wire line_r_reg_r3_960_1023_6_7_n_0;
  wire line_r_reg_r3_960_1023_6_7_n_1;
  wire \multiresh_r[3][1]_i_14_n_0 ;
  wire \multiresh_r[3][1]_i_15_n_0 ;
  wire \multiresh_r[3][1]_i_16_n_0 ;
  wire \multiresh_r[3][1]_i_17_n_0 ;
  wire \multiresh_r[3][1]_i_18_n_0 ;
  wire \multiresh_r[3][1]_i_19_n_0 ;
  wire \multiresh_r[3][1]_i_20_n_0 ;
  wire \multiresh_r[3][1]_i_21_n_0 ;
  wire \multiresh_r[3][1]_i_6_n_0 ;
  wire \multiresh_r[3][1]_i_7_n_0 ;
  wire \multiresh_r[5][9]_i_4_n_0 ;
  wire \multiresh_r_reg[3][1] ;
  wire \multiresh_r_reg[3][1]_0 ;
  wire \multiresh_r_reg[3][2] ;
  wire \multiresh_r_reg[3][2]_0 ;
  wire \multiresh_r_reg[3][3] ;
  wire \multiresh_r_reg[3][3]_0 ;
  wire \multiresh_r_reg[3][4] ;
  wire \multiresh_r_reg[3][4]_0 ;
  wire \multiresh_r_reg[3][5] ;
  wire \multiresh_r_reg[3][5]_0 ;
  wire \multiresh_r_reg[3][6] ;
  wire \multiresh_r_reg[3][6]_0 ;
  wire \multiresh_r_reg[3][7] ;
  wire \multiresh_r_reg[3][7]_0 ;
  wire \multiresh_r_reg[3][8] ;
  wire \multiresh_r_reg[3][8]_0 ;
  wire \multiresh_r_reg[5][1] ;
  wire \multiresh_r_reg[5][1]_0 ;
  wire \multiresh_r_reg[5][6] ;
  wire \multiresh_r_reg[5][6]_0 ;
  wire \multiresh_r_reg[5][6]_1 ;
  wire \multiresh_r_reg[5][6]_2 ;
  wire \multiresh_r_reg[5][6]_3 ;
  wire \multiresh_r_reg[5][6]_4 ;
  wire \multiresh_r_reg[5][6]_5 ;
  wire \multiresh_r_reg[5][6]_6 ;
  wire \multiresh_r_reg[5][6]_7 ;
  wire \multiresh_r_reg[5][6]_8 ;
  wire \multiresh_r_reg[5][7] ;
  wire \multiresh_r_reg[5][7]_0 ;
  wire \multiresh_r_reg[5][8] ;
  wire \multiresh_r_reg[5][8]_0 ;
  wire \multiresv_r[1][2]_i_12_n_0 ;
  wire \multiresv_r[1][2]_i_13_n_0 ;
  wire \multiresv_r[1][2]_i_38_n_0 ;
  wire \multiresv_r[1][2]_i_39_n_0 ;
  wire \multiresv_r[1][2]_i_40_n_0 ;
  wire \multiresv_r[1][2]_i_41_n_0 ;
  wire \multiresv_r[1][2]_i_42_n_0 ;
  wire \multiresv_r[1][2]_i_43_n_0 ;
  wire \multiresv_r[1][2]_i_44_n_0 ;
  wire \multiresv_r[1][2]_i_45_n_0 ;
  wire \multiresv_r[1][3]_i_12_n_0 ;
  wire \multiresv_r[1][3]_i_13_n_0 ;
  wire \multiresv_r[1][3]_i_38_n_0 ;
  wire \multiresv_r[1][3]_i_39_n_0 ;
  wire \multiresv_r[1][3]_i_40_n_0 ;
  wire \multiresv_r[1][3]_i_41_n_0 ;
  wire \multiresv_r[1][3]_i_42_0 ;
  wire \multiresv_r[1][3]_i_42_1 ;
  wire \multiresv_r[1][3]_i_42_2 ;
  wire \multiresv_r[1][3]_i_42_n_0 ;
  wire \multiresv_r[1][3]_i_43_n_0 ;
  wire \multiresv_r[1][3]_i_44_n_0 ;
  wire \multiresv_r[1][3]_i_45_n_0 ;
  wire \multiresv_r[1][4]_i_12_n_0 ;
  wire \multiresv_r[1][4]_i_13_n_0 ;
  wire \multiresv_r[1][4]_i_38_n_0 ;
  wire \multiresv_r[1][4]_i_39_n_0 ;
  wire \multiresv_r[1][4]_i_40_n_0 ;
  wire \multiresv_r[1][4]_i_41_n_0 ;
  wire \multiresv_r[1][4]_i_42_n_0 ;
  wire \multiresv_r[1][4]_i_43_n_0 ;
  wire \multiresv_r[1][4]_i_44_n_0 ;
  wire \multiresv_r[1][4]_i_45_n_0 ;
  wire \multiresv_r[1][5]_i_12_n_0 ;
  wire \multiresv_r[1][5]_i_13_n_0 ;
  wire \multiresv_r[1][5]_i_38_n_0 ;
  wire \multiresv_r[1][5]_i_39_n_0 ;
  wire \multiresv_r[1][5]_i_40_n_0 ;
  wire \multiresv_r[1][5]_i_41_n_0 ;
  wire \multiresv_r[1][5]_i_42_n_0 ;
  wire \multiresv_r[1][5]_i_43_n_0 ;
  wire \multiresv_r[1][5]_i_44_n_0 ;
  wire \multiresv_r[1][5]_i_45_n_0 ;
  wire \multiresv_r[1][6]_i_12_n_0 ;
  wire \multiresv_r[1][6]_i_13_n_0 ;
  wire \multiresv_r[1][6]_i_38_n_0 ;
  wire \multiresv_r[1][6]_i_39_n_0 ;
  wire \multiresv_r[1][6]_i_40_n_0 ;
  wire \multiresv_r[1][6]_i_41_n_0 ;
  wire \multiresv_r[1][6]_i_42_0 ;
  wire \multiresv_r[1][6]_i_42_1 ;
  wire \multiresv_r[1][6]_i_42_2 ;
  wire \multiresv_r[1][6]_i_42_n_0 ;
  wire \multiresv_r[1][6]_i_43_n_0 ;
  wire \multiresv_r[1][6]_i_44_n_0 ;
  wire \multiresv_r[1][6]_i_45_n_0 ;
  wire \multiresv_r[1][7]_i_18_n_0 ;
  wire \multiresv_r[1][7]_i_19_n_0 ;
  wire \multiresv_r[1][7]_i_20_n_0 ;
  wire \multiresv_r[1][7]_i_21_n_0 ;
  wire \multiresv_r[1][8]_i_18_0 ;
  wire \multiresv_r[1][8]_i_18_1 ;
  wire \multiresv_r[1][8]_i_18_n_0 ;
  wire \multiresv_r[1][8]_i_19_n_0 ;
  wire \multiresv_r[1][8]_i_20_n_0 ;
  wire \multiresv_r[1][8]_i_21_n_0 ;
  wire \multiresv_r[7][1]_i_22_n_0 ;
  wire \multiresv_r[7][1]_i_23_n_0 ;
  wire \multiresv_r[7][1]_i_24_n_0 ;
  wire \multiresv_r[7][1]_i_25_n_0 ;
  wire \multiresv_r[7][1]_i_26_n_0 ;
  wire \multiresv_r[7][1]_i_27_n_0 ;
  wire \multiresv_r[7][1]_i_28_n_0 ;
  wire \multiresv_r[7][1]_i_29_n_0 ;
  wire \multiresv_r[7][1]_i_8_n_0 ;
  wire \multiresv_r[7][1]_i_9_n_0 ;
  wire [1:0]nr_rdline_r;
  wire [7:0]\nr_rdline_r_reg[1] ;
  wire \nr_rdline_r_reg[1]_0 ;
  wire [1:0]nr_wrline_r;
  wire [9:1]p_2_in;
  wire [1:0]rdptr_r1_carry_0;
  wire rdptr_r1_carry_1;
  wire rdptr_r1_carry_2;
  wire [2:0]rdptr_r1_carry__0_0;
  wire [1:0]rdptr_r1_carry__0_1;
  wire rdptr_r1_carry__0_2;
  wire rdptr_r1_carry__0_3;
  wire rdptr_r1_carry__0_i_2__1_n_0;
  wire rdptr_r1_carry__0_n_3;
  wire rdptr_r1_carry_i_4__1_n_0;
  wire rdptr_r1_carry_i_6__1_n_0;
  wire rdptr_r1_carry_i_8__1_n_0;
  wire rdptr_r1_carry_n_0;
  wire rdptr_r1_carry_n_1;
  wire rdptr_r1_carry_n_2;
  wire rdptr_r1_carry_n_3;
  wire \rdptr_r[0]_i_1__2_n_0 ;
  wire \rdptr_r[0]_i_2__2_n_0 ;
  wire \rdptr_r[0]_rep_i_1_n_0 ;
  wire \rdptr_r[1]_i_1__2_n_0 ;
  wire \rdptr_r[2]_i_1__2_n_0 ;
  wire \rdptr_r[3]_i_1__2_n_0 ;
  wire \rdptr_r[4]_i_1__2_n_0 ;
  wire \rdptr_r[5]_i_1__2_n_0 ;
  wire \rdptr_r[6]_i_1__2_n_0 ;
  wire \rdptr_r[6]_i_2__2_n_0 ;
  wire \rdptr_r[7]_i_1__2_n_0 ;
  wire \rdptr_r[7]_i_2__2_n_0 ;
  wire \rdptr_r[8]_i_1__2_n_0 ;
  wire \rdptr_r[8]_i_2__2_n_0 ;
  wire \rdptr_r[8]_i_3__2_n_0 ;
  wire \rdptr_r[9]_i_1__2_n_0 ;
  wire \rdptr_r[9]_i_2__2_n_0 ;
  wire [0:0]rdptr_r_reg;
  wire [0:0]\rdptr_r_reg[0]_rep_0 ;
  wire \rdptr_r_reg[0]_rep_1 ;
  wire \rdptr_r_reg[0]_rep_n_0 ;
  wire \rdptr_r_reg[2]_0 ;
  wire \rdptr_r_reg[3]_0 ;
  wire \rdptr_r_reg[4]_0 ;
  wire \rdptr_r_reg[5]_0 ;
  wire \rdptr_r_reg[6]_0 ;
  wire \rdptr_r_reg[7]_0 ;
  wire \rdptr_r_reg[7]_1 ;
  wire \rdptr_r_reg[7]_10 ;
  wire \rdptr_r_reg[7]_11 ;
  wire \rdptr_r_reg[7]_12 ;
  wire \rdptr_r_reg[7]_13 ;
  wire \rdptr_r_reg[7]_14 ;
  wire \rdptr_r_reg[7]_15 ;
  wire \rdptr_r_reg[7]_16 ;
  wire \rdptr_r_reg[7]_2 ;
  wire \rdptr_r_reg[7]_3 ;
  wire \rdptr_r_reg[7]_4 ;
  wire \rdptr_r_reg[7]_5 ;
  wire \rdptr_r_reg[7]_6 ;
  wire \rdptr_r_reg[7]_7 ;
  wire \rdptr_r_reg[7]_8 ;
  wire \rdptr_r_reg[7]_9 ;
  wire \rdptr_r_reg[8]_0 ;
  wire \rdptr_r_reg[9]_0 ;
  wire \rdptr_r_reg[9]_1 ;
  wire \rdptr_r_reg[9]_2 ;
  wire \rdptr_r_reg[9]_3 ;
  wire \rdptr_r_reg[9]_4 ;
  wire \rdptr_r_reg[9]_5 ;
  wire \rdptr_r_reg[9]_6 ;
  wire \rdptr_r_reg[9]_7 ;
  wire \rdptr_r_reg[9]_8 ;
  wire [1:1]rdptr_r_reg__0;
  wire rst_i;
  wire \sumresh_r_nxt[-1111111104]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_35_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_12_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_13_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_29_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_29_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_29_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_29_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_22_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_23_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_24_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_25_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_26_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_27_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_28_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_29_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_9_n_0 ;
  wire \sumresv_r[-1111111104]_i_26_n_0 ;
  wire \sumresv_r[-1111111104]_i_27_n_0 ;
  wire \sumresv_r[-1111111104]_i_28_n_0 ;
  wire [7:0]\sumresv_r[-1111111104]_i_29_0 ;
  wire \sumresv_r[-1111111104]_i_29_n_0 ;
  wire \sumresv_r[-1111111105]_i_26_n_0 ;
  wire \sumresv_r[-1111111105]_i_27_n_0 ;
  wire \sumresv_r[-1111111105]_i_28_n_0 ;
  wire \sumresv_r[-1111111105]_i_29_n_0 ;
  wire \sumresv_r[-1111111106]_i_26_n_0 ;
  wire \sumresv_r[-1111111106]_i_27_n_0 ;
  wire \sumresv_r[-1111111106]_i_28_n_0 ;
  wire \sumresv_r[-1111111106]_i_29_n_0 ;
  wire \sumresv_r[-1111111107]_i_26_n_0 ;
  wire \sumresv_r[-1111111107]_i_27_n_0 ;
  wire \sumresv_r[-1111111107]_i_28_n_0 ;
  wire \sumresv_r[-1111111107]_i_29_n_0 ;
  wire \sumresv_r[-1111111108]_i_26_n_0 ;
  wire \sumresv_r[-1111111108]_i_27_n_0 ;
  wire \sumresv_r[-1111111108]_i_28_n_0 ;
  wire \sumresv_r[-1111111108]_i_29_n_0 ;
  wire \sumresv_r[-1111111109]_i_26_n_0 ;
  wire \sumresv_r[-1111111109]_i_27_n_0 ;
  wire \sumresv_r[-1111111109]_i_28_n_0 ;
  wire \sumresv_r[-1111111109]_i_29_n_0 ;
  wire \sumresv_r[-1111111110]_i_26_n_0 ;
  wire \sumresv_r[-1111111110]_i_27_n_0 ;
  wire \sumresv_r[-1111111110]_i_28_n_0 ;
  wire \sumresv_r[-1111111110]_i_29_n_0 ;
  wire \sumresv_r_reg[-1111111104]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111104]_i_13_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_13_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_13_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_13_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_13_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_13_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_12_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_13_n_0 ;
  wire wrptr_r1_carry_0;
  wire wrptr_r1_carry_1;
  wire [2:0]wrptr_r1_carry__0_0;
  wire [1:0]wrptr_r1_carry__0_1;
  wire wrptr_r1_carry__0_2;
  wire wrptr_r1_carry__0_3;
  wire wrptr_r1_carry__0_i_2__2_n_0;
  wire wrptr_r1_carry__0_n_3;
  wire wrptr_r1_carry_i_4__2_n_0;
  wire wrptr_r1_carry_i_6__2_n_0;
  wire wrptr_r1_carry_i_8__2_n_0;
  wire wrptr_r1_carry_n_0;
  wire wrptr_r1_carry_n_1;
  wire wrptr_r1_carry_n_2;
  wire wrptr_r1_carry_n_3;
  wire \wrptr_r[0]_i_1__2_n_0 ;
  wire \wrptr_r[1]_i_1__2_n_0 ;
  wire \wrptr_r[2]_i_1__2_n_0 ;
  wire \wrptr_r[3]_i_1__2_n_0 ;
  wire \wrptr_r[4]_i_1__2_n_0 ;
  wire \wrptr_r[5]_i_1__2_n_0 ;
  wire \wrptr_r[5]_i_2__2_n_0 ;
  wire \wrptr_r[6]_i_1__2_n_0 ;
  wire \wrptr_r[7]_i_1__2_n_0 ;
  wire \wrptr_r[8]_i_1__2_n_0 ;
  wire \wrptr_r[9]_i_1__1_n_0 ;
  wire \wrptr_r[9]_i_2__2_n_0 ;
  wire \wrptr_r[9]_i_3__2_n_0 ;
  wire [0:0]\wrptr_r_reg[0]_0 ;
  wire \wrptr_r_reg_n_0_[0] ;
  wire \wrptr_r_reg_n_0_[1] ;
  wire NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_rdptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_wrptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_0_63_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_0_2_n_0),
        .DOB(line_r_reg_r1_0_63_0_2_n_1),
        .DOC(line_r_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_r_reg_r1_0_63_0_2_i_1__2
       (.I0(\wrptr_r[9]_i_1__1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_0_63_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_3_5_n_0),
        .DOB(line_r_reg_r1_0_63_3_5_n_1),
        .DOC(line_r_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_0_63_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_6_7_n_0),
        .DOB(line_r_reg_r1_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_128_191_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_0_2_n_0),
        .DOB(line_r_reg_r1_128_191_0_2_n_1),
        .DOC(line_r_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_128_191_0_2_i_1__2
       (.I0(\wrptr_r[9]_i_1__1_n_0 ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[5]),
        .O(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_128_191_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_3_5_n_0),
        .DOB(line_r_reg_r1_128_191_3_5_n_1),
        .DOC(line_r_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_128_191_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_6_7_n_0),
        .DOB(line_r_reg_r1_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_192_255_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_0_2_n_0),
        .DOB(line_r_reg_r1_192_255_0_2_n_1),
        .DOC(line_r_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_192_255_0_2_i_1__2
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(\wrptr_r[9]_i_1__1_n_0 ),
        .O(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_192_255_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_3_5_n_0),
        .DOB(line_r_reg_r1_192_255_3_5_n_1),
        .DOC(line_r_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_192_255_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_6_7_n_0),
        .DOB(line_r_reg_r1_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_256_319_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_0_2_n_0),
        .DOB(line_r_reg_r1_256_319_0_2_n_1),
        .DOC(line_r_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_256_319_0_2_i_1__2
       (.I0(\wrptr_r[9]_i_1__1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_256_319_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_3_5_n_0),
        .DOB(line_r_reg_r1_256_319_3_5_n_1),
        .DOC(line_r_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_256_319_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_6_7_n_0),
        .DOB(line_r_reg_r1_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_320_383_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_0_2_n_0),
        .DOB(line_r_reg_r1_320_383_0_2_n_1),
        .DOC(line_r_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_320_383_0_2_i_1__2
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1__1_n_0 ),
        .O(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_320_383_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_3_5_n_0),
        .DOB(line_r_reg_r1_320_383_3_5_n_1),
        .DOC(line_r_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_320_383_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_6_7_n_0),
        .DOB(line_r_reg_r1_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_384_447_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_0_2_n_0),
        .DOB(line_r_reg_r1_384_447_0_2_n_1),
        .DOC(line_r_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_384_447_0_2_i_1__2
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__1_n_0 ),
        .O(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_384_447_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_3_5_n_0),
        .DOB(line_r_reg_r1_384_447_3_5_n_1),
        .DOC(line_r_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_384_447_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_6_7_n_0),
        .DOB(line_r_reg_r1_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_448_511_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_0_2_n_0),
        .DOB(line_r_reg_r1_448_511_0_2_n_1),
        .DOC(line_r_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_448_511_0_2_i_1__2
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__1_n_0 ),
        .I4(Q[6]),
        .O(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_448_511_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_3_5_n_0),
        .DOB(line_r_reg_r1_448_511_3_5_n_1),
        .DOC(line_r_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_448_511_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_6_7_n_0),
        .DOB(line_r_reg_r1_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_512_575_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_0_2_n_0),
        .DOB(line_r_reg_r1_512_575_0_2_n_1),
        .DOC(line_r_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_512_575_0_2_i_1__2
       (.I0(\wrptr_r[9]_i_1__1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_512_575_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_3_5_n_0),
        .DOB(line_r_reg_r1_512_575_3_5_n_1),
        .DOC(line_r_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_512_575_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_6_7_n_0),
        .DOB(line_r_reg_r1_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_576_639_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_0_2_n_0),
        .DOB(line_r_reg_r1_576_639_0_2_n_1),
        .DOC(line_r_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_576_639_0_2_i_1__2
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1__1_n_0 ),
        .O(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_576_639_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_3_5_n_0),
        .DOB(line_r_reg_r1_576_639_3_5_n_1),
        .DOC(line_r_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_576_639_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_6_7_n_0),
        .DOB(line_r_reg_r1_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_640_703_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_0_2_n_0),
        .DOB(line_r_reg_r1_640_703_0_2_n_1),
        .DOC(line_r_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_640_703_0_2_i_1__2
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__1_n_0 ),
        .O(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_640_703_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_3_5_n_0),
        .DOB(line_r_reg_r1_640_703_3_5_n_1),
        .DOC(line_r_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_640_703_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_6_7_n_0),
        .DOB(line_r_reg_r1_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_64_127_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_0_2_n_0),
        .DOB(line_r_reg_r1_64_127_0_2_n_1),
        .DOC(line_r_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_64_127_0_2_i_1__2
       (.I0(\wrptr_r[9]_i_1__1_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[4]),
        .O(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_64_127_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_3_5_n_0),
        .DOB(line_r_reg_r1_64_127_3_5_n_1),
        .DOC(line_r_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_64_127_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_6_7_n_0),
        .DOB(line_r_reg_r1_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_704_767_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_0_2_n_0),
        .DOB(line_r_reg_r1_704_767_0_2_n_1),
        .DOC(line_r_reg_r1_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_704_767_0_2_i_1__2
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__1_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_704_767_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_3_5_n_0),
        .DOB(line_r_reg_r1_704_767_3_5_n_1),
        .DOC(line_r_reg_r1_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_704_767_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_6_7_n_0),
        .DOB(line_r_reg_r1_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_768_831_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_0_2_n_0),
        .DOB(line_r_reg_r1_768_831_0_2_n_1),
        .DOC(line_r_reg_r1_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_768_831_0_2_i_1__2
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__1_n_0 ),
        .O(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_768_831_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_3_5_n_0),
        .DOB(line_r_reg_r1_768_831_3_5_n_1),
        .DOC(line_r_reg_r1_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_768_831_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_6_7_n_0),
        .DOB(line_r_reg_r1_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_832_895_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_0_2_n_0),
        .DOB(line_r_reg_r1_832_895_0_2_n_1),
        .DOC(line_r_reg_r1_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_832_895_0_2_i_1__2
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__1_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_832_895_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_3_5_n_0),
        .DOB(line_r_reg_r1_832_895_3_5_n_1),
        .DOC(line_r_reg_r1_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_832_895_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_6_7_n_0),
        .DOB(line_r_reg_r1_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_896_959_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_0_2_n_0),
        .DOB(line_r_reg_r1_896_959_0_2_n_1),
        .DOC(line_r_reg_r1_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_896_959_0_2_i_1__2
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\wrptr_r[9]_i_1__1_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_896_959_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_3_5_n_0),
        .DOB(line_r_reg_r1_896_959_3_5_n_1),
        .DOC(line_r_reg_r1_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_896_959_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_6_7_n_0),
        .DOB(line_r_reg_r1_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_960_1023_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_0_2_n_0),
        .DOB(line_r_reg_r1_960_1023_0_2_n_1),
        .DOC(line_r_reg_r1_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    line_r_reg_r1_960_1023_0_2_i_1__2
       (.I0(\wrptr_r[9]_i_1__1_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_960_1023_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_29_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_3_5_n_0),
        .DOB(line_r_reg_r1_960_1023_3_5_n_1),
        .DOC(line_r_reg_r1_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r1_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_960_1023_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_29_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_29_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_6_7_n_0),
        .DOB(line_r_reg_r1_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_0_63_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_0_2_n_0),
        .DOB(line_r_reg_r2_0_63_0_2_n_1),
        .DOC(line_r_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_r_reg_r2_0_63_0_2_i_1__2
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r_reg),
        .I3(\rdptr_r_reg[2]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r2_0_63_0_2_i_2__2
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r2_0_63_0_2_i_3__2
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r2_0_63_0_2_i_4__2
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r2_0_63_0_2_i_5__2
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .O(line_r_reg_r2_0_63_0_2_i_5__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r2_0_63_0_2_i_6__2
       (.I0(rdptr_r_reg),
        .O(line_r_reg_r2_0_63_0_2_i_6__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_0_63_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_3_5_n_0),
        .DOB(line_r_reg_r2_0_63_3_5_n_1),
        .DOC(line_r_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_0_63_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_6_7_n_0),
        .DOB(line_r_reg_r2_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_128_191_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_0_2_n_0),
        .DOB(line_r_reg_r2_128_191_0_2_n_1),
        .DOC(line_r_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_128_191_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_3_5_n_0),
        .DOB(line_r_reg_r2_128_191_3_5_n_1),
        .DOC(line_r_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_128_191_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_6_7_n_0),
        .DOB(line_r_reg_r2_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_192_255_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_0_2_n_0),
        .DOB(line_r_reg_r2_192_255_0_2_n_1),
        .DOC(line_r_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_192_255_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_3_5_n_0),
        .DOB(line_r_reg_r2_192_255_3_5_n_1),
        .DOC(line_r_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_192_255_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_6_7_n_0),
        .DOB(line_r_reg_r2_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_256_319_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_0_2_n_0),
        .DOB(line_r_reg_r2_256_319_0_2_n_1),
        .DOC(line_r_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_256_319_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_3_5_n_0),
        .DOB(line_r_reg_r2_256_319_3_5_n_1),
        .DOC(line_r_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_256_319_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_6_7_n_0),
        .DOB(line_r_reg_r2_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_320_383_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_0_2_n_0),
        .DOB(line_r_reg_r2_320_383_0_2_n_1),
        .DOC(line_r_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_320_383_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_3_5_n_0),
        .DOB(line_r_reg_r2_320_383_3_5_n_1),
        .DOC(line_r_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_320_383_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_6_7_n_0),
        .DOB(line_r_reg_r2_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_384_447_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_0_2_n_0),
        .DOB(line_r_reg_r2_384_447_0_2_n_1),
        .DOC(line_r_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_384_447_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_3_5_n_0),
        .DOB(line_r_reg_r2_384_447_3_5_n_1),
        .DOC(line_r_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_384_447_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_6_7_n_0),
        .DOB(line_r_reg_r2_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_448_511_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_0_2_n_0),
        .DOB(line_r_reg_r2_448_511_0_2_n_1),
        .DOC(line_r_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_448_511_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_3_5_n_0),
        .DOB(line_r_reg_r2_448_511_3_5_n_1),
        .DOC(line_r_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_448_511_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_6_7_n_0),
        .DOB(line_r_reg_r2_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_512_575_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_0_2_n_0),
        .DOB(line_r_reg_r2_512_575_0_2_n_1),
        .DOC(line_r_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_512_575_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_3_5_n_0),
        .DOB(line_r_reg_r2_512_575_3_5_n_1),
        .DOC(line_r_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_512_575_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_6_7_n_0),
        .DOB(line_r_reg_r2_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_576_639_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_0_2_n_0),
        .DOB(line_r_reg_r2_576_639_0_2_n_1),
        .DOC(line_r_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_576_639_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_3_5_n_0),
        .DOB(line_r_reg_r2_576_639_3_5_n_1),
        .DOC(line_r_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_576_639_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_6_7_n_0),
        .DOB(line_r_reg_r2_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_640_703_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_0_2_n_0),
        .DOB(line_r_reg_r2_640_703_0_2_n_1),
        .DOC(line_r_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_640_703_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_3_5_n_0),
        .DOB(line_r_reg_r2_640_703_3_5_n_1),
        .DOC(line_r_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_640_703_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_6_7_n_0),
        .DOB(line_r_reg_r2_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_64_127_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_0_2_n_0),
        .DOB(line_r_reg_r2_64_127_0_2_n_1),
        .DOC(line_r_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_64_127_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_3_5_n_0),
        .DOB(line_r_reg_r2_64_127_3_5_n_1),
        .DOC(line_r_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_64_127_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_6_7_n_0),
        .DOB(line_r_reg_r2_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_704_767_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_0_2_n_0),
        .DOB(line_r_reg_r2_704_767_0_2_n_1),
        .DOC(line_r_reg_r2_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_704_767_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_3_5_n_0),
        .DOB(line_r_reg_r2_704_767_3_5_n_1),
        .DOC(line_r_reg_r2_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_704_767_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_6_7_n_0),
        .DOB(line_r_reg_r2_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_768_831_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_0_2_n_0),
        .DOB(line_r_reg_r2_768_831_0_2_n_1),
        .DOC(line_r_reg_r2_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_768_831_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_3_5_n_0),
        .DOB(line_r_reg_r2_768_831_3_5_n_1),
        .DOC(line_r_reg_r2_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_768_831_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_6_7_n_0),
        .DOB(line_r_reg_r2_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_832_895_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_0_2_n_0),
        .DOB(line_r_reg_r2_832_895_0_2_n_1),
        .DOC(line_r_reg_r2_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_832_895_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_3_5_n_0),
        .DOB(line_r_reg_r2_832_895_3_5_n_1),
        .DOC(line_r_reg_r2_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_832_895_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_6_7_n_0),
        .DOB(line_r_reg_r2_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_896_959_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_0_2_n_0),
        .DOB(line_r_reg_r2_896_959_0_2_n_1),
        .DOC(line_r_reg_r2_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_896_959_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_3_5_n_0),
        .DOB(line_r_reg_r2_896_959_3_5_n_1),
        .DOC(line_r_reg_r2_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_896_959_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_6_7_n_0),
        .DOB(line_r_reg_r2_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_960_1023_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_42_0 ),
        .DIB(\multiresv_r[1][3]_i_42_1 ),
        .DIC(\multiresv_r[1][3]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_0_2_n_0),
        .DOB(line_r_reg_r2_960_1023_0_2_n_1),
        .DOC(line_r_reg_r2_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_960_1023_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_42_0 ),
        .DIB(\multiresv_r[1][6]_i_42_1 ),
        .DIC(\multiresv_r[1][6]_i_42_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_3_5_n_0),
        .DOB(line_r_reg_r2_960_1023_3_5_n_1),
        .DOC(line_r_reg_r2_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r2_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_960_1023_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__2_n_0,line_r_reg_r2_0_63_0_2_i_2__2_n_0,line_r_reg_r2_0_63_0_2_i_3__2_n_0,line_r_reg_r2_0_63_0_2_i_4__2_n_0,line_r_reg_r2_0_63_0_2_i_5__2_n_0,line_r_reg_r2_0_63_0_2_i_6__2_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_18_0 ),
        .DIB(\multiresv_r[1][8]_i_18_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_6_7_n_0),
        .DOB(line_r_reg_r2_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_0_63_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_0_2_n_0),
        .DOB(line_r_reg_r3_0_63_0_2_n_1),
        .DOC(line_r_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r3_0_63_0_2_i_1__2
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .O(p_2_in[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r3_0_63_0_2_i_2__2
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[3]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .O(p_2_in[4]));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r3_0_63_0_2_i_3__2
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(\rdptr_r_reg[3]_0 ),
        .O(p_2_in[3]));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r3_0_63_0_2_i_4__2
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .O(p_2_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r3_0_63_0_2_i_5__2
       (.I0(rdptr_r_reg__0),
        .O(p_2_in[1]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_0_63_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_3_5_n_0),
        .DOB(line_r_reg_r3_0_63_3_5_n_1),
        .DOC(line_r_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_0_63_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_6_7_n_0),
        .DOB(line_r_reg_r3_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_128_191_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_0_2_n_0),
        .DOB(line_r_reg_r3_128_191_0_2_n_1),
        .DOC(line_r_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_128_191_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_3_5_n_0),
        .DOB(line_r_reg_r3_128_191_3_5_n_1),
        .DOC(line_r_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_128_191_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_6_7_n_0),
        .DOB(line_r_reg_r3_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_192_255_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_0_2_n_0),
        .DOB(line_r_reg_r3_192_255_0_2_n_1),
        .DOC(line_r_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_192_255_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_3_5_n_0),
        .DOB(line_r_reg_r3_192_255_3_5_n_1),
        .DOC(line_r_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_192_255_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_6_7_n_0),
        .DOB(line_r_reg_r3_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_256_319_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_0_2_n_0),
        .DOB(line_r_reg_r3_256_319_0_2_n_1),
        .DOC(line_r_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_256_319_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_3_5_n_0),
        .DOB(line_r_reg_r3_256_319_3_5_n_1),
        .DOC(line_r_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_256_319_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_6_7_n_0),
        .DOB(line_r_reg_r3_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_320_383_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_0_2_n_0),
        .DOB(line_r_reg_r3_320_383_0_2_n_1),
        .DOC(line_r_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_320_383_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_3_5_n_0),
        .DOB(line_r_reg_r3_320_383_3_5_n_1),
        .DOC(line_r_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_320_383_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_6_7_n_0),
        .DOB(line_r_reg_r3_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_384_447_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_0_2_n_0),
        .DOB(line_r_reg_r3_384_447_0_2_n_1),
        .DOC(line_r_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_384_447_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_3_5_n_0),
        .DOB(line_r_reg_r3_384_447_3_5_n_1),
        .DOC(line_r_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_384_447_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_6_7_n_0),
        .DOB(line_r_reg_r3_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_448_511_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_0_2_n_0),
        .DOB(line_r_reg_r3_448_511_0_2_n_1),
        .DOC(line_r_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_448_511_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_3_5_n_0),
        .DOB(line_r_reg_r3_448_511_3_5_n_1),
        .DOC(line_r_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_448_511_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_6_7_n_0),
        .DOB(line_r_reg_r3_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_512_575_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_0_2_n_0),
        .DOB(line_r_reg_r3_512_575_0_2_n_1),
        .DOC(line_r_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_512_575_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_3_5_n_0),
        .DOB(line_r_reg_r3_512_575_3_5_n_1),
        .DOC(line_r_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_512_575_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_6_7_n_0),
        .DOB(line_r_reg_r3_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_576_639_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_0_2_n_0),
        .DOB(line_r_reg_r3_576_639_0_2_n_1),
        .DOC(line_r_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_576_639_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_3_5_n_0),
        .DOB(line_r_reg_r3_576_639_3_5_n_1),
        .DOC(line_r_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_576_639_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_6_7_n_0),
        .DOB(line_r_reg_r3_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_640_703_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_0_2_n_0),
        .DOB(line_r_reg_r3_640_703_0_2_n_1),
        .DOC(line_r_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_640_703_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_3_5_n_0),
        .DOB(line_r_reg_r3_640_703_3_5_n_1),
        .DOC(line_r_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_640_703_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_6_7_n_0),
        .DOB(line_r_reg_r3_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_64_127_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_0_2_n_0),
        .DOB(line_r_reg_r3_64_127_0_2_n_1),
        .DOC(line_r_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_64_127_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_3_5_n_0),
        .DOB(line_r_reg_r3_64_127_3_5_n_1),
        .DOC(line_r_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_64_127_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_6_7_n_0),
        .DOB(line_r_reg_r3_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_704_767_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_0_2_n_0),
        .DOB(line_r_reg_r3_704_767_0_2_n_1),
        .DOC(line_r_reg_r3_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_704_767_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_3_5_n_0),
        .DOB(line_r_reg_r3_704_767_3_5_n_1),
        .DOC(line_r_reg_r3_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_704_767_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_6_7_n_0),
        .DOB(line_r_reg_r3_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_768_831_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_0_2_n_0),
        .DOB(line_r_reg_r3_768_831_0_2_n_1),
        .DOC(line_r_reg_r3_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_768_831_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_3_5_n_0),
        .DOB(line_r_reg_r3_768_831_3_5_n_1),
        .DOC(line_r_reg_r3_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_768_831_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_6_7_n_0),
        .DOB(line_r_reg_r3_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_832_895_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_0_2_n_0),
        .DOB(line_r_reg_r3_832_895_0_2_n_1),
        .DOC(line_r_reg_r3_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_832_895_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_3_5_n_0),
        .DOB(line_r_reg_r3_832_895_3_5_n_1),
        .DOC(line_r_reg_r3_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_832_895_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_6_7_n_0),
        .DOB(line_r_reg_r3_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_896_959_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_0_2_n_0),
        .DOB(line_r_reg_r3_896_959_0_2_n_1),
        .DOC(line_r_reg_r3_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_896_959_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_3_5_n_0),
        .DOB(line_r_reg_r3_896_959_3_5_n_1),
        .DOC(line_r_reg_r3_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_896_959_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_6_7_n_0),
        .DOB(line_r_reg_r3_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_960_1023_0_2
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_0_2_n_0),
        .DOB(line_r_reg_r3_960_1023_0_2_n_1),
        .DOC(line_r_reg_r3_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_960_1023_3_5
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_3_5_n_0),
        .DOB(line_r_reg_r3_960_1023_3_5_n_1),
        .DOC(line_r_reg_r3_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line2/line_r_reg_r3_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_960_1023_6_7
       (.ADDRA({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({p_2_in[5:1],\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_6_7_n_0),
        .DOB(line_r_reg_r3_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][1]_i_1 
       (.I0(\rdptr_r_reg[7]_1 ),
        .I1(\multiresh_r_reg[3][1] ),
        .I2(data_o03_out[0]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][1]_0 ),
        .O(data_o[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_14 
       (.I0(line_r_reg_r3_448_511_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_384_447_0_2_n_0),
        .O(\multiresh_r[3][1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_15 
       (.I0(line_r_reg_r3_320_383_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_256_319_0_2_n_0),
        .O(\multiresh_r[3][1]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_16 
       (.I0(line_r_reg_r3_192_255_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_128_191_0_2_n_0),
        .O(\multiresh_r[3][1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_17 
       (.I0(line_r_reg_r3_64_127_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_0_63_0_2_n_0),
        .O(\multiresh_r[3][1]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_18 
       (.I0(line_r_reg_r3_960_1023_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_896_959_0_2_n_0),
        .O(\multiresh_r[3][1]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_19 
       (.I0(line_r_reg_r3_832_895_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_768_831_0_2_n_0),
        .O(\multiresh_r[3][1]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_20 
       (.I0(line_r_reg_r3_704_767_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_640_703_0_2_n_0),
        .O(\multiresh_r[3][1]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_21 
       (.I0(line_r_reg_r3_576_639_0_2_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_512_575_0_2_n_0),
        .O(\multiresh_r[3][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_6 
       (.I0(\multiresh_r[3][1]_i_14_n_0 ),
        .I1(\multiresh_r[3][1]_i_15_n_0 ),
        .I2(p_2_in[8]),
        .I3(\multiresh_r[3][1]_i_16_n_0 ),
        .I4(p_2_in[7]),
        .I5(\multiresh_r[3][1]_i_17_n_0 ),
        .O(\multiresh_r[3][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_7 
       (.I0(\multiresh_r[3][1]_i_18_n_0 ),
        .I1(\multiresh_r[3][1]_i_19_n_0 ),
        .I2(p_2_in[8]),
        .I3(\multiresh_r[3][1]_i_20_n_0 ),
        .I4(p_2_in[7]),
        .I5(\multiresh_r[3][1]_i_21_n_0 ),
        .O(\multiresh_r[3][1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][2]_i_1 
       (.I0(\rdptr_r_reg[7]_2 ),
        .I1(\multiresh_r_reg[3][2] ),
        .I2(data_o03_out[1]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][2]_0 ),
        .O(data_o[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][3]_i_1 
       (.I0(\rdptr_r_reg[7]_3 ),
        .I1(\multiresh_r_reg[3][3] ),
        .I2(data_o03_out[2]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][3]_0 ),
        .O(data_o[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][4]_i_1 
       (.I0(\rdptr_r_reg[7]_4 ),
        .I1(\multiresh_r_reg[3][4] ),
        .I2(data_o03_out[3]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][4]_0 ),
        .O(data_o[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][5]_i_1 
       (.I0(\rdptr_r_reg[7]_5 ),
        .I1(\multiresh_r_reg[3][5] ),
        .I2(data_o03_out[4]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][5]_0 ),
        .O(data_o[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][6]_i_1 
       (.I0(\rdptr_r_reg[7]_6 ),
        .I1(\multiresh_r_reg[3][6] ),
        .I2(data_o03_out[5]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][6]_0 ),
        .O(data_o[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][7]_i_1 
       (.I0(\rdptr_r_reg[7]_7 ),
        .I1(\multiresh_r_reg[3][7] ),
        .I2(data_o03_out[6]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][7]_0 ),
        .O(data_o[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[3][8]_i_1 
       (.I0(\rdptr_r_reg[7]_8 ),
        .I1(\multiresh_r_reg[3][8] ),
        .I2(data_o03_out[7]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[3][8]_0 ),
        .O(data_o[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][1]_i_1 
       (.I0(\rdptr_r_reg[9]_1 ),
        .I1(\multiresh_r_reg[5][1] ),
        .I2(data_o0[0]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][1]_0 ),
        .O(\nr_rdline_r_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \multiresh_r[5][2]_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[41]),
        .O(\nr_rdline_r_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \multiresh_r[5][3]_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[41]),
        .I2(data_o__0[42]),
        .O(\nr_rdline_r_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \multiresh_r[5][4]_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[41]),
        .I2(data_o__0[42]),
        .I3(data_o__0[43]),
        .O(\nr_rdline_r_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \multiresh_r[5][5]_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[41]),
        .I2(data_o__0[42]),
        .I3(data_o__0[43]),
        .I4(data_o__0[44]),
        .O(\nr_rdline_r_reg[1] [3]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \multiresh_r[5][6]_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[41]),
        .I2(data_o__0[43]),
        .I3(data_o__0[42]),
        .I4(data_o__0[44]),
        .I5(data_o__0[45]),
        .O(\nr_rdline_r_reg[1] [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][6]_i_2 
       (.I0(\rdptr_r_reg[9]_2 ),
        .I1(\multiresh_r_reg[5][6] ),
        .I2(data_o0[1]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][6]_0 ),
        .O(data_o__0[41]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][6]_i_3 
       (.I0(\rdptr_r_reg[9]_4 ),
        .I1(\multiresh_r_reg[5][6]_3 ),
        .I2(data_o0[3]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][6]_4 ),
        .O(data_o__0[43]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][6]_i_4 
       (.I0(\rdptr_r_reg[9]_3 ),
        .I1(\multiresh_r_reg[5][6]_1 ),
        .I2(data_o0[2]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][6]_2 ),
        .O(data_o__0[42]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][6]_i_5 
       (.I0(\rdptr_r_reg[9]_5 ),
        .I1(\multiresh_r_reg[5][6]_5 ),
        .I2(data_o0[4]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][6]_6 ),
        .O(data_o__0[44]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][6]_i_6 
       (.I0(\rdptr_r_reg[9]_6 ),
        .I1(\multiresh_r_reg[5][6]_7 ),
        .I2(data_o0[5]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][6]_8 ),
        .O(data_o__0[45]));
  LUT2 #(
    .INIT(4'h9)) 
    \multiresh_r[5][7]_i_1 
       (.I0(\multiresh_r[5][9]_i_4_n_0 ),
        .I1(data_o__0[46]),
        .O(\nr_rdline_r_reg[1] [5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \multiresh_r[5][8]_i_1 
       (.I0(data_o__0[46]),
        .I1(\multiresh_r[5][9]_i_4_n_0 ),
        .I2(data_o__0[47]),
        .O(\nr_rdline_r_reg[1] [6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \multiresh_r[5][9]_i_1 
       (.I0(data_o__0[47]),
        .I1(data_o__0[46]),
        .I2(\multiresh_r[5][9]_i_4_n_0 ),
        .O(\nr_rdline_r_reg[1] [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][9]_i_2 
       (.I0(\rdptr_r_reg[9]_8 ),
        .I1(\multiresh_r_reg[5][8] ),
        .I2(data_o0[7]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][8]_0 ),
        .O(data_o__0[47]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresh_r[5][9]_i_3 
       (.I0(\rdptr_r_reg[9]_7 ),
        .I1(\multiresh_r_reg[5][7] ),
        .I2(data_o0[6]),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(\multiresh_r_reg[5][7]_0 ),
        .O(data_o__0[46]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \multiresh_r[5][9]_i_4 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[41]),
        .I2(data_o__0[44]),
        .I3(data_o__0[42]),
        .I4(data_o__0[43]),
        .I5(data_o__0[45]),
        .O(\multiresh_r[5][9]_i_4_n_0 ));
  MUXF7 \multiresh_r_reg[3][1]_i_2 
       (.I0(\multiresh_r[3][1]_i_6_n_0 ),
        .I1(\multiresh_r[3][1]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_1 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_12 
       (.I0(\multiresv_r[1][2]_i_38_n_0 ),
        .I1(\multiresv_r[1][2]_i_39_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][2]_i_40_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][2]_i_41_n_0 ),
        .O(\multiresv_r[1][2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_13 
       (.I0(\multiresv_r[1][2]_i_42_n_0 ),
        .I1(\multiresv_r[1][2]_i_43_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][2]_i_44_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][2]_i_45_n_0 ),
        .O(\multiresv_r[1][2]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_38 
       (.I0(line_r_reg_r2_448_511_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_1),
        .O(\multiresv_r[1][2]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_39 
       (.I0(line_r_reg_r2_320_383_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_1),
        .O(\multiresv_r[1][2]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_40 
       (.I0(line_r_reg_r2_192_255_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_1),
        .O(\multiresv_r[1][2]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_41 
       (.I0(line_r_reg_r2_64_127_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_1),
        .O(\multiresv_r[1][2]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_42 
       (.I0(line_r_reg_r2_960_1023_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_1),
        .O(\multiresv_r[1][2]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_43 
       (.I0(line_r_reg_r2_832_895_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_1),
        .O(\multiresv_r[1][2]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_44 
       (.I0(line_r_reg_r2_704_767_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_1),
        .O(\multiresv_r[1][2]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_45 
       (.I0(line_r_reg_r2_576_639_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_1),
        .O(\multiresv_r[1][2]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_12 
       (.I0(\multiresv_r[1][3]_i_38_n_0 ),
        .I1(\multiresv_r[1][3]_i_39_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][3]_i_40_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][3]_i_41_n_0 ),
        .O(\multiresv_r[1][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_13 
       (.I0(\multiresv_r[1][3]_i_42_n_0 ),
        .I1(\multiresv_r[1][3]_i_43_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][3]_i_44_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][3]_i_45_n_0 ),
        .O(\multiresv_r[1][3]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_38 
       (.I0(line_r_reg_r2_448_511_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_2),
        .O(\multiresv_r[1][3]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_39 
       (.I0(line_r_reg_r2_320_383_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_2),
        .O(\multiresv_r[1][3]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_40 
       (.I0(line_r_reg_r2_192_255_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_2),
        .O(\multiresv_r[1][3]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_41 
       (.I0(line_r_reg_r2_64_127_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_2),
        .O(\multiresv_r[1][3]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_42 
       (.I0(line_r_reg_r2_960_1023_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_2),
        .O(\multiresv_r[1][3]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_43 
       (.I0(line_r_reg_r2_832_895_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_2),
        .O(\multiresv_r[1][3]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_44 
       (.I0(line_r_reg_r2_704_767_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_2),
        .O(\multiresv_r[1][3]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_45 
       (.I0(line_r_reg_r2_576_639_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_2),
        .O(\multiresv_r[1][3]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_12 
       (.I0(\multiresv_r[1][4]_i_38_n_0 ),
        .I1(\multiresv_r[1][4]_i_39_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][4]_i_40_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][4]_i_41_n_0 ),
        .O(\multiresv_r[1][4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_13 
       (.I0(\multiresv_r[1][4]_i_42_n_0 ),
        .I1(\multiresv_r[1][4]_i_43_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][4]_i_44_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][4]_i_45_n_0 ),
        .O(\multiresv_r[1][4]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_38 
       (.I0(line_r_reg_r2_448_511_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_0),
        .O(\multiresv_r[1][4]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_39 
       (.I0(line_r_reg_r2_320_383_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_0),
        .O(\multiresv_r[1][4]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_40 
       (.I0(line_r_reg_r2_192_255_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_0),
        .O(\multiresv_r[1][4]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_41 
       (.I0(line_r_reg_r2_64_127_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_0),
        .O(\multiresv_r[1][4]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_42 
       (.I0(line_r_reg_r2_960_1023_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_0),
        .O(\multiresv_r[1][4]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_43 
       (.I0(line_r_reg_r2_832_895_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_0),
        .O(\multiresv_r[1][4]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_44 
       (.I0(line_r_reg_r2_704_767_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_0),
        .O(\multiresv_r[1][4]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_45 
       (.I0(line_r_reg_r2_576_639_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_0),
        .O(\multiresv_r[1][4]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_12 
       (.I0(\multiresv_r[1][5]_i_38_n_0 ),
        .I1(\multiresv_r[1][5]_i_39_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][5]_i_40_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][5]_i_41_n_0 ),
        .O(\multiresv_r[1][5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_13 
       (.I0(\multiresv_r[1][5]_i_42_n_0 ),
        .I1(\multiresv_r[1][5]_i_43_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][5]_i_44_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][5]_i_45_n_0 ),
        .O(\multiresv_r[1][5]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_38 
       (.I0(line_r_reg_r2_448_511_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_1),
        .O(\multiresv_r[1][5]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_39 
       (.I0(line_r_reg_r2_320_383_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_1),
        .O(\multiresv_r[1][5]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_40 
       (.I0(line_r_reg_r2_192_255_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_1),
        .O(\multiresv_r[1][5]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_41 
       (.I0(line_r_reg_r2_64_127_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_1),
        .O(\multiresv_r[1][5]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_42 
       (.I0(line_r_reg_r2_960_1023_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_1),
        .O(\multiresv_r[1][5]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_43 
       (.I0(line_r_reg_r2_832_895_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_1),
        .O(\multiresv_r[1][5]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_44 
       (.I0(line_r_reg_r2_704_767_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_1),
        .O(\multiresv_r[1][5]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_45 
       (.I0(line_r_reg_r2_576_639_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_1),
        .O(\multiresv_r[1][5]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_12 
       (.I0(\multiresv_r[1][6]_i_38_n_0 ),
        .I1(\multiresv_r[1][6]_i_39_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][6]_i_40_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][6]_i_41_n_0 ),
        .O(\multiresv_r[1][6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_13 
       (.I0(\multiresv_r[1][6]_i_42_n_0 ),
        .I1(\multiresv_r[1][6]_i_43_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][6]_i_44_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][6]_i_45_n_0 ),
        .O(\multiresv_r[1][6]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_38 
       (.I0(line_r_reg_r2_448_511_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_2),
        .O(\multiresv_r[1][6]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_39 
       (.I0(line_r_reg_r2_320_383_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_2),
        .O(\multiresv_r[1][6]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_40 
       (.I0(line_r_reg_r2_192_255_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_2),
        .O(\multiresv_r[1][6]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_41 
       (.I0(line_r_reg_r2_64_127_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_2),
        .O(\multiresv_r[1][6]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_42 
       (.I0(line_r_reg_r2_960_1023_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_2),
        .O(\multiresv_r[1][6]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_43 
       (.I0(line_r_reg_r2_832_895_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_2),
        .O(\multiresv_r[1][6]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_44 
       (.I0(line_r_reg_r2_704_767_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_2),
        .O(\multiresv_r[1][6]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_45 
       (.I0(line_r_reg_r2_576_639_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_2),
        .O(\multiresv_r[1][6]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_18 
       (.I0(line_r_reg_r2_960_1023_6_7_n_0),
        .I1(line_r_reg_r2_896_959_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_0),
        .O(\multiresv_r[1][7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_19 
       (.I0(line_r_reg_r2_704_767_6_7_n_0),
        .I1(line_r_reg_r2_640_703_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_0),
        .O(\multiresv_r[1][7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_20 
       (.I0(line_r_reg_r2_448_511_6_7_n_0),
        .I1(line_r_reg_r2_384_447_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_0),
        .O(\multiresv_r[1][7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_21 
       (.I0(line_r_reg_r2_192_255_6_7_n_0),
        .I1(line_r_reg_r2_128_191_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_0),
        .O(\multiresv_r[1][7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_5 
       (.I0(\multiresv_r[1][7]_i_18_n_0 ),
        .I1(\multiresv_r[1][7]_i_19_n_0 ),
        .I2(\rdptr_r[9]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][7]_i_20_n_0 ),
        .I4(\rdptr_r[8]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][7]_i_21_n_0 ),
        .O(\rdptr_r_reg[7]_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_18 
       (.I0(line_r_reg_r2_960_1023_6_7_n_1),
        .I1(line_r_reg_r2_896_959_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_1),
        .O(\multiresv_r[1][8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_19 
       (.I0(line_r_reg_r2_704_767_6_7_n_1),
        .I1(line_r_reg_r2_640_703_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_1),
        .O(\multiresv_r[1][8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_20 
       (.I0(line_r_reg_r2_448_511_6_7_n_1),
        .I1(line_r_reg_r2_384_447_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_1),
        .O(\multiresv_r[1][8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_21 
       (.I0(line_r_reg_r2_192_255_6_7_n_1),
        .I1(line_r_reg_r2_128_191_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__2_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__2_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_1),
        .O(\multiresv_r[1][8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_5 
       (.I0(\multiresv_r[1][8]_i_18_n_0 ),
        .I1(\multiresv_r[1][8]_i_19_n_0 ),
        .I2(\rdptr_r[9]_i_2__2_n_0 ),
        .I3(\multiresv_r[1][8]_i_20_n_0 ),
        .I4(\rdptr_r[8]_i_2__2_n_0 ),
        .I5(\multiresv_r[1][8]_i_21_n_0 ),
        .O(\rdptr_r_reg[7]_16 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_22 
       (.I0(line_r_reg_r2_448_511_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_0),
        .O(\multiresv_r[7][1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_23 
       (.I0(line_r_reg_r2_320_383_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_0),
        .O(\multiresv_r[7][1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_24 
       (.I0(line_r_reg_r2_192_255_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_0),
        .O(\multiresv_r[7][1]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_25 
       (.I0(line_r_reg_r2_64_127_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_0),
        .O(\multiresv_r[7][1]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_26 
       (.I0(line_r_reg_r2_960_1023_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_0),
        .O(\multiresv_r[7][1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_27 
       (.I0(line_r_reg_r2_832_895_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_0),
        .O(\multiresv_r[7][1]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_28 
       (.I0(line_r_reg_r2_704_767_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_0),
        .O(\multiresv_r[7][1]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_29 
       (.I0(line_r_reg_r2_576_639_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_0),
        .O(\multiresv_r[7][1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_8 
       (.I0(\multiresv_r[7][1]_i_22_n_0 ),
        .I1(\multiresv_r[7][1]_i_23_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[7][1]_i_24_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[7][1]_i_25_n_0 ),
        .O(\multiresv_r[7][1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_9 
       (.I0(\multiresv_r[7][1]_i_26_n_0 ),
        .I1(\multiresv_r[7][1]_i_27_n_0 ),
        .I2(\rdptr_r[8]_i_2__2_n_0 ),
        .I3(\multiresv_r[7][1]_i_28_n_0 ),
        .I4(\rdptr_r[7]_i_2__2_n_0 ),
        .I5(\multiresv_r[7][1]_i_29_n_0 ),
        .O(\multiresv_r[7][1]_i_9_n_0 ));
  MUXF7 \multiresv_r_reg[1][2]_i_5 
       (.I0(\multiresv_r[1][2]_i_12_n_0 ),
        .I1(\multiresv_r[1][2]_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_10 ),
        .S(\rdptr_r[9]_i_2__2_n_0 ));
  MUXF7 \multiresv_r_reg[1][3]_i_5 
       (.I0(\multiresv_r[1][3]_i_12_n_0 ),
        .I1(\multiresv_r[1][3]_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_11 ),
        .S(\rdptr_r[9]_i_2__2_n_0 ));
  MUXF7 \multiresv_r_reg[1][4]_i_5 
       (.I0(\multiresv_r[1][4]_i_12_n_0 ),
        .I1(\multiresv_r[1][4]_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_12 ),
        .S(\rdptr_r[9]_i_2__2_n_0 ));
  MUXF7 \multiresv_r_reg[1][5]_i_5 
       (.I0(\multiresv_r[1][5]_i_12_n_0 ),
        .I1(\multiresv_r[1][5]_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_13 ),
        .S(\rdptr_r[9]_i_2__2_n_0 ));
  MUXF7 \multiresv_r_reg[1][6]_i_5 
       (.I0(\multiresv_r[1][6]_i_12_n_0 ),
        .I1(\multiresv_r[1][6]_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_14 ),
        .S(\rdptr_r[9]_i_2__2_n_0 ));
  MUXF7 \multiresv_r_reg[7][1]_i_3 
       (.I0(\multiresv_r[7][1]_i_8_n_0 ),
        .I1(\multiresv_r[7][1]_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_9 ),
        .S(\rdptr_r[9]_i_2__2_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry
       (.CI(1'b0),
        .CO({rdptr_r1_carry_n_0,rdptr_r1_carry_n_1,rdptr_r1_carry_n_2,rdptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({rdptr_r1_carry__0_0,rdptr_r1_carry_i_4__1_n_0}),
        .O(NLW_rdptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({rdptr_r1_carry__0_1[1],rdptr_r1_carry_i_6__1_n_0,rdptr_r1_carry__0_1[0],rdptr_r1_carry_i_8__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry__0
       (.CI(rdptr_r1_carry_n_0),
        .CO({NLW_rdptr_r1_carry__0_CO_UNCONNECTED[3:1],rdptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rdptr_r_reg[0]_rep_0 }),
        .O(NLW_rdptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,rdptr_r1_carry__0_i_2__1_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry__0_i_2__1
       (.I0(\rdptr_r_reg[8]_0 ),
        .I1(rdptr_r1_carry__0_2),
        .I2(\rdptr_r_reg[9]_0 ),
        .I3(rdptr_r1_carry__0_3),
        .O(rdptr_r1_carry__0_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hCB80)) 
    rdptr_r1_carry_i_4__1
       (.I0(rdptr_r_reg),
        .I1(rdptr_r1_carry_0[0]),
        .I2(rdptr_r1_carry_0[1]),
        .I3(rdptr_r_reg__0),
        .O(rdptr_r1_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry_i_6__1
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(rdptr_r1_carry_1),
        .I2(\rdptr_r_reg[5]_0 ),
        .I3(rdptr_r1_carry_2),
        .O(rdptr_r1_carry_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h1842)) 
    rdptr_r1_carry_i_8__1
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(rdptr_r1_carry_i_8__1_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    \rdptr_r[0]_i_1__2 
       (.I0(\rdptr_r_reg[0]_rep_1 ),
        .I1(nr_rdline_r[1]),
        .I2(nr_rdline_r[0]),
        .O(\rdptr_r[0]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_i_2__2 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[0]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_rep_i_1 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[0]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rdptr_r[1]_i_1__2 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \rdptr_r[2]_i_1__2 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \rdptr_r[3]_i_1__2 
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \rdptr_r[4]_i_1__2 
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[5]_i_1__2 
       (.I0(line_r_reg_r2_0_63_0_2_i_1__2_n_0),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[6]_i_1__2 
       (.I0(\rdptr_r[6]_i_2__2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdptr_r[6]_i_2__2 
       (.I0(\rdptr_r[8]_i_3__2_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .O(\rdptr_r[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[7]_i_1__2 
       (.I0(\rdptr_r[7]_i_2__2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rdptr_r[7]_i_2__2 
       (.I0(\rdptr_r[8]_i_3__2_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .O(\rdptr_r[7]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[8]_i_1__2 
       (.I0(\rdptr_r[8]_i_2__2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rdptr_r[8]_i_2__2 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .O(\rdptr_r[8]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rdptr_r[8]_i_3__2 
       (.I0(\rdptr_r_reg[5]_0 ),
        .I1(\rdptr_r_reg[3]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(rdptr_r_reg),
        .I4(\rdptr_r_reg[2]_0 ),
        .I5(\rdptr_r_reg[4]_0 ),
        .O(\rdptr_r[8]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[9]_i_1__2 
       (.I0(\rdptr_r[9]_i_2__2_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[9]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rdptr_r[9]_i_2__2 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\rdptr_r[8]_i_3__2_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .I4(\rdptr_r_reg[9]_0 ),
        .O(\rdptr_r[9]_i_2__2_n_0 ));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[0]_i_2__2_n_0 ),
        .Q(rdptr_r_reg));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0]_rep 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[0]_rep_i_1_n_0 ),
        .Q(\rdptr_r_reg[0]_rep_n_0 ));
  FDCE \rdptr_r_reg[1] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[1]_i_1__2_n_0 ),
        .Q(rdptr_r_reg__0));
  FDCE \rdptr_r_reg[2] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[2]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[2]_0 ));
  FDCE \rdptr_r_reg[3] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[3]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[3]_0 ));
  FDCE \rdptr_r_reg[4] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[4]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[4]_0 ));
  FDCE \rdptr_r_reg[5] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[5]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[5]_0 ));
  FDCE \rdptr_r_reg[6] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[6]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[6]_0 ));
  FDCE \rdptr_r_reg[7] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[7]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[7]_0 ));
  FDCE \rdptr_r_reg[8] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[8]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[8]_0 ));
  FDCE \rdptr_r_reg[9] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[9]_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_12 
       (.I0(line_r_reg_r3_960_1023_6_7_n_1),
        .I1(line_r_reg_r3_896_959_6_7_n_1),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_832_895_6_7_n_1),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_768_831_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_13 
       (.I0(line_r_reg_r3_704_767_6_7_n_1),
        .I1(line_r_reg_r3_640_703_6_7_n_1),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_576_639_6_7_n_1),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_512_575_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sumresh_r_nxt[-1111111104]__1_i_14 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_35_n_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .I3(\rdptr_r_reg[9]_0 ),
        .O(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_15 
       (.I0(line_r_reg_r3_448_511_6_7_n_1),
        .I1(line_r_reg_r3_384_447_6_7_n_1),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_320_383_6_7_n_1),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_256_319_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sumresh_r_nxt[-1111111104]__1_i_16 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_35_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .O(p_2_in[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_17 
       (.I0(line_r_reg_r3_192_255_6_7_n_1),
        .I1(line_r_reg_r3_128_191_6_7_n_1),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_64_127_6_7_n_1),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_0_63_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_12_n_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_13_n_0 ),
        .I2(p_2_in[9]),
        .I3(\sumresh_r_nxt[-1111111104]__1_i_15_n_0 ),
        .I4(p_2_in[8]),
        .I5(\sumresh_r_nxt[-1111111104]__1_i_17_n_0 ),
        .O(\rdptr_r_reg[7]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresh_r_nxt[-1111111104]__1_i_33 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_35_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_34 
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .I5(\rdptr_r_reg[6]_0 ),
        .O(p_2_in[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_35 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r_reg[4]_0 ),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r_reg__0),
        .I4(\rdptr_r_reg[3]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_10 
       (.I0(line_r_reg_r3_960_1023_6_7_n_0),
        .I1(line_r_reg_r3_896_959_6_7_n_0),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_832_895_6_7_n_0),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_768_831_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_11 
       (.I0(line_r_reg_r3_704_767_6_7_n_0),
        .I1(line_r_reg_r3_640_703_6_7_n_0),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_576_639_6_7_n_0),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_512_575_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_12 
       (.I0(line_r_reg_r3_448_511_6_7_n_0),
        .I1(line_r_reg_r3_384_447_6_7_n_0),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_320_383_6_7_n_0),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_256_319_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_13 
       (.I0(line_r_reg_r3_192_255_6_7_n_0),
        .I1(line_r_reg_r3_128_191_6_7_n_0),
        .I2(p_2_in[7]),
        .I3(line_r_reg_r3_64_127_6_7_n_0),
        .I4(p_2_in[6]),
        .I5(line_r_reg_r3_0_63_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111105]__1_i_10_n_0 ),
        .I1(\sumresh_r_nxt[-1111111105]__1_i_11_n_0 ),
        .I2(p_2_in[9]),
        .I3(\sumresh_r_nxt[-1111111105]__1_i_12_n_0 ),
        .I4(p_2_in[8]),
        .I5(\sumresh_r_nxt[-1111111105]__1_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_22 
       (.I0(line_r_reg_r3_448_511_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_384_447_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_23 
       (.I0(line_r_reg_r3_320_383_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_256_319_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_24 
       (.I0(line_r_reg_r3_192_255_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_128_191_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_25 
       (.I0(line_r_reg_r3_64_127_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_0_63_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_26 
       (.I0(line_r_reg_r3_960_1023_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_896_959_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_27 
       (.I0(line_r_reg_r3_832_895_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_768_831_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_28 
       (.I0(line_r_reg_r3_704_767_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_640_703_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_29 
       (.I0(line_r_reg_r3_576_639_3_5_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_512_575_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_29_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111106]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_8_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_6 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_8 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_22_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_23_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_24_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_25_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_9 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_26_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_29_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_22 
       (.I0(line_r_reg_r3_448_511_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_384_447_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_23 
       (.I0(line_r_reg_r3_320_383_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_256_319_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_24 
       (.I0(line_r_reg_r3_192_255_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_128_191_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_25 
       (.I0(line_r_reg_r3_64_127_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_0_63_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_26 
       (.I0(line_r_reg_r3_960_1023_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_896_959_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_27 
       (.I0(line_r_reg_r3_832_895_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_768_831_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_28 
       (.I0(line_r_reg_r3_704_767_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_640_703_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_29 
       (.I0(line_r_reg_r3_576_639_3_5_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_512_575_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_29_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111107]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_8_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_5 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_8 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_22_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_23_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_24_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_25_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_9 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_26_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_29_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_22 
       (.I0(line_r_reg_r3_448_511_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_384_447_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_23 
       (.I0(line_r_reg_r3_320_383_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_256_319_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_24 
       (.I0(line_r_reg_r3_192_255_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_128_191_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_25 
       (.I0(line_r_reg_r3_64_127_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_0_63_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_26 
       (.I0(line_r_reg_r3_960_1023_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_896_959_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_27 
       (.I0(line_r_reg_r3_832_895_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_768_831_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_28 
       (.I0(line_r_reg_r3_704_767_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_640_703_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_29 
       (.I0(line_r_reg_r3_576_639_3_5_n_0),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_512_575_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_29_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111108]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_8_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_4 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_8 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_22_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_23_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_24_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_25_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_9 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_26_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_29_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_22 
       (.I0(line_r_reg_r3_448_511_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_384_447_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_23 
       (.I0(line_r_reg_r3_320_383_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_256_319_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_24 
       (.I0(line_r_reg_r3_192_255_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_128_191_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_25 
       (.I0(line_r_reg_r3_64_127_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_0_63_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_26 
       (.I0(line_r_reg_r3_960_1023_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_896_959_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_27 
       (.I0(line_r_reg_r3_832_895_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_768_831_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_28 
       (.I0(line_r_reg_r3_704_767_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_640_703_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_29 
       (.I0(line_r_reg_r3_576_639_0_2_n_2),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_512_575_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_29_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111109]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_8_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_3 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_8 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_22_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_23_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_24_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_25_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_9 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_26_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_29_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_22 
       (.I0(line_r_reg_r3_448_511_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_384_447_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_23 
       (.I0(line_r_reg_r3_320_383_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_256_319_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_24 
       (.I0(line_r_reg_r3_192_255_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_128_191_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_25 
       (.I0(line_r_reg_r3_64_127_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_0_63_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_26 
       (.I0(line_r_reg_r3_960_1023_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_896_959_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_27 
       (.I0(line_r_reg_r3_832_895_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_768_831_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_28 
       (.I0(line_r_reg_r3_704_767_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_640_703_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_29 
       (.I0(line_r_reg_r3_576_639_0_2_n_1),
        .I1(p_2_in[6]),
        .I2(line_r_reg_r3_512_575_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_29_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111110]__1_i_3 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_8_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_2 ),
        .S(p_2_in[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_8 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_22_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_23_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_24_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_25_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_9 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_26_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_27_n_0 ),
        .I2(p_2_in[8]),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_28_n_0 ),
        .I4(p_2_in[7]),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_29_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_18 
       (.I0(line_r_reg_r1_192_255_0_2_n_0),
        .I1(line_r_reg_r1_128_191_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_19 
       (.I0(line_r_reg_r1_448_511_0_2_n_0),
        .I1(line_r_reg_r1_384_447_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_20 
       (.I0(line_r_reg_r1_704_767_0_2_n_0),
        .I1(line_r_reg_r1_640_703_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_21 
       (.I0(line_r_reg_r1_960_1023_0_2_n_0),
        .I1(line_r_reg_r1_896_959_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_21_n_0 ));
  MUXF8 \sumresh_r_nxt[-1111111111]__2_i_3 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_8_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_9_n_0 ),
        .O(\rdptr_r_reg[9]_1 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_8 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_19_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_8_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_9 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_20_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_21_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_9_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_26 
       (.I0(line_r_reg_r1_192_255_6_7_n_1),
        .I1(line_r_reg_r1_128_191_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_27 
       (.I0(line_r_reg_r1_448_511_6_7_n_1),
        .I1(line_r_reg_r1_384_447_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_28 
       (.I0(line_r_reg_r1_704_767_6_7_n_1),
        .I1(line_r_reg_r1_640_703_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_29 
       (.I0(line_r_reg_r1_960_1023_6_7_n_1),
        .I1(line_r_reg_r1_896_959_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_26 
       (.I0(line_r_reg_r1_192_255_6_7_n_0),
        .I1(line_r_reg_r1_128_191_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_27 
       (.I0(line_r_reg_r1_448_511_6_7_n_0),
        .I1(line_r_reg_r1_384_447_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_28 
       (.I0(line_r_reg_r1_704_767_6_7_n_0),
        .I1(line_r_reg_r1_640_703_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_29 
       (.I0(line_r_reg_r1_960_1023_6_7_n_0),
        .I1(line_r_reg_r1_896_959_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_26 
       (.I0(line_r_reg_r1_192_255_3_5_n_2),
        .I1(line_r_reg_r1_128_191_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_27 
       (.I0(line_r_reg_r1_448_511_3_5_n_2),
        .I1(line_r_reg_r1_384_447_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_28 
       (.I0(line_r_reg_r1_704_767_3_5_n_2),
        .I1(line_r_reg_r1_640_703_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_29 
       (.I0(line_r_reg_r1_960_1023_3_5_n_2),
        .I1(line_r_reg_r1_896_959_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_26 
       (.I0(line_r_reg_r1_192_255_3_5_n_1),
        .I1(line_r_reg_r1_128_191_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_27 
       (.I0(line_r_reg_r1_448_511_3_5_n_1),
        .I1(line_r_reg_r1_384_447_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_28 
       (.I0(line_r_reg_r1_704_767_3_5_n_1),
        .I1(line_r_reg_r1_640_703_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_29 
       (.I0(line_r_reg_r1_960_1023_3_5_n_1),
        .I1(line_r_reg_r1_896_959_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_26 
       (.I0(line_r_reg_r1_192_255_3_5_n_0),
        .I1(line_r_reg_r1_128_191_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_27 
       (.I0(line_r_reg_r1_448_511_3_5_n_0),
        .I1(line_r_reg_r1_384_447_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_28 
       (.I0(line_r_reg_r1_704_767_3_5_n_0),
        .I1(line_r_reg_r1_640_703_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_29 
       (.I0(line_r_reg_r1_960_1023_3_5_n_0),
        .I1(line_r_reg_r1_896_959_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_26 
       (.I0(line_r_reg_r1_192_255_0_2_n_2),
        .I1(line_r_reg_r1_128_191_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_27 
       (.I0(line_r_reg_r1_448_511_0_2_n_2),
        .I1(line_r_reg_r1_384_447_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_28 
       (.I0(line_r_reg_r1_704_767_0_2_n_2),
        .I1(line_r_reg_r1_640_703_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_29 
       (.I0(line_r_reg_r1_960_1023_0_2_n_2),
        .I1(line_r_reg_r1_896_959_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_26 
       (.I0(line_r_reg_r1_192_255_0_2_n_1),
        .I1(line_r_reg_r1_128_191_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_27 
       (.I0(line_r_reg_r1_448_511_0_2_n_1),
        .I1(line_r_reg_r1_384_447_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_28 
       (.I0(line_r_reg_r1_704_767_0_2_n_1),
        .I1(line_r_reg_r1_640_703_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_29 
       (.I0(line_r_reg_r1_960_1023_0_2_n_1),
        .I1(line_r_reg_r1_896_959_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_29_n_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_12 
       (.I0(\sumresv_r[-1111111104]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_13 
       (.I0(\sumresv_r[-1111111104]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111104]_i_5 
       (.I0(\sumresv_r_reg[-1111111104]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111104]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_8 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_12 
       (.I0(\sumresv_r[-1111111105]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_13 
       (.I0(\sumresv_r[-1111111105]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111105]_i_5 
       (.I0(\sumresv_r_reg[-1111111105]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111105]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_7 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_12 
       (.I0(\sumresv_r[-1111111106]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_13 
       (.I0(\sumresv_r[-1111111106]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111106]_i_5 
       (.I0(\sumresv_r_reg[-1111111106]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111106]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_6 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_12 
       (.I0(\sumresv_r[-1111111107]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_13 
       (.I0(\sumresv_r[-1111111107]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111107]_i_5 
       (.I0(\sumresv_r_reg[-1111111107]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111107]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_5 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_12 
       (.I0(\sumresv_r[-1111111108]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_13 
       (.I0(\sumresv_r[-1111111108]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111108]_i_5 
       (.I0(\sumresv_r_reg[-1111111108]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111108]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_4 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_12 
       (.I0(\sumresv_r[-1111111109]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_13 
       (.I0(\sumresv_r[-1111111109]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111109]_i_5 
       (.I0(\sumresv_r_reg[-1111111109]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111109]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_3 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_12 
       (.I0(\sumresv_r[-1111111110]_i_26_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_27_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_12_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_13 
       (.I0(\sumresv_r[-1111111110]_i_28_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_29_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_13_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111110]_i_5 
       (.I0(\sumresv_r_reg[-1111111110]_i_12_n_0 ),
        .I1(\sumresv_r_reg[-1111111110]_i_13_n_0 ),
        .O(\rdptr_r_reg[9]_2 ),
        .S(\rdptr_r_reg[9]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry
       (.CI(1'b0),
        .CO({wrptr_r1_carry_n_0,wrptr_r1_carry_n_1,wrptr_r1_carry_n_2,wrptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({wrptr_r1_carry__0_0,wrptr_r1_carry_i_4__2_n_0}),
        .O(NLW_wrptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({wrptr_r1_carry__0_1[1],wrptr_r1_carry_i_6__2_n_0,wrptr_r1_carry__0_1[0],wrptr_r1_carry_i_8__2_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry__0
       (.CI(wrptr_r1_carry_n_0),
        .CO({NLW_wrptr_r1_carry__0_CO_UNCONNECTED[3:1],wrptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\wrptr_r_reg[0]_0 }),
        .O(NLW_wrptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,wrptr_r1_carry__0_i_2__2_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry__0_i_2__2
       (.I0(Q[6]),
        .I1(wrptr_r1_carry__0_2),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_3),
        .O(wrptr_r1_carry__0_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h8CE0)) 
    wrptr_r1_carry_i_4__2
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry_i_6__2
       (.I0(Q[2]),
        .I1(wrptr_r1_carry_0),
        .I2(Q[3]),
        .I3(wrptr_r1_carry_1),
        .O(wrptr_r1_carry_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h4218)) 
    wrptr_r1_carry_i_8__2
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_8__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wrptr_r[0]_i_1__2 
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[1]_i_1__2 
       (.I0(\wrptr_r_reg_n_0_[1] ),
        .I1(\wrptr_r_reg_n_0_[0] ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[2]_i_1__2 
       (.I0(Q[0]),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(\wrptr_r_reg_n_0_[1] ),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\wrptr_r_reg_n_0_[1] ),
        .I3(\wrptr_r_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\wrptr_r[5]_i_2__2_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[5]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \wrptr_r[5]_i_2__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(\wrptr_r_reg_n_0_[1] ),
        .I4(Q[1]),
        .O(\wrptr_r[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[6]_i_1__2 
       (.I0(Q[4]),
        .I1(\wrptr_r[9]_i_3__2_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[7]_i_1__2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\wrptr_r[9]_i_3__2_n_0 ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[8]_i_1__2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\wrptr_r[9]_i_3__2_n_0 ),
        .I3(Q[4]),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[8]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \wrptr_r[9]_i_1__1 
       (.I0(graydata_valid),
        .I1(nr_wrline_r[0]),
        .I2(nr_wrline_r[1]),
        .O(\wrptr_r[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[9]_i_2__2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_3__2_n_0 ),
        .I4(Q[5]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[9]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wrptr_r[9]_i_3__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\wrptr_r_reg_n_0_[1] ),
        .I3(\wrptr_r_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\wrptr_r[9]_i_3__2_n_0 ));
  FDCE \wrptr_r_reg[0] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[0]_i_1__2_n_0 ),
        .Q(\wrptr_r_reg_n_0_[0] ));
  FDCE \wrptr_r_reg[1] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[1]_i_1__2_n_0 ),
        .Q(\wrptr_r_reg_n_0_[1] ));
  FDCE \wrptr_r_reg[2] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[2]_i_1__2_n_0 ),
        .Q(Q[0]));
  FDCE \wrptr_r_reg[3] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[3]_i_1__2_n_0 ),
        .Q(Q[1]));
  FDCE \wrptr_r_reg[4] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[4]_i_1__2_n_0 ),
        .Q(Q[2]));
  FDCE \wrptr_r_reg[5] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[5]_i_1__2_n_0 ),
        .Q(Q[3]));
  FDCE \wrptr_r_reg[6] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[6]_i_1__2_n_0 ),
        .Q(Q[4]));
  FDCE \wrptr_r_reg[7] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[7]_i_1__2_n_0 ),
        .Q(Q[5]));
  FDCE \wrptr_r_reg[8] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[8]_i_1__2_n_0 ),
        .Q(Q[6]));
  FDCE \wrptr_r_reg[9] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[9]_i_2__2_n_0 ),
        .Q(Q[7]));
endmodule

(* ORIG_REF_NAME = "linebuffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_linebuffer_2
   (rst_i,
    \rdptr_r_reg[2]_0 ,
    \rdptr_r_reg[3]_0 ,
    \rdptr_r_reg[4]_0 ,
    \rdptr_r_reg[5]_0 ,
    \rdptr_r_reg[8]_0 ,
    \rdptr_r_reg[7]_0 ,
    \rdptr_r_reg[6]_0 ,
    \rdptr_r_reg[9]_0 ,
    \nr_rdline_r_reg[1] ,
    \nr_rdline_r_reg[1]_0 ,
    \nr_rdline_r_reg[1]_1 ,
    \nr_rdline_r_reg[1]_2 ,
    \nr_rdline_r_reg[1]_3 ,
    \nr_rdline_r_reg[1]_4 ,
    \nr_rdline_r_reg[1]_5 ,
    \nr_rdline_r_reg[1]_6 ,
    data_o,
    Q,
    \rdptr_r_reg[9]_1 ,
    \rdptr_r_reg[9]_2 ,
    \rdptr_r_reg[9]_3 ,
    \rdptr_r_reg[9]_4 ,
    \rdptr_r_reg[9]_5 ,
    \rdptr_r_reg[9]_6 ,
    \rdptr_r_reg[9]_7 ,
    \rdptr_r_reg[9]_8 ,
    \rdptr_r_reg[7]_1 ,
    \rdptr_r_reg[7]_2 ,
    \rdptr_r_reg[7]_3 ,
    \rdptr_r_reg[7]_4 ,
    \rdptr_r_reg[7]_5 ,
    \rdptr_r_reg[7]_6 ,
    \rdptr_r_reg[7]_7 ,
    \rdptr_r_reg[7]_8 ,
    \rdptr_r_reg[7]_9 ,
    \rdptr_r_reg[7]_10 ,
    \rdptr_r_reg[7]_11 ,
    \rdptr_r_reg[7]_12 ,
    \rdptr_r_reg[7]_13 ,
    \rdptr_r_reg[7]_14 ,
    \rdptr_r_reg[7]_15 ,
    \rdptr_r_reg[7]_16 ,
    rdptr_r1_carry__0_0,
    rdptr_r1_carry__0_1,
    \rdptr_r_reg[0]_rep_0 ,
    wrptr_r1_carry__0_0,
    wrptr_r1_carry__0_1,
    \wrptr_r_reg[0]_0 ,
    clk_i,
    \sumresh_r_nxt[-1111111111]__2 ,
    \sumresh_r_nxt[-1111111111]__2_0 ,
    nr_rdline_r,
    data_o0,
    \sumresh_r_nxt[-1111111106]__2 ,
    \sumresh_r_nxt[-1111111106]__2_0 ,
    \sumresh_r_nxt[-1111111106]__2_1 ,
    \sumresh_r_nxt[-1111111106]__2_2 ,
    \sumresh_r_nxt[-1111111106]__2_3 ,
    \sumresh_r_nxt[-1111111106]__2_4 ,
    \sumresh_r_nxt[-1111111106]__2_5 ,
    \sumresh_r_nxt[-1111111106]__2_6 ,
    \sumresh_r_nxt[-1111111106]__2_7 ,
    \sumresh_r_nxt[-1111111106]__2_8 ,
    \sumresh_r_nxt[-1111111105]__2 ,
    \sumresh_r_nxt[-1111111105]__2_0 ,
    \sumresh_r_nxt[-1111111104]__2 ,
    \sumresh_r_nxt[-1111111104]__2_0 ,
    \multiresv_r_reg[7][1] ,
    \multiresv_r_reg[7][1]_0 ,
    data_o01_out,
    \multiresv_r_reg[7][4] ,
    \multiresv_r_reg[7][4]_0 ,
    \multiresv_r_reg[7][4]_1 ,
    \multiresv_r_reg[7][4]_2 ,
    \multiresv_r_reg[7][4]_3 ,
    \multiresv_r_reg[7][4]_4 ,
    \multiresv_r_reg[7][5] ,
    \multiresv_r_reg[7][5]_0 ,
    \multiresv_r_reg[7][6] ,
    \multiresv_r_reg[7][6]_0 ,
    \multiresv_r_reg[7][7] ,
    \multiresv_r_reg[7][7]_0 ,
    \multiresv_r_reg[7][8] ,
    \multiresv_r_reg[7][8]_0 ,
    \sumresv_r_nxt[-1111111111] ,
    \sumresv_r_nxt[-1111111111]_0 ,
    data_o03_out,
    \sumresh_r_nxt[-1111111110]__1 ,
    \sumresh_r_nxt[-1111111110]__1_0 ,
    \sumresh_r_nxt[-1111111109]__1 ,
    \sumresh_r_nxt[-1111111109]__1_0 ,
    \sumresh_r_nxt[-1111111108]__1 ,
    \sumresh_r_nxt[-1111111108]__1_0 ,
    \sumresh_r_nxt[-1111111107]__1 ,
    \sumresh_r_nxt[-1111111107]__1_0 ,
    \sumresh_r_nxt[-1111111106]__1 ,
    \sumresh_r_nxt[-1111111106]__1_0 ,
    \sumresh_r_nxt[-1111111105]__1 ,
    \sumresh_r_nxt[-1111111105]__1_0 ,
    \sumresh_r_nxt[-1111111104]__1 ,
    \sumresh_r_nxt[-1111111104]__1_0 ,
    rst_n_i,
    rdptr_r1_carry_0,
    rdptr_r1_carry_1,
    rdptr_r1_carry_2,
    rdptr_r1_carry__0_2,
    rdptr_r1_carry__0_3,
    wrptr_r1_carry_0,
    wrptr_r1_carry_1,
    wrptr_r1_carry__0_2,
    wrptr_r1_carry__0_3,
    graydata_valid,
    nr_wrline_r,
    \rdptr_r_reg[0]_rep_1 ,
    \sumresv_r[-1111111104]_i_25_0 ,
    \multiresv_r[1][3]_i_34_0 ,
    \multiresv_r[1][3]_i_34_1 ,
    \multiresv_r[1][3]_i_34_2 ,
    \multiresv_r[1][6]_i_34_0 ,
    \multiresv_r[1][6]_i_34_1 ,
    \multiresv_r[1][6]_i_34_2 ,
    \multiresv_r[1][8]_i_14_0 ,
    \multiresv_r[1][8]_i_14_1 ,
    graydata_o);
  output rst_i;
  output \rdptr_r_reg[2]_0 ;
  output \rdptr_r_reg[3]_0 ;
  output \rdptr_r_reg[4]_0 ;
  output \rdptr_r_reg[5]_0 ;
  output \rdptr_r_reg[8]_0 ;
  output \rdptr_r_reg[7]_0 ;
  output \rdptr_r_reg[6]_0 ;
  output \rdptr_r_reg[9]_0 ;
  output [6:0]\nr_rdline_r_reg[1] ;
  output \nr_rdline_r_reg[1]_0 ;
  output \nr_rdline_r_reg[1]_1 ;
  output [7:0]\nr_rdline_r_reg[1]_2 ;
  output \nr_rdline_r_reg[1]_3 ;
  output [7:0]\nr_rdline_r_reg[1]_4 ;
  output \nr_rdline_r_reg[1]_5 ;
  output \nr_rdline_r_reg[1]_6 ;
  output [5:0]data_o;
  output [7:0]Q;
  output \rdptr_r_reg[9]_1 ;
  output \rdptr_r_reg[9]_2 ;
  output \rdptr_r_reg[9]_3 ;
  output \rdptr_r_reg[9]_4 ;
  output \rdptr_r_reg[9]_5 ;
  output \rdptr_r_reg[9]_6 ;
  output \rdptr_r_reg[9]_7 ;
  output \rdptr_r_reg[9]_8 ;
  output \rdptr_r_reg[7]_1 ;
  output \rdptr_r_reg[7]_2 ;
  output \rdptr_r_reg[7]_3 ;
  output \rdptr_r_reg[7]_4 ;
  output \rdptr_r_reg[7]_5 ;
  output \rdptr_r_reg[7]_6 ;
  output \rdptr_r_reg[7]_7 ;
  output \rdptr_r_reg[7]_8 ;
  output \rdptr_r_reg[7]_9 ;
  output \rdptr_r_reg[7]_10 ;
  output \rdptr_r_reg[7]_11 ;
  output \rdptr_r_reg[7]_12 ;
  output \rdptr_r_reg[7]_13 ;
  output \rdptr_r_reg[7]_14 ;
  output \rdptr_r_reg[7]_15 ;
  output \rdptr_r_reg[7]_16 ;
  input [2:0]rdptr_r1_carry__0_0;
  input [1:0]rdptr_r1_carry__0_1;
  input [0:0]\rdptr_r_reg[0]_rep_0 ;
  input [2:0]wrptr_r1_carry__0_0;
  input [1:0]wrptr_r1_carry__0_1;
  input [0:0]\wrptr_r_reg[0]_0 ;
  input clk_i;
  input \sumresh_r_nxt[-1111111111]__2 ;
  input \sumresh_r_nxt[-1111111111]__2_0 ;
  input [1:0]nr_rdline_r;
  input [7:0]data_o0;
  input \sumresh_r_nxt[-1111111106]__2 ;
  input \sumresh_r_nxt[-1111111106]__2_0 ;
  input \sumresh_r_nxt[-1111111106]__2_1 ;
  input \sumresh_r_nxt[-1111111106]__2_2 ;
  input \sumresh_r_nxt[-1111111106]__2_3 ;
  input \sumresh_r_nxt[-1111111106]__2_4 ;
  input \sumresh_r_nxt[-1111111106]__2_5 ;
  input \sumresh_r_nxt[-1111111106]__2_6 ;
  input \sumresh_r_nxt[-1111111106]__2_7 ;
  input \sumresh_r_nxt[-1111111106]__2_8 ;
  input \sumresh_r_nxt[-1111111105]__2 ;
  input \sumresh_r_nxt[-1111111105]__2_0 ;
  input \sumresh_r_nxt[-1111111104]__2 ;
  input \sumresh_r_nxt[-1111111104]__2_0 ;
  input \multiresv_r_reg[7][1] ;
  input \multiresv_r_reg[7][1]_0 ;
  input [7:0]data_o01_out;
  input \multiresv_r_reg[7][4] ;
  input \multiresv_r_reg[7][4]_0 ;
  input \multiresv_r_reg[7][4]_1 ;
  input \multiresv_r_reg[7][4]_2 ;
  input \multiresv_r_reg[7][4]_3 ;
  input \multiresv_r_reg[7][4]_4 ;
  input \multiresv_r_reg[7][5] ;
  input \multiresv_r_reg[7][5]_0 ;
  input \multiresv_r_reg[7][6] ;
  input \multiresv_r_reg[7][6]_0 ;
  input \multiresv_r_reg[7][7] ;
  input \multiresv_r_reg[7][7]_0 ;
  input \multiresv_r_reg[7][8] ;
  input \multiresv_r_reg[7][8]_0 ;
  input \sumresv_r_nxt[-1111111111] ;
  input \sumresv_r_nxt[-1111111111]_0 ;
  input [7:0]data_o03_out;
  input \sumresh_r_nxt[-1111111110]__1 ;
  input \sumresh_r_nxt[-1111111110]__1_0 ;
  input \sumresh_r_nxt[-1111111109]__1 ;
  input \sumresh_r_nxt[-1111111109]__1_0 ;
  input \sumresh_r_nxt[-1111111108]__1 ;
  input \sumresh_r_nxt[-1111111108]__1_0 ;
  input \sumresh_r_nxt[-1111111107]__1 ;
  input \sumresh_r_nxt[-1111111107]__1_0 ;
  input \sumresh_r_nxt[-1111111106]__1 ;
  input \sumresh_r_nxt[-1111111106]__1_0 ;
  input \sumresh_r_nxt[-1111111105]__1 ;
  input \sumresh_r_nxt[-1111111105]__1_0 ;
  input \sumresh_r_nxt[-1111111104]__1 ;
  input \sumresh_r_nxt[-1111111104]__1_0 ;
  input rst_n_i;
  input [1:0]rdptr_r1_carry_0;
  input rdptr_r1_carry_1;
  input rdptr_r1_carry_2;
  input rdptr_r1_carry__0_2;
  input rdptr_r1_carry__0_3;
  input wrptr_r1_carry_0;
  input wrptr_r1_carry_1;
  input wrptr_r1_carry__0_2;
  input wrptr_r1_carry__0_3;
  input graydata_valid;
  input [1:0]nr_wrline_r;
  input \rdptr_r_reg[0]_rep_1 ;
  input [7:0]\sumresv_r[-1111111104]_i_25_0 ;
  input \multiresv_r[1][3]_i_34_0 ;
  input \multiresv_r[1][3]_i_34_1 ;
  input \multiresv_r[1][3]_i_34_2 ;
  input \multiresv_r[1][6]_i_34_0 ;
  input \multiresv_r[1][6]_i_34_1 ;
  input \multiresv_r[1][6]_i_34_2 ;
  input \multiresv_r[1][8]_i_14_0 ;
  input \multiresv_r[1][8]_i_14_1 ;
  input [7:0]graydata_o;

  wire [7:0]Q;
  wire clk_i;
  wire [5:0]data_o;
  wire [7:0]data_o0;
  wire [7:0]data_o01_out;
  wire [7:0]data_o03_out;
  wire [71:57]data_o__0;
  wire [7:0]graydata_o;
  wire graydata_valid;
  wire line_r_reg_r1_0_63_0_2_i_1_n_0;
  wire line_r_reg_r1_0_63_0_2_n_0;
  wire line_r_reg_r1_0_63_0_2_n_1;
  wire line_r_reg_r1_0_63_0_2_n_2;
  wire line_r_reg_r1_0_63_3_5_n_0;
  wire line_r_reg_r1_0_63_3_5_n_1;
  wire line_r_reg_r1_0_63_3_5_n_2;
  wire line_r_reg_r1_0_63_6_7_n_0;
  wire line_r_reg_r1_0_63_6_7_n_1;
  wire line_r_reg_r1_128_191_0_2_i_1_n_0;
  wire line_r_reg_r1_128_191_0_2_n_0;
  wire line_r_reg_r1_128_191_0_2_n_1;
  wire line_r_reg_r1_128_191_0_2_n_2;
  wire line_r_reg_r1_128_191_3_5_n_0;
  wire line_r_reg_r1_128_191_3_5_n_1;
  wire line_r_reg_r1_128_191_3_5_n_2;
  wire line_r_reg_r1_128_191_6_7_n_0;
  wire line_r_reg_r1_128_191_6_7_n_1;
  wire line_r_reg_r1_192_255_0_2_i_1_n_0;
  wire line_r_reg_r1_192_255_0_2_n_0;
  wire line_r_reg_r1_192_255_0_2_n_1;
  wire line_r_reg_r1_192_255_0_2_n_2;
  wire line_r_reg_r1_192_255_3_5_n_0;
  wire line_r_reg_r1_192_255_3_5_n_1;
  wire line_r_reg_r1_192_255_3_5_n_2;
  wire line_r_reg_r1_192_255_6_7_n_0;
  wire line_r_reg_r1_192_255_6_7_n_1;
  wire line_r_reg_r1_256_319_0_2_i_1_n_0;
  wire line_r_reg_r1_256_319_0_2_n_0;
  wire line_r_reg_r1_256_319_0_2_n_1;
  wire line_r_reg_r1_256_319_0_2_n_2;
  wire line_r_reg_r1_256_319_3_5_n_0;
  wire line_r_reg_r1_256_319_3_5_n_1;
  wire line_r_reg_r1_256_319_3_5_n_2;
  wire line_r_reg_r1_256_319_6_7_n_0;
  wire line_r_reg_r1_256_319_6_7_n_1;
  wire line_r_reg_r1_320_383_0_2_i_1_n_0;
  wire line_r_reg_r1_320_383_0_2_n_0;
  wire line_r_reg_r1_320_383_0_2_n_1;
  wire line_r_reg_r1_320_383_0_2_n_2;
  wire line_r_reg_r1_320_383_3_5_n_0;
  wire line_r_reg_r1_320_383_3_5_n_1;
  wire line_r_reg_r1_320_383_3_5_n_2;
  wire line_r_reg_r1_320_383_6_7_n_0;
  wire line_r_reg_r1_320_383_6_7_n_1;
  wire line_r_reg_r1_384_447_0_2_i_1_n_0;
  wire line_r_reg_r1_384_447_0_2_n_0;
  wire line_r_reg_r1_384_447_0_2_n_1;
  wire line_r_reg_r1_384_447_0_2_n_2;
  wire line_r_reg_r1_384_447_3_5_n_0;
  wire line_r_reg_r1_384_447_3_5_n_1;
  wire line_r_reg_r1_384_447_3_5_n_2;
  wire line_r_reg_r1_384_447_6_7_n_0;
  wire line_r_reg_r1_384_447_6_7_n_1;
  wire line_r_reg_r1_448_511_0_2_i_1_n_0;
  wire line_r_reg_r1_448_511_0_2_n_0;
  wire line_r_reg_r1_448_511_0_2_n_1;
  wire line_r_reg_r1_448_511_0_2_n_2;
  wire line_r_reg_r1_448_511_3_5_n_0;
  wire line_r_reg_r1_448_511_3_5_n_1;
  wire line_r_reg_r1_448_511_3_5_n_2;
  wire line_r_reg_r1_448_511_6_7_n_0;
  wire line_r_reg_r1_448_511_6_7_n_1;
  wire line_r_reg_r1_512_575_0_2_i_1_n_0;
  wire line_r_reg_r1_512_575_0_2_n_0;
  wire line_r_reg_r1_512_575_0_2_n_1;
  wire line_r_reg_r1_512_575_0_2_n_2;
  wire line_r_reg_r1_512_575_3_5_n_0;
  wire line_r_reg_r1_512_575_3_5_n_1;
  wire line_r_reg_r1_512_575_3_5_n_2;
  wire line_r_reg_r1_512_575_6_7_n_0;
  wire line_r_reg_r1_512_575_6_7_n_1;
  wire line_r_reg_r1_576_639_0_2_i_1_n_0;
  wire line_r_reg_r1_576_639_0_2_n_0;
  wire line_r_reg_r1_576_639_0_2_n_1;
  wire line_r_reg_r1_576_639_0_2_n_2;
  wire line_r_reg_r1_576_639_3_5_n_0;
  wire line_r_reg_r1_576_639_3_5_n_1;
  wire line_r_reg_r1_576_639_3_5_n_2;
  wire line_r_reg_r1_576_639_6_7_n_0;
  wire line_r_reg_r1_576_639_6_7_n_1;
  wire line_r_reg_r1_640_703_0_2_i_1_n_0;
  wire line_r_reg_r1_640_703_0_2_n_0;
  wire line_r_reg_r1_640_703_0_2_n_1;
  wire line_r_reg_r1_640_703_0_2_n_2;
  wire line_r_reg_r1_640_703_3_5_n_0;
  wire line_r_reg_r1_640_703_3_5_n_1;
  wire line_r_reg_r1_640_703_3_5_n_2;
  wire line_r_reg_r1_640_703_6_7_n_0;
  wire line_r_reg_r1_640_703_6_7_n_1;
  wire line_r_reg_r1_64_127_0_2_i_1_n_0;
  wire line_r_reg_r1_64_127_0_2_n_0;
  wire line_r_reg_r1_64_127_0_2_n_1;
  wire line_r_reg_r1_64_127_0_2_n_2;
  wire line_r_reg_r1_64_127_3_5_n_0;
  wire line_r_reg_r1_64_127_3_5_n_1;
  wire line_r_reg_r1_64_127_3_5_n_2;
  wire line_r_reg_r1_64_127_6_7_n_0;
  wire line_r_reg_r1_64_127_6_7_n_1;
  wire line_r_reg_r1_704_767_0_2_i_1_n_0;
  wire line_r_reg_r1_704_767_0_2_n_0;
  wire line_r_reg_r1_704_767_0_2_n_1;
  wire line_r_reg_r1_704_767_0_2_n_2;
  wire line_r_reg_r1_704_767_3_5_n_0;
  wire line_r_reg_r1_704_767_3_5_n_1;
  wire line_r_reg_r1_704_767_3_5_n_2;
  wire line_r_reg_r1_704_767_6_7_n_0;
  wire line_r_reg_r1_704_767_6_7_n_1;
  wire line_r_reg_r1_768_831_0_2_i_1_n_0;
  wire line_r_reg_r1_768_831_0_2_n_0;
  wire line_r_reg_r1_768_831_0_2_n_1;
  wire line_r_reg_r1_768_831_0_2_n_2;
  wire line_r_reg_r1_768_831_3_5_n_0;
  wire line_r_reg_r1_768_831_3_5_n_1;
  wire line_r_reg_r1_768_831_3_5_n_2;
  wire line_r_reg_r1_768_831_6_7_n_0;
  wire line_r_reg_r1_768_831_6_7_n_1;
  wire line_r_reg_r1_832_895_0_2_i_1_n_0;
  wire line_r_reg_r1_832_895_0_2_n_0;
  wire line_r_reg_r1_832_895_0_2_n_1;
  wire line_r_reg_r1_832_895_0_2_n_2;
  wire line_r_reg_r1_832_895_3_5_n_0;
  wire line_r_reg_r1_832_895_3_5_n_1;
  wire line_r_reg_r1_832_895_3_5_n_2;
  wire line_r_reg_r1_832_895_6_7_n_0;
  wire line_r_reg_r1_832_895_6_7_n_1;
  wire line_r_reg_r1_896_959_0_2_i_1_n_0;
  wire line_r_reg_r1_896_959_0_2_n_0;
  wire line_r_reg_r1_896_959_0_2_n_1;
  wire line_r_reg_r1_896_959_0_2_n_2;
  wire line_r_reg_r1_896_959_3_5_n_0;
  wire line_r_reg_r1_896_959_3_5_n_1;
  wire line_r_reg_r1_896_959_3_5_n_2;
  wire line_r_reg_r1_896_959_6_7_n_0;
  wire line_r_reg_r1_896_959_6_7_n_1;
  wire line_r_reg_r1_960_1023_0_2_i_1_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_0;
  wire line_r_reg_r1_960_1023_0_2_n_1;
  wire line_r_reg_r1_960_1023_0_2_n_2;
  wire line_r_reg_r1_960_1023_3_5_n_0;
  wire line_r_reg_r1_960_1023_3_5_n_1;
  wire line_r_reg_r1_960_1023_3_5_n_2;
  wire line_r_reg_r1_960_1023_6_7_n_0;
  wire line_r_reg_r1_960_1023_6_7_n_1;
  wire line_r_reg_r2_0_63_0_2_i_1__1_n_0;
  wire line_r_reg_r2_0_63_0_2_i_2__1_n_0;
  wire line_r_reg_r2_0_63_0_2_i_3__1_n_0;
  wire line_r_reg_r2_0_63_0_2_i_4__1_n_0;
  wire line_r_reg_r2_0_63_0_2_i_5__1_n_0;
  wire line_r_reg_r2_0_63_0_2_i_6__1_n_0;
  wire line_r_reg_r2_0_63_0_2_n_0;
  wire line_r_reg_r2_0_63_0_2_n_1;
  wire line_r_reg_r2_0_63_0_2_n_2;
  wire line_r_reg_r2_0_63_3_5_n_0;
  wire line_r_reg_r2_0_63_3_5_n_1;
  wire line_r_reg_r2_0_63_3_5_n_2;
  wire line_r_reg_r2_0_63_6_7_n_0;
  wire line_r_reg_r2_0_63_6_7_n_1;
  wire line_r_reg_r2_128_191_0_2_n_0;
  wire line_r_reg_r2_128_191_0_2_n_1;
  wire line_r_reg_r2_128_191_0_2_n_2;
  wire line_r_reg_r2_128_191_3_5_n_0;
  wire line_r_reg_r2_128_191_3_5_n_1;
  wire line_r_reg_r2_128_191_3_5_n_2;
  wire line_r_reg_r2_128_191_6_7_n_0;
  wire line_r_reg_r2_128_191_6_7_n_1;
  wire line_r_reg_r2_192_255_0_2_n_0;
  wire line_r_reg_r2_192_255_0_2_n_1;
  wire line_r_reg_r2_192_255_0_2_n_2;
  wire line_r_reg_r2_192_255_3_5_n_0;
  wire line_r_reg_r2_192_255_3_5_n_1;
  wire line_r_reg_r2_192_255_3_5_n_2;
  wire line_r_reg_r2_192_255_6_7_n_0;
  wire line_r_reg_r2_192_255_6_7_n_1;
  wire line_r_reg_r2_256_319_0_2_n_0;
  wire line_r_reg_r2_256_319_0_2_n_1;
  wire line_r_reg_r2_256_319_0_2_n_2;
  wire line_r_reg_r2_256_319_3_5_n_0;
  wire line_r_reg_r2_256_319_3_5_n_1;
  wire line_r_reg_r2_256_319_3_5_n_2;
  wire line_r_reg_r2_256_319_6_7_n_0;
  wire line_r_reg_r2_256_319_6_7_n_1;
  wire line_r_reg_r2_320_383_0_2_n_0;
  wire line_r_reg_r2_320_383_0_2_n_1;
  wire line_r_reg_r2_320_383_0_2_n_2;
  wire line_r_reg_r2_320_383_3_5_n_0;
  wire line_r_reg_r2_320_383_3_5_n_1;
  wire line_r_reg_r2_320_383_3_5_n_2;
  wire line_r_reg_r2_320_383_6_7_n_0;
  wire line_r_reg_r2_320_383_6_7_n_1;
  wire line_r_reg_r2_384_447_0_2_n_0;
  wire line_r_reg_r2_384_447_0_2_n_1;
  wire line_r_reg_r2_384_447_0_2_n_2;
  wire line_r_reg_r2_384_447_3_5_n_0;
  wire line_r_reg_r2_384_447_3_5_n_1;
  wire line_r_reg_r2_384_447_3_5_n_2;
  wire line_r_reg_r2_384_447_6_7_n_0;
  wire line_r_reg_r2_384_447_6_7_n_1;
  wire line_r_reg_r2_448_511_0_2_n_0;
  wire line_r_reg_r2_448_511_0_2_n_1;
  wire line_r_reg_r2_448_511_0_2_n_2;
  wire line_r_reg_r2_448_511_3_5_n_0;
  wire line_r_reg_r2_448_511_3_5_n_1;
  wire line_r_reg_r2_448_511_3_5_n_2;
  wire line_r_reg_r2_448_511_6_7_n_0;
  wire line_r_reg_r2_448_511_6_7_n_1;
  wire line_r_reg_r2_512_575_0_2_n_0;
  wire line_r_reg_r2_512_575_0_2_n_1;
  wire line_r_reg_r2_512_575_0_2_n_2;
  wire line_r_reg_r2_512_575_3_5_n_0;
  wire line_r_reg_r2_512_575_3_5_n_1;
  wire line_r_reg_r2_512_575_3_5_n_2;
  wire line_r_reg_r2_512_575_6_7_n_0;
  wire line_r_reg_r2_512_575_6_7_n_1;
  wire line_r_reg_r2_576_639_0_2_n_0;
  wire line_r_reg_r2_576_639_0_2_n_1;
  wire line_r_reg_r2_576_639_0_2_n_2;
  wire line_r_reg_r2_576_639_3_5_n_0;
  wire line_r_reg_r2_576_639_3_5_n_1;
  wire line_r_reg_r2_576_639_3_5_n_2;
  wire line_r_reg_r2_576_639_6_7_n_0;
  wire line_r_reg_r2_576_639_6_7_n_1;
  wire line_r_reg_r2_640_703_0_2_n_0;
  wire line_r_reg_r2_640_703_0_2_n_1;
  wire line_r_reg_r2_640_703_0_2_n_2;
  wire line_r_reg_r2_640_703_3_5_n_0;
  wire line_r_reg_r2_640_703_3_5_n_1;
  wire line_r_reg_r2_640_703_3_5_n_2;
  wire line_r_reg_r2_640_703_6_7_n_0;
  wire line_r_reg_r2_640_703_6_7_n_1;
  wire line_r_reg_r2_64_127_0_2_n_0;
  wire line_r_reg_r2_64_127_0_2_n_1;
  wire line_r_reg_r2_64_127_0_2_n_2;
  wire line_r_reg_r2_64_127_3_5_n_0;
  wire line_r_reg_r2_64_127_3_5_n_1;
  wire line_r_reg_r2_64_127_3_5_n_2;
  wire line_r_reg_r2_64_127_6_7_n_0;
  wire line_r_reg_r2_64_127_6_7_n_1;
  wire line_r_reg_r2_704_767_0_2_n_0;
  wire line_r_reg_r2_704_767_0_2_n_1;
  wire line_r_reg_r2_704_767_0_2_n_2;
  wire line_r_reg_r2_704_767_3_5_n_0;
  wire line_r_reg_r2_704_767_3_5_n_1;
  wire line_r_reg_r2_704_767_3_5_n_2;
  wire line_r_reg_r2_704_767_6_7_n_0;
  wire line_r_reg_r2_704_767_6_7_n_1;
  wire line_r_reg_r2_768_831_0_2_n_0;
  wire line_r_reg_r2_768_831_0_2_n_1;
  wire line_r_reg_r2_768_831_0_2_n_2;
  wire line_r_reg_r2_768_831_3_5_n_0;
  wire line_r_reg_r2_768_831_3_5_n_1;
  wire line_r_reg_r2_768_831_3_5_n_2;
  wire line_r_reg_r2_768_831_6_7_n_0;
  wire line_r_reg_r2_768_831_6_7_n_1;
  wire line_r_reg_r2_832_895_0_2_n_0;
  wire line_r_reg_r2_832_895_0_2_n_1;
  wire line_r_reg_r2_832_895_0_2_n_2;
  wire line_r_reg_r2_832_895_3_5_n_0;
  wire line_r_reg_r2_832_895_3_5_n_1;
  wire line_r_reg_r2_832_895_3_5_n_2;
  wire line_r_reg_r2_832_895_6_7_n_0;
  wire line_r_reg_r2_832_895_6_7_n_1;
  wire line_r_reg_r2_896_959_0_2_n_0;
  wire line_r_reg_r2_896_959_0_2_n_1;
  wire line_r_reg_r2_896_959_0_2_n_2;
  wire line_r_reg_r2_896_959_3_5_n_0;
  wire line_r_reg_r2_896_959_3_5_n_1;
  wire line_r_reg_r2_896_959_3_5_n_2;
  wire line_r_reg_r2_896_959_6_7_n_0;
  wire line_r_reg_r2_896_959_6_7_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_0;
  wire line_r_reg_r2_960_1023_0_2_n_1;
  wire line_r_reg_r2_960_1023_0_2_n_2;
  wire line_r_reg_r2_960_1023_3_5_n_0;
  wire line_r_reg_r2_960_1023_3_5_n_1;
  wire line_r_reg_r2_960_1023_3_5_n_2;
  wire line_r_reg_r2_960_1023_6_7_n_0;
  wire line_r_reg_r2_960_1023_6_7_n_1;
  wire line_r_reg_r3_0_63_0_2_i_1_n_0;
  wire line_r_reg_r3_0_63_0_2_i_2_n_0;
  wire line_r_reg_r3_0_63_0_2_i_3_n_0;
  wire line_r_reg_r3_0_63_0_2_i_4_n_0;
  wire line_r_reg_r3_0_63_0_2_i_5_n_0;
  wire line_r_reg_r3_0_63_0_2_n_0;
  wire line_r_reg_r3_0_63_0_2_n_1;
  wire line_r_reg_r3_0_63_0_2_n_2;
  wire line_r_reg_r3_0_63_3_5_n_0;
  wire line_r_reg_r3_0_63_3_5_n_1;
  wire line_r_reg_r3_0_63_3_5_n_2;
  wire line_r_reg_r3_0_63_6_7_n_0;
  wire line_r_reg_r3_0_63_6_7_n_1;
  wire line_r_reg_r3_128_191_0_2_n_0;
  wire line_r_reg_r3_128_191_0_2_n_1;
  wire line_r_reg_r3_128_191_0_2_n_2;
  wire line_r_reg_r3_128_191_3_5_n_0;
  wire line_r_reg_r3_128_191_3_5_n_1;
  wire line_r_reg_r3_128_191_3_5_n_2;
  wire line_r_reg_r3_128_191_6_7_n_0;
  wire line_r_reg_r3_128_191_6_7_n_1;
  wire line_r_reg_r3_192_255_0_2_n_0;
  wire line_r_reg_r3_192_255_0_2_n_1;
  wire line_r_reg_r3_192_255_0_2_n_2;
  wire line_r_reg_r3_192_255_3_5_n_0;
  wire line_r_reg_r3_192_255_3_5_n_1;
  wire line_r_reg_r3_192_255_3_5_n_2;
  wire line_r_reg_r3_192_255_6_7_n_0;
  wire line_r_reg_r3_192_255_6_7_n_1;
  wire line_r_reg_r3_256_319_0_2_n_0;
  wire line_r_reg_r3_256_319_0_2_n_1;
  wire line_r_reg_r3_256_319_0_2_n_2;
  wire line_r_reg_r3_256_319_3_5_n_0;
  wire line_r_reg_r3_256_319_3_5_n_1;
  wire line_r_reg_r3_256_319_3_5_n_2;
  wire line_r_reg_r3_256_319_6_7_n_0;
  wire line_r_reg_r3_256_319_6_7_n_1;
  wire line_r_reg_r3_320_383_0_2_n_0;
  wire line_r_reg_r3_320_383_0_2_n_1;
  wire line_r_reg_r3_320_383_0_2_n_2;
  wire line_r_reg_r3_320_383_3_5_n_0;
  wire line_r_reg_r3_320_383_3_5_n_1;
  wire line_r_reg_r3_320_383_3_5_n_2;
  wire line_r_reg_r3_320_383_6_7_n_0;
  wire line_r_reg_r3_320_383_6_7_n_1;
  wire line_r_reg_r3_384_447_0_2_n_0;
  wire line_r_reg_r3_384_447_0_2_n_1;
  wire line_r_reg_r3_384_447_0_2_n_2;
  wire line_r_reg_r3_384_447_3_5_n_0;
  wire line_r_reg_r3_384_447_3_5_n_1;
  wire line_r_reg_r3_384_447_3_5_n_2;
  wire line_r_reg_r3_384_447_6_7_n_0;
  wire line_r_reg_r3_384_447_6_7_n_1;
  wire line_r_reg_r3_448_511_0_2_n_0;
  wire line_r_reg_r3_448_511_0_2_n_1;
  wire line_r_reg_r3_448_511_0_2_n_2;
  wire line_r_reg_r3_448_511_3_5_n_0;
  wire line_r_reg_r3_448_511_3_5_n_1;
  wire line_r_reg_r3_448_511_3_5_n_2;
  wire line_r_reg_r3_448_511_6_7_n_0;
  wire line_r_reg_r3_448_511_6_7_n_1;
  wire line_r_reg_r3_512_575_0_2_n_0;
  wire line_r_reg_r3_512_575_0_2_n_1;
  wire line_r_reg_r3_512_575_0_2_n_2;
  wire line_r_reg_r3_512_575_3_5_n_0;
  wire line_r_reg_r3_512_575_3_5_n_1;
  wire line_r_reg_r3_512_575_3_5_n_2;
  wire line_r_reg_r3_512_575_6_7_n_0;
  wire line_r_reg_r3_512_575_6_7_n_1;
  wire line_r_reg_r3_576_639_0_2_n_0;
  wire line_r_reg_r3_576_639_0_2_n_1;
  wire line_r_reg_r3_576_639_0_2_n_2;
  wire line_r_reg_r3_576_639_3_5_n_0;
  wire line_r_reg_r3_576_639_3_5_n_1;
  wire line_r_reg_r3_576_639_3_5_n_2;
  wire line_r_reg_r3_576_639_6_7_n_0;
  wire line_r_reg_r3_576_639_6_7_n_1;
  wire line_r_reg_r3_640_703_0_2_n_0;
  wire line_r_reg_r3_640_703_0_2_n_1;
  wire line_r_reg_r3_640_703_0_2_n_2;
  wire line_r_reg_r3_640_703_3_5_n_0;
  wire line_r_reg_r3_640_703_3_5_n_1;
  wire line_r_reg_r3_640_703_3_5_n_2;
  wire line_r_reg_r3_640_703_6_7_n_0;
  wire line_r_reg_r3_640_703_6_7_n_1;
  wire line_r_reg_r3_64_127_0_2_n_0;
  wire line_r_reg_r3_64_127_0_2_n_1;
  wire line_r_reg_r3_64_127_0_2_n_2;
  wire line_r_reg_r3_64_127_3_5_n_0;
  wire line_r_reg_r3_64_127_3_5_n_1;
  wire line_r_reg_r3_64_127_3_5_n_2;
  wire line_r_reg_r3_64_127_6_7_n_0;
  wire line_r_reg_r3_64_127_6_7_n_1;
  wire line_r_reg_r3_704_767_0_2_n_0;
  wire line_r_reg_r3_704_767_0_2_n_1;
  wire line_r_reg_r3_704_767_0_2_n_2;
  wire line_r_reg_r3_704_767_3_5_n_0;
  wire line_r_reg_r3_704_767_3_5_n_1;
  wire line_r_reg_r3_704_767_3_5_n_2;
  wire line_r_reg_r3_704_767_6_7_n_0;
  wire line_r_reg_r3_704_767_6_7_n_1;
  wire line_r_reg_r3_768_831_0_2_n_0;
  wire line_r_reg_r3_768_831_0_2_n_1;
  wire line_r_reg_r3_768_831_0_2_n_2;
  wire line_r_reg_r3_768_831_3_5_n_0;
  wire line_r_reg_r3_768_831_3_5_n_1;
  wire line_r_reg_r3_768_831_3_5_n_2;
  wire line_r_reg_r3_768_831_6_7_n_0;
  wire line_r_reg_r3_768_831_6_7_n_1;
  wire line_r_reg_r3_832_895_0_2_n_0;
  wire line_r_reg_r3_832_895_0_2_n_1;
  wire line_r_reg_r3_832_895_0_2_n_2;
  wire line_r_reg_r3_832_895_3_5_n_0;
  wire line_r_reg_r3_832_895_3_5_n_1;
  wire line_r_reg_r3_832_895_3_5_n_2;
  wire line_r_reg_r3_832_895_6_7_n_0;
  wire line_r_reg_r3_832_895_6_7_n_1;
  wire line_r_reg_r3_896_959_0_2_n_0;
  wire line_r_reg_r3_896_959_0_2_n_1;
  wire line_r_reg_r3_896_959_0_2_n_2;
  wire line_r_reg_r3_896_959_3_5_n_0;
  wire line_r_reg_r3_896_959_3_5_n_1;
  wire line_r_reg_r3_896_959_3_5_n_2;
  wire line_r_reg_r3_896_959_6_7_n_0;
  wire line_r_reg_r3_896_959_6_7_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_0;
  wire line_r_reg_r3_960_1023_0_2_n_1;
  wire line_r_reg_r3_960_1023_0_2_n_2;
  wire line_r_reg_r3_960_1023_3_5_n_0;
  wire line_r_reg_r3_960_1023_3_5_n_1;
  wire line_r_reg_r3_960_1023_3_5_n_2;
  wire line_r_reg_r3_960_1023_6_7_n_0;
  wire line_r_reg_r3_960_1023_6_7_n_1;
  wire \multiresh_r[3][1]_i_12_n_0 ;
  wire \multiresh_r[3][1]_i_13_n_0 ;
  wire \multiresh_r[3][1]_i_38_n_0 ;
  wire \multiresh_r[3][1]_i_39_n_0 ;
  wire \multiresh_r[3][1]_i_40_n_0 ;
  wire \multiresh_r[3][1]_i_41_n_0 ;
  wire \multiresh_r[3][1]_i_42_n_0 ;
  wire \multiresh_r[3][1]_i_43_n_0 ;
  wire \multiresh_r[3][1]_i_44_n_0 ;
  wire \multiresh_r[3][1]_i_45_n_0 ;
  wire \multiresv_r[1][2]_i_10_n_0 ;
  wire \multiresv_r[1][2]_i_11_n_0 ;
  wire \multiresv_r[1][2]_i_30_n_0 ;
  wire \multiresv_r[1][2]_i_31_n_0 ;
  wire \multiresv_r[1][2]_i_32_n_0 ;
  wire \multiresv_r[1][2]_i_33_n_0 ;
  wire \multiresv_r[1][2]_i_34_n_0 ;
  wire \multiresv_r[1][2]_i_35_n_0 ;
  wire \multiresv_r[1][2]_i_36_n_0 ;
  wire \multiresv_r[1][2]_i_37_n_0 ;
  wire \multiresv_r[1][3]_i_10_n_0 ;
  wire \multiresv_r[1][3]_i_11_n_0 ;
  wire \multiresv_r[1][3]_i_30_n_0 ;
  wire \multiresv_r[1][3]_i_31_n_0 ;
  wire \multiresv_r[1][3]_i_32_n_0 ;
  wire \multiresv_r[1][3]_i_33_n_0 ;
  wire \multiresv_r[1][3]_i_34_0 ;
  wire \multiresv_r[1][3]_i_34_1 ;
  wire \multiresv_r[1][3]_i_34_2 ;
  wire \multiresv_r[1][3]_i_34_n_0 ;
  wire \multiresv_r[1][3]_i_35_n_0 ;
  wire \multiresv_r[1][3]_i_36_n_0 ;
  wire \multiresv_r[1][3]_i_37_n_0 ;
  wire \multiresv_r[1][4]_i_10_n_0 ;
  wire \multiresv_r[1][4]_i_11_n_0 ;
  wire \multiresv_r[1][4]_i_30_n_0 ;
  wire \multiresv_r[1][4]_i_31_n_0 ;
  wire \multiresv_r[1][4]_i_32_n_0 ;
  wire \multiresv_r[1][4]_i_33_n_0 ;
  wire \multiresv_r[1][4]_i_34_n_0 ;
  wire \multiresv_r[1][4]_i_35_n_0 ;
  wire \multiresv_r[1][4]_i_36_n_0 ;
  wire \multiresv_r[1][4]_i_37_n_0 ;
  wire \multiresv_r[1][5]_i_10_n_0 ;
  wire \multiresv_r[1][5]_i_11_n_0 ;
  wire \multiresv_r[1][5]_i_30_n_0 ;
  wire \multiresv_r[1][5]_i_31_n_0 ;
  wire \multiresv_r[1][5]_i_32_n_0 ;
  wire \multiresv_r[1][5]_i_33_n_0 ;
  wire \multiresv_r[1][5]_i_34_n_0 ;
  wire \multiresv_r[1][5]_i_35_n_0 ;
  wire \multiresv_r[1][5]_i_36_n_0 ;
  wire \multiresv_r[1][5]_i_37_n_0 ;
  wire \multiresv_r[1][6]_i_10_n_0 ;
  wire \multiresv_r[1][6]_i_11_n_0 ;
  wire \multiresv_r[1][6]_i_30_n_0 ;
  wire \multiresv_r[1][6]_i_31_n_0 ;
  wire \multiresv_r[1][6]_i_32_n_0 ;
  wire \multiresv_r[1][6]_i_33_n_0 ;
  wire \multiresv_r[1][6]_i_34_0 ;
  wire \multiresv_r[1][6]_i_34_1 ;
  wire \multiresv_r[1][6]_i_34_2 ;
  wire \multiresv_r[1][6]_i_34_n_0 ;
  wire \multiresv_r[1][6]_i_35_n_0 ;
  wire \multiresv_r[1][6]_i_36_n_0 ;
  wire \multiresv_r[1][6]_i_37_n_0 ;
  wire \multiresv_r[1][7]_i_14_n_0 ;
  wire \multiresv_r[1][7]_i_15_n_0 ;
  wire \multiresv_r[1][7]_i_16_n_0 ;
  wire \multiresv_r[1][7]_i_17_n_0 ;
  wire \multiresv_r[1][8]_i_14_0 ;
  wire \multiresv_r[1][8]_i_14_1 ;
  wire \multiresv_r[1][8]_i_14_n_0 ;
  wire \multiresv_r[1][8]_i_15_n_0 ;
  wire \multiresv_r[1][8]_i_16_n_0 ;
  wire \multiresv_r[1][8]_i_17_n_0 ;
  wire \multiresv_r[7][1]_i_14_n_0 ;
  wire \multiresv_r[7][1]_i_15_n_0 ;
  wire \multiresv_r[7][1]_i_16_n_0 ;
  wire \multiresv_r[7][1]_i_17_n_0 ;
  wire \multiresv_r[7][1]_i_18_n_0 ;
  wire \multiresv_r[7][1]_i_19_n_0 ;
  wire \multiresv_r[7][1]_i_20_n_0 ;
  wire \multiresv_r[7][1]_i_21_n_0 ;
  wire \multiresv_r[7][1]_i_6_n_0 ;
  wire \multiresv_r[7][1]_i_7_n_0 ;
  wire \multiresv_r[7][9]_i_4_n_0 ;
  wire \multiresv_r_reg[7][1] ;
  wire \multiresv_r_reg[7][1]_0 ;
  wire \multiresv_r_reg[7][4] ;
  wire \multiresv_r_reg[7][4]_0 ;
  wire \multiresv_r_reg[7][4]_1 ;
  wire \multiresv_r_reg[7][4]_2 ;
  wire \multiresv_r_reg[7][4]_3 ;
  wire \multiresv_r_reg[7][4]_4 ;
  wire \multiresv_r_reg[7][5] ;
  wire \multiresv_r_reg[7][5]_0 ;
  wire \multiresv_r_reg[7][6] ;
  wire \multiresv_r_reg[7][6]_0 ;
  wire \multiresv_r_reg[7][7] ;
  wire \multiresv_r_reg[7][7]_0 ;
  wire \multiresv_r_reg[7][8] ;
  wire \multiresv_r_reg[7][8]_0 ;
  wire [1:0]nr_rdline_r;
  wire [6:0]\nr_rdline_r_reg[1] ;
  wire \nr_rdline_r_reg[1]_0 ;
  wire \nr_rdline_r_reg[1]_1 ;
  wire [7:0]\nr_rdline_r_reg[1]_2 ;
  wire \nr_rdline_r_reg[1]_3 ;
  wire [7:0]\nr_rdline_r_reg[1]_4 ;
  wire \nr_rdline_r_reg[1]_5 ;
  wire \nr_rdline_r_reg[1]_6 ;
  wire [1:0]nr_wrline_r;
  wire [1:0]rdptr_r1_carry_0;
  wire rdptr_r1_carry_1;
  wire rdptr_r1_carry_2;
  wire [2:0]rdptr_r1_carry__0_0;
  wire [1:0]rdptr_r1_carry__0_1;
  wire rdptr_r1_carry__0_2;
  wire rdptr_r1_carry__0_3;
  wire rdptr_r1_carry__0_i_2__2_n_0;
  wire rdptr_r1_carry__0_n_3;
  wire rdptr_r1_carry_i_4__2_n_0;
  wire rdptr_r1_carry_i_6__2_n_0;
  wire rdptr_r1_carry_i_8__2_n_0;
  wire rdptr_r1_carry_n_0;
  wire rdptr_r1_carry_n_1;
  wire rdptr_r1_carry_n_2;
  wire rdptr_r1_carry_n_3;
  wire \rdptr_r[0]_i_1__1_n_0 ;
  wire \rdptr_r[0]_i_2__1_n_0 ;
  wire \rdptr_r[0]_rep_i_1__2_n_0 ;
  wire \rdptr_r[1]_i_1__1_n_0 ;
  wire \rdptr_r[2]_i_1__1_n_0 ;
  wire \rdptr_r[3]_i_1__1_n_0 ;
  wire \rdptr_r[4]_i_1__1_n_0 ;
  wire \rdptr_r[5]_i_1__1_n_0 ;
  wire \rdptr_r[6]_i_1__1_n_0 ;
  wire \rdptr_r[6]_i_2__1_n_0 ;
  wire \rdptr_r[7]_i_1__1_n_0 ;
  wire \rdptr_r[7]_i_2__1_n_0 ;
  wire \rdptr_r[8]_i_1__1_n_0 ;
  wire \rdptr_r[8]_i_2__1_n_0 ;
  wire \rdptr_r[8]_i_3__1_n_0 ;
  wire \rdptr_r[9]_i_1__1_n_0 ;
  wire \rdptr_r[9]_i_2__1_n_0 ;
  wire [0:0]rdptr_r_reg;
  wire [0:0]\rdptr_r_reg[0]_rep_0 ;
  wire \rdptr_r_reg[0]_rep_1 ;
  wire \rdptr_r_reg[0]_rep_n_0 ;
  wire \rdptr_r_reg[2]_0 ;
  wire \rdptr_r_reg[3]_0 ;
  wire \rdptr_r_reg[4]_0 ;
  wire \rdptr_r_reg[5]_0 ;
  wire \rdptr_r_reg[6]_0 ;
  wire \rdptr_r_reg[7]_0 ;
  wire \rdptr_r_reg[7]_1 ;
  wire \rdptr_r_reg[7]_10 ;
  wire \rdptr_r_reg[7]_11 ;
  wire \rdptr_r_reg[7]_12 ;
  wire \rdptr_r_reg[7]_13 ;
  wire \rdptr_r_reg[7]_14 ;
  wire \rdptr_r_reg[7]_15 ;
  wire \rdptr_r_reg[7]_16 ;
  wire \rdptr_r_reg[7]_2 ;
  wire \rdptr_r_reg[7]_3 ;
  wire \rdptr_r_reg[7]_4 ;
  wire \rdptr_r_reg[7]_5 ;
  wire \rdptr_r_reg[7]_6 ;
  wire \rdptr_r_reg[7]_7 ;
  wire \rdptr_r_reg[7]_8 ;
  wire \rdptr_r_reg[7]_9 ;
  wire \rdptr_r_reg[8]_0 ;
  wire \rdptr_r_reg[9]_0 ;
  wire \rdptr_r_reg[9]_1 ;
  wire \rdptr_r_reg[9]_2 ;
  wire \rdptr_r_reg[9]_3 ;
  wire \rdptr_r_reg[9]_4 ;
  wire \rdptr_r_reg[9]_5 ;
  wire \rdptr_r_reg[9]_6 ;
  wire \rdptr_r_reg[9]_7 ;
  wire \rdptr_r_reg[9]_8 ;
  wire [1:1]rdptr_r_reg__0;
  wire rst_i;
  wire rst_n_i;
  wire \sumresh_r_nxt[-1111111104]__1 ;
  wire \sumresh_r_nxt[-1111111104]__1_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_10_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_11_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_30_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_31_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_32_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111104]__2 ;
  wire \sumresh_r_nxt[-1111111104]__2_0 ;
  wire \sumresh_r_nxt[-1111111104]__2_i_3_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1 ;
  wire \sumresh_r_nxt[-1111111105]__1_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_8_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__1_i_9_n_0 ;
  wire \sumresh_r_nxt[-1111111105]__2 ;
  wire \sumresh_r_nxt[-1111111105]__2_0 ;
  wire \sumresh_r_nxt[-1111111106]__1 ;
  wire \sumresh_r_nxt[-1111111106]__1_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111106]__2 ;
  wire \sumresh_r_nxt[-1111111106]__2_0 ;
  wire \sumresh_r_nxt[-1111111106]__2_1 ;
  wire \sumresh_r_nxt[-1111111106]__2_2 ;
  wire \sumresh_r_nxt[-1111111106]__2_3 ;
  wire \sumresh_r_nxt[-1111111106]__2_4 ;
  wire \sumresh_r_nxt[-1111111106]__2_5 ;
  wire \sumresh_r_nxt[-1111111106]__2_6 ;
  wire \sumresh_r_nxt[-1111111106]__2_7 ;
  wire \sumresh_r_nxt[-1111111106]__2_8 ;
  wire \sumresh_r_nxt[-1111111107]__1 ;
  wire \sumresh_r_nxt[-1111111107]__1_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111107]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1 ;
  wire \sumresh_r_nxt[-1111111108]__1_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111108]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1 ;
  wire \sumresh_r_nxt[-1111111109]__1_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111109]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1 ;
  wire \sumresh_r_nxt[-1111111110]__1_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_18_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_19_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_20_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_21_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111110]__1_i_7_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2 ;
  wire \sumresh_r_nxt[-1111111111]__2_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_14_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_15_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_16_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_17_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_6_n_0 ;
  wire \sumresh_r_nxt[-1111111111]__2_i_7_n_0 ;
  wire \sumresv_r[-1111111104]_i_22_n_0 ;
  wire \sumresv_r[-1111111104]_i_23_n_0 ;
  wire \sumresv_r[-1111111104]_i_24_n_0 ;
  wire [7:0]\sumresv_r[-1111111104]_i_25_0 ;
  wire \sumresv_r[-1111111104]_i_25_n_0 ;
  wire \sumresv_r[-1111111105]_i_22_n_0 ;
  wire \sumresv_r[-1111111105]_i_23_n_0 ;
  wire \sumresv_r[-1111111105]_i_24_n_0 ;
  wire \sumresv_r[-1111111105]_i_25_n_0 ;
  wire \sumresv_r[-1111111106]_i_22_n_0 ;
  wire \sumresv_r[-1111111106]_i_23_n_0 ;
  wire \sumresv_r[-1111111106]_i_24_n_0 ;
  wire \sumresv_r[-1111111106]_i_25_n_0 ;
  wire \sumresv_r[-1111111107]_i_22_n_0 ;
  wire \sumresv_r[-1111111107]_i_23_n_0 ;
  wire \sumresv_r[-1111111107]_i_24_n_0 ;
  wire \sumresv_r[-1111111107]_i_25_n_0 ;
  wire \sumresv_r[-1111111108]_i_22_n_0 ;
  wire \sumresv_r[-1111111108]_i_23_n_0 ;
  wire \sumresv_r[-1111111108]_i_24_n_0 ;
  wire \sumresv_r[-1111111108]_i_25_n_0 ;
  wire \sumresv_r[-1111111109]_i_22_n_0 ;
  wire \sumresv_r[-1111111109]_i_23_n_0 ;
  wire \sumresv_r[-1111111109]_i_24_n_0 ;
  wire \sumresv_r[-1111111109]_i_25_n_0 ;
  wire \sumresv_r[-1111111110]_i_22_n_0 ;
  wire \sumresv_r[-1111111110]_i_23_n_0 ;
  wire \sumresv_r[-1111111110]_i_24_n_0 ;
  wire \sumresv_r[-1111111110]_i_25_n_0 ;
  wire \sumresv_r_nxt[-1111111103]_i_2_n_0 ;
  wire \sumresv_r_nxt[-1111111111] ;
  wire \sumresv_r_nxt[-1111111111]_0 ;
  wire \sumresv_r_reg[-1111111104]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111104]_i_11_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111105]_i_11_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111106]_i_11_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111107]_i_11_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111108]_i_11_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111109]_i_11_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_10_n_0 ;
  wire \sumresv_r_reg[-1111111110]_i_11_n_0 ;
  wire wrptr_r1_carry_0;
  wire wrptr_r1_carry_1;
  wire [2:0]wrptr_r1_carry__0_0;
  wire [1:0]wrptr_r1_carry__0_1;
  wire wrptr_r1_carry__0_2;
  wire wrptr_r1_carry__0_3;
  wire wrptr_r1_carry__0_i_2_n_0;
  wire wrptr_r1_carry__0_n_3;
  wire wrptr_r1_carry_i_4_n_0;
  wire wrptr_r1_carry_i_6_n_0;
  wire wrptr_r1_carry_i_8_n_0;
  wire wrptr_r1_carry_n_0;
  wire wrptr_r1_carry_n_1;
  wire wrptr_r1_carry_n_2;
  wire wrptr_r1_carry_n_3;
  wire \wrptr_r[0]_i_1_n_0 ;
  wire \wrptr_r[1]_i_1_n_0 ;
  wire \wrptr_r[2]_i_1_n_0 ;
  wire \wrptr_r[3]_i_1_n_0 ;
  wire \wrptr_r[4]_i_1_n_0 ;
  wire \wrptr_r[5]_i_1_n_0 ;
  wire \wrptr_r[5]_i_2_n_0 ;
  wire \wrptr_r[6]_i_1_n_0 ;
  wire \wrptr_r[7]_i_1_n_0 ;
  wire \wrptr_r[8]_i_1_n_0 ;
  wire \wrptr_r[9]_i_1__2_n_0 ;
  wire \wrptr_r[9]_i_2_n_0 ;
  wire \wrptr_r[9]_i_3_n_0 ;
  wire [0:0]\wrptr_r_reg[0]_0 ;
  wire \wrptr_r_reg_n_0_[0] ;
  wire \wrptr_r_reg_n_0_[1] ;
  wire NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED;
  wire NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_rdptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_rdptr_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_wrptr_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_wrptr_r1_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_0_63_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_0_2_n_0),
        .DOB(line_r_reg_r1_0_63_0_2_n_1),
        .DOC(line_r_reg_r1_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    line_r_reg_r1_0_63_0_2_i_1
       (.I0(\wrptr_r[9]_i_1__2_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_0_63_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_3_5_n_0),
        .DOB(line_r_reg_r1_0_63_3_5_n_1),
        .DOC(line_r_reg_r1_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_0_63_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_0_63_6_7_n_0),
        .DOB(line_r_reg_r1_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_128_191_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_0_2_n_0),
        .DOB(line_r_reg_r1_128_191_0_2_n_1),
        .DOC(line_r_reg_r1_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_128_191_0_2_i_1
       (.I0(\wrptr_r[9]_i_1__2_n_0 ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[5]),
        .O(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_128_191_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_3_5_n_0),
        .DOB(line_r_reg_r1_128_191_3_5_n_1),
        .DOC(line_r_reg_r1_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_128_191_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_128_191_6_7_n_0),
        .DOB(line_r_reg_r1_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_192_255_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_0_2_n_0),
        .DOB(line_r_reg_r1_192_255_0_2_n_1),
        .DOC(line_r_reg_r1_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_192_255_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(\wrptr_r[9]_i_1__2_n_0 ),
        .O(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_192_255_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_3_5_n_0),
        .DOB(line_r_reg_r1_192_255_3_5_n_1),
        .DOC(line_r_reg_r1_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_192_255_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_192_255_6_7_n_0),
        .DOB(line_r_reg_r1_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_256_319_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_0_2_n_0),
        .DOB(line_r_reg_r1_256_319_0_2_n_1),
        .DOC(line_r_reg_r1_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_256_319_0_2_i_1
       (.I0(\wrptr_r[9]_i_1__2_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_256_319_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_3_5_n_0),
        .DOB(line_r_reg_r1_256_319_3_5_n_1),
        .DOC(line_r_reg_r1_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_256_319_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_256_319_6_7_n_0),
        .DOB(line_r_reg_r1_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_320_383_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_0_2_n_0),
        .DOB(line_r_reg_r1_320_383_0_2_n_1),
        .DOC(line_r_reg_r1_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_320_383_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1__2_n_0 ),
        .O(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_320_383_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_3_5_n_0),
        .DOB(line_r_reg_r1_320_383_3_5_n_1),
        .DOC(line_r_reg_r1_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_320_383_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_320_383_6_7_n_0),
        .DOB(line_r_reg_r1_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_384_447_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_0_2_n_0),
        .DOB(line_r_reg_r1_384_447_0_2_n_1),
        .DOC(line_r_reg_r1_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_384_447_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__2_n_0 ),
        .O(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_384_447_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_3_5_n_0),
        .DOB(line_r_reg_r1_384_447_3_5_n_1),
        .DOC(line_r_reg_r1_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_384_447_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_384_447_6_7_n_0),
        .DOB(line_r_reg_r1_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_448_511_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_0_2_n_0),
        .DOB(line_r_reg_r1_448_511_0_2_n_1),
        .DOC(line_r_reg_r1_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_448_511_0_2_i_1
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__2_n_0 ),
        .I4(Q[6]),
        .O(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_448_511_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_3_5_n_0),
        .DOB(line_r_reg_r1_448_511_3_5_n_1),
        .DOC(line_r_reg_r1_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_448_511_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_448_511_6_7_n_0),
        .DOB(line_r_reg_r1_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_512_575_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_0_2_n_0),
        .DOB(line_r_reg_r1_512_575_0_2_n_1),
        .DOC(line_r_reg_r1_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_512_575_0_2_i_1
       (.I0(\wrptr_r[9]_i_1__2_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_512_575_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_3_5_n_0),
        .DOB(line_r_reg_r1_512_575_3_5_n_1),
        .DOC(line_r_reg_r1_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_512_575_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_512_575_6_7_n_0),
        .DOB(line_r_reg_r1_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_576_639_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_0_2_n_0),
        .DOB(line_r_reg_r1_576_639_0_2_n_1),
        .DOC(line_r_reg_r1_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_576_639_0_2_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\wrptr_r[9]_i_1__2_n_0 ),
        .O(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_576_639_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_3_5_n_0),
        .DOB(line_r_reg_r1_576_639_3_5_n_1),
        .DOC(line_r_reg_r1_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_576_639_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_576_639_6_7_n_0),
        .DOB(line_r_reg_r1_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_640_703_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_0_2_n_0),
        .DOB(line_r_reg_r1_640_703_0_2_n_1),
        .DOC(line_r_reg_r1_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_640_703_0_2_i_1
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__2_n_0 ),
        .O(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_640_703_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_3_5_n_0),
        .DOB(line_r_reg_r1_640_703_3_5_n_1),
        .DOC(line_r_reg_r1_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_640_703_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_640_703_6_7_n_0),
        .DOB(line_r_reg_r1_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_64_127_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_0_2_n_0),
        .DOB(line_r_reg_r1_64_127_0_2_n_1),
        .DOC(line_r_reg_r1_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    line_r_reg_r1_64_127_0_2_i_1
       (.I0(\wrptr_r[9]_i_1__2_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[4]),
        .O(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_64_127_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_3_5_n_0),
        .DOB(line_r_reg_r1_64_127_3_5_n_1),
        .DOC(line_r_reg_r1_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_64_127_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_64_127_6_7_n_0),
        .DOB(line_r_reg_r1_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_704_767_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_0_2_n_0),
        .DOB(line_r_reg_r1_704_767_0_2_n_1),
        .DOC(line_r_reg_r1_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_704_767_0_2_i_1
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__2_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_704_767_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_3_5_n_0),
        .DOB(line_r_reg_r1_704_767_3_5_n_1),
        .DOC(line_r_reg_r1_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_704_767_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_704_767_6_7_n_0),
        .DOB(line_r_reg_r1_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_768_831_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_0_2_n_0),
        .DOB(line_r_reg_r1_768_831_0_2_n_1),
        .DOC(line_r_reg_r1_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h00400000)) 
    line_r_reg_r1_768_831_0_2_i_1
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\wrptr_r[9]_i_1__2_n_0 ),
        .O(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_768_831_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_3_5_n_0),
        .DOB(line_r_reg_r1_768_831_3_5_n_1),
        .DOC(line_r_reg_r1_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_768_831_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_768_831_6_7_n_0),
        .DOB(line_r_reg_r1_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_832_895_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_0_2_n_0),
        .DOB(line_r_reg_r1_832_895_0_2_n_1),
        .DOC(line_r_reg_r1_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_832_895_0_2_i_1
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_1__2_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_832_895_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_3_5_n_0),
        .DOB(line_r_reg_r1_832_895_3_5_n_1),
        .DOC(line_r_reg_r1_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_832_895_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_832_895_6_7_n_0),
        .DOB(line_r_reg_r1_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_896_959_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_0_2_n_0),
        .DOB(line_r_reg_r1_896_959_0_2_n_1),
        .DOC(line_r_reg_r1_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    line_r_reg_r1_896_959_0_2_i_1
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\wrptr_r[9]_i_1__2_n_0 ),
        .I4(Q[7]),
        .O(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_896_959_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_3_5_n_0),
        .DOB(line_r_reg_r1_896_959_3_5_n_1),
        .DOC(line_r_reg_r1_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_896_959_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_896_959_6_7_n_0),
        .DOB(line_r_reg_r1_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r1_960_1023_0_2
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [0]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [1]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [2]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_0_2_n_0),
        .DOB(line_r_reg_r1_960_1023_0_2_n_1),
        .DOC(line_r_reg_r1_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    line_r_reg_r1_960_1023_0_2_i_1
       (.I0(\wrptr_r[9]_i_1__2_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r1_960_1023_3_5
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [3]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [4]),
        .DIC(\sumresv_r[-1111111104]_i_25_0 [5]),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_3_5_n_0),
        .DOB(line_r_reg_r1_960_1023_3_5_n_1),
        .DOC(line_r_reg_r1_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r1_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r1_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r1_960_1023_6_7
       (.ADDRA({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRB({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRC({\rdptr_r_reg[5]_0 ,\rdptr_r_reg[4]_0 ,\rdptr_r_reg[3]_0 ,\rdptr_r_reg[2]_0 ,rdptr_r_reg__0,rdptr_r_reg}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\sumresv_r[-1111111104]_i_25_0 [6]),
        .DIB(\sumresv_r[-1111111104]_i_25_0 [7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r1_960_1023_6_7_n_0),
        .DOB(line_r_reg_r1_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r1_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r1_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_0_63_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_0_2_n_0),
        .DOB(line_r_reg_r2_0_63_0_2_n_1),
        .DOC(line_r_reg_r2_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    line_r_reg_r2_0_63_0_2_i_1__1
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r_reg),
        .I3(\rdptr_r_reg[2]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r2_0_63_0_2_i_2__1
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r2_0_63_0_2_i_3__1
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_3__1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r2_0_63_0_2_i_4__1
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r2_0_63_0_2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r2_0_63_0_2_i_5__1
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .O(line_r_reg_r2_0_63_0_2_i_5__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r2_0_63_0_2_i_6__1
       (.I0(rdptr_r_reg),
        .O(line_r_reg_r2_0_63_0_2_i_6__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_0_63_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_3_5_n_0),
        .DOB(line_r_reg_r2_0_63_3_5_n_1),
        .DOC(line_r_reg_r2_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_0_63_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_0_63_6_7_n_0),
        .DOB(line_r_reg_r2_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_128_191_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_0_2_n_0),
        .DOB(line_r_reg_r2_128_191_0_2_n_1),
        .DOC(line_r_reg_r2_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_128_191_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_3_5_n_0),
        .DOB(line_r_reg_r2_128_191_3_5_n_1),
        .DOC(line_r_reg_r2_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_128_191_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_128_191_6_7_n_0),
        .DOB(line_r_reg_r2_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_192_255_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_0_2_n_0),
        .DOB(line_r_reg_r2_192_255_0_2_n_1),
        .DOC(line_r_reg_r2_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_192_255_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_3_5_n_0),
        .DOB(line_r_reg_r2_192_255_3_5_n_1),
        .DOC(line_r_reg_r2_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_192_255_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_192_255_6_7_n_0),
        .DOB(line_r_reg_r2_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_256_319_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_0_2_n_0),
        .DOB(line_r_reg_r2_256_319_0_2_n_1),
        .DOC(line_r_reg_r2_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_256_319_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_3_5_n_0),
        .DOB(line_r_reg_r2_256_319_3_5_n_1),
        .DOC(line_r_reg_r2_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_256_319_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_256_319_6_7_n_0),
        .DOB(line_r_reg_r2_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_320_383_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_0_2_n_0),
        .DOB(line_r_reg_r2_320_383_0_2_n_1),
        .DOC(line_r_reg_r2_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_320_383_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_3_5_n_0),
        .DOB(line_r_reg_r2_320_383_3_5_n_1),
        .DOC(line_r_reg_r2_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_320_383_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_320_383_6_7_n_0),
        .DOB(line_r_reg_r2_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_384_447_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_0_2_n_0),
        .DOB(line_r_reg_r2_384_447_0_2_n_1),
        .DOC(line_r_reg_r2_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_384_447_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_3_5_n_0),
        .DOB(line_r_reg_r2_384_447_3_5_n_1),
        .DOC(line_r_reg_r2_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_384_447_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_384_447_6_7_n_0),
        .DOB(line_r_reg_r2_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_448_511_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_0_2_n_0),
        .DOB(line_r_reg_r2_448_511_0_2_n_1),
        .DOC(line_r_reg_r2_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_448_511_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_3_5_n_0),
        .DOB(line_r_reg_r2_448_511_3_5_n_1),
        .DOC(line_r_reg_r2_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_448_511_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_448_511_6_7_n_0),
        .DOB(line_r_reg_r2_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_512_575_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_0_2_n_0),
        .DOB(line_r_reg_r2_512_575_0_2_n_1),
        .DOC(line_r_reg_r2_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_512_575_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_3_5_n_0),
        .DOB(line_r_reg_r2_512_575_3_5_n_1),
        .DOC(line_r_reg_r2_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_512_575_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_512_575_6_7_n_0),
        .DOB(line_r_reg_r2_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_576_639_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_0_2_n_0),
        .DOB(line_r_reg_r2_576_639_0_2_n_1),
        .DOC(line_r_reg_r2_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_576_639_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_3_5_n_0),
        .DOB(line_r_reg_r2_576_639_3_5_n_1),
        .DOC(line_r_reg_r2_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_576_639_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_576_639_6_7_n_0),
        .DOB(line_r_reg_r2_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_640_703_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_0_2_n_0),
        .DOB(line_r_reg_r2_640_703_0_2_n_1),
        .DOC(line_r_reg_r2_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_640_703_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_3_5_n_0),
        .DOB(line_r_reg_r2_640_703_3_5_n_1),
        .DOC(line_r_reg_r2_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_640_703_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_640_703_6_7_n_0),
        .DOB(line_r_reg_r2_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_64_127_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_0_2_n_0),
        .DOB(line_r_reg_r2_64_127_0_2_n_1),
        .DOC(line_r_reg_r2_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_64_127_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_3_5_n_0),
        .DOB(line_r_reg_r2_64_127_3_5_n_1),
        .DOC(line_r_reg_r2_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_64_127_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_64_127_6_7_n_0),
        .DOB(line_r_reg_r2_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_704_767_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_0_2_n_0),
        .DOB(line_r_reg_r2_704_767_0_2_n_1),
        .DOC(line_r_reg_r2_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_704_767_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_3_5_n_0),
        .DOB(line_r_reg_r2_704_767_3_5_n_1),
        .DOC(line_r_reg_r2_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_704_767_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_704_767_6_7_n_0),
        .DOB(line_r_reg_r2_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_768_831_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_0_2_n_0),
        .DOB(line_r_reg_r2_768_831_0_2_n_1),
        .DOC(line_r_reg_r2_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_768_831_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_3_5_n_0),
        .DOB(line_r_reg_r2_768_831_3_5_n_1),
        .DOC(line_r_reg_r2_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_768_831_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_768_831_6_7_n_0),
        .DOB(line_r_reg_r2_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_832_895_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_0_2_n_0),
        .DOB(line_r_reg_r2_832_895_0_2_n_1),
        .DOC(line_r_reg_r2_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_832_895_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_3_5_n_0),
        .DOB(line_r_reg_r2_832_895_3_5_n_1),
        .DOC(line_r_reg_r2_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_832_895_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_832_895_6_7_n_0),
        .DOB(line_r_reg_r2_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_896_959_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_0_2_n_0),
        .DOB(line_r_reg_r2_896_959_0_2_n_1),
        .DOC(line_r_reg_r2_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_896_959_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_3_5_n_0),
        .DOB(line_r_reg_r2_896_959_3_5_n_1),
        .DOC(line_r_reg_r2_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_896_959_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_896_959_6_7_n_0),
        .DOB(line_r_reg_r2_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r2_960_1023_0_2
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][3]_i_34_0 ),
        .DIB(\multiresv_r[1][3]_i_34_1 ),
        .DIC(\multiresv_r[1][3]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_0_2_n_0),
        .DOB(line_r_reg_r2_960_1023_0_2_n_1),
        .DOC(line_r_reg_r2_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r2_960_1023_3_5
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][6]_i_34_0 ),
        .DIB(\multiresv_r[1][6]_i_34_1 ),
        .DIC(\multiresv_r[1][6]_i_34_2 ),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_3_5_n_0),
        .DOB(line_r_reg_r2_960_1023_3_5_n_1),
        .DOC(line_r_reg_r2_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r2_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r2_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r2_960_1023_6_7
       (.ADDRA({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRB({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRC({line_r_reg_r2_0_63_0_2_i_1__1_n_0,line_r_reg_r2_0_63_0_2_i_2__1_n_0,line_r_reg_r2_0_63_0_2_i_3__1_n_0,line_r_reg_r2_0_63_0_2_i_4__1_n_0,line_r_reg_r2_0_63_0_2_i_5__1_n_0,line_r_reg_r2_0_63_0_2_i_6__1_n_0}),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(\multiresv_r[1][8]_i_14_0 ),
        .DIB(\multiresv_r[1][8]_i_14_1 ),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r2_960_1023_6_7_n_0),
        .DOB(line_r_reg_r2_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r2_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r2_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_0_63_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_0_63_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_0_2_n_0),
        .DOB(line_r_reg_r3_0_63_0_2_n_1),
        .DOC(line_r_reg_r3_0_63_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    line_r_reg_r3_0_63_0_2_i_1
       (.I0(\rdptr_r_reg[3]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h7F80)) 
    line_r_reg_r3_0_63_0_2_i_2
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[3]_0 ),
        .I3(\rdptr_r_reg[4]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    line_r_reg_r3_0_63_0_2_i_3
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(\rdptr_r_reg[3]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    line_r_reg_r3_0_63_0_2_i_4
       (.I0(rdptr_r_reg__0),
        .I1(\rdptr_r_reg[2]_0 ),
        .O(line_r_reg_r3_0_63_0_2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    line_r_reg_r3_0_63_0_2_i_5
       (.I0(rdptr_r_reg__0),
        .O(line_r_reg_r3_0_63_0_2_i_5_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_0_63_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_0_63_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_3_5_n_0),
        .DOB(line_r_reg_r3_0_63_3_5_n_1),
        .DOC(line_r_reg_r3_0_63_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_0_63_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_0_63_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_0_63_6_7_n_0),
        .DOB(line_r_reg_r3_0_63_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_0_63_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_0_63_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_128_191_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_128_191_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_0_2_n_0),
        .DOB(line_r_reg_r3_128_191_0_2_n_1),
        .DOC(line_r_reg_r3_128_191_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_128_191_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_128_191_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_3_5_n_0),
        .DOB(line_r_reg_r3_128_191_3_5_n_1),
        .DOC(line_r_reg_r3_128_191_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_128_191_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_128_191_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_128_191_6_7_n_0),
        .DOB(line_r_reg_r3_128_191_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_128_191_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_128_191_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_192_255_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_192_255_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_0_2_n_0),
        .DOB(line_r_reg_r3_192_255_0_2_n_1),
        .DOC(line_r_reg_r3_192_255_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_192_255_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_192_255_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_3_5_n_0),
        .DOB(line_r_reg_r3_192_255_3_5_n_1),
        .DOC(line_r_reg_r3_192_255_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_192_255_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_192_255_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_192_255_6_7_n_0),
        .DOB(line_r_reg_r3_192_255_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_192_255_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_192_255_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_256_319_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_256_319_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_0_2_n_0),
        .DOB(line_r_reg_r3_256_319_0_2_n_1),
        .DOC(line_r_reg_r3_256_319_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_256_319_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_256_319_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_3_5_n_0),
        .DOB(line_r_reg_r3_256_319_3_5_n_1),
        .DOC(line_r_reg_r3_256_319_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_256_319_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_256_319_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_256_319_6_7_n_0),
        .DOB(line_r_reg_r3_256_319_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_256_319_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_256_319_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_320_383_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_320_383_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_0_2_n_0),
        .DOB(line_r_reg_r3_320_383_0_2_n_1),
        .DOC(line_r_reg_r3_320_383_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_320_383_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_320_383_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_3_5_n_0),
        .DOB(line_r_reg_r3_320_383_3_5_n_1),
        .DOC(line_r_reg_r3_320_383_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_320_383_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_320_383_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_320_383_6_7_n_0),
        .DOB(line_r_reg_r3_320_383_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_320_383_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_320_383_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_384_447_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_384_447_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_0_2_n_0),
        .DOB(line_r_reg_r3_384_447_0_2_n_1),
        .DOC(line_r_reg_r3_384_447_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_384_447_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_384_447_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_3_5_n_0),
        .DOB(line_r_reg_r3_384_447_3_5_n_1),
        .DOC(line_r_reg_r3_384_447_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_384_447_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_384_447_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_384_447_6_7_n_0),
        .DOB(line_r_reg_r3_384_447_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_384_447_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_384_447_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_448_511_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_448_511_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_0_2_n_0),
        .DOB(line_r_reg_r3_448_511_0_2_n_1),
        .DOC(line_r_reg_r3_448_511_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_448_511_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_448_511_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_3_5_n_0),
        .DOB(line_r_reg_r3_448_511_3_5_n_1),
        .DOC(line_r_reg_r3_448_511_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_448_511_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_448_511_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_448_511_6_7_n_0),
        .DOB(line_r_reg_r3_448_511_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_448_511_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_448_511_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_512_575_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_512_575_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_0_2_n_0),
        .DOB(line_r_reg_r3_512_575_0_2_n_1),
        .DOC(line_r_reg_r3_512_575_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_512_575_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_512_575_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_3_5_n_0),
        .DOB(line_r_reg_r3_512_575_3_5_n_1),
        .DOC(line_r_reg_r3_512_575_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_512_575_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_512_575_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_512_575_6_7_n_0),
        .DOB(line_r_reg_r3_512_575_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_512_575_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_512_575_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_576_639_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_576_639_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_0_2_n_0),
        .DOB(line_r_reg_r3_576_639_0_2_n_1),
        .DOC(line_r_reg_r3_576_639_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_576_639_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_576_639_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_3_5_n_0),
        .DOB(line_r_reg_r3_576_639_3_5_n_1),
        .DOC(line_r_reg_r3_576_639_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_576_639_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_576_639_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_576_639_6_7_n_0),
        .DOB(line_r_reg_r3_576_639_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_576_639_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_576_639_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_640_703_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_640_703_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_0_2_n_0),
        .DOB(line_r_reg_r3_640_703_0_2_n_1),
        .DOC(line_r_reg_r3_640_703_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_640_703_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_640_703_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_3_5_n_0),
        .DOB(line_r_reg_r3_640_703_3_5_n_1),
        .DOC(line_r_reg_r3_640_703_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_640_703_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_640_703_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_640_703_6_7_n_0),
        .DOB(line_r_reg_r3_640_703_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_640_703_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_640_703_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_64_127_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_64_127_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_0_2_n_0),
        .DOB(line_r_reg_r3_64_127_0_2_n_1),
        .DOC(line_r_reg_r3_64_127_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_64_127_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_64_127_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_3_5_n_0),
        .DOB(line_r_reg_r3_64_127_3_5_n_1),
        .DOC(line_r_reg_r3_64_127_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_64_127_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_64_127_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_64_127_6_7_n_0),
        .DOB(line_r_reg_r3_64_127_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_64_127_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_64_127_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_704_767_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_704_767_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_0_2_n_0),
        .DOB(line_r_reg_r3_704_767_0_2_n_1),
        .DOC(line_r_reg_r3_704_767_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_704_767_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_704_767_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_3_5_n_0),
        .DOB(line_r_reg_r3_704_767_3_5_n_1),
        .DOC(line_r_reg_r3_704_767_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_704_767_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_704_767_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_704_767_6_7_n_0),
        .DOB(line_r_reg_r3_704_767_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_704_767_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_704_767_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_768_831_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_768_831_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_0_2_n_0),
        .DOB(line_r_reg_r3_768_831_0_2_n_1),
        .DOC(line_r_reg_r3_768_831_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_768_831_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_768_831_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_3_5_n_0),
        .DOB(line_r_reg_r3_768_831_3_5_n_1),
        .DOC(line_r_reg_r3_768_831_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_768_831_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_768_831_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_768_831_6_7_n_0),
        .DOB(line_r_reg_r3_768_831_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_768_831_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_768_831_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_832_895_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_832_895_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_0_2_n_0),
        .DOB(line_r_reg_r3_832_895_0_2_n_1),
        .DOC(line_r_reg_r3_832_895_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_832_895_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_832_895_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_3_5_n_0),
        .DOB(line_r_reg_r3_832_895_3_5_n_1),
        .DOC(line_r_reg_r3_832_895_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_832_895_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_832_895_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_832_895_6_7_n_0),
        .DOB(line_r_reg_r3_832_895_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_832_895_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_832_895_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_896_959_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_896_959_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_0_2_n_0),
        .DOB(line_r_reg_r3_896_959_0_2_n_1),
        .DOC(line_r_reg_r3_896_959_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_896_959_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_896_959_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_3_5_n_0),
        .DOB(line_r_reg_r3_896_959_3_5_n_1),
        .DOC(line_r_reg_r3_896_959_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_896_959_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_896_959_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_896_959_6_7_n_0),
        .DOB(line_r_reg_r3_896_959_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_896_959_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_896_959_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_960_1023_0_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M line_r_reg_r3_960_1023_0_2
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[0]),
        .DIB(graydata_o[1]),
        .DIC(graydata_o[2]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_0_2_n_0),
        .DOB(line_r_reg_r3_960_1023_0_2_n_1),
        .DOC(line_r_reg_r3_960_1023_0_2_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_960_1023_3_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M line_r_reg_r3_960_1023_3_5
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[3]),
        .DIB(graydata_o[4]),
        .DIC(graydata_o[5]),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_3_5_n_0),
        .DOB(line_r_reg_r3_960_1023_3_5_n_1),
        .DOC(line_r_reg_r3_960_1023_3_5_n_2),
        .DOD(NLW_line_r_reg_r3_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "U0/sobel_top_inst/kontrolle_inst/line3/line_r_reg_r3_960_1023_6_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAM64M line_r_reg_r3_960_1023_6_7
       (.ADDRA({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRB({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRC({line_r_reg_r3_0_63_0_2_i_1_n_0,line_r_reg_r3_0_63_0_2_i_2_n_0,line_r_reg_r3_0_63_0_2_i_3_n_0,line_r_reg_r3_0_63_0_2_i_4_n_0,line_r_reg_r3_0_63_0_2_i_5_n_0,\rdptr_r_reg[0]_rep_n_0 }),
        .ADDRD({Q[3:0],\wrptr_r_reg_n_0_[1] ,\wrptr_r_reg_n_0_[0] }),
        .DIA(graydata_o[6]),
        .DIB(graydata_o[7]),
        .DIC(1'b0),
        .DID(1'b0),
        .DOA(line_r_reg_r3_960_1023_6_7_n_0),
        .DOB(line_r_reg_r3_960_1023_6_7_n_1),
        .DOC(NLW_line_r_reg_r3_960_1023_6_7_DOC_UNCONNECTED),
        .DOD(NLW_line_r_reg_r3_960_1023_6_7_DOD_UNCONNECTED),
        .WCLK(clk_i),
        .WE(line_r_reg_r1_960_1023_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_12 
       (.I0(\multiresh_r[3][1]_i_38_n_0 ),
        .I1(\multiresh_r[3][1]_i_39_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\multiresh_r[3][1]_i_40_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\multiresh_r[3][1]_i_41_n_0 ),
        .O(\multiresh_r[3][1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresh_r[3][1]_i_13 
       (.I0(\multiresh_r[3][1]_i_42_n_0 ),
        .I1(\multiresh_r[3][1]_i_43_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\multiresh_r[3][1]_i_44_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\multiresh_r[3][1]_i_45_n_0 ),
        .O(\multiresh_r[3][1]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_38 
       (.I0(line_r_reg_r3_448_511_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_0),
        .O(\multiresh_r[3][1]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_39 
       (.I0(line_r_reg_r3_320_383_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_0),
        .O(\multiresh_r[3][1]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_40 
       (.I0(line_r_reg_r3_192_255_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_0),
        .O(\multiresh_r[3][1]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_41 
       (.I0(line_r_reg_r3_64_127_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_0),
        .O(\multiresh_r[3][1]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_42 
       (.I0(line_r_reg_r3_960_1023_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_0),
        .O(\multiresh_r[3][1]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_43 
       (.I0(line_r_reg_r3_832_895_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_0),
        .O(\multiresh_r[3][1]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_44 
       (.I0(line_r_reg_r3_704_767_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_0),
        .O(\multiresh_r[3][1]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \multiresh_r[3][1]_i_45 
       (.I0(line_r_reg_r3_576_639_0_2_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_0),
        .O(\multiresh_r[3][1]_i_45_n_0 ));
  MUXF7 \multiresh_r_reg[3][1]_i_5 
       (.I0(\multiresh_r[3][1]_i_12_n_0 ),
        .I1(\multiresh_r[3][1]_i_13_n_0 ),
        .O(\rdptr_r_reg[7]_9 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_10 
       (.I0(\multiresv_r[1][2]_i_30_n_0 ),
        .I1(\multiresv_r[1][2]_i_31_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][2]_i_32_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][2]_i_33_n_0 ),
        .O(\multiresv_r[1][2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][2]_i_11 
       (.I0(\multiresv_r[1][2]_i_34_n_0 ),
        .I1(\multiresv_r[1][2]_i_35_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][2]_i_36_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][2]_i_37_n_0 ),
        .O(\multiresv_r[1][2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_30 
       (.I0(line_r_reg_r2_448_511_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_1),
        .O(\multiresv_r[1][2]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_31 
       (.I0(line_r_reg_r2_320_383_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_1),
        .O(\multiresv_r[1][2]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_32 
       (.I0(line_r_reg_r2_192_255_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_1),
        .O(\multiresv_r[1][2]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_33 
       (.I0(line_r_reg_r2_64_127_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_1),
        .O(\multiresv_r[1][2]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_34 
       (.I0(line_r_reg_r2_960_1023_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_1),
        .O(\multiresv_r[1][2]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_35 
       (.I0(line_r_reg_r2_832_895_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_1),
        .O(\multiresv_r[1][2]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_36 
       (.I0(line_r_reg_r2_704_767_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_1),
        .O(\multiresv_r[1][2]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][2]_i_37 
       (.I0(line_r_reg_r2_576_639_0_2_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_1),
        .O(\multiresv_r[1][2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_10 
       (.I0(\multiresv_r[1][3]_i_30_n_0 ),
        .I1(\multiresv_r[1][3]_i_31_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][3]_i_32_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][3]_i_33_n_0 ),
        .O(\multiresv_r[1][3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][3]_i_11 
       (.I0(\multiresv_r[1][3]_i_34_n_0 ),
        .I1(\multiresv_r[1][3]_i_35_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][3]_i_36_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][3]_i_37_n_0 ),
        .O(\multiresv_r[1][3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_30 
       (.I0(line_r_reg_r2_448_511_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_2),
        .O(\multiresv_r[1][3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_31 
       (.I0(line_r_reg_r2_320_383_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_2),
        .O(\multiresv_r[1][3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_32 
       (.I0(line_r_reg_r2_192_255_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_2),
        .O(\multiresv_r[1][3]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_33 
       (.I0(line_r_reg_r2_64_127_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_2),
        .O(\multiresv_r[1][3]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_34 
       (.I0(line_r_reg_r2_960_1023_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_2),
        .O(\multiresv_r[1][3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_35 
       (.I0(line_r_reg_r2_832_895_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_2),
        .O(\multiresv_r[1][3]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_36 
       (.I0(line_r_reg_r2_704_767_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_2),
        .O(\multiresv_r[1][3]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][3]_i_37 
       (.I0(line_r_reg_r2_576_639_0_2_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_2),
        .O(\multiresv_r[1][3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_10 
       (.I0(\multiresv_r[1][4]_i_30_n_0 ),
        .I1(\multiresv_r[1][4]_i_31_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][4]_i_32_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][4]_i_33_n_0 ),
        .O(\multiresv_r[1][4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][4]_i_11 
       (.I0(\multiresv_r[1][4]_i_34_n_0 ),
        .I1(\multiresv_r[1][4]_i_35_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][4]_i_36_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][4]_i_37_n_0 ),
        .O(\multiresv_r[1][4]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_30 
       (.I0(line_r_reg_r2_448_511_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_0),
        .O(\multiresv_r[1][4]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_31 
       (.I0(line_r_reg_r2_320_383_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_0),
        .O(\multiresv_r[1][4]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_32 
       (.I0(line_r_reg_r2_192_255_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_0),
        .O(\multiresv_r[1][4]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_33 
       (.I0(line_r_reg_r2_64_127_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_0),
        .O(\multiresv_r[1][4]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_34 
       (.I0(line_r_reg_r2_960_1023_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_0),
        .O(\multiresv_r[1][4]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_35 
       (.I0(line_r_reg_r2_832_895_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_0),
        .O(\multiresv_r[1][4]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_36 
       (.I0(line_r_reg_r2_704_767_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_0),
        .O(\multiresv_r[1][4]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][4]_i_37 
       (.I0(line_r_reg_r2_576_639_3_5_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_0),
        .O(\multiresv_r[1][4]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_10 
       (.I0(\multiresv_r[1][5]_i_30_n_0 ),
        .I1(\multiresv_r[1][5]_i_31_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][5]_i_32_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][5]_i_33_n_0 ),
        .O(\multiresv_r[1][5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][5]_i_11 
       (.I0(\multiresv_r[1][5]_i_34_n_0 ),
        .I1(\multiresv_r[1][5]_i_35_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][5]_i_36_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][5]_i_37_n_0 ),
        .O(\multiresv_r[1][5]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_30 
       (.I0(line_r_reg_r2_448_511_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_1),
        .O(\multiresv_r[1][5]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_31 
       (.I0(line_r_reg_r2_320_383_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_1),
        .O(\multiresv_r[1][5]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_32 
       (.I0(line_r_reg_r2_192_255_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_1),
        .O(\multiresv_r[1][5]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_33 
       (.I0(line_r_reg_r2_64_127_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_1),
        .O(\multiresv_r[1][5]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_34 
       (.I0(line_r_reg_r2_960_1023_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_1),
        .O(\multiresv_r[1][5]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_35 
       (.I0(line_r_reg_r2_832_895_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_1),
        .O(\multiresv_r[1][5]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_36 
       (.I0(line_r_reg_r2_704_767_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_1),
        .O(\multiresv_r[1][5]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][5]_i_37 
       (.I0(line_r_reg_r2_576_639_3_5_n_1),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_1),
        .O(\multiresv_r[1][5]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_10 
       (.I0(\multiresv_r[1][6]_i_30_n_0 ),
        .I1(\multiresv_r[1][6]_i_31_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][6]_i_32_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][6]_i_33_n_0 ),
        .O(\multiresv_r[1][6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][6]_i_11 
       (.I0(\multiresv_r[1][6]_i_34_n_0 ),
        .I1(\multiresv_r[1][6]_i_35_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][6]_i_36_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][6]_i_37_n_0 ),
        .O(\multiresv_r[1][6]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_30 
       (.I0(line_r_reg_r2_448_511_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_3_5_n_2),
        .O(\multiresv_r[1][6]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_31 
       (.I0(line_r_reg_r2_320_383_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_3_5_n_2),
        .O(\multiresv_r[1][6]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_32 
       (.I0(line_r_reg_r2_192_255_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_3_5_n_2),
        .O(\multiresv_r[1][6]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_33 
       (.I0(line_r_reg_r2_64_127_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_3_5_n_2),
        .O(\multiresv_r[1][6]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_34 
       (.I0(line_r_reg_r2_960_1023_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_3_5_n_2),
        .O(\multiresv_r[1][6]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_35 
       (.I0(line_r_reg_r2_832_895_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_3_5_n_2),
        .O(\multiresv_r[1][6]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_36 
       (.I0(line_r_reg_r2_704_767_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_3_5_n_2),
        .O(\multiresv_r[1][6]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[1][6]_i_37 
       (.I0(line_r_reg_r2_576_639_3_5_n_2),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_3_5_n_2),
        .O(\multiresv_r[1][6]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_14 
       (.I0(line_r_reg_r2_960_1023_6_7_n_0),
        .I1(line_r_reg_r2_896_959_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_0),
        .O(\multiresv_r[1][7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_15 
       (.I0(line_r_reg_r2_704_767_6_7_n_0),
        .I1(line_r_reg_r2_640_703_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_0),
        .O(\multiresv_r[1][7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_16 
       (.I0(line_r_reg_r2_448_511_6_7_n_0),
        .I1(line_r_reg_r2_384_447_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_0),
        .O(\multiresv_r[1][7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_17 
       (.I0(line_r_reg_r2_192_255_6_7_n_0),
        .I1(line_r_reg_r2_128_191_6_7_n_0),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_0),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_0),
        .O(\multiresv_r[1][7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][7]_i_4 
       (.I0(\multiresv_r[1][7]_i_14_n_0 ),
        .I1(\multiresv_r[1][7]_i_15_n_0 ),
        .I2(\rdptr_r[9]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][7]_i_16_n_0 ),
        .I4(\rdptr_r[8]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][7]_i_17_n_0 ),
        .O(\rdptr_r_reg[7]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_14 
       (.I0(line_r_reg_r2_960_1023_6_7_n_1),
        .I1(line_r_reg_r2_896_959_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_832_895_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_768_831_6_7_n_1),
        .O(\multiresv_r[1][8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_15 
       (.I0(line_r_reg_r2_704_767_6_7_n_1),
        .I1(line_r_reg_r2_640_703_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_576_639_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_512_575_6_7_n_1),
        .O(\multiresv_r[1][8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_16 
       (.I0(line_r_reg_r2_448_511_6_7_n_1),
        .I1(line_r_reg_r2_384_447_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_320_383_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_256_319_6_7_n_1),
        .O(\multiresv_r[1][8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_17 
       (.I0(line_r_reg_r2_192_255_6_7_n_1),
        .I1(line_r_reg_r2_128_191_6_7_n_1),
        .I2(\rdptr_r[7]_i_2__1_n_0 ),
        .I3(line_r_reg_r2_64_127_6_7_n_1),
        .I4(\rdptr_r[6]_i_2__1_n_0 ),
        .I5(line_r_reg_r2_0_63_6_7_n_1),
        .O(\multiresv_r[1][8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[1][8]_i_4 
       (.I0(\multiresv_r[1][8]_i_14_n_0 ),
        .I1(\multiresv_r[1][8]_i_15_n_0 ),
        .I2(\rdptr_r[9]_i_2__1_n_0 ),
        .I3(\multiresv_r[1][8]_i_16_n_0 ),
        .I4(\rdptr_r[8]_i_2__1_n_0 ),
        .I5(\multiresv_r[1][8]_i_17_n_0 ),
        .O(\rdptr_r_reg[7]_8 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][1]_i_1 
       (.I0(\rdptr_r_reg[7]_1 ),
        .I1(\multiresv_r_reg[7][1] ),
        .I2(\multiresv_r_reg[7][1]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[0]),
        .O(\nr_rdline_r_reg[1]_3 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_14 
       (.I0(line_r_reg_r2_448_511_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_384_447_0_2_n_0),
        .O(\multiresv_r[7][1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_15 
       (.I0(line_r_reg_r2_320_383_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_256_319_0_2_n_0),
        .O(\multiresv_r[7][1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_16 
       (.I0(line_r_reg_r2_192_255_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_128_191_0_2_n_0),
        .O(\multiresv_r[7][1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_17 
       (.I0(line_r_reg_r2_64_127_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_0_63_0_2_n_0),
        .O(\multiresv_r[7][1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_18 
       (.I0(line_r_reg_r2_960_1023_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_896_959_0_2_n_0),
        .O(\multiresv_r[7][1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_19 
       (.I0(line_r_reg_r2_832_895_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_768_831_0_2_n_0),
        .O(\multiresv_r[7][1]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_20 
       (.I0(line_r_reg_r2_704_767_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_640_703_0_2_n_0),
        .O(\multiresv_r[7][1]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \multiresv_r[7][1]_i_21 
       (.I0(line_r_reg_r2_576_639_0_2_n_0),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(line_r_reg_r2_512_575_0_2_n_0),
        .O(\multiresv_r[7][1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_6 
       (.I0(\multiresv_r[7][1]_i_14_n_0 ),
        .I1(\multiresv_r[7][1]_i_15_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[7][1]_i_16_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[7][1]_i_17_n_0 ),
        .O(\multiresv_r[7][1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \multiresv_r[7][1]_i_7 
       (.I0(\multiresv_r[7][1]_i_18_n_0 ),
        .I1(\multiresv_r[7][1]_i_19_n_0 ),
        .I2(\rdptr_r[8]_i_2__1_n_0 ),
        .I3(\multiresv_r[7][1]_i_20_n_0 ),
        .I4(\rdptr_r[7]_i_2__1_n_0 ),
        .I5(\multiresv_r[7][1]_i_21_n_0 ),
        .O(\multiresv_r[7][1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \multiresv_r[7][2]_i_1 
       (.I0(\nr_rdline_r_reg[1]_3 ),
        .I1(data_o__0[57]),
        .O(\nr_rdline_r_reg[1]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \multiresv_r[7][3]_i_1 
       (.I0(\nr_rdline_r_reg[1]_3 ),
        .I1(data_o__0[57]),
        .I2(data_o__0[58]),
        .O(\nr_rdline_r_reg[1]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \multiresv_r[7][4]_i_1 
       (.I0(data_o__0[57]),
        .I1(\nr_rdline_r_reg[1]_3 ),
        .I2(data_o__0[58]),
        .I3(data_o__0[59]),
        .O(\nr_rdline_r_reg[1]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \multiresv_r[7][5]_i_1 
       (.I0(data_o__0[58]),
        .I1(\nr_rdline_r_reg[1]_3 ),
        .I2(data_o__0[57]),
        .I3(data_o__0[59]),
        .I4(data_o__0[60]),
        .O(\nr_rdline_r_reg[1]_2 [3]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \multiresv_r[7][6]_i_1 
       (.I0(data_o__0[59]),
        .I1(data_o__0[57]),
        .I2(\nr_rdline_r_reg[1]_3 ),
        .I3(data_o__0[58]),
        .I4(data_o__0[60]),
        .I5(data_o__0[61]),
        .O(\nr_rdline_r_reg[1]_2 [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][6]_i_2 
       (.I0(\rdptr_r_reg[7]_4 ),
        .I1(\multiresv_r_reg[7][4]_3 ),
        .I2(\multiresv_r_reg[7][4]_4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[3]),
        .O(data_o__0[59]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][6]_i_3 
       (.I0(\rdptr_r_reg[7]_2 ),
        .I1(\multiresv_r_reg[7][4] ),
        .I2(\multiresv_r_reg[7][4]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[1]),
        .O(data_o__0[57]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][6]_i_4 
       (.I0(\rdptr_r_reg[7]_3 ),
        .I1(\multiresv_r_reg[7][4]_1 ),
        .I2(\multiresv_r_reg[7][4]_2 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[2]),
        .O(data_o__0[58]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][6]_i_5 
       (.I0(\rdptr_r_reg[7]_5 ),
        .I1(\multiresv_r_reg[7][5] ),
        .I2(\multiresv_r_reg[7][5]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[4]),
        .O(data_o__0[60]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][6]_i_6 
       (.I0(\rdptr_r_reg[7]_6 ),
        .I1(\multiresv_r_reg[7][6] ),
        .I2(\multiresv_r_reg[7][6]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[5]),
        .O(data_o__0[61]));
  LUT2 #(
    .INIT(4'h9)) 
    \multiresv_r[7][7]_i_1 
       (.I0(\multiresv_r[7][9]_i_4_n_0 ),
        .I1(data_o__0[62]),
        .O(\nr_rdline_r_reg[1]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \multiresv_r[7][8]_i_1 
       (.I0(data_o__0[62]),
        .I1(\multiresv_r[7][9]_i_4_n_0 ),
        .I2(data_o__0[63]),
        .O(\nr_rdline_r_reg[1]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \multiresv_r[7][9]_i_1 
       (.I0(data_o__0[63]),
        .I1(data_o__0[62]),
        .I2(\multiresv_r[7][9]_i_4_n_0 ),
        .O(\nr_rdline_r_reg[1]_2 [7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][9]_i_2 
       (.I0(\rdptr_r_reg[7]_8 ),
        .I1(\multiresv_r_reg[7][8] ),
        .I2(\multiresv_r_reg[7][8]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[7]),
        .O(data_o__0[63]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \multiresv_r[7][9]_i_3 
       (.I0(\rdptr_r_reg[7]_7 ),
        .I1(\multiresv_r_reg[7][7] ),
        .I2(\multiresv_r_reg[7][7]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o01_out[6]),
        .O(data_o__0[62]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \multiresv_r[7][9]_i_4 
       (.I0(data_o__0[60]),
        .I1(data_o__0[58]),
        .I2(\nr_rdline_r_reg[1]_3 ),
        .I3(data_o__0[57]),
        .I4(data_o__0[59]),
        .I5(data_o__0[61]),
        .O(\multiresv_r[7][9]_i_4_n_0 ));
  MUXF7 \multiresv_r_reg[1][2]_i_4 
       (.I0(\multiresv_r[1][2]_i_10_n_0 ),
        .I1(\multiresv_r[1][2]_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_2 ),
        .S(\rdptr_r[9]_i_2__1_n_0 ));
  MUXF7 \multiresv_r_reg[1][3]_i_4 
       (.I0(\multiresv_r[1][3]_i_10_n_0 ),
        .I1(\multiresv_r[1][3]_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_3 ),
        .S(\rdptr_r[9]_i_2__1_n_0 ));
  MUXF7 \multiresv_r_reg[1][4]_i_4 
       (.I0(\multiresv_r[1][4]_i_10_n_0 ),
        .I1(\multiresv_r[1][4]_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_4 ),
        .S(\rdptr_r[9]_i_2__1_n_0 ));
  MUXF7 \multiresv_r_reg[1][5]_i_4 
       (.I0(\multiresv_r[1][5]_i_10_n_0 ),
        .I1(\multiresv_r[1][5]_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_5 ),
        .S(\rdptr_r[9]_i_2__1_n_0 ));
  MUXF7 \multiresv_r_reg[1][6]_i_4 
       (.I0(\multiresv_r[1][6]_i_10_n_0 ),
        .I1(\multiresv_r[1][6]_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_6 ),
        .S(\rdptr_r[9]_i_2__1_n_0 ));
  MUXF7 \multiresv_r_reg[7][1]_i_2 
       (.I0(\multiresv_r[7][1]_i_6_n_0 ),
        .I1(\multiresv_r[7][1]_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_1 ),
        .S(\rdptr_r[9]_i_2__1_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry
       (.CI(1'b0),
        .CO({rdptr_r1_carry_n_0,rdptr_r1_carry_n_1,rdptr_r1_carry_n_2,rdptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({rdptr_r1_carry__0_0,rdptr_r1_carry_i_4__2_n_0}),
        .O(NLW_rdptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({rdptr_r1_carry__0_1[1],rdptr_r1_carry_i_6__2_n_0,rdptr_r1_carry__0_1[0],rdptr_r1_carry_i_8__2_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 rdptr_r1_carry__0
       (.CI(rdptr_r1_carry_n_0),
        .CO({NLW_rdptr_r1_carry__0_CO_UNCONNECTED[3:1],rdptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\rdptr_r_reg[0]_rep_0 }),
        .O(NLW_rdptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,rdptr_r1_carry__0_i_2__2_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry__0_i_2__2
       (.I0(\rdptr_r_reg[8]_0 ),
        .I1(rdptr_r1_carry__0_2),
        .I2(\rdptr_r_reg[9]_0 ),
        .I3(rdptr_r1_carry__0_3),
        .O(rdptr_r1_carry__0_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hCB80)) 
    rdptr_r1_carry_i_4__2
       (.I0(rdptr_r_reg),
        .I1(rdptr_r1_carry_0[0]),
        .I2(rdptr_r1_carry_0[1]),
        .I3(rdptr_r_reg__0),
        .O(rdptr_r1_carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    rdptr_r1_carry_i_6__2
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(rdptr_r1_carry_1),
        .I2(\rdptr_r_reg[5]_0 ),
        .I3(rdptr_r1_carry_2),
        .O(rdptr_r1_carry_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h1842)) 
    rdptr_r1_carry_i_8__2
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(rdptr_r1_carry_i_8__2_n_0));
  LUT3 #(
    .INIT(8'hA8)) 
    \rdptr_r[0]_i_1__1 
       (.I0(\rdptr_r_reg[0]_rep_1 ),
        .I1(nr_rdline_r[0]),
        .I2(nr_rdline_r[1]),
        .O(\rdptr_r[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_i_2__1 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[0]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdptr_r[0]_rep_i_1__2 
       (.I0(\rdptr_r_reg[0]_rep_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[0]_rep_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \rdptr_r[1]_i_1__1 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \rdptr_r[2]_i_1__1 
       (.I0(rdptr_r_reg),
        .I1(rdptr_r_reg__0),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \rdptr_r[3]_i_1__1 
       (.I0(rdptr_r_reg__0),
        .I1(rdptr_r_reg),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \rdptr_r[4]_i_1__1 
       (.I0(\rdptr_r_reg[2]_0 ),
        .I1(rdptr_r_reg),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[4]_0 ),
        .I5(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[5]_i_1__1 
       (.I0(line_r_reg_r2_0_63_0_2_i_1__1_n_0),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[6]_i_1__1 
       (.I0(\rdptr_r[6]_i_2__1_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rdptr_r[6]_i_2__1 
       (.I0(\rdptr_r[8]_i_3__1_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .O(\rdptr_r[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[7]_i_1__1 
       (.I0(\rdptr_r[7]_i_2__1_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rdptr_r[7]_i_2__1 
       (.I0(\rdptr_r[8]_i_3__1_n_0 ),
        .I1(\rdptr_r_reg[6]_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .O(\rdptr_r[7]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[8]_i_1__1 
       (.I0(\rdptr_r[8]_i_2__1_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rdptr_r[8]_i_2__1 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .O(\rdptr_r[8]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rdptr_r[8]_i_3__1 
       (.I0(\rdptr_r_reg[5]_0 ),
        .I1(\rdptr_r_reg[3]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(rdptr_r_reg),
        .I4(\rdptr_r_reg[2]_0 ),
        .I5(\rdptr_r_reg[4]_0 ),
        .O(\rdptr_r[8]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdptr_r[9]_i_1__1 
       (.I0(\rdptr_r[9]_i_2__1_n_0 ),
        .I1(rdptr_r1_carry__0_n_3),
        .O(\rdptr_r[9]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rdptr_r[9]_i_2__1 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\rdptr_r[8]_i_3__1_n_0 ),
        .I2(\rdptr_r_reg[6]_0 ),
        .I3(\rdptr_r_reg[8]_0 ),
        .I4(\rdptr_r_reg[9]_0 ),
        .O(\rdptr_r[9]_i_2__1_n_0 ));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[0]_i_2__1_n_0 ),
        .Q(rdptr_r_reg));
  (* ORIG_CELL_NAME = "rdptr_r_reg[0]" *) 
  FDCE \rdptr_r_reg[0]_rep 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[0]_rep_i_1__2_n_0 ),
        .Q(\rdptr_r_reg[0]_rep_n_0 ));
  FDCE \rdptr_r_reg[1] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[1]_i_1__1_n_0 ),
        .Q(rdptr_r_reg__0));
  FDCE \rdptr_r_reg[2] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[2]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[2]_0 ));
  FDCE \rdptr_r_reg[3] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[3]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[3]_0 ));
  FDCE \rdptr_r_reg[4] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[4]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[4]_0 ));
  FDCE \rdptr_r_reg[5] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[5]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[5]_0 ));
  FDCE \rdptr_r_reg[6] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[6]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[6]_0 ));
  FDCE \rdptr_r_reg[7] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[7]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[7]_0 ));
  FDCE \rdptr_r_reg[8] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[8]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[8]_0 ));
  FDCE \rdptr_r_reg[9] 
       (.C(clk_i),
        .CE(\rdptr_r[0]_i_1__1_n_0 ),
        .CLR(rst_i),
        .D(\rdptr_r[9]_i_1__1_n_0 ),
        .Q(\rdptr_r_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sumresh_r_nxt[-1111111103]__1_i_1 
       (.I0(data_o__0[71]),
        .I1(data_o__0[70]),
        .I2(\sumresh_r_nxt[-1111111104]__2_i_3_n_0 ),
        .O(\nr_rdline_r_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111104]__1_i_1 
       (.I0(\rdptr_r_reg[7]_16 ),
        .I1(\sumresh_r_nxt[-1111111104]__1 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[7]),
        .O(data_o[5]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sumresh_r_nxt[-1111111104]__1_i_10 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_32_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_11 
       (.I0(line_r_reg_r3_192_255_6_7_n_1),
        .I1(line_r_reg_r3_128_191_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_64_127_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_0_63_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_7_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ),
        .I3(\sumresh_r_nxt[-1111111104]__1_i_9_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I5(\sumresh_r_nxt[-1111111104]__1_i_11_n_0 ),
        .O(\rdptr_r_reg[7]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresh_r_nxt[-1111111104]__1_i_30 
       (.I0(\sumresh_r_nxt[-1111111104]__1_i_32_n_0 ),
        .I1(\rdptr_r_reg[7]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_31 
       (.I0(\rdptr_r_reg[4]_0 ),
        .I1(\rdptr_r_reg[2]_0 ),
        .I2(rdptr_r_reg__0),
        .I3(\rdptr_r_reg[3]_0 ),
        .I4(\rdptr_r_reg[5]_0 ),
        .I5(\rdptr_r_reg[6]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sumresh_r_nxt[-1111111104]__1_i_32 
       (.I0(\rdptr_r_reg[6]_0 ),
        .I1(\rdptr_r_reg[4]_0 ),
        .I2(\rdptr_r_reg[2]_0 ),
        .I3(rdptr_r_reg__0),
        .I4(\rdptr_r_reg[3]_0 ),
        .I5(\rdptr_r_reg[5]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_6 
       (.I0(line_r_reg_r3_960_1023_6_7_n_1),
        .I1(line_r_reg_r3_896_959_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_832_895_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_768_831_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_7 
       (.I0(line_r_reg_r3_704_767_6_7_n_1),
        .I1(line_r_reg_r3_640_703_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_576_639_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_512_575_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \sumresh_r_nxt[-1111111104]__1_i_8 
       (.I0(\rdptr_r_reg[7]_0 ),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_32_n_0 ),
        .I2(\rdptr_r_reg[8]_0 ),
        .I3(\rdptr_r_reg[9]_0 ),
        .O(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111104]__1_i_9 
       (.I0(line_r_reg_r3_448_511_6_7_n_1),
        .I1(line_r_reg_r3_384_447_6_7_n_1),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_320_383_6_7_n_1),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_256_319_6_7_n_1),
        .O(\sumresh_r_nxt[-1111111104]__1_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \sumresh_r_nxt[-1111111104]__2_i_1 
       (.I0(data_o__0[70]),
        .I1(\sumresh_r_nxt[-1111111104]__2_i_3_n_0 ),
        .I2(data_o__0[71]),
        .O(\nr_rdline_r_reg[1] [6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111104]__2_i_2 
       (.I0(\rdptr_r_reg[9]_7 ),
        .I1(\sumresh_r_nxt[-1111111105]__2 ),
        .I2(\sumresh_r_nxt[-1111111105]__2_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[6]),
        .O(data_o__0[70]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sumresh_r_nxt[-1111111104]__2_i_3 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[65]),
        .I2(data_o__0[68]),
        .I3(data_o__0[66]),
        .I4(data_o__0[67]),
        .I5(data_o__0[69]),
        .O(\sumresh_r_nxt[-1111111104]__2_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111104]__2_i_4 
       (.I0(\rdptr_r_reg[9]_8 ),
        .I1(\sumresh_r_nxt[-1111111104]__2 ),
        .I2(\sumresh_r_nxt[-1111111104]__2_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[7]),
        .O(data_o__0[71]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111105]__1_i_1 
       (.I0(\rdptr_r_reg[7]_15 ),
        .I1(\sumresh_r_nxt[-1111111105]__1 ),
        .I2(\sumresh_r_nxt[-1111111105]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[6]),
        .O(data_o[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111105]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111105]__1_i_7_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ),
        .I3(\sumresh_r_nxt[-1111111105]__1_i_8_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I5(\sumresh_r_nxt[-1111111105]__1_i_9_n_0 ),
        .O(\rdptr_r_reg[7]_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_6 
       (.I0(line_r_reg_r3_960_1023_6_7_n_0),
        .I1(line_r_reg_r3_896_959_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_832_895_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_768_831_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_7 
       (.I0(line_r_reg_r3_704_767_6_7_n_0),
        .I1(line_r_reg_r3_640_703_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_576_639_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_512_575_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_8 
       (.I0(line_r_reg_r3_448_511_6_7_n_0),
        .I1(line_r_reg_r3_384_447_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_320_383_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_256_319_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111105]__1_i_9 
       (.I0(line_r_reg_r3_192_255_6_7_n_0),
        .I1(line_r_reg_r3_128_191_6_7_n_0),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I3(line_r_reg_r3_64_127_6_7_n_0),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I5(line_r_reg_r3_0_63_6_7_n_0),
        .O(\sumresh_r_nxt[-1111111105]__1_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sumresh_r_nxt[-1111111105]__2_i_1 
       (.I0(\sumresh_r_nxt[-1111111104]__2_i_3_n_0 ),
        .I1(data_o__0[70]),
        .O(\nr_rdline_r_reg[1] [5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__1_i_1 
       (.I0(\rdptr_r_reg[7]_14 ),
        .I1(\sumresh_r_nxt[-1111111106]__1 ),
        .I2(\sumresh_r_nxt[-1111111106]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[5]),
        .O(data_o[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_14 
       (.I0(line_r_reg_r3_448_511_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_15 
       (.I0(line_r_reg_r3_320_383_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_16 
       (.I0(line_r_reg_r3_192_255_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_17 
       (.I0(line_r_reg_r3_64_127_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_19 
       (.I0(line_r_reg_r3_832_895_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_19_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111106]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_14 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_20 
       (.I0(line_r_reg_r3_704_767_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111106]__1_i_21 
       (.I0(line_r_reg_r3_576_639_3_5_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_2),
        .O(\sumresh_r_nxt[-1111111106]__1_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_6 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_15_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_16_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_17_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111106]__1_i_7 
       (.I0(\sumresh_r_nxt[-1111111106]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111106]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111106]__1_i_20_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111106]__1_i_21_n_0 ),
        .O(\sumresh_r_nxt[-1111111106]__1_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sumresh_r_nxt[-1111111106]__2_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[65]),
        .I2(data_o__0[67]),
        .I3(data_o__0[66]),
        .I4(data_o__0[68]),
        .I5(data_o__0[69]),
        .O(\nr_rdline_r_reg[1] [4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__2_i_2 
       (.I0(\rdptr_r_reg[9]_2 ),
        .I1(\sumresh_r_nxt[-1111111106]__2 ),
        .I2(\sumresh_r_nxt[-1111111106]__2_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[1]),
        .O(data_o__0[65]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__2_i_3 
       (.I0(\rdptr_r_reg[9]_4 ),
        .I1(\sumresh_r_nxt[-1111111106]__2_3 ),
        .I2(\sumresh_r_nxt[-1111111106]__2_4 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[3]),
        .O(data_o__0[67]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__2_i_4 
       (.I0(\rdptr_r_reg[9]_3 ),
        .I1(\sumresh_r_nxt[-1111111106]__2_1 ),
        .I2(\sumresh_r_nxt[-1111111106]__2_2 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[2]),
        .O(data_o__0[66]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__2_i_5 
       (.I0(\rdptr_r_reg[9]_5 ),
        .I1(\sumresh_r_nxt[-1111111106]__2_5 ),
        .I2(\sumresh_r_nxt[-1111111106]__2_6 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[4]),
        .O(data_o__0[68]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111106]__2_i_6 
       (.I0(\rdptr_r_reg[9]_6 ),
        .I1(\sumresh_r_nxt[-1111111106]__2_7 ),
        .I2(\sumresh_r_nxt[-1111111106]__2_8 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[5]),
        .O(data_o__0[69]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111107]__1_i_1 
       (.I0(\rdptr_r_reg[7]_13 ),
        .I1(\sumresh_r_nxt[-1111111107]__1 ),
        .I2(\sumresh_r_nxt[-1111111107]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[4]),
        .O(data_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_14 
       (.I0(line_r_reg_r3_448_511_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_15 
       (.I0(line_r_reg_r3_320_383_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_16 
       (.I0(line_r_reg_r3_192_255_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_17 
       (.I0(line_r_reg_r3_64_127_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_19 
       (.I0(line_r_reg_r3_832_895_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_19_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111107]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_13 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_20 
       (.I0(line_r_reg_r3_704_767_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111107]__1_i_21 
       (.I0(line_r_reg_r3_576_639_3_5_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_1),
        .O(\sumresh_r_nxt[-1111111107]__1_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_6 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_15_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_16_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_17_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111107]__1_i_7 
       (.I0(\sumresh_r_nxt[-1111111107]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111107]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111107]__1_i_20_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111107]__1_i_21_n_0 ),
        .O(\sumresh_r_nxt[-1111111107]__1_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sumresh_r_nxt[-1111111107]__2_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[65]),
        .I2(data_o__0[66]),
        .I3(data_o__0[67]),
        .I4(data_o__0[68]),
        .O(\nr_rdline_r_reg[1] [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111108]__1_i_1 
       (.I0(\rdptr_r_reg[7]_12 ),
        .I1(\sumresh_r_nxt[-1111111108]__1 ),
        .I2(\sumresh_r_nxt[-1111111108]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[3]),
        .O(data_o[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_14 
       (.I0(line_r_reg_r3_448_511_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_384_447_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_15 
       (.I0(line_r_reg_r3_320_383_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_256_319_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_16 
       (.I0(line_r_reg_r3_192_255_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_128_191_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_17 
       (.I0(line_r_reg_r3_64_127_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_0_63_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_896_959_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_19 
       (.I0(line_r_reg_r3_832_895_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_768_831_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_19_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111108]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_12 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_20 
       (.I0(line_r_reg_r3_704_767_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_640_703_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111108]__1_i_21 
       (.I0(line_r_reg_r3_576_639_3_5_n_0),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_512_575_3_5_n_0),
        .O(\sumresh_r_nxt[-1111111108]__1_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_6 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_15_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_16_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_17_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111108]__1_i_7 
       (.I0(\sumresh_r_nxt[-1111111108]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111108]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111108]__1_i_20_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111108]__1_i_21_n_0 ),
        .O(\sumresh_r_nxt[-1111111108]__1_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sumresh_r_nxt[-1111111108]__2_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[65]),
        .I2(data_o__0[66]),
        .I3(data_o__0[67]),
        .O(\nr_rdline_r_reg[1] [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111109]__1_i_1 
       (.I0(\rdptr_r_reg[7]_11 ),
        .I1(\sumresh_r_nxt[-1111111109]__1 ),
        .I2(\sumresh_r_nxt[-1111111109]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[2]),
        .O(data_o[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_14 
       (.I0(line_r_reg_r3_448_511_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_15 
       (.I0(line_r_reg_r3_320_383_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_16 
       (.I0(line_r_reg_r3_192_255_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_17 
       (.I0(line_r_reg_r3_64_127_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_19 
       (.I0(line_r_reg_r3_832_895_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_19_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111109]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_11 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_20 
       (.I0(line_r_reg_r3_704_767_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111109]__1_i_21 
       (.I0(line_r_reg_r3_576_639_0_2_n_2),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_2),
        .O(\sumresh_r_nxt[-1111111109]__1_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_6 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_15_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_16_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_17_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111109]__1_i_7 
       (.I0(\sumresh_r_nxt[-1111111109]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111109]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111109]__1_i_20_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111109]__1_i_21_n_0 ),
        .O(\sumresh_r_nxt[-1111111109]__1_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sumresh_r_nxt[-1111111109]__2_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[65]),
        .I2(data_o__0[66]),
        .O(\nr_rdline_r_reg[1] [1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111110]__1_i_1 
       (.I0(\rdptr_r_reg[7]_10 ),
        .I1(\sumresh_r_nxt[-1111111110]__1 ),
        .I2(\sumresh_r_nxt[-1111111110]__1_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[1]),
        .O(\nr_rdline_r_reg[1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_14 
       (.I0(line_r_reg_r3_448_511_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_384_447_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_15 
       (.I0(line_r_reg_r3_320_383_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_256_319_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_16 
       (.I0(line_r_reg_r3_192_255_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_128_191_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_17 
       (.I0(line_r_reg_r3_64_127_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_0_63_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_18 
       (.I0(line_r_reg_r3_960_1023_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_896_959_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_19 
       (.I0(line_r_reg_r3_832_895_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_768_831_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_19_n_0 ));
  MUXF7 \sumresh_r_nxt[-1111111110]__1_i_2 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_7_n_0 ),
        .O(\rdptr_r_reg[7]_10 ),
        .S(\sumresh_r_nxt[-1111111104]__1_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_20 
       (.I0(line_r_reg_r3_704_767_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_640_703_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sumresh_r_nxt[-1111111110]__1_i_21 
       (.I0(line_r_reg_r3_576_639_0_2_n_1),
        .I1(\sumresh_r_nxt[-1111111104]__1_i_31_n_0 ),
        .I2(line_r_reg_r3_512_575_0_2_n_1),
        .O(\sumresh_r_nxt[-1111111110]__1_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_6 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_15_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_16_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_17_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111110]__1_i_7 
       (.I0(\sumresh_r_nxt[-1111111110]__1_i_18_n_0 ),
        .I1(\sumresh_r_nxt[-1111111110]__1_i_19_n_0 ),
        .I2(\sumresh_r_nxt[-1111111104]__1_i_10_n_0 ),
        .I3(\sumresh_r_nxt[-1111111110]__1_i_20_n_0 ),
        .I4(\sumresh_r_nxt[-1111111104]__1_i_30_n_0 ),
        .I5(\sumresh_r_nxt[-1111111110]__1_i_21_n_0 ),
        .O(\sumresh_r_nxt[-1111111110]__1_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresh_r_nxt[-1111111110]__2_i_1 
       (.I0(\nr_rdline_r_reg[1]_0 ),
        .I1(data_o__0[65]),
        .O(\nr_rdline_r_reg[1] [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresh_r_nxt[-1111111111]__2_i_1 
       (.I0(\rdptr_r_reg[9]_1 ),
        .I1(\sumresh_r_nxt[-1111111111]__2 ),
        .I2(\sumresh_r_nxt[-1111111111]__2_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o0[0]),
        .O(\nr_rdline_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_14 
       (.I0(line_r_reg_r1_192_255_0_2_n_0),
        .I1(line_r_reg_r1_128_191_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_15 
       (.I0(line_r_reg_r1_448_511_0_2_n_0),
        .I1(line_r_reg_r1_384_447_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_16 
       (.I0(line_r_reg_r1_704_767_0_2_n_0),
        .I1(line_r_reg_r1_640_703_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresh_r_nxt[-1111111111]__2_i_17 
       (.I0(line_r_reg_r1_960_1023_0_2_n_0),
        .I1(line_r_reg_r1_896_959_0_2_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_0),
        .O(\sumresh_r_nxt[-1111111111]__2_i_17_n_0 ));
  MUXF8 \sumresh_r_nxt[-1111111111]__2_i_2 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_6_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_7_n_0 ),
        .O(\rdptr_r_reg[9]_1 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_6 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_14_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_15_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_6_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresh_r_nxt[-1111111111]__2_i_7 
       (.I0(\sumresh_r_nxt[-1111111111]__2_i_16_n_0 ),
        .I1(\sumresh_r_nxt[-1111111111]__2_i_17_n_0 ),
        .O(\sumresh_r_nxt[-1111111111]__2_i_7_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_22 
       (.I0(line_r_reg_r1_192_255_6_7_n_1),
        .I1(line_r_reg_r1_128_191_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_23 
       (.I0(line_r_reg_r1_448_511_6_7_n_1),
        .I1(line_r_reg_r1_384_447_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_24 
       (.I0(line_r_reg_r1_704_767_6_7_n_1),
        .I1(line_r_reg_r1_640_703_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111104]_i_25 
       (.I0(line_r_reg_r1_960_1023_6_7_n_1),
        .I1(line_r_reg_r1_896_959_6_7_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_1),
        .O(\sumresv_r[-1111111104]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_22 
       (.I0(line_r_reg_r1_192_255_6_7_n_0),
        .I1(line_r_reg_r1_128_191_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_23 
       (.I0(line_r_reg_r1_448_511_6_7_n_0),
        .I1(line_r_reg_r1_384_447_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_24 
       (.I0(line_r_reg_r1_704_767_6_7_n_0),
        .I1(line_r_reg_r1_640_703_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111105]_i_25 
       (.I0(line_r_reg_r1_960_1023_6_7_n_0),
        .I1(line_r_reg_r1_896_959_6_7_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_6_7_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_6_7_n_0),
        .O(\sumresv_r[-1111111105]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_22 
       (.I0(line_r_reg_r1_192_255_3_5_n_2),
        .I1(line_r_reg_r1_128_191_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_23 
       (.I0(line_r_reg_r1_448_511_3_5_n_2),
        .I1(line_r_reg_r1_384_447_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_24 
       (.I0(line_r_reg_r1_704_767_3_5_n_2),
        .I1(line_r_reg_r1_640_703_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111106]_i_25 
       (.I0(line_r_reg_r1_960_1023_3_5_n_2),
        .I1(line_r_reg_r1_896_959_3_5_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_2),
        .O(\sumresv_r[-1111111106]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_22 
       (.I0(line_r_reg_r1_192_255_3_5_n_1),
        .I1(line_r_reg_r1_128_191_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_23 
       (.I0(line_r_reg_r1_448_511_3_5_n_1),
        .I1(line_r_reg_r1_384_447_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_24 
       (.I0(line_r_reg_r1_704_767_3_5_n_1),
        .I1(line_r_reg_r1_640_703_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111107]_i_25 
       (.I0(line_r_reg_r1_960_1023_3_5_n_1),
        .I1(line_r_reg_r1_896_959_3_5_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_1),
        .O(\sumresv_r[-1111111107]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_22 
       (.I0(line_r_reg_r1_192_255_3_5_n_0),
        .I1(line_r_reg_r1_128_191_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_23 
       (.I0(line_r_reg_r1_448_511_3_5_n_0),
        .I1(line_r_reg_r1_384_447_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_24 
       (.I0(line_r_reg_r1_704_767_3_5_n_0),
        .I1(line_r_reg_r1_640_703_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111108]_i_25 
       (.I0(line_r_reg_r1_960_1023_3_5_n_0),
        .I1(line_r_reg_r1_896_959_3_5_n_0),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_3_5_n_0),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_3_5_n_0),
        .O(\sumresv_r[-1111111108]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_22 
       (.I0(line_r_reg_r1_192_255_0_2_n_2),
        .I1(line_r_reg_r1_128_191_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_23 
       (.I0(line_r_reg_r1_448_511_0_2_n_2),
        .I1(line_r_reg_r1_384_447_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_24 
       (.I0(line_r_reg_r1_704_767_0_2_n_2),
        .I1(line_r_reg_r1_640_703_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111109]_i_25 
       (.I0(line_r_reg_r1_960_1023_0_2_n_2),
        .I1(line_r_reg_r1_896_959_0_2_n_2),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_2),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_2),
        .O(\sumresv_r[-1111111109]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_22 
       (.I0(line_r_reg_r1_192_255_0_2_n_1),
        .I1(line_r_reg_r1_128_191_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_64_127_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_0_63_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_23 
       (.I0(line_r_reg_r1_448_511_0_2_n_1),
        .I1(line_r_reg_r1_384_447_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_320_383_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_256_319_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_24 
       (.I0(line_r_reg_r1_704_767_0_2_n_1),
        .I1(line_r_reg_r1_640_703_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_576_639_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_512_575_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sumresv_r[-1111111110]_i_25 
       (.I0(line_r_reg_r1_960_1023_0_2_n_1),
        .I1(line_r_reg_r1_896_959_0_2_n_1),
        .I2(\rdptr_r_reg[7]_0 ),
        .I3(line_r_reg_r1_832_895_0_2_n_1),
        .I4(\rdptr_r_reg[6]_0 ),
        .I5(line_r_reg_r1_768_831_0_2_n_1),
        .O(\sumresv_r[-1111111110]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sumresv_r_nxt[-1111111103]_i_1 
       (.I0(data_o[5]),
        .I1(data_o[4]),
        .I2(\sumresv_r_nxt[-1111111103]_i_2_n_0 ),
        .O(\nr_rdline_r_reg[1]_4 [7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sumresv_r_nxt[-1111111103]_i_2 
       (.I0(data_o[2]),
        .I1(data_o[0]),
        .I2(\nr_rdline_r_reg[1]_5 ),
        .I3(\nr_rdline_r_reg[1]_6 ),
        .I4(data_o[1]),
        .I5(data_o[3]),
        .O(\sumresv_r_nxt[-1111111103]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \sumresv_r_nxt[-1111111104]_i_1 
       (.I0(data_o[4]),
        .I1(\sumresv_r_nxt[-1111111103]_i_2_n_0 ),
        .I2(data_o[5]),
        .O(\nr_rdline_r_reg[1]_4 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \sumresv_r_nxt[-1111111105]_i_1 
       (.I0(\sumresv_r_nxt[-1111111103]_i_2_n_0 ),
        .I1(data_o[4]),
        .O(\nr_rdline_r_reg[1]_4 [5]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sumresv_r_nxt[-1111111106]_i_1 
       (.I0(data_o[1]),
        .I1(\nr_rdline_r_reg[1]_6 ),
        .I2(\nr_rdline_r_reg[1]_5 ),
        .I3(data_o[0]),
        .I4(data_o[2]),
        .I5(data_o[3]),
        .O(\nr_rdline_r_reg[1]_4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sumresv_r_nxt[-1111111107]_i_1 
       (.I0(data_o[0]),
        .I1(\nr_rdline_r_reg[1]_5 ),
        .I2(\nr_rdline_r_reg[1]_6 ),
        .I3(data_o[1]),
        .I4(data_o[2]),
        .O(\nr_rdline_r_reg[1]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sumresv_r_nxt[-1111111108]_i_1 
       (.I0(\nr_rdline_r_reg[1]_6 ),
        .I1(\nr_rdline_r_reg[1]_5 ),
        .I2(data_o[0]),
        .I3(data_o[1]),
        .O(\nr_rdline_r_reg[1]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sumresv_r_nxt[-1111111109]_i_1 
       (.I0(\nr_rdline_r_reg[1]_5 ),
        .I1(\nr_rdline_r_reg[1]_6 ),
        .I2(data_o[0]),
        .O(\nr_rdline_r_reg[1]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sumresv_r_nxt[-1111111110]_i_1 
       (.I0(\nr_rdline_r_reg[1]_5 ),
        .I1(\nr_rdline_r_reg[1]_6 ),
        .O(\nr_rdline_r_reg[1]_4 [0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \sumresv_r_nxt[-1111111111]_i_1 
       (.I0(\rdptr_r_reg[7]_9 ),
        .I1(\sumresv_r_nxt[-1111111111] ),
        .I2(\sumresv_r_nxt[-1111111111]_0 ),
        .I3(nr_rdline_r[1]),
        .I4(nr_rdline_r[0]),
        .I5(data_o03_out[0]),
        .O(\nr_rdline_r_reg[1]_5 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_10 
       (.I0(\sumresv_r[-1111111104]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111104]_i_11 
       (.I0(\sumresv_r[-1111111104]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111104]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111104]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111104]_i_4 
       (.I0(\sumresv_r_reg[-1111111104]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111104]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_8 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_10 
       (.I0(\sumresv_r[-1111111105]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111105]_i_11 
       (.I0(\sumresv_r[-1111111105]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111105]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111105]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111105]_i_4 
       (.I0(\sumresv_r_reg[-1111111105]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111105]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_7 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_10 
       (.I0(\sumresv_r[-1111111106]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111106]_i_11 
       (.I0(\sumresv_r[-1111111106]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111106]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111106]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111106]_i_4 
       (.I0(\sumresv_r_reg[-1111111106]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111106]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_6 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_10 
       (.I0(\sumresv_r[-1111111107]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111107]_i_11 
       (.I0(\sumresv_r[-1111111107]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111107]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111107]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111107]_i_4 
       (.I0(\sumresv_r_reg[-1111111107]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111107]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_5 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_10 
       (.I0(\sumresv_r[-1111111108]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111108]_i_11 
       (.I0(\sumresv_r[-1111111108]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111108]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111108]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111108]_i_4 
       (.I0(\sumresv_r_reg[-1111111108]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111108]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_4 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_10 
       (.I0(\sumresv_r[-1111111109]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111109]_i_11 
       (.I0(\sumresv_r[-1111111109]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111109]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111109]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111109]_i_4 
       (.I0(\sumresv_r_reg[-1111111109]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111109]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_3 ),
        .S(\rdptr_r_reg[9]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_10 
       (.I0(\sumresv_r[-1111111110]_i_22_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_23_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_10_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF7 \sumresv_r_reg[-1111111110]_i_11 
       (.I0(\sumresv_r[-1111111110]_i_24_n_0 ),
        .I1(\sumresv_r[-1111111110]_i_25_n_0 ),
        .O(\sumresv_r_reg[-1111111110]_i_11_n_0 ),
        .S(\rdptr_r_reg[8]_0 ));
  MUXF8 \sumresv_r_reg[-1111111110]_i_4 
       (.I0(\sumresv_r_reg[-1111111110]_i_10_n_0 ),
        .I1(\sumresv_r_reg[-1111111110]_i_11_n_0 ),
        .O(\rdptr_r_reg[9]_2 ),
        .S(\rdptr_r_reg[9]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_linepixel_counter_r[9]_i_2 
       (.I0(rst_n_i),
        .O(rst_i));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry
       (.CI(1'b0),
        .CO({wrptr_r1_carry_n_0,wrptr_r1_carry_n_1,wrptr_r1_carry_n_2,wrptr_r1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({wrptr_r1_carry__0_0,wrptr_r1_carry_i_4_n_0}),
        .O(NLW_wrptr_r1_carry_O_UNCONNECTED[3:0]),
        .S({wrptr_r1_carry__0_1[1],wrptr_r1_carry_i_6_n_0,wrptr_r1_carry__0_1[0],wrptr_r1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 wrptr_r1_carry__0
       (.CI(wrptr_r1_carry_n_0),
        .CO({NLW_wrptr_r1_carry__0_CO_UNCONNECTED[3:1],wrptr_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\wrptr_r_reg[0]_0 }),
        .O(NLW_wrptr_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,wrptr_r1_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry__0_i_2
       (.I0(Q[6]),
        .I1(wrptr_r1_carry__0_2),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_3),
        .O(wrptr_r1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h8CE0)) 
    wrptr_r1_carry_i_4
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    wrptr_r1_carry_i_6
       (.I0(Q[2]),
        .I1(wrptr_r1_carry_0),
        .I2(Q[3]),
        .I3(wrptr_r1_carry_1),
        .O(wrptr_r1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h4218)) 
    wrptr_r1_carry_i_8
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(rdptr_r1_carry_0[0]),
        .I3(rdptr_r1_carry_0[1]),
        .O(wrptr_r1_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \wrptr_r[0]_i_1 
       (.I0(\wrptr_r_reg_n_0_[0] ),
        .I1(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[1]_i_1 
       (.I0(\wrptr_r_reg_n_0_[1] ),
        .I1(\wrptr_r_reg_n_0_[0] ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[2]_i_1 
       (.I0(Q[0]),
        .I1(\wrptr_r_reg_n_0_[1] ),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(\wrptr_r_reg_n_0_[1] ),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\wrptr_r_reg_n_0_[1] ),
        .I3(\wrptr_r_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[5]_i_1 
       (.I0(Q[3]),
        .I1(\wrptr_r[5]_i_2_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \wrptr_r[5]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\wrptr_r_reg_n_0_[0] ),
        .I3(\wrptr_r_reg_n_0_[1] ),
        .I4(Q[1]),
        .O(\wrptr_r[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \wrptr_r[6]_i_1 
       (.I0(Q[4]),
        .I1(\wrptr_r[9]_i_3_n_0 ),
        .I2(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \wrptr_r[7]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\wrptr_r[9]_i_3_n_0 ),
        .I3(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \wrptr_r[8]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\wrptr_r[9]_i_3_n_0 ),
        .I3(Q[4]),
        .I4(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \wrptr_r[9]_i_1__2 
       (.I0(graydata_valid),
        .I1(nr_wrline_r[0]),
        .I2(nr_wrline_r[1]),
        .O(\wrptr_r[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \wrptr_r[9]_i_2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\wrptr_r[9]_i_3_n_0 ),
        .I4(Q[5]),
        .I5(wrptr_r1_carry__0_n_3),
        .O(\wrptr_r[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \wrptr_r[9]_i_3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\wrptr_r_reg_n_0_[1] ),
        .I3(\wrptr_r_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\wrptr_r[9]_i_3_n_0 ));
  FDCE \wrptr_r_reg[0] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[0]_i_1_n_0 ),
        .Q(\wrptr_r_reg_n_0_[0] ));
  FDCE \wrptr_r_reg[1] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[1]_i_1_n_0 ),
        .Q(\wrptr_r_reg_n_0_[1] ));
  FDCE \wrptr_r_reg[2] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[2]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE \wrptr_r_reg[3] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[3]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE \wrptr_r_reg[4] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[4]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE \wrptr_r_reg[5] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[5]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE \wrptr_r_reg[6] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[6]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE \wrptr_r_reg[7] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[7]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE \wrptr_r_reg[8] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[8]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE \wrptr_r_reg[9] 
       (.C(clk_i),
        .CE(\wrptr_r[9]_i_1__2_n_0 ),
        .CLR(rst_i),
        .D(\wrptr_r[9]_i_2_n_0 ),
        .Q(Q[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgbtogray
   (graydata_valid,
    Q,
    \graydata_o_reg[4]_rep_0 ,
    \graydata_o_reg[4]_rep__0_0 ,
    \graydata_o_reg[3]_rep_0 ,
    \graydata_o_reg[3]_rep__0_0 ,
    \graydata_o_reg[2]_rep_0 ,
    \graydata_o_reg[2]_rep__0_0 ,
    \graydata_o_reg[0]_rep_0 ,
    \graydata_o_reg[0]_rep__0_0 ,
    \graydata_o_reg[5]_rep_0 ,
    \graydata_o_reg[5]_rep__0_0 ,
    \graydata_o_reg[6]_rep_0 ,
    \graydata_o_reg[6]_rep__0_0 ,
    \graydata_o_reg[1]_rep_0 ,
    \graydata_o_reg[1]_rep__0_0 ,
    \graydata_o_reg[7]_rep_0 ,
    \graydata_o_reg[7]_rep__0_0 ,
    clk_i,
    s_data_i,
    s_data_valid_i,
    axis_prog_full);
  output graydata_valid;
  output [7:0]Q;
  output \graydata_o_reg[4]_rep_0 ;
  output \graydata_o_reg[4]_rep__0_0 ;
  output \graydata_o_reg[3]_rep_0 ;
  output \graydata_o_reg[3]_rep__0_0 ;
  output \graydata_o_reg[2]_rep_0 ;
  output \graydata_o_reg[2]_rep__0_0 ;
  output \graydata_o_reg[0]_rep_0 ;
  output \graydata_o_reg[0]_rep__0_0 ;
  output \graydata_o_reg[5]_rep_0 ;
  output \graydata_o_reg[5]_rep__0_0 ;
  output \graydata_o_reg[6]_rep_0 ;
  output \graydata_o_reg[6]_rep__0_0 ;
  output \graydata_o_reg[1]_rep_0 ;
  output \graydata_o_reg[1]_rep__0_0 ;
  output \graydata_o_reg[7]_rep_0 ;
  output \graydata_o_reg[7]_rep__0_0 ;
  input clk_i;
  input [16:0]s_data_i;
  input s_data_valid_i;
  input axis_prog_full;

  wire [7:0]Q;
  wire axis_prog_full;
  wire clk_i;
  wire [7:0]gray_nxt_r;
  wire \graydata_o[3]_i_10_n_0 ;
  wire \graydata_o[3]_i_2_n_0 ;
  wire \graydata_o[3]_i_3_n_0 ;
  wire \graydata_o[3]_i_4_n_0 ;
  wire \graydata_o[3]_i_5_n_0 ;
  wire \graydata_o[3]_i_6_n_0 ;
  wire \graydata_o[3]_i_7_n_0 ;
  wire \graydata_o[3]_i_8_n_0 ;
  wire \graydata_o[3]_i_9_n_0 ;
  wire \graydata_o[7]_i_11_n_0 ;
  wire \graydata_o[7]_i_12_n_0 ;
  wire \graydata_o[7]_i_13_n_0 ;
  wire \graydata_o[7]_i_14_n_0 ;
  wire \graydata_o[7]_i_15_n_0 ;
  wire \graydata_o[7]_i_16_n_0 ;
  wire \graydata_o[7]_i_17_n_0 ;
  wire \graydata_o[7]_i_18_n_0 ;
  wire \graydata_o[7]_i_19_n_0 ;
  wire \graydata_o[7]_i_20_n_0 ;
  wire \graydata_o[7]_i_21_n_0 ;
  wire \graydata_o[7]_i_22_n_0 ;
  wire \graydata_o[7]_i_23_n_0 ;
  wire \graydata_o[7]_i_2_n_0 ;
  wire \graydata_o[7]_i_3_n_0 ;
  wire \graydata_o[7]_i_4_n_0 ;
  wire \graydata_o[7]_i_5_n_0 ;
  wire \graydata_o[7]_i_6_n_0 ;
  wire \graydata_o[7]_i_7_n_0 ;
  wire \graydata_o[7]_i_8_n_0 ;
  wire \graydata_o_reg[0]_rep_0 ;
  wire \graydata_o_reg[0]_rep__0_0 ;
  wire \graydata_o_reg[1]_rep_0 ;
  wire \graydata_o_reg[1]_rep__0_0 ;
  wire \graydata_o_reg[2]_rep_0 ;
  wire \graydata_o_reg[2]_rep__0_0 ;
  wire \graydata_o_reg[3]_i_1_n_0 ;
  wire \graydata_o_reg[3]_i_1_n_1 ;
  wire \graydata_o_reg[3]_i_1_n_2 ;
  wire \graydata_o_reg[3]_i_1_n_3 ;
  wire \graydata_o_reg[3]_rep_0 ;
  wire \graydata_o_reg[3]_rep__0_0 ;
  wire \graydata_o_reg[4]_rep_0 ;
  wire \graydata_o_reg[4]_rep__0_0 ;
  wire \graydata_o_reg[5]_rep_0 ;
  wire \graydata_o_reg[5]_rep__0_0 ;
  wire \graydata_o_reg[6]_rep_0 ;
  wire \graydata_o_reg[6]_rep__0_0 ;
  wire \graydata_o_reg[7]_i_10_n_0 ;
  wire \graydata_o_reg[7]_i_10_n_1 ;
  wire \graydata_o_reg[7]_i_10_n_2 ;
  wire \graydata_o_reg[7]_i_10_n_3 ;
  wire \graydata_o_reg[7]_i_10_n_4 ;
  wire \graydata_o_reg[7]_i_10_n_5 ;
  wire \graydata_o_reg[7]_i_10_n_6 ;
  wire \graydata_o_reg[7]_i_10_n_7 ;
  wire \graydata_o_reg[7]_i_1_n_1 ;
  wire \graydata_o_reg[7]_i_1_n_2 ;
  wire \graydata_o_reg[7]_i_1_n_3 ;
  wire \graydata_o_reg[7]_i_9_n_0 ;
  wire \graydata_o_reg[7]_i_9_n_2 ;
  wire \graydata_o_reg[7]_i_9_n_3 ;
  wire \graydata_o_reg[7]_i_9_n_5 ;
  wire \graydata_o_reg[7]_i_9_n_6 ;
  wire \graydata_o_reg[7]_i_9_n_7 ;
  wire \graydata_o_reg[7]_rep_0 ;
  wire \graydata_o_reg[7]_rep__0_0 ;
  wire graydata_valid;
  wire graydata_valid_o_i_1_n_0;
  wire [16:0]s_data_i;
  wire s_data_valid_i;
  wire [3:3]\NLW_graydata_o_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:2]\NLW_graydata_o_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_graydata_o_reg[7]_i_9_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \graydata_o[3]_i_10 
       (.I0(s_data_i[6]),
        .I1(\graydata_o_reg[7]_i_10_n_4 ),
        .I2(s_data_i[3]),
        .O(\graydata_o[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \graydata_o[3]_i_2 
       (.I0(s_data_i[5]),
        .I1(\graydata_o[3]_i_9_n_0 ),
        .I2(s_data_i[1]),
        .I3(s_data_i[15]),
        .I4(\graydata_o_reg[7]_i_10_n_6 ),
        .O(\graydata_o[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \graydata_o[3]_i_3 
       (.I0(s_data_i[1]),
        .I1(s_data_i[15]),
        .I2(\graydata_o_reg[7]_i_10_n_6 ),
        .I3(s_data_i[5]),
        .I4(\graydata_o[3]_i_9_n_0 ),
        .O(\graydata_o[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \graydata_o[3]_i_4 
       (.I0(s_data_i[15]),
        .I1(\graydata_o_reg[7]_i_10_n_6 ),
        .I2(s_data_i[1]),
        .I3(s_data_i[4]),
        .O(\graydata_o[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \graydata_o[3]_i_5 
       (.I0(\graydata_o[3]_i_2_n_0 ),
        .I1(\graydata_o[3]_i_10_n_0 ),
        .I2(\graydata_o_reg[7]_i_10_n_5 ),
        .I3(s_data_i[16]),
        .I4(s_data_i[2]),
        .O(\graydata_o[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \graydata_o[3]_i_6 
       (.I0(\graydata_o[3]_i_9_n_0 ),
        .I1(s_data_i[5]),
        .I2(s_data_i[1]),
        .I3(\graydata_o_reg[7]_i_10_n_6 ),
        .I4(s_data_i[15]),
        .I5(s_data_i[4]),
        .O(\graydata_o[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \graydata_o[3]_i_7 
       (.I0(\graydata_o[3]_i_4_n_0 ),
        .I1(s_data_i[0]),
        .I2(s_data_i[14]),
        .I3(\graydata_o_reg[7]_i_10_n_7 ),
        .O(\graydata_o[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \graydata_o[3]_i_8 
       (.I0(s_data_i[14]),
        .I1(\graydata_o_reg[7]_i_10_n_7 ),
        .I2(s_data_i[0]),
        .I3(s_data_i[3]),
        .O(\graydata_o[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \graydata_o[3]_i_9 
       (.I0(s_data_i[2]),
        .I1(\graydata_o_reg[7]_i_10_n_5 ),
        .I2(s_data_i[16]),
        .O(\graydata_o[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \graydata_o[7]_i_11 
       (.I0(\graydata_o_reg[7]_i_10_n_4 ),
        .I1(s_data_i[3]),
        .I2(s_data_i[6]),
        .O(\graydata_o[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \graydata_o[7]_i_12 
       (.I0(s_data_i[15]),
        .I1(s_data_i[10]),
        .O(\graydata_o[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \graydata_o[7]_i_13 
       (.I0(s_data_i[14]),
        .I1(s_data_i[9]),
        .O(\graydata_o[7]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \graydata_o[7]_i_14 
       (.I0(s_data_i[16]),
        .O(\graydata_o[7]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \graydata_o[7]_i_15 
       (.I0(s_data_i[10]),
        .I1(s_data_i[15]),
        .I2(s_data_i[16]),
        .O(\graydata_o[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \graydata_o[7]_i_16 
       (.I0(s_data_i[9]),
        .I1(s_data_i[14]),
        .I2(s_data_i[10]),
        .I3(s_data_i[15]),
        .O(\graydata_o[7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \graydata_o[7]_i_17 
       (.I0(s_data_i[10]),
        .I1(s_data_i[8]),
        .I2(s_data_i[13]),
        .O(\graydata_o[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \graydata_o[7]_i_18 
       (.I0(s_data_i[8]),
        .I1(s_data_i[10]),
        .I2(s_data_i[13]),
        .O(\graydata_o[7]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \graydata_o[7]_i_19 
       (.I0(s_data_i[7]),
        .I1(s_data_i[8]),
        .O(\graydata_o[7]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \graydata_o[7]_i_2 
       (.I0(\graydata_o_reg[7]_i_9_n_6 ),
        .I1(s_data_i[5]),
        .O(\graydata_o[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \graydata_o[7]_i_20 
       (.I0(s_data_i[13]),
        .I1(s_data_i[8]),
        .I2(s_data_i[10]),
        .I3(s_data_i[9]),
        .I4(s_data_i[14]),
        .O(\graydata_o[7]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \graydata_o[7]_i_21 
       (.I0(s_data_i[8]),
        .I1(s_data_i[10]),
        .I2(s_data_i[13]),
        .I3(s_data_i[9]),
        .I4(s_data_i[12]),
        .O(\graydata_o[7]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \graydata_o[7]_i_22 
       (.I0(s_data_i[8]),
        .I1(s_data_i[7]),
        .I2(s_data_i[9]),
        .I3(s_data_i[12]),
        .O(\graydata_o[7]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \graydata_o[7]_i_23 
       (.I0(s_data_i[8]),
        .I1(s_data_i[7]),
        .I2(s_data_i[11]),
        .O(\graydata_o[7]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \graydata_o[7]_i_3 
       (.I0(\graydata_o_reg[7]_i_9_n_7 ),
        .I1(s_data_i[4]),
        .I2(s_data_i[6]),
        .I3(s_data_i[3]),
        .I4(\graydata_o_reg[7]_i_10_n_4 ),
        .O(\graydata_o[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9696960096000000)) 
    \graydata_o[7]_i_4 
       (.I0(s_data_i[3]),
        .I1(\graydata_o_reg[7]_i_10_n_4 ),
        .I2(s_data_i[6]),
        .I3(s_data_i[2]),
        .I4(s_data_i[16]),
        .I5(\graydata_o_reg[7]_i_10_n_5 ),
        .O(\graydata_o[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \graydata_o[7]_i_5 
       (.I0(s_data_i[6]),
        .I1(\graydata_o_reg[7]_i_9_n_5 ),
        .I2(\graydata_o_reg[7]_i_9_n_0 ),
        .O(\graydata_o[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \graydata_o[7]_i_6 
       (.I0(s_data_i[5]),
        .I1(\graydata_o_reg[7]_i_9_n_6 ),
        .I2(\graydata_o_reg[7]_i_9_n_5 ),
        .I3(s_data_i[6]),
        .O(\graydata_o[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \graydata_o[7]_i_7 
       (.I0(\graydata_o[7]_i_11_n_0 ),
        .I1(s_data_i[4]),
        .I2(\graydata_o_reg[7]_i_9_n_7 ),
        .I3(\graydata_o_reg[7]_i_9_n_6 ),
        .I4(s_data_i[5]),
        .O(\graydata_o[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \graydata_o[7]_i_8 
       (.I0(\graydata_o[7]_i_4_n_0 ),
        .I1(s_data_i[4]),
        .I2(\graydata_o_reg[7]_i_9_n_7 ),
        .I3(\graydata_o_reg[7]_i_10_n_4 ),
        .I4(s_data_i[3]),
        .I5(s_data_i[6]),
        .O(\graydata_o[7]_i_8_n_0 ));
  (* ORIG_CELL_NAME = "graydata_o_reg[0]" *) 
  FDRE \graydata_o_reg[0] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[0]),
        .Q(Q[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[0]" *) 
  FDRE \graydata_o_reg[0]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[0]),
        .Q(\graydata_o_reg[0]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[0]" *) 
  FDRE \graydata_o_reg[0]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[0]),
        .Q(\graydata_o_reg[0]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[1]" *) 
  FDRE \graydata_o_reg[1] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[1]),
        .Q(Q[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[1]" *) 
  FDRE \graydata_o_reg[1]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[1]),
        .Q(\graydata_o_reg[1]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[1]" *) 
  FDRE \graydata_o_reg[1]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[1]),
        .Q(\graydata_o_reg[1]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[2]" *) 
  FDRE \graydata_o_reg[2] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[2]),
        .Q(Q[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[2]" *) 
  FDRE \graydata_o_reg[2]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[2]),
        .Q(\graydata_o_reg[2]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[2]" *) 
  FDRE \graydata_o_reg[2]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[2]),
        .Q(\graydata_o_reg[2]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[3]" *) 
  FDRE \graydata_o_reg[3] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[3]),
        .Q(Q[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \graydata_o_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\graydata_o_reg[3]_i_1_n_0 ,\graydata_o_reg[3]_i_1_n_1 ,\graydata_o_reg[3]_i_1_n_2 ,\graydata_o_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\graydata_o[3]_i_2_n_0 ,\graydata_o[3]_i_3_n_0 ,\graydata_o[3]_i_4_n_0 ,s_data_i[3]}),
        .O(gray_nxt_r[3:0]),
        .S({\graydata_o[3]_i_5_n_0 ,\graydata_o[3]_i_6_n_0 ,\graydata_o[3]_i_7_n_0 ,\graydata_o[3]_i_8_n_0 }));
  (* ORIG_CELL_NAME = "graydata_o_reg[3]" *) 
  FDRE \graydata_o_reg[3]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[3]),
        .Q(\graydata_o_reg[3]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[3]" *) 
  FDRE \graydata_o_reg[3]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[3]),
        .Q(\graydata_o_reg[3]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[4]" *) 
  FDRE \graydata_o_reg[4] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[4]),
        .Q(Q[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[4]" *) 
  FDRE \graydata_o_reg[4]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[4]),
        .Q(\graydata_o_reg[4]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[4]" *) 
  FDRE \graydata_o_reg[4]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[4]),
        .Q(\graydata_o_reg[4]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[5]" *) 
  FDRE \graydata_o_reg[5] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[5]),
        .Q(Q[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[5]" *) 
  FDRE \graydata_o_reg[5]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[5]),
        .Q(\graydata_o_reg[5]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[5]" *) 
  FDRE \graydata_o_reg[5]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[5]),
        .Q(\graydata_o_reg[5]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[6]" *) 
  FDRE \graydata_o_reg[6] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[6]),
        .Q(Q[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[6]" *) 
  FDRE \graydata_o_reg[6]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[6]),
        .Q(\graydata_o_reg[6]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[6]" *) 
  FDRE \graydata_o_reg[6]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[6]),
        .Q(\graydata_o_reg[6]_rep__0_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[7]" *) 
  FDRE \graydata_o_reg[7] 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \graydata_o_reg[7]_i_1 
       (.CI(\graydata_o_reg[3]_i_1_n_0 ),
        .CO({\NLW_graydata_o_reg[7]_i_1_CO_UNCONNECTED [3],\graydata_o_reg[7]_i_1_n_1 ,\graydata_o_reg[7]_i_1_n_2 ,\graydata_o_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\graydata_o[7]_i_2_n_0 ,\graydata_o[7]_i_3_n_0 ,\graydata_o[7]_i_4_n_0 }),
        .O(gray_nxt_r[7:4]),
        .S({\graydata_o[7]_i_5_n_0 ,\graydata_o[7]_i_6_n_0 ,\graydata_o[7]_i_7_n_0 ,\graydata_o[7]_i_8_n_0 }));
  CARRY4 \graydata_o_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\graydata_o_reg[7]_i_10_n_0 ,\graydata_o_reg[7]_i_10_n_1 ,\graydata_o_reg[7]_i_10_n_2 ,\graydata_o_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\graydata_o[7]_i_17_n_0 ,\graydata_o[7]_i_18_n_0 ,\graydata_o[7]_i_19_n_0 ,s_data_i[11]}),
        .O({\graydata_o_reg[7]_i_10_n_4 ,\graydata_o_reg[7]_i_10_n_5 ,\graydata_o_reg[7]_i_10_n_6 ,\graydata_o_reg[7]_i_10_n_7 }),
        .S({\graydata_o[7]_i_20_n_0 ,\graydata_o[7]_i_21_n_0 ,\graydata_o[7]_i_22_n_0 ,\graydata_o[7]_i_23_n_0 }));
  CARRY4 \graydata_o_reg[7]_i_9 
       (.CI(\graydata_o_reg[7]_i_10_n_0 ),
        .CO({\graydata_o_reg[7]_i_9_n_0 ,\NLW_graydata_o_reg[7]_i_9_CO_UNCONNECTED [2],\graydata_o_reg[7]_i_9_n_2 ,\graydata_o_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,s_data_i[16],\graydata_o[7]_i_12_n_0 ,\graydata_o[7]_i_13_n_0 }),
        .O({\NLW_graydata_o_reg[7]_i_9_O_UNCONNECTED [3],\graydata_o_reg[7]_i_9_n_5 ,\graydata_o_reg[7]_i_9_n_6 ,\graydata_o_reg[7]_i_9_n_7 }),
        .S({1'b1,\graydata_o[7]_i_14_n_0 ,\graydata_o[7]_i_15_n_0 ,\graydata_o[7]_i_16_n_0 }));
  (* ORIG_CELL_NAME = "graydata_o_reg[7]" *) 
  FDRE \graydata_o_reg[7]_rep 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[7]),
        .Q(\graydata_o_reg[7]_rep_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "graydata_o_reg[7]" *) 
  FDRE \graydata_o_reg[7]_rep__0 
       (.C(clk_i),
        .CE(1'b1),
        .D(gray_nxt_r[7]),
        .Q(\graydata_o_reg[7]_rep__0_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    graydata_valid_o_i_1
       (.I0(s_data_valid_i),
        .I1(axis_prog_full),
        .O(graydata_valid_o_i_1_n_0));
  FDRE graydata_valid_o_reg
       (.C(clk_i),
        .CE(1'b1),
        .D(graydata_valid_o_i_1_n_0),
        .Q(graydata_valid),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_top
   (m_data_valid_o,
    m_data_o,
    DI,
    \stor_pixel_count_r_reg[7] ,
    \stor_pixel_count_r_reg[10] ,
    \stor_pixel_count_r_reg[11] ,
    \rdptr_r_reg[5] ,
    \rdptr_r_reg[5]_0 ,
    \rdptr_r_reg[5]_1 ,
    \rdptr_r_reg[5]_2 ,
    rdptr_r,
    rdptr_r_0,
    rdptr_r_1,
    rdptr_r_2,
    \rd_counter_r_reg[9] ,
    \wr_linepixel_counter_r_reg[9] ,
    \wrptr_r_reg[9] ,
    \wrptr_r_reg[9]_0 ,
    \wrptr_r_reg[9]_1 ,
    \wrptr_r_reg[9]_2 ,
    intr_o,
    s_data_ready_o,
    clk_i,
    rst_n_i,
    m_data_ready_i,
    Q,
    S,
    plusOp_carry__0,
    plusOp_carry__1,
    rd_counter_r1_carry__0,
    rd_counter_r1_carry__0_0,
    \rd_counter_r_reg[0] ,
    wr_linepixel_counter_r1_carry__0,
    wr_linepixel_counter_r1_carry__0_0,
    \wr_linepixel_counter_r_reg[0] ,
    rdptr_r1_carry__0,
    rdptr_r1_carry__0_0,
    \rdptr_r_reg[0]_rep ,
    rdptr_r1_carry__0_1,
    rdptr_r1_carry__0_2,
    \rdptr_r_reg[0]_rep_0 ,
    rdptr_r1_carry__0_3,
    rdptr_r1_carry__0_4,
    \rdptr_r_reg[0]_rep_1 ,
    rdptr_r1_carry__0_5,
    rdptr_r1_carry__0_6,
    \rdptr_r_reg[0]_rep_2 ,
    wrptr_r1_carry__0,
    wrptr_r1_carry__0_0,
    \wrptr_r_reg[0] ,
    wrptr_r1_carry__0_1,
    wrptr_r1_carry__0_2,
    \wrptr_r_reg[0]_0 ,
    wrptr_r1_carry__0_3,
    wrptr_r1_carry__0_4,
    \wrptr_r_reg[0]_1 ,
    wrptr_r1_carry__0_5,
    wrptr_r1_carry__0_6,
    \wrptr_r_reg[0]_2 ,
    s_data_i,
    s_data_valid_i,
    rd_counter_r1_carry,
    rd_counter_r1_carry_0,
    rd_counter_r1_carry__0_1,
    rd_counter_r1_carry__0_2,
    wr_linepixel_counter_r1_carry,
    wr_linepixel_counter_r1_carry_0,
    wr_linepixel_counter_r1_carry__0_1,
    wr_linepixel_counter_r1_carry__0_2);
  output m_data_valid_o;
  output [7:0]m_data_o;
  output [3:0]DI;
  output [3:0]\stor_pixel_count_r_reg[7] ;
  output [2:0]\stor_pixel_count_r_reg[10] ;
  output \stor_pixel_count_r_reg[11] ;
  output [3:0]\rdptr_r_reg[5] ;
  output [3:0]\rdptr_r_reg[5]_0 ;
  output [3:0]\rdptr_r_reg[5]_1 ;
  output [3:0]\rdptr_r_reg[5]_2 ;
  output [3:0]rdptr_r;
  output [3:0]rdptr_r_0;
  output [3:0]rdptr_r_1;
  output [3:0]rdptr_r_2;
  output [9:0]\rd_counter_r_reg[9] ;
  output [9:0]\wr_linepixel_counter_r_reg[9] ;
  output [7:0]\wrptr_r_reg[9] ;
  output [7:0]\wrptr_r_reg[9]_0 ;
  output [7:0]\wrptr_r_reg[9]_1 ;
  output [7:0]\wrptr_r_reg[9]_2 ;
  output intr_o;
  output s_data_ready_o;
  input clk_i;
  input rst_n_i;
  input m_data_ready_i;
  input [8:0]Q;
  input [2:0]S;
  input [3:0]plusOp_carry__0;
  input [3:0]plusOp_carry__1;
  input [2:0]rd_counter_r1_carry__0;
  input [1:0]rd_counter_r1_carry__0_0;
  input [0:0]\rd_counter_r_reg[0] ;
  input [2:0]wr_linepixel_counter_r1_carry__0;
  input [1:0]wr_linepixel_counter_r1_carry__0_0;
  input [0:0]\wr_linepixel_counter_r_reg[0] ;
  input [2:0]rdptr_r1_carry__0;
  input [1:0]rdptr_r1_carry__0_0;
  input [0:0]\rdptr_r_reg[0]_rep ;
  input [2:0]rdptr_r1_carry__0_1;
  input [1:0]rdptr_r1_carry__0_2;
  input [0:0]\rdptr_r_reg[0]_rep_0 ;
  input [2:0]rdptr_r1_carry__0_3;
  input [1:0]rdptr_r1_carry__0_4;
  input [0:0]\rdptr_r_reg[0]_rep_1 ;
  input [2:0]rdptr_r1_carry__0_5;
  input [1:0]rdptr_r1_carry__0_6;
  input [0:0]\rdptr_r_reg[0]_rep_2 ;
  input [2:0]wrptr_r1_carry__0;
  input [1:0]wrptr_r1_carry__0_0;
  input [0:0]\wrptr_r_reg[0] ;
  input [2:0]wrptr_r1_carry__0_1;
  input [1:0]wrptr_r1_carry__0_2;
  input [0:0]\wrptr_r_reg[0]_0 ;
  input [2:0]wrptr_r1_carry__0_3;
  input [1:0]wrptr_r1_carry__0_4;
  input [0:0]\wrptr_r_reg[0]_1 ;
  input [2:0]wrptr_r1_carry__0_5;
  input [1:0]wrptr_r1_carry__0_6;
  input [0:0]\wrptr_r_reg[0]_2 ;
  input [16:0]s_data_i;
  input s_data_valid_i;
  input rd_counter_r1_carry;
  input rd_counter_r1_carry_0;
  input rd_counter_r1_carry__0_1;
  input rd_counter_r1_carry__0_2;
  input wr_linepixel_counter_r1_carry;
  input wr_linepixel_counter_r1_carry_0;
  input wr_linepixel_counter_r1_carry__0_1;
  input wr_linepixel_counter_r1_carry__0_2;

  wire [3:0]DI;
  wire [8:0]Q;
  wire [2:0]S;
  wire axis_prog_full;
  wire clk_i;
  wire [64:0]data_o;
  wire [7:0]graydata_o;
  wire graydata_valid;
  wire intr_o;
  wire kontrolle_inst_n_100;
  wire kontrolle_inst_n_101;
  wire kontrolle_inst_n_102;
  wire kontrolle_inst_n_103;
  wire kontrolle_inst_n_104;
  wire kontrolle_inst_n_105;
  wire kontrolle_inst_n_106;
  wire kontrolle_inst_n_107;
  wire kontrolle_inst_n_108;
  wire kontrolle_inst_n_109;
  wire kontrolle_inst_n_110;
  wire kontrolle_inst_n_111;
  wire kontrolle_inst_n_112;
  wire kontrolle_inst_n_113;
  wire kontrolle_inst_n_114;
  wire kontrolle_inst_n_115;
  wire kontrolle_inst_n_116;
  wire kontrolle_inst_n_117;
  wire kontrolle_inst_n_118;
  wire kontrolle_inst_n_119;
  wire kontrolle_inst_n_120;
  wire kontrolle_inst_n_121;
  wire kontrolle_inst_n_122;
  wire kontrolle_inst_n_123;
  wire kontrolle_inst_n_124;
  wire kontrolle_inst_n_125;
  wire kontrolle_inst_n_126;
  wire kontrolle_inst_n_127;
  wire kontrolle_inst_n_45;
  wire kontrolle_inst_n_46;
  wire kontrolle_inst_n_47;
  wire kontrolle_inst_n_48;
  wire kontrolle_inst_n_49;
  wire kontrolle_inst_n_50;
  wire kontrolle_inst_n_51;
  wire kontrolle_inst_n_95;
  wire kontrolle_inst_n_96;
  wire kontrolle_inst_n_97;
  wire kontrolle_inst_n_98;
  wire kontrolle_inst_n_99;
  wire [7:0]m_data_o;
  wire m_data_ready_i;
  wire m_data_valid_o;
  wire [3:0]plusOp_carry__0;
  wire [3:0]plusOp_carry__1;
  wire rd_counter_r1_carry;
  wire rd_counter_r1_carry_0;
  wire [2:0]rd_counter_r1_carry__0;
  wire [1:0]rd_counter_r1_carry__0_0;
  wire rd_counter_r1_carry__0_1;
  wire rd_counter_r1_carry__0_2;
  wire [0:0]\rd_counter_r_reg[0] ;
  wire [9:0]\rd_counter_r_reg[9] ;
  wire [3:0]rdptr_r;
  wire [2:0]rdptr_r1_carry__0;
  wire [1:0]rdptr_r1_carry__0_0;
  wire [2:0]rdptr_r1_carry__0_1;
  wire [1:0]rdptr_r1_carry__0_2;
  wire [2:0]rdptr_r1_carry__0_3;
  wire [1:0]rdptr_r1_carry__0_4;
  wire [2:0]rdptr_r1_carry__0_5;
  wire [1:0]rdptr_r1_carry__0_6;
  wire [3:0]rdptr_r_0;
  wire [3:0]rdptr_r_1;
  wire [3:0]rdptr_r_2;
  wire [0:0]\rdptr_r_reg[0]_rep ;
  wire [0:0]\rdptr_r_reg[0]_rep_0 ;
  wire [0:0]\rdptr_r_reg[0]_rep_1 ;
  wire [0:0]\rdptr_r_reg[0]_rep_2 ;
  wire [3:0]\rdptr_r_reg[5] ;
  wire [3:0]\rdptr_r_reg[5]_0 ;
  wire [3:0]\rdptr_r_reg[5]_1 ;
  wire [3:0]\rdptr_r_reg[5]_2 ;
  wire rgbtogray_inst_n_10;
  wire rgbtogray_inst_n_11;
  wire rgbtogray_inst_n_12;
  wire rgbtogray_inst_n_13;
  wire rgbtogray_inst_n_14;
  wire rgbtogray_inst_n_15;
  wire rgbtogray_inst_n_16;
  wire rgbtogray_inst_n_17;
  wire rgbtogray_inst_n_18;
  wire rgbtogray_inst_n_19;
  wire rgbtogray_inst_n_20;
  wire rgbtogray_inst_n_21;
  wire rgbtogray_inst_n_22;
  wire rgbtogray_inst_n_23;
  wire rgbtogray_inst_n_24;
  wire rgbtogray_inst_n_9;
  wire rst_n_i;
  wire [16:0]s_data_i;
  wire s_data_ready_o;
  wire s_data_valid_i;
  wire sobel_input_valid;
  wire [0:0]sobel_res_data;
  wire sobel_res_valid;
  wire [2:0]\stor_pixel_count_r_reg[10] ;
  wire \stor_pixel_count_r_reg[11] ;
  wire [3:0]\stor_pixel_count_r_reg[7] ;
  wire wr_linepixel_counter_r1_carry;
  wire wr_linepixel_counter_r1_carry_0;
  wire [2:0]wr_linepixel_counter_r1_carry__0;
  wire [1:0]wr_linepixel_counter_r1_carry__0_0;
  wire wr_linepixel_counter_r1_carry__0_1;
  wire wr_linepixel_counter_r1_carry__0_2;
  wire [0:0]\wr_linepixel_counter_r_reg[0] ;
  wire [9:0]\wr_linepixel_counter_r_reg[9] ;
  wire [2:0]wrptr_r1_carry__0;
  wire [1:0]wrptr_r1_carry__0_0;
  wire [2:0]wrptr_r1_carry__0_1;
  wire [1:0]wrptr_r1_carry__0_2;
  wire [2:0]wrptr_r1_carry__0_3;
  wire [1:0]wrptr_r1_carry__0_4;
  wire [2:0]wrptr_r1_carry__0_5;
  wire [1:0]wrptr_r1_carry__0_6;
  wire [0:0]\wrptr_r_reg[0] ;
  wire [0:0]\wrptr_r_reg[0]_0 ;
  wire [0:0]\wrptr_r_reg[0]_1 ;
  wire [0:0]\wrptr_r_reg[0]_2 ;
  wire [7:0]\wrptr_r_reg[9] ;
  wire [7:0]\wrptr_r_reg[9]_0 ;
  wire [7:0]\wrptr_r_reg[9]_1 ;
  wire [7:0]\wrptr_r_reg[9]_2 ;
  wire NLW_ins_outputbuffer_rd_rst_busy_UNCONNECTED;
  wire NLW_ins_outputbuffer_s_axis_tready_UNCONNECTED;
  wire NLW_ins_outputbuffer_wr_rst_busy_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_faltung faltung_inst
       (.D({kontrolle_inst_n_104,kontrolle_inst_n_105,kontrolle_inst_n_106,kontrolle_inst_n_107,kontrolle_inst_n_108,kontrolle_inst_n_109,kontrolle_inst_n_110}),
        .clk_i(clk_i),
        .data_o({data_o[64],data_o[56:48],data_o[40],data_o[31:0]}),
        .\multiresh_r_reg[5][9]_0 ({kontrolle_inst_n_96,kontrolle_inst_n_97,kontrolle_inst_n_98,kontrolle_inst_n_99,kontrolle_inst_n_100,kontrolle_inst_n_101,kontrolle_inst_n_102,kontrolle_inst_n_103}),
        .\multiresv_r_reg[7][9]_0 ({kontrolle_inst_n_112,kontrolle_inst_n_113,kontrolle_inst_n_114,kontrolle_inst_n_115,kontrolle_inst_n_116,kontrolle_inst_n_117,kontrolle_inst_n_118,kontrolle_inst_n_119}),
        .s_axis_tvalid(sobel_res_valid),
        .sobel_data_o0(sobel_res_data),
        .sobel_input_valid(sobel_input_valid),
        .\sumresh_r_nxt[-1111111103]_0 (kontrolle_inst_n_111),
        .\sumresh_r_nxt[-1111111103]__1_0 (kontrolle_inst_n_95),
        .\sumresh_r_nxt[-1111111104]__2_0 ({kontrolle_inst_n_45,kontrolle_inst_n_46,kontrolle_inst_n_47,kontrolle_inst_n_48,kontrolle_inst_n_49,kontrolle_inst_n_50,kontrolle_inst_n_51}),
        .\sumresv_r_nxt[-1111111103]_0 ({kontrolle_inst_n_120,kontrolle_inst_n_121,kontrolle_inst_n_122,kontrolle_inst_n_123,kontrolle_inst_n_124,kontrolle_inst_n_125,kontrolle_inst_n_126,kontrolle_inst_n_127}));
  (* CHECK_LICENSE_TYPE = "fifo_generator_0,fifo_generator_v13_2_7,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_2_7,Vivado 2022.1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0 ins_outputbuffer
       (.axis_prog_full(axis_prog_full),
        .m_axis_tdata(m_data_o),
        .m_axis_tready(m_data_ready_i),
        .m_axis_tvalid(m_data_valid_o),
        .rd_rst_busy(NLW_ins_outputbuffer_rd_rst_busy_UNCONNECTED),
        .s_aclk(clk_i),
        .s_aresetn(rst_n_i),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,sobel_res_data,1'b0,1'b0,1'b0}),
        .s_axis_tready(NLW_ins_outputbuffer_s_axis_tready_UNCONNECTED),
        .s_axis_tvalid(sobel_res_valid),
        .wr_rst_busy(NLW_ins_outputbuffer_wr_rst_busy_UNCONNECTED));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kontrolle kontrolle_inst
       (.ADDRA(\rdptr_r_reg[5] ),
        .D({kontrolle_inst_n_104,kontrolle_inst_n_105,kontrolle_inst_n_106,kontrolle_inst_n_107,kontrolle_inst_n_108,kontrolle_inst_n_109,kontrolle_inst_n_110}),
        .Q(Q),
        .S(S),
        .clk_i(clk_i),
        .data_o({data_o[64],data_o[56:48],data_o[40],data_o[31:0]}),
        .graydata_valid(graydata_valid),
        .intr_o(intr_o),
        .\multiresv_r[1][3]_i_26 (rgbtogray_inst_n_15),
        .\multiresv_r[1][3]_i_26_0 (rgbtogray_inst_n_21),
        .\multiresv_r[1][3]_i_26_1 (rgbtogray_inst_n_13),
        .\multiresv_r[1][6]_i_26 (rgbtogray_inst_n_11),
        .\multiresv_r[1][6]_i_26_0 (rgbtogray_inst_n_9),
        .\multiresv_r[1][6]_i_26_1 (rgbtogray_inst_n_17),
        .\multiresv_r[1][8]_i_10 (rgbtogray_inst_n_19),
        .\multiresv_r[1][8]_i_10_0 (rgbtogray_inst_n_23),
        .\nr_rdline_r_reg[1]_0 ({kontrolle_inst_n_45,kontrolle_inst_n_46,kontrolle_inst_n_47,kontrolle_inst_n_48,kontrolle_inst_n_49,kontrolle_inst_n_50,kontrolle_inst_n_51}),
        .\nr_rdline_r_reg[1]_1 (kontrolle_inst_n_95),
        .\nr_rdline_r_reg[1]_2 ({kontrolle_inst_n_96,kontrolle_inst_n_97,kontrolle_inst_n_98,kontrolle_inst_n_99,kontrolle_inst_n_100,kontrolle_inst_n_101,kontrolle_inst_n_102,kontrolle_inst_n_103}),
        .\nr_rdline_r_reg[1]_3 (kontrolle_inst_n_111),
        .\nr_rdline_r_reg[1]_4 ({kontrolle_inst_n_112,kontrolle_inst_n_113,kontrolle_inst_n_114,kontrolle_inst_n_115,kontrolle_inst_n_116,kontrolle_inst_n_117,kontrolle_inst_n_118,kontrolle_inst_n_119}),
        .\nr_rdline_r_reg[1]_5 ({kontrolle_inst_n_120,kontrolle_inst_n_121,kontrolle_inst_n_122,kontrolle_inst_n_123,kontrolle_inst_n_124,kontrolle_inst_n_125,kontrolle_inst_n_126,kontrolle_inst_n_127}),
        .plusOp_carry__0_0(plusOp_carry__0),
        .plusOp_carry__1_0(plusOp_carry__1),
        .rd_counter_r1_carry_0(rd_counter_r1_carry),
        .rd_counter_r1_carry_1(rd_counter_r1_carry_0),
        .rd_counter_r1_carry__0_0(rd_counter_r1_carry__0),
        .rd_counter_r1_carry__0_1(rd_counter_r1_carry__0_0),
        .rd_counter_r1_carry__0_2(rd_counter_r1_carry__0_1),
        .rd_counter_r1_carry__0_3(rd_counter_r1_carry__0_2),
        .\rd_counter_r_reg[0]_0 (\rd_counter_r_reg[0] ),
        .\rd_counter_r_reg[9]_0 (\rd_counter_r_reg[9] ),
        .rdptr_r1_carry__0(rdptr_r1_carry__0),
        .rdptr_r1_carry__0_0(rdptr_r1_carry__0_0),
        .rdptr_r1_carry__0_1(rdptr_r1_carry__0_1),
        .rdptr_r1_carry__0_2(rdptr_r1_carry__0_2),
        .rdptr_r1_carry__0_3(rdptr_r1_carry__0_3),
        .rdptr_r1_carry__0_4(rdptr_r1_carry__0_4),
        .rdptr_r1_carry__0_5(rdptr_r1_carry__0_5),
        .rdptr_r1_carry__0_6(rdptr_r1_carry__0_6),
        .\rdptr_r_reg[0]_rep (\rdptr_r_reg[0]_rep ),
        .\rdptr_r_reg[0]_rep_0 (\rdptr_r_reg[0]_rep_0 ),
        .\rdptr_r_reg[0]_rep_1 (\rdptr_r_reg[0]_rep_1 ),
        .\rdptr_r_reg[0]_rep_2 (\rdptr_r_reg[0]_rep_2 ),
        .\rdptr_r_reg[5] (\rdptr_r_reg[5]_0 ),
        .\rdptr_r_reg[5]_0 (\rdptr_r_reg[5]_1 ),
        .\rdptr_r_reg[5]_1 (\rdptr_r_reg[5]_2 ),
        .\rdptr_r_reg[6] (rdptr_r[0]),
        .\rdptr_r_reg[6]_0 (rdptr_r_0[0]),
        .\rdptr_r_reg[6]_1 (rdptr_r_1[0]),
        .\rdptr_r_reg[6]_2 (rdptr_r_2[0]),
        .\rdptr_r_reg[7] (rdptr_r[1]),
        .\rdptr_r_reg[7]_0 (rdptr_r_0[1]),
        .\rdptr_r_reg[7]_1 (rdptr_r_1[1]),
        .\rdptr_r_reg[7]_2 (rdptr_r_2[1]),
        .\rdptr_r_reg[8] (rdptr_r[2]),
        .\rdptr_r_reg[8]_0 (rdptr_r_0[2]),
        .\rdptr_r_reg[8]_1 (rdptr_r_1[2]),
        .\rdptr_r_reg[8]_2 (rdptr_r_2[2]),
        .\rdptr_r_reg[9] (rdptr_r[3]),
        .\rdptr_r_reg[9]_0 (rdptr_r_0[3]),
        .\rdptr_r_reg[9]_1 (rdptr_r_1[3]),
        .\rdptr_r_reg[9]_2 (rdptr_r_2[3]),
        .rst_n_i(rst_n_i),
        .sobel_input_valid(sobel_input_valid),
        .\stor_pixel_count_r_reg[0]_0 (DI[0]),
        .\stor_pixel_count_r_reg[10]_0 (\stor_pixel_count_r_reg[10] [2]),
        .\stor_pixel_count_r_reg[11]_0 (\stor_pixel_count_r_reg[11] ),
        .\stor_pixel_count_r_reg[1]_0 (DI[1]),
        .\stor_pixel_count_r_reg[2]_0 (DI[2]),
        .\stor_pixel_count_r_reg[3]_0 (DI[3]),
        .\stor_pixel_count_r_reg[4]_0 (\stor_pixel_count_r_reg[7] [0]),
        .\stor_pixel_count_r_reg[5]_0 (\stor_pixel_count_r_reg[7] [1]),
        .\stor_pixel_count_r_reg[6]_0 (\stor_pixel_count_r_reg[7] [2]),
        .\stor_pixel_count_r_reg[7]_0 (\stor_pixel_count_r_reg[7] [3]),
        .\stor_pixel_count_r_reg[8]_0 (\stor_pixel_count_r_reg[10] [0]),
        .\stor_pixel_count_r_reg[9]_0 (\stor_pixel_count_r_reg[10] [1]),
        .\sumresh_r_nxt[-1111111104]__1_i_24 (rgbtogray_inst_n_20),
        .\sumresh_r_nxt[-1111111104]__1_i_24_0 (rgbtogray_inst_n_24),
        .\sumresh_r_nxt[-1111111106]__1_i_42 (rgbtogray_inst_n_12),
        .\sumresh_r_nxt[-1111111106]__1_i_42_0 (rgbtogray_inst_n_10),
        .\sumresh_r_nxt[-1111111106]__1_i_42_1 (rgbtogray_inst_n_18),
        .\sumresh_r_nxt[-1111111109]__1_i_42 (rgbtogray_inst_n_16),
        .\sumresh_r_nxt[-1111111109]__1_i_42_0 (rgbtogray_inst_n_22),
        .\sumresh_r_nxt[-1111111109]__1_i_42_1 (rgbtogray_inst_n_14),
        .\sumresv_r[-1111111104]_i_21 (graydata_o),
        .wr_linepixel_counter_r1_carry_0(wr_linepixel_counter_r1_carry),
        .wr_linepixel_counter_r1_carry_1(wr_linepixel_counter_r1_carry_0),
        .wr_linepixel_counter_r1_carry__0_0(wr_linepixel_counter_r1_carry__0),
        .wr_linepixel_counter_r1_carry__0_1(wr_linepixel_counter_r1_carry__0_0),
        .wr_linepixel_counter_r1_carry__0_2(wr_linepixel_counter_r1_carry__0_1),
        .wr_linepixel_counter_r1_carry__0_3(wr_linepixel_counter_r1_carry__0_2),
        .\wr_linepixel_counter_r_reg[0]_0 (\wr_linepixel_counter_r_reg[0] ),
        .\wr_linepixel_counter_r_reg[9]_0 (\wr_linepixel_counter_r_reg[9] ),
        .wrptr_r1_carry__0(wrptr_r1_carry__0),
        .wrptr_r1_carry__0_0(wrptr_r1_carry__0_0),
        .wrptr_r1_carry__0_1(wrptr_r1_carry__0_1),
        .wrptr_r1_carry__0_2(wrptr_r1_carry__0_2),
        .wrptr_r1_carry__0_3(wrptr_r1_carry__0_3),
        .wrptr_r1_carry__0_4(wrptr_r1_carry__0_4),
        .wrptr_r1_carry__0_5(wrptr_r1_carry__0_5),
        .wrptr_r1_carry__0_6(wrptr_r1_carry__0_6),
        .\wrptr_r_reg[0] (\wrptr_r_reg[0] ),
        .\wrptr_r_reg[0]_0 (\wrptr_r_reg[0]_0 ),
        .\wrptr_r_reg[0]_1 (\wrptr_r_reg[0]_1 ),
        .\wrptr_r_reg[0]_2 (\wrptr_r_reg[0]_2 ),
        .\wrptr_r_reg[9] (\wrptr_r_reg[9] ),
        .\wrptr_r_reg[9]_0 (\wrptr_r_reg[9]_0 ),
        .\wrptr_r_reg[9]_1 (\wrptr_r_reg[9]_1 ),
        .\wrptr_r_reg[9]_2 (\wrptr_r_reg[9]_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rgbtogray rgbtogray_inst
       (.Q(graydata_o),
        .axis_prog_full(axis_prog_full),
        .clk_i(clk_i),
        .\graydata_o_reg[0]_rep_0 (rgbtogray_inst_n_15),
        .\graydata_o_reg[0]_rep__0_0 (rgbtogray_inst_n_16),
        .\graydata_o_reg[1]_rep_0 (rgbtogray_inst_n_21),
        .\graydata_o_reg[1]_rep__0_0 (rgbtogray_inst_n_22),
        .\graydata_o_reg[2]_rep_0 (rgbtogray_inst_n_13),
        .\graydata_o_reg[2]_rep__0_0 (rgbtogray_inst_n_14),
        .\graydata_o_reg[3]_rep_0 (rgbtogray_inst_n_11),
        .\graydata_o_reg[3]_rep__0_0 (rgbtogray_inst_n_12),
        .\graydata_o_reg[4]_rep_0 (rgbtogray_inst_n_9),
        .\graydata_o_reg[4]_rep__0_0 (rgbtogray_inst_n_10),
        .\graydata_o_reg[5]_rep_0 (rgbtogray_inst_n_17),
        .\graydata_o_reg[5]_rep__0_0 (rgbtogray_inst_n_18),
        .\graydata_o_reg[6]_rep_0 (rgbtogray_inst_n_19),
        .\graydata_o_reg[6]_rep__0_0 (rgbtogray_inst_n_20),
        .\graydata_o_reg[7]_rep_0 (rgbtogray_inst_n_23),
        .\graydata_o_reg[7]_rep__0_0 (rgbtogray_inst_n_24),
        .graydata_valid(graydata_valid),
        .s_data_i(s_data_i),
        .s_data_valid_i(s_data_valid_i));
  LUT1 #(
    .INIT(2'h1)) 
    s_data_ready_o_INST_0
       (.I0(axis_prog_full),
        .O(s_data_ready_o));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_v1_0
   (stor_counter,
    rd_counter,
    wr_line_counter,
    Q,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_rdata,
    s_axi_lite_rvalid,
    m_data_valid_o,
    m_data_o,
    intr_o,
    s_axi_lite_bvalid,
    s_data_ready_o,
    clk_i,
    s_data_i,
    s_data_valid_i,
    s_axi_lite_aclk,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_wdata,
    s_axi_lite_araddr,
    s_axi_lite_arvalid,
    s_axi_lite_wstrb,
    rst_n_i,
    m_data_ready_i,
    s_axi_lite_aresetn,
    s_axi_lite_bready,
    s_axi_lite_rready);
  output [11:0]stor_counter;
  output [9:0]rd_counter;
  output [9:0]wr_line_counter;
  output [9:0]Q;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output [31:0]s_axi_lite_rdata;
  output s_axi_lite_rvalid;
  output m_data_valid_o;
  output [7:0]m_data_o;
  output intr_o;
  output s_axi_lite_bvalid;
  output s_data_ready_o;
  input clk_i;
  input [16:0]s_data_i;
  input s_data_valid_i;
  input s_axi_lite_aclk;
  input [1:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input [31:0]s_axi_lite_wdata;
  input [1:0]s_axi_lite_araddr;
  input s_axi_lite_arvalid;
  input [3:0]s_axi_lite_wstrb;
  input rst_n_i;
  input m_data_ready_i;
  input s_axi_lite_aresetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;

  wire [9:0]Q;
  wire clk_i;
  wire intr_o;
  wire [9:6]\kontrolle_inst/line0/rdptr_r ;
  wire [5:2]\kontrolle_inst/line0/rdptr_r_reg__0 ;
  wire [9:6]\kontrolle_inst/line1/rdptr_r ;
  wire [5:2]\kontrolle_inst/line1/rdptr_r_reg__0 ;
  wire [9:6]\kontrolle_inst/line2/rdptr_r ;
  wire [5:2]\kontrolle_inst/line2/rdptr_r_reg__0 ;
  wire [9:6]\kontrolle_inst/line3/rdptr_r ;
  wire [5:2]\kontrolle_inst/line3/rdptr_r_reg__0 ;
  wire [7:0]m_data_o;
  wire m_data_ready_i;
  wire m_data_valid_o;
  wire [9:0]rd_counter;
  wire rst_n_i;
  wire s_axi_lite_aclk;
  wire [1:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [1:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire [3:0]s_axi_lite_wstrb;
  wire s_axi_lite_wvalid;
  wire [16:0]s_data_i;
  wire s_data_ready_o;
  wire s_data_valid_i;
  wire sobel_top_inst_n_100;
  wire sobel_top_inst_n_101;
  wire sobel_top_inst_n_102;
  wire sobel_top_inst_n_103;
  wire sobel_top_inst_n_104;
  wire sobel_top_inst_n_73;
  wire sobel_top_inst_n_74;
  wire sobel_top_inst_n_75;
  wire sobel_top_inst_n_76;
  wire sobel_top_inst_n_77;
  wire sobel_top_inst_n_78;
  wire sobel_top_inst_n_79;
  wire sobel_top_inst_n_80;
  wire sobel_top_inst_n_89;
  wire sobel_top_inst_n_90;
  wire sobel_top_inst_n_91;
  wire sobel_top_inst_n_92;
  wire sobel_top_inst_n_93;
  wire sobel_top_inst_n_94;
  wire sobel_top_inst_n_95;
  wire sobel_top_inst_n_96;
  wire sobel_top_inst_n_97;
  wire sobel_top_inst_n_98;
  wire sobel_top_inst_n_99;
  wire sobel_v1_0_s_axi_lite_inst_n_18;
  wire sobel_v1_0_s_axi_lite_inst_n_19;
  wire sobel_v1_0_s_axi_lite_inst_n_20;
  wire sobel_v1_0_s_axi_lite_inst_n_21;
  wire sobel_v1_0_s_axi_lite_inst_n_22;
  wire sobel_v1_0_s_axi_lite_inst_n_23;
  wire sobel_v1_0_s_axi_lite_inst_n_24;
  wire sobel_v1_0_s_axi_lite_inst_n_25;
  wire sobel_v1_0_s_axi_lite_inst_n_26;
  wire sobel_v1_0_s_axi_lite_inst_n_27;
  wire sobel_v1_0_s_axi_lite_inst_n_28;
  wire sobel_v1_0_s_axi_lite_inst_n_29;
  wire sobel_v1_0_s_axi_lite_inst_n_30;
  wire sobel_v1_0_s_axi_lite_inst_n_31;
  wire sobel_v1_0_s_axi_lite_inst_n_32;
  wire sobel_v1_0_s_axi_lite_inst_n_33;
  wire sobel_v1_0_s_axi_lite_inst_n_34;
  wire sobel_v1_0_s_axi_lite_inst_n_35;
  wire sobel_v1_0_s_axi_lite_inst_n_36;
  wire sobel_v1_0_s_axi_lite_inst_n_37;
  wire sobel_v1_0_s_axi_lite_inst_n_38;
  wire sobel_v1_0_s_axi_lite_inst_n_39;
  wire sobel_v1_0_s_axi_lite_inst_n_40;
  wire sobel_v1_0_s_axi_lite_inst_n_41;
  wire sobel_v1_0_s_axi_lite_inst_n_42;
  wire sobel_v1_0_s_axi_lite_inst_n_43;
  wire sobel_v1_0_s_axi_lite_inst_n_44;
  wire sobel_v1_0_s_axi_lite_inst_n_45;
  wire sobel_v1_0_s_axi_lite_inst_n_46;
  wire sobel_v1_0_s_axi_lite_inst_n_47;
  wire sobel_v1_0_s_axi_lite_inst_n_48;
  wire sobel_v1_0_s_axi_lite_inst_n_49;
  wire sobel_v1_0_s_axi_lite_inst_n_5;
  wire sobel_v1_0_s_axi_lite_inst_n_50;
  wire sobel_v1_0_s_axi_lite_inst_n_51;
  wire sobel_v1_0_s_axi_lite_inst_n_52;
  wire sobel_v1_0_s_axi_lite_inst_n_53;
  wire sobel_v1_0_s_axi_lite_inst_n_54;
  wire sobel_v1_0_s_axi_lite_inst_n_55;
  wire sobel_v1_0_s_axi_lite_inst_n_56;
  wire sobel_v1_0_s_axi_lite_inst_n_57;
  wire sobel_v1_0_s_axi_lite_inst_n_58;
  wire sobel_v1_0_s_axi_lite_inst_n_59;
  wire sobel_v1_0_s_axi_lite_inst_n_6;
  wire sobel_v1_0_s_axi_lite_inst_n_60;
  wire sobel_v1_0_s_axi_lite_inst_n_61;
  wire sobel_v1_0_s_axi_lite_inst_n_62;
  wire sobel_v1_0_s_axi_lite_inst_n_63;
  wire sobel_v1_0_s_axi_lite_inst_n_64;
  wire sobel_v1_0_s_axi_lite_inst_n_65;
  wire sobel_v1_0_s_axi_lite_inst_n_66;
  wire sobel_v1_0_s_axi_lite_inst_n_67;
  wire sobel_v1_0_s_axi_lite_inst_n_68;
  wire sobel_v1_0_s_axi_lite_inst_n_69;
  wire sobel_v1_0_s_axi_lite_inst_n_7;
  wire sobel_v1_0_s_axi_lite_inst_n_70;
  wire sobel_v1_0_s_axi_lite_inst_n_71;
  wire sobel_v1_0_s_axi_lite_inst_n_72;
  wire sobel_v1_0_s_axi_lite_inst_n_73;
  wire sobel_v1_0_s_axi_lite_inst_n_74;
  wire sobel_v1_0_s_axi_lite_inst_n_75;
  wire sobel_v1_0_s_axi_lite_inst_n_76;
  wire sobel_v1_0_s_axi_lite_inst_n_77;
  wire sobel_v1_0_s_axi_lite_inst_n_78;
  wire sobel_v1_0_s_axi_lite_inst_n_79;
  wire sobel_v1_0_s_axi_lite_inst_n_80;
  wire sobel_v1_0_s_axi_lite_inst_n_81;
  wire sobel_v1_0_s_axi_lite_inst_n_82;
  wire sobel_v1_0_s_axi_lite_inst_n_83;
  wire sobel_v1_0_s_axi_lite_inst_n_84;
  wire sobel_v1_0_s_axi_lite_inst_n_85;
  wire sobel_v1_0_s_axi_lite_inst_n_86;
  wire sobel_v1_0_s_axi_lite_inst_n_87;
  wire sobel_v1_0_s_axi_lite_inst_n_88;
  wire sobel_v1_0_s_axi_lite_inst_n_89;
  wire sobel_v1_0_s_axi_lite_inst_n_90;
  wire sobel_v1_0_s_axi_lite_inst_n_91;
  wire sobel_v1_0_s_axi_lite_inst_n_92;
  wire sobel_v1_0_s_axi_lite_inst_n_93;
  wire [11:0]stor_counter;
  wire [9:0]wr_line_counter;
  wire [9:2]wrptr_r_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_top sobel_top_inst
       (.DI(stor_counter[3:0]),
        .Q(Q[8:0]),
        .S({sobel_v1_0_s_axi_lite_inst_n_5,sobel_v1_0_s_axi_lite_inst_n_6,sobel_v1_0_s_axi_lite_inst_n_7}),
        .clk_i(clk_i),
        .intr_o(intr_o),
        .m_data_o(m_data_o),
        .m_data_ready_i(m_data_ready_i),
        .m_data_valid_o(m_data_valid_o),
        .plusOp_carry__0({sobel_v1_0_s_axi_lite_inst_n_18,sobel_v1_0_s_axi_lite_inst_n_19,sobel_v1_0_s_axi_lite_inst_n_20,sobel_v1_0_s_axi_lite_inst_n_21}),
        .plusOp_carry__1({sobel_v1_0_s_axi_lite_inst_n_22,sobel_v1_0_s_axi_lite_inst_n_23,sobel_v1_0_s_axi_lite_inst_n_24,sobel_v1_0_s_axi_lite_inst_n_25}),
        .rd_counter_r1_carry(sobel_v1_0_s_axi_lite_inst_n_76),
        .rd_counter_r1_carry_0(sobel_v1_0_s_axi_lite_inst_n_77),
        .rd_counter_r1_carry__0({sobel_v1_0_s_axi_lite_inst_n_26,sobel_v1_0_s_axi_lite_inst_n_27,sobel_v1_0_s_axi_lite_inst_n_28}),
        .rd_counter_r1_carry__0_0({sobel_v1_0_s_axi_lite_inst_n_29,sobel_v1_0_s_axi_lite_inst_n_30}),
        .rd_counter_r1_carry__0_1(sobel_v1_0_s_axi_lite_inst_n_79),
        .rd_counter_r1_carry__0_2(sobel_v1_0_s_axi_lite_inst_n_80),
        .\rd_counter_r_reg[0] (sobel_v1_0_s_axi_lite_inst_n_78),
        .\rd_counter_r_reg[9] (rd_counter),
        .rdptr_r(\kontrolle_inst/line2/rdptr_r ),
        .rdptr_r1_carry__0({sobel_v1_0_s_axi_lite_inst_n_31,sobel_v1_0_s_axi_lite_inst_n_32,sobel_v1_0_s_axi_lite_inst_n_33}),
        .rdptr_r1_carry__0_0({sobel_v1_0_s_axi_lite_inst_n_34,sobel_v1_0_s_axi_lite_inst_n_35}),
        .rdptr_r1_carry__0_1({sobel_v1_0_s_axi_lite_inst_n_36,sobel_v1_0_s_axi_lite_inst_n_37,sobel_v1_0_s_axi_lite_inst_n_38}),
        .rdptr_r1_carry__0_2({sobel_v1_0_s_axi_lite_inst_n_39,sobel_v1_0_s_axi_lite_inst_n_40}),
        .rdptr_r1_carry__0_3({sobel_v1_0_s_axi_lite_inst_n_41,sobel_v1_0_s_axi_lite_inst_n_42,sobel_v1_0_s_axi_lite_inst_n_43}),
        .rdptr_r1_carry__0_4({sobel_v1_0_s_axi_lite_inst_n_44,sobel_v1_0_s_axi_lite_inst_n_45}),
        .rdptr_r1_carry__0_5({sobel_v1_0_s_axi_lite_inst_n_46,sobel_v1_0_s_axi_lite_inst_n_47,sobel_v1_0_s_axi_lite_inst_n_48}),
        .rdptr_r1_carry__0_6({sobel_v1_0_s_axi_lite_inst_n_49,sobel_v1_0_s_axi_lite_inst_n_50}),
        .rdptr_r_0(\kontrolle_inst/line3/rdptr_r ),
        .rdptr_r_1(\kontrolle_inst/line0/rdptr_r ),
        .rdptr_r_2(\kontrolle_inst/line1/rdptr_r ),
        .\rdptr_r_reg[0]_rep (sobel_v1_0_s_axi_lite_inst_n_86),
        .\rdptr_r_reg[0]_rep_0 (sobel_v1_0_s_axi_lite_inst_n_87),
        .\rdptr_r_reg[0]_rep_1 (sobel_v1_0_s_axi_lite_inst_n_88),
        .\rdptr_r_reg[0]_rep_2 (sobel_v1_0_s_axi_lite_inst_n_89),
        .\rdptr_r_reg[5] (\kontrolle_inst/line0/rdptr_r_reg__0 ),
        .\rdptr_r_reg[5]_0 (\kontrolle_inst/line1/rdptr_r_reg__0 ),
        .\rdptr_r_reg[5]_1 (\kontrolle_inst/line2/rdptr_r_reg__0 ),
        .\rdptr_r_reg[5]_2 (\kontrolle_inst/line3/rdptr_r_reg__0 ),
        .rst_n_i(rst_n_i),
        .s_data_i(s_data_i),
        .s_data_ready_o(s_data_ready_o),
        .s_data_valid_i(s_data_valid_i),
        .\stor_pixel_count_r_reg[10] (stor_counter[10:8]),
        .\stor_pixel_count_r_reg[11] (stor_counter[11]),
        .\stor_pixel_count_r_reg[7] (stor_counter[7:4]),
        .wr_linepixel_counter_r1_carry(sobel_v1_0_s_axi_lite_inst_n_81),
        .wr_linepixel_counter_r1_carry_0(sobel_v1_0_s_axi_lite_inst_n_82),
        .wr_linepixel_counter_r1_carry__0({sobel_v1_0_s_axi_lite_inst_n_51,sobel_v1_0_s_axi_lite_inst_n_52,sobel_v1_0_s_axi_lite_inst_n_53}),
        .wr_linepixel_counter_r1_carry__0_0({sobel_v1_0_s_axi_lite_inst_n_54,sobel_v1_0_s_axi_lite_inst_n_55}),
        .wr_linepixel_counter_r1_carry__0_1(sobel_v1_0_s_axi_lite_inst_n_84),
        .wr_linepixel_counter_r1_carry__0_2(sobel_v1_0_s_axi_lite_inst_n_85),
        .\wr_linepixel_counter_r_reg[0] (sobel_v1_0_s_axi_lite_inst_n_83),
        .\wr_linepixel_counter_r_reg[9] (wr_line_counter),
        .wrptr_r1_carry__0({sobel_v1_0_s_axi_lite_inst_n_56,sobel_v1_0_s_axi_lite_inst_n_57,sobel_v1_0_s_axi_lite_inst_n_58}),
        .wrptr_r1_carry__0_0({sobel_v1_0_s_axi_lite_inst_n_59,sobel_v1_0_s_axi_lite_inst_n_60}),
        .wrptr_r1_carry__0_1({sobel_v1_0_s_axi_lite_inst_n_61,sobel_v1_0_s_axi_lite_inst_n_62,sobel_v1_0_s_axi_lite_inst_n_63}),
        .wrptr_r1_carry__0_2({sobel_v1_0_s_axi_lite_inst_n_64,sobel_v1_0_s_axi_lite_inst_n_65}),
        .wrptr_r1_carry__0_3({sobel_v1_0_s_axi_lite_inst_n_66,sobel_v1_0_s_axi_lite_inst_n_67,sobel_v1_0_s_axi_lite_inst_n_68}),
        .wrptr_r1_carry__0_4({sobel_v1_0_s_axi_lite_inst_n_69,sobel_v1_0_s_axi_lite_inst_n_70}),
        .wrptr_r1_carry__0_5({sobel_v1_0_s_axi_lite_inst_n_71,sobel_v1_0_s_axi_lite_inst_n_72,sobel_v1_0_s_axi_lite_inst_n_73}),
        .wrptr_r1_carry__0_6({sobel_v1_0_s_axi_lite_inst_n_74,sobel_v1_0_s_axi_lite_inst_n_75}),
        .\wrptr_r_reg[0] (sobel_v1_0_s_axi_lite_inst_n_90),
        .\wrptr_r_reg[0]_0 (sobel_v1_0_s_axi_lite_inst_n_91),
        .\wrptr_r_reg[0]_1 (sobel_v1_0_s_axi_lite_inst_n_92),
        .\wrptr_r_reg[0]_2 (sobel_v1_0_s_axi_lite_inst_n_93),
        .\wrptr_r_reg[9] ({sobel_top_inst_n_73,sobel_top_inst_n_74,sobel_top_inst_n_75,sobel_top_inst_n_76,sobel_top_inst_n_77,sobel_top_inst_n_78,sobel_top_inst_n_79,sobel_top_inst_n_80}),
        .\wrptr_r_reg[9]_0 (wrptr_r_reg),
        .\wrptr_r_reg[9]_1 ({sobel_top_inst_n_89,sobel_top_inst_n_90,sobel_top_inst_n_91,sobel_top_inst_n_92,sobel_top_inst_n_93,sobel_top_inst_n_94,sobel_top_inst_n_95,sobel_top_inst_n_96}),
        .\wrptr_r_reg[9]_2 ({sobel_top_inst_n_97,sobel_top_inst_n_98,sobel_top_inst_n_99,sobel_top_inst_n_100,sobel_top_inst_n_101,sobel_top_inst_n_102,sobel_top_inst_n_103,sobel_top_inst_n_104}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_v1_0_S_AXI_Lite sobel_v1_0_s_axi_lite_inst
       (.Q(Q),
        .S({sobel_v1_0_s_axi_lite_inst_n_5,sobel_v1_0_s_axi_lite_inst_n_6,sobel_v1_0_s_axi_lite_inst_n_7}),
        .axi_arready_reg_0(s_axi_lite_arready),
        .axi_awready_reg_0(s_axi_lite_awready),
        .axi_wready_reg_0(s_axi_lite_wready),
        .rd_counter(rd_counter[9:2]),
        .\rd_counter_r_reg[8] (sobel_v1_0_s_axi_lite_inst_n_78),
        .rdptr_r(\kontrolle_inst/line0/rdptr_r ),
        .rdptr_r1_carry(\kontrolle_inst/line0/rdptr_r_reg__0 ),
        .rdptr_r1_carry_0(\kontrolle_inst/line1/rdptr_r_reg__0 ),
        .rdptr_r1_carry_1(\kontrolle_inst/line2/rdptr_r_reg__0 ),
        .rdptr_r1_carry_2(\kontrolle_inst/line3/rdptr_r_reg__0 ),
        .rdptr_r_0(\kontrolle_inst/line1/rdptr_r ),
        .rdptr_r_1(\kontrolle_inst/line2/rdptr_r ),
        .rdptr_r_2(\kontrolle_inst/line3/rdptr_r ),
        .\rdptr_r_reg[8] (sobel_v1_0_s_axi_lite_inst_n_86),
        .\rdptr_r_reg[8]_0 (sobel_v1_0_s_axi_lite_inst_n_87),
        .\rdptr_r_reg[8]_1 (sobel_v1_0_s_axi_lite_inst_n_88),
        .\rdptr_r_reg[8]_2 (sobel_v1_0_s_axi_lite_inst_n_89),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wstrb(s_axi_lite_wstrb),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .\slv_reg0_reg[3]_0 (sobel_v1_0_s_axi_lite_inst_n_76),
        .\slv_reg0_reg[3]_1 (sobel_v1_0_s_axi_lite_inst_n_81),
        .\slv_reg0_reg[4]_0 (sobel_v1_0_s_axi_lite_inst_n_77),
        .\slv_reg0_reg[4]_1 (sobel_v1_0_s_axi_lite_inst_n_82),
        .\slv_reg0_reg[5]_0 ({sobel_v1_0_s_axi_lite_inst_n_18,sobel_v1_0_s_axi_lite_inst_n_19,sobel_v1_0_s_axi_lite_inst_n_20,sobel_v1_0_s_axi_lite_inst_n_21}),
        .\slv_reg0_reg[6]_0 ({sobel_v1_0_s_axi_lite_inst_n_26,sobel_v1_0_s_axi_lite_inst_n_27,sobel_v1_0_s_axi_lite_inst_n_28}),
        .\slv_reg0_reg[6]_1 ({sobel_v1_0_s_axi_lite_inst_n_29,sobel_v1_0_s_axi_lite_inst_n_30}),
        .\slv_reg0_reg[6]_10 ({sobel_v1_0_s_axi_lite_inst_n_51,sobel_v1_0_s_axi_lite_inst_n_52,sobel_v1_0_s_axi_lite_inst_n_53}),
        .\slv_reg0_reg[6]_11 ({sobel_v1_0_s_axi_lite_inst_n_54,sobel_v1_0_s_axi_lite_inst_n_55}),
        .\slv_reg0_reg[6]_12 ({sobel_v1_0_s_axi_lite_inst_n_56,sobel_v1_0_s_axi_lite_inst_n_57,sobel_v1_0_s_axi_lite_inst_n_58}),
        .\slv_reg0_reg[6]_13 ({sobel_v1_0_s_axi_lite_inst_n_59,sobel_v1_0_s_axi_lite_inst_n_60}),
        .\slv_reg0_reg[6]_14 ({sobel_v1_0_s_axi_lite_inst_n_61,sobel_v1_0_s_axi_lite_inst_n_62,sobel_v1_0_s_axi_lite_inst_n_63}),
        .\slv_reg0_reg[6]_15 ({sobel_v1_0_s_axi_lite_inst_n_64,sobel_v1_0_s_axi_lite_inst_n_65}),
        .\slv_reg0_reg[6]_16 ({sobel_v1_0_s_axi_lite_inst_n_66,sobel_v1_0_s_axi_lite_inst_n_67,sobel_v1_0_s_axi_lite_inst_n_68}),
        .\slv_reg0_reg[6]_17 ({sobel_v1_0_s_axi_lite_inst_n_69,sobel_v1_0_s_axi_lite_inst_n_70}),
        .\slv_reg0_reg[6]_18 ({sobel_v1_0_s_axi_lite_inst_n_71,sobel_v1_0_s_axi_lite_inst_n_72,sobel_v1_0_s_axi_lite_inst_n_73}),
        .\slv_reg0_reg[6]_19 ({sobel_v1_0_s_axi_lite_inst_n_74,sobel_v1_0_s_axi_lite_inst_n_75}),
        .\slv_reg0_reg[6]_2 ({sobel_v1_0_s_axi_lite_inst_n_31,sobel_v1_0_s_axi_lite_inst_n_32,sobel_v1_0_s_axi_lite_inst_n_33}),
        .\slv_reg0_reg[6]_3 ({sobel_v1_0_s_axi_lite_inst_n_34,sobel_v1_0_s_axi_lite_inst_n_35}),
        .\slv_reg0_reg[6]_4 ({sobel_v1_0_s_axi_lite_inst_n_36,sobel_v1_0_s_axi_lite_inst_n_37,sobel_v1_0_s_axi_lite_inst_n_38}),
        .\slv_reg0_reg[6]_5 ({sobel_v1_0_s_axi_lite_inst_n_39,sobel_v1_0_s_axi_lite_inst_n_40}),
        .\slv_reg0_reg[6]_6 ({sobel_v1_0_s_axi_lite_inst_n_41,sobel_v1_0_s_axi_lite_inst_n_42,sobel_v1_0_s_axi_lite_inst_n_43}),
        .\slv_reg0_reg[6]_7 ({sobel_v1_0_s_axi_lite_inst_n_44,sobel_v1_0_s_axi_lite_inst_n_45}),
        .\slv_reg0_reg[6]_8 ({sobel_v1_0_s_axi_lite_inst_n_46,sobel_v1_0_s_axi_lite_inst_n_47,sobel_v1_0_s_axi_lite_inst_n_48}),
        .\slv_reg0_reg[6]_9 ({sobel_v1_0_s_axi_lite_inst_n_49,sobel_v1_0_s_axi_lite_inst_n_50}),
        .\slv_reg0_reg[7]_0 (sobel_v1_0_s_axi_lite_inst_n_79),
        .\slv_reg0_reg[7]_1 (sobel_v1_0_s_axi_lite_inst_n_84),
        .\slv_reg0_reg[8]_0 (sobel_v1_0_s_axi_lite_inst_n_80),
        .\slv_reg0_reg[8]_1 (sobel_v1_0_s_axi_lite_inst_n_85),
        .\slv_reg0_reg[9]_0 ({sobel_v1_0_s_axi_lite_inst_n_22,sobel_v1_0_s_axi_lite_inst_n_23,sobel_v1_0_s_axi_lite_inst_n_24,sobel_v1_0_s_axi_lite_inst_n_25}),
        .wr_line_counter(wr_line_counter[9:2]),
        .\wr_linepixel_counter_r_reg[8] (sobel_v1_0_s_axi_lite_inst_n_83),
        .wrptr_r1_carry__0({sobel_top_inst_n_73,sobel_top_inst_n_74,sobel_top_inst_n_75,sobel_top_inst_n_76,sobel_top_inst_n_77,sobel_top_inst_n_78,sobel_top_inst_n_79,sobel_top_inst_n_80}),
        .wrptr_r1_carry__0_0(wrptr_r_reg),
        .wrptr_r1_carry__0_1({sobel_top_inst_n_89,sobel_top_inst_n_90,sobel_top_inst_n_91,sobel_top_inst_n_92,sobel_top_inst_n_93,sobel_top_inst_n_94,sobel_top_inst_n_95,sobel_top_inst_n_96}),
        .wrptr_r1_carry__0_2({sobel_top_inst_n_97,sobel_top_inst_n_98,sobel_top_inst_n_99,sobel_top_inst_n_100,sobel_top_inst_n_101,sobel_top_inst_n_102,sobel_top_inst_n_103,sobel_top_inst_n_104}),
        .\wrptr_r_reg[8] (sobel_v1_0_s_axi_lite_inst_n_90),
        .\wrptr_r_reg[8]_0 (sobel_v1_0_s_axi_lite_inst_n_91),
        .\wrptr_r_reg[8]_1 (sobel_v1_0_s_axi_lite_inst_n_92),
        .\wrptr_r_reg[8]_2 (sobel_v1_0_s_axi_lite_inst_n_93));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_v1_0_S_AXI_Lite
   (axi_awready_reg_0,
    axi_wready_reg_0,
    axi_arready_reg_0,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    S,
    Q,
    \slv_reg0_reg[5]_0 ,
    \slv_reg0_reg[9]_0 ,
    \slv_reg0_reg[6]_0 ,
    \slv_reg0_reg[6]_1 ,
    \slv_reg0_reg[6]_2 ,
    \slv_reg0_reg[6]_3 ,
    \slv_reg0_reg[6]_4 ,
    \slv_reg0_reg[6]_5 ,
    \slv_reg0_reg[6]_6 ,
    \slv_reg0_reg[6]_7 ,
    \slv_reg0_reg[6]_8 ,
    \slv_reg0_reg[6]_9 ,
    \slv_reg0_reg[6]_10 ,
    \slv_reg0_reg[6]_11 ,
    \slv_reg0_reg[6]_12 ,
    \slv_reg0_reg[6]_13 ,
    \slv_reg0_reg[6]_14 ,
    \slv_reg0_reg[6]_15 ,
    \slv_reg0_reg[6]_16 ,
    \slv_reg0_reg[6]_17 ,
    \slv_reg0_reg[6]_18 ,
    \slv_reg0_reg[6]_19 ,
    \slv_reg0_reg[3]_0 ,
    \slv_reg0_reg[4]_0 ,
    \rd_counter_r_reg[8] ,
    \slv_reg0_reg[7]_0 ,
    \slv_reg0_reg[8]_0 ,
    \slv_reg0_reg[3]_1 ,
    \slv_reg0_reg[4]_1 ,
    \wr_linepixel_counter_r_reg[8] ,
    \slv_reg0_reg[7]_1 ,
    \slv_reg0_reg[8]_1 ,
    \rdptr_r_reg[8] ,
    \rdptr_r_reg[8]_0 ,
    \rdptr_r_reg[8]_1 ,
    \rdptr_r_reg[8]_2 ,
    \wrptr_r_reg[8] ,
    \wrptr_r_reg[8]_0 ,
    \wrptr_r_reg[8]_1 ,
    \wrptr_r_reg[8]_2 ,
    s_axi_lite_rdata,
    s_axi_lite_aclk,
    rd_counter,
    rdptr_r,
    rdptr_r_0,
    rdptr_r_1,
    rdptr_r_2,
    wr_line_counter,
    wrptr_r1_carry__0,
    wrptr_r1_carry__0_0,
    wrptr_r1_carry__0_1,
    wrptr_r1_carry__0_2,
    rdptr_r1_carry,
    rdptr_r1_carry_0,
    rdptr_r1_carry_1,
    rdptr_r1_carry_2,
    s_axi_lite_aresetn,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_rready,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr,
    s_axi_lite_wstrb);
  output axi_awready_reg_0;
  output axi_wready_reg_0;
  output axi_arready_reg_0;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output [2:0]S;
  output [9:0]Q;
  output [3:0]\slv_reg0_reg[5]_0 ;
  output [3:0]\slv_reg0_reg[9]_0 ;
  output [2:0]\slv_reg0_reg[6]_0 ;
  output [1:0]\slv_reg0_reg[6]_1 ;
  output [2:0]\slv_reg0_reg[6]_2 ;
  output [1:0]\slv_reg0_reg[6]_3 ;
  output [2:0]\slv_reg0_reg[6]_4 ;
  output [1:0]\slv_reg0_reg[6]_5 ;
  output [2:0]\slv_reg0_reg[6]_6 ;
  output [1:0]\slv_reg0_reg[6]_7 ;
  output [2:0]\slv_reg0_reg[6]_8 ;
  output [1:0]\slv_reg0_reg[6]_9 ;
  output [2:0]\slv_reg0_reg[6]_10 ;
  output [1:0]\slv_reg0_reg[6]_11 ;
  output [2:0]\slv_reg0_reg[6]_12 ;
  output [1:0]\slv_reg0_reg[6]_13 ;
  output [2:0]\slv_reg0_reg[6]_14 ;
  output [1:0]\slv_reg0_reg[6]_15 ;
  output [2:0]\slv_reg0_reg[6]_16 ;
  output [1:0]\slv_reg0_reg[6]_17 ;
  output [2:0]\slv_reg0_reg[6]_18 ;
  output [1:0]\slv_reg0_reg[6]_19 ;
  output \slv_reg0_reg[3]_0 ;
  output \slv_reg0_reg[4]_0 ;
  output [0:0]\rd_counter_r_reg[8] ;
  output \slv_reg0_reg[7]_0 ;
  output \slv_reg0_reg[8]_0 ;
  output \slv_reg0_reg[3]_1 ;
  output \slv_reg0_reg[4]_1 ;
  output [0:0]\wr_linepixel_counter_r_reg[8] ;
  output \slv_reg0_reg[7]_1 ;
  output \slv_reg0_reg[8]_1 ;
  output [0:0]\rdptr_r_reg[8] ;
  output [0:0]\rdptr_r_reg[8]_0 ;
  output [0:0]\rdptr_r_reg[8]_1 ;
  output [0:0]\rdptr_r_reg[8]_2 ;
  output [0:0]\wrptr_r_reg[8] ;
  output [0:0]\wrptr_r_reg[8]_0 ;
  output [0:0]\wrptr_r_reg[8]_1 ;
  output [0:0]\wrptr_r_reg[8]_2 ;
  output [31:0]s_axi_lite_rdata;
  input s_axi_lite_aclk;
  input [7:0]rd_counter;
  input [3:0]rdptr_r;
  input [3:0]rdptr_r_0;
  input [3:0]rdptr_r_1;
  input [3:0]rdptr_r_2;
  input [7:0]wr_line_counter;
  input [7:0]wrptr_r1_carry__0;
  input [7:0]wrptr_r1_carry__0_0;
  input [7:0]wrptr_r1_carry__0_1;
  input [7:0]wrptr_r1_carry__0_2;
  input [3:0]rdptr_r1_carry;
  input [3:0]rdptr_r1_carry_0;
  input [3:0]rdptr_r1_carry_1;
  input [3:0]rdptr_r1_carry_2;
  input s_axi_lite_aresetn;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  input s_axi_lite_rready;
  input [1:0]s_axi_lite_awaddr;
  input [31:0]s_axi_lite_wdata;
  input [1:0]s_axi_lite_araddr;
  input [3:0]s_axi_lite_wstrb;

  wire [9:0]Q;
  wire [2:0]S;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [3:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire axi_awready0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire [1:0]p_0_in;
  wire [31:0]p_1_in;
  wire [7:0]rd_counter;
  wire rd_counter_r1_carry_i_9_n_0;
  wire [0:0]\rd_counter_r_reg[8] ;
  wire [3:0]rdptr_r;
  wire [3:0]rdptr_r1_carry;
  wire [3:0]rdptr_r1_carry_0;
  wire [3:0]rdptr_r1_carry_1;
  wire [3:0]rdptr_r1_carry_2;
  wire [3:0]rdptr_r_0;
  wire [3:0]rdptr_r_1;
  wire [3:0]rdptr_r_2;
  wire [0:0]\rdptr_r_reg[8] ;
  wire [0:0]\rdptr_r_reg[8]_0 ;
  wire [0:0]\rdptr_r_reg[8]_1 ;
  wire [0:0]\rdptr_r_reg[8]_2 ;
  wire [31:0]reg_data_out;
  wire s_axi_lite_aclk;
  wire [1:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arvalid;
  wire [1:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire [3:0]s_axi_lite_wstrb;
  wire s_axi_lite_wvalid;
  wire [31:10]slv_reg0;
  wire \slv_reg0[9]_i_1_n_0 ;
  wire \slv_reg0_reg[3]_0 ;
  wire \slv_reg0_reg[3]_1 ;
  wire \slv_reg0_reg[4]_0 ;
  wire \slv_reg0_reg[4]_1 ;
  wire [3:0]\slv_reg0_reg[5]_0 ;
  wire [2:0]\slv_reg0_reg[6]_0 ;
  wire [1:0]\slv_reg0_reg[6]_1 ;
  wire [2:0]\slv_reg0_reg[6]_10 ;
  wire [1:0]\slv_reg0_reg[6]_11 ;
  wire [2:0]\slv_reg0_reg[6]_12 ;
  wire [1:0]\slv_reg0_reg[6]_13 ;
  wire [2:0]\slv_reg0_reg[6]_14 ;
  wire [1:0]\slv_reg0_reg[6]_15 ;
  wire [2:0]\slv_reg0_reg[6]_16 ;
  wire [1:0]\slv_reg0_reg[6]_17 ;
  wire [2:0]\slv_reg0_reg[6]_18 ;
  wire [1:0]\slv_reg0_reg[6]_19 ;
  wire [2:0]\slv_reg0_reg[6]_2 ;
  wire [1:0]\slv_reg0_reg[6]_3 ;
  wire [2:0]\slv_reg0_reg[6]_4 ;
  wire [1:0]\slv_reg0_reg[6]_5 ;
  wire [2:0]\slv_reg0_reg[6]_6 ;
  wire [1:0]\slv_reg0_reg[6]_7 ;
  wire [2:0]\slv_reg0_reg[6]_8 ;
  wire [1:0]\slv_reg0_reg[6]_9 ;
  wire \slv_reg0_reg[7]_0 ;
  wire \slv_reg0_reg[7]_1 ;
  wire \slv_reg0_reg[8]_0 ;
  wire \slv_reg0_reg[8]_1 ;
  wire [3:0]\slv_reg0_reg[9]_0 ;
  wire [31:0]slv_reg1;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:0]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire slv_reg_rden;
  wire slv_reg_wren__2;
  wire [7:0]wr_line_counter;
  wire wr_linepixel_counter_r1_carry_i_9_n_0;
  wire [0:0]\wr_linepixel_counter_r_reg[8] ;
  wire [7:0]wrptr_r1_carry__0;
  wire [7:0]wrptr_r1_carry__0_0;
  wire [7:0]wrptr_r1_carry__0_1;
  wire [7:0]wrptr_r1_carry__0_2;
  wire [0:0]\wrptr_r_reg[8] ;
  wire [0:0]\wrptr_r_reg[8]_0 ;
  wire [0:0]\wrptr_r_reg[8]_1 ;
  wire [0:0]\wrptr_r_reg[8]_2 ;

  LUT6 #(
    .INIT(64'hBFFFBF00BF00BF00)) 
    aw_en_i_1
       (.I0(axi_awready_reg_0),
        .I1(s_axi_lite_awvalid),
        .I2(s_axi_lite_wvalid),
        .I3(aw_en_reg_n_0),
        .I4(s_axi_lite_bready),
        .I5(s_axi_lite_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(\slv_reg0[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s_axi_lite_araddr[0]),
        .I1(s_axi_lite_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s_axi_lite_araddr[1]),
        .I1(s_axi_lite_arvalid),
        .I2(axi_arready_reg_0),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  FDSE \axi_araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .S(\slv_reg0[9]_i_1_n_0 ));
  FDSE \axi_araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .S(\slv_reg0[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s_axi_lite_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[2]_i_1 
       (.I0(s_axi_lite_awaddr[0]),
        .I1(aw_en_reg_n_0),
        .I2(s_axi_lite_wvalid),
        .I3(s_axi_lite_awvalid),
        .I4(axi_awready_reg_0),
        .I5(p_0_in[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[3]_i_1 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(aw_en_reg_n_0),
        .I2(s_axi_lite_wvalid),
        .I3(s_axi_lite_awvalid),
        .I4(axi_awready_reg_0),
        .I5(p_0_in[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_awready_i_1
       (.I0(aw_en_reg_n_0),
        .I1(s_axi_lite_wvalid),
        .I2(s_axi_lite_awvalid),
        .I3(axi_awready_reg_0),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s_axi_lite_awvalid),
        .I1(axi_awready_reg_0),
        .I2(axi_wready_reg_0),
        .I3(s_axi_lite_wvalid),
        .I4(s_axi_lite_bready),
        .I5(s_axi_lite_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s_axi_lite_bvalid),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[0]_i_1 
       (.I0(slv_reg1[0]),
        .I1(Q[0]),
        .I2(slv_reg3[0]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[0]),
        .O(reg_data_out[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[10]_i_1 
       (.I0(slv_reg1[10]),
        .I1(slv_reg0[10]),
        .I2(slv_reg3[10]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[10]),
        .O(reg_data_out[10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[11]_i_1 
       (.I0(slv_reg1[11]),
        .I1(slv_reg0[11]),
        .I2(slv_reg3[11]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[11]),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[12]_i_1 
       (.I0(slv_reg1[12]),
        .I1(slv_reg0[12]),
        .I2(slv_reg3[12]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[12]),
        .O(reg_data_out[12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[13]_i_1 
       (.I0(slv_reg1[13]),
        .I1(slv_reg0[13]),
        .I2(slv_reg3[13]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[13]),
        .O(reg_data_out[13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[14]_i_1 
       (.I0(slv_reg1[14]),
        .I1(slv_reg0[14]),
        .I2(slv_reg3[14]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[14]),
        .O(reg_data_out[14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[15]_i_1 
       (.I0(slv_reg1[15]),
        .I1(slv_reg0[15]),
        .I2(slv_reg3[15]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[15]),
        .O(reg_data_out[15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[16]_i_1 
       (.I0(slv_reg1[16]),
        .I1(slv_reg0[16]),
        .I2(slv_reg3[16]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[16]),
        .O(reg_data_out[16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[17]_i_1 
       (.I0(slv_reg1[17]),
        .I1(slv_reg0[17]),
        .I2(slv_reg3[17]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[17]),
        .O(reg_data_out[17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[18]_i_1 
       (.I0(slv_reg1[18]),
        .I1(slv_reg0[18]),
        .I2(slv_reg3[18]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[18]),
        .O(reg_data_out[18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[19]_i_1 
       (.I0(slv_reg1[19]),
        .I1(slv_reg0[19]),
        .I2(slv_reg3[19]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[19]),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[1]_i_1 
       (.I0(slv_reg1[1]),
        .I1(Q[1]),
        .I2(slv_reg3[1]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[1]),
        .O(reg_data_out[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[20]_i_1 
       (.I0(slv_reg1[20]),
        .I1(slv_reg0[20]),
        .I2(slv_reg3[20]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[20]),
        .O(reg_data_out[20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[21]_i_1 
       (.I0(slv_reg1[21]),
        .I1(slv_reg0[21]),
        .I2(slv_reg3[21]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[21]),
        .O(reg_data_out[21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[22]_i_1 
       (.I0(slv_reg1[22]),
        .I1(slv_reg0[22]),
        .I2(slv_reg3[22]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[22]),
        .O(reg_data_out[22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[23]_i_1 
       (.I0(slv_reg1[23]),
        .I1(slv_reg0[23]),
        .I2(slv_reg3[23]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[23]),
        .O(reg_data_out[23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[24]_i_1 
       (.I0(slv_reg1[24]),
        .I1(slv_reg0[24]),
        .I2(slv_reg3[24]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[24]),
        .O(reg_data_out[24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[25]_i_1 
       (.I0(slv_reg1[25]),
        .I1(slv_reg0[25]),
        .I2(slv_reg3[25]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[25]),
        .O(reg_data_out[25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[26]_i_1 
       (.I0(slv_reg1[26]),
        .I1(slv_reg0[26]),
        .I2(slv_reg3[26]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[26]),
        .O(reg_data_out[26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[27]_i_1 
       (.I0(slv_reg1[27]),
        .I1(slv_reg0[27]),
        .I2(slv_reg3[27]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[27]),
        .O(reg_data_out[27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[28]_i_1 
       (.I0(slv_reg1[28]),
        .I1(slv_reg0[28]),
        .I2(slv_reg3[28]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[28]),
        .O(reg_data_out[28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[29]_i_1 
       (.I0(slv_reg1[29]),
        .I1(slv_reg0[29]),
        .I2(slv_reg3[29]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[29]),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[2]_i_1 
       (.I0(slv_reg1[2]),
        .I1(Q[2]),
        .I2(slv_reg3[2]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[2]),
        .O(reg_data_out[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[30]_i_1 
       (.I0(slv_reg1[30]),
        .I1(slv_reg0[30]),
        .I2(slv_reg3[30]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[30]),
        .O(reg_data_out[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[31]_i_1 
       (.I0(axi_arready_reg_0),
        .I1(s_axi_lite_arvalid),
        .I2(s_axi_lite_rvalid),
        .O(slv_reg_rden));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[31]_i_2 
       (.I0(slv_reg1[31]),
        .I1(slv_reg0[31]),
        .I2(slv_reg3[31]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[31]),
        .O(reg_data_out[31]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[3]_i_1 
       (.I0(slv_reg1[3]),
        .I1(Q[3]),
        .I2(slv_reg3[3]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[3]),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[4]_i_1 
       (.I0(slv_reg1[4]),
        .I1(Q[4]),
        .I2(slv_reg3[4]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[4]),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[5]_i_1 
       (.I0(slv_reg1[5]),
        .I1(Q[5]),
        .I2(slv_reg3[5]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[5]),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[6]_i_1 
       (.I0(slv_reg1[6]),
        .I1(Q[6]),
        .I2(slv_reg3[6]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[6]),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[7]_i_1 
       (.I0(slv_reg1[7]),
        .I1(Q[7]),
        .I2(slv_reg3[7]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[7]),
        .O(reg_data_out[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[8]_i_1 
       (.I0(slv_reg1[8]),
        .I1(Q[8]),
        .I2(slv_reg3[8]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[8]),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[9]_i_1 
       (.I0(slv_reg1[9]),
        .I1(Q[9]),
        .I2(slv_reg3[9]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[9]),
        .O(reg_data_out[9]));
  FDRE \axi_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \axi_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(s_axi_lite_arvalid),
        .I1(axi_arready_reg_0),
        .I2(s_axi_lite_rvalid),
        .I3(s_axi_lite_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s_axi_lite_rvalid),
        .R(\slv_reg0[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_wready_i_1
       (.I0(aw_en_reg_n_0),
        .I1(s_axi_lite_wvalid),
        .I2(s_axi_lite_awvalid),
        .I3(axi_wready_reg_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry__0_i_1
       (.I0(Q[5]),
        .I1(Q[7]),
        .O(\slv_reg0_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry__0_i_2
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(\slv_reg0_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry__0_i_3
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(\slv_reg0_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry__0_i_4
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\slv_reg0_reg[5]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    multOp_carry__1_i_1
       (.I0(Q[9]),
        .O(\slv_reg0_reg[9]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    multOp_carry__1_i_2
       (.I0(Q[8]),
        .O(\slv_reg0_reg[9]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry__1_i_3
       (.I0(Q[7]),
        .I1(Q[9]),
        .O(\slv_reg0_reg[9]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry__1_i_4
       (.I0(Q[6]),
        .I1(Q[8]),
        .O(\slv_reg0_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry_i_1
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    multOp_carry_i_2
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    multOp_carry_i_3
       (.I0(Q[1]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hF880)) 
    rd_counter_r1_carry__0_i_1
       (.I0(\slv_reg0_reg[7]_0 ),
        .I1(rd_counter[6]),
        .I2(rd_counter[7]),
        .I3(\slv_reg0_reg[8]_0 ),
        .O(\rd_counter_r_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    rd_counter_r1_carry__0_i_3
       (.I0(Q[7]),
        .I1(rd_counter_r1_carry_i_9_n_0),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(\slv_reg0_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    rd_counter_r1_carry__0_i_4
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(rd_counter_r1_carry_i_9_n_0),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\slv_reg0_reg[8]_0 ));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    rd_counter_r1_carry_i_1
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rd_counter[4]),
        .I4(rd_counter[5]),
        .O(\slv_reg0_reg[6]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h0015FFEA)) 
    rd_counter_r1_carry_i_10
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\slv_reg0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000111FFFFFEEE)) 
    rd_counter_r1_carry_i_11
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\slv_reg0_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    rd_counter_r1_carry_i_2
       (.I0(\slv_reg0_reg[3]_0 ),
        .I1(rd_counter[2]),
        .I2(rd_counter[3]),
        .I3(\slv_reg0_reg[4]_0 ),
        .O(\slv_reg0_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h088C8C8CCEE0E0E0)) 
    rd_counter_r1_carry_i_3
       (.I0(rd_counter[0]),
        .I1(rd_counter[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_0 [0]));
  LUT5 #(
    .INIT(32'h81601806)) 
    rd_counter_r1_carry_i_5
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rd_counter[4]),
        .I4(rd_counter[5]),
        .O(\slv_reg0_reg[6]_1 [1]));
  LUT6 #(
    .INIT(64'h8442424221181818)) 
    rd_counter_r1_carry_i_7
       (.I0(rd_counter[0]),
        .I1(rd_counter[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    rd_counter_r1_carry_i_9
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(rd_counter_r1_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry__0_i_1
       (.I0(\slv_reg0_reg[7]_0 ),
        .I1(rdptr_r[2]),
        .I2(rdptr_r[3]),
        .I3(\slv_reg0_reg[8]_0 ),
        .O(\rdptr_r_reg[8] ));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry__0_i_1__0
       (.I0(\slv_reg0_reg[7]_0 ),
        .I1(rdptr_r_0[2]),
        .I2(rdptr_r_0[3]),
        .I3(\slv_reg0_reg[8]_0 ),
        .O(\rdptr_r_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry__0_i_1__1
       (.I0(\slv_reg0_reg[7]_0 ),
        .I1(rdptr_r_1[2]),
        .I2(rdptr_r_1[3]),
        .I3(\slv_reg0_reg[8]_0 ),
        .O(\rdptr_r_reg[8]_1 ));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry__0_i_1__2
       (.I0(\slv_reg0_reg[7]_0 ),
        .I1(rdptr_r_2[2]),
        .I2(rdptr_r_2[3]),
        .I3(\slv_reg0_reg[8]_0 ),
        .O(\rdptr_r_reg[8]_2 ));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    rdptr_r1_carry_i_1
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r[0]),
        .I4(rdptr_r[1]),
        .O(\slv_reg0_reg[6]_2 [2]));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    rdptr_r1_carry_i_1__0
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r_0[0]),
        .I4(rdptr_r_0[1]),
        .O(\slv_reg0_reg[6]_4 [2]));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    rdptr_r1_carry_i_1__1
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r_1[0]),
        .I4(rdptr_r_1[1]),
        .O(\slv_reg0_reg[6]_6 [2]));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    rdptr_r1_carry_i_1__2
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r_2[0]),
        .I4(rdptr_r_2[1]),
        .O(\slv_reg0_reg[6]_8 [2]));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry_i_2
       (.I0(\slv_reg0_reg[3]_0 ),
        .I1(rdptr_r1_carry[2]),
        .I2(rdptr_r1_carry[3]),
        .I3(\slv_reg0_reg[4]_0 ),
        .O(\slv_reg0_reg[6]_2 [1]));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry_i_2__0
       (.I0(\slv_reg0_reg[3]_0 ),
        .I1(rdptr_r1_carry_0[2]),
        .I2(rdptr_r1_carry_0[3]),
        .I3(\slv_reg0_reg[4]_0 ),
        .O(\slv_reg0_reg[6]_4 [1]));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry_i_2__1
       (.I0(\slv_reg0_reg[3]_0 ),
        .I1(rdptr_r1_carry_1[2]),
        .I2(rdptr_r1_carry_1[3]),
        .I3(\slv_reg0_reg[4]_0 ),
        .O(\slv_reg0_reg[6]_6 [1]));
  LUT4 #(
    .INIT(16'hF880)) 
    rdptr_r1_carry_i_2__2
       (.I0(\slv_reg0_reg[3]_0 ),
        .I1(rdptr_r1_carry_2[2]),
        .I2(rdptr_r1_carry_2[3]),
        .I3(\slv_reg0_reg[4]_0 ),
        .O(\slv_reg0_reg[6]_8 [1]));
  LUT6 #(
    .INIT(64'h088C8C8CCEE0E0E0)) 
    rdptr_r1_carry_i_3
       (.I0(rdptr_r1_carry[0]),
        .I1(rdptr_r1_carry[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_2 [0]));
  LUT6 #(
    .INIT(64'h088C8C8CCEE0E0E0)) 
    rdptr_r1_carry_i_3__0
       (.I0(rdptr_r1_carry_0[0]),
        .I1(rdptr_r1_carry_0[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_4 [0]));
  LUT6 #(
    .INIT(64'h088C8C8CCEE0E0E0)) 
    rdptr_r1_carry_i_3__1
       (.I0(rdptr_r1_carry_1[0]),
        .I1(rdptr_r1_carry_1[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_6 [0]));
  LUT6 #(
    .INIT(64'h088C8C8CCEE0E0E0)) 
    rdptr_r1_carry_i_3__2
       (.I0(rdptr_r1_carry_2[0]),
        .I1(rdptr_r1_carry_2[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_8 [0]));
  LUT5 #(
    .INIT(32'h81601806)) 
    rdptr_r1_carry_i_5
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r[0]),
        .I4(rdptr_r[1]),
        .O(\slv_reg0_reg[6]_3 [1]));
  LUT5 #(
    .INIT(32'h81601806)) 
    rdptr_r1_carry_i_5__0
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r_0[0]),
        .I4(rdptr_r_0[1]),
        .O(\slv_reg0_reg[6]_5 [1]));
  LUT5 #(
    .INIT(32'h81601806)) 
    rdptr_r1_carry_i_5__1
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r_1[0]),
        .I4(rdptr_r_1[1]),
        .O(\slv_reg0_reg[6]_7 [1]));
  LUT5 #(
    .INIT(32'h81601806)) 
    rdptr_r1_carry_i_5__2
       (.I0(rd_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(rdptr_r_2[0]),
        .I4(rdptr_r_2[1]),
        .O(\slv_reg0_reg[6]_9 [1]));
  LUT6 #(
    .INIT(64'h8442424221181818)) 
    rdptr_r1_carry_i_7
       (.I0(rdptr_r1_carry[0]),
        .I1(rdptr_r1_carry[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_3 [0]));
  LUT6 #(
    .INIT(64'h8442424221181818)) 
    rdptr_r1_carry_i_7__0
       (.I0(rdptr_r1_carry_0[0]),
        .I1(rdptr_r1_carry_0[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_5 [0]));
  LUT6 #(
    .INIT(64'h8442424221181818)) 
    rdptr_r1_carry_i_7__1
       (.I0(rdptr_r1_carry_1[0]),
        .I1(rdptr_r1_carry_1[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_7 [0]));
  LUT6 #(
    .INIT(64'h8442424221181818)) 
    rdptr_r1_carry_i_7__2
       (.I0(rdptr_r1_carry_2[0]),
        .I1(rdptr_r1_carry_2[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_9 [0]));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s_axi_lite_wstrb[2]),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s_axi_lite_wstrb[3]),
        .O(p_1_in[31]));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s_axi_lite_wstrb[0]),
        .O(p_1_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \slv_reg0[9]_i_1 
       (.I0(s_axi_lite_aresetn),
        .O(\slv_reg0[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[9]_i_2 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s_axi_lite_wstrb[1]),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg0[9]_i_3 
       (.I0(s_axi_lite_awvalid),
        .I1(axi_awready_reg_0),
        .I2(axi_wready_reg_0),
        .I3(s_axi_lite_wvalid),
        .O(slv_reg_wren__2));
  FDRE \slv_reg0_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[0]),
        .Q(Q[0]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[10]),
        .Q(slv_reg0[10]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[11]),
        .Q(slv_reg0[11]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[12]),
        .Q(slv_reg0[12]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[13]),
        .Q(slv_reg0[13]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[14]),
        .Q(slv_reg0[14]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[15]),
        .Q(slv_reg0[15]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[16]),
        .Q(slv_reg0[16]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[17]),
        .Q(slv_reg0[17]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[18]),
        .Q(slv_reg0[18]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[19]),
        .Q(slv_reg0[19]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[1]),
        .Q(Q[1]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[20]),
        .Q(slv_reg0[20]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[21]),
        .Q(slv_reg0[21]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[22]),
        .Q(slv_reg0[22]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[23]),
        .D(s_axi_lite_wdata[23]),
        .Q(slv_reg0[23]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[24]),
        .Q(slv_reg0[24]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[25]),
        .Q(slv_reg0[25]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[26]),
        .Q(slv_reg0[26]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[27]),
        .Q(slv_reg0[27]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[28]),
        .Q(slv_reg0[28]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[29]),
        .Q(slv_reg0[29]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[2]),
        .Q(Q[2]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[30]),
        .Q(slv_reg0[30]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[31]),
        .D(s_axi_lite_wdata[31]),
        .Q(slv_reg0[31]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[3]),
        .Q(Q[3]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[4]),
        .Q(Q[4]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[5]),
        .Q(Q[5]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[6]),
        .Q(Q[6]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[0]),
        .D(s_axi_lite_wdata[7]),
        .Q(Q[7]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[8]),
        .Q(Q[8]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg0_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(p_1_in[8]),
        .D(s_axi_lite_wdata[9]),
        .Q(Q[9]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[0]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(slv_reg1[0]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(slv_reg1[10]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(slv_reg1[11]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(slv_reg1[12]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(slv_reg1[13]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(slv_reg1[14]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(slv_reg1[15]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(slv_reg1[16]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(slv_reg1[17]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(slv_reg1[18]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(slv_reg1[19]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(slv_reg1[1]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(slv_reg1[20]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(slv_reg1[21]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(slv_reg1[22]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(slv_reg1[23]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(slv_reg1[24]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(slv_reg1[25]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(slv_reg1[26]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(slv_reg1[27]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(slv_reg1[28]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(slv_reg1[29]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(slv_reg1[2]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(slv_reg1[30]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(slv_reg1[31]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(slv_reg1[3]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(slv_reg1[4]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(slv_reg1[5]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(slv_reg1[6]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(slv_reg1[7]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(slv_reg1[8]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg1_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(slv_reg1[9]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s_axi_lite_wstrb[0]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(slv_reg2[0]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(slv_reg2[10]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(slv_reg2[11]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(slv_reg2[12]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(slv_reg2[13]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(slv_reg2[14]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(slv_reg2[15]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(slv_reg2[16]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(slv_reg2[17]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(slv_reg2[18]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(slv_reg2[19]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(slv_reg2[1]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(slv_reg2[20]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(slv_reg2[21]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(slv_reg2[22]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(slv_reg2[23]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(slv_reg2[24]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(slv_reg2[25]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(slv_reg2[26]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(slv_reg2[27]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(slv_reg2[28]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(slv_reg2[29]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(slv_reg2[2]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(slv_reg2[30]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(slv_reg2[31]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(slv_reg2[3]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(slv_reg2[4]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(slv_reg2[5]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(slv_reg2[6]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(slv_reg2[7]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(slv_reg2[8]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg2_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(slv_reg2[9]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_lite_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_lite_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_lite_wstrb[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s_axi_lite_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(slv_reg3[0]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(slv_reg3[10]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(slv_reg3[11]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(slv_reg3[12]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(slv_reg3[13]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(slv_reg3[14]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(slv_reg3[15]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(slv_reg3[16]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(slv_reg3[17]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(slv_reg3[18]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(slv_reg3[19]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(slv_reg3[1]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(slv_reg3[20]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(slv_reg3[21]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(slv_reg3[22]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(slv_reg3[23]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(slv_reg3[24]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(slv_reg3[25]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(slv_reg3[26]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(slv_reg3[27]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(slv_reg3[28]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(slv_reg3[29]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(slv_reg3[2]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(slv_reg3[30]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(slv_reg3[31]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(slv_reg3[3]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(slv_reg3[4]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(slv_reg3[5]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(slv_reg3[6]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(slv_reg3[7]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(slv_reg3[8]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  FDRE \slv_reg3_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(slv_reg3[9]),
        .R(\slv_reg0[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    wr_linepixel_counter_r1_carry__0_i_1
       (.I0(\slv_reg0_reg[7]_1 ),
        .I1(wr_line_counter[6]),
        .I2(wr_line_counter[7]),
        .I3(\slv_reg0_reg[8]_1 ),
        .O(\wr_linepixel_counter_r_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    wr_linepixel_counter_r1_carry__0_i_3
       (.I0(Q[7]),
        .I1(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I2(Q[6]),
        .I3(Q[8]),
        .O(\slv_reg0_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    wr_linepixel_counter_r1_carry__0_i_4
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\slv_reg0_reg[8]_1 ));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    wr_linepixel_counter_r1_carry_i_1
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wr_line_counter[4]),
        .I4(wr_line_counter[5]),
        .O(\slv_reg0_reg[6]_10 [2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    wr_linepixel_counter_r1_carry_i_10
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\slv_reg0_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    wr_linepixel_counter_r1_carry_i_11
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\slv_reg0_reg[4]_1 ));
  LUT4 #(
    .INIT(16'hF880)) 
    wr_linepixel_counter_r1_carry_i_2
       (.I0(\slv_reg0_reg[3]_1 ),
        .I1(wr_line_counter[2]),
        .I2(wr_line_counter[3]),
        .I3(\slv_reg0_reg[4]_1 ),
        .O(\slv_reg0_reg[6]_10 [1]));
  LUT6 #(
    .INIT(64'h0808088CCECECEE0)) 
    wr_linepixel_counter_r1_carry_i_3
       (.I0(wr_line_counter[0]),
        .I1(wr_line_counter[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_10 [0]));
  LUT5 #(
    .INIT(32'h81601806)) 
    wr_linepixel_counter_r1_carry_i_5
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wr_line_counter[4]),
        .I4(wr_line_counter[5]),
        .O(\slv_reg0_reg[6]_11 [1]));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    wr_linepixel_counter_r1_carry_i_7
       (.I0(wr_line_counter[0]),
        .I1(wr_line_counter[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_11 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    wr_linepixel_counter_r1_carry_i_9
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(wr_linepixel_counter_r1_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry__0_i_1
       (.I0(\slv_reg0_reg[7]_1 ),
        .I1(wrptr_r1_carry__0[6]),
        .I2(wrptr_r1_carry__0[7]),
        .I3(\slv_reg0_reg[8]_1 ),
        .O(\wrptr_r_reg[8] ));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry__0_i_1__0
       (.I0(\slv_reg0_reg[7]_1 ),
        .I1(wrptr_r1_carry__0_0[6]),
        .I2(wrptr_r1_carry__0_0[7]),
        .I3(\slv_reg0_reg[8]_1 ),
        .O(\wrptr_r_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry__0_i_1__1
       (.I0(\slv_reg0_reg[7]_1 ),
        .I1(wrptr_r1_carry__0_1[6]),
        .I2(wrptr_r1_carry__0_1[7]),
        .I3(\slv_reg0_reg[8]_1 ),
        .O(\wrptr_r_reg[8]_1 ));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry__0_i_1__2
       (.I0(\slv_reg0_reg[7]_1 ),
        .I1(wrptr_r1_carry__0_2[6]),
        .I2(wrptr_r1_carry__0_2[7]),
        .I3(\slv_reg0_reg[8]_1 ),
        .O(\wrptr_r_reg[8]_2 ));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    wrptr_r1_carry_i_1
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0[4]),
        .I4(wrptr_r1_carry__0[5]),
        .O(\slv_reg0_reg[6]_12 [2]));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    wrptr_r1_carry_i_1__0
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_0[4]),
        .I4(wrptr_r1_carry__0_0[5]),
        .O(\slv_reg0_reg[6]_14 [2]));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    wrptr_r1_carry_i_1__1
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_1[4]),
        .I4(wrptr_r1_carry__0_1[5]),
        .O(\slv_reg0_reg[6]_16 [2]));
  LUT5 #(
    .INIT(32'h7E1E0600)) 
    wrptr_r1_carry_i_1__2
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_2[4]),
        .I4(wrptr_r1_carry__0_2[5]),
        .O(\slv_reg0_reg[6]_18 [2]));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry_i_2
       (.I0(\slv_reg0_reg[3]_1 ),
        .I1(wrptr_r1_carry__0[2]),
        .I2(wrptr_r1_carry__0[3]),
        .I3(\slv_reg0_reg[4]_1 ),
        .O(\slv_reg0_reg[6]_12 [1]));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry_i_2__0
       (.I0(\slv_reg0_reg[3]_1 ),
        .I1(wrptr_r1_carry__0_0[2]),
        .I2(wrptr_r1_carry__0_0[3]),
        .I3(\slv_reg0_reg[4]_1 ),
        .O(\slv_reg0_reg[6]_14 [1]));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry_i_2__1
       (.I0(\slv_reg0_reg[3]_1 ),
        .I1(wrptr_r1_carry__0_1[2]),
        .I2(wrptr_r1_carry__0_1[3]),
        .I3(\slv_reg0_reg[4]_1 ),
        .O(\slv_reg0_reg[6]_16 [1]));
  LUT4 #(
    .INIT(16'hF880)) 
    wrptr_r1_carry_i_2__2
       (.I0(\slv_reg0_reg[3]_1 ),
        .I1(wrptr_r1_carry__0_2[2]),
        .I2(wrptr_r1_carry__0_2[3]),
        .I3(\slv_reg0_reg[4]_1 ),
        .O(\slv_reg0_reg[6]_18 [1]));
  LUT6 #(
    .INIT(64'h0808088CCECECEE0)) 
    wrptr_r1_carry_i_3
       (.I0(wrptr_r1_carry__0[0]),
        .I1(wrptr_r1_carry__0[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_12 [0]));
  LUT6 #(
    .INIT(64'h0808088CCECECEE0)) 
    wrptr_r1_carry_i_3__0
       (.I0(wrptr_r1_carry__0_0[0]),
        .I1(wrptr_r1_carry__0_0[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_14 [0]));
  LUT6 #(
    .INIT(64'h0808088CCECECEE0)) 
    wrptr_r1_carry_i_3__1
       (.I0(wrptr_r1_carry__0_1[0]),
        .I1(wrptr_r1_carry__0_1[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_16 [0]));
  LUT6 #(
    .INIT(64'h0808088CCECECEE0)) 
    wrptr_r1_carry_i_3__2
       (.I0(wrptr_r1_carry__0_2[0]),
        .I1(wrptr_r1_carry__0_2[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_18 [0]));
  LUT5 #(
    .INIT(32'h81601806)) 
    wrptr_r1_carry_i_5
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0[4]),
        .I4(wrptr_r1_carry__0[5]),
        .O(\slv_reg0_reg[6]_13 [1]));
  LUT5 #(
    .INIT(32'h81601806)) 
    wrptr_r1_carry_i_5__0
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_0[4]),
        .I4(wrptr_r1_carry__0_0[5]),
        .O(\slv_reg0_reg[6]_15 [1]));
  LUT5 #(
    .INIT(32'h81601806)) 
    wrptr_r1_carry_i_5__1
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_1[4]),
        .I4(wrptr_r1_carry__0_1[5]),
        .O(\slv_reg0_reg[6]_17 [1]));
  LUT5 #(
    .INIT(32'h81601806)) 
    wrptr_r1_carry_i_5__2
       (.I0(wr_linepixel_counter_r1_carry_i_9_n_0),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(wrptr_r1_carry__0_2[4]),
        .I4(wrptr_r1_carry__0_2[5]),
        .O(\slv_reg0_reg[6]_19 [1]));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    wrptr_r1_carry_i_7
       (.I0(wrptr_r1_carry__0[0]),
        .I1(wrptr_r1_carry__0[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_13 [0]));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    wrptr_r1_carry_i_7__0
       (.I0(wrptr_r1_carry__0_0[0]),
        .I1(wrptr_r1_carry__0_0[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_15 [0]));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    wrptr_r1_carry_i_7__1
       (.I0(wrptr_r1_carry__0_1[0]),
        .I1(wrptr_r1_carry__0_1[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_17 [0]));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    wrptr_r1_carry_i_7__2
       (.I0(wrptr_r1_carry__0_2[0]),
        .I1(wrptr_r1_carry__0_2[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\slv_reg0_reg[6]_19 [0]));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "5" *) (* INIT = "1" *) 
(* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* is_du_within_envelope = "true" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [4:0]syncstages_ff;

  assign dest_rst = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b1)) 
    \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2022.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
RgPKnWr9n0dGgttm3akiFhAlfB96usOQYxnEmPhGyTGg1AbizYAjGPWLXBWl50n/d0IA71ci4aJB
wt6mtfyNADm3ZReK7D3mKu037BOgxryoEwwf1kiC6q/PllxsdAgEMfQrfHJ3E2AzSpdYjoxVYito
y0JW6CUDcWvWa4WV0EA=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
M0l6KpOGH3jL8eRt3NCD7e2USYnkg5H9GAnE1PKmnjiouFN3Y8kjWA2PZDAQLm9UW+TsC1HeVlzO
WjNCHkjR/6ubCsIcWfpPZWdIuAenlsyq8Y9l6b8vMj8JSbDEOiFF/GHSbKsn22MJdDJKEhHFK6GV
s8gR2vywRFwG69gIRE4qGhVB+WIg8GJrDpDMYH6lCjMkTrjXuKDUcNlJN3NPLuhJ7tsditwf1pr5
moJRmGpJnip/rGm0g4o4A6ev4CtePjoao8C1wFtzHkERX9oenhh7cGjDMejU5IrLv8NxFnLj1FpB
9MuF1beTU20NI5oAn6zLiLiOtXjf0ghU3AN4DA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
hAsrUfp6Qgjm8yBjNYTEtQmVQmMxzL8TE/3oiQSxSI3+yEkXAbQCXkT9mo+LCdv+fGECOB0istHd
eLtbsiYbxjxNxYkXiUrRE5O+aSxynIray+uF9DJigTEUZu8JJXUbzxK4DDUu1Lm9tpGps4+Prz1m
0gkj13RT/Y/418s2VTw=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
BP/54Wm/GJmb1jy0bxWJJX4aiKyiWPVh4X3VL30BQrmX4PlEsNKzBJH3Qu8IIYERfnFP0ifAgboa
vypMQ5Ed0BrMePGkWIgT6I8hxJCMFpHdkSK7m1giSKyZzFfTOrVqoNFXE+qdzLfY1J5hBWCvouYo
jllavK4N3gF9FLScH2AUWYVMcVth2QPaTAU2NLnAUNH8kgtBjBfc8/KbPPTznD1QNVqvFstzcbTA
hGQ1ETVPvINQ0KqxxAG5PRhtQD4+pC+hr/Tvk+RSvGyBOfy9zE86OXkJiYs9dSFhNiMFmCPL9DBO
se4OxNNC0/7aBtb1mkSEA9YFDYEb9jS7Jasy2A==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
SnzT9DVH3xlEN8nrr2YrlvTO5qj7L22d7WaBcuKyTaiHoIwwFHrC4HQbfs0TAwkdWcOgmJoATPSF
F6qm0KiddbrlERF3MfKUldeGBJtqLdX+zGw7+3JD7S+HB9dIMOFOHy+IiCZp1/Pz8epKpi238cel
rcVoJQKz406wmXDvOo8KsT+XhRLs9BVCrBErPGGXKYDk6NXAp0duOgQE9DbslzMU83M/kUC7uERV
tQW02240peKQFp2elEZC7Tetvgp0TaFTtJiKN45REi8GQUCKGa85JjNIk1qb/+k95TIIP1xrHirc
6iX7qbwnPetv8TVu2NjkZ0WDEK5RXdOXcxBwHA==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
erkR82V0jX8ytva+9MzEs0c75Z7j7TsgxWRLNAUfbbU28i+U9YzuZlSfYU75M0f9jx1gvxtBrfKv
cNHVdkR+i5zfHDZsDwfMEEBhs8wzDCKqe+eex6BBEvlIOesCPXrr2RozQgaQ1PBh/os2Arfu+873
BjsVxFJkbhpzIqlddOo/XZV9Yi+eih7A7pXXEBR6IL7Poo4Ka49MiVQU0xJrDTm+ddOuMPDRRD7g
dsxS/uzdcBcO2myV6g/7YH/C2Ce9s6+UywJN/0JeXSqwA7bsBqqnfFicVAT0lckLopMLiuzK7dsN
EwhFeqoetciFrDIj9+o0xDMWBZhgNP1u68vURA==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
R+BI65BKLT0I9hEtsxGnDyM5XY9gzULeTPOSDXvd3KWOzZJAx6C0xlbyZcFZhAEG/QIK2yd0wAi6
IUWxyF/sx3HsqKjhVi5KxnpuXDBOZVoj811O7JukedFVmDW7OHGtBkuiJ5X5irw7mfsEKRQmF/1i
V6lj9HYHZEjxtDeZjACsLY4y1QxWalSKT4HIMOHznBLL8dLbGMlS+ZmFuFn0gcwZavVl7gTkTtkf
W0gn01A9ru7NKsf+iLX0kj4dgItPu9N2g02M1vWQ9UUQEVvfV7lUc7GY1suibrD8aEkhH9S7lZ7n
bFsT4qxyvzg8ML6v4g4v7N6VuyhEtgFgNd725Q==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
jNUVKiwH68vHsU54idgvKwaVJcoxTUuxfgrQpbpmM/IpesWA3wHsGzYClwAxkKzw3KRnFyQqTWcZ
yj1EQ2CMBxlJ0kyNbZW8OK8pXzeigToZ0U6Aq3Gy+j7wBbhe83wE1Ygn82sK8dHTEulvaRLn/c5r
ispy1s7jMKIvYNzoUuZrgyBQyfaYmdqUia8XlQjFd+VwzhTXKwzvmaqHWyaHjfBKeCooO7+oUxMG
OJg83W54EVe9ronFQ8Wr9EOL8ia7qelCAgyQe/bC0HHCoMAm8apI7sX23iMR/wMiPP5V2bQzycy+
rBX/+SWkqSeIE1FLm+muFPvrE7iLwJaW8d1fzdFFjAZ5aIXArbWNfwbK8S0TczXc9lEzmpb69rwA
UJIrs4alo81qGQ32UFhjuMQjX75O9Od1HWHDj5PFaT/Ja5Ly+bK8Cc3gfO6dCE81m7d+B2JBZ/Hl
tBA19QuOAYwT2EIPOdpaVtCULb33cWODWu3qQFhZMmDzKTb3kwpcr0LL

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
MnzcA2swaxH1LRacKDou0ZmiiMRETbWIdHgeBgyQz7ILronsXLoB/C20WuFNGEVSiL2/51EZ6MXZ
vMHI8fFcMQCJcuTBDBibUMKv6bXI9s8fTbtrBZppbF/R1icG5JYhqmX4aRnv4W/dxJRjI2L35nLN
Y48E9OfgfkD1sr+IRwx8WEKFmUhuk8dLe0VOK7ywe3XEcneYvrz+HhPj16bGmNfMwNnDgZ3gKKZD
hRnys+jzvAX3HyISrErWXhMKrhWMxXeTNFJCqNQ0LWAVHQYwyKnF5xVpyXSuGNSIrva+QXqOrZBG
3VNLirNVtMRiKLfwZeMaqvswkqBDAa53utlAAA==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
d0xXkKtsKM8GvXhDZr16p1+oE3uBtD04BJ76eGGIEj/CFECfHVy9qsJ43oSKjas0+AJr4GFFnVb6
X7gJV6MmX/OboC9ier5joUCGz0mxVzkRZK9a+LPEDcg0K6+cLE36kr+FfxW9Uk2816EHBCMCf5mK
A4eAhSmAb5Nq74F/q0quiG416npbny7faiQ+xmPDfYYiM3UuMKaD4iE8ODlz1w5xThPllWESf3LZ
NTkw6fozyTqZ47vvE21O3dgIGAY1v+C6BwlCK24VwPJa1xs9csY+qTk31j5jjAc1ExlB6QF7t9UH
lk70qdNPWxT87OH7kFT8UvPO1D6BTC3/WkDZfA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
LYhdzKTvo93uJrAaiP5OfCDuOnu2BSvPnxlv6I7h2n1+xHtj34LNNKzWEgOg9dUV9cYDaHYUjjEt
DKdWcz6mZ61d5qyxAhpv67fc90v7JVgtOAcT94/Yb+AuLxXFcGA6Gic7uoJtUgz6JmTnb22Dxdjc
KuIewDj4IOTfP8XGXKTaF+cNp0CFrQgTAcVSQFyLFxr0I/9h3S+GZLecA7ntEeHEOfCJzPvy0ddi
7MCdQWECLb+fXC0IAn8V95TumcpINiRAX1BHi9IGJ4QoMrb3jOCrPkFhDMTJj2aiImUWdi/l/0QE
d7wcXlgIEYVeoKYUOJ4mqy+zZPUbLNeOPADUDQ==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 104976)
`pragma protect data_block
FLJeh5gfX/Vovj+9edMdX2SvfXD0cthkhmmhpLERZrbOnsdgbtXEXUED+eqgpf82FSE0UW7Di+9v
pu7uYkb7UpZu832mVB7jUCGEOQCVkPSBLdXFvvdMYoIw+RdmAgsWfhxJS1+4K8ji1knxInnlMmDx
SNt+gVJPXvYFq8RNWJ/q81ClYEV9k+Uyf+IInUPz8TyO2Uh4/avR1cmSbhxjb8M63+Bc/xprb5JU
GHgHpHYZ/L+zF7JEzFzgjQDCSP5DIX3OvQAN4TL1p861DPUAaPRF3stl+ywHDxqPCUdtav/jihpf
8VtDQ8t5KxNBDspiNvGIMsNZvdMTba9Mt2FwAnKLhwRGwHnSsdWc3rF5XpPuisD31HvXa1t3HjHk
G9eb+vx8BjN7x2HfYb8EG6qFAHR2/SUK1JOYO4RGeh03J7r1gSb1wQ6noMQLpoTeCO3FgC8Imwxr
1MxEI42hnXbzNgYLcOC7xJfrLi6HJUymXb152MmvB80Esy6zLxnUj23AxrPAjjhzq/FrWkj6b3OF
pbVd/6V7w9bry5Q1pI2u1b1Rg3UtK1Skk4qr2zzYOw3eDNDXP6GF5xMbmmZO/rHZnY4ISGMBO2+W
M7zrDj+Un2Bai4wHgFjYJlTMa+GcoNvEEQjsuTkryDDL46BlS7RdI9kRLGwaKq9MPk5uFHCLNMOO
P69mkfLblBjuhakQrQoLyFMt1IMWzdpI+6iUnGJn+pdnxfW1tVCEeApneicS0EurijN570TiWuFM
HT5cMHV654tf3jG6AHXpvxMlUxhaRExbXNWRMeVffUFJOODQWqS9w5KAibNGLubOsnb5YXw7RUJs
DMGmfH/4M1/hc0j7w2VOC1BGKs0LCYuSRwgT0PV4rxG5FNDdPDhVSZ6zIWyqEwzQAckpmKvgjB+k
33nYFoEctAzjI3zCnvfEguLaLyb7EQVUrsuIcVNSkhenee1BnZleGJK0Uif1oJ0HmInaSuCPvVYd
bJ3ooBSRkeqG+lS0Znlr3UuSuuXCGp1sX/8W9MNdzPML7c8Tl5LHiLL70t8yRpfNYaSMjlKEfHQn
8ZA32YvUKyoE/87ia0IkikZeARf3NA2LKFlsbMMcw12k2Iera3Ku4zkrTyFjyhdlwQMKhqzCKt6Z
kpL2B2fBMgFps0eIr1ozGbEvFdRWpUapstlDZdqThHdmNKkm7GoLSMjEyKM/vzcFNXaqng2itLER
cJgVxAjP41dG99MIwFUjukjPDFZSqdeal6gTiKj7c50aPpbi9Ew2PT4RhWWZUbty1VDe9F8/OS77
B/Mjeg46Ixd0+1sN1nU/LBkyNNIE458iqHVM6MV337UcnXxL0aU5NSliJYcj0+KUCpS34HzAELNM
VYgMEAoT90rc1eLpOMjCQeDg0bmXpDKy6avBHgWvTlLx3iF/m+bt679BWi4EwdjKxmAJEniauQ8Q
4soRW5dvMASU1OQ26mNDg0ppXjKviFcFcWnd7qvAD23RucmeoRg43e7cGkOMXhsxArJEwEOO9gkF
77Zj2OfD1AO+kc7s4wC3U1usY20x4znc9VCJdX+ieil0U6DoAQubY7oY4/2Xodrw4t3hKqebfmc6
RTlrdlcUZ9C2KUOoHpTW0BAejvkWpTMTbDo8mVdloGUlci2tkpflkTuN3PX9+gs6ejj3E7liPawl
P4+hXEYJ64ojDnJ5HN72JhGEbHrT7Zjj3XqGQ9Ca3Pmzp4mgSreaTbJlrfqF3QhdY9ZXxNMk3aAn
x5pnoNJjfKXx3Wgifw0DnBAXsAvjFCvzkBkTNhqOY6+Q5uxFSt+PLf8FAcBVidGYPcK28A1QR9pG
TN4XUybXiqopgWRRTUYBdnRK+MI9YQ97e9eMgsfeM5Fiotv4M65VVJg9x7jiTo/DjNX//3LbtkVb
CFIFbT9fRzjzsIeLIIFNbqJqxK3oBEdX18S6w6jfsBXGvAt9/KroqtCsUYtznbVLn10jp92ZzceX
nnZ2PqT3yriIRB6A5b53jMYe3ulB74q7QBle8cD/87UYZQ25Oiddf4A2vFXdW7LtoITVm2W5D4eg
qJoSzTFkjxqTirOdh0jJMI7jjXQU1+4oS8fvnmy1zeMZaVyrHIttlhx3SwMsyGlllPFadzz/Na1p
mGIQbjbyp5n12YvxBTEEys3AfreCVYiopPMrQnq272nL4Nj0YJAO7co4LZkE86ShhOF47zNpGqqa
mufda7H5OBy1CykCS+rIFZfbVXpHz9/YKlO9vxGH+96eE4GoNeNfKwlnP8eU3bK4I52pDGTMGy/x
v7SXSu3xo6XN7I+dLstDNkrYlzMD1lPUPpJf0tEaPqWZks/hsk8tp6hKaqytqCNRjVhJdv/VEctR
bOv6noPOMHDOpEhomWDok6p2roqHzuwvLJvPg8sRD+xuxziVsN0/iohe4x5DbkgLMGGzTmsXJ4BJ
06vglTVXe/RezeCkGi/N+RzWs966ft4DGeVPaZgX3WkGGe9fwh/2TFAzomEZQM7CnkqPrsBzWDw7
+ZISJnLplmmqLWvgHgx0Lv/oHAjzg0UKuPpy1cGTw2P8+E3oHdo2Cgppx/uEFSWMt49hR+xpCWma
iEwMtnXJtSfeVAmGhRLw6LiY0X55KujKAFjQmlP8eqPua0brLCkN5DIJ45SK+O7Nz6iDQ0QDwHfj
9TUxg8pEfwq0DJEMHusr0GDmPQrC7KfpVEGQlFWEHt7yeWi1cT/u1TEi9HEB3vMBev0WNwsih4aD
LJ2asOQ01Mru9GkToo0yiftFI4X7GBs9OF27HsQIN5uWyJAZ4+IGwWOUDACSrVZ6+7l32YnpTy1j
hFuhePJi0GGuYkqZddDTxg1t/K3/44xD68TnTfvB1h2Zg3KrFVKoogffOYXGSGhAE6YJx5oLJTTl
Ki1aYqOB+35AU1lAMdkpGd2mf7+pu7AIxmLUmnAWvXukzdS1OKTHxt0ANos1gFuoVrJgpKWhUfwB
5Co1xgioIQXZUgFj7lW3C2fgSkFy22TbYVb+zvrbLvfjpBZyaaJEsuz53EdI8gN/c1iGpLSageuh
ya9RQRsqylxv26R+/5ncazgQLjI+Si3/MuOpXsqOWGjnAVpiKohFnliakNbMjT0TMiyEebWdVGy3
3JlbZQ98416Jpwo1l6dW40at4oOdGGin4CbaunSiMrqwTQN7sJoqNE16POOPyTe6DUZLTzdnMeQS
YNiR/BIVT3Pzxp1mfFrRtJvNrx0/ipNuYKdQzONKtY3xI5bq6MuRRxc0YXIZK+PZ8MsnVHyd9Dzy
DixgFxOtM4/q7Uro9KjxwRUI/imiNfL1wyALa4CXKBuBt/VoEhtmxLnuHZ2NnGvw5SFkyTSB6CsI
YhF52D4NrTtqNSq2117wSssd/7eu7YKvp/hXHGkUCdTG1t1iAQ+/3blXoZG+3YYQsQ3MFPz6nLRm
pMOoDIgvUdIZFrnyKLX8kg774S9QMnZQb5ZN34L1Yuclt5kSEuG9bV5WKtJmPjkJ6dtXdaNJf06Q
4x8/GT/68NbC+tO+zqUaigSeX9ZlHmAV61iO/AjF9T1V7iGI7T6e3mpt38C5RNhEbih/WPEL2VtW
RNJ4HLxhVe/bisY86zqmUaK15OxArdTP3Y8q8noPIXdXG9fEQvHmfe4BnmFu3Z4ROyhq98kZg7sJ
WRTMe0Rz7qT19k6HShVIxtBa9NbC0JUgpkXe2uZxyVdgMfvxKIXs0wbGOaTnqboz+fVYAUZi2lYe
38pQ/Dw8fZ8GcYmoy0Db/BRcdonBX3ZUGyPOm8UhF21MgptnwY3KHSKhfBf35m8ZjoX5rJ6/yvE4
VjajXMH5KIu36vkn72OhMVnYtLLhUblV6kLAqyLMgr1YPFJ+GMgkz6N5R8eS30s/ZpIev3y3VFCQ
CniQd3/p2TTQqvoNzNXqjz+nxBy2xmo5EPIhrcA4uquwpogf/2TgosYBNMDQt0E+tyKFSej0EXUE
moTCxc4rFeNV7x1wHfc9mSp6+6VQ75LgBrJ/pCba5ajjnfaoOH3a8LC7ziBZ0dgGBwguCHZzka43
Y6cb9v0GrjeJxwbderN1hMLrjm+a90kVLFK6PUtzzqK91N2PX+E8lkLp4ihtvKafRPMenau2O8/G
1JCg9rsKk2wHdwoj5V7oDZksbgvK5BHlg0TJ0AP+qEuA/S+NFWLHwxQaTGCpzcsXsjcqZn9HSyLU
BNNrkfSjVFPsRt/XOvr46VoqxxnX849j2HCctAPabJndoUjFhhwaIvw+U03X2KMFNat+Bk73shIw
HucQUsD2Uk3VZM/6bYxbW0eI6ZPTGC6XG0MtYTVSvNH02Wukd96k+UOSsYXiV5fPH9m9c7feMtYj
56zuzUly88kbkyHDNuqRIN8VsWmwdbaFOVU9mwFsK/OGYk+NvV1am8cybMltjnS0pt/F1uqzAMry
8JPIE8VRHqTQqZ07T/pV0XJBhbzhjykgurSdex+2vV6K4Z4ZbP0GANT7AVsdvaOlWrXF3Pz+Y0EQ
Z0rRgFeM8qYGrYknXVAe5jBw8+on598vaw8WHdj6CPMdq6dF1avEVqKp5vOSBrO6TyzAc1Iprv7j
jtkMlbmwofxDb/nm4eHV4sKbKcqmUR982Y3ZELvoWiQ17W2I2BTaqktqZZ6CjuxZjF9MmKW7CDRX
qXtDUEESfUg03XHbGijILS7vkLoRQ/tZiN39g2yO4ag2EfR9CuEmOmdm325e5Hem0YlSVcuJI6Rz
F5y5JLWJ4gj71H2MOFlKoExX6aB4d+CPuViSV1OAbuuUt50HEkqTsmVoRAHdLxYD3ECXIYlKFfmf
q7LYUKSML4sAIMqI+c+zFm3ABkkUe78pFBBYPPbUy/TPQAwB8B75SgMBqBmis0rVomptvoOeBv1r
ptT2pOGqNa7kB9qbF6lqqXYbIHOwO+g6EIGE6A1pqVYi/zDmH+Rd67B2A3eqiwAeXShumUP8brtV
lRGRgzJYeWxSfALaAnzcynmgdmk9UK3Uoq+SkJlPyojztax7SbMYIznfJN9UA/Jmc8Du3sRKZcoU
VV3X6a9Kl8LHs7FrL2b5c77/859ExKqcKqDkOrihfrs6XjVrUxQrEi2fFSkPhk2PnNb+f6+0Th+J
J/NthDUfMRfNgO1i7Ou+Ty83zjc7o8VzAEvTCPevVlA1OdUWw0xyB/417dEAIOW1xnNjo0lxweNO
l4raltGDiB/9/NE3uOZVplOX9DaxTzzOdYYq8oFyXvL2K8nNPnBWYYVgTWTTAQ5VVk4aYzTkSqku
X6GGIGejMw/HaYjOcoWEaYQD8c8wyLKgUqffeWwHqjfC8XOqkZmiHx3Pxj/o1tM+Ib6dLWTp4jr1
+ZyGP6zztDfTfFWa0P5c6A8RESmcYilAPH5eppm1+2hmhflr8N3KcvwyyIVAb2mht/Id8bP0+NOY
G5WYUoX3nJ7sKMfDZl8GBKHSMjrmtmNcuFlWI6vlppEXue07RIkrfOE1oBB6uC8ch/5eijK1V6SY
kX+dmqgmCLlUDco2M9dEMRQj6t8tAjchU/+lo2GEi6NrweNYveMFsdlRUdqJ85nQRoaora8mxCQQ
ebZY338b9ninvrtRRxhNr5DdnJfdRKNvj2vQ5QKGl85OT8tpCXM34LcbZh7t+q9NrLK9gKcfRlJz
SYqbb578B3lsIMmrwWHCrnTvD5zqI1MCZmXEYTIyRO5r/tU0g+bY4M8LJsbSKLz3Z7BrdVUHQI+o
bccexjvC3Aur2uhN/Uh0yfIT9xI4p6ATCd9l+IpJ/fXWaDtuF7KNoRTJs5NE5N8qS1Q0sVWyIYWk
AWCpe2AO/J3U1oD4NhEqqK60nEbi8JIj+siFfwI5OfK8Dg826KRYiawpGf3+GWUWvYu5YFIi+1dC
tauqQRhflfJBTTqfIMed60W3YEyebwtzkaixqliG+vW9aVIbdLCGcgBH86MPHa9PeGHZxUP3aeoE
P2N1yAEdFHC2JZitimizCSRxDV7YLoF0bW7KjkwmeVXyY11gZmF5p+hSvfQLyEMNdfhhU9WY5bul
WFfV2bR6njqAj30YnJ9gumUyPVIS8Gfz8dor9RnrBFytKSr8ZmrXHvKTooAr76tEzhp/vWgJTnVm
4Z26Yi7maMMJFDmBl5gOYDBiCfys6zqcYHRkSewadveV+Nt1qMijQ17sxmE8G0phtMmVwglhE+b7
IORt6L06JhCiHzzwrgvFZhtAKVRipAnmoSOiJphNlud+mwevP3RRzex1v1izRaZq72//oAqWynGM
E7V5DLBO8Whf0f4JRjxvXSqxR4HA/SYT7lyF7rDzwCtiDSpbg9zUP0Vygb8uoPCdW1DAmdPkhwXG
RHHf7PfhWqh2D+2SokrINxopwOZEcLq9kkMewvJXskLPY8LsxmxiPySQPOPXcS71KzoKKfdFtecA
I/yPRUkwwUm38MYKWOAG2BxKnrrTkXjYX7/RwTW/ud7I9G+0ezvubta7qYRrhare5II6/9An+B+P
/hZCbIY48MM1q9DgiynIf14kEgtUw70vyEbmp6XPBCdPOOq8Ti3xbcS5Vg9wkYI/pTz36YzCOefy
snOpiAEO2npRMBf8/hBZS7ghwcR2JoiiOdYgmLmlHRMUL2tMXk/ZltWct2iHYGlrS+o/7uK1r/iw
QqPmzGg/ZJdk8zIR4O6DE/X4Ldtzt3UqBerFPQvCU349Kl4Cm9CpM7aYAwHsE768yTLdeRrYC1jQ
Nm9N97BxjmyhFUskdRcNbHq5svjcMNxWYx+9KjCRQAZYE9k+bnxa+LPATyrgwDqBA7gbTPAKf6s6
LSIa++OeEjK/4wuAk1h6qrjHr9+fkGBWmoOIuEaK2mmIMYEjhHSlS4SB3HO8cAkxhIyHwlc4Ejx3
t6CV7MVQDhwVJ6UFkstPZLW25OsC9mMq74xCkgL+qjmfyux34RtXiWw/9aQm3SFX9djpjX7UBCmL
Rd7OxjZi2+qCb21e/wVcysNx9HyRaGVZHrXbsCos+r9KGNLJ0V1pM0W/p3M5LBHX815iTnYZIsuN
DuI5BGIEYDygWXSFvcNpNzALyNSAKrYXA8biAKkt0Ex1Pc2Ux/qrHWPVGkb2vyaZCuEnDH9A8ppL
jHT5/NttBQXibJj2fGV7zwsq8veAwPqpBaNllevIKFbwRPLJ4ZagAOYFWAICqS97FWxBQUVZ02Fa
hhV9n1g/miunAfcDnt8ytTh38ifk+HvRkIiMMfDf1PWwbhrJfSaeAZOqcaYWHHOvRay567sDtjmj
eCv6oh9xFrMzuWzEHE3wN7hU38Dmg4lTV+WQJVauxFOK38F0embfq+TjCRopgqAndO6DGD57TP2y
FlOpEOZwq/4q+f5jQGTlIdBxvIfNPp6M5ZWwEZRy+ibyjG0WSl64VUcxGlTRnAugwN6qK/K5cCgj
Vmt7DyFsu4utgMSpyZsQtrcBbBH9RZEy2aYPGLOZh/oGTbByocOr2xvGAWfpdO+OBuEkf7hIXDaI
f/NB71h+hVVbvlyrSCg09VC+dLJWjvdNq+dhjHplCs3kdLy37v1ZRwAd/BJgbcV900QB2zonEFCC
UtJrnFXhRf2lL+U9M5sXGXi52DrKMb4vHuXJLnmBNQdYPQlfUc/Jv2nXE6oB3SNOVTQsRiEP/Wlo
9fIzSoT4wlfzpnG2Au1ZuS99tNX/rW2D614sCI/+EGP/qD5X/TwKFgbreR//6gpnueHY43JoQqeO
Vb01JVl45yxVXOXkO1N/4P8SOn307RNt6M02k2ItPK457Ku0AAaaVB5BvE81pF/cS1TVo03WieYw
lmkvqDaRk7iHPeN0ZJ0WxxYFj6jEnEOElyc4QwVCQzhqAkTpfyF+D8ZQcEK1+jEsC238JhvGXvgV
Rao/lJNBf+mYEpGnDafvj80kMxG2p6Lrk3YuuB/jatVqxafWDCv2pmJrpv0Ly1grt9oH57op98PY
yWciidXRpO21zN7pfJAcq+y86B930y6tkG9xEro/UD34J/sz/+ZjJ41u5lJTzedIaAr3xVOJsB7H
0X4L5Z5QLVMgjdDajTDG5k+EEar41RuXbzbIZIBokVKE8qbttqfafXFNjMVrZMpnVEm1uKbcee+F
PQUhhgsrMSnL0311iZ+KmmATZxQ6t2AYXkkLX56JRu+9T+ETFlqmaz26IU8Y69Bjdoy/ULk+RLvi
B5Zii8gQyGW977+yiRxGBE7bQJdt8abffZUHR/N/0VMBCyHXmZWnrgak+GFfbGypByRYZt3wd7h6
7jAbSx9u+BhffEHdSkLL3zYcAwm/+8QWFVlJl+FRB34sXm9wyeEMRobq/jUtuxIxOinUtEEgNmK/
3slKER1R6uei8yH+o2rNWiFsil6V5mB4DhB/xUxfUnLmLBbHKfAGWqz4pYvl7Rr6pIL2Jk0vwfVF
8fRoezS88g8rV8Zuadwinul2zso03hyq6WlM6JimqIan88RPHrsjJlgeUOy9TYc5R4CbiK10Naci
roiw+gPsu7A7VnoQgOvUnLnFL7Yp0X5bCADRatTq+wyzBYlKWk61Op7naT2UsyNrnZpriSVMo/7v
5PLaqOAL1JZwglVqEq95SfVQo7TDK/WV3PDV8jRMERabCL6AWCJsLxS5wwbtjiI2Lat7sH+Jl2Xr
RlddCP8Q00dGAy2qxpOxbae2SsVT4frB0nSeWn+ANYvUXz2rL8RgyeXCs/vVHcfx50ZTlYVro8Dq
IrNssfbOMKrUYxwqNzMk+rzauwnoYcu3FeY2RCwkEOCsX3TkmTtjafllUeuOEbgQlQM4FuhcZhC/
EwqimRp7iMjRgT1NcKhGpo9bkbH17oKJp3wI99RJ64tb3b9f295KgBmyIDAwyHfMeH/rR9oBPFjy
spX1kCY6bbBWdBHQQstnQSJoCOSCGEcGgCjgfKfYkAfoNG8GklZ4q2d2EWWbBImw0JnE0IQDHtms
+JvXWGcOcunkwpyfJx/qNbfHuoNjUi7Ih1ZEBQHBosXP8BTVboSfz0wyoQNKMkmmAE5lYszKDL5H
FcusJfcuPB3hHmhpqy++oKu5hSpqZrwCnhI3JYy8lGYCa/8xuaLvd8oFVEP2wQrehQUVQ5fp3W1n
6DpTiKHKf8R8av+kV50B0RtG9O3PvvFqI9yFKeRG2daT6sqPxtdAZ2RWvtQpoAt3eSpC6egLyZ9f
56rLt2vpM5fc1Wm6UaxyePxybACVY/2XwF7TC3LyK5NLZ80ltjjO+nz9Yc1AMQvRORLtatZUziQy
fxvA8HhvBq0feAJr26oPmMYo2jf19SOE2WbQodgWJSAdmF4DfYA1wL0vx4o2Vp+LYcwwAEWWZQ03
qfUH+jcJXK8ByScDZz2rwSRojieaU331kBBEU8Fi3zM8llzmDrDlXN1ZvuRGnkQj6Nk4FyIDZqSt
W5BO7oZEQoEOcIyqLxrLrMmRsR/ycutz8xMUCwW9foAPxeM+hCLx2PUSKmv25UZhOuCDfiqd7O98
dWC47C1b9YlDPg5ccDekLVlpYg2Y32QpWfMjOR8Oyx47lgaQX4NwZlEkD/sRpGM7vnQa8OjPWdRw
qd/zPDbamCONb/O+plyx8iQLaKwEXvTQFrwqEEDCJFBJbN1tTihZxNDSnmhsUhNhiVguvKKs2/d4
OmUtwSLY0gJpETUgOEpWmRcRHknFcq38D1fUiXg2m9v5zG63Q2GZjzf+DmfBt8dd/OtEcAHxZ3a5
vlbIFon/+//Lkg0AJkjif/tknLrngXydMnWfn7RkGusy3H4ZVnzos4AB/fmp+xMd++l72Ks6+owS
NX3c1ZOBR6Du3NkzAx1XIzkblwvsBQFtu2JwTLKMNQZApXqfAMPyFQsoGq7lnPJSQQX4asXAdHvF
CxHLbHkjyIyV+OdFSMAx64SINqbuEDX+vTU7VyDbrvBsaqe0erQSKglMlcs9ds9W9RYztcJwRhOw
NFbFJ5nix0hN8wc0jhAPlDT+llkyHJL0XvLUHWgCRyxRXvxr/8RLBxPcNmduQ1S/wQANReW5rNLc
K1co7S+1XltRG1CwmmSJStmZhUiQnEjTKpxL85bRGEjWYnsukslc32GuBDaA9G0pU8VDTjh2V0Ig
d0j90EUx+ESjjemWytz7qHo5rGHE9nzJS1brkgz2JPl7DjO1wAOnPh7hxfSLwrwOTesWvQXVR1Fx
9TQnG1pCAXgMwQC2F4EFuKctgrdrWaJ4xHCNZT290S/rgyDosMJai1kHiemLDJrkw8Ab17qekXVT
VPtlq3wSgMxsWmV/i8TmchkHI313SBZFFDpiqXkIAd5i1HHN+kdbQ4NSl2MpGUKwB+j6A1G3CSWq
/fry50g6spDZ8t2KirFJluUCZBhq4j+MrpkJh5tIZyof2vB3IM11ziTfOdYtYPm+oN/Sh+mSLnBl
eePxalxvgR96FoufTSGuSaiWQO5wM/7xTyibsid5WwNWWNp8EULOwmInpl2VEgGaXX8Ju4du4s+N
fCNa7xPCjJOGKvAdfGIvInLMgG9l24Ida7uq3lly1bhap7UeIBgpTbogIbyF7GGsAWOQDy3m4tkG
kx+Z+LySl6t2HRqz2NGfj7VLoL/zOSfO8WF9sLoUNSwDsT1F8WJmhUw6nKSKFtmDOR3AtTn/NShS
TdksTrbMeCSa+JfZFGWr6Uxp3qHI5sNlb3J6Vy0FWx4Zp/1tDQ4Wm3AHvV+m2Zvwm+R4o+YXc0tf
vCrPlntQJeeJtDMolVH1JGKEtYlGtiKrMXhcuNwD+uWNx4AmyZ66aNMNrbg7cTr/JWKp7HZcLyiZ
TY6PBVblK+CoKJ1EeUcs/UZy0Qckp6QlmnC2bPt/eTX1MUyWcwMsHMqRw68O+2ASCPn70X+ry2kL
M2Nb1s67kugKGcQ37v9s3JriEw8MQXTLSXdw4oMA0l4CbIOHECruPRDulF7Tl0ZnUjGKIMviiRoX
mJczzkedKT9UWsEZHyN/E3oMVcDhs4wgU7kNd1Nvp3aqIzyqnJNzoCS3MHabUqXkz+PZIeL29blD
Gu1krE62aGYO79QniY/6B1Cc6VzDKBbNoASNXuvgPfxGUNdic0dROCAk9yaks8fN5Q1Pu3IpnOa4
6kwGOlrYXiyyaj1MCtKCemQYacupsggsL/ZgVf0eASwwy4ORSmixMmvP2VQIrFg2dgDlnktmq8d9
wpVZZDl63KDH0CZISFDWbDLdbx+woCsJretJFovNrl2txFiqjz46Yv+9Fmd8XN8wJbY+qko+coGz
tcXBsIE1cvxOQEsJFWAXESFgpYCRtMSGdXCb2wQcagoLKqKO0ooBS0bM2BJGZEb5/6HOKW330pav
U8SYKnolu+EqMLCR78Difgec1Hkh8+NxUZnvpugAVFAbgXz4k4vlU0pCquTAtwxpyHkd5/uxQHWx
epdV8rcrHoEyyBoFV4npxHlvmG8y8cnJWyZVhWe99ypvBfGlKR6v3wQXAAaG0KJQVRwqWddrMObz
ypeEYhwZtSZnr4FcVqBJeciziW+/GNdGFl7xIc1NAUT8Q/6TsbyCMx+HLPZo9gFSQBOGhfk8ET0M
s2MF78GzSyM7alMuwVLLAuf+krBqgjIfBQhyvN4xuMhPrmKpj6NT3iw2XzFh8L5QUxe6fud2SZ16
oqCzI+q3SsgM7yp0ZmI/EmRN/1WIeWajeNhyLjcJbU+d7iAUWG9nu0idKvJQivNi3cOFH7ZydOne
1NeSVdqNbKzOt5BCngD2FX5qfXe5chCk2sCnjg97B2KeTzY92K4G6eyO6HaGpRvwtj+/8HSyprmV
xSXgoDq8sN0PeHxuouspldL4pFpeyVVFf61vg744+nWqS1jjD//zeQpF0M7lMFydP2MM4u0rHZSE
PhsnfLTzeBZ+ZdNUS3Nee40eGK0nz9mARZeTRXSB0B8L9++2UUyiPcw01R1ZoBJ6AbHrnkJTttJM
VgAVe3TZWRi1wafiR05IzX7YXBpkl8cSeI5PRQFvm9JfxwlyiNmjvtY72bn53DVPJRpaTiBAzWPk
viELT/35AXU+0GEN62g08+X9qBSOLvJrUKi2M67aFzmomv4o7OTlhsD4BYyk//26eUL8nVsILZ4A
jxCj6EHTVqazAPN/hLQLADr4Nl5ki35Dpq+9/yQPpYJxk6PWdc8Pf17t0E6smavRB9SlaF+XrW5q
YIGtSx7ZAUgMXBcjnTjuS4NUojvdiDzFd0BHMb6G1CD2umT6P4VtJGSKib3rqrN72vUTpj17+c8l
Hch09Wuy7woluyB/luNEN+qt14LuBn+/DW4Dhix0sV7EEb5tooOna48nR87unLmgmgg4ZbqyMU4S
mwUaBrQ1LouYMaxTMrlbrPeQEXja4xR0JQUQfBxAVjXA3yXk+4Q9oNYELD2D+3WAYHx1DJ4/RxLM
5hEuqppTAtoHLKazXWCCCTjo3cGXzyznj2mf0z2vlSa1CR0WKJA6BNGOQVoY8kQtDuzSoDysf1T6
ZR+/zkZxVc/j2KKyedG4AcfzQI90U0j+lhQd6FYvHkJji9a2XTGOBy7w74W8JbWvPDBPCcyTWX7l
LfiBI1ssTTolB7S1xdiiOHaSWRiD6TdzuytogTVAQQK2IPzQIaIWpA8vdUBwJPXGqlktgDrxPshu
L6YaRCOkh/RM1G3zHwEYDKoxHY/lplmAbuTrhtiPrlv8A4MkIAgRMj5oyWVCiW+lZM5BVv1vbGTI
LyD8Y2fOjFsDAK7RewoxsQzK4VT52zMVeOB2n84DoC3n/yCY1jxzZNCPwNPZl3dFcpxRBnri/o1k
zAEsc8xx/OI0s/Tc1yJPrOutw1Hyi8m//ZcVdrxWfqWLL8KczgRa/RdAFDM9GnVHXCG5X+QohRX/
eGH9YElCe3PDdwg/vwYRQX8ShaBAOYD+aPTd3SvAWThettBLXytj1i4p4hCX/EBjCSV2W+A49HG0
EWlJZ9MpWTrBLJFe+eiXq2dBaZZt3lNDl2W8v3DFcvT1QjjgU3pZGUuONRd9SIU2siPuC5515yH2
Xk8QAj7asNLwrP8tZreNjYfXGbkAx93ayMuJlKBs05iZtCYc3OMr8aGVQSU1FFrPerY7XkRU8UPf
8eXhI2pGf+XgIjP3SvdzzAATSCj7D7Y8itySObOiimIzmQO9fdZGll6NPyVeQEbWB8w+fsLPgFzQ
bUUQxrKdZPPuw2a9FX2pbdmNxy/SCHkGj8/m9tsH9+uL1o8P40VtbMUTa0IXrLlatKjfdiFnCKz9
OtT/0+M3wN6/OvKrfJlyl99ieMpfEsHClxGbo8sasjAiHW+TFGGChAx/k0ANVO3htNllFGZVSbHn
4EvO3VtKhldkDpHbiBOc9MGezO8oMwbPJCK0gpePvzk1llU7w3a5siFXKbs8vdbqPBZIEvKbUCVW
GdsSWpDGexCYn4oWG4ytWqfPE4VXYSOzmI//bW1X3FXrzI66gu80mZ8abkMJyJ7Qkys3e5yceGwj
CTX/8b7nXclvAsX6wuJDCeY3aIJKJnd95wwqi3FZ+8LBJaRgpbq63PYIheTTPi5orsCnt93SNRj1
2qPhYHOnjBxojtDPojOmXgUbPiPfFq3bRSS99O7m9U9pZnp3cU+cjpTe0CcsEijxT+mfEBi+kFXU
284/UiXDb5QtuUKusEy9UCnoxISD2ulfC57Z1esuke2ciP3lIzb+0k1+3iMhGh+YncXvvLxgFViI
Jh7Qypvpv+EUir4Baf07PxRjwXBUo6hEUoIEXiigm8ivhlfNFZneEpCjaWMSPH0NKjOO61WSqa+b
zwhW8+91eCINad2xo7/41bAZEuejGUJSRCvkmFrXRFpqERUgQmabEi/aGrcsI33alUxNV1EzeSKW
BJvBE06s7krV8UEtY5UH5Z+TdpFZeiPABqn9yqutZCQtxYTIqDCRSrV8BGQmtgeec7/PQaFqdaZT
O2rsehFvaeT+QhtH68gFs6hGEiyPEdSKpjaOaPOLUqIeHDch5PFtxWkWHtEWTr+6H1djZfBXuneb
uqdms+NyNtbD3DxqG0jLboTFFw5cEV0cZyaHS7itXstjeTFTb4QchP4jlqLmJD6DX4JFbquGAskN
VfjvUK9Szmr405cUNMUIiDGq52hi1DGwguzy6rrP5LvONsosewd7tp3CdwomztKh0YHF75rVIER0
29qRQ0sJ8Py7O3dbPeeguZua9djeBsrtVVdvghyPz0mBjjhp5mB/QSvV9IcCrSArmcpIu+HYft7D
lt+P4UFKyjUR0oSp3CU5dZu31aeyoECaQbePHGESdGXyrDCEbedUbx4Y0oSGBAay2UYqXpsV/XB6
wfBhyhQubP9QJCTzaD6X3RL9aqh5xD4+GD4/5GQfMcxbd0OOr71wkbgAo04Je6ZRoK86rZO/au2b
V0vC495yKlGKB1dAKxSFjyDtl2i+wBm012NQWuBq2uf3RmCYbPxMbslxr8W1nt5yXd1619mGYLMn
O0D06MOTz51LDBm5TgokWDyIwST4fXM45SNsHt6+/yggvLc9TJbxlh5Uj8Yb8TXAjthxWV+AADRB
BEWonyylBergDXXgkSEVwP9t6MoKasJoA4NXPo8Lt5oYjkI4pZg9ZOk4iHrV/IGw5knuD0kEHT6H
IRM5wuHEEJdsv/Kqp9GaXe+iCIwzJLcfOZ08EMhgoO9lJyWk40uIR/1IKIFFhWOODASMoqY48/b/
BnfPxI3QmCGa8wYr39jF40CdRJAuhhaFGlDPz2Y5qkhZ8SB4428GBAngCG/UZ0UtlFYmklNPnpnM
OuD6M5qOtSXEqw6ZLgxUSTsLBG6IcjrOiyzp+9LptPMdBCUSQp3uwtfXHIlYnXNVscZJD32Djdvz
vRi74WUE5iHFdsOW/Yg27LgrKPbEijN9Yb+hh7btbwSx2WHWlHKIrMeEIZ3MKuXJ6V2kkeEteo98
FrNzj31dO+7ZRdnEiVERuUUj0U9egMYPEEbzYlmZk6M15uuss1JUwufnROe/ib+0vMiGxcaDxihT
HPoyuYE3kqNMKMc42WR0b/KA67bC6eEPyveWpurAmBrg45AeCmDAJowfADbPvcS4icbSS+OfbDu9
Bmm80emMAxVZFLR3SMdveJfBmSbP7Wu+3g0K54j9c1/o7hydPtNNZnHd/nba2b0mZoL2ZYRGPk1e
xX/VJdTMAKuo33szI5k/snfoELf8qtUXy8XmcGnugIJOle9rAnzldBIS/LvVOKvuMcRLVXzC3kVj
6esQmjPubHZ8pItyo5jT49vetK0SadcrdrZBiAJUotXQ8MivXkB9g9VvX/CQlOUK+x+87NZ66UKv
WK3Y2XrxZVvkQ6/pqg/JByXJifkBmsh2A8CjTGYtFdTueiJnU4x9T+ACHmFHpTYMCgVLBr3H9jRm
eExlLQkOTVOlZDUJ9yD1o+8lFCp6OlqPzUwXPu5fsxaFxK1SGNKicjkushjWAk/aLnqTIWSSiiGl
XDbp7O9VLbyl3veFeiqR7U3mx3CmSZY0kiNNuW+xOS1bBjSSlzWnx9C7NwWqbZ2dMt7fJvTWWI5C
ALSeHS+nPhswSCAR5nZViD+E4+sSdPJO5J4MxlY3XMOV5ZxkHtT8Jx4zgVn2hiXzo6iRquROm7EG
zEuMJyE9m7ZkrNc8202IsO685RJrI0bIYgKsSbms/mMSCQKhNk//CyMtEdvU5UNH7L59cpdev9uJ
aHrzgRPZs3o7Y5Z7+Ew+ZMqv6gcjIUCEP9D/S0puV+egYf8BZYG1Q+LLN8JFjJx2Q8K4aJqgXwfo
giQI/45VkqoQ+H9Y+1eQHk2tIyFLOFbfC7BZQ3Yn9jFWBk4r4O0cELkTSVAb+KielzqP5uMZAh23
zF5ypsRDJ6VDIIejsOznQYdfjLm3A7SeZG08G6MurSNdWouuqG5L0hCLBU17gu1TSX7+FTkcmSlc
G4NOtMG2npHUDRJtQUbsUzPRJjFCUaTdhu6dwEV5RMlpsL3Hb7keA+pd5yBVkAJvrL9VtKgc/0ZV
n70oWy/7rT0J9phgbCWQWH44rWCkFwsATRwPAck1oM/MuiqbsCWidJYPoFL5PiGr7Fp4BnN2gx7g
LKHSLBdvRGd2SHPfLMjrwWdgg2IYdJEVEClXN4byCYLISiQx2eFe8PLL6ejY17Ggehlw3yft/Xuy
DghL8EaqBm878s7NBHWWDGaFTwXitOzV2ii+ebHo8vYiXLmuSpRXjqUCm0PFyS+FitWB+TJghoTo
RyDlRxMLLFC3KRhM5wwKwjxrCMuHoyRfBNatlftCWl/ZJVihWDC8Y/GjClb67H0dDdZtLP2RAb3w
8ujhTspFaRfHE1TT2jKf9ByxxMmGYCF//Z/tg9A+xiK7Tcnbj3P9h+EYW3Zur3QmTmIKoyCBNRFB
PcfcImy6cZ07b6lkwAdaeUMjPlZBCo8tyICh7C9spcuc7equ331m/BxecvaWDFgmQU9UEmVJkk7B
esllL4steVSqUP+l/gL2fObN7e9jnWY3t3hfcF5/hj+fbDO6SXEEC/AYxmH5JW/FWN/5x4BwPMsR
rvn+Y/PhM/Ve3GKcM9YSL5fmbPtB+bmsdVlo+QLWtNhqNUeuHGaS65X9ldR0xusEH5eMVJHXwg54
LH4GpzRfcpWXGiP3ab7UIPmWUDWcNfQ49lhZTHLkFhR30RbeMzXOqC7w//IXQS4YcnWMriC77y+g
GF/mk+1gRzzeZVZpK9s+NJoMbTU2vujZnw2JQi1MTBJjPyfrU3cV6lYrz0Mh4KLSIkZ+6YettfFl
oxxMweFJHn/ns4KN25A4SJtN78DkLgetb6ZG5Q88yVm8uQk86ckc68pBpVba9RLM4j7qsiFhWTji
9GaeN0vujVgSZn5pj/voS7gFcdtmLj1KTf9g67wAefziNt7EiMZhf7iYkdPN0uP6nbd+lGofMSxz
XkSCsgOFQBWej12o+2cSWtuf64ILNg6Xraqj8c5KLUfwCDCmq5EcUVOXiUXlFaBKr5udOK46vvUb
sPlUb8vmaHZgsesQ8r2/8SXWe/aOJqHELSr6uUkYHySkCPeJjMAbpWkuHXMzmuMuSh2tmW0JlzVq
R/BSayubnGIwuunfde+d4VkxM5CjG8bJYfPBRzGQbHGWrBn2AdIavew+UhwARikeGCP1kJ/L53z4
gArEamd/UhMuQecZChBZ+f5fInZafXnvDA9gqwXWF2bBBULTOCyvjTfvVd0ESMf3gVTYLdmOO001
W9Ixk8PWxGN3/nq4hiSwRDlUI2gc0NteK0ZD0Hof1HMlnTXc8S1ICcuGIYFNR4CXGftJoXNJqUhM
QNMGg6mJnXJA+oDf9wx/grmKOGjBe3f1i+ZsUhM61/2wzTz68kCLrDk618LYCAOCQH6GEeBx7PxW
YO2/25a/JEvnKUFwqvI/8WfFrVn/vWtTfIa6bTMKWkinxlqAV9eOfsF1WO1cVVQ9VRXNHioptEYB
CYfkyvpUclaEhdXZDNg8pC8qN1dnon6JDXpWbGp+9orW2Cnrm/8oMROkPf7CbWNGYjj9fG/9lDPk
FEuuhbuSXkx2dxJgcdEOYtY7n27SQT3Cpyjkk9NHTAGopLpr+9qpP8tVjxkfPhVMQycVACwgnjDz
ges02J/CH4nJvj/vTfIqujPaxNFAjjqwqX6hAAf9UZVb+nxs75P0LYXskm3lxK9XPoI89LTaK06L
/vLqbNIzoaNG30dt1RLo8P6RqsCdX8szv+Vu98H+/KXPuG48pwo65vQUZDEXk/vch5OdrwtsYTtL
En2KQHPFt62E9NXcRpklQzGGAWLnHofwWNTjLgAAzqi5/ORDhY7NrkNwaIYRtj28xTp+3UvRRQCf
CJQYYPxxQK/+zIuDTtwRZHU/Pa4xVMfMUA29+DYFeOodQMzMZgvN1S2Fg+qqCcCWYqZGB6YnvgF5
2eyh2Spqx8r7pwA5EgQ7DP44M58NLWuntx+F8yzf5lR7a+cXK6kfl87dU3donyvr8/NDCCK5TbMK
sH6+vvdysxD3xOof1wLL5kzDNNJBvcqpZWIGJdBIih7mK3tJd0mLi3F909FiP7jVjRE5Sws21nyX
Bhx25B9R+iDPjy4WTB/cG+kYwqu9RFnLDOctqvgXWUnehslQqTUpWfKNDCme/HeuaDVsqtbETrZd
LAYm2WYXwTVJb7dhYcfdgXV2RH+Hzy7vXZ8i9JjQdh1GP/q7yAyt1pD1D2HHVk2ONho+cB2THb4A
zblEZmMomUT/yCRjKpyKPpe9awG8+J7MR77VUz4yQbmM+MgOcLT8QsY/XIap2aA9B26tFdNUxTD2
3q5sGoqp3UnPmV8M9JqonGTuAd1+Rpfs/bf0+CIUoDOGBWkvbUyvnB6U+TFfqvcSxaG5lmNLGl/r
qJCaf2S4nyRJokBKvijgdRNnBLDv8tAuIaSxz4EcjTwvldBRb7uSup2h+rCI6xaqWK9AJhmilEXn
UQqG0du1Gvd89eH+EUtz+8NtEZke1bqnAqWzfaBrUHNYkY2B/bMc2b6UzS+IJFvmAF7uD4FSf5jE
xfBXR173J/7kLijQQ5AiLLZpcQAuEv+a97F2HGhEm/FD5QJrr2b+jP1bSOy76WYNpznR4i7E/zhS
2cNQI+gtSUEdwdLr5r+AdNDh7KuyTxaMk+5Pu6qhyuj4wR7qARJKcvi3PB2Hnqp02NP9Gte/3nnQ
tGfJwPxk5jntPNnvQEGm2OerII939gwrAf7aAkNQ91Prclw6wEVK5XBwPvIhKEK0bmABL5zbmKtL
sVTLC/56TA1ZJ9JjUiif6JvCZ9QepLgR6uWxhY5HPXSsRruof9RE4jAnGOFXiST+Fww9WFsNKZ/w
H8oZaze0J6D2A2UlRkgMYndEZw86LuESkuMWTwOrm12uyBaZtI3UKV2jUn9Zx/PpxeizzuLpNHQy
Wwgdu0/gDTlsP9c6AmZKtC7AbdOSDkHmMfxhgs3RsGkY/p9Bskwl8s9Y2tojQVoe2MSoz8aTwPSm
d1OdiLF+wZUAULJ9+7e61FO0UVrtUnE69LOVxmh21fTaS4zk2mWin5gxw4qgkuj4E1mBYvNLtI57
ECjQ3EZmTgqehWQ4XZoxHWahC1RMsvhpkxEtVKQlX4IvgJHxSJUhet8BF9v+cQ+O/oocDgU8KGK7
S02ObWy718czMaEMmadGSLW6BnHqCd6cr8N/5Ipue5DqHcuZdjwJEa29jO9QgV6ujIxzRZ7MyxzU
+dm3uvrxZeIEvKWia41dVaXIXq3Bb7n+5EppiGUkWVSaib1ovuCn2KTjhwZsO2clc5tiGCGAQ2xY
STtla3sy/OLCRHIbtqk3HBWizSgeh4k6CwlvX3qrvSjXYAAqaMke6nNJg2xMpezmT+QYlDaYalWZ
b4Va5WYkNOpKxe17ZA7M5Urvh4DO+lX4rXskabTgMUjQ47Sf06pNqzwrhIMwYdZ5SO18WaXci1ZQ
FMDIZPKG1awtRacg0UPHCAJcSK8nY59wqDfF9uuDigWlI6LMOnS7V3M2zueIiySqZCjF09ywPuVo
FKNL5qKpPg2XoQjJYiDIHsy1qyIqeW1tDjw/cjGThGv3DuoNxJCQF6FiJBZHdGJkUPmxwuX3aBiM
Stkid1T18oB7lZ7Pjdd49h2VI5fXwMm0A5PQIdiont8hJ0EWpWU2LDFWp4FjbJ7HjjpyU3xxLXMm
2XPY3TVn4o15OtRdE+xbPxYWnfZRrfkXCglpU0xJ+eWRsMN/9uuqf9yf6ZDr5A4xAyVvNihGsnhw
0bqMy+CGlwDf+M7L5qf1jCrpCh/Ep5sKkrk2cJah4VZsbJ29ofQ3t4OegYaYatucbtQSNjs3QDOF
KFSE0z+MBA6rrkfLKHkrPjosBJVdfSDCLCl/XLrMp41QJqeCkcWM4lRYXtEvQXsDIArESdCm6zFN
AIlhNUkeILixfTEtZrHVkuPcy/l8oux+hbrsaLBanuAihl5ov9D/AwXUAa80mtVGCcEck065Wrh0
4QC9iaPghjYB6uXqaxi610BIiFxsqx/Qur4og7gpI5uR9/w0W9bEmCr+etAhF92D7uvTFVlOsvV8
fhez0USJnXzCZqQUwQIk8XUD77nipSv6m8TY8tkqYlJtMWGFRRZCiscAtrzEVEBXP4rzdNkwcyaE
P/UUzmapFZvAavgRDYzy0nhoGZHSdtJOYx/6zExq5dEsizLTCCqp4eZ0Mu8kEWf4Kg20vxN5u75G
6/2AlFHR5lLmSXy9MOizQ4H2dWymW83PVR4sxrc/htiVNfKqAuKWhChUJuSlSxovZWDcfacWvT1z
DmArLhCdapOtI7+voQMuwZ856y3aXpzugW2oWticDC6r1Sfm9cxCcVSaXDMFCg8VwEgyVi2wry2h
Y+NN0yWDfL3Y35KOcbclL6DmiZ1wKu+HrmAFspnFj/sXQY9Oh/Pe5iDCa2EZM4Lzng+QWnpvsVsk
CoP/Q+icubvcdLK4nJYL0ACr7LAoMg6laFDrZZCzmXKAH0JCFkzOlcUfvbkHBj0Mws1coQRMChe3
FMNZCXob1AaodP7dkWgZjj8QuowH8Xd7pUlRcNV1ouV/B4ae5u1PaNQTkX2nE2GmaaIzF1Btd42f
7i8jKrSFzH8b6j08ev3jjd3lYomz/3xlGSOTq+r0BjxZzPadJUFP8OmWAsdcVl8Zjwg3Khlokwns
70EghYjhPPBqI8v6qDn4SG9blgeoo5YQkQW99dvHAsFDjVWrXVq8PfZf/K0WSVA6q9bfIb5il4NO
LcoZYmkNRJS44CrgKsgMTmxM6bclf11OX35J0pYt0E40OsVLL6UXgYGr93vzT2gGA5N3BOYtaJiM
LKn+V0SoN6ntENZ2LI7dsWu9RXM5Uqd0QPmw1cQ/dZcw+o7416tRYAzIFvJOf+lcJP8KokSSp659
/c+n+xfJC2LbXMemdWvfp8DL0ggsahGBiTYXaIRCc25eIUdzRhx47jUE8FElPgYUobTUuk/uVRQ3
rR/pRC7+nPZ4KNjOi5E7/ksBK3NC4COYfFE3XKPn0u0vV+/2k42kPdCFFIRao6qNY6daBou33G5Z
lfn/ls3z2wtDI7eS9UZwesRuyUW7xY7X7JNuzUam8GUXu2UwrMT0YYSW3TqxryFI6bS6QAMv8Djk
htDhaOLef7WBHTG9C83yC9IgbipLQ5OOrFPWJcPwD8Xb7lH2udkNQw0cgf2ZAQFRmpFtAMQFSURU
hF9MS0BXb1DVvJB9CAxZTLUiROgqdn81UtKJ3/sbcmSLazY92EHWICPX6847aIf8yoF7ZX92on+Z
hg016Y7wFYEJDUvNx38L19Ohtu+Ot+Zu1KrAYeGCrvIzV2UWwuDJtMVYim5pCcV2l2XO3AgjMptD
7KA0luyDsX/+CvXvMbd5bIQBOs+d2uTOFN4XP5D4AbrqJkyCPRgtplxfCBrdxUyPxsOnAjDUw7NQ
ynvAHnZ0VthapbQbP4rrzpJ9Tr4YKzOQlTf+8yWGimAuCkDMzMYT7Yc2P8dt//QQyBO4l24J+CQo
aWS24+CCXmEE55Bjv3lVIez/L5mn+GIh/5mHck2I9q8DOxjnNCf4opa2BuxSNoy8S6MuL2WhsiUO
g2RxxXMgnOw9GPIoSSXFrtmoq3l0W2BCGL5cr9LpEdU9nlypJxC6/Bwq80jU0SoI9v89UFM7wnzO
51IIEkY31m9B3fSzHqxAwFIh5pT+JJbDGD8ZMpMcj/faPvoiiCx30uTKfxnr9FTvi5XqW7658myX
BMp8tqU2RJmkSi8kCLZlw9lYb1UsHP1FLhkYM0MqP8569QTBaUG4gptmUSescv2bib23QgQkKqoU
iRJRW4ydqu95NxULXG+uywIbvlb2z34b700ZaDlHPUUs5/r/vpj3L2DfdN1dSO/kibW5YaJ8+/T9
LbCnpvuCcDomDBD8D+Hu7g1tfBP5dnx588dnRD1InScUI6nOl2W+sMnk5+xxXBSubunw5q9PZ1sh
Jx/GNplgUkOIAdRNgAbcijA6HuBkzNIe7oIfr5tRn6mW9Kc67JtEos8Awb55m/j6yZsrasecafB9
2L1nO30mfd0z7QC67Ov2DxH0+fWkstOc4wKb8FMsJGYYWQhCLV6zzQOphQw7CVR0Ro9m8zm7Gu3A
mPCsqmkIAI4AoWXvBoQ5dMLSHGNUhxjNuSaZn5FXN89wtiCu68Sn0m9r6IbGCB7y9lEoDUARHD93
O9lc2MTBo7MPNZPxNGuH9RZTZ2AFX9TY56VqHhAwIAfFNNGAEG4uYxx+AX534g5p3b3An9VDWk8g
ljwNINirQ4ShSdQqNEWhvmgc/UDBJ0wuY1nGl27d5fU08qQSxIHCpaq7RNDknxnqaDLpgR4tNth8
WAaskdFmKtYIy5g0vEBLmUxxIFHYNbJsrvv8rz7lPiAbUwJDF5jG8gYylBGj1Vgb5OBJ7/L8wmgF
ACHht1oTcC9dGL7yqEag0rcI01u9TcYIyZ9B4YQeNYFRjLRoPS4N/Ya4z6tuT1OGVo+blBy7OFCl
79uHK1LDdDih+jARwX/qA/Fdral0KJhwaBEEunrZhHDOtlLxzUGr2+s3+geWIVH35lfPc0nV4DUj
qnLL5N3p5q5yd19ICGeCXSMVM5OUrH/sjTDmSTZj9qqAE0lJOs5h09tOJiEXhGLDXKK32DkDB8ye
BlSvzJY0Y7n8recTkz3rBi2hKIwvTVPVnRNRrdClZ6ZxK//vqjK5scXN0tkczPWlpxrWASTS2xxO
s7zCUnAKBMxShaAwvlpqXefIPbzewVCdqXiCBwI9r8Vx7H3GPcItHgTmWd23z28yyo2Clly7af6J
tGfVkdSpJkMlHbuM3128Lr+25UY9+Qzm02RJAESIVb4sLnCYbWwkxhTqJETcEoNVSvVXQi57dVvm
2h3BAVU0hT49IgeqSmGqohrk4Xb2sPoBikieL7wDdisMQBXpH68fr91J8733XHwJaUIIWAUU/wbt
dtRTBaVywSssbew6DfVOg0DSUahc2fV3iswFNTnaU0sPLrO9GLKxQOaq72fc84Qrf1ssk5FcxyKK
Ql3wpXnddNYPw/75e2OQyWgEWJUY0PjNhU/qu89g/bSFpHoJWrFtnMiqi0jHh03CA4s0WMSEV8tz
xvgCp8A6sQ4FvWdyxmMnE13XxTUsZJbY7NvfqE1ApwlpZJFll+NucqcRHJnT/GyR3qG6mjeRf/er
VpiwoHMJ8imLf1ptLM7VfVto0pEgSb+3xzM6T3oJqwCY3AZpOJ0BbZupXFt7izTDpkeIVJrcmvSZ
t0rk4003+mzEADaRXhVr+DTJ0W2b+lYEG/wstFEbbBBm7lqMP4Kn2VZmYuRZUYvN4gEwAAVmfhVa
0z1hCsyqzxCL/dYo3yczj0P4zAYrBG0hXgrs8ynBkysh4mG3Z1CS16i3uHdp4ln9cu3t07fRQJn+
JgQTigGobjEc7XwD77F8oMEcisq/uV6Ee5AdZab9FJtRB0s2GR6GxKZhgI1KMd6U6FFC/4XmFXGd
c1DEGijzqjKD2SGFytUlIZy76EnRLR5LXPBghRG3WVOyTEhKEp+1YEi+5Iworj8U7mNrBoGJt1hv
hFocGZpxzsfg6+NkcEq2ApNZ9C/MVrxFSphLf4SCUfB0TRJuqa4WIzsOmjti/u22LV1vbNBVZCRf
R9y5c7SN9I/QcjtQ4AIxWFIwbuYebrvxcnKu7qZnjdHqblaCNjFvJJ/iZB8Azg7heSkWxBUKbJMk
xhAuELli9DCxi8MbkKMCojPSUVdvlmQu1f/DfSsvea21K/Y4QalRXJp5box6ixsTif4pdBdKufiT
kKYkZnNgu8cdRTRxf9KQx8z2xdjUn3AJafa9fH6bNXgqIC70vPx3x8JhvLOYxLFNIKO2IZBoRFeC
6YgwllSPyfR/ora3oPOIGschL0sgwEVOJ31Kk1Dj4b99FU9eoa4kPD/62k4TWxATLjhyi61HIjXx
n9YOUEWXTg7UW064nNeGwag4kTG7VAtZj88rglxw3P6fAX8k6vXQftZ64ozAtUGjW7S3vCxETLHP
eGjKHKiaz0952V0TZ83vhzTDmqQjEI4OIewCLpE9WHzp8vIwUNrjaQ9CBtThZ7QzCncC+sNwbPMo
KXehCt1x2cUN145fvMILWPObRP6CYzSMF2r61MreLsnOdGeEnLG2pO1cVj4BsV+bTwO53EP2xgFH
3c6xW554V+0eTxyHR83jTPGpOhwi9WN6acCK8PpyncfDUILJT2QZVfPoRZQXJr2jJBiYQaonG4t8
j7prTwL5Hzy0NROJrU3WaF/EDC/ifmYM/CWgDU97kgVaFGBZnNbgKJlsUvZ5azXY7yIBJMIZN1F2
l5N3Wz2gJGB3vD7CLpa8sFKoDuMSeMLie4AOJi0uJ+/AsGXUq3H9FORUiN5/u8QJKcLUW5lBKMAg
pXsTe3ileq5+AGdePfpP4iGp6jI9Xresha3JXVNHroyrCE6EbkYQlHxNHB8MaMcQV9oSvJwB6ScS
Gf1kpA0hubD9CykQ3m12uOHQL6AWDQW9788MHULHVwh7beA9Me4YSnWcWQp1AE9VnTd/6BPoyXfq
26RyoBp7mi9WAxyB2ky4vtS9rgs0/XqyAwdliU1QEdk0xyHgbridBzw5kZ3qBA6uAXdrK3oc0bai
kSZqOEitkmGAelRlB1oD9SuCfE1P+DDEhCKNcuDpqaIJoTHva0QucjU6uyIFMqmntUncxMmdmeN9
tabQ45eqxt8TdEdmyafy3Ez/hZJ3H4ykJnjDhebCIDbvTm2BndNro0Z0NLHasyddzhAXUMY3cyMV
pzL47xbk6Ktm2RXUUcwf00/mpd68wmZJsY7RVz3OP4yXVmx8YZdOev1m+ZaPi33qk1mfpBRoqYaM
2Z1gucdDnVmYMOhS+ap3M5Fl8eJgpoFjjk+MoseNqdwjCFjIEjUK17enXn1/lRyyAKhb5qjUwF/5
4C+y//BeM1+hYcGQVaotEZ1woTJnDZm6AowilVP3eNBULnOs5GpTISEQraEQdbEvbHeXx9tUtLU3
5hcPlMBmdeTmdJ4d0XF0BsCkmvT40t3zmG3Dp5lOeEOkYl8Ob4odqC9fViYQD5gJ+xFMuQOO7RKX
Eyjq7UyifyG6xYBG/UtM7y0a/fgg3AYi0tYagvtcFm4xqe7oJa0LcxoIQ5wK1ixzY/cGVkQwXNOI
iFKTJCFQPhatP/vJZxn24Uj2/u8ngRllHDaBgsauJgqQS5XbhAWM4mzy3W5I6p03AyepOCHNx7Kv
aBsnC0DkGR2iCmQ9Ol1nRQW7O/tXURwjcKqX8YePbDGFXi9GZqEVZLZ0PFUdljyhCkm19MOrzZpG
5G1sPYXBCzI8qt/kVm+gcYcY7lP+EQ4kqXEH9pI5nnUzivjWc4fXxCn6zQKhTaemF0GAJeCEEllL
kN4bKJbIyThoiYh0LHOqKnt4w++aoBSFRGUX9a0vqQs/Z7DF7SZgF42hZkHwNXzfentDFRP24DR3
YGFJYGQXwxkNslOs+pPFesYVvooj6uufdcmGXD3/0jRKkOOpPIT+447Z/sWcuxB2gjyuTJIq/UGW
rEmA97W83M1y3rdlYZsJ4en16gXMUyKj+n8KOCM/Wyd9L77D2u8IS2t/GxXhxWQ47GC0lzlMgjB0
YtIAD94Is4Yt1sKsjMZ+b/VlwQAgELvXWCSrA3QDc7S6k9ld1htkwQIfkOA2R5xXL1ccKemasQAi
+UBmi4KQ+pBs7FNQMINzq+yXw+JX6qzenmeTgglbvzJs+uzhKR+4aYTFkXw62hgqDpvEotFb+5lP
UKdjE0JEvJ+56GbERqazvPRNnPkL7D6D02EAJ1KPbQ9XWwhcDHze0IAIjW3CB4JsFIpig7tViItN
7LaLbRZlzEqi5CXGA0YT+W191nHZPBZJdVV3jPX0UONbGI+LdeWl0mtXpfOGNi1tBxM8BnBgdAMr
E7D/Vh0nNn/mR9Al3OQRW8RSegS8YXt+F6hdT0aDbDPWgT7X3ezPw0GZkFF9A999mXAiaCfk1Esu
ekxbdXd2k+V+uiakajXPJhhbHjTwYM35xqTElVikYCAZYM0gQqbkZCRjOyQXB3jSx5MhSDcrPXIb
1YNP3I4Wn8Vm+SU8/NDIyNtXL/xxzYaGDhieQFmYBJpvtYPYm2mHszlw7hNDopiBbHNEfJLXD5LH
/qSSM3PATZoL/FIZDIfAb+sPiuEQVHBJKMvx46iWd4ZxVe49FqBDaFC59Nq2X0ZOSce2VHyUTTGT
TtKBjXsHuTkOwZzunQ9ezZKcY4Fp81hbDvgbqYUMhl1ydGb22dAhTy856l0MrSafAedr/cxq25+S
5/kebX4D69i3m4b5Qv0B/qb0OawSEe/RqChndP+whUzx47/ugn6JWmXGO1wqrVJ6QpmIkq+VXj7l
NQQpw+EMJzSM1jdn73Pmm0jVV01Xl5s5mMVcTZWfdyr5quUKpNE78n1ZrAHNCkSO2qVdijBn0YzD
hHU+CcYFwngyaWgmn6141Za9HRJ6iRabvnDfVa3mVIrbIOO7e2xaNOzH8Yv75jHLvMDjKrcHZtrO
ycEscuLyJFwzGQJ+XAY2LF8lpK0AvzAF5LCf7oiR5yE3dDitnm0dpGjmOAg6rJCDlmrWa0toR+n+
MPBBzDZOE4y7fbxG1AYSPOt/TxOWU956wIIM9iDJTuhEP4aJfZh6HQzHk4ooFt8ciLApySUlbQGI
XJU9CuJ2PZgJ5owdkStLOpPBRAq/7KRRRPLtkjysp9Q2JJNEukJy/BplYJPX4VyOQXrKnz6eGXQj
d01vmbgQ76UW725T4/VTVU09hIihPLKlYPJYr4MqdRnWN/h1c49+i9DjWObIb4AyHqVi9ei+mDP1
OMSU1MwZobekDkcVGgKXmE2rgkbeQDUbqXIcdzc7AWl/zOQLk8/e4fK7TzpXIYS2pwny74piw3wN
R9Ei1dY2v3FM4zpLid76iuxW9ylfK56O9y/4Jvv7n3oxRMyG5thVZ/X4wi5JY+31ZbvmFAQDv2nj
U4pmUwtpH0QJkOHoEV60BUDoX9U5oUUjMidYixu8IZrwlRzi6ENKifIktTA2g5LVYPNuOgWYupna
ac48AUBwPN18weXS93JpRLSLRMJIWUVtmANQioZJssdvXEXrI83FQ6/LLys4LdDsKhX6cpWvRAwV
jvbw0cPxaRxSzetBstMciEn5Rk3AQXgShPrspn2LEHVBKLs4dgJwdD+BrHxNfYYd5+7hv6Vu75gA
OWJcvIoOgSzze38Me+Z3TpmgE9o9pIqzYsvQMkSv0kHbJD0m1EvaYdaBTdHc0XL/25u43jyknBfO
ghS8BkNLjhLbDYKl8AthfpJjVkaVE7ut5cmHT4+2AgnYFab4+W+J6UNXvXUaY8Vcz1sukGnfO4pd
QUO8qZAUk6xk6skN6uFsO+1RqWjuA5IxZGaLd7CP56QrrWNIdpT0IYXz0rtHplge1RCmxl7jMREA
32fIvHo71ZHTo/gygDYGoXJUyGFwb6LHU6p/3KuP4r9gLgELfP+fFhA/ZlQItkF39u/JBgX1B8uX
qLocEteFMLfWFMxColGm+VzNQcaWYBGHYdP125BuSGUONaVgHO6bd87JF9qupr3SnxmnV87z5yAc
SfOu2+012CkA0dMkoIwnnF+2WzTJiyn3qJTSc1aJrnm4Q1HEDhI8Mg6Lqj8LFtlEyz67HUMIcPBh
kHxb7/pGI02/9mntN5EG1w3m1lK5J2l9Ht7NrwKFuC8ylbhHGMnj9nGWgdqTOBl9ij1LVprudzPA
M4jcOAnQCfLH4VcQy1FgoKqAkkWy661SeIoTX2NaO9jIy+2iDVIeooeuBhYG79/GPfvPpjjN4cF2
W7cfFfkEE207UXIImQPY0+H74XEskJeOJi+7g4etI5Tg+jugNeCoFPboXT2hDyB1QrpIj9ubfCZr
Z2ETU1TRHaiRwQfXury/sfj5pSvIXS8wKQe6A+N1Etc5ZrIoo25ibxq/17Terovy+Uei0nOovTjl
ZUocElqFMRGIyIqEZLM/hJ67rgAIKW9mVoOKvTCmJtiTG6E2L3NBQwJ9MRzzk2BzT9YjdRB1Qffk
akutq0OswpSFdM2VeAb8yArBJTPjFcRxpp+Mjjb90bQ5CTntxTHaf9AUK4oMxNmvUcP5IkxFPXCU
vfi0fkjvFTqIhgRM+AdqZxxVNtkXHyjZ8F4VCgR6uzYgm2+ZCyezo2lxpK/MEQKZODIQ1NRaSzm3
HBweYks3tuzvIpdTsXNlkpSQ9A9moboSeIxm5thTjGVsNdEJwlFheZHwy+h2PcFXgqE9VfLQB2Kp
E6tF0YXdB0UBezkFM7HQoeQviJjmNia9PkPghPZ8xG/ksnuMxCxZfUxWw5FgZpMtDvuNSap+CTL+
kM34SQ+rjx6v5k2oyjwmGu4XI2mwG7bstQ4CatW/uk2DGwxcr/NYjv+RAwNA9FvBMzEO4677NRWG
OzjNm+iiLf5nVIiyEiyzZkNGBq/RFz46D+6mlHoVDrNJddL37DT20jxhtE98AoSbw5iDaupxyNei
LvQ5aPt6nEoj9Xu3Nd0EmFE1XPNUJZTSgmp/VJZFMxHzXSO0amwgbprDT5v52OdKnwU719FFPlW/
c05aUtFg0V9tYW38nBvm3hkzgF9Gwfj5svDo/xDAdGNlPeLZSyF2FwGs6YDDVtfI2PYED6o6S6N9
lc4LhrBSRIGMqyyyXloFJbW7vF6kyvQYLRFx5ivQOfVVPGAm2woRnC0urFUTRCbcrYcq5MF0hL0H
RqBvLCF6uBwwqWrqbBdR9AW8QdUapK0D7EBEvLhJSt1Hyf9zEwtrkzkijTPPWeYo5N/s/6Afadl7
YR0HTn54I8soEjJR/gLFlUjxLARizr152T5ZgaZJp4XrwSIt0RVh16JmTyySP3bpN4v9V19GIIDL
IUON5u2G55UcktOtgnF37haR8HgRAAEEdkpgsIyx6zphbcjcwDD5pP9vTdnfwKnt+auzdfDQS1gR
KparRvyEqLGegNS2aliSqHpN4cBLJjufwaVOvuhL56VRY3/+JsxdUHUSeEOcoWXtHzz4zM1AGFKK
LuKGOodCQtlmEMyPy/M0IKDu61vfX8iar+X9ea5mFkhQbD2SsYKDv2MvLmcghd+nYK4Dzcwgt4od
KWPtdhhw8/UoWN6Z3b785kbvoT+2+K4AN/AbT2AH4k6q8lBgzsEh/r/A0c4osr9oErd1YmLizsaz
uDhLFjvj+Bu4avxCpDZEq8OjDvSBOXxBp6YvyLcZ1BIbO0/MgZ1/y2d2wUxuOJySqMa5w0zsHYma
Hwp1vJRHEeBfe0rh1vJTbr7Og8krbF858e0G/tB1HAJo4TJaDP2ijyPGYRJ57oScLH7Qx/us5AvN
7bEd6akYITMyXsTFj2t4fwpej3MLSIbjiL9CRfcpWmAZ1+T1JftQvFGZFupUyTNjZMNfcyBv8XGf
mmI+DX4SHeLKmd1589DY3ndRX2j56nDERWlyFljVpkgZ3nkr8BIY2ruw3TaEsif1+7FUyhsMIscO
pB34NvCAur7YFjQ/6WDXTb+tU9z9aaQgfKgDRQa84tBsMm6R3/4o0G5LyMypp0rS2tTSNwxEZR6C
jjp44GWeJ2bordIoTZZr//eDZZD2QfzhSy1brF8XtSNcJ3oRv91N0U/7JlxQrcE3ZpturZ2KdV+v
IIXrmykSrrMRuWyzThnPQxWpKDXW48hmV/IU+ynyMTn0Zj0t30gn0cO5ngtgpeCjEyLS0taSOja5
AqbTLo2Zst3AhRyazZXXaMfsPNrmtF3MNlg9oTFPWER3F0/eYsqt/z5xJsduWSyMJtx3FSe9UNb7
C+3aKW6/3L/KpeSJUTCcrmuVsecBnomw5ZmuHI8vk6JOHeSkJCv2cxqeQOPDpmFxjB3qxpgVq4K/
tzuXaD716k/ho+cq0e6pXpwUpfcwGZOIZDy3Oo8CjLHDC5HSWXgArCd7F0k8VKgJrYXsVKmF7aPN
1PE+CQhwxcpOVK8/hfYQk45l7GUelAMOkfQ91m6at03q078U/I1KpybyMh6eIuLosl8N9qe/DR5h
qmOpmPsGHJwq9ulFCiihEiYYfzwn4MM5xmjpgsiViR9dCAdTXRt/Fe9HWybmu5rZ1vDZEAi6kURd
6LD3rbbAcIagmMt1RrF/sFdVshUeHqCSANYeFZqDjw1vUlSzzkKKScWR7PemETnS2e74d+R/XxQ2
2nBO+EZdqnLIWVCjyfzyoYdHEXLr6M6SX97ydq2aB7jCY8cMQDEOXWqZrHYGzjHE0UguFeyXnUcN
uTxDmrfR++tmrvLPlF8yX4Z+DjB7bW+w+hRO0NXxYDPzwhOeKtAo3vlCF93Jk3i3B0xzaI79XQi2
qXhFyZ9G7ZsJQlbB1tySj7wUXpCfuK4e1+TXTGoWCz5QPxKqWApJK+ZjTGc+AAubBxKj97jsXZyH
Dind6iu8WbK9hdlUYkOtquECSpPFy9k74RXdN7C0xb8RYH3wHd4y421UxlXjxOVluRF6LtF2Cixb
z1NATEOveK0/ikEYPZiyeX/14xx17sAcekwFjRooqr/B76Db4/2bIdSZ8bo2OmC97sNK01k+9MyN
oPhZG4wcypMJoqQ8KMMUMGadZjOtymevT1lIETduQjzd/dZCR4uCT75u5De9y/iqOZqU4RYBe0lk
2gt62Eh1fHkaG4qwwzWFJFKAx0Y5P+CsfdtmFlgCc6zZORSmurZ5l0YPJg7QeJ8Zb02Azt93h1Lt
HaG1wAMYEyKGML5Go9lmNU275pa3PFGA2rME6q48EEK7BRB9iiGu3jZ+v1VThx0UQN0RbcXH7XhM
/5JBLFgJ/+zWfTR1PER5zhGQKGfomcvkLaPl0S0IjBA5uOkjZGZC8g5Yi+SqhAK7naXSRPHPGuuT
GcM0DsuSo0HzwaI7xH8nUVHOBGcU0eyILX3TqVa4db7ROgeiXHQH2A8ynQNfpJ+FfrccIQ0i3xwH
x2s2eisIezJ1rXHCJKTWMqzrSRfYy39RVpOOr3V0oIK8GtARHmoTMX6TCfdH2dnxy7K1YzWj/kEJ
gvyPseCPSMqDBMj0pml2wYr4Uy4D7lXtPO9d+jNjHM9SjUNDI/CDoilkZPR1Vu/oOV+PmDwyB0Ap
qpcJ+7uWkyWRv8AhbCyn9X6xoq9C3xGsk3uaQAsPkvh8RzNDFxa13ZFSKFEoBGy3BRsluWLSsRvf
LxlBPyIOrKjiNRYxl23CUl23L8XmL1Nz8r9fYde7zYFMbZ8Ruspner/gsLi2rV7YNxOxezBRQUTs
DnTpLlg4x3aFHtS7+JWCimMdkt6qodP8436KuZAFGANQWhLMsVgZOwyvVtPXg3UbbYO5qoNECYqz
JJNv+KFIRLEl8jFJkVvu0opJCkum/OvIDA53syBnEnPy7p+3ALTH7VIuGh1i38EKtWw1mxpz/XRT
dvPC2jdtdkCDAlVg/4jfZsUf+wqAoRNePajkFOAmCek+VrL3zbxYrQFs2J2sAtYl0FMItQqTQb34
TbZWnMbETHCDlCOT/cMSFkc3GXqy3lz177mUwvICkI4WzD2aWwsyFqMh00KMpAC+xR1crBcvWT5k
Yf8836+KnYC7p2yfADEUcHFDuHrpO1JruvzW0Kw19swWbiCHtxdBTDIae7sH/gg5n7AVdLJhxdf6
nUprk+j/6X8UfL+4vV1oPqHFBdf+t2uQDm/QbDKKrs0qBU8S/cNK9FZ4mGy1y0BDPP3+6Xz50YWa
Mm85pzER4l5FrSj9uxUkHTtN2tur5f1Xbshng9frgzSHgu9NHaVX0gwaW42Jaj45D4IGXfX+jTKe
gXCSuhEyOP5Eth/izHkhjX6Pkug/CDGzBdXpbYBblzBJ7sQvhgWZn30rd+o45KTWNGKv516edR0z
tEnrbpj1ga+4fqxv5iix7MKPl0aqdrEqElEeKc2w5zmbQRuighwBQCebgC19X6Vuz4E43JbUHSsH
dT2kv7AMEbQn0KUNmmFDesUMD/mQtsrYI9uczxandzictdAyL3lakkr4ciLtd6nCehBX8woMh449
sv5jpiXVocDzfweXOaypXjKL2vKzoFHb9zt6e9jX7Sm/oGA5pvLwt4/beqWCYKdcUqKeNpDlKrsJ
BGAz4bE3z+EypKEXsFTKecW42xIVV/0IcR/POwIg71Q4+bG5xMx9WyzkzLJV9zRgV0mMbNdQk6F6
WCISuc3lIKAmnvd9aCVOwrnd7yhzZ5YSjhQujYy9mE3XT5WSgIDK3hQ8iRdgq4AIj5XDczBrJHOk
47rDv7LAp4g+HFDfpaDwK9UlNvNp5mIQzE8Qu+yt3EjsjHb9zCjcZwSM2ypoi6rnV2SCBPurPkTO
uhegXmEv3DmsK9P+g/z5ZHpixEXbprv0sGHz//R5YiaH788EYmUruic3UwP9xLVIazPzcpMIF4Zh
woPOoggJ2zBVOeqnrxWSKgTVcJtnOjb2AhMYUXIZDiJMy7/7U0XFyHe0Iz0rZzNQN0Hny/LmgOH8
J0tQStxao8YxFqhfszRpdBoXBrz1StnG0w00jej5Ce61hpwY91fp9njLMkpA29KqaFVnqzNzHMWv
4+9khFWX+aBUNRJ0FBknx+y66ND+nAwV2sMPQp4I9X6NFTBA9FONHQJZjAWSYoy6788w5K5wKCEh
ASNnPU7ZMxAT2uL3cvQc2ese68Z5CJlelL+C5RuV1d49lGrUbT0Mu715qH8fLcUh08F3NOO2lrfI
bZ/n3QRinRw1pjzVnZdLhTC72ZBJ2hVxi6cMdbkv4pUI+iRVI+uT6jY8E4YKq5ev2AXtfLzDYyhu
U1Iy/SdpawTDRAHBU0jdnVh4PcZGVDXlOIjpYefGdXmrWBUCmbe5guQeMjThdQPWsVsIZ1YF5FSw
v6/QSvR/QEM58SHcXewZcK9vbZ28RHWlWkkXjWCiWgsKFuvdnCRVnVzu3bXEhM3Wdl1KbRlB2jDx
GCNu8uKjXysx5jLmrKPghc97OrQEzWosTIYtwF8vBmfJFsNyBHtsIVBGaAuP/AbbDOOTB/z+cipg
sV0z5D5axKnsaCuxm6q6SqIfq8x3HJyaziEZevPbEUIc5vlenVLG4UbACX9LwuQ8KhPJdRWcjHkU
zxvJGYYhOPJEwhWDo0EHFydNVOLspMvPO+29z+IPpred3IZX04RTbvjJbV66t2tnz58EFN9tglLd
EvX8M2kCwglOowI5xilJsMM2qjPGRxJElbwN2bZAbZQwooBYbL5A7DrbZYnNzWBepQlePF+woZZt
cbxU7DqPhWliYGzo/gadgqkyfPjePo2ZuQUvxQc2mgryFBJN5ofd/EBz+fwnC7ApSw7gO0YtrR3m
1AqwoClfy1faONece//CPwUPQwvTYpMlhrlCIavP1DC3S9wU1c56G85CWm+2XCzIhBtZhgaGjKB2
TntGG4XIdhBNBhuDvEXs5CdWEy/P7FlCT1vu6Ph0uDkk072BDULNSussMOhNicmf8mMlcKDaBpN5
huu7Q6O6i+Tvq2yMydLevu2sBcocxLOmM/+YyuFbSrftH6wV0nWWtI+CybM3/NmKayn6+g7masqY
BZLyTPMlKJ7bgaToc0uszxQxo0WAKtNVJIesztR/ysH7CEzuE7EeL70sx1c/CTrFBpmBvqMdjCiQ
ENu+P8l+9NUd2krgOuacKATkAGNakec0JDDUEfO4mEIqy7Qfe22k4KjuQ8V2HpvMT6o/U7LG1xYL
PdLFIBCe6BxfDeqH3sjPnUSxfl4AQeU5npMr4rNUxZOYQ4obGWi/kM+2/L+eig4FSks4sOi+YD/R
0/QSSt6sgUqAg0ocaRxLnynRVX9010nGS2S5KJoK4DGE9wi+08EDmMcaHVD/PJ7+8jcA4t2kZvQ3
E7a58v9WZ7u76gcLTy46TfNr4jYM3UxF2GfwCoRRWsMzbKNYVjnO0/6zXZKMi7HMzxqwfmtxww1T
ZtRu+kjfwYDwbqGfvfFIy4ekXbmFZ9DYDd+NMjp8S8hG8gn2tluyDXGcl7NXbL4KLdpkphcJUT6o
lX9qTMB+JpFuap6JnvEvW61me8tF+CRduE0kVZS9qXhi3IfAd0+nAIFAxanJMdCFBX0preEXAkdZ
DYbF/kCpPY7rGmM7K/wkdVvGIQ4/1aY7WNvQClNo8SUREz+N24qkHge9ey1Iyf2/9TdfLXVjBEPj
CR/BeLGyZiW/KvImOf0JM7Czlqz+JZ1+hmhVSstvzkRS78z1QNAbvEYbTkYAPqkwocwu2LhJLW81
0yxPoD1hQG7j6fcsS2Djqptt9JNqUNXAkhUoDX4y7Yfx3CnE35DCJyuVNglUj8shXBZhvM9e4+0c
CvNogTNKZGYRvqnhi+fcymjadng/2hXJZGMgBRMjhFidj+mtsHLF+jkfkxVutNNuitc4Ph7RPnTm
oF7Mp86Ad5dZsrZvNG99dtggZhNZSc50TGzPNeU9gDaNiaqfb9k2jFWLtZ8z1eir9n3XmMQYxLXN
UPCBQvJsTgOZtaHkJ43f8MfrTBooFG/1alUXdDCgfOWh0Z8vAyYoCF9C7JiLOEGDwPn3xB3oo31C
RMjWsB9H3pe0pnkC9lOOvHxlmv9w5PernGevp8U3BHwiVaWwEULQ64nGY559uFw4VUUQ/xymJ3z1
pxJ3M2ahv6gZEKYnC8eheX1sGTQYEqwV053/RjtkWKs/Gn6SYwpsSYRTi5gQkJog49aKzBIsCF4D
RCxgfzOKrNr/M8jC8fjM6w4h7pgP6yS0CDSWCBqkiVwdnbJiozH9oi+IXSlUR0xCE+xtDA3MRMem
RKYmje0ToiNJaqTpp40T4xOEUYNM12BU5qBdguFcmqxgmt/qPHLw2psZ+9XQp8/N8JnEDOeTpKC1
8waeZ0pYbHgitu4AUQGkCyS1Abg1nwOZdhfpvZn4TzCmAtNzWwguwuEni1L6P/86kzfcs38Z7qod
161GsTqJj/eXx7tZGGZ20aMlK0kqhrQiEP4b1voYxPbiC0oV9tzXRRJ6mOMLznoP4QYH+k7BGsQi
LAe/mG4NngAxTiY8DhRtfb2Zre+SVovjOhSmFgDQ7k7MSdf90ku2iHISNUHxEIwe+hLzaEmPHLZu
0a9I/m3oTrLBXxMKNgC9nfSfPEjPOdrkGxLIW6Po4vaRWu4tb8GltQNT+T6FRcLUnCEw1C9TfFYU
TNV4YzwUntzkQYBb5AMDRU6GFm/Hxj9LCy23rAQVvfxNRv4pLyiFhqA53Nweu0Ll8XLziSFWoUQR
1s+BlgCnQaXI0qD8ETBg/EP3yejU6rxUtoxCl2un4j2o7T0u4eHOySJp/5P9LlM+ThtvyTr/UzMx
F4mGXbTq1BuysvAzaNlrKG9A6i8khcv4S8Haiem+U5zU0FLwt3sB+Hr2nXAtguYTAGucYZawUt97
JHCqd4CRvxZTyGUxlEPddJk/ROISzaLowzJ4+lM6o/WXDaXI0a8l+o7F6ByFQPnvHW40pmdSjUTL
bRP09pF0wDOCPMFjocVQxBB5X3z4P8EXK26qvhK8ElmKLxJDxKH6qRRv/yK78ExKAollr5M4Nup/
AUd0uvyhfAZN7o4zdHka5/6ks16N7nxmRMN57Pnqydgd9nI23uIEXhMTYtc4O0fGjHhg/P16VaPi
iYiMO6BFJS1sYxGKpvkEqyJqJq/BqN0MiDQVB3CGNxtYydeYLnWb+601TgPLr/wwYHg9fSAY9rRq
Jf9Il4zju6Wp1u9jq+wOus3Y1rc9QX3v0ScWg7rOCXW7EHXRbFp9qc4/Ai651hb0EFA08So8ysX7
6zhoWbSFOoq9Olrb0AJp+fFs7+6shzJOTcLrgrB6/o1/JBU/QL4WtEey1CWx55cpKhKT53aZ6ocF
Ls1ht0SbX7Smu0taeC+sa60O+KoZ6RX71RTRWhCPVTWA7bUu+riyxz14+cotjjB6x0NXxnhevjkl
Bfg7vcbaxawkGjqco7hExIxBZbQ346gZs5XrwHCEjXGRAWZZMBnO1fRNrTBmozHKN4IguP+uvbse
1IR/mvS2s+kjTgM3bsg6mHWjufWxx/veOvc6ReiVoZaIGD5ii0m8POHnsHWGVTWLUeV7iR94/RdZ
/dTC++JhwIobSTLhOdZzkROOovkPXeqYojN69sBXC4EiJ0yP55YK4McM606k3C00RlyB2kqBrbS+
A4mV+mbJZzGd2YTkYyHikEK3Ay7O8LBJuTnkgRoQkPHVy3dRksP6Fbaj3TZ6EHTdzQKf72lDrThH
DThWsgciVH1Qy2cT2czcDG8csj0Hy8CkZz9LBYNV6n2MkTA/es1jNJSQvVEbj+7VsOiwFkdTjDUD
TuOGDbh1X017Gt+2jTfMqGn+9CCCAVm4zvv6A90SKL9d79DQbw1LSuKcBQ5/1qyzkRmFjLofVXyv
DNfXqM+wJHAuhNYB6o8Rnvmik6CcC6AEEF5jpP135jzlJ0z/Pa0rV2TqVefvR/bxXZlclUo3p+mi
gyeJ6FF/c70BQO7u5CgTKoCKeNZxNU2NRVoTmbeyBy9BSsTOhgjq9qy3o17WYm5pmzs7dzAwMVz5
DmexWWTFDC55JD3M+OqxQk/XNkGGhPEeuRAWO2NKqID4+mnDowR0m585YfvISVd7fhxkUuTz38HY
Cetn5JFKbei5QDgA0BSOATF4I+o88iMVeIxCjztaM+vmdpl+h21OVN1+28dBUX2fFp9YaUuRHpNI
R+KbqB5ItLo4WJUv0iftvuEcMQfJxEFqgubFbl2EMj5NdvbP2pujjNOq0JdYvmDhoreOxnKC7rgu
jiA5BcgMf9oUUK7hoDh5fMQKG0rmvOo/g9P/M2XIoasl+qKDIIK+I3x8dksYNEVOhymST4p/Ggwd
+7uoyL0wPZNMosDcC3MSfg1i/AGfjWivoVcTyvPh/0r1mB/EJhuL4n+5ywYdx1HdBN+z+1e+QeHk
GeXlO53sjAPSQR/0k3eI7YKzebW2nE7oCnCQAs/j+F/WROU6FkgJzfNT05uYrQ1shotYtJ6M85bo
JKVk2SO8jiPffeFkzycxpqazhQcRZQbyUiGXGK2D2c+hit+aBhZIsZp14IZ4GxvhtUrHGUWcN042
kdPaznXvyH9CaoYy3WkNeQZSzTGqm6y0ha320tUTFnHUiKoDwWtFwzuBgrXNk1Dm9vwLfS75aah6
dsi1RhrEsxb5JCvGLISteQKBC5l9V26GKxGnulaGyusn1tea6S19p1kx0YkSWu5210Aedtq4F3sn
3UlbL3bKqY/tcgpt+uQOt6ZBnZJygGJCl/mNGjfXCRk6/RC/XsgbyGdsPP1nT920wzyj2bTIpKlC
NipqVUw0FkLj2BbixOCEtvkoW3ic/Y53pMmDhJmcOY5FlPfRoaQcd+189DdtxNnkCe2IN+HG0jdQ
XYYwnIO14bZtDvKAB4MzT5rfcIJfGJmZWHhGH3gc/3RxB5iTTTMxc6bO5NkYfbrITAx4pMzSXe5w
+2ZPzLyEMgZk1bYiC9TgrCSR7dbiALos6aO3zPywnsV4nGDnAM1nSNVXL8vVU3Bgc90yLTMwu509
LMn1O+QcILGJThJzZa+6BKLqNuAWkmhGSGpw5kP3l+LUGzs9eICO+9wmxb8YTW4z03ECvZ/1lXGX
QhgH51WMghSRF6PZeO02j/Pe5xS6gJl2tvi8gkJiiuQchQKgOXabQARc5uiA93B3HuZVP9hvIqfq
JIXGmDHChJaEiD+GU3rUW3fD24ZIkqWOxJxbob1TUCKW0TzLlsjhW1UOOe1DHK63XDa0nAYHQ0tk
lsTn1d53YlYBRkqieEgMjUZoImzr7FcbHJh57W8HmZKTGQ19xiZwYccMr91hv0zWC5ptL4HUPTEm
OtrBm3fKWnWtDwM+dUBTGLN+pRXE50LqVXDkyQ3Z6grXi26GZJ1k+cTLPN+Vx+VJB7Buku/Ut1M0
uSIuHV1zHV+f8N9Xa8rOoV8wI2U/DCWJhB3VxaTtNvbsEeDcPCPNfHtgAO6jAH52oQ71rU4I/0Ts
aYuDw8capSiXLlJ5BLwqS7mI9m2jaujxRIr7eCx+aJerHmbx5Sj7ncxC5bRfXm+q+x9QLs9ZCBzK
3P3Vp5OYuodz1MrfkHmDGX+K3htlkMjB5bO2s4FopyI3eY6EvaOD07mYlegbkLjVGfFTRSubpmox
q7DAvGNQpu99bH9PvOD1RrUIoroAuJt4vQOmQjTkAAx4Y95SU1VerBfT4Pt4LSov5i7Pj7sgScA+
59JB4C/kpokAKu9Q6O+0/uy6nTFE2FaQ+14CLzwkt15gDL1JP0dPsBV3AWRqyYiWAPl5VjM0Q2cH
VOUNkvfdPUdDSpeGAt+Zqq8GTgGr12WY0THC+xtkTvxFtCkCmlfsP1C0DIrN/1ihN3DJebfgYDBj
WUSejZoQT7IVT7Zc6zucUsIECrWnSubzZYp68GlcpeDYJQXRTGJ3PykhYIo6w9ojnWb50kzULLzn
m9QEnHGENx7LscGBKfl9bgb1g1KjpDhJMBQZPlwk0Hmqrl2hOUj6kVgkP+Vcbw318/rdGf4Xdb8b
iF6RdXqLD4QtnIR1inZ6rGD/GPAyDDKwwbXWXw4P8tztuBzl/h5TjDzKYiFEJxPtE4UIhySgI/7+
CjbzPowiywkT30sdk3KerW916dAuPfxL9soqjz2lc7LjCbDYh/QUSbCux2PcvaD4xivZrvhs1t3y
Oi8bl4nmlAmTvuz8zgenrYYVgMyLx/FR5c363fTYkUmvAVssY/wtlKvrvxp+RMqXA1ac0PB11EE0
y9E6eubQVkoxRg3nZS+PfiLaLw8EGe3YnUD0Y51iK3vwiuSxz/V9gMV6XscRHUUnQoKQ2AcM3H0C
hBOXYQXyaV8FCmlo+g3d6pQkAtbvHxP+JCeCnVAkXKZ7Iow9qQiRr0TKnmwatx6Qi/NgtSxEW63t
pnwOJGAj6O/Ts486j9AFBE3zFiuS74saXponLqScy73LtMd1Nc4d+EmgTTN2jYOB8by3lmp0uayN
BfHgdWbjfWdBXdNtW1CXpYaK/uFX5DCK5P2YagRTEFOjmFAqwZTrC2ca9xKuPQx0ycds5j/+qsSh
atKEPAuN3KobeEPsDcWUTAlb1MTzhloOQWsk4Z+swof5MD2524ARCxnmn/tyTJ3Z5PN3Wj2aDR9c
mRgS76w1v8kV7BVs9AfUFsdR1+/adzviXDacQ792Toq/UA2E2PlC4pOBeALBg4ScnCCrzONo4lIz
1Q0DvFERBzWQlwFJqR5/DHa5/f2c40UQGEgcKbj3bw0+yroHLN4ZmNBXN/VJBCPKXg3b9sx1jG2Z
+9zuziqLUyFgrjVQeCgTH2hk4BylEdpW8tugv+SvkxnZMHzu/UTcP5dFfERN/UGg3rfCatOC2I7G
5qXVqGtb029lAQjwNG5siElqBx9v26UM6/ZTsjEGvQs/2B904Th9dd6oBk42OgALkuGfneWUaf36
zMJh+Nbeomho/cyWKVE8YMk3xoWrgVpBPg0sD7U1ONjXlH5Q0g5oM+i/cFzwBcnakoLpvQ9aoPqn
THCmU5nNZZH06ixjDxX3e6YJlHa2141/mjEULwWIb/Q3v+Q0+ipnxLot+UX7n8sbhgiRzpHRKl5u
4nKydjl0d9k/s57H1MBKpAaTX4q+2wcgmkfT/geaFCc3bLflIV5FG0nXipQDkJzKXD/LKlTaxu4e
jwWSe13rT4DauDbJKt0tSoPR+6k+Vrky+PjBFS80OfGpmruYvKkN2mb9zG3/6nKXTn8l9m421RVi
IjOwhO0ZgrgQys37K3zYSn2fLJ45gehmARXX+gXqw4kNAMedID3keCfKhk2PwM1O12GgTj7Hib7X
710Af4b2gUokio9yAus8002nPw6zKpwF7DhWHi+lT6VohLfnOI4ZL0rHJ7nIA3AYddvShbi3Xbgc
8U5NH1vb48OcmN5FNlTqPUvGP48NSizfpZ1ed2dUYTpngDQjE0GR2any3iJA651tDuBGTCOv4l/U
fClTfawA+9r1XugxxL+tevWu1/7ISmEOpcgciq/ufBcjv85u5ON/Xc++5rSOXZGc9UArsgwFUoai
ooNnQq5x/seJ3h7bXuMYMCaFSJl8eLRaoFg2ZCnRRcA0YEYYE/PEAex1FAxZA3I3ojFmD5DgDI33
BYEVSrAvZx/ainHf1godTUGtvSBzffqzPlkoxy648X27vwOrSTbeHhgYEAWcAsmxVkkWtSOmSwqP
nIhQD7VHLRvIYUlng55zWpRldpbPTv0CQqI9TTKJqTMVqZpfSVvhJ3e6pHfbPpEFC2IR22G6Ehiq
/D0EqNLwVSLUCvy2TjmacQ4881NRAHM7Iv1Cqw/zQzz+Hh4HApAOJ9rlWAcqv9GsQaGx7NrlP+Yh
QnZWrmjDQ6FjNg1UtNNVdv+KYXvbaU3EhPD8vIClbklnLHuYeCi20KcwnopN1gnVCJRzIO2DWnt1
BSSa0aSNvNXE2OfJKb0L0sOp2Tth5lg+5EXCIKWh5IN80cnB7ysPXuJwO9eH5KGtut4ens//X2iE
gh9R2M/k4n2hZZ6LmhpJKudUm3FObwJJRuK4NLS5h8k96KsqIGWzpwNstYZcHjVw7kKKvtDQhZU0
AENlHOCiNMcMOdsF4uI3HnlagPAXL/A6bqeYNkt1rYezNACOGDltJfvpxrAPwNHPeVtDL0D2kZrv
o/h4uqrYmb81zZHWvZPSwC3zNFepLayy1X1EKUPb+IFCbiemyVnZh6ghB5/wLxI+PCnNI54ABLYE
/88Ni6EWmi0FMqXZjgpo9y3wl4sZBkei25+jwriqvQDUhjQF6rX+kg0FfI0PSfeTVeq2OiqD/GNi
Bjq8WN4/KbysTrII8L5LMyNnOwB7DQMubVLg7lJQnl1ArO657BXbOQlsaa3lM9Yx1ZaFuf+FyoHa
lTFQLVv+mJWQ0TvptoU/JnzTcf+gipsN49/5tWPqMmdm5J3g6W4ooIo9pTlYUWJEUKrjmjClJLyF
w63xlZfZ3dxFR1ljIJAr27a1SZhLk6FqzNhbVl6uWM53bRB8eYG6nldcJKr/0wIM6ob8apSLnezE
0zvoGe8013trqQw2Eki14H0NJUTp616jBK0MI1Cy0LgWRS4AltdFWKuKSgaNQ+kPwc19wklsxYig
sdLdYEa0I1dpQxPBnlvEn66+CBE7XemkyYIp+v/cTFlZk5s1U5dxX7a2mXCxLkBO4UnXJ2GY9Tcd
IHCH/y0AOPwx5tWtyttmGOaqnhPh8JQ+EYlwiojwaiWAjE5GBay5cayRK0vhxRtILGsW6Jt33Src
6uaSSJTzZYRm5I3bB0vYDplkV8EphN5Rkil0PAWdK9DCssefxNHBTzAJ1V70qXDK9c2Amu2gBw+2
NWF5sYMdvrfHF+Uh6O99cVUBadGVLKryEdT9ssq5nytqNt2q23cTYD/sGRgePzuuppHLUvmN+Y0K
XybVTEdWedogsof0nbAMqVEAK1x3PdhVar/WyOM0inKsF+xPT6oQWEjfn9hILcYnBPC37YrhMTij
HcmUGIsDJX7fgSKgk8/lAKTMWHrduu8PdPuXzrJg8h7l5aWpA1fgWw3+06fHXqJgKra8R190xnZj
vsHeCmtV4LXZIco29tJrWn4tCJ342zwhr7OyePQewKexxwGohnyUtOB6mj6kwK9tV2MfGb4Jh4ik
ztdbbsHk+vaJ8JPUwPilMsLsqIYbWTLJx4gdOYtYi065Oas1FdhMIrLkMLr1f0FheJ0F0ukNEpqz
XifPxa+Mcl2DxOO7kr7SjGCJQ1RG4cNqFRZCKLyUFlMbYyGDj8VczRWfNmJL1RTagghfxn1gNiRT
Nghmn3Z5c77lwxRZu9mTKsAZLaChotnAnFxKdZ9iwJTmmPbptEuEhVXuNX/7/JW4uiov/zXKOYN/
WqtlxR2EXjmRsqsU/iTRCC4Zm7NfhD+dhkQ5lZCsYjzRPBlloArNT0+thiMAESiGudsFVfCBI7IK
07p2kE1Inx5aloyGbQfq4tnc8Q9CRFOBjjGS5GLt7NXyLyAaOSUHoEmkdCh9KTep4+qYFqwez8SA
iD8D0FKAvvLB9tpMu3mDBYDzAD3IkeN+06suOQaxEp6YpFjD4Q1VZT9/8Us+jRHOip7ylI+nVwm+
qwZBti8yHCJkNWmU00RYyu5NtGiqWlwinMsZs7EAIGGskZdwVa7DGqkLIwMHdiv0bs+NuQURiZsy
MsAcXM88BR4Qa/USJ0pBr9rv64ycjKpzP71TlrV/jRswM4W6i1FAsn/Lp8agNdoqFA8XFKyxk5k9
F6PDn5ZScR3wHgMG2RLd9PfGrZ16VHRydpSXLeS+b5ukH0CjVotDdUpMK/9BGwB2UuAC+SexDK79
kAvz2KRjjhdtVjb/GMJuQi1IkCq5XWTtbc98tr2m6uWyp2tLiYXA9Y6BsnGP6+3D8cVYNxYvJ9BW
ynyEFeCDynJy6h2dEEcJSPj7q26kk4U+ahnHxSy//CSeQ4mOqoyl5nsReyS9Xr4eqr2FeuSKhttY
8F/dIufPUdgW2cfOzp4nWlvKuQTq/vyIcEiPmhzklQDeih5lxG4G60lJIDzSAIxfV4qlbTYYIjzU
ZzuGG4Dp9hzuyvM3p/v5VbnGDPeSwBQlIGqsOhIyd+FpcJPjGG8yj/bajLN2EAEYjEUFKFbBJl8S
wukprqrLfgkLnK5NSaj+LG8+tAgVCpDxQPtl5SEeNiy923hyTlAMe9kdEZm+bEIlY03zjhy5YQ7K
G2EjGrhXwHt1+sTJ6rkL1NvBbNPFIrWJleW+4cQfLEnk7x5g4PO0sefhXJCalRHKOYAclAi9jKm6
ummxHOv0hHr/Cx6Zt0v/PwItWXkdYGy1usmeIa+BGEVn3dZgt0pVz8lLwkaIlu/bdRvQLjbjOAem
3BFcp7IsQEGu2T9b8tQ4dZcr7nlvTfszYpwvGpKAwC2HOKQLQcqzH0KzmjDkYZ+/5+SXxvutkQBr
8gT3T5e1bFtZ0dDDg3H/y5/HjNSFlaprvQxb9uKyOTRkQO8fRksT+3DWlTilLvVlOg0FBap27+rI
Ajiup+f1SpiSRl7AkLjG1ntHXWGkjsrmj+qwV3q2oM9ccDzN/kVM508cdJgt+SYB3UU1WWQPjGTu
NiHXYegyGZsZEMu4a5V5qgQ2XdgB3wQBr0IvhQWrFzBHXOAvRUi4gtkL7N/FEN8gEekSgzB+XkhO
PSycsyS+mHPQPT+8OS2qV36kT3W+/gCnI8+dOdzk6+7oMjTOTl9a5oBQkJfvkD66gdmYvwDnjil/
VfpOgB9UDndbbZO6x9dAnwKEJUPzClYL1WYWPyGuno9Ziu7QjZ9eVV9HxL42I4l1X9Ltk1UpvSpo
u9E8Oa1aox8lHVpDgTJr250WIHHohUd+hiWVg2kX9ivFEwDjVvScCtMKDzGMsFlSV4FURXe4xcsw
FsbcWAdzct3KKopR7keiAwmoQ2Q7dCRzL4ulbDsFb8x59DXj2dKwW6Sdt4TUA/txdQ8ifTVlhvEE
7MldjXBr2moUbhXEB2cGy7mxR/gf10p+bNBg9rfFCm8BEbT0VQeap/gCrNiT+KUQolDz8VOMN908
xKmACV5ajJ1RKzPKR3yKb+ZZo1zbhA4BR3vZgYxnRTxcA0LGj9ufYndsW9B0hqxjNwF+Wwbu66bH
n0a45ka+JF8jiWEbzKIyluVwHhcqw3X+4mFsJTWSPunWY+1AYnnG5OAQTSDJWqxXJPHZeEGAxWsL
oktnjrvIgfmHQKIhIsNM7RhQ4N1LVrJ0efpZu/192m3VB9c4shSYmSW0JiHEMjFV9WlBgrw+SIPX
A+XasZ5yWZdpVnzy6D/RaFdl9yRji4JJnIIInEuH21hmE8vFcwj6PHzmP9MgI2jXDI+lQqT5cu94
NH2z61w8seIHXbdDx18taz0W6m4J7oOZnoaaqk+p2JV7ruEoZRxfTTGuUYIGup4DV+UJKYCk6/bf
mf6rqW6IUI4WfM8BuqYQV62J6eDfJecwln+qO9PTgy8dm+VMgOpWP+Eeoit3KSyBK//gaOylOdA3
GoBOlb6CymbWnf1P+4U11gAM0P9aOcDDShcCk5tlJ2zsWdRjwAhZ4MPmnzpYIKIuQcJJbsgp8LG7
0l1eLiGfY1TztcvgcdHhidqt0U6zURynWIx68C7gUIzD9nED+Atf5nwCnIgIao+SLMSd/qYxSAu8
cSIxBL/xL03qvAPsFrx7xgSQrcpG/qxY4Tof/yT5Du26H/nr2HbvePtwKOq5gcwvg1sIDQRuCmj3
ISrackiuJl7UwgovfWSxhJSQGTtERMVhNe/z6jMS7YzcXO4LdDqtpjqP95APdhqFZV1f4Hks5HBj
+y9A/CHA3SgB9gim8MB9Sgv+fHJjeXbeEida41HZcM8y768Ijmzx1Ppa6DS5aNkBTAXccny5QIIo
+E8X1hbhVXWcEQbZY+pnZkIYmSIDLefrvXM/u5+haWT7PZpe11m06fTkrhd0bKHyv/ya+yl+WFLo
QSxYyntyJ44sw6Cavp+560Gvhm3P9A7B18No96C/MX9J7lQEhOSgwjgH4eQpyA+Xpgc8KdfkLqdG
VCmtgyplPKfOCC4Nmw5Gc1hpLdKWNVLqgogw+K13OYAXE5mEUKecUuTe2Kt5bisczVwwVmknzoS8
c4VpaVcBccg1J+mBz0GfpfDVJNui34XE6p2fdvaxBxxxIMBKdzCkG3k4sZaXV0rf9iwR5jcopAzN
Aq9sXv9yn4IM9SoJEbnbcSAn0D4vgPMklKKYWw5rLSCa+4ubNooy9PGlXyaho4PCxLvORTXqnokM
6LxzwJ0Wr1mDlfMwZ+4xUbhTaHp4a9MxsCYeTE80yVeRMrqJU4cGnnILvlLw+DLsydr7nA5xruFi
T+i5GL86PJ/GsxPOOXKw0IteNAEc3V9dcn7r0ycAjBNf4rdrZazVGv8zNH/7Aoxbbl8Wo5sY2q9T
U48OWAgm9on3fYwigSoifZqTKTEa4/6ZxNsgco9a6BK98GxBLY4m0tGM8qFUork5dXhACylBs01x
xIUcSYCEPZDtkXMGUkbRs31pVCGfGkofdOSMf0xcE25aKEfjoaHXJoUWdgrX8/cyFvQEAkmPTsdQ
XrWjEERBfKjwacEh/jFSrgk40CQHnm7GX7W2mpfgFTtOh/do8gCgWckMUplLoKqPYOCup0tB7z1Z
yXejditseVZmccVLIsggZtMcj+VH8ai4tb3e1L3PwQkegYFbNCD+vCQJB+O07ucvHOOxR4sXijGw
KtxbL/Y29kzJHTLX86AQgBMiQoHG+W3uD4Zd9VukQRRjIWPpJM4uiuLexvFeeDg/X03HUQJlQEdZ
JQ+A2J/waQUzmGSXNnldY9ftPszflQDYl8x67aIJ8H3xGn08g12h1B11K1HV3kZko2ryurkF3Apr
i2HNXEu0aQcWsXdsdnsWEWUQ1J70dKWa0TzVVQqjCgEsE0OukfBzFtaVZ459l6Xd/TWxzRgkhRCs
Po8KE3S8Ri04YC7+2IQzaEL/u/JcBH+Y1FpRyrwefEy3JXXBAHr1QZoqrNux1okdWwYfrp5zg+FB
mH8nxgk44B03iItKceNHSowfbP87JDbmT9LUld+F4BupRpiOdAMl0dMh8ld1kFISlq39o85TamVv
tE+kONQsCVQlPOx6uGk/453ZuGwo5mWp83C93mLR+pXVBTx7GZJp5xXPqTXUIia9fpGYAYrU+CUU
WbjGvHJvn2m/0ueIRQKzdM5p/n8mMDDYczTil2bn2bMEpNPuiBGvyb0iHkjscGHGmlGQeOMLwZt5
5T71RttR6O4Hgtcr4KE437ELumQK5JUsLfiFMz1pHvh0M+GUgVwHsDHk4qgB6CKFlPHeTg7WGcCn
BO0rWexz2KexdGQi4K9K4P3UJ6wcVNrVJ0amXlbJHxBZH9c4fHnoW4v8LIq9DPdZSx0SRquw5mE9
mIBng0RFBhNIAGysIQ1aUpwOjL9WK3qDqCxhTkdkeWKbzZmZXHBS5i00ZjAeWkhqJKL4pSoOgpYn
hy7Bc7dJ/Qv5B70hEzyBS4NZ/Cb67U590egXgFu0X/BRhzSs6TLvSNoiPeUgW78PaHwLP9x8WQ1Y
VEh9LCWvp4YFxADQfjnZuKiQuAxNuRv+Nv63lTGoyBHUkes1Iqqg0W+NZtyF9Y5qfcKoE1aTaIhB
rPZ2UstnVQ6WMFvUpQvySw3hDJPCzWlBLVICTuv46qTErYWuWU+McqGvXpCkV7sS2FQCsx3p3Fgn
PIthUf1c845reTSS6SMgaheouWfiAxcfYKWWzXOG6NnAMfq9E5hMy0ay+kl0S39s9F2FyuCxwsdj
JxX5n0Ugle1E0VgxnzEGBr3FlS5DaW4Y75XtrJxexaZYbkWpFyJES027TC8lhwczYn5sM5Vayc/G
vkn+zRjGmMXSTALx46ylS6Fz1bkF0C/RSe+TZOigDKBxwxh+zXWJ/l+7A6jKJskuAatOggnwYNd6
8gVEvuoOCbi+WDUnSTksC1qlLplkHsBPagvNRTJk/8lhPI/nPd6+QHW2FbvPwLVIbDOj8gJE8Iex
1c97329q5PjNnuAWLQRLAswNBUk9Izey7Jf6Ai/M1OuYRH5buV3xjLHuntScGzH21ShRQCyXB30O
g5joaZrCQ558/HgQKLmtt1HSyZ+Q8YffEXnwjq4UL/xjk27W5IAv/oINZ/wh9xdJveUt5/06A7u9
F6m5bLtvPjpAVePzURS4VRw0/UjVjetVvcYv5BFPWRtkwIo/2BXK+1G4QG+oKO07aYYZLgCgFlsM
zWVAcQIXDS5KHR45m7WkWPGjVLenQK4mwLRM9ToO4mMIOOZ55sXcbL7MNhLf63rdK4lIliPGWuZD
KgnTQqO/N9RoTgUpCKX/VAyH7tuQflmGQuLpdnI0FfhIKstfxb2GlS0lvGoUv3VTQVvM2dcMB5Ht
IhKTsPtusFqkBr+QqTAMv1o/hhIj3/VS5iKodN80cSq4w9J4hXjiK9D2ImUxzQftzDwGtUqNwch9
tpVW94P1jvTnGQzpmrU256aQPpePFI6KrFWJwFexunEFME2w1tWOnGXBDDM1in7kC8LxuYdasvIi
A2WOUjUVvZvlns+eb77G78Wak7ruF9qAXcxw+ffsbOpsXjtj+RInPCekU3jU9axjv8goc9eHQUgd
kYOIMm5lS9ighWVHzPm2RuNS/fKPHUy1PP209v6Dv6ERWzM5RKFheFidO+3qdJxTNK9OjiTb92e0
K4zSAjCcgrNts1up4lmcd7TGuytmuWZHlILN09Wc8E7mHPZYP4DzvnlIaNeVLoUbLDkAKSwGhxzm
Dh9MNVYS7vKXQhQfND3lsOT48FC56R+zKmrpDn2a/0bJVkZ6aLELkqyJxVSetkoJB5/wuzM6vtaJ
n1tpol5sfUOOZqWToO7yCKH1iCu+icBG15fS1oCXFEF7phLCE4E7JbvzLQ3Fx6TU8vyWQIy97UBn
dEm/plcMh/Byl1TMsTYXrKstrIX+58NPTsSvmVuUk0DLWWCdmfVyNW9kjGqEYexOQMn6U46dNVO1
xUJ4+O/04nVh4vrzsKogHno9/+GMS5TarBj17rJLrEcdG/ri4SuqJ7koMhtwVcZCltZD68DN9Vtv
46SAqeqTcnfe/lBvQhd8d9e3+dRHSkIDJdzUJajAJ6BX+ak1ZznpSUwinHphencxZ6lMiBJG47II
J67/7ypABGZ5v4EuBSttmYHNZ7KMeXYosVmwW7WC1ffLFPP9bwEcwr56mCQe1tEHOg2+BNC5jLVL
9//JfKF0YxGAcptlQWivC/cAzZJ9uleoTPbTmtiTelo5Frw5HeaDErxkhz/I8iJHUTvU6JIAplL/
ZHoskfn0XFnX9b3sN9rkB3WgtB1ASBNCn4EBFSaich77YtjgCey/xH8xDr0AkOwcCT0JZU8b+YVr
YnXRy1aZkcSsSBRKWE+gDUhL8QV6yVN9RTMKD1QRmCWamFLUuoJrQH3TuTDWLzsuV9f5Jj1xgwWU
VsC+XX/+MV507/m8lMlvnxJKRByIW6mXlJX5Lw22G0BHGLsTspjBjh7v1Fp/GsL1XXm78AnM7r2o
0XGlO3ITJBmdh5zDjnHkKKpIFLWlQ4s8l9wTjOMd6EOCQd08sq7WpPizMOdb6qtbKGd4tDdZqn9o
741vp/6kt0bNSHw7E5rF6klzKJRUlsrRpu0dV9vGYpwYJ/Xp7YFvD3qUiyv3xNpYgNBN0YZ7NX0f
iXtGG7A1HYpPf5i7V8cwqMcXsFlQE3byQhJlI4zqlj9CpSqeeQpH2UFbN+1KswV6Ipkp+7C5VCDd
wO8IB8eC8tXQWql7tyv7jGYxMSSkVs1gGUQotQHhZ9Wbw7rse05Wsh924lcBiF2Z4LtQf8CkJHs4
GWjNURTfXaYzuHKT70oYuAhJICPl2EY5x8wDbG0kMVfAEpj7azTc0ir2TI/e7WILsB/z95jsOLKc
F0F6UUhDMLwl+iweKBNshYtGPTveLh2MVnuO3AJWCTADN8kgcLao654ncljslC3R1+tuYIGXz0Ml
Eo6zXe1QdCWt3vlokMWGG+CWSX87fPr6VfUcmTH1+0pvb0Q6oAuxykYySo0XURKU+xNtPQiQPOlP
Go8T43P2QYP42gDd8uh08frxY4XAApikg28ghQ+41l9/yJwkKDw1U+/jAsc2554Ct4RjzQNCAI9D
SgrP5Y4xUeOJETtGbkAK1DFu15i+/DqUPJFTgeR4JOjBQs0wTHMv/z4yk7IU06SlGBXDQZS2/+ll
fSLPM/AqV139oDMbnGlOfN879xBg7PYO3MVlPrrwezRRD5mpl37ETI/PeHC8GYe9itseoPhNCVse
LmtZKJh4+ELNQynYi0K/DzIjQ/21DMev3PsWlqUJqnx2qZZHCBOe7zZiPALxA53Qq25nYVHirtyB
0BeQIeUX9MDd0rPyJCpv0Xk08ppOc+xYms4hkDfRV1b/EZa86j74pTChYu1CIzTrjnYkh6aGMEnq
yw28G0SkBksVg91CRgOqz8ybSh2cr2SZeOWbNF8qowhp3o4hh/X5vgZxefZ01ZEtAldlPcLkOgOe
2R9thRIlQeAZZpjEWQlP5LE26LhTltvS3zXh/UB3eeir24l5LwYLdrikSchwTe+ctbxOMdqYJF8r
lt9iK7zwQPWMnKMI8dYV58hcb8HQht9OOsNCAA5VgxdNd4Z7VDXkmxL3QvK9LuHDrptmRjL+/qdA
3UoId9NP4AT1ggx/FAP2iFyV3esZpywODoUfvC/aHI5/f4qhJGR4KL/reLxV/Vx5qilHxBnB9rSV
oHCv+YD/g+etkQMQ3HI43+1nxluZgdNyiiOVnKpmNKfvunEKVL3JxaIvR/g1lg9rcUt/oWTifqhT
4LT74Sviao5CvgHp2gGkugybjfoLDj7y3TNgL1CIlw38tQZeQS1sJ17hVimcvvsjzHisDIMf1tOq
0e4HZdPfkyBsj9t+npfTZZjuMjgpvTX7AAQvm5FRGivJtO731mHgwIoa6oQkv9VorSieE0BwjZ4b
0A+WV7oSpHw3HxwKyTuUEwBcahQNgPCPkuSoDQsQCB2luVc36k9RV8SgBdQS+3rxhVZgXbBf1Akx
JB2SlHgqP5Oo3rmAI/GTQmx9UxxZ8pJ4NUg81+pglZtn+gkIkA3Cta+anRsDgRijO5+ZzZwQ8ITf
a3+eKGw/XBfu3s9JeQnRdyfPrBGlT+5iDDnEdjJN6M6hKyrigtfmz5gLpB1icAEkHy5ReuA2rELU
iMiW9mdp5WwLS6YBidDysK8c0o+mg1AQadpQTPr3EGU7b8zdfw6b73VT3RSju0u3JFyUPkUtGTay
tLS+geMfLEl3TMr1gAmejFgSynJahRp2aqnSNuhSmndShwieZunvWAfmxuYIXB1AUXQIh0V3q7r8
l7Lidbhqz6XBeoQ1CksHyIdwTBu+cX8FZ5ge4b4LWbXuuDR9PPqIX9FCFq6FIzfHcf71A8K5bst0
CRc5Oc547iIuHcYdRzIFvCpc8zyKt9jakSDuTnqW+lZiTNoX5hZv7+b2Y/JBz+7zx7iVTieF5JHm
4hb7eaEp9sT0DsxfO7LFxNTrV/TZDyi/tkHdnS0sLudAnkwkTm1RRFyu7x3V9JfsO8B9IAOS6mUA
d1ymy/LiSZ5qkih7JKT+F08qy+sZprenZdkVD0XBFID0UXkON2H6SADSkMWogyzrzpyiz0QXDHzd
P3nEfpN4fh3D0RCWZ9PlxBgvRN0XotPnOUkLmpR7D7qsTFMfQYuIXT4HDlexYhF7C+/fE6Fk1qCE
PKxcRWgD6Q61rc8UJZoQh4SaE5S6hHbTWfCVqiRHAfjk836lRUYHE2pYvMnRsHNUis7EqSrTqZhr
ADNcC+7sj+1tGQJjLcJxbbNo0b4lxSFFD518YyCfaD8gm3nDt/qcs1qEQuAOqU7wrIpg6JJbHOgo
PIO4uDHdKyYhIEZV46qZiSYF1kNy/J8fKRuiuw9V0pHLcOfos0QziM9566/RljjPFs2YD7f14ovF
7b75J7+8eVpCAnYnUMZcc5BcCYRZv3hTSYgJbuhJGqWPDxkXo+VMhoTGW/wEMucE2ecE4NE/TtVa
Cs/kV483U9yP2se+KC93o7GTI2YMxF7P92jSIm1AEfgJaX/pxHzFP+O8j4p2LMzxqCI1+bYCwfo1
JHSaFT+HeU2w/V0NmLWbPYCqa/hQLawf9mD+tiyYWtOyZVLuSESvRpR8+axjn3ScrdZfYe4PKmEQ
JFWryAZ8AWyh1GnZXxkV9ZJN8YyaP6nd09HjiXyr/7UlbDweyV7vcA2b81q9ix2oXKVhKa/zr685
vGRH4dlYbHuQmJd1sh8rs/TgHMYyzo0BQdemy2mm3pmz2wZNwLNbYFfTewVdxkl+ycPddq2VY1s/
0CmAvuIU8XB0MqTw4PGXCE0MQ7T0nszn+vyrYI2frk6ZpzXzmuNBTlt9YWjogFM29SfivXEmDViL
60PCwdL4X/7BB+ClgCUhuB5bl6YvBqYhCF5v8gOZNUe4flyO6+2owLYXU/59HZq1F1Liyl1lLxtZ
xWzAYBybTzCKBEVhfeHhPqDjUgwQU/SxHdYx6ZuEL50wJsLfJic3qnmsjyZdJDB8CUG1iSugwkiI
HNEyXX3WXS/6PTxTPBSn4gni7IOcpBODX8LVGsOv0ad6F2obK2httwOjzIIodWn/ZKLPTjBq0IBy
YK9mCm4lbg7em6NMJ6tdY2jd9gccCidsvW/iVzNLWicstQloROjwsKF5+CAPg7mpf0SM1vk/bdgO
piDUyq3hh5qdKQz8RFCv5f2nu2VIozt/7szRpYOrq7iGX86R6RWpmdl5WJHjtKwRSmCvBlPzWH7C
sd2aQne9+ObyL2MJdBZk7qum1PPwo2NgmlDnzGmxiO152ZdQaAMlwCEGp3WORrcpd5uQ7pvtwhkK
tdR51DNAANKX0q9u8x3oLhA0E/OwUSO2D6opr8+RKV895nKFz92mm+9Au7ec7AK7Ijvrc66e5eJ8
+UKGbZeM4tA1LFMlBtVzB9RimuadR6H+gTo6TEpUOVIAznN44zXDIvhhvlVtGbilhe3Kht8qL9e6
L76juGpJfzU2dJsFXAEp+6Q1F1ucpiv76XTqxXY2RddAmyI1JTnRj0oa5wLrXQ5sxYBmRDk4hBIn
6QqJYhnksxvHao7dcm/drsihot//v42Q4D+vUfzhYQJBNWrtSBp4IyF1UsGRlZ5cPbHRqQ3UqPHX
92DJWDVf5+npgK71FxuTyI/XdErHaAxLaGDRnzPE3o88FfE8tVjGL8VdElSwmL+qVKJv95lbgv34
g15GWkmnuWfCTMLb9T/PzHhjRagzOfnmaIm9dpoArLdh++GW8tZ2asxvE3V8DOlTIZWd9P9Kq+Yk
odObvbkP3qg7fXdH+WMlb9GHfk8gAXh96l7bd5PbXOEdLHGmpDJyipdAAUgkO0JR73q3ubU4aFEN
o3hFCPu7JsGDtHdmK+5IWdZNPTfLGBT4UMhyEuByF2WrrVHdkt+cnMGo+OETWhB+XJNSp7KxCC5+
UXQOJPthCXUUn6OWFAWSC9OVBjFaWuH/OKyxLOwISx3WFmsTBl9a8+qLFksTNO90kCpoRSNkwrxL
rQtIahvQJF94Wsqemmk9cO1X4GYKgLWet1Q2QGJ50+XGGiQm9dAdBrDSwf4wjfc4L/7xScWY13PY
YaRof2JWDtHaRY32TdHtxrAI42Mk4XcWneX21vw/n60FZnph31u1IugdFz0WfR/ub+cYQWla3Vin
sBp6Lbqu04FFifHX8DWpKLaEYk4iS2Hx2C5hnI2OY+aAWisqOPJhRcylbV+SliL7rhRnZYP/qMcO
HfnN2qznhyKEsIY9UjHv23B1/4Ruj9Speej1JAccVRHC3cA0N+saRXHVXVEsjU31+hmDeOnHJZhd
tHoOxKVxQG+N+1xfIqZ6dFeqLDrn1qLlK5nNxHXzUh1+yBS94UVkpvbKdElpxM9D9liHeV7qC3Q+
69bMPPHayRi/J/AdxI78zIGGdtoJQND11u+hpYc3sZOOMLfvcXWeqzRfUmITIjtfdDEGKZ6i08Ea
kZf/6nDYBMlp4cHIzPJ7xFMDB8Huj/T1auDucXXEFflfBaXERdeBAQJ4QpksFlS+lxybTDkKoPrR
AUItjU/GBOalyFoiGSlNbjvkE3WNL3WF9z0JCSsQ7kuxzNb+oUJP5R91GFemLzb99cO3+mY5G4Je
47s/AH+GujnolKVvp/fU8z0ap0fJK7F+QCdgNPpAoUF+sPwX3bUiwPoiAsCUP7FWoIn/9m5ziOly
A3wtQ+hoM6E9fN/8GNd+P2DbKv3U/PabDLzxHpj7XqX4gj85TC4yTn8PaIHnS5pgWkQlnCPxZAaM
Z9t/AcH5bhFprUm8fhXcPdazlnu6SQo0RtDF2ECebmjLHCn7H/8AIynWewvHNba1+ETYeuG+9PTu
xrKqvYKUnVvS65M7BeutJ8yiX9vXR9tHm/qzcWzuc0aaCVOe6DRE13Va6HeBcV49nO+8SNdK8bhs
SW2nMnB/tj6bw0LzVtbddRPd7mYw9cWSfnl+M8DCltbpQmpLjLAKDVrF+ULAmFQSPvLKf1zQk719
2VdESVgbC43OfmIQe89lZ+7myi0pkc0aUlNT+05v1yrCcE1YkXomWv5fL+QkizcAhxQlQfFDxfka
ONB0LOPDWsJwCnicL0tQG9UneZpLteAe01f3fPBi1f/AeVYv6wgOXHrTvq6D2n7hkGhP5nFPkVEB
6O2f+gZLdMRMWlKRlMBYKF0LcLqhca73KvsRk2ceCXN5KEsEbdswglgllXym0xPwIgn9wo2mC3jP
SI60uLkedjxk/JB2+Dmziz4a+68mXS/I0TpTGJN1btp917/xmM4kk6OtOSCWYQzwDF8Tq4XUbFiq
xNaiOfsehAMi7D/Dclhw56jqAEhdOJ+dIG6Jm6lUneVjDpKgMh6KfBHRI9bdiYNvUXObO1NsFU0J
YGXfKDwhB37MzWl1RsljLPnb/t+VG6wXQb2cHT+MjlOxFPG/TFkyMJdJTTHGVUlsdcqHgXjmdR+z
xsCEParWkI4HsqHFOhTlq1Wf1fEUhl7SWp+c6t/VeF/pcZBqEmXIbWP04s1rV2LmwAKe3YLGGOoy
YaC6Efjdg1SHiOIDjw9feCsRg4S/qU0yPn7TaMT6hFisG3B68mnshsSAY7ErVDFxu0s/qUyQAVmQ
r0wr+hqLSkufF+aVPSwfjDGvT/aOuHCU9yIvpajeyROzR7+p/x5LHeAOhsFN3lL7L2h+OSyKJwGr
X8+su4CIHGDceqFVA0H4IaKZAgPUFTb1hJvsO4eGVP6SijRmh12jM0wd1MVqSctbG429eEhaxKHW
pXVFao5hPH/jInFR1q2mCV5hyXnZKP/ZbOmPMv+dAzOHn4c1xheSqkRoh+7TGIaLgaFXBW3SwKS8
25QpA2jNOMF/Jnk2JD+zJv34sY9kXXxCq1b7LuvJs7KTF+yRITy/jjvPdrVLLdoJXVF/gfrC/OKt
tM6u+NHwRzj8aid2vcy1F01ZbD1UvHPTdwIwHp1ej0X2NBgiWmHfmo3o/E+29hu1VwnbCM4NpGDu
Ov3uQKe2VuL8RHRlaKvGTHDC7zLQA4cAFf47Hre5vsS0yE181sodt0dhDH8Lr2+7L0cO5ZnM7uql
fUOICQiHcZtSDZcwC/Pfn/NiXVEFN1hzixlfJonmmYDzMYtLx7YsDoIj7K9Smp0L9N1lV75s5j5z
fB4Duzvjcoj5WvWmT4tR5bDr7aENqmBfi/mj9/ywmDfKylfAm+yL+rknZLCGoaf7B7CATlc7LP4Q
Jh8nGltym3fpg9qMwTwCafTlXmsI03Brwm/Zjkov0rN1iV8MaQJdLET42oPAeAtQ1Ms5nbzILOFF
79rDSn0JRi6uNEg00PctFr7bTPf2eyVsQEi2lDcKR+ZBpmIwzdIGZqOm86NP2g/M85efSmqh+CeR
eA2gHr0h7KdUAfn/pCtfdQYCA6tHDZNAab/EdGFkTmsVX55I6owYhIN5s2/7BY9PyakiqNzhVYVI
qnmxllZbkl/NQHSRfkHqS2Orllid3BXl1YV4J/7U1IpN63VfnpwblLPLRgex/QPtGdPASXw9o/+t
DuF1NrLK8gpIO9M1Bi75lOAWcm6ozW1sdx0R8W2QPfEsMrjBZ9oVzVW/lALqklff55nK3ieCi0/r
8twfGuuACcsFPTS+zNMSLDtEaF5JymzGNwWq8O1LfPmvkBC7XopkNCiugbpLe3M9kCuuWPwEbuUC
bmPdZLE5TZ7l1nJOdnGh/GC3BoHOpbVuZSZ7nN5QO2sHeh8gQjHGAf29Rwl6Wcvc+U9UwlJBGgTn
MEnZ7peYky6WY2KO9NzRJ/XaGsqmVO3HFewueiror1CjVKJAYbCUUWOx4tzmg+0iGCBF6dNbQvCO
nyfreoKpBlrTD6e+u0KpIdLCj8khJG64Fiw3ftDSDhFSSU8jnDzmh7Py/f6Pcf/q9iPvoJ4mSODp
DncvKTr53Qkhv7ZlJnKYxrhr+AqtNvXWnYQtkA0c4r4JSN5G9YhEQjRrKxU5qL4LwuFkxOCl2VOX
wx/KaQJtITvs1mpA3TH6VBNWNUWlMHSYarLiko/XqlfdEy92FmUNmNnYQ8w9m9NpXXsLl3Q7JkQO
68RyJ4MRcuI2uN5+6LYle63lczuWWQwTPNB1emtZypuwR3ZRLmBJgG499LDnloA3cJ83kmzaoTKS
J9KE22rcyvGVVJy+/CpGBWZkhy5wwDWqqL5LHjj24q2pA9NNYQtfmewD21RhOPjcApKhmWo7LYKx
mmmlaeavyLgjbtwlj/fhJ7YKmrS7UHNMzmyyWEC0oYVB2TlSDT2La+WcD37sXCzz9EXgYMqOXPfz
5vL8uZEIvDSXcDeS5s1h45Hdj+toV1N6xpm7aRn1H+lMQ6i5pBaKAihmXGhG8snMe7lCZ+UG3Dze
GYNbfurODJ6mUKvUfszQmQGEttE4INQuJYi2wo0Dfv73HD35ggMnLKyBhdcoD1sZXXPNrSK5FRxE
5Am5d3OlaOGinT4uKzrBiAiqS6iJgYe/HZPA3axy2xIkT0RR5cdNGn/Sj5KXFcfKhGrxt86Wdo6X
cOJxWifNqldnR00kI13z2RUkk3qbk93uFSJstU2klvY3xlze1QvRD86CUcKED4MxecuNb8qUYP7m
CmbOxxNrpY2OKA3ZBBX+ERYYc7Ml8uBorXxjQdvRns/0H/hFlnZepF55tM2wm5jXbFrk0qrc8egv
uMTOYOxeII9ajGZaVmDOMh5x4bpi1oPbQO1IX5NGd0FnzzDN36/Om/hvsMn/NRmiO6laWzQ4dsk/
YSYAXkdxTHVFQ7Pkuo03jH5IF8bIMMV2v7lAj0WlkFBpwZTeUz+/JzaQQEeMdLFgT/+EkVQWXNKu
9P44hmJTdAWXT6xLz5uKncsJkPHutOtyOudpuMZP2w60tcXNaMUla03ngdGQN8KCt70fFtXYZ8Gw
nifwpGOg4+Z/d6qU3rRZF/kwZZ9d1wn/Gt37vVcMcMeyzikdM1CZBsNlFMZI0Nv78H9ViknbGPyJ
PN2tkrXALD1CIDyyunLHYAGxPhMz/laD7cZGsxXGA9tAkCKMecUtqRG/ucIVdj0XWgoNcU2jtIMP
z/zbm2p8ESO2GhmtyVBZ8+edTD6Qr8JYTPsmnejW/2kqmy2i8GzaNUwbUkLO3oLibioQi0GAV64y
kXFiBORIcrhBNYL+AWCXvdXmUl8C233+00ogQLhZO8nFOXUoE9VV5Fd32Al730LQTA4UsBfv6dzH
YNkLrEQUJ9HshAO2JSkKU+VSr46RXVWK2le+TWSoVlDkKWCfMVMi1w6ugpH3nvKalZW/SeQldX5a
JXUwlm7Dw2EczDtd9a/ybl32oMaMwZIItDQUTkkh8RU6RudyXjoB+J/C36jwsOsXivDRF2a8eN0Q
2sw4OQ9/7PGVytY3UGKdMJiaBsPj3idt8VB5k5uecIEcTpnOMIiomFOGIStjVnUhANOahLZEDEb6
lFU8kkmHunCy3a0NyHCklnCO3xsZEjOsb+9k2gCyopL/yft+4WYOc5mYY0MRq6Y0yU8Igii61OUx
K/b/fInzF2/DZQku1kxi8DHPTMrGtOxe66JOfVyjZ/j8ya5SMfUBpcKVdquAPd031RcAOZtIOhvb
fKgYP1eemRJIRYATPDryB9HKN6PrsGi7KeJgIybZyCwkPApCbWEONijp/S4Kwzs9ZczzOw5ZS0oz
5bWRzk5Unkh5ZmsJeIeye1b3y8zLCLDwEyDUdouPbAo71B0ZN8j6HFBd3YxRvo8bY8oosbPNfsrf
989aoZr8lEmTaDBoJjW5gRqo1jtAvebUolkIUSkSUO7D/LPAPpFV1hJjzM9sv6mrMWHAX7U6MW4j
tStD0+zWEca1TjSU9TA43a/UQ4ACTiRTY68lhlyIq70R8j8JVLfzabgWqNUsLbJtNSTFrYESUFUK
+HQPOz9wVvFkmmZIMuKbH0dAUiutR6eur8QFrJemrg7izWpV/oyg+QdtEQ8+z+wBkzDaRFcyo/Xe
8dXRO3qQA43FwhJjhREgLnUHeuTH/m8XMGuExvcvDdbCYDZBvvnN+RmpBIfIKit7+tF5l9gdQ6Sa
XWxjNfxJhtnMdW20tBl2cUhy5qI8TdpvZI3CYOuLqr4HNnCjCGuCDhS/8iu3MQAjeJ9qsZGD/HyU
OciOy9zNBCRNHLJFXHQacG+IGVW6XResTDeNx+B2LrtFAnaH/zvmiyb7RRA65artXbp4SJ5M4dFB
HTH4od0cCDAL6jJk13i8JzPE6WgJCS8yVHwjgjpZVy52fAtuzvYUAVVCx2FM5310y74ZMBc2P7TU
fpi9Z71C6X6kN2J7JZyMs1JxHIZXH7PTfg1wDUmdTXhNlCljNe15ZtlmmNQ7mWKpuUilb1C+17hf
NZDGBcZhVrJyDRZJAEXZp+ZdetuVjVw4UqAYTPkUiMjP+wroO2+ldxnZfL+EGbH1WgTdk0YmUkyd
eAcZXa+dX/a7lOeK1nfhZiC2/3eQmCJ2ZxEc5zUCUcQPj3TJpuAxWbmbuSCmwiHRmJMGXXJAD6a+
8WEhDFUG3gaC4b4yrNSUuKPN5OFAPsfQTIpP1Z/G3K2B+KA8iaJ7LUfBgp/J+t0a6IbkzDuziyjd
MPK/znZao0QHo0BvLVhjDsfdYsdjoK2zDovqcKbBPWxw5p2sTTq/fPNDvvzeTwTSzO7wPxEhaB10
yOP3Nn+sF/YGYWLqN849wE7CJ3s1SzVP9CM8qwPgOlP2SqUOEfl89TA1jiZPHYgjrUPIPzyKBWSv
xK0kRVxbbEw920CND5YrioGUd/I9Uy2gICfwmVgxJnRguYbN2j731dzRzy7yGFZsUftHlftWlueo
WGponlAqD+spcnLR+2q7OzThX+Wtx6jLE2qsVvxtlA/I1CyeTMUdW9u2ULIoGYuP551i8EAH1Eh0
ahcLDZ5fCitzzVDg4+Ew8Q36xn6IvjN+/nEkTREH/zysRFAFLV3z8e24IvRd7MnG+nWhMFWqDJTu
ZsP9Czy/fu+TWxrIIzLKcPk9c5C61GnL8WPPQ9Q9pBP2nAeeaaEeqzkkqfuUV9JDOen1y0yOKW5E
mvXjmCCzqZgmFHneisLFMSBwSfx4gbQvRljXnFZa8SL+88dPRYIXwOZSrxRdgpRq8ukZcwVRTdZS
rqJqp49h5mEhSA/7xutDBMJtiRPwP6bIze/s4YxfqvAR94a49FQUbAD3TzwL9fE8TWpU76wrCTHK
8u1K0NQldnVYWU9qtj1v65K7Zn7B9pBm3LstoZl4Wriu2Mk2DtiNpKBgkhpOGZaMtr3zzaaYgbGM
qAEu34HAL1BDpbQJdWWnceUGYgWI+uNaEJ/niYhu/ViMSkna4dYTycXybzmOVDrFk2WeTlG8gF61
Kvg4QvECbnDnXnoUTSceRRmg/57VVj+8RiLKUakRj3MZue4AgpN0YyIpd9GghUQX7FLOb4qHfcCu
iOEM5t3h5zGEHAF1vFH7OuEADbjpV3obDGoKEt8MMQgIP57nRbpiBT4FxZptXTarTu7ILQsnIOq8
eW3zxbbSg0W7SMfPSrEPDWCJm4jc8UP/MnPGrZOGpqh6W+x5vT/1su2UQINjf1Zzke+VwS14KzqL
UnrLyN0o6lz7kWFNlO9jo2Ts1aSh3mSOkBlMLB4E/nSwK9vLfLMe35E2Z9L6GP4n0voFEMg+8WdQ
3GiL/DVNnDqoU5CEq61cyO1tPF8+uqY2QQK44hPXeCfq/BK4/8owNiuVZbi1CiX740zvK8gm5qnW
S3gOciHm76/lfp5LTcQwIHZN24ne0KzNUuerU2rJo16H8TQBY5yOhpThyoZA7beG4qnc0mjwkDhv
T7nFnzsJsoLcgKaCb6B2AOO+79Clf8dAQEbvT3UI9OLnNktf7ZcSJkQZubCG5YN39ygNVV3ZGjRV
zfAurvJA35/7NFrLTIWihT5+xrX5NHQHkiMQBJwVfLhdCumka6GmjMlOF0hFOLxkSLDFwDY2utMH
zQ2zl4/Z0bbqVAhu/z0ZkhW6fPmudTD9dzURC0lMqrCaQI7esnGkhbIwuBokeRjrbCrDGW2dLby2
PUXs7hkpZHJr/HNqIYWSKSVDejaSyBBKrrA42giRSCzvtnOFMQw+HJW5JMDOhKjagd+g0UpTb+Tg
aaKFC/YA6w+6d/9UfzuHYZ2we/15yHYCCB9XsEYc+Kwq24VfFZAYlws2LFoNUen0nYT7apxGLd51
wDIimeN13vVzOj86FGuYppVhTNW1erIwlc2Whky4KVIVo2GwZrD1tdaW5Zt9o6/4HYk3sZPacmx8
UPsALv4pWCaBWKmLomo9hjEZWtGI4RvGDRHYidBRBepvaBy7YeFpDRYY2CzAXkjombKUWKpgSxkg
KDVeKhVkWEAu6K+kj6+BX6KLCe9QWEMff+AQ5eOIA3meE/hWcwrXoW677sRbmdVBDEKQtQVi+RGR
mJODI+UeoogNFPkYSpKBfmpsY4VAhS3cj4QZKWFRG7n6bwlvyMl8LwQ03d22jm6NUbOVyr+Igitf
GaWVI8/ZYVxM+vI5laCU1ATOQT9YhWMrvuuQYTas5N4mLr9lMcfbbE0BvQFoiju7gynOwNjmtCqQ
SfjxUJgvvf0uK2o0Ig+vUCM8EfE2U9M/9rH+OYtTqTRIhgMpCHEi1Zvvsw+LUE5giEhBXpXG1OyR
Bg/xtRorV5QTZdXno9UwV/MJPrH7397F9ZiBQJyR4rEsk5dc3JnmXu1e55iVzv65+JAp0yB8F4l4
9QHNYOdTjd5DZj38IoNfuxZZp39LbJCX1NOAem9bvB6tstuYjKTqjMn1+D6dM0HdKY5htLQ0cGT7
FuqsZSd9jowZh4rWIfsAvc9cmtoC5etVqQZkbJwRMIRMwK6AZzwkpaUsBvRC3788J6fXzSSzxfxG
S0sziFoYmOy0+Pphqcy6+2i/FzP1FEtNOaovcch3QH9ojTm4FthTva8m6t+yX/L+mYX8kV9bFO9g
mrtpB48d5PL+i3qriCIrQkfZpwzVyO/gYzD4DmVD/RmflrbLkSxccE97k/i5ruWPb++m7wVRAtU5
UlYQ0llefPf8ThlTTg8nMbeHgkxcFHYpG0zofJQTHqmN7U9mLaC41sqZdA0wrENniz521NNE4tpI
A5i/3cn/kyIvQrk2lITfC4BGNfB4dwCy4nl3e+h/YiSSFR7NUeN3GGw/We+R36P99yRWfoxTTfpl
mz4iFlRhfLeG5lF1Lz/MkOp2N3YAGt7uQYxVv82j3TQfbfiIoX5mPj+LzBRM6hIPrPSWxgRkQxmx
cRr6zhZeDJlvHLcNclhfFuIDPzltE0JJCzjRvF/ndeIk5xnPMSqe3nViGC6I+t2+Lp+xufLoNVlA
ytQ446cYs1y53Hvz06ZCYYU+SJc3T08DsTo/gdid3EMJ+2tlrsUgiZCRIckVXoBnnFGwTeGy5Wuk
897uV5SdUXTDmWDsZhpVeg28O/vrvCzbyuenMBItb1LyeB1hgI7SyvjsuKyZQgSOhYEbijwdx0uX
NWIYbmOfba5V4K2XjUZkI6+Fn1e8QvVn+RskT9Io+nH2eGIZrT5F/OxyweI/euU3dfMA506BtBbP
cIq8IEPn7nwVHZkH+vEdRjrvQZ6Al8LwhAK53ozEJYRqPev3L3rL/ppcmhD8o0hPhe5cN4hdoMj6
deWLZrR29pQBNrgdCaZj8oqamPYlAxi3vp63VLaj7FbTeXH8i1fHS7UIFcKsjcqrnKR24SubPqPV
u96ztamW7UwuFwj9rjp9xR1V5/sYVTESlufTkEiaGSo5mcCa7Hlzb7A+/68R9X8zzAVfX0mp9RaZ
93Rf17nqivkOFIiUmIbaYPmXi0wTOxmiuczP6D336iz1is9YZp74An9uguYfBKqElpvrS8/1Ce8M
Uxc1pOzvotXNzDhd0Gs1eaytp4TpVDxpKPTrkMvb/JX8v73DyCyLSjGdlLTn9ErC3uVj8RvU9Tzo
V4cFQ6NYKNLC/DTXmDT6j1vyhgdp215LDyJxwdW14hZ+9rLlUWBEwfnea3088jdwjEXiVQCojS1T
nWQ6JeJDNt6yx/pWuIsKOvIv4PYAgV/xehGE0llJsBWtvApZ6z/KTwPGmNSaRgfXIogkfPrSnb6C
jDRTkqdbKHLOEZAB1yGzKzehncdOeTI5vdAre2fSxlm8ZRHjIYCfNx0eke7Nav9649kgb2HNgIrJ
zQaifAxDcH0r+YHbH31roY2BCftGI22YLTA9K/n8dpPMs9dQp9J3UPTh/pgE3fPbsYV6mbUzdDhG
eUZa4pzfquytd4l2bNz4ECA3A60nWrDIBlHp8Yvn3gbSh3leO8HggOtEhny66taAHyUB6vwcIBgK
Er8yA61RfJoOe1cQLqBFUI1ZRb6Cl5FplG8XF3VA35Q9IjXK/7mhKsDOXDBz5uP0qN4kFYOTIyfL
Jk9OqagpJznH6dTuSSgCe7txySYzACzutwzrbPI/H0DFt4mqEfXxYvGBSzP8FMafwdYJ3vd2IZya
5gWoIrHbppmf1CW7rXN1ABmTiF5McREL8+cfJUEiFKVMLj+kG/RkgjB27rtwFvybrPVOQxCaVI4u
K+SOMqrR49PPz3qVouncsm1oYOyRoEKLj1ARjLKOCKUc+FVeQ6/unwnfamW7pDswiF/vkzMqcr0h
Oe1TmPKLNqhevKttE11LpfSP2dSY/0DlyAdREZCC86KtoBh6cSwmxzlr/NLXgoqqPCo5kc2PCd8L
HerPhg7LR/JYRyGoYuX+aoERfo69rdaRQ1cME2+tldxjx80JxNPdEbHGJXis9ghYehinzACsCM5X
a3oJyfwgfRPo6ACBllhVF7oAmPWcmeNZa0jVZQ2IX5I9Xros4dGxlcfhHwA7qMo+AKDPGUQXfMyq
0gawn/AhmxsAwrk2yyOipdJX/m6cyVb0dnIK5l7OP28TSSXNUs0OcCdXG4VzKjb/Mv8u7k7cmE2/
NW2Ry2xBOM4SBVJeoy3lnzmK5lrObxHFifIBkgsrJShS0wWzfwhJFN0uaaCeN3PzUpcEFRp8V88x
q43ILcU1JytIzraHez62JSSyxEQh1I/8dkHKCBjW9KYXNZ5a+KQvyBBK1iD0PWnJdBHqG1RIeLoy
4BNZhIXI8uP69b10QfXt6jfPENBTs2wrlHB5I1Uchr01fQdUU1ZfIjWFDWnoDVoKanbFqDH0HFHz
+Q5Dz5CwT8HufKXMMQrxVQwE7hxuY5bysFxvxbbH9Fs6yJIZ8Io4t+apwi9+KSyFiFmzHFSPITso
Spfwi8/SuQUnoLEbOavMuGEm/iXfynqIvYyWS1AWEtazijh8iL2gLnk5/vWs4M9pX1zfmreb6wdN
AgBFDkwMJoOnTZ1Fppyflu4D1NKNu8m03BzeNRrN/87S9xNSD/qQYADZO1VjZBl4V6J7lv6Icm+v
adojnAQMdk7zerZ7SZiZQrz8HAWz5WSjLEuYJpjmrHwHDgMWeKtFoCrSU8wZ25pNgcm24EWatOxN
xbiB2P0zo3/CWuy+ov9Ii1LJpbu1frPIaExhmssnHa9yCZuU33TidOr7Yc/X3orufbfGnbTXsBSh
hfomjyQja1EvgaprOyK+S69seYlmTTb+N1CU7MDDxrrSVZ6EHDDPC8mwl96mEY/a6tm25sy57qlg
chbjL1qRmFEGTWyDrAxOvsHeAJ4QaaoNwvbxzzhyIzppRgIQFAMURCcYADoFk0ybv2H0TMXslrN5
yGkxHs29UytSX7F/7DELNUKUk8S4BAhxB3kEPpXiuyqm/FyTG1Anl7PowLEA9C8HcnyVbW73gCZ8
h2r6hZ+rAJVU0rYpudTDtJqycf6qP8JltLSb6uBbLfF0Hl7bMP3FX7B7iJnNAyi1DjjDL7LxVMga
P/nURq5p+od+pIgUwvjM+El68YIzl40HVioPfYG0VJahC5RTwhvvSrZnUeGScqHr4dwfclf0gV6M
Nq/aXvMQAKEWU8nLyS1+J6NxsUK6Bky6BduuKltdglPvf65TW8S8xMctOG8ZJRt4iNAgePzOCB2c
bne5TT7ctwEG5dzu9NEj+qC6ibpZhvrTjwkjckfIY17o4rGtatWFknHYUM8Gh9z2E1mi2ByPYWnO
qMgTgq1c6VOA6roW7rkwTGdPotXQl7zj+Vy9WSuOLTphEe1j4yfrrfnMHvGFqpcY+M/8Ub4F1iLN
Gicg+HgkpVsvlBCjQzB5iEANXGpQYepxfyQtPEeAxQ2MJJodW4oqZqRNZ5pPQxCXrCkZ989oCQdW
UegyN/LfSnHauuTmMKCaCf3ZzI7aXQ/DIB9cf0X/yQRy5iKfHYRWXasB+vi0WDdrYH5J+tttVhUa
Gwf6Gsd/kMbjva/N57BGN8N6UCmh6JXYTd0h9XuYcyVMTe65M7PBp/lCiFOyJFh1I2z47NofDCkp
kPfRxoeQCh9XRo1tLKDMdEpC6JiLekuzDJZgC7AP50XMz4rwCgEnR/D3PUf71L3ex4eILJ/KgiFv
n8p8NYhzOGKk+zeiaTXqRBP5gAmYo73kTC0TsCFDR3ksoL4M2L4lrxzzDmU39rhSYYZ8lgYDdNhW
91VIvoJ2M897tD21ad4ffqJpkYDfmyo4wVd3nj2k1IhoRcA1gn1DLjpzUJmZDZccyE8u6TpQ4pB/
A9KJwc6n/RZcNYzLYR/6akWjzR6Ezdz4BaQ7uEiE9MIISnzW6d6SdQdyrD7ud0UF9cm5P2mijBcC
XFPQKRouCWZ1zJNb8iNTgy4t+hY1G9UHXYux3cE864VhLTl+jpeBInj33NYKSye7dhXNiXoWBJH3
E4Fek+uJcGLadERGshnsjy488gOBfj0v8qxpljGhpQFUCn+Tg1f0kBcDxK/pMp0BITBdKORRSTtY
VTQyd6ztLNwTnRMKNkTHxCQAhlaqcbHxpi/7rdBgaDxcsTGSUPb9EulJ00x/ktIUBicue4w3EhYg
uOoRTF9Y5xHxuZVNDYYR4ECMFRthN56YGsGcnXKDq6CF9OE/7h1FWQrV17oBPykg6sJiZDdN8QK9
YwGwzLq1y+3a1wd8KrZD1JO7FuU0kSdCTSPRFCj2N32frVZuxaNVBkTiBviSvyrwPQpOuZ/WPior
IMIggAk7x0v/ptx/7zZaOTXNeOJGfMIa/Ksw5rGpUTz/chE1AmxFtvQfHtCcOpoKbB7+FCo8TI+0
hgsVmnIC56UEQpeWbPkXLokkmJhVKH7GZhKWZTw297FbzIaYdH2CY4QgX0AmtVVD2+ghvro83kbq
N1lDEX+C5SX2l1qBqkH5fFj9g8uG/aYOPDTd42RMaBp5Neow7LuWD2JeB/C5rBv2gjVzGFA5m7eN
AV29ue9C4v/mRbTQ4ai2im8wPuqJd0Z2IkjqT2y20LccKRVX+jLmqDl2HarqHcXOdHhNupW+dEmj
oKtcLRrxheNuTfl9qfNSBSWXA5GwzMMQQCU+8mBDzimgbrGsPHV+OAiDq/3x5ql7ZaP/5hcalwxd
ltIWBSwMeNAYAd4UUZYUR1Yf28roMbFIm+hWsdDdazK/G5eVlT7mSagq8pI0HBfRyRsqZrdeFcy2
gKXIahf4B0vvSE8nu+ky0ydWoqJQHDmPJr1sMWYjjPQbJ/lOGBoLbJQAM6gs7+cwUVRjqRzk6K40
YXkjhLr4Cu5qCic3Gh1E5y4kXy+Hfm+/DTGcaMpD8yqs9yL157iojSc4pRZTWVk4jR7UJpkBFz9o
JVKcISAQ4PSA9XFe49Ev8FS3ws6WEmzRqbvYubbJEd98ZxMcEtgfGR++Kh0bsg2BGDYNWiUfwe7V
4kyP4O261uA/a8WzeaTdJhq0g11wPqQURyUXh6MAIvBFjOFzRGYaDX1IVHsMrcCFl6eHHPRAz7o8
YwderJ53GVLeFB6D0T5ue/DOqYfZYqafMt+6NaB8XMYxCYtFdtuefXpO99K7rDfoeZD8R3Cl4niI
U/7fT6+TY2R0MQmX/bd3uxDRqoiHNWWf1ytNYVenW6ylB8Zt9+tXr5mY3RPPTojaHbLyhYVZp8jj
7kXy/8r4d219CsxVPAMjyAJMZlxN7iMVTQ45+yGj8WrRO1Uo7BNxc+dpJej0D9CriPew7W5gv/Xh
alcU1jkX8wyMHvgRVtx/GaF80JORqUEycdkxf/5dZ88eSqFhGWDqTt3+3KDty9enKA8n78uskUaz
TSiolwFxT3l77/u5aj08DlQ2ySWifgZK5GlknKYY5PxwvghpSXRTvsovfpYc95gqu41HpQbHPMus
N3/L+31j6yv6Y2l4j+emfKtsamGYVzuBmv3yUQLwuSdjbmuVd74qLTMK/DsEjGSeMpdFS7xHyvvR
32RYQP0dZ7Jl0e5ys0MLJp6zfdNABae8asMHEdw6J/mQWWdfihtkVDtYG/ajsh2MzcYAKqzgaCrf
7b3KdzhUGmUf+F3AXlEXIw/w6Kr2FBzQjvxrb9KVBAODLv1vpflJtCtqLjJWfHyzAwY1agD85K8i
daj/qNy5xeewZEuzCnlMA5daSTdSVAB2GrLnFdKK8D4A+5er1TozpTTo7LaMa4lxbslfIKPPGhoA
dV4nxfCfvg5ksy2U3n/xAVirXWXB1McMcyJ23FiUTj8cJOmheqFZ85b4ETo7vbuMvSXftjQD0AOi
XSYEhwBn0mCegF7f3XYyBo91Yg89bwYjcFKbMBoz55Fa5s8nWoSe09HCsMDq0jZgWdQpNCcT95/n
uAYsyI/MJveirPTBfzHWAav30pmy2qaw8/X8qNL8m8PU5DZvIiCKmIABs4gGMyxv8nnWu0vf9gxn
3eYuNM8L5KxI8nj7+91koSYXOlG3VsQTQbIwL6lK6Ak+JEEQlpbAfaOZi1nzLEP5PFBkUHAf66Vj
UU2BRS6HY3TPXZCEbhBmAyCUEc2BBhbyc9MwAeF+UE/LiwpBK8EW5odncZRIQ9s6FH5Yi7wTcpSa
/TkRsHq6bX3FETU86c8igCxLAUJ3JE/Eqrv/PISQyE2WqxdQVtrfXhYtCg97pvDR+J6JbbbsTA+k
+1bUib03VxdwU8bDH374jcGgDb5zg98Mr4KCFgll+j+TaYlw+yTWy7Tysl/KLgOryg5mB9zfVuwy
HncmMS6JCrupIhpswbsAgi5GXI0Ul9nqNeEKgSjm3ambP7H8A7Bw9RWX82SIKZTdHkIanZnPaySM
/4FJZHQ8HEgXeDUC+YWVZa8gFieDUTQvAZ+rkzz/gDPTQ86zKNDqChJPIcUtiTxKnYxisnkjLxht
IjnjOS+ETNsjtjdqK4Vl6e7bcLUb+BGqFgSRe0NAThpESJw55F+FtVFjv1mMhvQo8vCaRfQbcU/i
0xy81zR6ieC7oASnID7bTFc6nUeGcXLdZ0IjYB3TSI/opClOIsMITqNKfpq1lggcTkVobY7/Vy3H
WABbWOON+JNnrMhkCJRFQGvV+F35PQ8JItsYQaj5+jeQNeR2JOgzrut98Ywv46H1c7XNW7Cfh1ar
rTSBhhjf/Z+HZOj0TkNIIsJ0a6onfvrPym+6zf/6RfWp0H9DUz3DBcXQcv2Wa6sXxHvF/6r2CNcP
p+9orpdoXaURxetJVrmc9VDnHKz3uhg0674mjEyU/vbxoVDpGlha7kSzkUKqeoAZ5wvdm/Cd/Eh8
InCah2+ocqDxS0VNTwGNadLYb94NI3ywbi3cBxnYi3ddtfpV5x2bu+s01HGvNXCaQ8GTjyyi09BG
1ElKbzdIRnbiR7GcPAwwsQgfAjEZAEPPusBIdDQQTmVHx38MtkN6hF+Z2XIUWNHgh2uIxkq9PH8A
dznuyuJ0ybqB+n3LKvQvmBXcS0OW9PbuqtK2dZyprygGCXJeBZSoS5YQZ2qSFKMgPOz4A91seBGB
UBhc3DIbP93Xf+UVqLEkWHuAP0fIj/x+KJZXypezUOWrHUGLNmeBK98jcg7l6QHDLHk0n+mw1Zyk
0HhkZJvyM80sQ26+2eW9L+ZPJh2Jv6Tu3OWkoU/C276DgQBOYRUKETEsRkfZseoy/yaviUlnYAvF
pLQfDMx+u3hvrqjgmvLjcBc7LVKVCqxA4jT/YC6WHC94UkdeXUtSpNzAsdKs6QRyHGdgTF6dGNou
QXtVtVuU1M8U0gPpM4KLmgbQeaEVHyCmlEw5CAjpOib1N7fjTV/jOGfmLrwSdSF+ZLRtckd2c2Uj
eL3lNSWyZP08yfQle/VNxdRDaUTyjld7Yhtso9E7yYBOmhUqfwgKFONaoo2awfFNMVBQkIjMmw23
u1fGDIeDT2NOcrPrnizrJ1+RaTszHG9QEPRJdhOwClkw1sq8B4spp326raOildhil1TqZYnpEoN+
Fpkxzq8msLCIU8nGftcKfbur9cGC3/uQEuhBIwaS/6B/+yrvLXyod2BPiu7+rr6HSYWyzscFRa5X
kfEbNjxdbSjm7K4fhKmg/HHqrWetETOadD2JJYi6SUeCqiR7xyEeh5KoY6F67bK1Q3fFtAmBFOcO
ihzg0ZhgkYhrAV8W40mTGiYzhH2mPPAabtP+ioWWeaTmDy1jf6diR7kWcl2Meu7WX9VAhJq1aaif
jRsD9w/RrBAbGowZ2hojE/SpLbdUuvsrVMmZuIkQhjiDFkIASzcnJ5pqMtfAJVvW9oLgDmvG17iQ
IJa/NOXn7Lb6lO1IU7AsEziYFckPe/8vaarzvRuyrSjTVzpCLzD0dHAbmOjIFTt64KTkJMj788Bz
PbeiLOjE0lpEy3WL4MhZOBf+rHNoLigoELlV72IjB42f/o34S3w271p1SDlCWrfrTB4ECULwIXnS
yOLkgkZa4dFYr3Lw9M0iFAQFG4mzV0pOvmjTCXAzgr5veH1LMbK38N5oek+2K+jRBTsnLfnwoImZ
erCMHpMaOnYtorQCl3z8L2xK4zsw6JpB781P2MKWsQ/fW6VwVVBgAvf0PhesVCBh3cW4XbOCrl6Z
AE2LfPuG1qD1gIDRP82Or2StnSy3el2/GrGnMpsyhd8RDCn+lA2p6xj6nftO8aMiuG5BdCp57hj6
2HnedD8byBW7obHggin/76kICIoFLL4UQWvLMusC481UgFgliAGif3T+syP0M4jA9U2VRdmmb9i8
YvtAK+8x8q3dYU7DR6SywfnnEwjw2HN0ftS163jq1wrZpDTfKH4pCZdYdh8zcC4nskrUo0uR5lwL
rhHr3RHvONAjs3e38hHjU5lF/PgaeIuJze9/3OkpYgib3v/bpv1uTeklDX3cKrP60hvfzb20rBHC
fjxxs/8y3Y6Q5E+ZYer7/BdpQa62mC/H3HRNY+BLDU22kJjZ+Xws7Oz5pjyntuw4hfbk1MvBAS3i
MI0sO1yiCLl5Q05i6U5yTGYRr2X8LfTO/ZaVAk0MiXVJ6yDXcBl/7lCNqn3KlkhQYqRBrHnT1idu
nMBiCOf//m+g6S8xiWQYAwYNDwLYgBc5MabWGCteA1D/2cGc1ivxT0QdIN+6ZgvkJdGwVEK8rCjt
4496R5zqHRU7NiYFjlQlSe8LFbEv2zecZKLzu0SLcbn27rhD7qqotjxhv4h83iRRK/M6QwiIN/jC
YPJK/OPhG5GxKxPUtlvgLQQ1fAnoVm+XJM26WteMJxRu9+vgvfu1ENEAEBKC2fQljxPgn546HwlA
GzCsZ0jz3PluDtRJRWb6oA/DoPtBIShT+Q2OI8bybmKamwagPLzphkVjgiq6/cI9lJd1DORh2IGT
HEp5S3c1I/0+jgwFP/3BdWXywjDFhIWERaJfL2jsqlXhCi4VMygCntMzJfrfzW4bxJyNR1tBNAEZ
HRWOJHjo+kTMZucZufz168hn9Yj1tqL9e3WiLvg5Sl771+SpFVUWEwhAJTt9cwheSkWgvum7HMZf
P8b1zqBzwOKIW4VjrcF9tQenX+mJqYkRTtF7l0+CEunAQ1Um2sf3dMwYVd2c3HbZFBW5yrju7sHX
m0x2ZAnWjzVODiTO8TuQMSNW8ZERga6dTB/PrTWNlJG3m8EEOiX0jzWEv75cOaIhzOp7WKF+1jJH
wwl12dCYmycmT9WwCAZ7ifkCUO3nEmcW00y+0+AWS+PKVuUIQ/Ff1hrmgqoYodvb1LNT+QXZd8eA
ZWVBFs/xrzYL8sgRou8goYQyyIV8iGhk6/ElmTXY6YQ0vAXWgBONmyaZRJncD1qmFrwVhF45yjrA
in+J7A8liJNvkPRKcKjf0aO1P9hMhLdN2v0LM3TGSuiqsWTxJj1QWkUGKldL3m2NpGL+caohQGsG
3qISY6bkOqQQYRQlu/sh5OQIJi/35bAuYWCp32BdMFCzYtBGjleRyP2jv/ClQWv9m30pNzomj5JJ
dlciy+TO3F04mr70I6cARrOh01Ym16OxfRlt+fIWWHanRnC3OrmJ+np+o2YenNPL67jHdqUoEkpg
/phrJoJMUvnvyJxqlp9uf6EVUHCxACxqJFrHVjc0Ht3IsUvbqXNzYOFW8LPmP6wQOWyOEkCf3qZa
zgdEFkGUrTThKVyKN6kZDaclgsgIs3BgHbemtBt9hnDmjsT482LINDlKpIaLKagI4twMzh1Q+4LL
ruuEnLQgh+YT2IvtiCHwkYh+doUB7mneTo8s7sl3bRUbzTJKcbnPze+7SpK69jyYMEKmITMswADf
SJujEwUWQE2ScesfbW5yAMqwch7D8SFEesdPEYV5k3MTgnrqhIkox90oF1qAYAXWCePvp7FSUj+K
5YvTNgKC08DBc2akvupTguCf78uk4JO5Ye0z/5wSeduxzx6QlGzp0W6LPksKA+T2rBKAtUqgdhzW
6TgOd+25GaWn54IueleMtwW1UhxuLnCG2tZHt2hY8AFpTJF5hyVwElP6mRoZMemGtLeO8+2rkBtm
mtunPPymfecpq0ADUrUob1nzdQ+veJb2miU+Eb8jacKvY5eqeaDY2LWishuVb0aTwJID67JVpS8V
XctIRp/e82U/AMbtbENhQjQrsmMHGtpsZ7SPlfZC2zafYO7AZQqX/HjSxShmVFansrn1B7rJQHXW
UhWog7/asVjZcfJC7d52wXP3VoQ2+Kesdrc1r5vhJZfzBBmdGKrYBuMS2pPStHaL6cccmfMAP6vi
l7+C4MW8cWAH1kcURVK9Gxzz94i/mxiQFKdhoCcuHGkD7NLutBDsVLtF1GRdUib7nFuU1wHGwrp5
0+mOIpRDr03ExYx1i4f+aNhfkPWYph/eVvx2UYOEV35o1fqj2G3uxxjeaMrABNCU25JIrL2cjJG0
LIrAaaHbhuIhnQIyGnXV+bCeqKIhNy92jB0kP/V3XdEQSR6XS0cZgLI2UrvfUWNa1VFD3Eqr6VRz
PQ7i0B4bhv5hbhj62Q67wv2czMLniIzphNR/mEgVkbn0LLvGEl825QwrFKiPs3Vumk2sWgi/+FX4
lp9q1zFOw7EVEGajWeC7a8V1m8NexOX1e0NcKEQ4Tupl+XMBKmgj/ssHOPGhBTVZLMkxTTAjeIZq
KMMRBSbmLwXj3QSkaYd29THGLIxekZLwixMAMASzM8jm2lVXU6D0sViu8mKtrvOjUSD6DO/hagg9
iu3RnuVbmWYjtM+Ydo6prgZNH16tNftZe3w46y/JHkUvdFiorodxb43okepSKGUk+eMuBRjEAPFR
ZI66dkl14jq3qDzHVuaHSspL8w2Vv63OcePmfQ3KrDEsOGzMwsTFmLxu7AheqOoQi38Gl1s0lkpU
IHLnU9hpb4lwq/+riZMqEuBGlxHio3Ypr2P2bNMLymBdsNqj6Ah4LDlOBGs7prD4D+ujWH/iEeaF
N2TctULqEAbnLHM4ihxnG+VGSUbzMsdHvKBVboLQEKbbhmCbbdCOhYjTvdVYBG3mc3F2I/z9GP40
5VpTxHAvHDfAHb57GYfHe9nUVJrWgOz2neZbD7SUv4pOLESMA8odlecEvi6f+A27e/BtU1XCOess
nop+DS4KHFukojIqQDC/nslGU38u6JUcD1HlQWIKPvKQH/AEeejs+l/nJbqPTdj1+l0K8ulxT4P1
6eH05lygevSJhBDONme0ZMP+lXnFqdzZs2tClwqNaoETyLGGCEeCZe/ktxo1DxSO3RFJbJVaY+3R
R7H3HtYSGzN4A/Ifg/Ka3qhiSIaa706Ajw1jF1zWWHwmqPL4STXvlJsQNKruz8RAQyeP5X7lNUjc
xu0zx8UQJ0jHfQdIaF9Ha6dI5irxqWoOaEdnwszbSPK+i+gPlZitqFBopjfLaQ6M5PO7Xf4ugxm3
tdXjdM5i/uREUoKsha6bsAJxmqv18JM8cAVNShpRIvByOZPngu6GeiIWxeNsro5M/UpQpgBkywA9
Wo8rIXoQ0PyfUXmt8a/VaYPVuh92YBfRr8JxKmTh8+y7SgZx2jHIAwyXQBuCr6q50BRPYa3WplST
UdmNTdBT+WgtTyk+uTjFziLTrQT1pPeoLIwwVCa5yjH6Ml14pjLBGFD/R/bJq0RDMxwZt2Lg1/o1
fRDbpiNiSEU5X16cliKiB3+no6WXjHWcWnXPepbJTg3cHFQRydfY7pVZRVUB45viNeDfTykXqbCJ
IDkY/ru7loGfwQFZU68kH02zWzhNmxaD7RYIYs09sePXex0jQPzU/2nQMM7N09fliCtWBYM0S3y2
0T28UrvZPsKI1vyX5eTMgSKPVPvq5yGD+4X7ywWOv67SM2++sbWCp0MbnTIGjjOrd04jDG0Su7H7
IFIe4HyAgRnycNAJKm7aUiHLNx6WyRuNn7FaYpvg9aMiBLK7TtIbxnlvcjnh1mFs4uJOorC86yLR
jX+h/CxGHbcZHyT3BH2TymqCbr9Ft1ZKDIJJwhTfpOIasDKaRajBDsX0ws23vWwkLTn7TDDz6bgi
4+SSnBfMILsmTSx3A6o3D9u97Zb6HthYO3zZ0Hex0SsE5nSaQnwCV+Nw0fCqHUIEM9+78t7fPNKT
qR3kjD9Cvr2shmGPKDsD/ippyeitAUK+FxGYtlM7yIvWaIErP2Yk8LoarD6odRkM76kFZcI/dlGS
n/0wNHgbyqYhXYt7q/QsW/24N35ruyt9vtqSBZJC9P5uvKgRbTjCJmg6mYvm8jH85xG5rpx/6pY5
vIeKs/wJvlcfQJnkJVH1RskIRYD02nGWQ0SNNPSS7bNPsCsaZzhDykrqpmeOY7/ZVoshwqmh217N
E01AWOlOAc4pmL5S13MTJ4LCzKI2jXThe0TIE7CFyDzvzzZSBD1nEW9xnpLcs9O3Wf2kZvmH4BmO
fwBiN+sdd+vZX8k0qiqj0yzC+Zd7eG2/wC6evFMKP0KFiBbavrRd2wDck0CHDAyBGdtfK2678zsP
XDUB4Lq0mwW3ihNC5rJ8s5hcM8d0S71nrefMospmnpXKSqqWYAl3SdmUHTQkzF+wuNtISzAOv+yd
lHpKDVZC4zUmK5Rxv0Fl4FNsjH//hCAJqQPu+4JXYVwnC6jyr6v0dBWpvUDy/4KZlOJCxbVkntv1
2zGH3A2wGSjTtO85L8YNL8orSnuvi6EYdJ+1IB3ALOQ24c/imtysXgPnP+FK0KRsnNWMhv66dVRj
5fJoQXL9C64W+IolS0yEhqzu5xB+C/cAUV7SEyVgtyd3+0eLaxUPF7TXWKxywwJQwbLpQaeW5Vxb
n240B7H+a/dIMsxdD6jddO7gDwQhdIOnw61J1XyDkxIgKSlj0l3BxXWLoNI0E7xqB4PjdrHV8C+6
LZSKtNlm5Csgu2lN/gq7LuFNSmsEbYjQQfJi9PmhHVhuZWDls6vRA6ZxFnc0UpeX0YTW1zZx69ES
oJRQ+Ym4b6WracGWZt4/zBqLMh0aRvagblIBYZySkAy5+tQjlmTKHl460KoV7tfF5cVgzyqhD/C9
x9TN+uy3LelcbKLaCy2dtSJTXFt+vLK7g5Be36H1+O63tg1ZaRkhVqoJP2s5cXFsLgStrZ7wZHm/
eD2vwimUwBe8cuEySPwul69qHzlpBuEgCOPQG7FO/MgKA8dZkT+Ws3UjoD/mcoCgTHM6HlRj3NQp
sKzMTl3grTG+ManDrZ3KxAA8Z43cHHy4vZQxQ+a/W2bbnNMSoIr+ZOlDvrDp0PSD2kV5SMTPD4iD
kBi0+7qLxQZe0bVKtSsgHEkY+x8T+XVNM0xz5GcMi1/+6wdIyTqy83Z8Fb6JOd4OqOvYDFLX3UyY
i2n8GnZFj/rEJkdQNsLfjItrEzpyln9GeiJv9CM46Mx4lqunTMgc1GygaqboSFrIPJsXoC0jnE+G
qmyyXW6Aq6ugva1oAdpyIhcD94Qm1+rbpo960VUjmEG1V+thH00GhcnqmTmYDq7j6ALZP73JPUc2
oNm+kXzA13DqDBzDq4JQXJZM0+dYxUYOQF4myAq5PT37ROdCriuY7LTFXnWygbVyzy2tTfKWaYkB
ypCCfRCsS/h6CkVozaOK6Q4XG+9x2KhRrnYRZQWFRy2qLnOLaOeE3wJ1+jLIts7vp9o6o5UsAESU
KcXD+iZyGDG8unoAEk7WWZpshhxO9QNIDNpAPh458/Bqqv2kgI4/TJnf0tMfHvFzI3pu3Q6929Fx
5jh4NU3CGLdD/HkODYEU/CI5oiOGNEd6L33Go+lRTnsAYWKQZlxPNUTYuLxgQ6sk1lownuI9fgZV
r/FeSfenSAHQheC/XWV2pnTziLXb6sKobDZlw7P+GhZvby02oErXn/7bSVILxWYXHazifxO7h9/N
dGFhXrspKDb3u8nU0tYg+CDMlD9XoRn5lWn/qsOVZGY0MWbfrHpEx+AeLY4k0n6taQ4kO6/Q121y
sBcy9XZxhULXxworhZ673/ACmYDfgT7A3/SXfTN3BbgDD+dAT0bc2IaCuv9o5f6j9s2MloyU2Rqd
CwwAtPOavKk8dRwydia5OpPp2eUh41ApCerbFUQXhjywULVqrjzMZRpdu4OlIAkqJqhQfboNL+sh
Z1p4NIybLYbTeuAAlkprexi4SC8LF/WynTHyEnJAfqOnXdfO0je7ISCF5v40eugxn7130PIgomZ3
N8SDycVYstx5JKoMX0T4ZAegwkwMXmQJulKdo8JXPvj2cAT/zw61t4u6nF8BH/8JNkLd53Ds5Itw
AcEjMIjyLXUyVtYazhSCYzPQX3Dd9KHAmJzYcLxRGRj936/f1WaGbQg0OSixNwI9Z9WfOzPWJw+V
5QLBhka8M+m0kJf++Ipg/I0i3ypD+o+v/LZO4DSZlTrKNwnijcRs6ZaGeinrBAHcQ1VzkWYmYdPi
Wwfg1g7XfUj1tCk2kuT0+BjpD0rL1KmLPrnbaRcI9Ipd2J7RL97BEZbaQouB5plWBVIoiezp2d09
54EEOTbxm3AJIS5XupOBxS2MrefnhytjNRUlI/v709HmF80MnKrlf/MB919J8bfw9GHjzkGri7oc
QsAbHR9yUBXO0eBlKUTeIIIFsGPws1PkW/wJnU24y+nuj4AEzt0DNVC1+0xTNk+gkDaxDZYmxC7b
oCe67aM8gN7ufrvhBZN/LbkwyG4kLik8Fr3Je8pJcqii6Zh1vJqI+2a3XfAQ60ZAXfrU4r7H4afj
lXJWMXj+tQGnvaGDQDh4q23O5BRDpVhJWnGexwqDLXEjT/o1QFZMg4Pu4Nn2Zhf92i+wzbiCEnVr
w6b6rq4blCA5a7wC73pfMaXaG5QIO1E6+0p3I7ePLGrvxdEEGLI62XODVheO5Iqc9ezNbB5jXQAK
mizUZzZ93zYNixxsKiVvFaC4nidkXbXcrsIvgvB4yzc7TLgThDng4sFrXSC9JTyT+LL8jwrRsZwF
Zcis3t4KT+f2SsdZSmy6MUkY78hzgY0v6vqfaN/neyuoDT2APBgRTGzIWP9LctvV+lCyxQpsH56J
1UVAQSsx4Q+s6AJhq6Ng4Thx70K/T8BcOZWHgMKJgBiJbryH9NEjYuIzk2pt1yYFNLV7yTbmK+et
sfEHakYTjcwdMaepFDRTf7lkZioZ4PShbeSEdYQxvkxe1W9gqspuK15pkiuFUHguXaN9AsTvJu0u
BK9sMGrRpbmtDd9mpPQ3e0g+AX/VAyKpAVyTAlG2uvqDqK9Li96oJb/YCA2e4HY0ZF0ESS3sA1/D
ra8D7LaqzPyErFakBsQBR3IzzcliWCdvrykbXf0R3Pk5qOA9Y9d57YNboteHE8VOPBBv/mZoB1PW
xNprhPyKlNF25djPaoVTir0RT8ZRXFuya0dcKDRZlayd+P5QcdnMOpLh1YS68RgZ94YLTvav6sdl
5Pk/IwT5ARm/V+N2Vg4ZPZJSSbFnZxaJ2aIVOOzqT/SIUJ5YpF1ix3g980Uba1uZWujuY1aY+mJK
vEawB/OR4XW4tqqMgz/3b3EPxfOfIFFZBvMHxQP8i7yrfhIwAIU8oJbKnwyKEjcCFtoIafxlJLPU
8m/2Liy/t5Ejr/t1ECEDWZtA5femkkRcz91Ik9TeAm7JFlF26aAIYKKkdzoOB7ykRx02KBpG7r2d
SwuTFNcX4PxM4prafQ0Xj9GgwLPGxjlWnMh4A/mqAhVhOn/zqkWOnmyDWTpu+ZOmFPjpv0fmII7N
3HloGPR3U+mvgFZhz4HmspvpzvMl9nJ97NSb2QUS26iSfgRLLO2MqL8x3kbVbYjgGqEMVxtRT0nB
coFZjQQMCiNUC2/2+knDheDjxti3iBLZ5HmE1v5HZQm0FYTbHdlhV+9m4cIg4gkZffBjvGNbWB1v
slGr8CvC/9Bb6uj2SWYsyDeo8sMhckQqTZBONWP31tygzGNyruRmqdzPzcbpNtaEZWd534wqKTG1
fmgLVLZ9Y/hUR0EXckl29cYU9OJ3xmpFXmXA/Hz6Wo6nVrwCeA8yJMoaOOr4R7Lv0CM0niZEf5M1
6neK2IAho7doUcKhFglE4Jz8SdU7XToyFtMmHFy8zhE2hyIHWRhew0shPaUZSQAkxAXm6QqdhsZu
Nem5NqMzGNPSAIcovMPlKlmhWKY/QeAHpNdvjBbpYc2FTl2ScPiFUNpj+frQKoNGRY2fqdSZSXTX
z4vmi4iMtsaQqk4jdKaWw5fkzr/0ckLpvbQlNr7U2VJ7Sg73p7Tn6t8pwpR9dbjFsiKZd8Ro/EH5
Y+unIvCQtkQ9BdOV6tUmi01mvyq8VHkwBj91oGrjk3y94G3P+wG4PyU8RPQXqsWJ3KllNbGIwPMm
EPvDC8V7ED5Zuqk3tVM5UZl/RaDNPyj+SPmqkgsYrxoVM3ESGCNhix6VbPdprYqeLIOu2ESGY1j+
xAN4SuZRk4PNLRF9BXRNCXjRC4e0jems9PNdS0TGR7p6E4hS4VNBG9CgNFFal572dIN6b4ITZ054
JTJrVSF//0dJTFi36FKEzLlLgX3/vU6UJMubGcqTmDeZo/8KkdQ6D0vRR8WNkKdlm9wX7DJ/d4XO
lk6E9jyfsRlL9YT02/HQFbk+ppMhUU1GHIzbKECcyEomeQgNvQAesiSlEMKltUUvg/5wnEfFctnn
unjYAX2ZevuBmJrRnBUaa6P+AEqrLAACeVCfrk13PQeG4zHlQ1iNYMULV2JT7fo9w4jltxpACoFp
CSwwkz2BY7U/2eSunv5jV0zWbO4DQ2KkD29b6iWx+XqMr3y6tqcaSetAI2d6P3LYw4i4uEzyOUMn
PoFBgA5Y5B3MhmHEVA7W9n7ho0N3FzoUPM/Xo7ZZ28v4kGfcOaduqLSYsznBKAU1AHvOwob9LZ5c
u3sJgL4Adjp/al73frdiN1x3uepNZ1rqa6RlVcIh1rv7Infw074yiBsXQrCYAV054K+z2pN2hizG
2GJmXoi+rVpmVo8EhUtBimvnfF/LXzmiE4hd1XZaDNCspVkcC9ZW7sN5F6KUf8Y70h9o2D7tH9Ok
8hEf5zv0hDasLGD0zxuy8KHrP+WWJVzSyoHJxAP4dAJfJcBNL224ZHQOQFruoWFa/LIw0gL41God
9yuumnNanhYEA0oMKl4r2NIwDP0cdgcKMBovoPyso4syfbAnyKIznP6apppIBxVzJOVr0alUhdPf
9XCI5rnPjRPZ+Vv2QcM73UbvOBePvK6Sb7c7cY6Vvxf0BaSEjPEpsGxYwHkaj5kpTebwFji0tNFL
LvXmbABtLWi9rArbbhe2Qb8X54cmCFgAgC/nXpz+64Q/Z7yOku9P/tRiUgAUMbvzG4FAvAR1bupj
6jKlKfDRq85x5HPFcxV4clUFv8089s/dTlba0DIV5L3znPyF9uEkcAOfmVyahv1nebpiuUmF0maO
taQYssmWKzyZ5wWNUFFLgds0fr3A40rdQlHncihi4HoJxxB1DmEa+TqF9uvi85GP+/JOp7GT4oCL
15lFC2YYrm3a/rKZ/PF9c3/sbrgb4LIIz/8z0WmsYwDXJcxpxZveYTgJPCc62R2B/bgQdLlK5F0q
UfVLoqduM5imCLib5cpyzqA2QF+VvnlvsM9BwugwcTPQCqJZxwF5N14mP2mDEMSspNqgngF9NqXz
Csw5K0nG4u09bD7HVTOSCQMElgCBitaGsVbY1NlONtpRgRFdY+T5Z//aLRr2t/9Od20p50iS/n89
UL4WS+2L8euVYsiokdJdSkGB9rbK/CE4/iiFGjOlOhtswbn45XUV180TC8Oy8ANwRg0Dt+NIKvfF
bKHimg3XrBZMTOVzu/4vHYOc36mgJ++H01kdwzY57CQyDpp2QAvD/S2dI/YuR5NEdyJaQsgiXbsT
M5KCLc3StX20jJAUEJflL03iGqAmLCDYPsuMpvCA1HyNx6HTBIkIYZOH9ObLRE868x//aHTzLhOV
Kq4amL5ej/3UpHD3Uu+d5k2ZA66D+eZPRfTeRPl9R+6VuEwUQHJcm1lDBAh03mOuC8Hpu4k9tSGw
e0k+jcgOQhscEnCzgCgcQmwhcoZawtbWwgH7YRvigEyPGivbjUB+/jQMvtNA2x7c8/eP24ahTEkv
kZnnB1gMACI7p/uENxC2lligB3eHFUVA6K9Ix0D6skAovT+0ULKhPe6kM+URXzHXzFsBwrK3nLAs
E+9vBSTKb+jFSVO4YFDiD8S6LfjXbPzeq4USZBmGoIbw/Pko0fHRzCBWWBP3F3LTX27ypCdPSDvS
IjL0SOAgs/GJ2j58RSeZKa8uc307pVSRe7tKdRmkz+YC2JQdITaQ+2oy86pDUOb/rxEsThX7SUVc
h8d/EhltJlu8sN17SWXvfwSy5ojs+UkmUjRtU8LtwXfb4kcS+XmDf39P4BbzayXlK5jirF8NuIqE
ym0zjF+OpDQ6NKju+fImq9qlgdSB65UBb6ZkYFF5ymeJNOZUylb6UEQf2cmFriycIr627cJNtWwy
IX/5hVYy1clXWmw8KALclcGt8MMQFCsW7CWgH8z2NV+foKVdVdgpKnadSmngpNQlRDlKb8QmD62A
zbMNn2CjhRwUkJB1gHJUbL/5+JXzu+WEOIuJRLMGSQZNErrT1MfmwkhSuU6uvQwGwXrFlZiRK8uM
2biK76WHU9M/s0ELdt4EabG2dUENKkTaD2mYkaJBL7hlavmANATk0vE19xtAy/OQehb+nzTejIB1
4rdXk+jH4qKMSP+4LoBdSaLyqcGjaZhP7S3N6nYDGZbFf61MxrBsgxmvBdcQF54BYUE1zvYA9mxN
fH+3dTQlDEqmSWUvA/LqLyEYwCuffT4TMkdsEz1o82SNtjKUEiyufxn2aiNsKO6tUrRnV/kPKbmY
pJFQbtAyBOz+T94+RGeGEXWOA5aB7asgQ9Ipn74Ax/5o5aLxphskCvo46u9mdu8ZtUdheZaX6o9J
6dcbaMrdNvhkkFJOoGWddHcrKMfPiu2BDcWeggI2My7+xsg8EjTSHzGlCDcA2tcDWjGRssTm/6ij
n+Ts0WkxV6XkfDjO/DY9f65vwGlujWyilOqLmAXvyJRmGgXcelCZWm0fP3z7TQSZ52ZNQtcCkPju
3yirrVzfQwGX93de7DFOCDqVuAc+UX18nXD0x7nA1ZthuKtLdrNrJ3CGGr3y17LJKZ1fJ4AlAUKT
9T+RTs7RHFwKXLDj3cIUirVTYUzxjKwaX5a8yt55DdaD+ix+y0VdfuT5MoDbkfWgxKltfSkPdGEe
KzLfEFYiwf4tDomWrSORF2ofX6sYV6JH6j4hmBaOA7622Ot6/jdX0bepwifXvgfgic+JoVLoVGsq
/y+c/7IhoVidhOvHIpA9Strom4M11GnlU87w0IRY2t25GzwI0Er6WVkDjSnChbQgnepRSCbsjvPh
Ssr6cHmCS4miFxHGOd9Vwh7Hl3ZTmwlWdknwmmtHClWSluxmIW37uqV39wTvWvZFa2sdnljiaPN1
KJOYEvSW9ToxESXW+Ro7cpnfEggmz1mnJwOdoyhGVBck3LR5MC3uLwq4XcfMOli57+pI5uyGgJoF
CGjmXwyzYyf7qMgdWkzTnP2nmUOdpGDI5U0q/soNXwqEUxnuJ+KDVVVSKzJ5kl87EUh3JLESLSq2
2j/Z3Px4wI79nM3RvoM/cjVRke3sGru9GgCWPKittK9m3EZAIo9Or6cPaGHdYPx4bXaNSicNYk2Z
nfNGhzDfwBAbUee0JxtzvuvPGT40rOU72LgnvHdjR0GLhpYdFSE0wR/mQrd3fB7hAxRBwrJPli5x
QDsO8g95YzBQR3c5D6bhaggifUTv8bM/NcdeHwqIpa0kwoaMTp3w4Ld/0L3jm73Tmk7ymcW2rlrC
gnopnr58yOHjbo/Ns6JMKD7MmysuOccmXkeOpXUJrEVMUr+bO/nn3lBAW4ie+7fZEgO+eoXlFsik
I+Vw4glChVLiD6VfEvY7Om7AI2uBT19YkBOpM/3lrOS8KSMSZfDRIUsbtUiF1w8zGN/hhLSa4WAM
TtIqgG86nJzATdF26zazBa4Rg5J0Raw7nlGZlx+IIpbOJ2CMT3+IwSZuUfRyWZ3CW8rFQ8xoCEGU
bMPr+i3gM47nh4GBeBPMe7zhkd+Y84aAkwvfNkmtHn7NvMs6KNNxglbPeW9v0ORD0K4XH/hPEW8t
9nvhE14l2iwhqD1jgNzs6f39m59CqNnMjTnqkTO3MZhjnxhORvRAyCV/4fdyXHwRsxPDfBUGsKUK
XOxEywLqM0PvilRwRerNsPNjbZ4nJTTB1Pb5LiIw7fLRyY5Saz+psornyxViLX8msKQ/jl1ob59b
0xVaB5ae8uzyXwWgoTkpCKY2a8boX72fFCcKwl5QK01MFt9X3vh077CEuQar1tCfQxWWm5fVxXHa
JwvD939yf96odHQuHEe0jZJCRGi3TFEmux9avey2cJfhQQ6mCSjuVZBt3fPG/bvrlCyPDCnVx0TB
uTxJepm3ipOm/5kSuyypoRDLXYooOlcerWYVb4f4XXmThHOah8QNNNRwG7sY77t5F+TLTQqDVgI4
VistzM5zA/i0WvbbDISKjGATHdb2zvI9qirg7R66v51GPXN9FhSY5rWvMpMn5OKRTKBn6z0jrgzm
F0un0Sm7WMB7msJshfXEzzZy8FCxwa4GXVM9O2GIs2c2mjY66q4ABcmBfeH7yyQLcHXRDVyNpn6K
WgcU61TLx3Tt4/r604RrAOAYi84D0dlIcdSs8SG2wESRiTsrfaxsf9L2BwYYVv3dGDUkSE+3io6R
g4hIChuykWrnmeE6X5taukCJJpTo2ru7mg8STzKxNf3AzANExS8I4agL7vzNvuTJavbBNslt3+DS
cJpQdk0aW+snrDdRPxxJF5bi0ea4j/HJYJs97Cc2+6UZmWFZJXYbD2ftbKQY2dmZ80jbd1w/2sxG
NM3tYwS4/oC+MpaV3pKq2Li61Gbd2L95uI1II8rMXqBuiSVumlW7HiRLwwTDASHUwTSxm5jtnMTC
jjDhG30jrh8q0qEGdGGU3OUO5SQ+v6ETaJOv/FhRjXbdid7GlQ6STkEyxGFxK6CzZ0vpyEL37Liy
j9Ts4pB4/49cE6dKC+3q8c3pRaKx2RygDd7H71Y64C3KmH0jJXxseMM/XEod6NKnLkweVjUz9ZuW
wiAmjd6+nQ6KwJWHMzRRzlNF/4JiTyQ1Ub0rW3PFBOZfRLd4rPy6mn9TG1hGYuPhmArF4QIBIPxF
ptlwEOwimncvfxQN8uhSAJjmI0fYrVh69LPUNRVTLPmdVSyykpPc5s2+vvXx58j6Bp/fVNnYLoOL
mDeKalUeCZwFW6o6dRShbjcuTPyOxLTPWf+6Wf3Xvo+56HtNldzKuMww3ha0Hdb0rRkchzocpN5u
xEwSF1J66uay8cM8ntvXt1un9+jBvArriRuKNp30/ZBPSxocKYWHdkpVKN8CgNZw/DITwYq7NNFB
hwgjWVFqgh63qivWIlNrMMS+0o25RiuPTTxuuFGHOD6bIYCq68MA37tdMlAXHG4B/MHBr4tCTSP3
C92uhRkLxF1yXJkYAJupTDCcWazfJ/lxDjRxPl5smjd0FIBPFrVOeATu+Rk6t1ETKcKIteYeADAg
OllBAflSHtHkHPIYrspbxEOXJjJi/uUA5Tuh/YbvLWWQWjLY1P98iux9clWvLUVzYJbt0+soREO/
6F+Z3t7enwNCbteQwHWh9Fx2zj2LyJHwngNJRxJNSdO9ZNLk6ZBJrHgyYwGF/KdGCDUizCSiW117
i8lIMqPwgSevdTMBx69dEBKw3mXcAxxXuU4KGOjBGN+YY2/fwLAQDernCMC66Bx0eYLt4veh/Nep
e8H3YH3dIVZ3ZVIizWJ91fxZykEQl+BA68eFEOyBD+dVfcI7yyVOWnpM2NJLh0PSfTo1kkvEyYFh
xM9efJhvUaVHdpGPysp9kRdOS/v/rjCdEBcozQSFqG0awPet+TenFL4JaDOmEsoji0ywBzZSrdDO
4D/9h4o+uCqr+IeUMkpdxlrTJaLS0QFweemcuSU2uwJtsIHtR8aRgP1b+xbOOGZUwmNiszFwYhdL
etwppnPKYBRaSQOqR7fGIFZqhV1bwm0gx0JngRsgVoHUE7sVhCglKDgIEt1ZuA4fJoL/LlNP5XHm
3456CI/rYbsFGJ56RY4as0w9W/vHMlG4SI0i6K7BPk5SObUAUczhMvE4h4wxs3G0Do3STJTVDvr6
RkyE8zhuDwgTp8s7f6MmAwzHClYL9FySg8vYXnzpQLLWrq+EoxLMNHubjPSHPEWh++ZwcCl0kkIU
bxw5xwALu/w8nHAjNGEkK5RsVfBGrdlD7K+tzb0/dwLO99yQnGacbjTwDRR1J3fgxrnF4FPo9Iii
2jubs0OwWnrKzV/vLjpE8bkKyRJ0cJWhPChKS8DAsHw9uTeHKX0hF6tXfdV1vjHmpEF0kIXDlorN
JbiFk4N12nCLRV7ZXuTw6KARF87jWRYeZ88MtVMFHUURv3qnzxbSxfF8MEg0UnnIvu7OBnb8c1lh
JiL6qoicgRHTSASpsfgyMmjPiVwmQjdUvi6zyktAAxOj1D9ems8smZVynsp95Q1iPcPENB/zp0q9
7f9HVuYCOxqjPV4VluXAWO/KqGC/mPWODGUIC6iGumoPPRC4wHVy5z43PbBFxmuXnjN+ZrDC2Xnr
AX5ChFkw70ZufVmhyKpiKZSvaCqvijElNKtQOnAv45mPxQiajPwPyJ7TIq22MJUDtumlbgszsWSd
siNBLNgMxDpCddTnmcxGj88T7uddv/abcZ9tF+EoMNfgft6qQ0sg3J0rWgAyS6Ld1n0M5IfiiI8z
05bbFg5fnzP0xrR4bQkldKcZUV5acqtJzZBWkEWGLNM1qF1fYKcUUbEy464LoktHroQrml/tfy7g
w5BWjy1+Q9d8P53alunsNmLfBlRB4yuLD+grt5fqiDuNHKJtxFSYxPjDyGLHGJDO4IvmymZkQl6C
Dsa5ibDNQJ0zpPXEeriOhGH9HGAb2IpLFc+vYZszNkIgq2jTLscUnFVot+je5xHSBV8oaJT4E4ux
QVCx4ZKSd/y6vjI/0SStMEvBR/sCqb4EaRRan7vnP8GbMAMH3nAmz0MwxzJFs3IEH0Hpf/5/8g7a
nWqlfiywtPxxiRXjJhbaNSl43FMfBq4VjIQXMo53s+MYUfS9NNzf0nsXDBJzqKLPhwadHJEOlW/P
qpC89KQ5M5+wPB92InHgEVDpTqppOzjXS+s5QPsWPFi6HIswREe1mskEF0TBWBBrvl61Xo3pyadq
DnQ6ZKVJLxEhbNeB00O3TVzXLTss2LYsq8nBwiZSfJraUzEMau3PJy5L/00vJwqE7CTYFrHdi4xZ
1ZoIShoIF+n6dzrfb74W0w+OoESvzpHSoUORxC4wsq0zvemKWnH0dyq7nXcCy20YMG2UB6A6sWY4
ony3zN4J2VMIQsNA9l+8tYuLLlGOsp5OU0sNB85EMczkayQTvANXDEUMDZmJ97y1eMPj+1mHgeRz
x5NbHPE5VrTAMSjKoK8xV8F03tqpy/qzSqukMTKFtZLUb4v3JImvKj6CY3B62aICZgz4UyHVS+0z
Jif945BGCjfMIk6TPcGN2sUHOSouTcjjd7wQSrM2YZKnMNmJ6Ll/wU7YNiXnbIJWIogt9hMf8Mfl
zm6SlGpKO9DhBqKZHGYY2jzHCZI+Sk5oyM9T04XnNKdBHZ7ZfQjVbWEJTtgW7p3bmXPLdEcfmcUM
6RGdu6JxDwbuOsDmD7XkS7HqJ6lFiqRDLBk8khMPoRUTHw1YvONUW1VoG9DeRguGGpCtwaItVW02
LKnmMnf+PX9b1PcLUx3u2xxCxho1HVkNp38+0HDC3o1lse8DVg+e45B0UAKeUWQbl6lfRS+cFIFE
/EgomYO891Kq1g79r2tJGbN7ymYHmawoB/OrIR/9t7k2e3iTJzcY2PqRyMxqXkDq7hiuE85KNyxo
lOS3CCWkF1s1N8/d3KZvHUm7gF6eWPiSeCC2fCr1hS5NW0AQvuTxAqQOFTTwhcrL6TZiqe5QZqWr
pOzrzy13prDJ0Yg9fkBM4Cr58qfOBQ0+u/h3vJc6eBP1z6t/JecAO4Hm22rONmTpMw4JhDpZ5bYe
+9IU6eNSfkpBg0OU+8IccvikysP85Jqe+xxSLVggsn9awjh26avhWOccWf82QqmeRBGvvMb/QDkN
n8VMnN/d9uHxDZGHOWyVTnNF1OUz+PofuXnVrZB7kza6n2nSG1iuW/oE8xQ0Xw/r8TXuY/znNRCC
wVUPSj12fhKbKOhmDUqSzBfTCCvjrCbNtt0z7J+sdCZd3x+41jJlOGAVyvv5z4gDSJZqsRzBSYPN
ODkxgLhv0Wye1hdRyHdIt6H6h6t/N1cnlxkerwTLiHnIoinmzwa8B6qGu48n568tzc6rg7YFrDVk
6e0KjiW/cgg0KQpAm5MGtYuNZyHFmM/5tZv+t5X/ieATANswylwdE1WRFJhoEE/xpmRR0eNuUvIl
df2BZMuF3r+QlrNnuDt9NF6t/X2AXrn3T13SRzHv5vr0g5z2c1OIMJCgp6Nj7bdO34rahhzDCsXt
InRoAgXT533SC/WCDZg59iqh4bQo3w0pds36olzH2yl6bJtvxegsLxDu+PVTtSe7F1lS0Xwa3msw
qFKSJdvpzu9OA+yEzujEiCy6EAomdM9M4WRdV8LQxioQDFe+95vAP/NvEA3FmeVgRi/FP+Bwwe5E
medZZb2RCHtA3o3tIgc8TaWLHEa0gDy8+9fMFzENOF0ER+WsYGDEQMHb4//iU6d9OBjkaP9lKVm8
Q81S/qPstL9lgvpvhke1Aa5FdRYMaNc0kxlB+cfnKCqED9RVyJvPNZGQR7vl+b+6852lXdBzw9yg
EUV9kwvaUDG9XCt8JJ31sqOluU+bT6h1k+XfxKa/I0EFgZb3SNlKqjGFiDKOKiAofpsRNIySJFCT
eGQm6Olg3OWLQiq4Db9bIZJHnu3PsZ46yZWwew1RfmFKSeBOtSUjMg+e21+0xDfIDboAbBfhXF1O
Nn59s1LVKK//UA/R8vxpcEH2kL902ecmvx8feMToMhC1BmvaROrsrXy7/eJRjB6LLVuz5hqeAyXs
5mdr5ATXFPrqYLNS9+fceZIxY1E72wHO9yEK5zjDOPv6Xez9hPBIk8N6+SJ41psz51mBN6s3Hzbf
e4d2Xifc+534gHfaFxDMC3BUX9cx5Aen9SQurf3qbpJHz9f7vvkhbuhXgj0nDJLM+m/5VFt210Ch
8gHmPRs5lEGy7WdQu1sb7FrBKQjA56Z3SpFe+QXHlwa967zzpQdIXgvmFtqqPsxRdN6raJa5Bej8
S809vwSAgpONdu00V3siE4ocO/H7Qv07//kxj292k0PnQR9/ACfeC5SQVLmOXTzVZNgj72JFrk63
N3SYFMqhA4yyP7KsKvfgzy3YtzCqxY1We3or4DDbsnDQ64VoOQPFWXKKHoXCNB0rsNS0kWwIa7XO
2WTVunyEWXC/aWmmPCIkwR7myVE356focUDoFaTn8ySNixdf61UOxnigwjfhGDKwQDi+03OYMro+
MyiEZE0wunIwA55yIjGe3FGP1T+CZzqPTm1zHSe/ChoxMFCf1WRBBG6NRGGiWTIMSjbfUdYx8Ttg
oAMK4veHzUAdPakeJCSrqdXyVvguXP0s7sZuTNBqySdyfBQY5zgpIOqIgIU3zOfQ68wLYLc+Nkl+
4HvLUQwgeZlZbkc7tt1cx4TFLehh5D8U2ICOTmUEBWTreyvVL2cER+K0oxW1/lBPB1pu6ap7+D9X
TIWVYTwuZjdocgkqoqH4KB6/FJa186f/3NLIEIHXVnpEURC8AILBwW7aRunRAtAW+JWslneeFSYS
R6F+WgDiu7y1LulgFx+Saa5x7jiUw+BPuG4Nf6eypapZCEAsn9YqpjsXciMpJFwTwFXiqvaDRY13
qkhRv6kxtQTsjmsAd101mn6VyNgv/vCADbYSoX2J0ojuqf7Hg+5I/tkGH7rEiWVG9SsGZ5qRnVJQ
RUWen88UKiyS/1Il7zvgVEys2c3c1b5siMFI4+e09PCP48pGwt4gEKQYJsQOsMUcM6uuR44gtm9n
lakNIuLIyGiVTVSqwHzmZbFsUtq0rXVVQrzOO0TDlcDM7ksYY5mFym7wFjS9vEjDR1CsYWR6mX0p
iHBmvSYthX5vwo3I/01/eOFFnBLJztY15OPyLPRJ4JFMaplsS+/YZmCoqjlB1JZ6fV4/J0YNO/4D
wySIWgo5BTWMU5mnFKI69hQuPUgcIwK5Cxc3MpSN9rJjhAIgWpdaoAZ3fUCpV6tJEZHvcrA+tJCJ
W+qVKa416eu3ZniPLXskb+QNC1gCGh3X4rAu+VS1jfxnskLd5+dMLq3tgYgXxUe4nPnA3zPH+mss
N7qcz+TwWii3NXa8QPNkF7021CrExbB4e9Fz1bhO8u0yTa4ajDXzgmChlCFp5uYma7F8FSYJKvFE
eD6QvFmzc4SuDSDUGagHY2hR7dbjFr66h3eipPc1dvqzgtDAqahXHOZi6boJTyXpZt5JO3BnB0vt
t8/rGQ7URAfkzw4ZsNr6UhUjuFqn6IIUCeJ5+GgRCKeVvg+QAyRfQfZZZYe0pm6BXsONfI+9YuB3
PS7lN4IhSJkJAUBmaJ65CnmuYnBO0ILJbsKmot4MoUtpUF+d2Sji9XuAsaDC/Oykq5T9ZvLSn3cl
fK8JU0AWloaqv6QEBrg7WC+VjWnXN/+fg+nprcKZxEGFYxc5RbqLBIGE5Kf451LAz9iQVCoL5eIN
Lc1lcndOcgcT9qcK+iQPcOphydSlgxDa+ZcE4/gv83KeJVSQCKcaRIlemgrVbijWSIrw3Gp5ejn1
jxMe1gPOe3nRCikIHzymrqgS8RxliNi90IGvK63uVzHWwzUAEVJSA6g4tjTx8OsvEUuYab9TZb2J
JgA32eo734vLp4tC7IdOn723pFOCuv1JHPR3OIWCMVy0S1affnw79OIQk/7tJmyTK11vs6FdGKjF
Gob7XVbOOesLu8umMzQTzHbx3VLqKtNy6Be6cPK/1GrDi275KVfADZ79FB3ZYU0onnePBJoub5Ea
BoaS0gpgUWkRzGePEiq2wrEV4YfT9Vvb6AP1+i/9HvgBMRd3LS/XZKZtObJlnM0/v9Y1P3Rfh76G
cILTPyVLDWiYnt/HMiNDgZ8DRVgP7mLSA/yRzZwuSn6OtQQvCfwkWRAtj1Ny3guWgI5SIlxlwZky
E+YilUM7WeWbdNQGf6p0q15CpP2BeNPtKRJkk4/WCZNgw1jxx8ck9pbiWOH336gwIW+CNHjMF+d6
SuiMhgROf0ovVKWmcBa3+WNGXxTTBUpkjFfoe/fsaK6a4U60tgJLJRDhSytgL3QXucWAEtlPYBDQ
dodmBiTvCCV70+cU8TBkWtukmqwAl59PRNasEegp1gIKFbKVI0XsjKXFlYOPe/rmcZeJYv9s6Kca
gksExsDnpJnJ+wIJw0PuNbJ7800VojImKRFHaWiKmXnqyhSIRTBoPMro2LYeRTvxWNFCTrMpk5xn
55rfXglFVAQ1xCMzHUEcX7nPKtiOMOHW/u2vLPGI6IP6CSvC4C0LGygfhKy62dw3nlJpEJR9jCGQ
PGUiUkcLolV5uh4ZMzDx0+2Bu3zcG/j1N+3/CLKLrxrKYCDNBBV9NR4Sifu7hHn9hBar9kLNbsWr
ZN/N84UB0u84rUfIzPECikbV5pFqoSyjNIUpK9MG/nAHbEQCtnlBNZcRiO9Xtdj/ItVhBzQ+bu1x
tNRFDCDJ96fuAZ/vn4EMUiSPpR4oI2RWzCFH2VQ6M+2WDjMzYI0L4ARJrPuMdrahHG3UmdRTJDII
i9momdQbJh9rTNuRsDWe1L3n6ud3zEx1AnGeBB8ygRivyvJVXsoXZ76YA8/agys2WXu9wnk9Wz3d
Ex0zt+5SvgKbDBwTeDmq6vzNV9FFGzGleNAMxnCugfsJ0uNEEd5ZRCUjBI1qrWeZW5zSm3YXwuM1
K5Vm4A92FeEpdjoJQAizO78WFcOPPdZxFBUvbcs5QSsbjIRsSX/AwC3Cp9c/xDFZIORqrqwVJQHN
QFtZONAkrhi7LK/aHEfxcAon6x0mmruF8c4OVVWzbRlWS+tJZbyJrb4L9TqhpN+nbCspLbpe56TV
HAuLHPkseMdsqbZfeM7s5DFpmG9iwiI79FGY+uyvEleb+VsEIv5TCW39NhmrYE529j3MAFNdRXOa
8TGP/hwesCq7DkdYZVaa3ZbR9UX2gY9xCKmsNgaVD7Cqk5tu92XmqWz4y7s4lHic7V47rpTwxEqa
/oOxxdk9fPIeBRhZArJbiPLRr8XzLsycy4j0zeicOq+JFO0azfAWiHtN38gB/eox40MJOirD3k2/
tZFDiSWs1LQGvPc8YO6LYDAjT8996MGhV4iZviPVms76CTnKsTB5XTy/9wYzvT0CCYsq2Yd5KFqQ
AD/jOvdOdoiLDPG6gOUkpSGar+t76oZb0EbxamvwdbCBb2F9yqxRTVeXPfegPgR8tMJSTFeZBQGC
bu1/+WqG4hskYc/qmWzPl98XQSvlqBqKEgd2Klx8gJzjyKi0cRCIdC9vlb/YmPak2DNgmhSnjPtp
igFFl4rlsdQVKfRsLMgOfXKF97lrWqzz1/WlHboXsD4YoqLYa0CCJ0KkZBTAunSSfNk57+G2wKmu
OmDmYWcTdpn8sq016YdWWbtc3I5RHD1+YlR+HfTNp8fYUjgy380TJgM0r0I6qrOiGRgejuU8Ca4A
ePfR+XTkXBR+rie/1Hfr07Gf64oSPCCj+yC4SZ2hy5aZAFzcS5N5ua9I47mNADkOyg8jO8ShegCm
MPYGxqDZudmP6Dlned7ttDblwlfimwWATILorjKAyZLHQpXbLOIa9erqqkjV0bkNH0NWIrmo6Buj
IzQtri/3gPfj2EpdgSsJ6HL5DjHYl49sWeqv+s2oJY22HRIfW0EF1dUiRjXKkYcZNKO/StPcX7cB
8NuE42hK1/YQQjqgrUNqz/Y/MK+geEKAMZhVsuAlEDWwX0+D4htBiiPfZqrxsTslTyrBcEHQl3RP
IiqOFWXoyUi+ZE5U9Zh5nZdgtiWcWvKXy/IsEeR05PT5U8j/ZuhoxFN4NcNTkr88vCh3UCLmaBCt
tZ1yoCO0KzZ35ykhzi/ciT7c3f/PGAvkH5dfbbjQvHWNkwlUrBmr6KQb+yGTyXskbtI3alBAwKgv
OnuLa028pGxNUB9JMEIugwcn8o7AmsgkkxY9+6eJOc4fanRMVGUMSmHWLgHGEWegJPocEDnkr3Eb
6YmsOhaeTqPRJRE2Wvc5Ykq1fpiwh5+Q/Ihjs8LDMu3IKi5gadYPu/1WesPK+Sh8k2Med56m6GeJ
8fUhWZ+XQGrfdXNJdB7AhTmqrmRTwETy6H/Pyr3QJvXHnE8zLFOOwXhhVWFbjxKzJIPs1dPQpiDA
G+iu8/8dRQ6fxjUB3G8f6lMDWvjZmGw4XTm0TiF1NnTwqRFn+cOLpzBt01EoD6+iRdRDUrvTVWCS
WUU4Zyb9UaLhJTY8Eajr371kF7ajSGeE0rh4CRO5fQmTxC4K9TI8akVYDajE9mwWZmcTMfyql4Cz
POK3i+BqCrgb/dHPUQYzHPb94mb5QlOh7cFMm6ocSBioWMZDX8MPIACYG1dL7TVdNtCuRgTfqiRt
LDax+1U+brg3YE3N1KECLYBQyLelFp5nRgWAEkCN0JFsetLHbXcMSuO1yId0iPA+kaITRj+3GSDE
XGDdVJ9Y0qe4lqZDF9dG06q1cwjeeEPSgc8W0fTOH/4U9ILxhANqTN9hJimt6mj9262Bz4chR1k1
d/P+p9ki85Pm/fcb/opxLkJlYUDwUlAjZJnLNWk3xEdzKtKMq4xVPY5IO6ke8IRpdibQuyqovj2e
Ms6Fd3H7m0El7B2lxDP+MkXtPpvWSgK2VMVnOq8whOofa0nR41uCuE0ZGenGI0Av87vI1+ODV6oT
3joU333ZEznjTffYpF59YjnNBkpxQ3CGXuCjD7z7l/57bgRE+bI31rPGD+m4pVt4BwoBAjYOPA66
HG88NP4T5JeYyemLUCA9l+M82W9opaBfAqp35U38N0ZPN3ajXzcOToUiMr08ge4ZDe0NipJjBiwH
8Gq7TGLhJQKEmhAZD02JTsAk21XoUUfzUhvQ4bBynVH0wpCTz9Ay2e9NFXz9lvMdGEEZeXPHRFpa
m4OjZ7Y4LNShv38zPhYNFHi3glzPs3FCXv57x+5RYPFW/QZLN4P8dZxUxmDulXSExJSYg9wvS9Bw
kkvp0KB64vkOMSctRnT7+l9MlKX77kC3/JprTKEXiOIGm/4jZMYaYj8h566mNmQyWwFJMo8PSm9P
p1I8014rR4dQu3hQ2IVbNFXtuMJDcQZoYMFQuC08OxbdfLv/xHM9a9rLnJweHLr/6cw6i8PaQmec
6DrZRF6Ydf9a2p/xlcRGm9HR6MCC58bMDMVecHyQxdngK0/DbupABdPeFLiCDBYx5iXgfYi6Xuh2
DqA/6JrsMMlkTJg0tWAaJa6oEl/KydhpTl0F0toS06nAQeF/kR3vmiFbENnZxJiQpeUmID7T+/q+
5nX2lUS8xyLHO33ugzpVmdmsn0Jk7FYwHcLyK9d9syArXGpvjyOujG0FCyS0bLg675WbdcGSGqy7
bNBrRRLX+lL/+5hqQqKWprvoSEPgy6zlL4TxvnuzwEYGEU4PyOdgwSe7sqGQ8+KUx7nhwK8/xrJp
XxrO/rcZoaFrsUvdsIOXouaCHnln53dcvNc6a9YhFGFwSkWIstbE2Z9ENRp/c18a3COnlFdleDl+
KISCZ63g8s/Kys/mbF9GipzSpjI4h6cWkGwVv2CZhdsjYhNoW73HY3KOSjX+gY3yqd2euOw5Vsi+
9rRVWIbBAxBU6l1P1JTIo1GTLr8/FHb53UzxhZQNvKgEZxHQq50kk0d6xZas+wgTlfqmqLI1schS
e4BY/oiTWcDkVW/2NF+2yj0ZqRQI3FKY4NVFM5fBBqYYdoe6w/8W7ycbhixp2QanWXaw0LtZ4C85
K+DxjFKnJu4GuMv0OPHBsbrR8NHWlkrYIRneuLBuKXj7G6HZAv0YmQDfAxq40Wnp3rJUJWuJtxT8
djzOiIydRX0nRmZprKtoSIAiJS6wjPT3bGZdYhMOxEYa37QmZah6SSHWSjc7/BYGEl2HzQ4KgdWW
7aFwQ4+fEAbUlElXbG+MhnMnVRsvfRcWRNw4+fVKIg8ISxQDEXIoDCg06MyeCKr9IEWurbfuhr9S
xLxuEfnMObVAImXEIHbwZEtjlOjw/uIut/lF4btMmb941dpEaJKm7WcoikPwtTwhM3YwA8+kpX6r
hn3R++TpT54NV3d9RSS/Y12P9b3WuLAPsnlJpcsZLeZR0uAJ2MGTHlKsxtkyNZjNqoQNNHfMam/2
kUTvJ0q5z83bnry2qzoyjHJEtd9J05VeZjZoa30FR/H04IJBKuO+6OR96dngdPmANuWTBITtdohf
SI4F+QsdkH2P0gfCV5pMlxczJSYD34KUns2OrbR/uUL8PzaAcrFkzUII8mVoJBaPa1xzHE4ZqOhq
Ae4VGgImtK75SspEWLADh8bJHwAn28a/MYNm6SHxyDfblQBYmXXTHJITFUhiGpyIQWlb1deWXuTG
/cj24kYsnPl5vWHIlEWbnqsP+00OWRuRmvBw/NXQu5Y9Fv2AZT2O4UnLPdbAICkdofypo2FAJkKy
8IoaCP2SFAIdmOfBZ/eydmFsyMNHrRcz1kbmLxjHDwVQY4i3KIZF4PK28ijXC2MjJmTSyQbv+Ktl
OGiPcQZ+RI7jFHnB9OvFt7C3kAa29rXavQoSOhT0R0y6TjHc2HRk8Bt2BcgvlgDtZrIXkYwmyzIy
ofNdnCl+UuHHHcqkM7m0/VZMiQeNF2V0YDYwm9bxZw8N7klK2u/eJZArfmFVGanf2Srmu5+YeXBG
xdX4PmC43rJpXvyUQuFaIxyg5jwfX7Y8Do6vsEhhs/Inh2KsiPfSzS9kC/Y+ZeUSX5d+u3RCegzV
/dq4Q1TkSY4BOZUgRXFMD4Le03JTD7cm8rUvURvL/PCMazZ5Guw4N6ZXnN2QYdOOaBpKVsBm57WB
aTgjCpbN7hGgwflQZ+Ph6LtJTPj2qKnnYVhK3tHKe3UJl7sSqsMj8WnZ8DLzjhYtAYjDvcnsDBJK
xyMdhKNv80xUYga9NvN1RZJTROK+81l4+BksDZkJlbFpzVSRzXfTrfBgZja8PZ17T0FGnnoNRm0K
coPwoEzKN4HS1yBnr6lkJeSpwtmQuK91JyP1gCzXdlRYWfpW9cRtWcpmwhZ0FidUerBk6K9dgJMi
UdMGsg0ZBjYmfyoYiI3/YAajJGKB2Sh4HY/Flb/EtX06JIppHOKSR4dIR3nWM6IGzgOfhAJ6GO2d
awUVufhBCRIyDrr529MB6LZ3dKnRFZmEWM/N4Bv9niwj7xup3KXbFMsHNK/3M08cXEKKSbS1fkno
7W7933REhL1BYFwb7ryiyXqelWstLiGsW0l5AbI/X2n01otBbLMLiL0rBiuH7uVMfzui9NB1Uww5
HB8dERYbU86jlMxK1ZWySz9kOmaZNcxqgeAIAIBCuDI4KzwSTpgcNlK0qwQjrxDqhDtjdK9R1zXo
0DkuqPZVf10BrBqfCHsDnGzNNhK1sFshtHqqO1J1aBURlLST5BNQ4bF0B+CYE99W4Llr/2gj9IDV
GymhX88NGodeUq2AzielMmBCedFjdnSwaZbgDqUNZ84MEp1HwpV9/LHYReQgKWYeAXHyxZpDCbqS
zHRkUaNXsNf9yrYX8app6t36rfkVM7wnaJGmkqqfMN11OVJfI+7yLrIowHthgpaqFl2ntDe4UJf0
5lKbh9TXtZ6KywAB4qnnbWyzHO+M0FUGKn4x/+p6UNm6CSfDd0PfWCs8LdKXI/dgLNHoWkHKPHU2
aGDGHb6oLStCrlLzIU3clabzDOMM4JDg/NJafa4pUuXtp/twNnQ2q5Xv1eVCE2a9gU29oCBFv92d
bDunb4dR4UvptKSisr81iiZo+ZHDQGlVjHwiWyFuxM96NhIB8z1HUzYecwWZL3jBqISrj+s9qySO
CSL/Kvt0SyMwev2WPxXFhCONtTafwARn68q3fDGqtvlD1sPXDr0tkjSmvm/iPzdiM6pwLwj9MpUe
neD0AbtsGJ1o46NcSbyugLTnRUyvD1/SZZqyRLzvzejdW5ypBdFJtWugxFeGQxDoHXJHoPLyUZQf
lbnBSDXb2vzNIs491v3atCArEa1uU+kchBJi1Jl3/3oQ8wO9VltyIG9rvccZrlHDonlQx/EwscfA
6MXQK0mMayTHiisALqXaqMg3ST40hCYmRfTzLPMSw06XE1sGagil2el+otM+udmJbkN8uOcw7lFI
L+MsmP12/QwFHDgZ+pEbSGllzpIm8wKvuY7brgJWA7/YKonvmDmkDYh+XBuk9pcd+NTN+nbxwc/X
9kGojAn8RJGNMwORzA5CWySwHAYmKtqkVvtEKEL6+grb2qOro/w6l+NziJa8lsSq82n1V1vT/yMJ
nG/H084WfFEt3HkKas0uknvzTYJXrwy7kLSwBDRMznw+hq3PEhnXz0TnWmwmgbI2LtIfGiN7LcKx
I/3Qv+TPMr7xtI0X6PChwmzYVcpGK57FjItBx1/xS+JhP1AzL415rWO2Det/92ISFbVDu7pWtEY2
X8PA4Dkd+olBAWgZ1u+jfwK0i6dYjOn0Pey70gVJ8ar+nZMCGY/AcLv9Oc1LAeYgWxVnJ6Lu3Rxb
JmO5oN/Xf+qSmOmr1GOcIoL0DjFCTIA4dTos+vKKgr83Hjx3gFmgZ7vMyxuHzcnfzgMtsoBpxgH/
7IY7lS+YHholLOwf1tewW4acOQAbcbCkanRa927g/xTspT6PyNRlBEInJmgSiGpsRq6cXZn8KbYX
OH/dB59LoaQO3Bix1f8yykSYNrp61K4daxMdWaiq7T6ReMbxrlDL6CJUTN4XydHtihxhg0FBCRW5
FrvwwF2exuWfXkoX937T4M0F43G9xUn7Fy+oog+Zog1Mk0J0PAg5QvWg34IQjdJ9JyFetjzrGFIg
1iuB+g/si1y1zjwJSCCLSC1Lo4tmnieYbOXlFRlMR4kvRKfu7SdNMbvQr5npDxVdoLFwVkxTrUgk
FMOEVfntOX+lnaKUa6By4VSAkBKwv+cu3LSt1nPxxT4qiOB64VD6kisqDzUbKOXeS5PmeDGb6p87
hrWMFTmBptcOWa0v5awmA8/WbrNhaKlrcvRSmmraTm402SU+IR4hN3iMXx5s8usUnWMf3rgmga2Y
kZ+0IvOWtuwvORe8PFYoYB5GZIQSZneM+DrL5BnTNQMmHWtlmXSWbmOmfgObq0og306Ae2RGgoxe
jZR1W/7nlYqq2ByRi1x2t8tns4shgMWC6kqKLLE7SlkWS8LL0FKcKzfdX1M97J5mo2VdlIww69D8
knr6OOPxVjyqdj+WI4MucYFDf16DKwebLBLAPTtUEy/wFjXW4ujlr5PaAI10Qv/9ZTjTxQEOfT1u
HiYMz0oQKTd/3tfp3r+LCQpGG/8cP9DpZG9ZCBMMLHWzz8iZf0uT9ZO+27arDHN1cDhNgqF8udEd
ODuqYAhjaE3eNRFajt8TAuMDpYebQ0nvCFqI4JQ+y5iw/7CFr4yySz+FekY+DljehF8lkHEPtOFX
VgrB5zj2jVXEqtSEuZAmsJOg0qMguc86dX3YlnhnVfM01MCr6I+248g52ivn2nDZ0y8NcnY1HW3y
EBuiL89nkhkxdXp3yHtl1gimv3dJnHXTCbMDeZtcRCmx9J4c/5R4H32urBQxsefNvPRxTHRHCCyb
SLGi5FU/2O8N4kXVSk5wgEDarRI/BJXaAJUYAMMSXndIVmBmTVbUrN42t4N7NRSD0Vba9K2Yc6qM
y+MTzX0SIYgTrrtZs8goIu3VxOAq23WxVYfrKw4X1Sx7wacpJw6Zhtnd1l4lITdeSmZMLCwxZiVa
tjtoSm7Wn07ODyBeUtlSSod2WMLdA8rxN9mf1lxMsqDGHL0jUP170YA3ZWtipwGUOyuFtixUgIyq
kFj79ajLzprz+0sr8PVL4AXiy97qD98BQd+tQCtPAV4oABncseFl5ZZ/68+zTdVbSH9G945wu2EE
kmjTIqJnCx4FQGrioMWqP+ycTqqunxbxIpUW2924lJa+iJZGWjzNd8A3J4vuHh+JKOAnchImC0XL
LMg85ol3rQHr/hzyfqgKpKnzVpF6JA4H1m9lKAL+fvjKasOZ+lQBVgaxx2aGJVrS45q8TDtzuqsG
5oCq+DKMgahu3QiVcge5eS8sJCKqXvwCDCMlgpyXShl3YvWKe8SaUvUKHSZviMAdQC/wCKl2qy/W
3PbF2q/GabWCccHep/CzDanfbPl856xYloDXqMaiKBJc5tJbu0lus9TRiHyJyEYsbcYG+jwvkRB2
HMZdMrgEIXfhJWFZt8771wU+zdlJMKzfLL/QkBBMtIw0zWKyLje6/9a1blfBUmy0DCMnKgsFCTZt
sLBw1bW0Dv4m4va1ygGC3iA5B9c+fxUtzycrOP6USXRP23/rd2iiCws4IY0rlKsuTAOahq3UWoXg
KrWFlJWwxFGN/YABctlajhR29PDY3FzhIPn8ZPssjbEE/puVcfeWGznNoFHcFTHH3tgq27l/Ob93
U4mNR7S5FyCaNfDrDIkr4jA8UlEUbQBTuMeI8JMW9YwnJr8tGXN7qpOnRv8rh5bASqJCkPz2/NOM
236gy1XmhJBOPcdZlYo3GgbkqYYnSrIENbAdMbFbS7Hw/wM+Idehb+55eiLswpbHdHbMaAc5/k/q
fR/dWYJa56DThER8u7BNP0TqN5WIm58QvGzYaTYKf4nHgJ9kzmy7V9p2kIu5W66EJbUAnpsnukOC
zPHsWpUPDacrBorzC6+DP1KL/axVbd0wmek6OZbsiimNzRBBVvDrTl8gI29uXodg47in6y6JwpNB
JdvW3kOWB3pxyYzqb7zmUlK5uIgtOWKshHuckYEUgWK2nHMSfIlirWvinUDX1aYfGvcacXPWtYk7
IonA+RErdKnBROuYVlssRFVwadsklBHZ438BFmhfzrF2I/rsoq6CvxC3+rhNH8pyC1geqCaiYIgm
cbgIIeBe5W6gT+uA/hTCoXE33P03+csfhyqj9OMUw+5+8c5XJ0rIbsuTNAguWoSyFlejTPA17hy0
Bu70fTKdwTzAUh3YhWIhN0DkjkoD0C4oU7G2QVumczkTqLwjoiBMsGFNM2ALNtkWyQ8JFw/OvJcz
A4XS431b+6jNYXKIvRp6PRISlKG3a7H5qnQi1ksNOD8OypQdU+/HJZoO58nrxexPqsNe9Dmct/4D
fqoMTnh/1XQK1QhkNL6ysy5Zlt/NkuBRUvXzASPsBxvsDLNCBS8cx0u/u+bBLRVDi3ZcEsEnrKZX
5XRtUepBXm1tptaBSG+e+Vbanbq3WFzVVQ2k8OVqyqHRSLTwne05pID9CaF2ARhQchJbWK7cbQ12
PwXK/GHwpfxfeZhVgS3m3b19IJgTCssrRVVDfDujV+X3Q6nH86Q08Da/bu2xyVX7du7y817xKh0y
eo9m3WmcDvFkf6jIIhq3pJiiNZVxP0yiyel03jx3k0cj1ti/DP5svKWF+pVXrT2LBAFBnIMBqjNZ
nj999eN1Ss9ZUzConbQ5CoOdmzs4kkJN7cRMG/lUR1YllNaTMvGvAkbmSCAJCCBfeolaCX1fmn5w
oHDIQ7UcTWCaQEUFGJfjlTSL7dhgeDrpcsgVTqN8zc3ZWHGuYmFZ66koQHJ8AzW2eZVfhqByPdXX
Lc6f3m/5YZTQptR/GLg8NBzoR/3YbRZmE0+NI+3Hc471FTvH803YotPu4EpXRafsf8Qj+JbHOdOY
jk0TdmR+/r3xHg8vEYidvcXtgYuSPFdI7DGsyVJRzUXlX8NbM503V95PcdfUKr2YbK90svVtMAFO
/0Gu+vTDxE2RkDl7cjIYs5cjN+PnutXUCmhTAhm1uwjhtAQNbnn7ry6eoQXscS3N1kBwLnpkl9hG
g1WUqqIgu9fa0J1lGKnUowKEOfsu7tAFnjBvo7HbUaaHnh0KBl9GWSWuDmRUx8MC46NljvGDC+qB
bax2dB5sHRdYZHsX07Jow3mtpm8739vw/pGUtUZhMuE/y3gC8I70JWM/IFmvfZtIrW7gWIO+ldbH
UnZxdzuNlJQl+ub331rh6hGUZr9xv3ilUeBqgMRX+3MxyAGDPDWjjD24UGqm0WBWBBRy7QbSpwiX
pBjGXAz3+CE4tulRgqfWajHSgiqq4OPjSSq6/mobpLcQjQUQbKHB441OTel9teeAbgdf6xRzhOTS
lacQLooR1fQQM5n+lo7EUtPI1hjM/gdVOrDCBBdcKIrDhhjcsCWpAbAC4ct1oBMvZQRfkN+1AqND
i1fH32CSjA1/4bVGDmP2WWA7Xt5sVp8jyDoGxWsguCRk4kGK0vfQ5d+UBStjm1KwykFH9DtBv8Tw
fwyk4sHnACKGoziU3YTnv5VZLNyiukOnbn8ZLgtea/xUEJRFdwatDlFSn+U1dUqxHUhvmq8BQ7/2
wCPiLbY/8TGak9BvdjzaYz9D5GtdLHBeYBD5WGov5wl+iM0TCQ6hbAURpwofUNxBy7vFhnvhjSlN
Es9bxpCdmLXcKNPLG0Wr5eq3iJi3eRAolzlIEX8jlRcqvTJ0dEaOzgMbaIznaKH8IQDMqgUqSJTF
Oi4RNFUQ0mtsEDXeJU3HZwAuPXHh0BX30aMLaqwfbAT3CkOsc+xmTDIikJfDUKYGJmBG9sCqvCsd
xO5VnNBaa3iX9no7es8Xdps0LNSZBWOGxsFKNR4tPk9QayPgANmors1k3mzau9Jd98RIQxLwuN/5
Uo9BS7bftTdEFTNS9oEZXmaMeVMYnfySiH6+KonVVbc1cuZEO1O1LJVMa9cfTfKqE9I2QaRu+5sM
JI5UwyXVKw0NUPZVs9H6Z8ESASvRZr1mYtCuTe/8QOkoAi8T4+DtTe8C7V+6tIXBkX21fAlaxtvh
e9vn7Frv8GL3XXiV7vy6uCwcmze9d0Qq/I/Nev2LrU70hGNTGJocjfjYZ0rHRM38QNyxFVACZgd6
vnlq0S11QTylnj7SW5lngstlCVjOc+WNULPOWhrTHrtZ/Jq2QfSoQ7CWlkD9O66EHJEOO9olJJbw
KoEpPmLmalMF/wf8iyVhbrwUBAHdfJpdV8iXl4HOgjkeiIlB2nxfJT6JKu6EvVkweILaAWB1otKA
BpFgKcefZEYNXh7vxlswNMojoOkXBAIuwZ6uo0+/3mxox8Ilx82zlXecKSrD2hHzSGXwCXf/n0gJ
3sQ3jCoMUjhP6iJL5HuirbYRzUtCnm1xhhJcyUAc2BjcyF192Od2G9nNDxQ3mSyXQY4hYNbrEznv
2sZAd1iLQXCpTM1oWsEACLDJaU6w7D4lbqQnRevDaH3HGwZqi8SxLDhL3WOoFkTT51nQdOJQuAZV
PDHyTRSDA5PeercuE4GGQPFYqHhNf91JT9vWV4buTgI6//KD2XHW01WZRSUYTrbWNZkVcfZrrZjM
gvHZfrsiG0DSkajZS2Ah54zjp9UWb31TkGOqFucSXwH9K3RadxgmKQM9NdlNN5RJ1N0Eer2yiVr6
ZeqanbzvutAJw1QgYJXLvWAVb09PXUWaaJQTY8uh53D3qcbNpnRtuICpE3nBGh8l5Z6AF8jK1Xkh
CuAB53LIwLoCIfaM5OzNjOG1U/+iIXKN89n0PjnTYLBJg9rkn/DECzMyYiOYsYorwqlBMmog6Gba
1VzUbrIqgNiz7DRisavyt58W+jsLAl1D4TCW2/EDLMULnsp4YEtSBoHrtQ0TERVuxurWNaC3bDqh
/eq+AgJzeuQqPEMaAAkmT6eRdQul1FzB4pQwm2Mgvvqb7xPTp5rhMg6Lmjj6mQkjILQ/TgCMvxB9
ShO8gKcAIkvCJvKEs8QL8ZyG1vywbhrNab5iCy8OVSUxWFNZBJx27N47QmEW4It1xQ2dYLfGG+TV
Et1E6nOIDsjh8WrtydgELgRoFAoOr/gTHEc9VVFd08l1k2KUVoXVx5K2fWySASJDWWnBZg6IHtn0
b+vQNM/+FOTM/gFGD8x5YwhrlbLu4wB5KVVELko6fi3+rf3N7YRubgxDOo6j2YdURw8zx8aNDFxM
Zj8ETlQ3DIEPQAnf77/QlbJE6z4VJJX02h5KLBbBIe256jsPSQHfFw/ofDzj5brxMVDNdWGZTMXo
tLNjdDwBfG/exGYHkRu75mSMJRMh7jv73AAqrb814elsxaFUF9y5zrO+ToFjeYZ3yo3VymxQgUx1
OY5Az16Tc/ALjN/G/FOKQwvzpSnSKg0wnxRV+gs53WXQwkc6QX99tchBxXWjT6wID89SW+BgvSGv
/W9IrACnLxf4U1ti+zzbB98bA3nybOi7G7sbCn25Miil4J4l8Vl7JErphDvgj0NWVbhkSIeaArtC
YMrhiy2X7Ry1yYQpu/bvtqoTY/PZeX4or+fy+g74kaAFs/3UMRQo5YWHMhVr30ZuiymRBQVeODn4
RdxrYlf59gGPhGcY5M58wHse5SsIUIuzJZF9MPepb+S09Czggu1YYGkBpVvt7DJ+qFi+r7WOjFMM
uRuu1OzxPdRk4pMN2o+k/PunVvsWmV0Pg9/oZ9wNeHmDicUSIBFUdxSbdHVggSs2IszF68156kr9
C7WiUC/z8YdGt4345WUn8epw2kxbXqD77uGUX4a9CCQ1dC98c11B61sKfkcBmYApDRCDaMECxhJ7
u39JDPdoZj89naQD34q3MKpYkbRAjk+faHieafW3BGCquQ1m7WmDEipt8d6HPggEaltJ8lBW5kpu
rg8m/xSu6vHLiQez0/JlLienCp2onQxeu5zgjkbnot7opt2142XBkjJEeBR2Z0RiG66CbDGpxLy1
cm5UDv4eZORceYFVscS4w4uhlKmS3C95/PZ4PkK7Hv1dS4XnYmJxcS556TvV8753Y7QBhGFywHZm
0FSfggPKqG7BPGXpwlVd2ts2E/j42PHDI4fwzBE5hPGiPFGyIkTZlswRc2/2iPi2GRr6+kXeYiuX
T8XXhhZHG9Ieh7zfsERe0KCSBH2TAb9YS26aAC6hxGt6GbB000T+a3HlZUXfg1wNvWZjm6jrHEwr
/cbqqFhvQIAi6z1gZRsULjAGYHa/iF4De4YRrXlAGSO3x40lWseJGgnsUR2KMSItzxiU948Fjxnd
z3gzDKuUpVCOOFTwwucbM9qCiXpkNEOUTIhGV1YQu20qhjFtZa5gYu1pZp1j/7yUlvzhzWxKzFN+
7jYmsDfI3AfL/Py7sfSOQmnnr1VlyWQwliTUtii+TwMZ5HCodBAT3LkbvmnQtLalyeFLGw+fnq4q
g8hkAxFyPDPMhE7MfYfgi43p5V2tKYFAnsMUm1E5qPiUm3ArP6iK4g3EXqz2b1T3exX1DC4NbCQW
/xPZziGhGAMWhz6jm7te0mCRyLMcnU+zv+ZZbMoo+GUhfuKWVIo0g1lv6/+j3AATy6M+lX/9q/rV
rxVpGdUJXVi6ONKh/WIW34RMlBA64yAI3lAch64BJMQ5VpDsbzUMy1FDLJuXG0bmkCSp7CvW9umU
IN4/rpaoVFWBKLUxk9N7AeMBn4YnR2FAzLbF82EnBNI4UE6ZFiaSJdm3FKb60M+7aD5jW8baWXMI
rtuIE2EqoQWaaKiulKRFJUjuOdtIt4nEvRCcwsqDb3HUeocq5vcp/Kj3l8gX3s/Lv6yDPJ+Fbadd
VqcJqmyWDRFo9XE5e/KGXBGcYO/rLDZA9qd+aYfarcsx4on8y1qjotUOI9HMZluSYMQVjlAyTiZl
c4+2fgNrGo4X/fXgZ08PhSfEPid/g2pnQuTIsO4X5/C5P9+UYwQb3VK+g8gorpL3jNP89bkAb/83
Imp4OMXj3822KFWMcAUf3sgjHG+/Q7xPSx7d0quBPIu8rgfsxkvT69/ZLpw2ml1ahM0gSdyEv2oJ
HHkVA5jzvbEMMu/znXHx9kHzF+m5mIR+iZ5GtFVO9LUjQx8SH4ELBM6icTAA0FzVnuzHVEZ1O8qd
bZrQS2TwctYwtm1aVs2n+uxbmcm0bxcVTvGCfGmQUxX0juJyXcJm7QmpaD5KHK5aa7+RsyixR6+f
3fzR5jI8liDeb9R2zsRK+ShPuRDBO8FGmTUZqn+0aC3nuq8Fz/LdySfErhtUkG5S1skeywtFU5pA
5Mo+a7kAROHWumhlEh7fiP5P5NANNhAUs93UQqMy9Qmr0ypw1nvO+4GFEyt+bfY8WbD8djpEuXrf
+Ori/zBhDjFMxX3btNSO2fZjH+kOIu9QeRJ9lETMLigp4JwU9tT6ufXc9F4T6ruUPLZv+BUCGFyC
JFZtgnIUntLByheX899xWeEAE3hUZdUYwny8EX/kKLwZsLOkz8s2XUayeCgpEAaJyPGtuU1ar84T
KmVIemVALkgNbV3ABXerOIFTsdOc7XKj43qk2KwNKQngPZ924WZmAp5UHgq9PHN9LsS589Ml0kJk
rLcH6Z74jEgp/47yl9QGJ6bW84WmhGNyCYJUkXz6dO49qtbfrQyIAf4QWHYrtgjuEaiWrhQZ2KR+
2cA8MLp3z1gnK+r7zr4YPSuCbkCiF2yypHBR7NHrBrv2xta1wzVWUxk32RGr8VeSc9i6xXxNfH66
J+A2P+LYIqeh3sgENmh/uihz1Qv91plcQgtrymAGcWMSwwAVY6NbpQmHEZ5FOBvAwQX73OcdxSRT
Hz3GGBuX4VOX8A/H9dwEMX2q+a5zgc/5HZ8PEC/lM7COu7FvnACx/NJaXkfKrjoa/72ozI69YHKg
l0AgbI5TEpdD6rAG0E9CcdcjNh7tCFYqmnyGC8uSl1+SvzGMdvamJsfUmTOL7onzm1Fis/QOCEKL
OAjNGJptza55MM4C1Y40q0NUam89LMUyfwhhjDDxJPnAuq2qi1zWJG5GlBEKB+1nF8+kZrGZ6RYg
JqqZ7op3XRLUF6FudxC6ZCvL/wsIrApgzcQtUcJAtauoPM/mDYv+4K44sPL5Nr7cR+d5Bibl72Tf
epuNWuHytD1GWxFlvKSfHguxvE33mZLzEqYHRBNR092IpHs9SNb1oo7RkPi0Qpay+MUjPZh4mLUR
+za2eg8S5IG6cO5+GTdwB/E5m1RyEZR5YGr58N3WZkeymSuFnNDJJdwm67HHyLJnPJo94Iv0xUEH
7RPraE1T2uBRfYJrcDz4qQ1YiqqYvYqZ8KQRD5LZpQy0Hvi60AZquDfEddl3GL0wO8wNDbD8j7fy
kOtnvwFDxw31NFwTI5GYUcmWz6H0MqGY/a+Vov3DMHUPAHNVMrAz0lML9L9NKy5rkZNrrxL5tX5G
kJ8kmwGVTld0FtdZa65kAgn2QeGZ4/oBy8bSR6fUHD4ioz6PNofm5Wm+9KYTs3w88ny6b6YhTGmU
l1CyTPePbzwNle/vghJW8YMEPLWWk5vh++7z9FjjoQz+6Q8OmsnNpMQnD8Qcs+2wcbN9xk9AgZDI
BgTLuPxpl71Oya1Qn0NUa6g9mjHweEGlQLYAAYk47+YnoIQVIFt/or3zt71+NJKNG2FiLG4oB1/2
OuHIybWvo18A6X4HhOwr1AjY5Kd9D8YYymcpXlmmlPqCy6/EJBdhFxa5pKohUzuaSQMlbkJ1GGxZ
TuBj8wJZvI1HEnJ9zJaIDOryUfntJwYn2xTApQD76XNgMj7+YvpHqMRRlyilRG97Cj+uWdsiGOXc
onpTH8LX2PFZluD7Ks/BOFmALi2q03HU0kFV+Kgtat1DRv8gJ9LS9Bs7v3YUDtNBZWom8W3Car05
rawlm8w7VizrvXvuAMc/dRivICtvG8V1nT2jBe1gEuGTFD4+zCzdTRKsQodZ4Bk6XlSPrEUOPKrv
ag/GGKDEclX3knp8iu2P+rxTJCQL8rIGb7zTcRF5U3MzCWgATvDZ5bA8qDuq7btNrQxZKlu5I08C
fgoIxLhMyD0WBfxHnPX6kmgsNJdgDikd3VEs5yVTR6lI0vun+QJVnisUmc8VQECwefsHbJJQhxK+
Lt5FxAdL1MQ4ow2HgK6TqJ4xqv3rqgoJdBfPegCaQdiajV5IR6OdQo+U/ZoZxoGq9DWeLRILYkhH
3Pd66iLYfGsEkFtA7KmfOKlSzHdkmvExstsKq+gMzepNMe3eRjAsJeNKZhxBCtAFzQRKF34b2uCs
Tjb2jOaHwdkVqxbM0b9tJtpzm7ze9CM3SYtJ1ePY/4O8e6b93+i1bs3taZH6V1e8mGL9d0qots9c
r368L2AIoZahZ4eBeYqfMmI67KCMzmWa+0v1oxxagw90yRWqRWNEGe1YuoLYZMAU14hL9A2Hwaxm
o9LojA06TA0Qkj1y4veAPW22ySLAI03yi399TIjEbUbA3o2OVanGQTr3Gi1vWb9K/I0jWm09FZvf
Ux4JJQC/y2M96EVMiYWUeUP4VX64R0ze9m2SLKl4TIl/tXa4y5mQvx2suCSf+r2PkHhTfD0k+MvO
1DfvMZNMxaQ3uE0S1lfeqo7rxfDFB7yCTh2EwIva5nT1vWtcSVD0DO+PbT5X2wRlLr+WGcb2/4Ms
Wm3CMKF55NNGJ6PlB3SZBMh3XiTyKVQ6cKUkGy8O92Wow7SR9vGUErsocv9n5JD4oX5rIy8Tu/XU
RsPeRq8kUxU66CeDXn8BuIjGlUK78hu/gWrcZGf8NhogHyYkZGkOgcm7xKN6U4NtxtwpXfEW96F6
eCkIJUPXNM9//m7AeI6tJVvyEFfQ5Yv6CBjsVJxonFPN3W82V6lK1Q6B+Mc0rSyveql4ssY8+iZK
3/c8Sdeyh0zx9kmrjx0X1vXAITraVZOc0Erzs7ISdsZtJBYx099Bm1JF4zYe2m+DQRjIPzcdOYjd
KRmiFXINk3ci1ySZr2p6g42uXrVqi6McW8+X4gZkYHrzqCHkVs4auAsgWoIapQCPOJGSD/QAUHQz
S7Bg4/WXqU4LGre3Ns/RVpMUZHNbGbGCp5qCNaIL4ugTm0T9gKDFgj7t4ciyPH56HTRjJtAexsQ7
583WDaCxz7gfmfoRKVpTfZMMMYP4NthhzTnFfw26/WFVIL3LqQYi3vzycGKwvVYysD3mwy5HkmaW
29KjdYHbjs8TI7D/UsVr5nm7UpdLStnyNwR5vP6Dj7P/sp9icAqMbHTk3i4q3hQ7DQqmeUJpQDxj
cjVuiALuu6M34pyOvKDfPgNns2mmbDMsYkGNP+rNFq3De8Ma2WVxNzcdG4Ss0ykdPNET66tMtaUh
7YKyGfOuwIVxcCn2z/3Vxj+eRPg92BYlKvzxAMplFKA7SBbUSigThfOVo+SivwmUD4Pa1W8fmR+t
OwzXXwJeJ5ki6nOWJYuYjJsLMfA9LFo4LU8aW7MPC0wNkFEjycxhAbh75jShvZDxk0cLH1kmv0bq
ee9FItPTk0yUwVTZAJiCT8C90s5cIyOO8sfm8esHnGySgFq8jw9po5AfTDjOodxY1RhVyV3cNfg4
6XEOPw+yWc8US3P6qGjV+8nsW0HxoSqfgZoxt+NRVYDDyLjkU4yub+wwdg1sTzy8jaIaNRArnjEh
a0dgl39KAB0twMnCHlaRD3sGUNmMPBXlFpR9Jy4cHHkZ3SaOr6XKy53oNgx1Qc11hau15zTS1hPg
uj+yH+5AHg5pWsWuX3VTSjdhj6cipLBd1C+lXgoRg7LeKtS3DMKjipl7ObvHIUdEh8Qy0skl41X/
ZItDu8qFV0lL7lZJLwRcselu2+H6vjYV2jVch3iAZR2obW8MBmnvL45d/gXZNXN/vtBJNt9au0QY
R1a1L+85SdVsy9oQZ04nXBd8acyCPF+loiuYou+0QsZt0fnNq/DGKpKD0TSnEHtMlaUnqC7jBhHk
iaTd37cGA8zGXSOqLuHknZapPmabv/bpuuDxdWxL0nUk3WaEfI9dMwuTRpHPOMQ1ctxtOUevSYnm
apXuylfqJTKThb5c8S9e8hxIU4qoiuie0TzOJmSQ8h2roQDJL27w+2peaZfIGG2J50CqwxL0CsFl
BzO/nuVT8+XCsYtbWp+iDiHvvRce3xZhcpNczKzfoC1ScfJSETFeBOuJ+TNyG9kWU09poirAmO6z
HRx8/vYAtzdEM7Sgotw2JCGs6L18Anat1xfrdASXdc7Au+Vhn0qVcCDsN4ofleDM5GawlwjYOcPk
ZTHHJvz+SJLIR/uHmJFDPJbiSttozaAC7GJKoK/pOZR8ZyDyPeRtvzPIxbul69A4Zor8vPUm+hz9
zrq6N2fyzA+fByG+GV9pA1cVMnZ3y7YQNi3dHe14IWkFlyZDlesA7GISozkl+hAt9bzCMpnWxnWe
9KCclU3E0OY3njsbruIo5p4ECXRt6Czlyl0Gjwvu1W9/clclQZEvdh4M9otwU6gh/1tWu9o+5QaM
IE1A4GEGAECa+WhtaAisAtFTdvK8zjeHZq/VHatWkgC4RBYTAPV/Mazid15/m7aK3zpGWLDYq8xt
+myyKTWDU33KlAPHAmToXhBL/FDaazwSXRaZSZNtaZutd+j3fW3asd3oUixJ3+irpZbBd+WDEHwZ
Z4edMaEfZtdPBZbCtY87eemGCuEO/Aqj7sKk3eEM/U0iXpfWLavalG85NVLTZo0omXN91hXbViPm
E+l9om1orjhbStItEYTgfy+DRUOlbQFWSV3aR0COI+BpbG8jRYivhVr7veaaGl0DnftP756kgxUf
w8gPduWip87mzUuLEVtHSQLNtr+1WhM13Uo3q3p/bDNaK+rn221WI7FmauN6qm3nKkH2knD15dID
Fw6xqUcPc7lX78Spf+gNEURh61/hYidOyVDZMOmMI8Pqw54DPFgl0QXGUxOf4+hQDlEmRHezC0tS
D8kUFQH31cN2M3Nmbeh75HODT20Yc18C8D8Dyy4Ku7PIXfubB4yF3ZS5+fG49uD91ZkzTMhHWD0+
au36BGldj5MIFnWuxqhxYCJuUy/diblzM71e2wHkmFjhZUSjMnct4dwhQNzNNcdIizlNTUAZv2pR
9Ne/YRZjWtQwO7x2pW2b19OOGucUuyfzlW92mPfM5kEgN56HTZke3R0OZngGdtBIW127u7nDBi9Q
iSivsqFC0isqEek8xTKFpEZ1D3eiuD/+RPMuDPvI3zFBYXPQfhxGvTHrwB+KAXpEU70+ehBzsT26
GdRGZcvohrUVAzffGQrwn69Bwi33AEV5f96MHFBST4ggyLQPL8clU7JsnzNZ7euDjuELi2xBBsMM
GqBFi/loO6SAVFjuCu1fPjCq9PVOw1zX9JRqnI032j901qyjzTJI/6RwwWRqRhVy01ejEOX3nkN5
NQVWU18aMxVhv81z+zudFsFapzAQDyXqWOcCtDmFqxGPSgucCRq6xi4mJfbhtshPjw+7wGQ8PaDj
6jlzPqBT4fL7teuafZ1NZKNq0QJUa2Pkj9m6rw/3lWIaaHw1y+MiYhbAUyK/yrCyju7WLRQLJC9u
Gb3AVJTDT9nN9iD8IA36pXdo8V98cY+BasvH1Hp095tRTCd4iubMPKD2BnJX5sYDim/MgWC0oYeT
GT5PknX3pFDNyFbIF3Y5pFWkoT4XLSMGhkUZL0ZvSr7CQKeqXYqOiP6sT1VR01yncArlHHCMjcvH
MlQzfILT4ZbVKj59t0tqqKIIzGgTOHAxmCaoFGu68ycTPGDMvmRlz92SpV6pbiitQbj+ITbW5K/o
8Ywbw1xKs/aGYyXnb9CPiP96cZ90lOBua+atnk99lChjr98UYAnuMGITK+BZS2AeMQT8TIjSewRB
Qthftn301SnsoyOkEak3dDqNSsGtUtp5RLCXYz7SZdY2mdqGDeedP1ytI0fn4lScvFV5r0liS5wP
nWkyeHovaAeHjB1zXML5Rs0gqfsSMUIDCNAV1SEoVCivq6wK04GeRsQFWTD63RuEERGZ9DbYmcrl
Xx5IWUAt/V76HT1ytDj9SCCscNcLNHKNFOvF1bUYXmCn4yZyjuSBBqzWHpUHEG+WvgxyC86wCmms
c+H21FJAzuBQgnMUBhjccxrayuXThYTmy//bSmGl35Nw7VL5MwhbS4tb8KwvX9BIRiwaQrFGu+/z
Jfb9Le++lznfRBZvl/FLx89DwaS5MXTXAqZyFpKq/xmBu41TuUooYdUvz5w7apq/ANxG4/xMxuuY
titr3dhHQAZW04BZwJPKa5HAIOlr4XmDupoMiXXcuj790SlvnetgFY4YE9/QeAcUpNqVisOfFvqO
YD+WDBDuWRFVNm/HenCWu08IM2DOfB1x3IqQ86wl6kOud9gxMh59vHG8H/Vdn8B1JzICQUFaIQ4o
a0j/Vov0q1rjOChYwgJxLN8+u0mQWM4Jc7i1uxLY+fnzs3/nSiGTE+WoIVb1lvtLZxnIuQsj5izD
saSh1KHHMVuykbB/0Z5JE2108Tba+aXR4eJZRkeOyWokFIxsBTwE2Sibjo7/5pR2aW4yKvIR0rTG
aYh9P4aUG1dVAxzoWYnsDFRKKxxVSyu0ERi5tk5V8Q/Zn0CzH/zsPAMkCSdqZWGpQzpm1gcKAuhf
iGSvNT509p1ROFQ+w8P4qWlHhBSDUfAOSD4pzPLg7RCglrw6mWz3J1jxy4iobisRI5NNdF3UQL5L
aZCxBd25SdxvQ1zvHJed46ZmNMUATLQlp1hp0DkYOF1EHfAXSlXyKl2kzBtqrak9r88DZ865N0sD
9ZHNEt5QPtkrgXpjD1c9ScyAV0BuT0tfzeyboBx5rMyNd4FPDZBLEwBa1J/Z5P3nuMdwRvNmUIJl
5re+v5xcoHVjyQXlMnKdSRzyNDfTtvwO0ndfdWso3RQBqc3pklJeAE5jXsV72E0Ei06m8oa/wntC
deUu9lez/tzEetWUgASlOqlbijxwpg1+t394d+1CTz3C+6/mUOS7ky9ctwbDqiY9rLxq11RVCz3W
2R6/qy4/lHqHJDMkGnnkURjRT9rFM7e9tS2dPzyeFZ6XkBqTO48/+JjciODU4dxNQ3JkYJSmXO7j
4zcjqQxe8fk0erX5HWXN5Eo8/QG2aobxKXMuUI1NG3XGD0DXIQy9UWobXcOjhjz/KOLZ4JkPlDmr
TJOrBl+XpPn2Q+bVwdwvyaqfg1h294KCD+h4IWsj5FLikIqCzmhXBbqu5VJaNymK2uKxRfyRfr/x
34NdA5Tya9lBDjn28D8xdvhxHeBPk1ZHSH/y+LlVGbXp7BkZyEH2kXrcbOCeJMEwWDZyzuj+L3a0
LAWJHMSRILDiEJR0Lfn1IpGTM/ic3AReIFHsVQbDXdHwNoRB7j7koccGOpMGcCJVdJiUWJoSE/jc
ETUprPHnHQ7NpB6MTPvIWh8erwmrQmGoqRDaf9FLZphilT1/75k8YKptZy5x0Wk5JHGYy0R343Ec
HzokF9rAw0KZlBLGAHC6BaMbcYfw9EUsl8cQtA5GcGZ1LpcuiOkmLiyvWXOf2smcpzI+Kl2qaVd5
R/jl83EapPCgSZbcKWigjdIAj4H3ZHtSZNPQdZOsoXED1DFXYpeTavJyAo9aGSC79LWxc2f5vv8i
jCezRCUHYDCvMVWJEYtK9lBqeFPJkKrkXvM07SJ1ppubWkTe+oC4xca4Uya57zZ2mjLxE4uNQa+e
duXpFPwex6zSsdsD6IJDQMiuuujvNtGbHyuXxQPZclBB8NYnnPHq9Hem8agkxwArs3JiSXDNueCG
OqH61RO5XFlkBJiclg5EoKaYq6VaVZlOoA4wf7VfqnqrZr3NoDxMUnrZVdYf6luyBVnMmI9ZvI4D
sgPngCjt1E5oS5NR0bzDy6ckRaLvwYD8SflFZeb8ZUY976eSGPM7GxykDJCx6ZE9U1OoI7ziJ6XF
mXK96E40wUUmtYZCAoiHMCc6Hekfs7NqrtYx9KPHd1szZAXSlNtMn6ghhGdbFsM8GbKfVsNESihM
7Uy5vZZIwK8Hku8izj/np5HijLQHbb5pUcN6ODTolLhSk3W8ho4vhibfznzci+GFHePWWOysLc81
0l4dXtK416s/Jl+yHbh0HjJij8QCHGQFcgnv/OSw7QpaSdUysQrDKXZoTe9BG140T21yRisS4Eut
eAuRYd4o+f12Xl7Aow0qtSVGaJsvtSrjNO8B0K0AuPd5MxUle/xWrJIW2OQjHlNOnCVE4ekua1tz
Qn8yAZA+b0xwZajlRIYM6ni12jJZ8e45cD7fnJ1WIvHvxoGZRFSH8Ck5jDm41eH3xnx9K6g0boKq
/jlUVqzi8yPmZ2ORdsSs4cGsU6Wq6vbOsOKrOts3swvTZiJ0d9d7b2i7lKNOAASwBjQk3kcRyJQM
v2uibmQP5+ER8Egd3V/aakEWWs74JAjff8Bts0SJjDH3zxBAYdRWobWW8fOgeTiG7RoT+NKdKRoz
xxgm+L2b2fG5usJNql/wsVf7w9IdRiqfoXymMnMiq4wyKvxWhWyvfMVnkdU9LETWC+Y6FyUwPJfT
2uqClm2Txy4dm3t5AJMMrHamMbVlKAHhhVkU0emlkALZfXbBoJ/dGXPADIsqcYB4ISFPFENBWpYg
K70FB9fWMkS0yd8V53roCrGYKXudVa5tZWqOiH3MrpbQvqbsTIODH8G4I0CJCYHDTixJ87e8uU1N
Z9VALb6InDdbSI9L9apcPKNxnib/bkohp3OpH+XrbstcHdo68EfLJ8YjxUhQuzTE4d22yYRGSRRs
+Wy/o9XKvic2oNDVksanzZxH6aQXWPTOZU1TnPFikvGtcCAdKJrFZ9nF20zUgjTuZg9FSWhWBCRF
uqAwf+NFIgC7+avb88KSIBU4cvTNGowfbXTvzYeqMYwcdhVb4/F24vFdYq8lJh6wcpfuSA07Xyku
b0JF24tdSfs+6/rn/8LzosSpb65aA4SCXzUWd1ToLgkkPCqDiZg7py5tni49lK9/LkfS30hzztqI
Jpm0QBHUCCdNrfcC4D6rEcvZoPcZBrMsOYCu/uPpCBKQdBhO40Fyx/4xY31DST8RSszbzkhZsvTi
7vQXJ+pGjAfTtm+FQ+rbdWpk+lfcXRqoTKyBEDB1KzM/aHKKDY0fOkvblM4PFeccwnqaDVzqlAS/
D3+gc2d+qFcJTT1zvrevo5Oqu7ZUcopgQHGmtJe3RXtUlky+JJJWkjFpbZ5DDuE2Bl1hhNONh9wE
yGAS/2/5DnsMXeQsP4ms/GKUHvb0lp+H0jYVQu0R2wgPEiatquwm4i10dqj5EoHwOt1N2XJFpys4
4Vg8cpzvB5KzhNTkeIuVhAxoPlUnXxKD13q8yrVqaFjmHJADiE5wf2+oDFNyJdRpEKHMDKx0bRnZ
uQzGdU6v+Ye1o79qRJ6R19oqJ6VfCt/SPXL7Khs8B0SRrozIiQaUuVGVSayW4WbuTj4eoNeAtrSL
JSJzhnjKNRI1+pPwnplz9XXGVB/Pf4qGx/wfp+UT1IFllIsswPXaRHW9jdjkQAq+k1EgFPHrIB5N
pfOjuzfEafkX21nap6zMrcSEEJqDImWdrdBpZj0ubKi0DZhjlXVHezm57XwCgVnN8duTvtlS02fF
tqHFSQxbzlh7ctMjmRR9U9Qjz+Aszc+8KyBHoMSddIEfVHef5DQwicoGOOhUc4AMGscEsgQs2QDw
1yUo9DgAAS5tkvkSPkI4+3hZhkUYrrWXp43PLxl4dalx3MuiHqiPa3xKkuUnZUZQ6oWEWMFwrHMC
8dQdtFrk5NFvbh+cx6PWmK1Tk8Q6WFC7bsbvNEHXKVNUZcU/8nyiAhSBosHwTCiLyY51+p1FvpFt
/ScQj+BUeL9BnYOCORIEvotyZ5ZI2PiZ+cKBXgK7a+cPZxaEBaPdBBexdfaFTyZbzuZUEwf3RH2M
vNUl/iG+l5mg1ypJiLomV64z1eIPDuPs+bsrSwOSg3+tXsXAgFUKZleQiLvFgLpT3lMiXMKd8DDN
2a6/EPl67AeozfOW/INjxEL6ugswuCuk0JwUeodOIi1cqxxkiaQznfGEns2vCSLHtomGywDep+kf
LK5g3o1X8/e4VgbiNpvidSnsyqYUfKSmw1VmsTImW1/vLJDVNL/QIvOrD0ZCPWUWbFZTxMOHmCbD
oOoOvP1pa78t39CYQGiFZqAyxNtX52KCqEbbUY7z9Qt/ccOpCN5SC05aC6Dzww5FEL5e9FOcg0lW
Ydneu6s/G+EXINip2y2RCgCL+dn6e8RryRoUw8AjCjMGho01w3VCnh72gtx91YtCm7yPCElisZlB
llVqWBON/ZPJLGHIQJEWOvtxEyeWh/OHyyoXuUmeKObjqpUDfGw3cOKLR6UMxjlZ4VZC5nPoxAXp
2lmEtoMUBpE5+JWRw0SlskqM52G1OcK5GZ8zWM+ZEy5kpyD9Wp72mMgAockVDp7T2Mxxjvo77o4z
KKLDEZ3fPEKdOX0VYHocrWdOV71Clk8/EYbIfgTq4CrrjxJFb+/FKxISLcvjGa+UEz680Z+7awq8
rF7nsGJ2jGzxoumDdKaVWe8RxuNb1U/5ISNb/A91Lknm1spd3EkNAhYQTZLJbB22QXizDsoj7rPI
OxsEiFXpcQ9T9y7+YpTQ8Jg5nQ5eCPR06PHDDfvFmBtLTsI0I2LAXqRFOFJqnysNw4VpQz7A9FnI
pzUa+uTxwwwJM4n/hysMiyA2kXVHvzdyrnYEndS1W1CDxfcuySTJAUUoubsTyiG984LLxFvi8/BT
Yxa17tfYAM6WhBYMWnA/w2PsOoXuaTZDvfXwMbL7ZXb2Y92KhaHTiUagV9mdRcxfHFc++6zssyah
JwdzA69OIHWJGuvXr8jb01ZGdQvtKZMWL/cXBMMy/fxbxEiIZaZLbv7YbChmaCobVmlA9FfVat8i
NHvj2KK+CiOLJv2o8pkTArXhT5/Pg3JWVX317jrFH1Xn3rCd4YAs6WcmKEI1oy94N7rZtI9mReBG
YfNr8sSM4mm+8VyfEKYUbBk//dqy9I6IYOHw0bEJLR979ICVPPASWE+ntTt8Z1BTpSB0WtBpL8HV
K3NBza8nEgucQWdmkQJ8ZN6bfi96rOaInQzXBcPmPZ56MtfkfHbiMFQkRcCgxXGZ9VZVtWSU/2Or
Dp8hFRzeiIyKIfB8TVAQ7ZaoGFyM7x5BQGDclOHgwByOdFfiv8AZikWQU90/gKNUyUrpQQDObZRK
esGpy8zJOC9Fm+CwrMv6YP8ZwPqGkdhouMcr5VBU5U2AS8r1Glj/FOao4/bJyt2fQqI1OSMBqRru
kfotlHYI7OjyQgypR/DiKVDSkLOINrLGYf/ucrXekRrTiDrBRJuYuIhMY0gD2XGl2gCgcqUjIG+E
9nXu156z32NKpXuNtSgqLLYvTxynQvrychghf803y6mj/MLdfu5KpcpmJgCi7bCmdRJuF5AIXS3w
ZFNYQB7tXZhNLaBiQiwhqHBOY2c+pDlYYVucaimlIJYnYQtfE5X6RsXd2PaMVjlQ3BCeMR8vPuHg
SGAMSy4pPczW1FCR9Yb8vt2+d4nkTFfKJg29bhFpZCMi1jOa3dCjikQNgvAa41acTGMiOXBLzArj
eRpGaNpPbyux3VmQGwJdkK7PEQ9XCFunDLBNHXtCV3v36QAO61IztTol44pyS31MJjC0Z0Nqwge2
ufi60qh0Y/vbpQOG++qN+uENLcpPjvRaTK6Sq2BXyow2UNJK7WY16w+5Q8G7Bx5UhuEejN2NR2YB
yHl1lVxMd0HzdLQMd0cSmzCYMenKZ+Swie1wiw4KIsYNJw9fd7heDG+CcPGe9ixp/aqU7GvIYUoD
u7UcNPEMDdGoOluVPF9lIQVszDqAplylzr5U+vAshZZiG3bb2A5Knd+17eSKWHIiXvbPN3eiuZs9
98rFaAvzptbAYvk5ZfNtiOONAnvVzMV6igrdGawBGMYZRwIUg3JqpCBHMWM/fNLYWCSOenmQzrQe
Y6P+e/4sjR8yR9jknrjCApQiVMhpy3cjGEimqcSilu6WtJdgBJsZPooajzqGS4q8ZY7AGE2oWhcB
pPdJ1PuzMZ9bi6urY5WlgViP/gmLIr8PHjzXlI+kpNUpUKXKut9nFP4RW8plBRxRWNfoFu/dxUhE
K33dWX3SYKniJKMTTUf8hyvZxZEkcYShqo5WO+Kyr3iP2KRTQ6rX05QRMJp4iKEsj62gWFZW2A/v
m8ME3SSrF82HRdQFqqo18hH3GAynYIy0WWgE10Cw/XoxGWMGakmr6FvbqRNRtFMtnM3P09ipA/Ds
ovkPhHoDdfR1Lrzza8l/aiExrPyuqj62En1k3KPggBa5GRh3S+aL53SwCUlfZpuwD7A2g5M1wL3b
uWnWPutexan2FPMJ0UwU6p/EO/FMZfegTk1mCjBjS+E27ytYV9P9y2iMyW1Pja8znkRI+dTHJYYP
/Od2JwccsQCjQwtIn8oLRXAGWu8zVzpldq4XMHFXn7wVq87GZ7AZgCo2ylfAstw9xfZZfgRNxqEy
kr/zMVfnR9Rofj9OvfZ9Qh6N2RoyYq8Q0qYWrmHec7lYqFpp4qXj0hZhIPukn1MDWgEP+u7WWNrP
kjLIUk9rqTd9NQk3H1FNe9Wcq2FaySQsAGHNkPILdOquIsICRLZqAA4dO5XEkOkE3UkABTSCNv0y
YcpaUEl9KyWb6iP+XELlmSaGyVjuwPP8AHl3BE3orHOPQwpjZZ4A7/JhPdr3G3rQv1DfdL8IZWGH
62LJHOxG9lZKM6ax6HK/lL/fInCyrQfQB8k1k+E6cTkAlHmUDpHex0r/dhIGRkPaFp00ZFUb+JSN
0ec8r9AkOuFbc4I/9MQcFe84PuAJ5xJHZLKxXVudaVZIW4ISd0VFzJi9hltAXQmZnuiUWjWJbkaL
ZKNLUty6HCn6ofKRs6Rhc7IeE8phra2NQB+Bk/MDAD+Ry+vYOU2ImKCSqI5TNwfpbEXjG+QQiB5h
XuMnaxzXQ4tvzW8At95Gr62bAhCdx27c3oFJI62luERq5AVcQCJeI4xplgojQBIeO1Y9GuZRcPZP
zb2OaazdEzCZgbkQx+GnBD22K+GyEuOsNSwm2wZVo7xCMxbqT5H40fq03EGqiuUEGZERtNABkp0m
nobJZ3W/ly6eZ/tHCDCeqqg6dH0j5wHocnyCEnWcqacyo7qlnY4SXDfDli4aRYMPAhWreIJweXWZ
2T7jijmDwhoz3uLnaMjBsDG3/F4gY3u7FF+FHG6QlBvE5ZY2yxABIV/wAzDPlL3mCMlgujjHR7Kb
rTUp8pQQGta15chJKdeWwbZneJ41xHfedeP03e5SgT7sa/AjBieCu52yz4DuPhenQu2pOf9xF1rs
ShC/civP8VoXFpgWnvWrABQ2s6W3kQCny0zHkdv/EGRHQHIXZRtaS4ot+ayQzNubvskhn8J7P5hM
D19MUBr4x4idXEdHS9DO8UWLPA8KtHGgKjDBYcsHFn+DdoFBOI+U+nkQts43f4cWSOMCTQQgrXab
86hcS9qq46crpdn/u86tjXGt2cyjPyLPrkmSlUyVevAP3Bbseg/PZqRZ31gQ9xJgomR/r+cO5NKo
hBLE0L5KipU7Np+Ad4Hk3WzNbMRPyCmLE9OmLpWXiNZShzHLYI8GT5XP1AZogOMJwY7Rd3Kzkuvg
fhlbd1WLRkbDqYLI8HKBOFEWXQemqW9LSBcjpnN6vQbALDh0IUkZAL3mXvfCOxzI8/GnLlXSs1QQ
kX1Pt9IdnTOxTVE8zywMbp7H1zjYNANqtdvf4cfsK3QAHGL6m8zQb/WAp8+FJ1nmSFmh5M8izguf
NrCO1NDV4J0nhdzOoR6AWBl3iguIET8EjolhkNGf83VYfqK9DiNDJTy4Ql+M6kvL+B/aLl2Aj7IA
4dUheQVj6UHmvVlAMp1lvkJgZODOAXJ9KCd0yEtU8BqkG4wEw1+Pn6OjV7bfTLB5YkQoUV54ngNF
Y1R/ekRzaI6zGZTpOYBQ5wOE7aJCfZBA3sW9nlrGBSA0J3RqHQ2IE27iC1jzq29r7Ou3nTjKw4tw
URW8icodJfZxXbStVrsfQ3tfbGrxbp0U9k+iAIhs/Ikp648bF/TVgNaXj4TVQ1wZZsW0YW1bAUGK
mR+2BGO+0Tw9sC72DhP2aYZyfu0yeM/EourG8CO0+G9xbpd7r1xfPnj9+ldspaS2nuUvMDpdMpQB
GhW7ovn561U89tU3BcFOJt1Fz0SavsUH7cY7vevMeQCDIn5E2FdGSTWY8RM4uEMzCWymEDOn0YJ4
nHCjCldyMqV77OLd9lO/RL84kgQIkHQZuhKB1Y/3Kz7+gBDE+tXqnMwWOa9E3ciMqFJalKfSmaji
UjwnWZTqDj2DHBWgYEfp0mEw9XEosRWBElKK3Vcep1jXT4aNdmXsUOxavzgJZN0viepmOaqoZdAa
UygCy13eCEt1x3r/M1wpFgy7ND2tmaZAvX+XvibqteGocBNcxCuImzZqZp+ZnhYQbTwupHHy1XqD
nT1jCdiTEE84msAS/FMZH7e1yg7QOw59VIMPhFLeq9cyIUdt0uTlc0ztZcEfk0EoeUQyX284vrGF
nE5m2GXxD/kH9Vk8I3rUALFNPl+07s5XsPmmeb5r+ul+ARyaJ2XSI+IkNfmNXaxpYM8zO+RQnB0x
gLUpsdzT+3G2Q2SxgNPzyIrUHi4BI7VBKlUuWR73kHX3arCcM737VTangabx+cM0K/xsJIamfImQ
VP+FqSh8JXqgr3gRMgql4buJlHf/8LR5yiLX/qoZVe/4aiEY7ZuXuDaEL3hrImQyU4WtUc8tf7FT
ke11RCMHCYsLInpGVt9AS9u2Sz/KWpKus1sHzszlW3FKwA2RtUsw0/5M7r1UqrBMQpljQIR/uvAD
1t7Z0S7U0Dv+D6ZyT3pkJlxvM7ImoZUMaliMryAB35VhbHSkZbjlCmp3hBUiZNr2/nkJteCr5A7Y
OT1Cevz7H6gQ423N/wzrLmuhdZzJ1rG1iEw5cHzthwYu1cuJHbcikM+kICTDVmHM1G1x6jRhgmO4
PGVbPSW7RbJV/9JFHiJLmZB4Ntr72/rZV5p5/z1HwdwO4zg1732YEpjSzCB8bRwgix8RymhaNzEN
aWNvbeGjtVcftGenvg5z0dYBXmJwuapfjoQpc+vVE42Myu0Q6rQE7+nR5zmIdIx8nxHdEtfUGx23
bYDj/2SGNqaU+LA8UuHzIv7pPJbdxnzPqP7nTifD4M79OyQn3qIWpGqthgud4Eb0loBCfYrzoxBT
MwCqlN6o+E/wzH8eZ3ouRijCsJyhm9TBjLKbV8QvKTrUobB3dJNNhanv2mKd7ZNelsGHAndzthGD
WdbuBUf6vvE2tiN6g6+BjDBw3LppO8HClmIiJqFywajYGT+uBVntluFU1zGPv02PHbztdS1W7DY5
IpWSxkgeMl2v8HUoZM3GVTdF9qWRyNU1Kz5sx++8ND675IhR22ozr5H29ujZ9g7VfGkSOjjx+HbF
WCv0A0DysBhzhr8JbLRTpV26ggthf5kvN/J/fKsXMzsCioyvBjbkCGtEcY/OAzf1dgGHy3efskk3
YEgugsoSyh79woIyarmEQ/3UIEWVVmgITSvpPt3I0VL2VEQztUE59Hz8Me7zhePd01E+gr67OhqL
FLiQLXBYc0WdAC9lM3h3i0xr1yLlEc3gXeoXZVvlLAJM7SgfrSSYEGf+QA6V/SjvejxFza6fGR7T
9Nam4G7tqbKx3+d1r8NNE+Ueacr/s2UbS7uXHTHgG2rmBMrqC1yGipJ2iVoSyVCZND4xKZ6Da4kc
NEO+yJCLkn0Y/oEEmQ+G5CLhLS4SZfGcKKzXBGx5FQ2udV0NU+QnZCHD230RLX/N3NrYTjiiQuTb
fkIXBhqtnN/IvFCgT8mkF7sMVmIPbOHRlSdke2Kz5OeI746h8gHjyOugklpBEKZ7QOfunR23AkDO
tSNL8iJ72TOSPsxTPmLzR5OQ+jKOkeU+1LW4aQRbCDoSN7TXLzH/eoe1tDTFRP26Ftot0iN5BG1B
ptHnfkp7CJnIm69newYDK/dxizONo4XKP8K0Dwc1nZBbArHfCc65ccqe/OXkkMEk3Fm98bLYhZXg
BARVXklUuig+bcgzzHVp/zKD4n7wOoyn/E0tWs+edulS5NxaRG9i8YsBodDs0ge4GMuqhfVJtqU9
lc1BPJ55emLtkZx6nrYTWqY48g3uGzhh7HTucIttWBAiewt6Hx9s2TiLcpiuxpjOivfPJjyMUQfe
i926QhYmIvZ8aoVvrJBveq9OFf6e6jfCFTZXcCMH1ab+PdT61eomsW9AB6DCc2xalBNSUscQ7psK
TDvf87c/jPwTRloRdoJOZAe12Et1ZYBP8qs591kfC0eaT8BNb6vTkBuAtAzrSLocaIdClJZvQIXJ
yAvvbaCbUxTRs+Tej5+jSmGP4BQkTG03rj61pEV7Q7+0bzRKvjHA7wo/qM1YFFST5zKvOCh1b4cA
92qzmEFZT1e0/1Zb+MF//SJwmv7ISRmDHOO+AO0R+pvSOrUJLJws7sGoTcdYecWCrKd8cpWzzcQD
wlw8ymyOw+5dVL1fbqmU6RDJz4TFqaoMZwUoy/s2AHx6PLs7Esjv9rA7CUYf1kdxx0vMKpWfu1Rh
hSp7pOWaILw9zd0+VzYU4j15O34KClt3ucr8NByAXM7D3ZbqEQJcAQZFHhQNlrceD2lbMlfFIWKG
36Ab0hPD9nWsiucfBWUPhZwYiQezwVDuJONnA3UNm9ozyslJH+IEj/cr2IN1mOeUwKMeLp1XOBeC
QnjF5VNLDBUs+XPMk9+D7DQdMtg5g61mQLbTiOk7EOgsR3d2JWIaBvp5uq1BDumRuwB7EQnV/FCm
bE5Yh3PMRzmxSGtdnkhDszilpUJEiL4Gpdz5gT6T0RmBRQc6QljH+usa9W1i2NNI3z8q5duwNJS8
ABSuBI5Kr89GZ+I0Y5jwzm6Vypa0jQePzDwVb9MmSdxEOYI2gBl3TINYQdPe5Lv3o0upfS7lw9jd
XnP5vaxGlnLjhtdzBdft0Wzrk5utqneP7mO9JnaIVqyocX9KEYREVJaXcs+ba6hBxqE4VvoBxRuL
XwDRFloREKY+nasu5YixpFwRIE6xqeA4uylA+46zDnhrjn2DFVLddBr/qdRSYoqS0Uk6H8XPKUqz
2lUYU/eWYCS8V8dMkiHBHj/t6stCaOGQS2mHO9DcuJhA5J2CU5c4kee+LlBDv+TWcP4RNaYMRTF4
DIwlgqyTAoE6UrO8Qi/FoJy9QRo5UeciKwj60y7FsNc2tN+p+F4aGCjXMHoTM1U2oYrrJI9mmENR
t/hTyWOPw4Kts6iDrO6pYDJf2alQcolflVD0wuRP6pcZ9hWw3tcuih6SLenBP+XkNbvDXohVde4I
O/VnCVDq2uUAX4WIgilTHDjiI1h+SDO2IjlJLH5xJLUtV+nnEG1lXJpL0osL/RbKWjeVZfnp5rqp
AKvNew0+eQUu8YVLGBE5R9JmqWl4Q6SUIleS9ye1k/K7Afdio7VoU19ihosPhkbclddfvOBbSjIX
f9d7c38KTCjTLF2E2NLMTtz9hIiLNxPJ4Va5teGsYSdPMMWzG1ZajyM7e7RegNwNJr542LwC3GhA
NWLVyIu8+sHD1ZQtov0nazZ9g2asgD0RoARAorSz7wgHpiGPQPuOGS/Y90EmYJO3V2B2fT0D78rl
GKops9JnmR/I9C+FCYw2uKGsmTwBVpS82R7oLRm8WSuCDd0e9bBGcOR+hpmCH9toZioQ8xYEXdY/
znmqPz1w95QbmDcW/2JNr1yRMU8xDLtsE1sww5C3AZzd3RZfVhh54SNBZHm4+oa42gPThGnolawM
ikn8JAKYD6OlJqzZaMQMqD3zsqHUr0ERaka9NFk6Dm/zHvstHbrsDLRHHBqgZXheP92P2F6Y8+hS
CwfS2pm+DuO6FKxrbRvED+ay/KCg10JcWS17wKNcSs1Led2ijt6d1BKyn2J+Se9tf80GDhloMKZP
YIteeEsDW6Cta4hxlJq2jiiiraiwYZgpu3A56oinq7NPTHd4rEcIB9hJ4PLQBgaEGmBsiZU5wv6E
9fKzQyx4SC4KIrNGUI2O6FRyx2yoJu3cRWhQDLvgPu+2NQk/mfdxyQ1eJYZ23TbTO6h2tvVJdqvj
1KF4Kxe3xjs+ipEXZtvlLyWZhf1hWUH/ijtRaRsil+dTml6CIakQddTyfpTEjstevwTUtOXpG5Pf
0auJ9laz8JuxcmY8TPQ3DbqEIuhC1jjmxWd5/24PWuF8PxPPs05lsbrb8Pz+MEbfsrrcEXVZJ7xq
mEinyqqqoRS83bwjfZ9VV6P5ryLaxN9LBgQKqwBhj6MTCSJJE13xYv6RT/thOxLptsScmrfbrPyt
9SEJhQbDVp5n+L5jVYpvG0j6qPPB5TRn4f63myCBLtiVHRJpX6IooCJpTj1zgmOJrP4Uyd5e4kZh
iayqJm+aFpLfNyD1egoCT8k/lKJL5SiZ+KiQvEuzuUIwlP6Mu6ZD7mypgynq5aXsSf1Z7WTKOr1S
3ZXhxLCintvKT4f23tDEveTcJF8b2ncNsaR60waHiCVB6d+q59r3WkbUyMFr6JrIDaRN0CDtN6K3
Ob8dWP58GyGAC0yDQ0O7H5Wsm6JUyziJWylvcjAj4UaBenejwEtt3jB0sKRyEdN7Q1MWlecQC2b/
DjnoZeJVN1Bpo9C+bwauwacPVqUmq8X9D19qr4a22UCX6op2LQzV2ColkYFBcwIupSBLRY6FNjMI
KMNDkzcNUW37XU/GklFKXOA+Hr6mO6dj0/2UrVhKaiAF5XKekhGSlpdVrITLIBpk4yyi8DCYevBN
MOovhVFe6Xgwf0OvcXdI3ueP/8Y50Soq0A4PBVnDP23UIRJKPEW0uSNc/kp/ctj7u/TWdph2fX+w
Y0xsfsaWiUL+9TgLfcPFPUAM4DC3YFwdnKT2PTMr0mJr9nn8kNSR4UQhMT1Bd0YbhXB9H77bgyKv
Ey5wUH7McCkw/gla13dCJGWZC34OlOZuPuf6xuegAOlY+6sMvo0m15tKKmnl7pGyP/cXke7w5Rtt
p7mZXVuRmYD5YcoRUutUO33XfII/Syr31ZChe7zO8Tf8Pz4t/09QRcYUwlo5Vl2R9vvW2R6mPQY5
09RYncAOvzcwbdPJqwdq0zk9W/DBGK6N2C6DXG5YjzzEW4KANeG+e0jiadBoCniDUGGntkoutkPT
vf8Q3szJifC1qU7lgANMJzXOjAeCGyJEysVt5psULladi+1tgwoSYDJEtdWEmX7qp2JN2ZOZJs+I
OwoLcyv5M1LBvWes1pbOywuUcXXhrK/aNQ834e3YCEoamZrMFqOIlBM6RXKNzPeT4K6lBpuPRY6q
L7ZSOQXfOAzmlKy8UZjFEoj1Znr6ozCwtnUct+UXqEOGFJCuQpDCI28+hCGPfRcaXYCh5+F7wD2K
04s86QAU4unjp0yASflu3soMx6IspPcQCZ0tNMd3MCfTzWvE1i21lvcW4qKT2CZzb+754uW4Wjk7
so3ou2UDx7svK9lEUUo27EMvMRZtmmWaqpiGjAYtm2375recboKxs+gRV42STzLpcHciDKtyKNey
uRyJiI/0d/xRgCwoOgCTxPkMXnpkXBehpzvEckyNEKIIBnzn0hsEohkceiv4V8941cDJ7mHeizIl
suzLvAAgep1NRszXdUfCusBf0/tmz87Get64pqpWzRMEZgQbZLIWQUUaBaozw6cBEjs0brYyXXsi
PmwvpnJxA7IuG5fBInXtOe/HmJX3hSauPjugmcq0831HDfLIdO80BOouFLSWhgJrC6UcHCiHSKLw
pBKZXO1rPX0Rz67njRq96YzZIrQQmhwS6MVpNQ2bf3QmDAwpRcQflCtAbdMgYrIZYbr0mgGoENxx
9WqWqaEfWhDFOhGwX0oSloGsmhjWprI7svZJ7bsMsxdn77SxddcUZDPtMqn/6Q5UP/LWQ5IU8gEU
1GS80C5qouTyM4eMHB0NtSul/3fiA13Jj7sMK8NOavICvQLXaccluj1IlTtH0Y0z3FNvC+jd6Jhu
f6snrRGWd9vUrx2zk67upsTH54ELTH9SV4E0TNOabz4hY5QMaWmVgOnB3DSJ1lfUBYMGgKZKe9e1
diTEitOfyTduDy7TLaWcmfynSsIceFNAH3LLR7VhePMV69ZUJiM43YKtkpJUm51hud8nnNunowyM
4Pks+dovq+YL7P/46pS87FEGGNUfi2DkFKfGcmgUGrER+ebyhx/uhTirvisun4N9/T/JE6PZucjK
TvhzLcJHj3G9r1WcEvgh/q3gNr7L2V5oEDVbx2RVp2ElEAQyjOd2974DqxtGqDsvXXgtlmcpYGpS
ppP7pHJOsyr0h5bg02biDlLjCde3El8BG9h2AzkgAOCo80tWYlHRTrHmp+dL8jhW//uXNQPanugT
WIs7dCDyegNVQCBId8mpU6iFh2e69RDER3yTY4q9qJhW3jkPXj9gBye6oXE/U1B8cMg2E/P+1HcE
poN4nkzC5aQ+jEB5wWEyKq8U6zb8uadHyflb5yWe63P3dL7IeBO0RF+vmzTlPd2L/c1mCxTyd5ak
drsD+fnNdKtA64mD2ZrsLswC6S2b3sDoFc+JfPThsldnqISDRiuBlrXFw7X5mv2BOvFpj1cZDL5E
9fy/P3CoRA40pMIE9rFqoiwHlzoq/Qb8PT7sltN3I2UhOvwHiPX6sEIC9Nhf8InZfGN09GRzynzT
p59llAUs81uT/voOxPsInWr7qUhZNPSGjo0TXoopSP+gkle4HtJCdKXQ8HtF2zpt0Ew5V6i6vK31
sDdLy9mTObHVMIleJu/E42PsAMskNE/j2CwIgnExF2JAgMuzlnFWdI8zi8qryYkmORZLbDPdG7ix
n7n/Ti7aet3PaPwkBw8wdsPYbf2pHmEFeQBuObMqWcnx7fZeUrl3D5hbUYQYFeX2gbutYbBwq9OW
J9bYvReVzO007FC+LhMzbRgEWP1qZMWQ3kd+raYaKQIfPwUdjsmYla7sT+DimmT+NZROKZFccUfA
Wkw8J0ZgUqaes0O55dfN4DiDhA4w9kYbgMDXbx7/axIFv0KKbvpmfZqR0+RZv/W0IsXPoXDBSwZM
pAJT3UzJTce6Aie2pVD4SauGyUeycVdcDoGhtNjwyzR60lytfbimn2kdtJXWSjkqwi7E3CvKZiLk
CnFj1yglq5uzLEwwxXv/NAo471awh0THJVwNuEY03RBpCYb0eS8ObpzGFl1t2Vab/5jnXQzh1Vrz
SdeK5xanRLVj/ZN+UzzpFpR5lyy2Zbq0LcC4RaHdD6/D6f+Yx73xNiJgL5oxGnuU+Xzqa8USGAFn
ikliJSZtgUh2c4dOp+49ma9X+S4Ud9GiHRvvcgHzGebia1pxChFy8w7bB6VPGj6khl3dMf2oMn9k
cSVIEPYTioA5RZ3nLS9PA1AlD46Yy/DByr3Gjji+HODz23WFQ69Ma43pdcwyGofW/j58p7EHBt3+
cv3iSkbhnuD5OYWwhUkhWF1E0SMGqtuJLjBdODSflE19zbx1qp7EsUBWGp1qTW7w4LkPMvIMmsHQ
SVQC+hSqEluijs75tOgw2689c4eDOvbSQRV7BeR9qlYP+G3IBOTGSENVwKWxoNjduYxTt90hAIvb
XBCg0tUr5tKyxaqGycBwHEr5Ld98X+dfEWSWHcwRtK7RVbyP/MJUZPcBdfh9CIIokxB355sBeqU/
5174UMOG38qFfBf+YZYv4jZ0S271vJ9/UjfGsft3IxDr8Mtizh/6Rxvc88TfsOOhv/Kzkhz0xEoy
qjMkEHNTL7vWLdmJoDPfGCIMMW6DTG42BahDRqY00RzXMY7ZZd7vOBCbddzyQVIa0SqabZYi/gka
8Aib5AjTNNwrxZnWh+UtHIUtvfcD1n9q3vHfE9x/nl4hfGaapITBouo074toGB0UAypNspSyHhdl
Gypl9dpa+5Qtx76GV0sz83ELtEx6PG3ug6PWiqYATJh3JMt8C49Xdq6L3iFGMd2USEtdEELUArkc
InhWy6nKRWfY8Fnf60RKoLbSv+f3HPrPTdfCb+O2tX/R7R0gapQk0DTHP16e27bNYnJJYB220DY6
EmsiJRPNqsCsCjOJnxlZNKpYmJciG68u0u1oP3hd689dHLsLQ87yAXO6UJXFJG7KXOTiWYyB51jK
rq9QU4S0/vqUfbbw/elhQ04TQljIRdfgAF+G+/tCZHFNu0IeCKcpmpnpvk+Qtrr0CcueCC8ddoRQ
cY47lh/kZePR5ZbBYMtyUdegGYksI1pibKMExIqTwYg0mVqsD/ORiHeWqTZOxBIfS4YYFUS2hkYt
KiVLBDchrivavqS81xbSg1SgdIXDeZdPzYngwnbasQorgU5F4+aChVxo4e/CpkLqvvrGvRF5G2jj
sx3++07UFDA9mfF0LYzeE3Pwha+VY8Mo/zdR8Nifiwa/wKgUsHvOZt8eB0eUO79D+xBJpX5bDMzn
Y2AvC/2PUSTUOAxp6/A4wu+gB4hzDU656VdOjf7Oh9I2gQc2ENtj08VtHv3LuKUOo+W/RH1mxwCn
t4K6oI7ecycmZWcbpg+LWj4Y3DuMFdO0FS1oyi/OPLfe7TWZKY2HrB0dwE8uj8lozkvhvOHmew6+
jOCX8fEjly1tefuB9J3pt4N4aK2ognf2yvgZpQ2gIUnstiS/cwZJ6rdhoYBZryXrMQtyQisQbxmW
3XYuYiPVxUcoBIFivxQH0ST+S3CJe0LYdBC+bT7DEmGaNcDrkNy6pB1SbaeZPYWAtFs13CwaAPUE
ILKf83oQoYAkMNMiQ9XIyEGTdtTi5GtZh0rWSQWeFT0QrLapaTApRwFZblqKSUWnz5OLW6JxkwfT
JLfpJHWZVon1BKIOhioS9VcsQv3UQZ4NnVygNOmwwJBBBR5QV+VZgSwiwgu2hiDP244/WcbyE+IJ
g6OTHEYTjIAQpdJC4PGaTlNzcTJmpAMlN5F/XaQdWNnCgQRT1iOpk9i8XJJpGlLeGM+JspYW74mh
AczMwvqBf1y4nQ2ODmFLKhb5g7vzFSsYFbNCFzODBndVRcKOkosx2Q9Atqe/sknK6+PoaY44v+75
ExzfM5ZbFijswK/BS/ruy3JTENfcjEXBCOIHlUQ4zmZSpo0N0CVIyFglAbLkdy5eo8zVk6/nHOiI
yZjHVoqPrqYFYy1xTTIVGJBSOLJ2jczkdbQZiQcymMzOR3JorEWXqMbZnn9RcJ3HrsIet7h5GH+9
DxJNg15jqaM0ASJiB3a9JUE+2L+dGJEoCS0mIhE2WE5k+N66SCmSBH+0avnNFhCNGc961KCoHicC
r3TH4hrckUYqk4yUrKKdeFG2JDTAOOK7dxaLKPhJctTSSrfjVyZgY9Wkezn3ZkJLNffz5paFnJvR
/ZEDMwDRAYpEUVS/eDnRmNq88L9UWmZs7XjsT0BbS8BcJWaGzTmjqjccvNLxLQYOxX/CFppUEe3+
7Dt5a2rUh5Ifoqt/G1R/nX9Yad3p3PM2TeAyCGzw5Ek1t7Rb5s4CGGkb2TRBk8aRgplSVfkzttgl
+5r+aAmccscJNAYYsadWVJatThWi6e7RnfEWvwK3lv/oXN8ZDtLmq/rNdRGU46IGA1/xKcHaPyZI
oVhCrcG4o4y9URVWfHPOm9yAmKhdYQCSjFRfuC/jSKJBjv/56yQSpIUSNxi+gfaJ9HybROGff7+e
pif9EGVH8CwGvbteb98k+eIn152sK7HQsiRQxUMUJSzBY8g75D6o3w2a2Hx+05WY4AEt3ePxMGf3
Zn6/yOfIqqZ1Su+npK3P5SyfLgKnmLK5CQAC1lgoaMjACGLVyAFiUGU5cg/oOz5uJiRmgcYlQjOA
u94SSMRaEmlveBSitigXvi/3/6G81a3B/IT5Noux3XpH4EI4ApvzGbHo4POGbQ5ecKT2GMT29XT/
EeZdj4Z4wD6R0MQWgomACuY4ZxSokgMU9K1QWM0WhLPDKHP0TbCBVtMOKODpdpWhjcS2dj6hfsor
li5dpdTSO5SESfmIWKE78hCrb7X6lBe9nFz6f+e6llb3tuAxhnB/dtYcptq750oH8ttGi1n3lcat
yLqiLgdes9eYtN1ZvkhSdwey10njtQONmtoIlkUUNboo88CY/sCtRKnpXF2ntVowknEmzXD3BUFz
0NDqMEkSmJGu9PIS2/PZyYpfTxYV3JancRsHHyN2vag2QB1P3u1j78SOevMeOgkqQZlqLSwFySFz
S60FaKi06TPpS+SQkINiixRbOkoSGfHPAtR4HryRN2YK3P0ZkDswa+5kcLS4QuImOLFZePGR5TVR
hdJQPrCMFuOtX+ToH1vg0gQOA5F3/YTsdt2Ly6YQoJK2OvxglsUNhRWdGsMDh18xM9u8CLnmy7zp
goXIwb1yeZfjJOMTHwHYQ/f6045XhSOD12TBUCBKvUkuhHjaagqjMWPEyghwvDuTDugm1Y3NIA2K
m+4p8CnRRq/ZAKn5X8O+Tj6U2AWJKRsveoMTMNJT4TkG9BCF0nx9Qoq3P/KtT3/e/puwIHQUrss9
4i7oi2cvA0Sy22q0o5QdwH6tgqWWMgD2SjIS6GWD8ijJaAP6bA23Q/tLszlL/jC+NvYY3tqRd6+T
PY5zpSQ090REMqJIZxoG0pH90r+BQXuXWfIlRUUMulB8YwzQQHlaQeumkndZAE0sYOOGpl4ZZ2Yf
Z8F26SbZJbzysZAGD1SI02jBqIFBPD+FsfeCoVbJ6xTt1MMiOAc7CL6639mVq5cgK5HEkLSlWOzg
GVcTmh7SOrmTfuzSQvBD6NsVdGx3+DzjlpDNGapLw1zcmktnI3+MKFY6/nAEehgem51zf+bcY5Zc
yw52g+V4Zx87gIQgMp3XugsszwdFYMxKYFSaRgKLSedq9UoaEX7xc1QZm9L373+GpePV8+XRVpnK
xu3/dZZF1NkK706zC7dqq0/Y9HSeuf6lcsM+rMomx5NkrJDK0GOzqONYjZWElTYC43oHYwdbMhXa
vFNJ6Ykbba9TcTznR+VGTNgBtPiuGrF6KY1b1D6EhcQqXz7lKuS935ujxkWjge6nDblYKTqhwsSx
Eg72etzBtlRhTv10C28dGPsyghv4Xgv8i5Dh23X9shkXwroZTbni1dE94aODmltjQjqtyvgLOKcy
mFNXAKdZ2E0nKCnVn0ZLcDHZ5fcFp0m5kaSY+w5YnbnVHaBVp4UMjqH4UfJQbaFF/FFxGQLJWruC
ZTtS6eofZJdakBxtpNehW1TS4+CQmR6pXqhodwCXT3zHulISNfjjrarEspXEarpQGpsiR3BYgBk2
8eE+OO89Xqz4clgV0lR3OGeUiqlXYhg/Ord2e9FZlL+0M4gdfNUjao5RltUYK9YmkJZfAEFh4K5F
SDrCAnv4Jce3dUC+jvUCJEIYY7uHanjOHWLLBitpOQHcqN2xBd+pMFHJKWILIWFxRVDbt0k3h6uZ
JBNxSLzxUqP9H6xMi52frFEjYciRVSU3qkKaP96XHjm8RDe8UsNJ0UbjnOGcbaHqZrbZ2gwjABJn
if70PZ6nmZ8WlTMXBs4nMQjoW5M3RzmYeDUXGHNGTf3RTD3TwqUxgYKXJjrxGlrqENOiqyoKVAI9
lD6laMU1Ko8yoL2aZaXuGV4elhlv1lhLZYK8duH8xkfGVn0kGEuPDj6KuBLr7Xq9NWeCzAvwYdl1
HYmQ7/eMCWtMYaQxSDVwobhq8mflpn+iKRKj51Z9MftTVKUTcfe+mxyELEjz8sQINm6Pr0ud4JCF
mDCyuNP+0+ugfMWzI6VPl1f/5n93fpT72PwgixtCpRmbYY2Q4HHswStadL4A+2UdeFTVcmDPixtd
R8vclv31EUjZsvDs9x1spzlCY2brWjeTHBjw9WdMAWgm38j6MMFquKwbJbJjcdxKt9JxoHAoyRnK
nmTB+JztZC/P77jz/LxIgg7RdWOnr9DgTdVErynNF8wk9a4ICgZogP9iYcTF9oCT6YE7TVbKPyGb
SU4FXaIoW2yhqdXNVBfF1pxfv95zo0Y0IFrmqCK+VOe1YqmkAlnhyC66COL14vfoWI3+PsywYJ50
xiOMaoHzt7puNTPtvGr5vwDZE9aaOZoFl+f93KoZRN0EiABDOOh00kEOnTFag1gI6u73NqytwhIA
lvzX7hVq2Gh51OW4e/2WkOK07ABYZOTjnN1VNYJ6Na5+LbRxi1wKVL9X2xFfO94o1pL32wJRRWD0
XXpoThMo3HxFR7FmhiS8y3ndJafw+Uy1G1Qb/1S2qWK94y9Y7vGUj5Xzb7Dfp2OjPZ6U3VhXz14k
2KbJaGihvk2SR+Lr/wEZBzj+yBLnXSWBZJl0DC5BRmQ6A9dfV0eJSUrfTxP7zfKr3dtSAsuFyrZv
VsBQtIsuJPV73PlxMV7bvSAXnVzjbJMSgUIBLjfkXPeo0MAOoeqiUmIXsm7LtAgyr9937hZXNOwP
RZzhk443YGdPS+eQvY+Y3yG7P4fHzF24Mre2XKEN9OJDV9SDnV3ltiB3so06h3JQp9L1RVJq4/gx
+FYgnZH5Y2ausHUHS2GMPVXBTKN1yIMFiWtw1a7waPoWNaKVdt+j8jOPzPPMTS14Ow+uCZX7Unid
HvCqeEMcPF+YKW0pSJhTK9XLECCnySly82xF+98RtqDuWm48Ihd27bCDr+mV3Nhz8orahV9ZV9Ya
/ZRDnBDF9KyO6HjjghWzv5mjm8o1hgNYANDHKRyifBiMdMQvBl0A4yBJENuBgpdRb+3BQyZWJLkX
gizMpAXfgoPFkvEglfv46X5rryuMu/094LlXVoEH1I7ObVFYgy+mZnH0pVPIhFj4JCpgOPrjLtZY
N6GLF5ftC1A3JwmscEPjqC0yEkarUukKsdQFrYQyexvJFdlh47H6rMU8/PDPG2KSz0Kw3NqG8XPg
FADuqHlT8npQsDaKY9vfkGqb+4SlYyXGFLeJ3dgF9nxDePDNuNfh2ZdpP+iZGwajjHQg3GoFNjOr
XrpdRqc+kegMkA0tkV8MYIgzbYQmlbDo7kzT85t6ny6v8O5URLn+iz9X+hc5LGR8BZ2XsXUnY24m
Du/NfsBgJ3p8Rt++ziv5gDYl3kinmfsnI4A0SEQv/qR1BaT0Bk4FOdTcgcCBuXCRUfixtWqtSfnL
Xi6MIBZMA0zGsJHaQCSNsS5K7G2wiTiqxMn9yMrUBVwmmQoJ16dxrrLS09CKhf72l24KKNhwGL8q
L0iPkC07P8ABJfbZs+wgu3C4fAkXfnRS5P6+B6tiEvQGTeA/bh+j62Ej+DBKj9/+jZJP7Py0keOI
vWGsG7P46Em6VX+zLykEmzRKO1ReQEa1cB6KCM8Ro62x4afBHkmwNGl1AXnJApocJUtbNsrKPueF
0+4dsYZfj2Jw0OvT0QAMJZF0ndYqbnKijEokkFXmXAaPgPG5dSA+j2dN41h4j4KSJ30uFo5T0zGV
gk/aw5/JFVogMIuWrWFE5aUeHa6zYpwF2NvUYmMguI0rhTZOxQ4djTMACEvfeFZjLd16Of9FMdHg
QiWoZ84gGdwHaXkDY419fd8SxxSD9pOYaBxShZTE4fLJOncF6VjAkyukLc2vJHhF22KfNew4JXTn
jBFdKe+MTB1LZ0/uVPmCNJjKDcc8VqYaH9o1otF6A/fjDSa7KX9qL+7A64eaDuoaKyYZqbz4YR2y
BelbRklheFrK+pG6fFWKEplmHTSi/GMJKtdIUwk4xE7ikybn0Crl7eZFPaOPRJ+e+O01w9+EVIQT
c7xcxk2k7vPV75M/BkNhY11bPIP5ApngYSgdC0BZYhIzWDw5XzbW870ryp3aoZkXZL+7J8WOVxzX
D/tYAxH+Jms+Ex/GiH6jqAoqu5p2o2sNKEskmE7ZlEEq7uVoEWwU9aI0gGvTwAutLd9DiEDJDCBv
A0VNfLmyctcxx/DeoZDJ1kI6NyNsMqXWst04Rq+VpzKgOSYMmDWDzbxm+r6mo67lyy45YImBF4m7
gVhW0EiH0N+yQj4j0tUgvJ/dSiSKXIElIU5J/mME2Jf4na6wM2Lsmj6/URAvV3wZwLwKioIa8ZGL
0Rpy49Jv5SOwwKEv1usRNFEYCZWLOCwHpnM79e7gRFc5mQplJv1gjeVh/DUDvt7NLc/10my3PXKU
xq0oGjwM3KvrUUgthq/PUKdisB4IYJBt/zR45Ag/QcaxLAX8ky7QODPhwV9rbsFUu9LfDCCEPkDJ
KZnsKTNdCOFFhKCuo6vLdtTze6jWtq9H39qRo3BdyPRp7+F+7bIDnoHiDc1FED2nmvwf9oY+oqoo
WyRbbqZm5H1Dcb1mLPXq+oyDnUxpEUarZ89YBP5qTZ/xzZyDRJOWr0ksLgwfDPRGuNKn3qCpuMIg
h6CSbNh7hXCUg5El/SDocY4pYCE6R0mPGYPSJ9vp47o+1j3jT6SP4shGNKuGUP7z9c30/H15jB0A
VLo0cDfyeoqe4BW3f4e3ESYKqNu/S2oIbl8roA+1nNoB8Eq12YVJs4sbU+wgzd0ddX4T3dHB/KAp
k/ySsEUSPrsQ6KNyPXbfy2fPgwy9WpPJj6GmcRHTYvEJJq1pH7tETvRrwokEMXQNAF4qUUtzRzfo
pnQi4vvczRfa56etdwNsLdqEUTv1fhBXkfRbcgeSinAZr5M0gvS5+eIRK9oYkAdiX378TRC4lYsE
zy8FF/vT7Bi6ikgnmzRTH4O+U4QQr2Wc09tIA/EHi57zWv0XNb2RnBJYgl6qJWkgbkKAzxyCiOz3
49H8jW/6DQerjpNCjMuG3zjTt0xYBTanlWQIMKLmgc0a+MXN5qIMwMJexagWiFOkHHTwU4COCJYT
9qiTw5Po7HJ5pgIwvRSMI7KSNpVYbiJxnI+X6iTAoZFXnByw7YHFPEY75k2PRldcuUAGRlBoSskL
Tqao90mOFlMRqzhJJlmCSofQgdHQm7up2+qWtJ8VBj7Gy8feNMvvNq5OlrSE90S4Z06yFuciLWqh
c6N5Zt4CQZFAAciRvry4DjEWkzPFXbTXNwFFUP2UP/3IX8VDLTdDZiH80z3i67WG7IOc5MLyXozp
zKKU7+Lix2rANHEvTCl1zwPZEaeHEZR/RoamYhDlgz+AwOY3+YtHYh7uLkvNk8fOzfZJ2SXx0Rxd
O+yi2XffSbYLl3m3sXEtq6cLPfiNMxKGDagCchDiANPb6KFwQEBZAdJUUjgBouJGBcGIroJ9FyP1
fId2nn6TheYzCEGc2W7w0eiVtUZmuP5MgFT6Dsx8YGIixAturbUbG1/QavLz3FQmKo1fGuoihWUj
nk/VI3z0AwPo34hcQ5AFAX49chrA4D6ic9YluUTjqB/wnsgeFWNCj0k/fZOJXJmehFLxpueMSIR+
2p6gAT2d3fcdJa/Qi0wft8Mx1La9RgnG2AmgLHlJcX9Q54nwp9oKNt0pTfyq96hvMIsK/UMDu8XE
vnydmanSM893DO7UufVDT4YyA7ypYIUQ3NW4sKeR4Pc5gnre0uNUPUUmddjsKMvsymGiya3kY1MD
VbeUlYxX/AhpWG3/+q7ky8Z1hJWtpR3CU0A7OVn7I3t2clg35WYEu+CzBB5TDYfubkLhJKjLD6WD
MJWZtKDWycw2ORhGx/w9dOw0aGlmav4gtzmcccacHChMcp1ahfLpxrElDI6jRoaeKXe/8biVdU3K
S+dY4qF755MHg/92RqD0rwow0q7Ftp1S287Ge8328wdX5YmfOYcd0JCs9Pm8XjiJsHrp5DWKWxrK
6jI2W9LUT0MMj4hmU/11nOU4lRQ439l9EbHWYhLc5Q3F93epkmy9oQvR42ijDoKdg9GUO/A6rd03
EDFswx37aRmzlrmlnVJf1/LORYwm7bz1SC+8AngaAbfCU8hTvBpXlPeUh1t+abrG84W7Qh6NecQv
hanvX3EtEcshu7Ar65tsqKZPTkmjJdHTpsOiBpMDaCH1z3UyiKZ9rGahS51EioRisN57gZXQ1YmH
epUegCm41ofDtbPqSAd7Ve0z0PaId0hS6N9QG+yyMNxr+U++5H8IiZ5KccudfvPGyXlJ8Hi2foF6
tmK6UZ9xIPPF+iGHWg8+FLzlobUyiw1rdx7P/NNNUiVTFMHaP6mR6WeVWpTPVbJtmVldU/h8s6M+
HUMg1MakF8wkzj73tRL3xiLlwknHZLfWtgOzauPrDfyjwPs5m4vMF+IyBkGzQceb7gTWfdMfU2rZ
/2w0CeNanEH/2XdNSbBhiLQCf8d++lJ9AOQi8u9ECsn8/w52tD+K9lEPgsE6bVE+n5zkTD6BTT87
8zwnqHtqBuvJDxfd65b9Kh4OHV+ZXfYbgHxfhsjv1xVRMA5D2xuF9ntJqyxJWspmhLHrVoTYFHoY
m0pPdjUUM1nj/qX8VLDeCD6FhtLcfjyJT3Cp/MqjcSvK4ymmJWx+C4TFYdw9upwc5riL0HNtJdiN
OiQvfMC5rEm+z9k1Ep+zgzFawbfhCpwfKPsjNDiwt/TTKVl4C/zfnQu6JykDd9ZqyhjZLuQVBwDz
AKfmg/QwKHsR9ZPRp3lilx7hOPjQSvEQc+nM2yGd9gIS1qtTninEA204yzRmMrnZrYsFcPpkJrzj
jSTUQviaoh3RMctPuKidOWR/nbG+N9kmfQjdC6/SH/7y+Sv2VE9aRvsyd91fFHMQFaXLV7V3+Oal
lR8/RQ8MaDmW2exCUDg0IsgF3fJgf8ehlz1irHz7nO2hRRoxpYf9D/IV4TvMVDURn7QsqC+ltI1S
W8xL7Xu1eGzw5dJ7lKAOcMA9Yqvc1fQ88DXrjEuk5L/lFsR4WAe/cIWshFqa3rY/nODaQnUWksO5
V+p4u2VQo/YgecUM2y1TmF7luNE4YpP7CwioVA0ZA2z/lpsL+Z0IbYaClbL3JAfY3XkvedaLDuLz
Nsu3dSUi0zglxQ+XCKcMzq80qPPSDGwUb/H3Y5TP2bkMwPU0Izo7mygd0+vP/BCHogDXbV/8rAAm
cwfIyxRPFNj4KIwZkdZXd8ZsX9KTsyCaNlEpx/7AdUrXswAxsdwsUIjhWiTTxhSOQgvomCg9wL+v
tbllIZ7Ron5ltqiJLfN2AWE8DiRE6A6769WnTYJOst8jNyDuNWD2ErcG+46accFwTv9n5LmafnPX
fb5r3das9EA+TdW6RSktAnJWuJLulGlSrJh+iuY5g5HeTwUshBpAJrv5Bo5KBsJh+YwGTZaGa74h
2Gzvmm056WefAJ38Bxu0ahEjZo0KWHpDHDnV3+v7B6SCh0l+lCW0yfdvmZ1zU3fPqLyBHjhyCKVq
BwqUNfpGonv1NAuHMCsSkL838K05QzIgwWcPTrYgqMKPiHsnBniCLsFVFzPc1NnWmCQAuAHlFDms
KliMZpXYLBg9YzqEbLoafsUA7VGB0ApTjKQ+LTXoiGWnVcs/CRUecOwF/gMRkxZbbUM2asQp3nEB
rvXFxXUmv+rnuthz5IoWlb8PBj9Ge0D7PthvxC1RJhoB1Xpv8Fnc53dTy8+R7aIUCiSWrkVwa39Q
21k20PYf9ZXMaAuhr90IseVVHiF+C0KtcOZkamEZCcMMYHzFutHiWzkyDI/p0cyVt9Uzg9ZAE0hZ
YeWyiry0+FUV0yGp5hki73pB+YFPlmahC2UAZNHGJhog3YOhEQ3IWtaqFEr/mBKQjSW/k6PFbpb9
6F9ZzBZHvYFuvetf8B+TY1HIwMZ8eWE9+yozcs2qXooPPd/9xTVMeeVS07IN5SpbWLQcm5H+LpXm
WeIw8Wv17HN7gDLrwvaqKyqU7j41a8EWsYiDDsvrzPHNbdcF8Y3ca23P3akRhaBm9Ol5JalNU3Xc
p+dCcMp5u2PXqSwRNZW0Eo5t2tU90XWG4O7rrve3oWx32eXku4fet7bHsssfa5FcHhKRloeW2mNh
Q7WU4+twHQ9F55uejbsTnSBT1RaKxfJO+xYuMG7bPiFbOBpFHP75sv5f8okZchZJyHV/H/63BCF3
g0taiBocL2VSW+n+JlCQdId5us4ZoljfK12pYZrovIn/ytdXz2P5P8up0C12MEws3TQGIb0dL2Tq
4jUHjg/14yIXsRDmZJQRBU/+naRPO8gbt5WeNTub/3Dpo3gZAbD1Tpgs7Tf3ttzAbXITmEFTwrHL
N6UITu0kiKqttBGzhL8+rU06QpVPIDz9hri2PDW4j0qtx1VitYtUrlZrJvFTeXXAuuzTOgXEWjFN
vJHgDTEmVgN17UZArVeyn4iuDAPD5RdX/NX6TkX7qZUjmBJwkM8VGf1GZLyP+gE0aec82VUblyno
BXx0QweOKvHbhhA+Zl5SZZ3pTCnx0ReJRsi2nNU5+aqo/2xSKORVToRl2AUJnw808KqKwaH1ibZM
L7CrfJNX/CbQ2ZXM3ySYQ2LQeY173rViQcoHAzx2TTNYg3CsyD34gvn4k5KBhSJ6v8uw1UQAedMJ
kyxsOXXDFoPYlnr6GA3JyqL8VtCa9AWI0ACPQsMzJK8FFio52e4FrKmFcl2dnL0ODnIyAsNtiGpW
p5jm5yOGKoAG6nmhB5R0V9gVFzcDmQhNbDsLDok/zoKPTv/SgpAnhv5StjFIB/q6k0JTIFkj+1F9
jtwmoeatbR3oJXA/MRsT73T7E/+fKQbRWA6avVnqC6gLB0vV5nb14TMMrvz0cjWCQqy6BJEnhsMA
fo/aIPTEQiqDfszR4w//EpUyZzLLtKieTEb3yhnUiJWJKNrJCHdD00rAf9Nyci5WaYMFMMj7xJec
rh/ErgjLrbM+s8ZCGeEc4z59FgvgzJS4iwVMQagCkAQ4OMzvfVYdet55eZJhQWmIme2qOSB/usMi
qnZ4oPK0p51npAySd9eyamNB6sbGMrNCi64g9SPmERsgUPvXazWkyIp79XbM1Ur/NRGWGqo73QBb
ys6hqPKWzcLjGEEO78E8+d+bJ1ElxtjrZR683WugGn/AchuMvdxZWFBmHQG9wpfKRpOLcvTe1gqa
nOwDUZU48MDa4HHLBJu2tNF4k6p5xCiFu3Jnc7d9UiGXU2q8SZzyg9GAUET/woCZkshdn5B2MZ3s
zocdtXGKecc+geODMV+YTJJX4/f3H82NWXdE7y+AxVINQyB7C3uXcbQgi4G7H7yv9qemCZLh/2+H
OzN+jnLyLgSpIr8MwH8rd6AxKe637fVL+4pWAnwr7mrZ7MTmXv6S5vPf53Ntmp+WDR3U4UESeL0h
IIpuj4Lz35+qylotFA99EMxPuVxbC/VrwSa+xinK+VxdUBkWrPRmUSZH1KNfxOgaBuzaopcbWg0F
LqeEFzfWxWIwd1wtKZLZS7EajfdIp5WOzPto0+EzcbjV0AelAQDDeh9gk2Rkv3ZTSF60hpVtaupZ
zyb7S0T9oZASyHuE7HRDA5nrkLvuUl9Q8WlN259Vwcf6QaiTZ9Bcevb0a4p8fwqc/HlgeXGfbmy6
hCv7slx/+U+k4oul1IpqUGImD3jqci1xRQ7AaE0Uhg04npy+bp75jB8PiXjiGGMPcTBP955973cQ
KDl/qzvFPrIgCsXxHv9Jp7wZLDGzuEVgJaZuuJ6Igz+6d/ei4LsfS1DIWO+j8fuG9rXbRtlVIeuU
ufQ8fBVWEJRq9IkUpjC1ioh2/7jDECsiRLFUlptcF8vfn9olGADSMMd9MH5L2VR8JseGhrUPaYNK
6E9UNVQ/pjlFw7TYPV1Ks95lUtDYLZ/3DgSWAaKXnoOpe7qDhcKtMVcYWNgSIAkpB1xEDu180mnz
Ocqh96iNqKnVBDsAbiY/o1iHab8LNzKgp1fTee9P0BIZtrEQZkcNdA/7qDNUAWNQ+5GOPtOuh62l
fB4abpC1tONO/sq0EHfX1NAJlN6hFXTZ7t8DAnF0K1sq8uwOGsmQfgzR00cbUAczOTlupTUac+Lv
2ANIBFoXs5pTTc6s/T6hYmk5tHTm7oAeYICOD+vTzcem8FXom5dMxCqReMaxjByz/yYqNMpttQES
M1aP5B4p49p5P9bzEI3uT+ljeKbf0Qy59+L4Xjb4iIaS5TryRC9111N8wMNzvs2L0hCM5bUeBiHq
ktNtb1UOmIYwznDSE0RTeBuKZEXXeOEQVY70khRpZRrUvXDKRLx8VOveotbtio+a0HCUq/gmP0co
W0bGpsEef6G7K18g+7GCMUEv3GStwvgFwfxosBT3eIyYKCI1a3tsnFrxlhMgFPABh+vO6Ex5DkWy
u3mN+ou0bFvekQXFnG1/hJMWjuVkFjKMV9xVNjqvm2YkulkqvVlH9uoOuJCPYxF9NoI5SUCICmF+
bym+liY7j2Xq4bNrMuEDmLJlIFWJn+inNs8Cxr0IVHJ/pSDqK95MicZSF0n/PtGqZkXK4dg5tz0L
9WuMMGiK1OnDz+S63mWmPk0p2deHo24v8oafULmStU17bp588A79TMWqeAl2l4Xeb2Guu83KatYC
14+EcmsGhtPI3lpVrVmOgCN2gNw71Si+wsr4koekGq5Mzkh+W2bKuz8zmCTmN6XHetJTA5a7Xkqs
Cj82Crd72Gr7Iq5i9qhxPVeqx4snH7SyNkjZ/UV0BkX+DilURFRkPipQn9LHZCCcjuhsYL/lD0cq
klWzxwQ4cCv423ccn/qT6agNWn9prwPU5GOH5IfmxJx8FS7XSIn5FFpnd0EFDzK9MP5mp1LWeRq6
1GD1wH7v6KL6zDeO+mCNcuysImvyHqYCs9/XzZDYHNKsIgQMxUf44SmBod3fHgRZBwzNFtbd4/sK
NGBRg98YCu4hFzLiFaS5nT6h0hyu2IoFJrq7GOrYsWXVjUIgJVRw6LYfvsMixEMQL2t9oWZeFdRb
yqYslW1Fml/KvYZ9jIvkynBOHbC8uol9JmBamgHJ6u1eXtS8KRJ3Hemg39IYIrUcEQpyPNQiq0xl
+lAnTUbocoeFTr8EoQrZiwwWHodklhQG9kLIXanl9F8VD0qxzJRpXhztCVwOC7s9yWTkFmjOmtgD
wQEy7uGjgaFss7rcOvNUQTme3BlOrYyjswP1+zbH+x0qn/RpwBnOMyYAmMkFOvRqMIqUvfbleYp8
tlYk/AViH5KtTSkfaf+zz7BQi9bYJPmSPHfBvP7syxezW4EXIS4yPL0nrhruHrXXrotFHivJmhzj
CuEDl2Z7UqYR4vzKRabIHbY0HlvLqtmvukNKyaMaZIco2y9etr2i5PGZZslsViA+6eGjz8Tbxq4F
stxylEGabq5roZaupYYJWv2hrwko5k0wAjev9kBEeyOHcnieMZarCSZQX+694fSWAlxRoxKhj+8r
cdtJt3ASmlRGphS7hyUdC9/tduMm+m3cUy5JvgA41NnsaT2LbDxl8u4b+KafPg3m7cA3ufBd9uYo
JvyW41tIHYjOhfxfRdTZDCyYGgV+Y4hpeppHHucXDtOWcXn5Z4fZysXj/bHTQHXZSTCZVtLPL/wi
1YXiSeMeOaY2wQPaE9X5292U+u5NP8A8jVkKRUwXXyD1yaX2z+pvjwLrkNTxGov0oHh4AWyhLNif
I9otH9diOyW6wMjVymJXHpru7dJS8W5VgV++LTxwWiyU/oZe+UdeMkFE1LTPLY6vyELC/xQSOEk+
2H8ZYqTEUIWvJ5Cjg92kNa6OWPETGmkrY/QT/BAh0FCduVZjS1eVJu8mNrKA52+wIsoltUmfyZgA
oHo/UYGAlBfoWvOgMtjThI2AjQE6RC1Fz8BKC8qMjCDKLz72cfPWM3r4ryjhErSyPUvQfJKZvLjs
DVAKIpu3Tfl4aN+umMa7rpf5BE/oqrGUAZsdUhmh/UbQkznEKD7rsiyRuUn2UvNG9enX2RxG5m1U
JQhAehhYZkc1jpzLU8HtqzUEDRiD52vTtexDLLYmD5W59aMnPDSBa9b5Q3ahif7NHLOYIELIKX9f
xfKFB/0pUUXpXFCZCD/PRgZrycc/kDHX0VwYI/OUwycnaoU3teekokuYDXMbA5PgVwurMW9elLGJ
G1NgtalUX874asxW/mXlNRJd0NyDXRTlrqlb0CPANMvYmAJRLrbQgk9h/yyce7atLiVzUlT/wfLK
xZEdfIe6xAmorSBsDGUdbqOqZi1Zy4xVE1Gbo7OmUZ2UO8RPmyQ0OxHnWjWDou4NMUNZyroJuY//
qXiTCHtUpBTGmBkjX00mfvz/+UcqDSmzTYrsxX0jJ+CHksNwKimjbX6T6TwGCWSSg63kRLyLTk7C
uJPOFPA/WKIqLMegYHcaYFX05sTIrA3jGxl3wm71Rq10mQnTin391GAZ/4qAOCwBonRR8a+TLY8B
SnAmZvh3EYvQAzAiZJXu8Nz7pcJHUb8uSKH2e7eAH0i4NhpZgdBqzYTrEbQBlT+eiqado+fHfXzV
39u2gq8yqwdW6klvGFsOllq3d0P+rqtnCCWFXo0eX2oLNWGd6KY8gC3Kin0kKMawqMtXX4PA1khY
UQ/Avm1ARHuZ2MTbDoRCNSu9cL0kobq/80MsRLS4n9hjveuTfP+0FSXKNYckmcj0EQP6zeVmY0lB
k0HirRj4XbIecMnnk/3Ej3Elvkl/2Ostm+CZwq2mZixCqJf0HPhiAzO2aBqe+NRgE6lxWnlDIsOb
yrJZCXqDSm1YVSSZCoLsniH2GugLhLtvfe2IDbaQ44DC7FujEW4/Ry8rl/dGIcOL8SXqcO0aje69
+jpxodwyF3kkdDgWtwdbtWNmVBLkFgX9y1qks7FCfaioLZCkz7uNy6lDBhtTahmXjtKKrgao4w8M
v5ki+GWBI46+Ws9vJqwMZ0xp70GAzIYIwqU+Yj/B8jkV+GFrW/luinIAwSc9sn/7yWr2A9KrGcwg
4i5MtFhPH9f6SwEKbg1zy9F5SV0PEwbuc+jMQ6fSP1w92loSYWlniTZJ4mRR5qUMO4Xg7wqBoMvD
IGWDViWdBQh0Tlh0dKThWB0B94Z5D2wxdZkdXaDxumzydl/25w5Wkyj6LFDlA5w8xjpGVRYsEvpx
4P9oGTEwsey+vEvha0Y/4kKvC/0+5PyCyRtg/k8HO087LkgHqHtrrEEbVFDg6VJQaiQxehtxEiom
BF586JNosMxbzwSTewiLkWmkNBASTmmOJNu0kMfLy8KCcaDyMbmfLrxaN0na/0d9jdt85B+pAKfk
PdBGWJOjQptyET2CnBSsq0u6nEWFvGfCpHMJbGuIzL1Y6KyZj0o6UuM8KrwSNSUmmBLW1lx1Y15t
4ExZa4ld2RhsDSFZmiRijDwx5N29fmekm2J+ZnlhJAfmKcl/YiTgZcoks3T9ejHHprDmEKLYF6Pn
O3gaaGDgW81rX3qoTZsZMP3AIR2TKZ0QhrcZmgjqBuRtifh/1Eq0v1lPgCOatnBocSwGbevgYO7Q
U5AVl9aO+l4MKT7TcsllCpyLmIdwv0FekhZCVQeFHJiOz0qEQyAotb3gQgAQRgzOauM7RgGMA1ih
gA6w1UVi33sF6KV5o2WTkrqIqHjOpuYJFcG4hU+n5tS7zib8ldH6arzEf/I1BJCJprV5osFahvR+
OKihkYU3spV+8UCO5giXkoidla3aVXDSqL6gctcFw8kZDGLind3PvEf7N1z28i7ZCEWhwr9XSVYc
Hf31GTVxKoAMVUzH0MZQzCMIkbrhQynxQF22F7ij1Z5wOjpELlRbOlCXNY1HOcWtGGLU0q7Z2/a4
rfaOpQGv3q94qYM0fW/BFxeUbyCIOtPNB3Rrb8PYFfsMAzw1tmQ0x09DQtgkvzk/sfjC/eDw/UNb
90KvtynmbnDX+nL+JQjwsiE1W3a1Htdwpg+oJAJ0C6mxKZ7kXPYBWERP6gf3GIAxOBnhEqEJueZr
5LqR8SvU6vAcM5Bwk6hm3YJ13jvb1J5HtH/LoBoVrYZ34EzypyLdgE+rk7YurZ5iR6IG6dUinh7L
o/b+mNfs88R76l+M/U4lyn6+b+Hw0Hj5PZmEcSuWdCGraBaC/xU5bk8BNibXz5/bFsPIpE9Sy1pX
Zlnu7jrJQcsVZqxDNTtRa1msJ7XmCCSWQ86024ZDbp4+XRaQk4GaSj+leCUYlmttEkZKOGBg5Mtc
wmRS8r+vVc79UfiNEomGZ9cTlbODvz4nBNc6y5slidwBe7ezqq2bNgysR3PU9gc8T03rgLU4dLKc
ebtv2Yi6q6EwrsGLFDIBltyW5yPZ8M6z0Vqk588KnIxJFV51KSAqqJ1x1WTbZi6GhR1kxvxYEYcX
xhkHIfOehHcGZsT5WQqivEWX9ey7FUUvM/ouG2heLq1B5C/L7BWiSZUqaJWtAxrauI24paEGsjQ0
mfBYzW0NAIeeoAGFvt9oc9pNfB0ZrVlPQ9gJ3ufnI08JUdgo747HcYR/ob9CqsxfbTV4KxRenUBH
eKefMaaKh2eMdFs4UnGlia9sLX+iKjdqyvA9kBKBaSgAa7fpgJzXNKhI6EIA8032/ArvvHj0vpvO
52Zgs9mRtBBwxyBlWddUO1HomixNPGnbgUjz8IfvBe5QQufIArZaSXJ/E0jbUuPaIvAtKIh+/DnN
Gq6id58f7loadTZ5rQ5BFMU0EfLxn+SVw7/RCM6uSdkwa9o8T7u/2F8cqc+DwcHL1idU+FgbAF6I
iOhH/LQDkaMx+Ixj9UYhit/rjeWESZQm092ZApCgssv6skKiOYu2SPdmJSkiarGZgMXt9YT49Z0K
sEucN3xwRxbtpKfiAbsnBgZ7RFz97H7XpsMQU9O619FQgjHSriOOfx7jBZ9B9Yj6LL3Vk55n6XK/
mojgoU5vEk4wsJC9VG5RkM8T8eAesWFyPno5UaM9aoP6y4FHebOci6Qauuvobt8ntklTzrrEWe/T
dk6Or9GAyEzZW2nvuVxOE2gm50eU18wlzsdHtYcHnMSCgnBI326O29jIyjDN6OGbbTkouZzvMKFu
nN/PnvLy/3RRDHxkCkZ5KOWBxSDUPD5aZXvWHe0poXu2honblnDEwylgVWREZ/KRLrd7fQjMDjHh
KeydXGI//dMykRnGz4qt6ibWHUPvoOZRgrVeXN2kJqV/vVUsbQ1JsLh1gljt+enqEtTJBF7heT1C
g9fpa4uWwSqizFgZmHvh7qWeP/92CBGZJSiXn37iXbZH9nO2e0UTAzhbKS5ksR4140KgMO1qgU/h
TNrlPOzPdPgwXiG76h85CleAJBg/YAIou0jLxacnC7q9BNlkQ9RL8KpxBSHghhlZ836HoKV+zkQn
yvV5rcOC/iV8r65o0wC/J/qsht37lNh/QEq/yVMtC7VHG7zK90pQ/ndUHYMxR5xADWde2ULS3UpU
CyUHrmufvnNg37bbyblWIwXJX/5zZR0/1yK58/yywUzMMdbeprx7lzY8/2AiV/L1uDOaOTcH/xE6
Ys5UCOCXQt94m5Q+BjvZNlVqX8MbYiPUriNBQ7EaSlegW2HtpxYlU8PsX+4493dgOc6NXG42eDjA
pSf3WXCL23dvXXX1sX0OWyvFigTzVk0nA7fzCHO+QM2+lCdyqOlrOp40xZzk5q7EF0JwrwW4uARa
rErKJ9adQQg0Cak2gJhbzxW9t1eDQ5ECFdXhvsdaBCx3uxNYN2MR0XjyBY8yHE/nchLJGQcgT/2/
u1IAggmcDx2ovePhcHgKm8Eplx4FOJD9P64vTYvvlnQwEgBGUOmg2Txl0OOpbJEv/KWKD1Dka2zb
NNdmxubpILmC3DJfw6VpWxpKYmVh3Yr2Efq0JoVK1euuBA0aIQOtCCprCT0Ban7vRqhqzP7SlbDx
036BNjv0IhMsfBYg8CaVbvuGTFSFtQSmX+ocmbjVWaX54NAThf7QYOMkUraivXTJIsH3B/kXviyd
RDzlQQXLp85gJxfOwWvvTGi11gSuBgeqTSptO+N3t5R1pvCD0h1t
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
