Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:17:51 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer/post_synth_timing_summary.rpt
| Design       : attention
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: in_buffer12/ram_reg_0/DOADO[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: in_buffer12/ram_reg_0/DOADO[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: in_buffer12/ram_reg_1/DOADO[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: in_buffer12/ram_reg_1/DOADO[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: soft/mode1_max/cmp0_out_stage1_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: soft/mode1_max/cmp0_out_stage2_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: soft/mode1_max/cmp1_out_stage2_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: soft/mode1_max/outp_reg[15]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1052 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.987        0.000                      0                 8785        0.234        0.000                      0                 8785        4.230        0.000                       0                  2982  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.987        0.000                      0                 8785        0.234        0.000                      0                 8785        4.230        0.000                       0                  2982  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 soft/mode4_adder_tree/outp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soft/mode5_ln/ln/fpin_f_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 2.110ns (30.096%)  route 4.901ns (69.904%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2981, unset)         0.704     0.704    soft/mode4_adder_tree/clk
                         FDRE                                         r  soft/mode4_adder_tree/outp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 f  soft/mode4_adder_tree/outp_reg[0]/Q
                         net (fo=7, unplaced)         0.243     1.340    soft/mode4_adder_tree/mode4_adder_tree_outp[0]
                         LUT1 (Prop_lut1_I0_O)        0.199     1.539 r  soft/mode4_adder_tree/fpin_f_reg[14]_i_36/O
                         net (fo=1, unplaced)         0.222     1.761    soft/mode4_adder_tree/fpin_f_reg[14]_i_36_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.205 r  soft/mode4_adder_tree/fpin_f_reg_reg[14]_i_24/CO[3]
                         net (fo=1, unplaced)         0.007     2.212    soft/mode4_adder_tree/fpin_f_reg_reg[14]_i_24_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     2.462 r  soft/mode4_adder_tree/fpin_f_reg_reg[14]_i_25/O[3]
                         net (fo=2, unplaced)         0.292     2.754    soft/mode4_adder_tree/mode5_ln/value0[8]
                         LUT5 (Prop_lut5_I1_O)        0.237     2.991 r  soft/mode4_adder_tree/fpin_f_reg[14]_i_13/O
                         net (fo=5, unplaced)         0.868     3.859    soft/mode4_adder_tree/fpin_f_reg[14]_i_13_n_0
                         LUT6 (Prop_lut6_I1_O)        0.097     3.956 r  soft/mode4_adder_tree/fpin_f_reg[11]_i_11/O
                         net (fo=1, unplaced)         0.840     4.796    soft/mode4_adder_tree/fpin_f_reg[11]_i_11_n_0
                         LUT5 (Prop_lut5_I0_O)        0.097     4.893 r  soft/mode4_adder_tree/fpin_f_reg[11]_i_5/O
                         net (fo=5, unplaced)         0.491     5.384    soft/mode4_adder_tree/fpin_f_reg[11]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     5.481 r  soft/mode4_adder_tree/fpin_f_reg[11]_i_2/O
                         net (fo=13, unplaced)        0.890     6.371    soft/mode4_adder_tree/fpin_f_reg[11]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.097     6.468 r  soft/mode4_adder_tree/fxout2_reg_reg_i_19/O
                         net (fo=7, unplaced)         0.736     7.204    soft/mode4_adder_tree/fxout2_reg_reg_i_19_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     7.301 r  soft/mode4_adder_tree/fpin_f_reg[11]_i_3/O
                         net (fo=2, unplaced)         0.312     7.613    soft/mode4_adder_tree/fpin_f_reg[11]_i_3_n_0
                         LUT5 (Prop_lut5_I2_O)        0.102     7.715 r  soft/mode4_adder_tree/fpin_f_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     7.715    soft/mode5_ln/ln/D[1]
                         FDRE                                         r  soft/mode5_ln/ln/fpin_f_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=2981, unset)         0.669    10.669    soft/mode5_ln/ln/clk
                         FDRE                                         r  soft/mode5_ln/ln/fpin_f_reg_reg[11]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)        0.069    10.702    soft/mode5_ln/ln/fpin_f_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  2.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 rv_acc/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_ram/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (32.981%)  route 0.333ns (67.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2981, unset)         0.411     0.411    rv_acc/clk
                         FDRE                                         r  rv_acc/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.575 r  rv_acc/data_out_reg[0]/Q
                         net (fo=1, unplaced)         0.333     0.908    out_ram/Q[0]
                         RAMB18E1                                     r  out_ram/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2981, unset)         0.432     0.432    out_ram/clk
                         RAMB18E1                                     r  out_ram/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
                         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.242     0.674    out_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137                qk_mul/mult_u19/result_ff_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230                soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[27]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230                soft/mode5_ln/ln/u_FPAddSub/pipe_5_reg[27]_srl2/CLK



