Search.setIndex({"alltitles": {"AMD MPSoC / ZU Board variant: creating the zuvsp IP core in Vivado from scratch": [[13, null]], "AMD MPSoC / ZU Board variant: running the Vivado design flow": [[10, null]], "Efinix Titanium devkit variant: creating the tivsp IP core in Efinity from scratch": [[11, null]], "Efinix Titanium devkit variant: running the Efinity design flow": [[8, null]], "Examples": [[4, null]], "FPGA-based full-frame HDR image calculation in shared DDR memory space": [[2, null]], "FPGA-based image decimation, CPU readout via AXIlite and display in web UI": [[1, null]], "FPGA-based turntable positioning commanded from CPU": [[0, null]], "IP cores for vendor-agnostic design probing": [[3, null]], "Microchip PolarFire SoC Disco kit variant: running the Libero SoC design flow": [[9, null]], "Microchip PolarFire SoC Disco kit: creating the dcvsp IP core in Libero SoC from scratch": [[12, null]], "Overview": [[6, null]], "Release": [[5, "release"]], "Setting up the Whiznium Computer Vision Demonstrator project (workstation, all variants)": [[14, null]], "Setup": [[7, null]], "Whiznium CV Demonstrator Documentation": [[5, null]]}, "docnames": ["blog/001-stepper-motor", "blog/002-preview", "blog/003-hdr", "blog/004-gptrack-fsmtrack", "blog/index", "index", "oview/index", "setup/index", "setup/wskd_efinity", "setup/wskd_libero", "setup/wskd_vivado", "setup/wskdip_efinity", "setup/wskdip_libero", "setup/wskdip_vivado", "setup/wzsk"], "envversion": {"sphinx": 64, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2}, "filenames": ["blog/001-stepper-motor.md", "blog/002-preview.md", "blog/003-hdr.md", "blog/004-gptrack-fsmtrack.md", "blog/index.rst", "index.rst", "oview/index.rst", "setup/index.rst", "setup/wskd_efinity.md", "setup/wskd_libero.md", "setup/wskd_vivado.md", "setup/wskdip_efinity.md", "setup/wskdip_libero.md", "setup/wskdip_vivado.md", "setup/wzsk.md"], "indexentries": {}, "objects": {}, "objnames": {}, "objtypes": {}, "terms": {"1": 5, "10": 5, "13": 5, "2": 5, "2025": 5, "6": 5, "agnost": [4, 5], "all": [5, 7], "amd": [5, 7], "axilit": [4, 5], "base": [4, 5], "board": [5, 7], "calcul": [4, 5], "command": [4, 5], "comput": [5, 7], "core": [4, 5, 7], "correspond": 5, "cpu": [4, 5], "creat": [5, 7], "dcvsp": [5, 7], "ddr": [4, 5], "decim": [4, 5], "demonstr": 7, "design": [4, 5, 7], "devic": 5, "devkit": [5, 7], "disco": [5, 7], "displai": [4, 5], "efin": [5, 7], "efinix": [5, 7], "exampl": 5, "flow": [5, 7], "fpga": [4, 5], "frame": [4, 5], "from": [4, 5, 7], "full": [4, 5], "hdr": [4, 5], "imag": [4, 5], "ip": [4, 5, 7], "kit": [5, 7], "last": 5, "libero": [5, 7], "memori": [4, 5], "microchip": [5, 7], "mpsoc": [5, 7], "novemb": 5, "overview": 5, "part": 5, "polarfir": [5, 7], "posit": [4, 5], "probe": [4, 5], "project": [5, 7], "readout": [4, 5], "run": [5, 7], "scratch": [5, 7], "set": [5, 7], "setup": 5, "share": [4, 5], "soc": [5, 7], "space": [4, 5], "starterkit": 5, "thi": 5, "titanium": [5, 7], "tivsp": [5, 7], "turntabl": [4, 5], "ui": [4, 5], "up": [5, 7], "updat": 5, "variant": [5, 7], "vendor": [4, 5], "version": 5, "via": [4, 5], "vision": [5, 7], "vivado": [5, 7], "web": [4, 5], "whiznium": 7, "workstat": [5, 7], "zu": [5, 7], "zuvsp": [5, 7]}, "titles": ["FPGA-based turntable positioning commanded from CPU", "FPGA-based image decimation, CPU readout via AXIlite and display in web UI", "FPGA-based full-frame HDR image calculation in shared DDR memory space", "IP cores for vendor-agnostic design probing", "Examples", "Whiznium CV Demonstrator Documentation", "Overview", "Setup", "Efinix Titanium devkit variant: running the Efinity design flow", "Microchip PolarFire SoC Disco kit variant: running the Libero SoC design flow", "AMD MPSoC / ZU Board variant: running the Vivado design flow", "Efinix Titanium devkit variant: creating the tivsp IP core in Efinity from scratch", "Microchip PolarFire SoC Disco kit: creating the dcvsp IP core in Libero SoC from scratch", "AMD MPSoC / ZU Board variant: creating the zuvsp IP core in Vivado from scratch", "Setting up the Whiznium Computer Vision Demonstrator project (workstation, all variants)"], "titleterms": {"agnost": 3, "all": 14, "amd": [10, 13], "axilit": 1, "base": [0, 1, 2], "board": [10, 13], "calcul": 2, "command": 0, "comput": 14, "core": [3, 11, 12, 13], "cpu": [0, 1], "creat": [11, 12, 13], "cv": 5, "dcvsp": 12, "ddr": 2, "decim": 1, "demonstr": [5, 14], "design": [3, 8, 9, 10], "devkit": [8, 11], "disco": [9, 12], "displai": 1, "document": 5, "efin": [8, 11], "efinix": [8, 11], "exampl": 4, "flow": [8, 9, 10], "fpga": [0, 1, 2], "frame": 2, "from": [0, 11, 12, 13], "full": 2, "hdr": 2, "imag": [1, 2], "ip": [3, 11, 12, 13], "kit": [9, 12], "libero": [9, 12], "memori": 2, "microchip": [9, 12], "mpsoc": [10, 13], "overview": 6, "polarfir": [9, 12], "posit": 0, "probe": 3, "project": 14, "readout": 1, "releas": 5, "run": [8, 9, 10], "scratch": [11, 12, 13], "set": 14, "setup": 7, "share": 2, "soc": [9, 12], "space": 2, "titanium": [8, 11], "tivsp": 11, "turntabl": 0, "ui": 1, "up": 14, "variant": [8, 9, 10, 11, 13, 14], "vendor": 3, "via": 1, "vision": 14, "vivado": [10, 13], "web": 1, "whiznium": [5, 14], "workstat": 14, "zu": [10, 13], "zuvsp": 13}})