{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605396244859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605396244870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 14 18:24:04 2020 " "Processing started: Sat Nov 14 18:24:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605396244870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1605396244870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SCOMP -c SCOMP " "Command: quartus_sta SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1605396244870 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1605396245121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1605396245592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396245670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396245670 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1605396246038 ""}
{ "Info" "ISTA_SDC_FOUND" "SCOMP.sdc " "Reading SDC File: 'SCOMP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1605396246105 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396246117 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50 clock_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50 clock_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1605396246121 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1605396246121 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605396246121 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396246122 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst5\|clock_10Hz clk_div:inst5\|clock_10Hz " "create_clock -period 1.000 -name clk_div:inst5\|clock_10Hz clk_div:inst5\|clock_10Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1605396246124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst5\|clock_100kHz clk_div:inst5\|clock_100kHz " "create_clock -period 1.000 -name clk_div:inst5\|clock_100kHz clk_div:inst5\|clock_100kHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1605396246124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk " "create_clock -period 1.000 -name I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1605396246124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCOMP:inst\|IO_CYCLE SCOMP:inst\|IO_CYCLE " "create_clock -period 1.000 -name SCOMP:inst\|IO_CYCLE SCOMP:inst\|IO_CYCLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1605396246124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst5\|clock_4Hz clk_div:inst5\|clock_4Hz " "create_clock -period 1.000 -name clk_div:inst5\|clock_4Hz clk_div:inst5\|clock_4Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1605396246124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst5\|clock_1MHz clk_div:inst5\|clock_1MHz " "create_clock -period 1.000 -name clk_div:inst5\|clock_1MHz clk_div:inst5\|clock_1MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1605396246124 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605396246124 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|Finished\[0\]~2  from: dataa  to: combout " "Cell: inst14\|Finished\[0\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605396246129 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1605396246129 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1605396246134 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605396246138 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1605396246140 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1605396246178 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1605396246212 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605396246228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.196 " "Worst-case setup slack is -10.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.196            -135.645 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.196            -135.645 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.043            -802.532 SCOMP:inst\|IO_CYCLE  " "   -9.043            -802.532 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.835             -20.223 clk_div:inst5\|clock_4Hz  " "   -6.835             -20.223 clk_div:inst5\|clock_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.638             -83.873 clk_div:inst5\|clock_1MHz  " "   -5.638             -83.873 clk_div:inst5\|clock_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.223            -172.114 clk_div:inst5\|clock_100kHz  " "   -5.223            -172.114 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.042            -133.709 I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk  " "   -4.042            -133.709 I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.842             -37.220 clk_div:inst5\|clock_10Hz  " "   -3.842             -37.220 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396246243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.228 " "Worst-case hold slack is -0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228              -0.228 SCOMP:inst\|IO_CYCLE  " "   -0.228              -0.228 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 clk_div:inst5\|clock_10Hz  " "    0.323               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk  " "    0.324               0.000 I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk_div:inst5\|clock_100kHz  " "    0.340               0.000 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk_div:inst5\|clock_4Hz  " "    0.340               0.000 clk_div:inst5\|clock_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk_div:inst5\|clock_1MHz  " "    0.341               0.000 clk_div:inst5\|clock_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.421               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396246296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.327 " "Worst-case recovery slack is -5.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.327             -14.917 clk_div:inst5\|clock_4Hz  " "   -5.327             -14.917 clk_div:inst5\|clock_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.086             -81.376 clk_div:inst5\|clock_10Hz  " "   -5.086             -81.376 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -0.088 SCOMP:inst\|IO_CYCLE  " "   -0.088              -0.088 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396246313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.324 " "Worst-case removal slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 SCOMP:inst\|IO_CYCLE  " "    0.324               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.568               0.000 clk_div:inst5\|clock_4Hz  " "    3.568               0.000 clk_div:inst5\|clock_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.847               0.000 clk_div:inst5\|clock_10Hz  " "    3.847               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396246329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -158.539 SCOMP:inst\|IO_CYCLE  " "   -1.403            -158.539 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -70.150 I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk  " "   -1.403             -70.150 I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -65.941 clk_div:inst5\|clock_100kHz  " "   -1.403             -65.941 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 clk_div:inst5\|clock_10Hz  " "   -1.403             -29.463 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -21.045 clk_div:inst5\|clock_1MHz  " "   -1.403             -21.045 clk_div:inst5\|clock_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 clk_div:inst5\|clock_4Hz  " "   -1.403              -4.209 clk_div:inst5\|clock_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.844               0.000 clock_50  " "    9.844               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.672               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.672               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396246344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396246344 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1605396246416 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1605396246490 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1605396248739 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|Finished\[0\]~2  from: dataa  to: combout " "Cell: inst14\|Finished\[0\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605396248979 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1605396248979 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605396248981 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605396249028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.192 " "Worst-case setup slack is -9.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.192            -120.241 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.192            -120.241 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.388            -750.918 SCOMP:inst\|IO_CYCLE  " "   -8.388            -750.918 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.344             -18.658 clk_div:inst5\|clock_4Hz  " "   -6.344             -18.658 clk_div:inst5\|clock_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.182             -77.080 clk_div:inst5\|clock_1MHz  " "   -5.182             -77.080 clk_div:inst5\|clock_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.815            -158.928 clk_div:inst5\|clock_100kHz  " "   -4.815            -158.928 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.651            -121.053 I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk  " "   -3.651            -121.053 I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.486             -32.180 clk_div:inst5\|clock_10Hz  " "   -3.486             -32.180 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396249040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.302 " "Worst-case hold slack is -0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302              -0.302 SCOMP:inst\|IO_CYCLE  " "   -0.302              -0.302 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk  " "    0.289               0.000 I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 clk_div:inst5\|clock_10Hz  " "    0.289               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk_div:inst5\|clock_1MHz  " "    0.305               0.000 clk_div:inst5\|clock_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk_div:inst5\|clock_4Hz  " "    0.305               0.000 clk_div:inst5\|clock_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clk_div:inst5\|clock_100kHz  " "    0.306               0.000 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.341               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396249072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.099 " "Worst-case recovery slack is -5.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.099             -14.503 clk_div:inst5\|clock_4Hz  " "   -5.099             -14.503 clk_div:inst5\|clock_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.929             -78.864 clk_div:inst5\|clock_10Hz  " "   -4.929             -78.864 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 SCOMP:inst\|IO_CYCLE  " "    0.161               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396249090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.167 " "Worst-case removal slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 SCOMP:inst\|IO_CYCLE  " "    0.167               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.391               0.000 clk_div:inst5\|clock_4Hz  " "    3.391               0.000 clk_div:inst5\|clock_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.644               0.000 clk_div:inst5\|clock_10Hz  " "    3.644               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396249109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -158.539 SCOMP:inst\|IO_CYCLE  " "   -1.403            -158.539 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -70.150 I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk  " "   -1.403             -70.150 I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -65.941 clk_div:inst5\|clock_100kHz  " "   -1.403             -65.941 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 clk_div:inst5\|clock_10Hz  " "   -1.403             -29.463 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -21.045 clk_div:inst5\|clock_1MHz  " "   -1.403             -21.045 clk_div:inst5\|clock_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -4.209 clk_div:inst5\|clock_4Hz  " "   -1.403              -4.209 clk_div:inst5\|clock_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.857               0.000 clock_50  " "    9.857               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.685               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.685               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396249136 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1605396249207 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst14\|Finished\[0\]~2  from: dataa  to: combout " "Cell: inst14\|Finished\[0\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1605396249753 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1605396249753 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605396249759 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1605396249785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.116 " "Worst-case setup slack is -4.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.116             -54.108 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.116             -54.108 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.851            -326.292 SCOMP:inst\|IO_CYCLE  " "   -3.851            -326.292 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.821              -8.364 clk_div:inst5\|clock_4Hz  " "   -2.821              -8.364 clk_div:inst5\|clock_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.757             -26.026 clk_div:inst5\|clock_1MHz  " "   -1.757             -26.026 clk_div:inst5\|clock_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.571             -48.538 clk_div:inst5\|clock_100kHz  " "   -1.571             -48.538 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.170             -33.593 I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk  " "   -1.170             -33.593 I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.034              -5.205 clk_div:inst5\|clock_10Hz  " "   -1.034              -5.205 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396249794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.091 " "Worst-case hold slack is 0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 SCOMP:inst\|IO_CYCLE  " "    0.091               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk  " "    0.139               0.000 I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 clk_div:inst5\|clock_10Hz  " "    0.141               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk_div:inst5\|clock_100kHz  " "    0.147               0.000 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk_div:inst5\|clock_1MHz  " "    0.148               0.000 clk_div:inst5\|clock_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk_div:inst5\|clock_4Hz  " "    0.148               0.000 clk_div:inst5\|clock_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.212               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396249813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.439 " "Worst-case recovery slack is -2.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.439              -6.575 clk_div:inst5\|clock_4Hz  " "   -2.439              -6.575 clk_div:inst5\|clock_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.175             -34.800 clk_div:inst5\|clock_10Hz  " "   -2.175             -34.800 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 SCOMP:inst\|IO_CYCLE  " "    0.191               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396249825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.390 " "Worst-case removal slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 SCOMP:inst\|IO_CYCLE  " "    0.390               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.356               0.000 clk_div:inst5\|clock_4Hz  " "    1.356               0.000 clk_div:inst5\|clock_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.442               0.000 clk_div:inst5\|clock_10Hz  " "    1.442               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396249834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -113.011 SCOMP:inst\|IO_CYCLE  " "   -1.000            -113.011 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -50.000 I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk  " "   -1.000             -50.000 I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -47.000 clk_div:inst5\|clock_100kHz  " "   -1.000             -47.000 clk_div:inst5\|clock_100kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 clk_div:inst5\|clock_10Hz  " "   -1.000             -21.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.000 clk_div:inst5\|clock_1MHz  " "   -1.000             -15.000 clk_div:inst5\|clock_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 clk_div:inst5\|clock_4Hz  " "   -1.000              -3.000 clk_div:inst5\|clock_4Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.532               0.000 clock_50  " "    9.532               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.713               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.713               0.000 inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605396249844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605396249844 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1605396250966 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1605396250967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605396251094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 14 18:24:11 2020 " "Processing ended: Sat Nov 14 18:24:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605396251094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605396251094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605396251094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1605396251094 ""}
