Qflow static timing analysis logfile created on Tue Oct 3 04:08:37 PM PDT 2023
Running vesta static timing analysis
vesta --long pipeline.rtlnopwr.v /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu018_stdcells"
End of library at line 6141
Parsing module "pipeline"
Lib read /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib:  Processed 6142 lines.
Verilog netlist read:  Processed 521 lines.
Number of paths analyzed:  32

Top 20 maximum delay paths:
Path DFFPOSX1_15/CLK to DFFPOSX1_29/D delay 2422.09 ps
      0.0 ps    clk_bF_buf5:   CLKBUF1_1/Y -> DFFPOSX1_15/CLK
    225.7 ps          y5_1_: DFFPOSX1_15/Q ->     BUFX4_4/A
    351.8 ps  y5_1_bF_buf0_:     BUFX4_4/Y ->  NAND2X1_19/A
    529.4 ps           _85_:  NAND2X1_19/Y ->  NAND3X1_11/C
    678.9 ps           _93_:  NAND3X1_11/Y ->  NAND3X1_15/B
    842.8 ps          _100_:  NAND3X1_15/Y ->  NAND3X1_16/B
   1023.0 ps          _101_:  NAND3X1_16/Y ->  AOI21X1_29/B
   1172.6 ps          _178_:  AOI21X1_29/Y ->  NAND3X1_43/B
   1346.0 ps          _181_:  NAND3X1_43/Y ->  NAND3X1_44/B
   1495.7 ps          _182_:  NAND3X1_44/Y ->  NAND3X1_51/A
   1792.6 ps          _196_:  NAND3X1_51/Y ->   AOI22X1_6/C
   1971.3 ps          _198_:   AOI22X1_6/Y ->  OAI21X1_34/A
   2071.5 ps          _202_:  OAI21X1_34/Y ->  NAND3X1_69/A
   2172.5 ps          _279_:  NAND3X1_69/Y ->  NAND2X1_43/B
   2231.0 ps         _0__7_:  NAND2X1_43/Y -> DFFPOSX1_29/D

   clock skew at destination = 9.40886
   setup at destination = 181.681

Path DFFPOSX1_15/CLK to DFFPOSX1_28/D delay 2376.71 ps
      0.0 ps    clk_bF_buf5:   CLKBUF1_1/Y -> DFFPOSX1_15/CLK
    225.7 ps          y5_1_: DFFPOSX1_15/Q ->     BUFX4_4/A
    351.8 ps  y5_1_bF_buf0_:     BUFX4_4/Y ->  NAND2X1_19/A
    529.4 ps           _85_:  NAND2X1_19/Y ->  NAND3X1_11/C
    678.9 ps           _93_:  NAND3X1_11/Y ->  NAND3X1_15/B
    842.8 ps          _100_:  NAND3X1_15/Y ->  NAND3X1_16/B
   1023.0 ps          _101_:  NAND3X1_16/Y ->  AOI21X1_29/B
   1172.6 ps          _178_:  AOI21X1_29/Y ->  NAND3X1_43/B
   1346.0 ps          _181_:  NAND3X1_43/Y ->  NAND3X1_44/B
   1495.7 ps          _182_:  NAND3X1_44/Y ->  NAND3X1_51/A
   1792.6 ps          _196_:  NAND3X1_51/Y ->   AOI22X1_6/C
   1971.3 ps          _198_:   AOI22X1_6/Y ->   NOR2X1_15/B
   2083.9 ps          _199_:   NOR2X1_15/Y ->   XNOR2X1_3/A
   2181.5 ps         _0__6_:   XNOR2X1_3/Y -> DFFPOSX1_28/D

   clock skew at destination = 9.40886
   setup at destination = 185.755

Path DFFPOSX1_15/CLK to DFFPOSX1_27/D delay 2086.67 ps
      0.0 ps    clk_bF_buf5:   CLKBUF1_1/Y -> DFFPOSX1_15/CLK
    225.7 ps          y5_1_: DFFPOSX1_15/Q ->     BUFX4_4/A
    351.8 ps  y5_1_bF_buf0_:     BUFX4_4/Y ->  NAND2X1_19/A
    529.4 ps           _85_:  NAND2X1_19/Y ->  NAND3X1_11/C
    678.9 ps           _93_:  NAND3X1_11/Y ->  NAND3X1_13/B
    842.8 ps           _95_:  NAND3X1_13/Y ->  NAND3X1_14/B
   1013.4 ps           _96_:  NAND3X1_14/Y ->  NAND3X1_23/B
   1188.7 ps          _111_:  NAND3X1_23/Y ->  NAND3X1_25/A
   1382.0 ps          _113_:  NAND3X1_25/Y ->  NAND3X1_26/B
   1537.2 ps          _114_:  NAND3X1_26/Y ->  NAND3X1_27/B
   1728.7 ps          _119_:  NAND3X1_27/Y ->  AOI21X1_57/A
   1831.6 ps          _405_:  AOI21X1_57/Y ->   NOR2X1_48/A
   1894.8 ps         _0__5_:   NOR2X1_48/Y -> DFFPOSX1_27/D

   clock skew at destination = 9.40886
   setup at destination = 182.431

Path DFFPOSX1_14/CLK to DFFPOSX1_26/D delay 1781.18 ps
      0.0 ps    clk_bF_buf5:   CLKBUF1_1/Y -> DFFPOSX1_14/CLK
    225.7 ps          y5_0_: DFFPOSX1_14/Q ->     BUFX4_5/A
    358.5 ps  y5_0_bF_buf3_:     BUFX4_5/Y ->  NAND2X1_13/A
    510.1 ps           _50_:  NAND2X1_13/Y ->    NOR2X1_7/B
    662.7 ps           _54_:    NOR2X1_7/Y ->  OAI21X1_12/A
    794.3 ps           _61_:  OAI21X1_12/Y ->   NAND3X1_6/A
    946.0 ps           _62_:   NAND3X1_6/Y ->   NAND3X1_7/C
   1068.2 ps           _63_:   NAND3X1_7/Y ->  NAND2X1_14/A
   1181.6 ps           _67_:  NAND2X1_14/Y ->    NOR2X1_8/B
   1376.2 ps           _68_:    NOR2X1_8/Y ->  OAI21X1_61/A
   1480.0 ps          _404_:  OAI21X1_61/Y ->   AND2X2_11/B
   1592.5 ps         _0__4_:   AND2X2_11/Y -> DFFPOSX1_26/D

   clock skew at destination = 9.40886
   setup at destination = 179.277

Path DFFPOSX1_31/CLK to DFFPOSX1_45/D delay 1684.26 ps
      0.0 ps  clk_bF_buf1:   CLKBUF1_5/Y -> DFFPOSX1_31/CLK
    224.0 ps        y2_1_: DFFPOSX1_31/Q ->   XOR2X1_18/B
    388.1 ps        _361_:   XOR2X1_18/Y ->  NAND2X1_54/B
    472.3 ps        _364_:  NAND2X1_54/Y ->  OAI21X1_56/C
    597.6 ps        _365_:  OAI21X1_56/Y ->  AOI21X1_54/B
    743.5 ps        _369_:  AOI21X1_54/Y ->  OAI21X1_57/A
    889.7 ps        _373_:  OAI21X1_57/Y ->  NAND2X1_56/B
    974.0 ps        _380_:  NAND2X1_56/Y ->  OAI21X1_58/C
   1066.6 ps        _381_:  OAI21X1_58/Y ->  NAND2X1_58/B
   1192.5 ps        _386_:  NAND2X1_58/Y ->  AOI21X1_55/B
   1295.6 ps        _394_:  AOI21X1_55/Y ->   NOR2X1_44/B
   1392.8 ps        _397_:   NOR2X1_44/Y ->   XOR2X1_22/A
   1489.2 ps       _3__7_:   XOR2X1_22/Y -> DFFPOSX1_45/D

   clock skew at destination = 9.40886
   setup at destination = 185.692

Path DFFPOSX1_15/CLK to DFFPOSX1_25/D delay 1636.46 ps
      0.0 ps    clk_bF_buf5:   CLKBUF1_1/Y -> DFFPOSX1_15/CLK
    225.7 ps          y5_1_: DFFPOSX1_15/Q ->     BUFX4_2/A
    359.9 ps  y5_1_bF_buf2_:     BUFX4_2/Y ->   NAND2X1_3/A
    490.1 ps            _9_:   NAND2X1_3/Y ->    NOR2X1_5/A
    656.3 ps           _25_:    NOR2X1_5/Y ->    NOR2X1_6/B
    769.3 ps           _27_:    NOR2X1_6/Y ->   OAI21X1_4/C
    884.1 ps           _31_:   OAI21X1_4/Y ->   NAND3X1_2/C
   1008.2 ps           _33_:   NAND3X1_2/Y ->   NAND3X1_3/C
   1128.1 ps           _34_:   NAND3X1_3/Y ->   NAND3X1_4/B
   1274.9 ps           _38_:   NAND3X1_4/Y ->    INVX1_20/A
   1384.8 ps          _280_:    INVX1_20/Y ->   NOR2X1_47/B
   1443.5 ps         _0__3_:   NOR2X1_47/Y -> DFFPOSX1_25/D

   clock skew at destination = 9.40886
   setup at destination = 183.558

Path DFFPOSX1_31/CLK to DFFPOSX1_44/D delay 1621.3 ps
      0.0 ps  clk_bF_buf1:   CLKBUF1_5/Y -> DFFPOSX1_31/CLK
    224.0 ps        y2_1_: DFFPOSX1_31/Q ->   XOR2X1_18/B
    388.1 ps        _361_:   XOR2X1_18/Y ->  NAND2X1_54/B
    472.3 ps        _364_:  NAND2X1_54/Y ->  OAI21X1_56/C
    597.6 ps        _365_:  OAI21X1_56/Y ->  AOI21X1_54/B
    743.5 ps        _369_:  AOI21X1_54/Y ->  OAI21X1_57/A
    889.7 ps        _373_:  OAI21X1_57/Y ->  NAND2X1_56/B
    974.0 ps        _380_:  NAND2X1_56/Y ->  OAI21X1_58/C
   1066.6 ps        _381_:  OAI21X1_58/Y ->  NAND2X1_58/B
   1192.5 ps        _386_:  NAND2X1_58/Y ->  AOI21X1_55/B
   1295.6 ps        _394_:  AOI21X1_55/Y ->    INVX1_49/A
   1356.2 ps        _395_:    INVX1_49/Y ->    AND2X2_8/A
   1433.7 ps       _3__6_:    AND2X2_8/Y -> DFFPOSX1_44/D

   clock skew at destination = 9.40886
   setup at destination = 178.233

Path DFFPOSX1_31/CLK to DFFPOSX1_43/D delay 1510.37 ps
      0.0 ps  clk_bF_buf1:   CLKBUF1_5/Y -> DFFPOSX1_31/CLK
    224.0 ps        y2_1_: DFFPOSX1_31/Q ->   XOR2X1_18/B
    388.1 ps        _361_:   XOR2X1_18/Y ->  NAND2X1_54/B
    472.3 ps        _364_:  NAND2X1_54/Y ->  OAI21X1_56/C
    597.6 ps        _365_:  OAI21X1_56/Y ->  AOI21X1_54/B
    743.5 ps        _369_:  AOI21X1_54/Y ->  OAI21X1_57/A
    889.7 ps        _373_:  OAI21X1_57/Y ->  NAND2X1_56/B
    974.0 ps        _380_:  NAND2X1_56/Y ->  OAI21X1_58/C
   1066.6 ps        _381_:  OAI21X1_58/Y ->  NAND2X1_58/B
   1192.5 ps        _386_:  NAND2X1_58/Y ->    INVX1_46/A
   1266.6 ps        _387_:    INVX1_46/Y ->   NOR2X1_41/B
   1319.4 ps       _3__5_:   NOR2X1_41/Y -> DFFPOSX1_43/D

   clock skew at destination = 9.40886
   setup at destination = 181.569

Path DFFPOSX1_14/CLK to DFFPOSX1_24/D delay 1274.17 ps
      0.0 ps    clk_bF_buf5:   CLKBUF1_1/Y -> DFFPOSX1_14/CLK
    225.7 ps          y5_0_: DFFPOSX1_14/Q ->     BUFX4_6/A
    357.8 ps  y5_0_bF_buf2_:     BUFX4_6/Y ->   NAND2X1_4/A
    458.2 ps           _12_:   NAND2X1_4/Y ->   OAI21X1_1/C
    564.5 ps           _13_:   OAI21X1_1/Y ->   OAI21X1_2/C
    672.6 ps           _14_:   OAI21X1_2/Y ->   XNOR2X1_1/A
    802.4 ps           _15_:   XNOR2X1_1/Y ->    NOR2X1_3/B
    922.8 ps           _16_:    NOR2X1_3/Y ->    INVX1_50/A
    992.3 ps          _401_:    INVX1_50/Y ->   AND2X2_10/A
   1086.5 ps         _0__2_:   AND2X2_10/Y -> DFFPOSX1_24/D

   clock skew at destination = 9.40886
   setup at destination = 178.297

Path DFFPOSX1_31/CLK to DFFPOSX1_42/D delay 1187.04 ps
      0.0 ps  clk_bF_buf1:   CLKBUF1_5/Y -> DFFPOSX1_31/CLK
    224.0 ps        y2_1_: DFFPOSX1_31/Q ->   XOR2X1_18/B
    388.1 ps        _361_:   XOR2X1_18/Y ->  NAND2X1_54/B
    472.3 ps        _364_:  NAND2X1_54/Y ->  OAI21X1_56/C
    597.6 ps        _365_:  OAI21X1_56/Y ->  AOI21X1_54/B
    743.5 ps        _369_:  AOI21X1_54/Y ->  OAI21X1_57/A
    889.7 ps        _373_:  OAI21X1_57/Y ->  XNOR2X1_25/A
    991.7 ps       _3__4_:  XNOR2X1_25/Y -> DFFPOSX1_42/D

   clock skew at destination = 9.40886
   setup at destination = 185.929

Path DFFPOSX1_31/CLK to DFFPOSX1_41/D delay 1040.6 ps
      0.0 ps  clk_bF_buf1:   CLKBUF1_5/Y -> DFFPOSX1_31/CLK
    224.0 ps        y2_1_: DFFPOSX1_31/Q ->   XOR2X1_18/B
    388.1 ps        _361_:   XOR2X1_18/Y ->  NAND2X1_54/B
    472.3 ps        _364_:  NAND2X1_54/Y ->  OAI21X1_56/C
    597.6 ps        _365_:  OAI21X1_56/Y ->  AOI21X1_54/B
    743.5 ps        _369_:  AOI21X1_54/Y ->  XNOR2X1_24/A
    845.3 ps       _3__3_:  XNOR2X1_24/Y -> DFFPOSX1_41/D

   clock skew at destination = 9.40886
   setup at destination = 185.918

Path DFFPOSX1_14/CLK to DFFPOSX1_23/D delay 973.679 ps
      0.0 ps    clk_bF_buf5:   CLKBUF1_1/Y -> DFFPOSX1_14/CLK
    225.7 ps          y5_0_: DFFPOSX1_14/Q ->     BUFX4_5/A
    358.5 ps  y5_0_bF_buf3_:     BUFX4_5/Y ->   NAND2X1_1/A
    535.3 ps          _406_:   NAND2X1_1/Y ->    NOR2X1_1/A
    622.2 ps          _408_:    NOR2X1_1/Y ->     INVX1_1/A
    706.0 ps            _4_:     INVX1_1/Y ->    AND2X2_9/A
    785.9 ps         _0__1_:    AND2X2_9/Y -> DFFPOSX1_23/D

   clock skew at destination = 9.40886
   setup at destination = 178.408

Path DFFPOSX1_31/CLK to DFFPOSX1_40/D delay 895.216 ps
      0.0 ps  clk_bF_buf1:   CLKBUF1_5/Y -> DFFPOSX1_31/CLK
    224.0 ps        y2_1_: DFFPOSX1_31/Q ->   XOR2X1_18/B
    388.1 ps        _361_:   XOR2X1_18/Y ->  NAND2X1_54/B
    472.3 ps        _364_:  NAND2X1_54/Y ->  OAI21X1_56/C
    597.6 ps        _365_:  OAI21X1_56/Y ->   XOR2X1_20/A
    699.9 ps       _3__2_:   XOR2X1_20/Y -> DFFPOSX1_40/D

   clock skew at destination = 9.40886
   setup at destination = 185.934

Path DFFPOSX1_14/CLK to DFFPOSX1_22/D delay 700.184 ps
      0.0 ps    clk_bF_buf5:   CLKBUF1_1/Y -> DFFPOSX1_14/CLK
    225.7 ps          y5_0_: DFFPOSX1_14/Q ->     BUFX4_7/A
    358.2 ps  y5_0_bF_buf1_:     BUFX4_7/Y ->    INVX1_14/A
    444.7 ps          _160_:    INVX1_14/Y ->   NOR2X1_19/A
    508.3 ps         _0__0_:   NOR2X1_19/Y -> DFFPOSX1_22/D

   clock skew at destination = 9.40886
   setup at destination = 182.515

Path DFFPOSX1_31/CLK to DFFPOSX1_39/D delay 685.47 ps
      0.0 ps  clk_bF_buf1:   CLKBUF1_5/Y -> DFFPOSX1_31/CLK
    224.0 ps        y2_1_: DFFPOSX1_31/Q ->   XOR2X1_18/B
    388.1 ps        _361_:   XOR2X1_18/Y ->   XOR2X1_19/A
    490.1 ps       _3__1_:   XOR2X1_19/Y -> DFFPOSX1_39/D

   clock skew at destination = 9.40886
   setup at destination = 185.926

Path DFFPOSX1_30/CLK to DFFPOSX1_38/D delay 628.258 ps
      0.0 ps  clk_bF_buf1:   CLKBUF1_5/Y -> DFFPOSX1_30/CLK
    221.6 ps        y2_0_: DFFPOSX1_30/Q ->    AND2X2_6/B
    379.3 ps        _360_:    AND2X2_6/Y ->   NOR2X1_46/B
    436.0 ps       _3__0_:   NOR2X1_46/Y -> DFFPOSX1_38/D

   clock skew at destination = 9.40886
   setup at destination = 182.882

Path DFFPOSX1_11/CLK to DFFPOSX1_19/D delay 386.084 ps
      0.0 ps  clk_bF_buf0:   CLKBUF1_6/Y -> DFFPOSX1_11/CLK
    191.5 ps        y3_5_: DFFPOSX1_11/Q -> DFFPOSX1_19/D

   clock skew at destination = 9.40886
   setup at destination = 185.193

Path DFFPOSX1_10/CLK to DFFPOSX1_18/D delay 386.084 ps
      0.0 ps  clk_bF_buf0:   CLKBUF1_6/Y -> DFFPOSX1_10/CLK
    191.5 ps        y3_4_: DFFPOSX1_10/Q -> DFFPOSX1_18/D

   clock skew at destination = 9.40886
   setup at destination = 185.193

Path DFFPOSX1_13/CLK to DFFPOSX1_21/D delay 386.084 ps
      0.0 ps  clk_bF_buf1:   CLKBUF1_5/Y -> DFFPOSX1_13/CLK
    191.5 ps        y3_7_: DFFPOSX1_13/Q -> DFFPOSX1_21/D

   clock skew at destination = 9.40886
   setup at destination = 185.193

Path DFFPOSX1_12/CLK to DFFPOSX1_20/D delay 386.084 ps
      0.0 ps  clk_bF_buf1:   CLKBUF1_5/Y -> DFFPOSX1_12/CLK
    191.5 ps        y3_6_: DFFPOSX1_12/Q -> DFFPOSX1_20/D

   clock skew at destination = 9.40886
   setup at destination = 185.193

Computed maximum clock frequency (zero margin) = 412.867 MHz
-----------------------------------------

Number of paths analyzed:  32

Top 20 minimum delay paths:
Path DFFPOSX1_6/CLK to DFFPOSX1_14/D delay 94.2621 ps
      0.0 ps  clk_bF_buf5:  CLKBUF1_1/Y ->  DFFPOSX1_6/CLK
     86.6 ps        y3_0_: DFFPOSX1_6/Q -> DFFPOSX1_14/D

   clock skew at destination = 0
   hold at destination = 7.64181

Path DFFPOSX1_7/CLK to DFFPOSX1_15/D delay 94.2621 ps
      0.0 ps  clk_bF_buf5:  CLKBUF1_1/Y ->  DFFPOSX1_7/CLK
     86.6 ps        y3_1_: DFFPOSX1_7/Q -> DFFPOSX1_15/D

   clock skew at destination = 0
   hold at destination = 7.64181

Path DFFPOSX1_9/CLK to DFFPOSX1_17/D delay 94.2621 ps
      0.0 ps  clk_bF_buf4:  CLKBUF1_2/Y ->  DFFPOSX1_9/CLK
     86.6 ps        y3_3_: DFFPOSX1_9/Q -> DFFPOSX1_17/D

   clock skew at destination = 0
   hold at destination = 7.64181

Path DFFPOSX1_8/CLK to DFFPOSX1_16/D delay 94.2621 ps
      0.0 ps  clk_bF_buf1:  CLKBUF1_5/Y ->  DFFPOSX1_8/CLK
     86.6 ps        y3_2_: DFFPOSX1_8/Q -> DFFPOSX1_16/D

   clock skew at destination = 0
   hold at destination = 7.64181

Path DFFPOSX1_12/CLK to DFFPOSX1_20/D delay 94.2621 ps
      0.0 ps  clk_bF_buf1:   CLKBUF1_5/Y -> DFFPOSX1_12/CLK
     86.6 ps        y3_6_: DFFPOSX1_12/Q -> DFFPOSX1_20/D

   clock skew at destination = 0
   hold at destination = 7.64181

Path DFFPOSX1_13/CLK to DFFPOSX1_21/D delay 94.2621 ps
      0.0 ps  clk_bF_buf1:   CLKBUF1_5/Y -> DFFPOSX1_13/CLK
     86.6 ps        y3_7_: DFFPOSX1_13/Q -> DFFPOSX1_21/D

   clock skew at destination = 0
   hold at destination = 7.64181

Path DFFPOSX1_10/CLK to DFFPOSX1_18/D delay 94.2621 ps
      0.0 ps  clk_bF_buf0:   CLKBUF1_6/Y -> DFFPOSX1_10/CLK
     86.6 ps        y3_4_: DFFPOSX1_10/Q -> DFFPOSX1_18/D

   clock skew at destination = 0
   hold at destination = 7.64181

Path DFFPOSX1_11/CLK to DFFPOSX1_19/D delay 94.2621 ps
      0.0 ps  clk_bF_buf0:   CLKBUF1_6/Y -> DFFPOSX1_11/CLK
     86.6 ps        y3_5_: DFFPOSX1_11/Q -> DFFPOSX1_19/D

   clock skew at destination = 0
   hold at destination = 7.64181

Path DFFPOSX1_22/CLK to output pin F[0] delay 154.551 ps
      0.0 ps  clk_bF_buf3:   CLKBUF1_3/Y -> DFFPOSX1_22/CLK
     86.9 ps     _409__0_: DFFPOSX1_22/Q ->     BUFX2_1/A
    154.6 ps         F[0]:     BUFX2_1/Y -> F[0]

Path DFFPOSX1_23/CLK to output pin F[1] delay 154.551 ps
      0.0 ps  clk_bF_buf3:   CLKBUF1_3/Y -> DFFPOSX1_23/CLK
     86.9 ps     _409__1_: DFFPOSX1_23/Q ->     BUFX2_2/A
    154.6 ps         F[1]:     BUFX2_2/Y -> F[1]

Path DFFPOSX1_24/CLK to output pin F[2] delay 154.551 ps
      0.0 ps  clk_bF_buf3:   CLKBUF1_3/Y -> DFFPOSX1_24/CLK
     86.9 ps     _409__2_: DFFPOSX1_24/Q ->     BUFX2_3/A
    154.6 ps         F[2]:     BUFX2_3/Y -> F[2]

Path DFFPOSX1_25/CLK to output pin F[3] delay 154.551 ps
      0.0 ps  clk_bF_buf3:   CLKBUF1_3/Y -> DFFPOSX1_25/CLK
     86.9 ps     _409__3_: DFFPOSX1_25/Q ->     BUFX2_4/A
    154.6 ps         F[3]:     BUFX2_4/Y -> F[3]

Path DFFPOSX1_26/CLK to output pin F[4] delay 154.551 ps
      0.0 ps  clk_bF_buf3:   CLKBUF1_3/Y -> DFFPOSX1_26/CLK
     86.9 ps     _409__4_: DFFPOSX1_26/Q ->     BUFX2_5/A
    154.6 ps         F[4]:     BUFX2_5/Y -> F[4]

Path DFFPOSX1_27/CLK to output pin F[5] delay 154.551 ps
      0.0 ps  clk_bF_buf3:   CLKBUF1_3/Y -> DFFPOSX1_27/CLK
     86.9 ps     _409__5_: DFFPOSX1_27/Q ->     BUFX2_6/A
    154.6 ps         F[5]:     BUFX2_6/Y -> F[5]

Path DFFPOSX1_28/CLK to output pin F[6] delay 154.551 ps
      0.0 ps  clk_bF_buf3:   CLKBUF1_3/Y -> DFFPOSX1_28/CLK
     86.9 ps     _409__6_: DFFPOSX1_28/Q ->     BUFX2_7/A
    154.6 ps         F[6]:     BUFX2_7/Y -> F[6]

Path DFFPOSX1_29/CLK to output pin F[7] delay 154.551 ps
      0.0 ps  clk_bF_buf3:   CLKBUF1_3/Y -> DFFPOSX1_29/CLK
     86.9 ps     _409__7_: DFFPOSX1_29/Q ->     BUFX2_8/A
    154.6 ps         F[7]:     BUFX2_8/Y -> F[7]

Path DFFPOSX1_30/CLK to DFFPOSX1_38/D delay 265.082 ps
      0.0 ps  clk_bF_buf1:   CLKBUF1_5/Y -> DFFPOSX1_30/CLK
    142.5 ps        y2_0_: DFFPOSX1_30/Q ->   NOR2X1_45/B
    202.0 ps        _399_:   NOR2X1_45/Y ->   NOR2X1_46/A
    257.2 ps       _3__0_:   NOR2X1_46/Y -> DFFPOSX1_38/D

   clock skew at destination = 0
   hold at destination = 7.85402

Path DFFPOSX1_38/CLK to DFFPOSX1_22/D delay 305.694 ps
      0.0 ps  clk_bF_buf5:   CLKBUF1_1/Y -> DFFPOSX1_38/CLK
    176.9 ps        y4_0_: DFFPOSX1_38/Q ->     INVX4_1/A
    249.8 ps          _6_:     INVX4_1/Y ->   NOR2X1_19/B
    297.4 ps       _0__0_:   NOR2X1_19/Y -> DFFPOSX1_22/D

   clock skew at destination = 0
   hold at destination = 8.32354

Path DFFPOSX1_5/CLK to DFFPOSX1_45/D delay 367.208 ps
      0.0 ps  clk_bF_buf4:  CLKBUF1_2/Y ->  DFFPOSX1_5/CLK
    143.3 ps        y1_7_: DFFPOSX1_5/Q ->  XNOR2X1_26/A
    258.1 ps        _398_: XNOR2X1_26/Y ->   XOR2X1_22/B
    360.5 ps       _3__7_:  XOR2X1_22/Y -> DFFPOSX1_45/D

   clock skew at destination = 0
   hold at destination = 6.71232

Path DFFPOSX1_47/CLK to DFFPOSX1_39/D delay 371.872 ps
      0.0 ps  clk_bF_buf0:   CLKBUF1_6/Y -> DFFPOSX1_47/CLK
    146.8 ps        y1_1_: DFFPOSX1_47/Q ->   XOR2X1_18/A
    271.8 ps        _361_:   XOR2X1_18/Y ->   XOR2X1_19/A
    365.6 ps       _3__1_:   XOR2X1_19/Y -> DFFPOSX1_39/D

   clock skew at destination = 0
   hold at destination = 6.30243

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  72

Top 20 maximum delay paths:
Path input pin A[1] to DFFPOSX1_5/D delay 1422.33 ps
      0.0 ps    A[1]:              ->   XOR2X1_5/B
    156.0 ps   _294_:   XOR2X1_5/Y -> NAND2X1_44/B
    240.3 ps   _297_: NAND2X1_44/Y -> OAI21X1_47/C
    365.7 ps   _298_: OAI21X1_47/Y -> AOI21X1_50/B
    511.5 ps   _302_: AOI21X1_50/Y -> OAI21X1_48/A
    657.7 ps   _310_: OAI21X1_48/Y -> NAND2X1_46/B
    742.1 ps   _312_: NAND2X1_46/Y -> NAND2X1_47/B
    865.2 ps   _313_: NAND2X1_47/Y -> AOI21X1_51/B
   1008.9 ps   _321_: AOI21X1_51/Y -> OAI21X1_49/A
   1132.7 ps   _323_: OAI21X1_49/Y -> XNOR2X1_16/A
   1230.9 ps  _1__7_: XNOR2X1_16/Y -> DFFPOSX1_5/D

   setup at destination = 191.471

Path input pin D[1] to DFFPOSX1_37/D delay 1368.54 ps
      0.0 ps    D[1]:              ->  XNOR2X1_17/B
    157.9 ps   _328_: XNOR2X1_17/Y ->  OAI21X1_50/C
    245.4 ps   _330_: OAI21X1_50/Y ->  OAI21X1_51/C
    366.9 ps   _331_: OAI21X1_51/Y ->  NAND2X1_49/B
    448.7 ps   _334_: NAND2X1_49/Y ->  OAI21X1_52/C
    565.5 ps   _335_: OAI21X1_52/Y ->  NAND2X1_50/B
    646.8 ps   _338_: NAND2X1_50/Y ->  OAI21X1_53/C
    801.4 ps   _339_: OAI21X1_53/Y ->  AOI21X1_53/B
    954.2 ps   _354_: AOI21X1_53/Y ->  OAI21X1_55/A
   1078.8 ps   _358_: OAI21X1_55/Y ->  XNOR2X1_23/A
   1177.1 ps  _2__7_: XNOR2X1_23/Y -> DFFPOSX1_37/D

   setup at destination = 191.472

Path input pin A[1] to DFFPOSX1_4/D delay 1302.11 ps
      0.0 ps    A[1]:              ->   XOR2X1_5/B
    156.0 ps   _294_:   XOR2X1_5/Y -> NAND2X1_44/B
    240.3 ps   _297_: NAND2X1_44/Y -> OAI21X1_47/C
    365.7 ps   _298_: OAI21X1_47/Y -> AOI21X1_50/B
    511.5 ps   _302_: AOI21X1_50/Y -> OAI21X1_48/A
    657.7 ps   _310_: OAI21X1_48/Y -> NAND2X1_46/B
    742.1 ps   _312_: NAND2X1_46/Y -> NAND2X1_47/B
    865.2 ps   _313_: NAND2X1_47/Y -> AOI21X1_51/B
   1008.9 ps   _321_: AOI21X1_51/Y ->  XOR2X1_11/A
   1110.6 ps  _1__6_:  XOR2X1_11/Y -> DFFPOSX1_4/D

   setup at destination = 191.542

Path input pin D[1] to DFFPOSX1_36/D delay 1248.05 ps
      0.0 ps    D[1]:              ->  XNOR2X1_17/B
    157.9 ps   _328_: XNOR2X1_17/Y ->  OAI21X1_50/C
    245.4 ps   _330_: OAI21X1_50/Y ->  OAI21X1_51/C
    366.9 ps   _331_: OAI21X1_51/Y ->  NAND2X1_49/B
    448.7 ps   _334_: NAND2X1_49/Y ->  OAI21X1_52/C
    565.5 ps   _335_: OAI21X1_52/Y ->  NAND2X1_50/B
    646.8 ps   _338_: NAND2X1_50/Y ->  OAI21X1_53/C
    801.4 ps   _339_: OAI21X1_53/Y ->  AOI21X1_53/B
    954.2 ps   _354_: AOI21X1_53/Y ->   XOR2X1_16/A
   1056.5 ps  _2__6_:  XOR2X1_16/Y -> DFFPOSX1_36/D

   setup at destination = 191.554

Path input pin D[1] to DFFPOSX1_35/D delay 1213.26 ps
      0.0 ps    D[1]:              ->  XNOR2X1_17/B
    157.9 ps   _328_: XNOR2X1_17/Y ->  OAI21X1_50/C
    245.4 ps   _330_: OAI21X1_50/Y ->  OAI21X1_51/C
    366.9 ps   _331_: OAI21X1_51/Y ->  NAND2X1_49/B
    448.7 ps   _334_: NAND2X1_49/Y ->  OAI21X1_52/C
    565.5 ps   _335_: OAI21X1_52/Y ->  NAND2X1_50/B
    646.8 ps   _338_: NAND2X1_50/Y ->  OAI21X1_53/C
    801.4 ps   _339_: OAI21X1_53/Y ->  AOI21X1_52/B
    924.4 ps   _346_: AOI21X1_52/Y ->  XNOR2X1_22/A
   1021.8 ps  _2__5_: XNOR2X1_22/Y -> DFFPOSX1_35/D

   setup at destination = 191.456

Path input pin A[1] to DFFPOSX1_3/D delay 1157.3 ps
      0.0 ps    A[1]:              ->   XOR2X1_5/B
    156.0 ps   _294_:   XOR2X1_5/Y -> NAND2X1_44/B
    240.3 ps   _297_: NAND2X1_44/Y -> OAI21X1_47/C
    365.7 ps   _298_: OAI21X1_47/Y -> AOI21X1_50/B
    511.5 ps   _302_: AOI21X1_50/Y -> OAI21X1_48/A
    657.7 ps   _310_: OAI21X1_48/Y -> NAND2X1_46/B
    742.1 ps   _312_: NAND2X1_46/Y -> NAND2X1_47/B
    865.2 ps   _313_: NAND2X1_47/Y ->  XOR2X1_10/A
    965.8 ps  _1__5_:  XOR2X1_10/Y -> DFFPOSX1_3/D

   setup at destination = 191.518

Path input pin D[1] to DFFPOSX1_34/D delay 1103.18 ps
      0.0 ps    D[1]:              ->  XNOR2X1_17/B
    157.9 ps   _328_: XNOR2X1_17/Y ->  OAI21X1_50/C
    245.4 ps   _330_: OAI21X1_50/Y ->  OAI21X1_51/C
    366.9 ps   _331_: OAI21X1_51/Y ->  NAND2X1_49/B
    448.7 ps   _334_: NAND2X1_49/Y ->  OAI21X1_52/C
    565.5 ps   _335_: OAI21X1_52/Y ->  NAND2X1_50/B
    646.8 ps   _338_: NAND2X1_50/Y ->  OAI21X1_53/C
    801.4 ps   _339_: OAI21X1_53/Y ->  XNOR2X1_21/A
    911.5 ps  _2__4_: XNOR2X1_21/Y -> DFFPOSX1_34/D

   setup at destination = 191.652

Path input pin A[1] to DFFPOSX1_2/D delay 951.352 ps
      0.0 ps    A[1]:              ->   XOR2X1_5/B
    156.0 ps   _294_:   XOR2X1_5/Y -> NAND2X1_44/B
    240.3 ps   _297_: NAND2X1_44/Y -> OAI21X1_47/C
    365.7 ps   _298_: OAI21X1_47/Y -> AOI21X1_50/B
    511.5 ps   _302_: AOI21X1_50/Y -> OAI21X1_48/A
    657.7 ps   _310_: OAI21X1_48/Y ->   XOR2X1_9/A
    759.8 ps  _1__4_:   XOR2X1_9/Y -> DFFPOSX1_2/D

   setup at destination = 191.551

Path input pin D[1] to DFFPOSX1_33/D delay 857.88 ps
      0.0 ps    D[1]:              ->  XNOR2X1_17/B
    157.9 ps   _328_: XNOR2X1_17/Y ->  OAI21X1_50/C
    245.4 ps   _330_: OAI21X1_50/Y ->  OAI21X1_51/C
    366.9 ps   _331_: OAI21X1_51/Y ->  NAND2X1_49/B
    448.7 ps   _334_: NAND2X1_49/Y ->  OAI21X1_52/C
    565.5 ps   _335_: OAI21X1_52/Y ->   XOR2X1_14/A
    666.4 ps  _2__3_:  XOR2X1_14/Y -> DFFPOSX1_33/D

   setup at destination = 191.523

Path input pin A[1] to DFFPOSX1_1/D delay 804.839 ps
      0.0 ps    A[1]:              ->   XOR2X1_5/B
    156.0 ps   _294_:   XOR2X1_5/Y -> NAND2X1_44/B
    240.3 ps   _297_: NAND2X1_44/Y -> OAI21X1_47/C
    365.7 ps   _298_: OAI21X1_47/Y -> AOI21X1_50/B
    511.5 ps   _302_: AOI21X1_50/Y -> XNOR2X1_13/A
    613.3 ps  _1__3_: XNOR2X1_13/Y -> DFFPOSX1_1/D

   setup at destination = 191.545

Path input pin A[1] to DFFPOSX1_48/D delay 659.446 ps
      0.0 ps    A[1]:              ->    XOR2X1_5/B
    156.0 ps   _294_:   XOR2X1_5/Y ->  NAND2X1_44/B
    240.3 ps   _297_: NAND2X1_44/Y ->  OAI21X1_47/C
    365.7 ps   _298_: OAI21X1_47/Y ->    XOR2X1_7/A
    467.9 ps  _1__2_:   XOR2X1_7/Y -> DFFPOSX1_48/D

   setup at destination = 191.554

Path input pin D[1] to DFFPOSX1_32/D delay 659.442 ps
      0.0 ps    D[1]:              ->  XNOR2X1_17/B
    157.9 ps   _328_: XNOR2X1_17/Y ->  OAI21X1_50/C
    245.4 ps   _330_: OAI21X1_50/Y ->  OAI21X1_51/C
    366.9 ps   _331_: OAI21X1_51/Y ->   XOR2X1_13/A
    467.9 ps  _2__2_:  XOR2X1_13/Y -> DFFPOSX1_32/D

   setup at destination = 191.527

Path input pin D[0] to DFFPOSX1_31/D delay 474.217 ps
      0.0 ps    D[0]:              ->    INVX1_30/A
     68.1 ps   _326_:   INVX1_30/Y ->   NOR2X1_30/B
    170.6 ps   _327_:  NOR2X1_30/Y ->  XNOR2X1_18/B
    282.6 ps  _2__1_: XNOR2X1_18/Y -> DFFPOSX1_31/D

   setup at destination = 191.589

Path input pin A[1] to DFFPOSX1_47/D delay 449.609 ps
      0.0 ps    A[1]:            ->    XOR2X1_5/B
    156.0 ps   _294_: XOR2X1_5/Y ->    XOR2X1_6/A
    258.1 ps  _1__1_: XOR2X1_6/Y -> DFFPOSX1_47/D

   setup at destination = 191.55

Path input pin A[0] to DFFPOSX1_46/D delay 377.432 ps
      0.0 ps    A[0]:             ->    AND2X2_2/B
    130.1 ps   _293_:  AND2X2_2/Y ->   NOR2X1_29/B
    186.4 ps  _1__0_: NOR2X1_29/Y -> DFFPOSX1_46/D

   setup at destination = 191.022

Path input pin clk to DFFPOSX1_6/CLK delay 369.651 ps
      0.0 ps          clk:             ->  CLKBUF1_1/A
    216.3 ps  clk_bF_buf5: CLKBUF1_1/Y -> DFFPOSX1_6/CLK

   setup at destination = 153.396

Path input pin clk to DFFPOSX1_7/CLK delay 369.651 ps
      0.0 ps          clk:             ->  CLKBUF1_1/A
    216.3 ps  clk_bF_buf5: CLKBUF1_1/Y -> DFFPOSX1_7/CLK

   setup at destination = 153.396

Path input pin clk to DFFPOSX1_14/CLK delay 369.651 ps
      0.0 ps          clk:             ->   CLKBUF1_1/A
    216.3 ps  clk_bF_buf5: CLKBUF1_1/Y -> DFFPOSX1_14/CLK

   setup at destination = 153.396

Path input pin clk to DFFPOSX1_15/CLK delay 369.651 ps
      0.0 ps          clk:             ->   CLKBUF1_1/A
    216.3 ps  clk_bF_buf5: CLKBUF1_1/Y -> DFFPOSX1_15/CLK

   setup at destination = 153.396

Path input pin clk to DFFPOSX1_16/CLK delay 369.651 ps
      0.0 ps          clk:             ->   CLKBUF1_1/A
    216.3 ps  clk_bF_buf5: CLKBUF1_1/Y -> DFFPOSX1_16/CLK

   setup at destination = 153.396

-----------------------------------------

Number of paths analyzed:  72

Top 20 minimum delay paths:
Path input pin D[7] to DFFPOSX1_13/D delay -7.03125 ps
      0.0 ps  D[7]:   -> DFFPOSX1_13/D

   hold at destination = -7.03125

Path input pin D[6] to DFFPOSX1_12/D delay -7.03125 ps
      0.0 ps  D[6]:   -> DFFPOSX1_12/D

   hold at destination = -7.03125

Path input pin D[5] to DFFPOSX1_11/D delay -7.03125 ps
      0.0 ps  D[5]:   -> DFFPOSX1_11/D

   hold at destination = -7.03125

Path input pin D[4] to DFFPOSX1_10/D delay -7.03125 ps
      0.0 ps  D[4]:   -> DFFPOSX1_10/D

   hold at destination = -7.03125

Path input pin D[3] to DFFPOSX1_9/D delay -7.03125 ps
      0.0 ps  D[3]:   -> DFFPOSX1_9/D

   hold at destination = -7.03125

Path input pin D[2] to DFFPOSX1_8/D delay -7.03125 ps
      0.0 ps  D[2]:   -> DFFPOSX1_8/D

   hold at destination = -7.03125

Path input pin D[1] to DFFPOSX1_7/D delay -7.03125 ps
      0.0 ps  D[1]:   -> DFFPOSX1_7/D

   hold at destination = -7.03125

Path input pin D[0] to DFFPOSX1_6/D delay -7.03125 ps
      0.0 ps  D[0]:   -> DFFPOSX1_6/D

   hold at destination = -7.03125

Path input pin C[0] to DFFPOSX1_30/D delay 68.9692 ps
      0.0 ps    C[0]:             ->   XOR2X1_12/A
     72.9 ps  _2__0_: XOR2X1_12/Y -> DFFPOSX1_30/D

   hold at destination = -3.9114

Path input pin A[0] to DFFPOSX1_46/D delay 96.7528 ps
      0.0 ps    A[0]:             ->   NOR2X1_28/B
     47.7 ps   _325_: NOR2X1_28/Y ->   NOR2X1_29/A
    101.3 ps  _1__0_: NOR2X1_29/Y -> DFFPOSX1_46/D

   hold at destination = -4.57566

Path input pin A[6] to DFFPOSX1_5/D delay 186.442 ps
      0.0 ps    A[6]:              -> NAND2X1_48/B
     40.0 ps   _322_: NAND2X1_48/Y -> OAI21X1_49/C
    104.8 ps   _323_: OAI21X1_49/Y -> XNOR2X1_16/A
    190.3 ps  _1__7_: XNOR2X1_16/Y -> DFFPOSX1_5/D

   hold at destination = -3.81328

Path input pin C[0] to DFFPOSX1_31/D delay 189.728 ps
      0.0 ps    C[0]:              ->   NOR2X1_30/A
     92.2 ps   _327_:  NOR2X1_30/Y ->  XNOR2X1_18/B
    193.8 ps  _2__1_: XNOR2X1_18/Y -> DFFPOSX1_31/D

   hold at destination = -4.09184

Path input pin C[6] to DFFPOSX1_37/D delay 196.791 ps
      0.0 ps    C[6]:              ->  NAND2X1_53/A
     48.5 ps   _357_: NAND2X1_53/Y ->  OAI21X1_55/C
    114.7 ps   _358_: OAI21X1_55/Y ->  XNOR2X1_23/A
    200.6 ps  _2__7_: XNOR2X1_23/Y -> DFFPOSX1_37/D

   hold at destination = -3.8162

Path input pin B[1] to DFFPOSX1_47/D delay 203.382 ps
      0.0 ps    B[1]:            ->    XOR2X1_5/A
    113.1 ps   _294_: XOR2X1_5/Y ->    XOR2X1_6/A
    207.3 ps  _1__1_: XOR2X1_6/Y -> DFFPOSX1_47/D

   hold at destination = -3.96042

Path input pin D[2] to DFFPOSX1_33/D delay 204.079 ps
      0.0 ps    D[2]:              ->  OAI21X1_52/B
    108.9 ps   _335_: OAI21X1_52/Y ->   XOR2X1_14/A
    208.1 ps  _2__3_:  XOR2X1_14/Y -> DFFPOSX1_33/D

   hold at destination = -3.97173

Path input pin D[1] to DFFPOSX1_32/D delay 204.079 ps
      0.0 ps    D[1]:              ->  OAI21X1_51/B
    108.9 ps   _331_: OAI21X1_51/Y ->   XOR2X1_13/A
    208.1 ps  _2__2_:  XOR2X1_13/Y -> DFFPOSX1_32/D

   hold at destination = -3.97173

Path input pin A[4] to DFFPOSX1_3/D delay 210.516 ps
      0.0 ps    A[4]:              -> NAND2X1_45/B
     39.3 ps   _311_: NAND2X1_45/Y -> NAND2X1_47/A
    123.6 ps   _313_: NAND2X1_47/Y ->  XOR2X1_10/A
    214.5 ps  _1__5_:  XOR2X1_10/Y -> DFFPOSX1_3/D

   hold at destination = -3.95271

Path input pin B[4] to DFFPOSX1_2/D delay 220.273 ps
      0.0 ps    B[4]:            ->   XOR2X1_8/A
    117.8 ps   _308_: XOR2X1_8/Y ->   XOR2X1_9/B
    224.3 ps  _1__4_: XOR2X1_9/Y -> DFFPOSX1_2/D

   hold at destination = -4.06546

Path input pin B[6] to DFFPOSX1_4/D delay 228.671 ps
      0.0 ps    B[6]:              -> XNOR2X1_14/A
    124.6 ps   _319_: XNOR2X1_14/Y ->  XOR2X1_11/B
    232.7 ps  _1__6_:  XOR2X1_11/Y -> DFFPOSX1_4/D

   hold at destination = -4.06184

Path input pin C[6] to DFFPOSX1_36/D delay 228.71 ps
      0.0 ps    C[6]:             ->   XOR2X1_15/A
    124.5 ps   _355_: XOR2X1_15/Y ->   XOR2X1_16/B
    232.8 ps  _2__6_: XOR2X1_16/Y -> DFFPOSX1_36/D

   hold at destination = -4.06161

-----------------------------------------

