PASS 0
PASS 1 - name gt_ini gt_fni: input list
 _f1_1       OR   F_CE:	 IX0.1,		link count = 1
 _f2_1       OR   F_CE:	 IX0.2,		link count = 2
 _f3_1       OR   F_CE:	 IX0.2,		link count = 3
 _f4_1       OR   F_CE:	 IX0.3,		link count = 4
 _f5_1       OR   F_CE:	 IX0.3,		link count = 5
 _f6_1       OR   F_CE:	 IX0.3,		link count = 6
 IB0					link count = 6
 IB1					link count = 7
 IB2					link count = 8
 IB3					link count = 9
 IX0					link count = 10
 IX0.1					link count = 10
 IX0.2					link count = 12
 IX0.3					link count = 14
 QB0					link count = 16
 QB0_0      ARN   OUTW:	IB0,		link count = 17
 QB1					link count = 17
 QB1_0      ARN   OUTW:	IB1,		link count = 18
 QB2					link count = 18
 QB2_0      ARN   OUTW:	IB2,		link count = 19
 QB3					link count = 19
 QB3_0      ARN   OUTW:	IB3,		link count = 20
 iClock					link count = 20
 iConst					link count = 20
 link count = 21
PASS 2 - symbol table: name inputs outputs delay-references
 _f1_1      1   1
 _f2_1      1   1
 _f3_1      1   1
 _f4_1      1   1
 _f5_1      1   1
 _f6_1      1   1
 IB0       -1   1
 IB1       -1   1
 IB2       -1   1
 IB3       -1   1
 IX0        0  14
 IX0.1      0   1
 IX0.2      0   2
 IX0.3      0   3
 QB0@	 IB0
 QB0_0      1   0
 QB1@	 IB1
 QB1_0      1   0
 QB2@	 IB2
 QB2_0      1   0
 QB3@	 IB3
 QB3_0      1   0
 iClock    -1   6
 iConst     1   0 - DELETED
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 _f1_1       OR   F_CE:	0x0(),	:iClock,
 _f2_1       OR   F_CE:	0x0(),	:iClock,
 _f3_1       OR   F_CE:	0x0(),	:iClock,
 _f4_1       OR   F_CE:	0x0(),	:iClock,
 _f5_1       OR   F_CE:	0x0(),	:iClock,
 _f6_1       OR   F_CE:	0x0(),	:iClock,
 IB0       INPW  ARITH:	QB0_0,
 IB1       INPW  ARITH:	QB1_0,
 IB2       INPW  ARITH:	QB2_0,
 IB3       INPW  ARITH:	QB3_0,
 IX0       INPW   TRAB:
 IX0.1     INPX   GATE:	_f1_1,
 IX0.2     INPX   GATE:	_f2_1,	_f3_1,
 IX0.3     INPX   GATE:	_f4_1,	_f5_1,	_f6_1,
 QB0      ALIAS  ARITH:	IB0
 QB0_0      ARN   OUTW:	0x0()	0x101
 QB1      ALIAS  ARITH:	IB1
 QB1_0      ARN   OUTW:	0x0()	0x101
 QB2      ALIAS  ARITH:	IB2
 QB2_0      ARN   OUTW:	0x0()	0x101
 QB3      ALIAS  ARITH:	IB3
 QB3_0      ARN   OUTW:	0x0()	0x101
 iClock     CLK  CLCKL:

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    |	_f1_1:	1 inputs
	    |	_f2_1:	1 inputs
	    |	_f3_1:	1 inputs
	    |	_f4_1:	1 inputs
	    |	_f5_1:	1 inputs
	    |	_f6_1:	1 inputs
	    [	IB0:	0000 inputs
	    [	IB1:	0000 inputs
	    [	IB2:	0000 inputs
	    [	IB3:	0000 inputs
	    [	IX0:	0000 inputs
	    <	IX0.1:	0000 inputs
	    <	IX0.2:	0000 inputs
	    <	IX0.3:	0000 inputs
	    +	QB0_0:	1 inputs
	    +	QB1_0:	1 inputs
	    +	QB2_0:	1 inputs
	    +	QB3_0:	1 inputs
== Pass 4:
IB0:	0	QB0_0 0 ==> 0
IB1:	0	QB1_0 0 ==> 0
IB2:	0	QB2_0 0 ==> 0
IB3:	0	QB3_0 0 ==> 0
IX0.1:	+1	_f1_1 +1 ==>> +1
IX0.2:	+1	_f2_1 +1 ==>> +1	_f3_1 +1 ==>> +1
IX0.3:	+1	_f4_1 +1 ==>> +1	_f5_1 +1 ==>> +1	_f6_1 +1 ==>> +1
== Init complete =======
