#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  3 18:03:08 2022
# Process ID: 25432
# Current directory: D:/Vteacher/IP/Supplementary/VGA/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32912 D:\Vteacher\IP\Supplementary\VGA\VGA\VGA.xpr
# Log file: D:/Vteacher/IP/Supplementary/VGA/VGA/vivado.log
# Journal file: D:/Vteacher/IP/Supplementary/VGA/VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vteacher/IP/Supplementary/VGA/VGA/VGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vteacher/IP/Supplementary/VGA/VGA/VGA.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 1113.363 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::open_ipxact_file D:/Vteacher/IP/Supplementary/VGA/VGA/VGA.srcs/sources_1/new/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'd:/Vteacher/IP/Supplementary/VGA/VGA/VGA.srcs/sources_1/new/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Vteacher/IP/Supplementary/VGA/VGA/VGA.srcs/sources_1/new/Hex2Ascii.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Vteacher/IP/Supplementary/VGA/VGA/VGA.srcs/sources_1/new/VgaController.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Vteacher/IP/Supplementary/VGA/VGA/VGA.srcs/sources_1/new/VgaDebugger.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Vteacher/IP/Supplementary/VGA/VGA/VGA.srcs/sources_1/new/VgaDisplay.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/Vteacher/IP/Supplementary/VGA/VGA/VGA.srcs/sources_1/new/VGA.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Vteacher/IP/Supplementary/VGA/VGA/VGA.srcs/sources_1/new/Hex2Ascii.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Vteacher/IP/Supplementary/VGA/VGA/VGA.srcs/sources_1/new/VgaController.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Vteacher/IP/Supplementary/VGA/VGA/VGA.srcs/sources_1/new/VgaDebugger.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Vteacher/IP/Supplementary/VGA/VGA/VGA.srcs/sources_1/new/VgaDisplay.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/Vteacher/IP/Supplementary/VGA/VGA/VGA.srcs/sources_1/new/VGA.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/Vteacher/IP/Supplementary/VGA/VGA/VGA.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Vteacher/IP/Supplementary/VGA/VGA/VGA.srcs/sources_1/new'
ipx::package_project -root_dir d:/vteacher/ip/supplementary/vga/vga/vga.srcs/sources_1/new -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/Vteacher/IP/Supplementary/VGA/VGA/VGA.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Vteacher/IP/Supplementary/VGA/VGA/VGA.srcs/sources_1/new'
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  3 23:56:01 2022...
