OpenROAD v2.0-17941-g7fb347f37 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 12 thread(s).
detailed_route -output_drc ./reports/sky130hd/shapipe/base/5_route_drc.rpt -output_maze ./results/sky130hd/shapipe/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.

Design:                   shapipe
Die area:                 ( 0 0 ) ( 785390 785390 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     25737
Number of terminals:      771
Number of snets:          2
Number of nets:           18494

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 397.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 796333.
[INFO DRT-0033] mcon shape region query size = 510748.
[INFO DRT-0033] met1 shape region query size = 147493.
[INFO DRT-0033] via shape region query size = 41040.
[INFO DRT-0033] met2 shape region query size = 25070.
[INFO DRT-0033] via2 shape region query size = 32832.
[INFO DRT-0033] met3 shape region query size = 24949.
[INFO DRT-0033] via3 shape region query size = 32832.
[INFO DRT-0033] met4 shape region query size = 9890.
[INFO DRT-0033] via4 shape region query size = 1625.
[INFO DRT-0033] met5 shape region query size = 1682.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3232 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 397 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12237 groups.
#scanned instances     = 25737
#unique  instances     = 397
#stdCellGenAp          = 14683
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9576
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69231
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:14:18, elapsed time = 00:01:18, memory = 445.68 (MB), peak = 460.97 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     186899

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 113 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 113 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57738.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44436.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23293.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5744.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1509.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 131.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 504.54 (MB), peak = 504.54 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 82540 vertical wires in 3 frboxes and 50311 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 9828 vertical wires in 3 frboxes and 15504 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:05, memory = 1015.16 (MB), peak = 1015.16 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1015.16 (MB), peak = 1015.16 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:09, memory = 1321.00 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:16, memory = 1616.16 (MB).
    Completing 30% with 2628 violations.
    elapsed time = 00:00:29, memory = 1694.41 (MB).
    Completing 40% with 2628 violations.
    elapsed time = 00:00:41, memory = 1845.43 (MB).
    Completing 50% with 2628 violations.
    elapsed time = 00:00:47, memory = 1916.34 (MB).
    Completing 60% with 5477 violations.
    elapsed time = 00:01:02, memory = 1803.82 (MB).
    Completing 70% with 5477 violations.
    elapsed time = 00:01:17, memory = 1844.92 (MB).
    Completing 80% with 8216 violations.
    elapsed time = 00:01:28, memory = 1958.58 (MB).
    Completing 90% with 8216 violations.
    elapsed time = 00:01:38, memory = 2010.35 (MB).
    Completing 100% with 10870 violations.
    elapsed time = 00:01:54, memory = 1953.18 (MB).
[INFO DRT-0199]   Number of violations = 12777.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   via4   met5
Cut Spacing          0     31      0      0      0      0      0      1      0
Metal Spacing       17      0   2136      0    764    155     25      0     10
Min Hole             0      0      4      0      0      0      0      0      0
Recheck             72      0   1031      0    582    121     69      0     32
Short               13     17   5527     12   1927    192      8      0     31
[INFO DRT-0267] cpu time = 00:16:47, elapsed time = 00:01:55, memory = 2232.04 (MB), peak = 2232.04 (MB)
Total wire length = 1112242 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 336316 um.
Total wire length on LAYER met2 = 477133 um.
Total wire length on LAYER met3 = 198983 um.
Total wire length on LAYER met4 = 93086 um.
Total wire length on LAYER met5 = 6721 um.
Total number of vias = 171475.
Up-via summary (total 171475):

-------------------------
 FR_MASTERSLICE         0
            li1     69072
           met1     86559
           met2     12514
           met3      3121
           met4       209
-------------------------
                   171475


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 12777 violations.
    elapsed time = 00:00:06, memory = 2236.68 (MB).
    Completing 20% with 12777 violations.
    elapsed time = 00:00:14, memory = 2287.86 (MB).
    Completing 30% with 11092 violations.
    elapsed time = 00:00:27, memory = 2252.75 (MB).
    Completing 40% with 11092 violations.
    elapsed time = 00:00:41, memory = 2323.88 (MB).
    Completing 50% with 11092 violations.
    elapsed time = 00:00:47, memory = 2325.43 (MB).
    Completing 60% with 9672 violations.
    elapsed time = 00:00:59, memory = 2286.94 (MB).
    Completing 70% with 9672 violations.
    elapsed time = 00:01:12, memory = 2288.49 (MB).
    Completing 80% with 7470 violations.
    elapsed time = 00:01:21, memory = 2291.27 (MB).
    Completing 90% with 7470 violations.
    elapsed time = 00:01:31, memory = 2336.86 (MB).
    Completing 100% with 5865 violations.
    elapsed time = 00:01:53, memory = 2314.10 (MB).
[INFO DRT-0199]   Number of violations = 5870.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          6      0      0      0      0      0
Metal Spacing        0   1286      0    388     51      7
Recheck              0      0      0      5      0      0
Short                0   3420      2    675     27      3
[INFO DRT-0267] cpu time = 00:15:50, elapsed time = 00:01:54, memory = 2317.12 (MB), peak = 2387.67 (MB)
Total wire length = 1103617 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 333235 um.
Total wire length on LAYER met2 = 473209 um.
Total wire length on LAYER met3 = 197972 um.
Total wire length on LAYER met4 = 92739 um.
Total wire length on LAYER met5 = 6459 um.
Total number of vias = 169680.
Up-via summary (total 169680):

-------------------------
 FR_MASTERSLICE         0
            li1     69052
           met1     84964
           met2     12432
           met3      3043
           met4       189
-------------------------
                   169680


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 5870 violations.
    elapsed time = 00:00:05, memory = 2317.12 (MB).
    Completing 20% with 5870 violations.
    elapsed time = 00:00:14, memory = 2317.12 (MB).
    Completing 30% with 5810 violations.
    elapsed time = 00:00:19, memory = 2317.12 (MB).
    Completing 40% with 5810 violations.
    elapsed time = 00:00:32, memory = 2351.36 (MB).
    Completing 50% with 5810 violations.
    elapsed time = 00:00:40, memory = 2354.20 (MB).
    Completing 60% with 5685 violations.
    elapsed time = 00:00:48, memory = 2325.77 (MB).
    Completing 70% with 5685 violations.
    elapsed time = 00:01:01, memory = 2325.77 (MB).
    Completing 80% with 5467 violations.
    elapsed time = 00:01:09, memory = 2325.77 (MB).
    Completing 90% with 5467 violations.
    elapsed time = 00:01:21, memory = 2363.79 (MB).
    Completing 100% with 5487 violations.
    elapsed time = 00:01:46, memory = 2328.02 (MB).
[INFO DRT-0199]   Number of violations = 5487.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          6      0      0      0      0
Metal Spacing        0   1220    326     56      1
Min Hole             0      1      0      0      0
Short                0   3219    633     20      5
[INFO DRT-0267] cpu time = 00:16:23, elapsed time = 00:01:47, memory = 2332.66 (MB), peak = 2387.67 (MB)
Total wire length = 1101227 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 332508 um.
Total wire length on LAYER met2 = 472127 um.
Total wire length on LAYER met3 = 197508 um.
Total wire length on LAYER met4 = 92721 um.
Total wire length on LAYER met5 = 6361 um.
Total number of vias = 169132.
Up-via summary (total 169132):

-------------------------
 FR_MASTERSLICE         0
            li1     69064
           met1     84488
           met2     12333
           met3      3065
           met4       182
-------------------------
                   169132


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5487 violations.
    elapsed time = 00:00:07, memory = 2333.16 (MB).
    Completing 20% with 5487 violations.
    elapsed time = 00:00:14, memory = 2370.55 (MB).
    Completing 30% with 4331 violations.
    elapsed time = 00:00:29, memory = 2335.77 (MB).
    Completing 40% with 4331 violations.
    elapsed time = 00:00:40, memory = 2369.00 (MB).
    Completing 50% with 4331 violations.
    elapsed time = 00:00:45, memory = 2392.57 (MB).
    Completing 60% with 3232 violations.
    elapsed time = 00:01:04, memory = 2371.60 (MB).
    Completing 70% with 3232 violations.
    elapsed time = 00:01:13, memory = 2381.59 (MB).
    Completing 80% with 2021 violations.
    elapsed time = 00:01:28, memory = 2356.79 (MB).
    Completing 90% with 2021 violations.
    elapsed time = 00:01:41, memory = 2390.55 (MB).
    Completing 100% with 787 violations.
    elapsed time = 00:01:54, memory = 2359.87 (MB).
[INFO DRT-0199]   Number of violations = 787.
Viol/Layer        met1    via   met2   met3
Metal Spacing      239      0     94      4
Min Hole             2      0      0      0
NS Metal             1      0      0      0
Short              375      1     65      6
[INFO DRT-0267] cpu time = 00:15:53, elapsed time = 00:01:55, memory = 2328.76 (MB), peak = 2466.71 (MB)
Total wire length = 1101327 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 325905 um.
Total wire length on LAYER met2 = 469257 um.
Total wire length on LAYER met3 = 203838 um.
Total wire length on LAYER met4 = 95963 um.
Total wire length on LAYER met5 = 6362 um.
Total number of vias = 171881.
Up-via summary (total 171881):

-------------------------
 FR_MASTERSLICE         0
            li1     69068
           met1     85221
           met2     13969
           met3      3441
           met4       182
-------------------------
                   171881


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 787 violations.
    elapsed time = 00:00:00, memory = 2328.76 (MB).
    Completing 20% with 787 violations.
    elapsed time = 00:00:01, memory = 2370.50 (MB).
    Completing 30% with 543 violations.
    elapsed time = 00:00:07, memory = 2328.76 (MB).
    Completing 40% with 543 violations.
    elapsed time = 00:00:11, memory = 2366.70 (MB).
    Completing 50% with 543 violations.
    elapsed time = 00:00:11, memory = 2366.70 (MB).
    Completing 60% with 395 violations.
    elapsed time = 00:00:18, memory = 2328.76 (MB).
    Completing 70% with 395 violations.
    elapsed time = 00:00:19, memory = 2328.76 (MB).
    Completing 80% with 249 violations.
    elapsed time = 00:00:27, memory = 2328.76 (MB).
    Completing 90% with 249 violations.
    elapsed time = 00:00:28, memory = 2328.76 (MB).
    Completing 100% with 73 violations.
    elapsed time = 00:00:42, memory = 2328.76 (MB).
[INFO DRT-0199]   Number of violations = 73.
Viol/Layer        met1   met2
Metal Spacing       32      0
Short               29     12
[INFO DRT-0267] cpu time = 00:02:39, elapsed time = 00:00:46, memory = 2328.76 (MB), peak = 2466.71 (MB)
Total wire length = 1101244 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 325366 um.
Total wire length on LAYER met2 = 469112 um.
Total wire length on LAYER met3 = 204326 um.
Total wire length on LAYER met4 = 96120 um.
Total wire length on LAYER met5 = 6319 um.
Total number of vias = 171969.
Up-via summary (total 171969):

-------------------------
 FR_MASTERSLICE         0
            li1     69067
           met1     85238
           met2     14034
           met3      3450
           met4       180
-------------------------
                   171969


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 73 violations.
    elapsed time = 00:00:00, memory = 2328.76 (MB).
    Completing 20% with 73 violations.
    elapsed time = 00:00:00, memory = 2328.76 (MB).
    Completing 30% with 73 violations.
    elapsed time = 00:00:04, memory = 2328.76 (MB).
    Completing 40% with 73 violations.
    elapsed time = 00:00:04, memory = 2328.76 (MB).
    Completing 50% with 73 violations.
    elapsed time = 00:00:04, memory = 2328.76 (MB).
    Completing 60% with 42 violations.
    elapsed time = 00:00:12, memory = 2328.81 (MB).
    Completing 70% with 42 violations.
    elapsed time = 00:00:12, memory = 2328.81 (MB).
    Completing 80% with 42 violations.
    elapsed time = 00:00:17, memory = 2328.81 (MB).
    Completing 90% with 42 violations.
    elapsed time = 00:00:17, memory = 2328.81 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:22, memory = 2328.81 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Metal Spacing        9
Short               15
[INFO DRT-0267] cpu time = 00:00:40, elapsed time = 00:00:23, memory = 2328.81 (MB), peak = 2466.71 (MB)
Total wire length = 1101232 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 325338 um.
Total wire length on LAYER met2 = 469065 um.
Total wire length on LAYER met3 = 204358 um.
Total wire length on LAYER met4 = 96150 um.
Total wire length on LAYER met5 = 6319 um.
Total number of vias = 171982.
Up-via summary (total 171982):

-------------------------
 FR_MASTERSLICE         0
            li1     69067
           met1     85238
           met2     14044
           met3      3453
           met4       180
-------------------------
                   171982


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 2328.81 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 2328.81 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:07, memory = 2328.81 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:07, memory = 2328.81 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:07, memory = 2328.81 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:13, memory = 2328.88 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:13, memory = 2328.88 (MB).
    Completing 80% with 11 violations.
    elapsed time = 00:00:14, memory = 2328.88 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:14, memory = 2328.88 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:15, memory = 2328.88 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Short                3
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:16, memory = 2328.88 (MB), peak = 2466.71 (MB)
Total wire length = 1101221 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 325343 um.
Total wire length on LAYER met2 = 469055 um.
Total wire length on LAYER met3 = 204350 um.
Total wire length on LAYER met4 = 96153 um.
Total wire length on LAYER met5 = 6319 um.
Total number of vias = 171969.
Up-via summary (total 171969):

-------------------------
 FR_MASTERSLICE         0
            li1     69067
           met1     85224
           met2     14043
           met3      3455
           met4       180
-------------------------
                   171969


[INFO DRT-0195] Start 7th stubborn tiles iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:03, memory = 2328.88 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:11, memory = 2386.87 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:18, memory = 2448.14 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:21, memory = 2526.43 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:23, memory = 2522.63 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:25, memory = 2743.27 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:26, memory = 2860.05 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:31, memory = 2968.93 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:33, memory = 3028.00 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:56, memory = 2750.50 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:07:15, elapsed time = 00:00:57, memory = 2750.50 (MB), peak = 3079.86 (MB)
Total wire length = 1101227 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 325342 um.
Total wire length on LAYER met2 = 469060 um.
Total wire length on LAYER met3 = 204352 um.
Total wire length on LAYER met4 = 96153 um.
Total wire length on LAYER met5 = 6319 um.
Total number of vias = 171970.
Up-via summary (total 171970):

-------------------------
 FR_MASTERSLICE         0
            li1     69067
           met1     85227
           met2     14041
           met3      3455
           met4       180
-------------------------
                   171970


[INFO DRT-0198] Complete detail routing.
Total wire length = 1101227 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 325342 um.
Total wire length on LAYER met2 = 469060 um.
Total wire length on LAYER met3 = 204352 um.
Total wire length on LAYER met4 = 96153 um.
Total wire length on LAYER met5 = 6319 um.
Total number of vias = 171970.
Up-via summary (total 171970):

-------------------------
 FR_MASTERSLICE         0
            li1     69067
           met1     85227
           met2     14041
           met3      3455
           met4       180
-------------------------
                   171970


[INFO DRT-0267] cpu time = 01:15:52, elapsed time = 00:09:56, memory = 2750.71 (MB), peak = 3079.86 (MB)

[INFO DRT-0180] Post processing.
[INFO GRT-0012] Found 18 antenna violations.
[INFO GRT-0015] Inserted 31 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3232 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 397 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12244 groups.
#scanned instances     = 25768
#unique  instances     = 397
#stdCellGenAp          = 14683
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9576
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69231
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:14:39, elapsed time = 00:01:17, memory = 2714.24 (MB), peak = 3079.86 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     195710

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 113 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 113 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57753.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44440.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23288.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5735.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1498.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 125.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2714.24 (MB), peak = 3079.86 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 82539 vertical wires in 3 frboxes and 50300 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 9825 vertical wires in 3 frboxes and 15472 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:05, memory = 2632.62 (MB), peak = 3079.86 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2632.62 (MB), peak = 3079.86 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2654.71 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 2679.52 (MB).
    Completing 30% with 67 violations.
    elapsed time = 00:00:04, memory = 2686.73 (MB).
    Completing 40% with 67 violations.
    elapsed time = 00:00:06, memory = 2753.06 (MB).
    Completing 50% with 67 violations.
    elapsed time = 00:00:08, memory = 2718.96 (MB).
    Completing 60% with 129 violations.
    elapsed time = 00:00:10, memory = 2708.21 (MB).
    Completing 70% with 129 violations.
    elapsed time = 00:00:12, memory = 2708.25 (MB).
    Completing 80% with 191 violations.
    elapsed time = 00:00:14, memory = 2714.56 (MB).
    Completing 90% with 191 violations.
    elapsed time = 00:00:17, memory = 2732.36 (MB).
    Completing 100% with 218 violations.
    elapsed time = 00:00:22, memory = 2715.53 (MB).
[INFO DRT-0199]   Number of violations = 260.
Viol/Layer        met1   met2   met3   met4   met5
Metal Spacing        3     21     33      2      0
Recheck              1     10     25      3      3
Short               10     62     77      7      3
[INFO DRT-0267] cpu time = 00:03:40, elapsed time = 00:00:22, memory = 2832.50 (MB), peak = 3079.86 (MB)
Total wire length = 1101269 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 325401 um.
Total wire length on LAYER met2 = 468876 um.
Total wire length on LAYER met3 = 203758 um.
Total wire length on LAYER met4 = 96459 um.
Total wire length on LAYER met5 = 6773 um.
Total number of vias = 172038.
Up-via summary (total 172038):

-------------------------
 FR_MASTERSLICE         0
            li1     69102
           met1     85243
           met2     14039
           met3      3469
           met4       185
-------------------------
                   172038


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 260 violations.
    elapsed time = 00:00:01, memory = 2833.02 (MB).
    Completing 20% with 260 violations.
    elapsed time = 00:00:03, memory = 2833.12 (MB).
    Completing 30% with 226 violations.
    elapsed time = 00:00:04, memory = 2833.12 (MB).
    Completing 40% with 226 violations.
    elapsed time = 00:00:07, memory = 2833.21 (MB).
    Completing 50% with 226 violations.
    elapsed time = 00:00:08, memory = 2833.21 (MB).
    Completing 60% with 168 violations.
    elapsed time = 00:00:10, memory = 2833.21 (MB).
    Completing 70% with 168 violations.
    elapsed time = 00:00:12, memory = 2833.41 (MB).
    Completing 80% with 111 violations.
    elapsed time = 00:00:14, memory = 2833.61 (MB).
    Completing 90% with 111 violations.
    elapsed time = 00:00:16, memory = 2874.68 (MB).
    Completing 100% with 63 violations.
    elapsed time = 00:00:18, memory = 2834.53 (MB).
[INFO DRT-0199]   Number of violations = 63.
Viol/Layer        met1   met2   met3
Metal Spacing        2      2     13
Short                5     11     30
[INFO DRT-0267] cpu time = 00:03:28, elapsed time = 00:00:18, memory = 2834.53 (MB), peak = 3079.86 (MB)
Total wire length = 1101256 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 325457 um.
Total wire length on LAYER met2 = 468896 um.
Total wire length on LAYER met3 = 203722 um.
Total wire length on LAYER met4 = 96429 um.
Total wire length on LAYER met5 = 6750 um.
Total number of vias = 172073.
Up-via summary (total 172073):

-------------------------
 FR_MASTERSLICE         0
            li1     69102
           met1     85261
           met2     14056
           met3      3470
           met4       184
-------------------------
                   172073


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 63 violations.
    elapsed time = 00:00:00, memory = 2834.53 (MB).
    Completing 20% with 63 violations.
    elapsed time = 00:00:00, memory = 2834.53 (MB).
    Completing 30% with 60 violations.
    elapsed time = 00:00:00, memory = 2834.53 (MB).
    Completing 40% with 60 violations.
    elapsed time = 00:00:00, memory = 2834.53 (MB).
    Completing 50% with 60 violations.
    elapsed time = 00:00:00, memory = 2834.53 (MB).
    Completing 60% with 57 violations.
    elapsed time = 00:00:01, memory = 2834.53 (MB).
    Completing 70% with 57 violations.
    elapsed time = 00:00:01, memory = 2834.53 (MB).
    Completing 80% with 57 violations.
    elapsed time = 00:00:02, memory = 2834.53 (MB).
    Completing 90% with 57 violations.
    elapsed time = 00:00:02, memory = 2834.53 (MB).
    Completing 100% with 47 violations.
    elapsed time = 00:00:03, memory = 2834.53 (MB).
[INFO DRT-0199]   Number of violations = 47.
Viol/Layer        met2   met3
Metal Spacing        2      5
Short               10     30
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:03, memory = 2834.53 (MB), peak = 3079.86 (MB)
Total wire length = 1101247 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 325440 um.
Total wire length on LAYER met2 = 468904 um.
Total wire length on LAYER met3 = 203722 um.
Total wire length on LAYER met4 = 96429 um.
Total wire length on LAYER met5 = 6750 um.
Total number of vias = 172076.
Up-via summary (total 172076):

-------------------------
 FR_MASTERSLICE         0
            li1     69102
           met1     85267
           met2     14053
           met3      3470
           met4       184
-------------------------
                   172076


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 47 violations.
    elapsed time = 00:00:00, memory = 2834.82 (MB).
    Completing 20% with 47 violations.
    elapsed time = 00:00:00, memory = 2834.82 (MB).
    Completing 30% with 25 violations.
    elapsed time = 00:00:00, memory = 2834.82 (MB).
    Completing 40% with 25 violations.
    elapsed time = 00:00:00, memory = 2834.82 (MB).
    Completing 50% with 25 violations.
    elapsed time = 00:00:00, memory = 2834.82 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:01, memory = 2834.82 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:01, memory = 2834.82 (MB).
    Completing 80% with 10 violations.
    elapsed time = 00:00:02, memory = 2834.82 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:02, memory = 2834.82 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 2834.82 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:03, memory = 2834.82 (MB), peak = 3079.86 (MB)
Total wire length = 1101274 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 325691 um.
Total wire length on LAYER met2 = 468922 um.
Total wire length on LAYER met3 = 203477 um.
Total wire length on LAYER met4 = 96428 um.
Total wire length on LAYER met5 = 6754 um.
Total number of vias = 172141.
Up-via summary (total 172141):

-------------------------
 FR_MASTERSLICE         0
            li1     69101
           met1     85318
           met2     14071
           met3      3467
           met4       184
-------------------------
                   172141


[INFO DRT-0198] Complete detail routing.
Total wire length = 1101274 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 325691 um.
Total wire length on LAYER met2 = 468922 um.
Total wire length on LAYER met3 = 203477 um.
Total wire length on LAYER met4 = 96428 um.
Total wire length on LAYER met5 = 6754 um.
Total number of vias = 172141.
Up-via summary (total 172141):

-------------------------
 FR_MASTERSLICE         0
            li1     69101
           met1     85318
           met2     14071
           met3      3467
           met4       184
-------------------------
                   172141


[INFO DRT-0267] cpu time = 00:07:49, elapsed time = 00:00:48, memory = 2834.82 (MB), peak = 3079.86 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 2 net violations.
[INFO ANT-0001] Found 2 pin violations.
[INFO GRT-0012] Found 2 antenna violations.
[INFO GRT-0015] Inserted 6 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0076]   Complete 3000 pins.
[INFO DRT-0078]   Complete 3232 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 397 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 12245 groups.
#scanned instances     = 25774
#unique  instances     = 397
#stdCellGenAp          = 14683
#stdCellValidPlanarAp  = 217
#stdCellValidViaAp     = 9576
#stdCellPinNoAp        = 18
#stdCellPinCnt         = 69231
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:14:46, elapsed time = 00:01:18, memory = 2835.52 (MB), peak = 3079.86 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     195714

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 113 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 113 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57754.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 44440.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 23287.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5736.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1501.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 126.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2835.52 (MB), peak = 3079.86 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 82542 vertical wires in 3 frboxes and 50302 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 9805 vertical wires in 3 frboxes and 15457 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:05, memory = 2835.59 (MB), peak = 3079.86 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2835.59 (MB), peak = 3079.86 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2835.59 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 2835.59 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:04, memory = 2835.59 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:06, memory = 2835.59 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:07, memory = 2835.59 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:10, memory = 2835.59 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:11, memory = 2835.59 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:17, memory = 2835.59 (MB).
    Completing 90% with 20 violations.
    elapsed time = 00:00:19, memory = 2835.59 (MB).
    Completing 100% with 22 violations.
    elapsed time = 00:00:21, memory = 2835.59 (MB).
[INFO DRT-0199]   Number of violations = 22.
Viol/Layer        met1   met3   met4
Metal Spacing        0      5      1
Short                3     11      2
[INFO DRT-0267] cpu time = 00:03:25, elapsed time = 00:00:21, memory = 2863.55 (MB), peak = 3079.86 (MB)
Total wire length = 1101293 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 325672 um.
Total wire length on LAYER met2 = 468915 um.
Total wire length on LAYER met3 = 203648 um.
Total wire length on LAYER met4 = 96432 um.
Total wire length on LAYER met5 = 6623 um.
Total number of vias = 172135.
Up-via summary (total 172135):

-------------------------
 FR_MASTERSLICE         0
            li1     69107
           met1     85310
           met2     14061
           met3      3471
           met4       186
-------------------------
                   172135


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 22 violations.
    elapsed time = 00:00:01, memory = 2863.55 (MB).
    Completing 20% with 22 violations.
    elapsed time = 00:00:03, memory = 2863.55 (MB).
    Completing 30% with 22 violations.
    elapsed time = 00:00:04, memory = 2863.55 (MB).
    Completing 40% with 22 violations.
    elapsed time = 00:00:06, memory = 2902.05 (MB).
    Completing 50% with 22 violations.
    elapsed time = 00:00:08, memory = 2863.55 (MB).
    Completing 60% with 22 violations.
    elapsed time = 00:00:10, memory = 2863.55 (MB).
    Completing 70% with 22 violations.
    elapsed time = 00:00:12, memory = 2863.55 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:14, memory = 2863.55 (MB).
    Completing 90% with 20 violations.
    elapsed time = 00:00:16, memory = 2863.55 (MB).
    Completing 100% with 27 violations.
    elapsed time = 00:00:17, memory = 2863.55 (MB).
[INFO DRT-0199]   Number of violations = 27.
Viol/Layer        met1   met3   met4
Metal Spacing        0      2      0
Short                3     21      1
[INFO DRT-0267] cpu time = 00:03:24, elapsed time = 00:00:18, memory = 2863.80 (MB), peak = 3079.86 (MB)
Total wire length = 1101295 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 325672 um.
Total wire length on LAYER met2 = 468915 um.
Total wire length on LAYER met3 = 203661 um.
Total wire length on LAYER met4 = 96423 um.
Total wire length on LAYER met5 = 6622 um.
Total number of vias = 172135.
Up-via summary (total 172135):

-------------------------
 FR_MASTERSLICE         0
            li1     69107
           met1     85310
           met2     14061
           met3      3471
           met4       186
-------------------------
                   172135


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 27 violations.
    elapsed time = 00:00:00, memory = 2863.80 (MB).
    Completing 20% with 27 violations.
    elapsed time = 00:00:00, memory = 2863.80 (MB).
    Completing 30% with 27 violations.
    elapsed time = 00:00:00, memory = 2863.80 (MB).
    Completing 40% with 27 violations.
    elapsed time = 00:00:00, memory = 2863.80 (MB).
    Completing 50% with 27 violations.
    elapsed time = 00:00:00, memory = 2863.80 (MB).
    Completing 60% with 23 violations.
    elapsed time = 00:00:01, memory = 2863.80 (MB).
    Completing 70% with 23 violations.
    elapsed time = 00:00:01, memory = 2863.80 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:01, memory = 2863.80 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:01, memory = 2863.80 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:02, memory = 2863.80 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1   met3   met4
Short                4      7      1
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 2866.05 (MB), peak = 3079.86 (MB)
Total wire length = 1101287 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 325672 um.
Total wire length on LAYER met2 = 468915 um.
Total wire length on LAYER met3 = 203650 um.
Total wire length on LAYER met4 = 96426 um.
Total wire length on LAYER met5 = 6622 um.
Total number of vias = 172135.
Up-via summary (total 172135):

-------------------------
 FR_MASTERSLICE         0
            li1     69107
           met1     85310
           met2     14061
           met3      3471
           met4       186
-------------------------
                   172135


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 2866.05 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 2866.05 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:01, memory = 2866.05 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:01, memory = 2866.05 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:01, memory = 2866.05 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:01, memory = 2866.05 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:01, memory = 2866.05 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:03, memory = 2866.05 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:03, memory = 2866.05 (MB).
    Completing 100% with 0 violations.
    elapsed time = 07:47:22, memory = 2866.05 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 07:47:23, memory = 2866.05 (MB), peak = 3079.86 (MB)
Total wire length = 1101302 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 325705 um.
Total wire length on LAYER met2 = 468933 um.
Total wire length on LAYER met3 = 203606 um.
Total wire length on LAYER met4 = 96420 um.
Total wire length on LAYER met5 = 6636 um.
Total number of vias = 172145.
Up-via summary (total 172145):

-------------------------
 FR_MASTERSLICE         0
            li1     69108
           met1     85313
           met2     14066
           met3      3472
           met4       186
-------------------------
                   172145


[INFO DRT-0198] Complete detail routing.
Total wire length = 1101302 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 325705 um.
Total wire length on LAYER met2 = 468933 um.
Total wire length on LAYER met3 = 203606 um.
Total wire length on LAYER met4 = 96420 um.
Total wire length on LAYER met5 = 6636 um.
Total number of vias = 172145.
Up-via summary (total 172145):

-------------------------
 FR_MASTERSLICE         0
            li1     69108
           met1     85313
           met2     14066
           met3      3472
           met4       186
-------------------------
                   172145


[INFO DRT-0267] cpu time = 00:07:08, elapsed time = 07:48:06, memory = 2866.05 (MB), peak = 3079.86 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 8:04:11[h:]min:sec. CPU time: user 8507.39 sys 15.14 (29%). Peak memory: 3153780KB.
