// Seed: 4018814295
module module_0 (
    output tri1 id_0,
    output supply0 id_1,
    input wire id_2,
    output uwire id_3
);
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_17 = 32'd9,
    parameter id_2  = 32'd36
) (
    output supply0 id_0,
    input tri1 id_1,
    output tri _id_2,
    output wor id_3,
    input wand id_4,
    output supply0 id_5,
    input wire id_6[1 : id_17  ==  -1  &&  id_2],
    output tri0 id_7
    , id_20,
    output tri id_8,
    output wand id_9,
    output tri0 id_10,
    input uwire id_11,
    output tri0 id_12,
    output uwire id_13,
    input wor id_14,
    input tri1 id_15,
    output supply1 id_16,
    output tri1 _id_17,
    output uwire id_18
);
  assign id_13 = 1 | 1;
  assign id_5  = -1;
  logic id_21;
  assign id_7 = -1;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_6,
      id_5
  );
  assign modCall_1.id_2 = 0;
  wire id_22;
endmodule
