1. Counters detect only bridging faults.
a) true
b) false
b
2. How many test patterns are required to test the circuit using counters?
a) 2n
b) 2(n-1)
c) 2n – 1
d) 2n + 1
a
3. The desired N value for counters is
a) less than 50
b) less than 10
c) less than 25
d) less than 70
c
4. The least significant bit toggles for
a) every clock cycle
b) every alternate clock cycle
c) every two clock cycles
d) every four clock cycles
a
5. Finite state machines are used for
a) deterministic test patterns
b) algorithmic test patterns
c) random test patterns
d) pseudo random test patterns
b
Join Sanfoundry@YouTube
6. Address ordering minimizes the logic of finite state machines.
a) true
b) false
a
7. In finite state machine the data in and data out are
a) in same ports
b) different ports
c) same register
d) different register
b
8. _______ is used to control the read and write operations.
a) active low synchronous reset
b) active high synchronous reset
c) active low synchronous preset
d) active high synchronous preset
b
9. Finite state machine will initially set to all zeroes.
a) true
b) false
a
10. Fault coverage is ______ in finite state machines.
a) less
b) more
c) equal
d) none of the mentioned
b
Sanfoundry Global Education & Learning Series – VLSI.
To practice all areas of VLSI, here is complete set of 1000+ Multiple Choice Questions and Answers.
Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!
Telegram | Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
« Prev - VLSI Questions and Answers – Test Patterns» Next - VLSI Questions and Answers – Pseudo-Random Test Patterns-1 
