
rtos_task.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000430c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  0800449c  0800449c  0001449c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045ac  080045ac  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080045ac  080045ac  000145ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080045b4  080045b4  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045b4  080045b4  000145b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080045b8  080045b8  000145b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080045bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00004094  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004108  20004108  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013ab5  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002cfc  00000000  00000000  00033b59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f08  00000000  00000000  00036858  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000dd0  00000000  00000000  00037760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002311b  00000000  00000000  00038530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000100e5  00000000  00000000  0005b64b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d25e0  00000000  00000000  0006b730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0013dd10  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004524  00000000  00000000  0013dd64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004484 	.word	0x08004484

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08004484 	.word	0x08004484

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000568:	b480      	push	{r7}
 800056a:	b085      	sub	sp, #20
 800056c:	af00      	add	r7, sp, #0
 800056e:	60f8      	str	r0, [r7, #12]
 8000570:	60b9      	str	r1, [r7, #8]
 8000572:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	4a07      	ldr	r2, [pc, #28]	; (8000594 <vApplicationGetIdleTaskMemory+0x2c>)
 8000578:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800057a:	68bb      	ldr	r3, [r7, #8]
 800057c:	4a06      	ldr	r2, [pc, #24]	; (8000598 <vApplicationGetIdleTaskMemory+0x30>)
 800057e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	2280      	movs	r2, #128	; 0x80
 8000584:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000586:	bf00      	nop
 8000588:	3714      	adds	r7, #20
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	20000090 	.word	0x20000090
 8000598:	20000144 	.word	0x20000144

0800059c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005a4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005a8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80005ac:	f003 0301 	and.w	r3, r3, #1
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d013      	beq.n	80005dc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005b4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005b8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005bc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d00b      	beq.n	80005dc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005c4:	e000      	b.n	80005c8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005c6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005c8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d0f9      	beq.n	80005c6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005d2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005d6:	687a      	ldr	r2, [r7, #4]
 80005d8:	b2d2      	uxtb	r2, r2
 80005da:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005dc:	687b      	ldr	r3, [r7, #4]
}
 80005de:	4618      	mov	r0, r3
 80005e0:	370c      	adds	r7, #12
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr

080005ea <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file,char*ptr, int len)
{
 80005ea:	b580      	push	{r7, lr}
 80005ec:	b086      	sub	sp, #24
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	60f8      	str	r0, [r7, #12]
 80005f2:	60b9      	str	r1, [r7, #8]
 80005f4:	607a      	str	r2, [r7, #4]
	int i=0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	617b      	str	r3, [r7, #20]
	for (i=0;i<len;i++)
 80005fa:	2300      	movs	r3, #0
 80005fc:	617b      	str	r3, [r7, #20]
 80005fe:	e009      	b.n	8000614 <_write+0x2a>
	{
		ITM_SendChar((*ptr++));
 8000600:	68bb      	ldr	r3, [r7, #8]
 8000602:	1c5a      	adds	r2, r3, #1
 8000604:	60ba      	str	r2, [r7, #8]
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	4618      	mov	r0, r3
 800060a:	f7ff ffc7 	bl	800059c <ITM_SendChar>
	for (i=0;i<len;i++)
 800060e:	697b      	ldr	r3, [r7, #20]
 8000610:	3301      	adds	r3, #1
 8000612:	617b      	str	r3, [r7, #20]
 8000614:	697a      	ldr	r2, [r7, #20]
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	429a      	cmp	r2, r3
 800061a:	dbf1      	blt.n	8000600 <_write+0x16>
	}
	return len;
 800061c:	687b      	ldr	r3, [r7, #4]
}
 800061e:	4618      	mov	r0, r3
 8000620:	3718      	adds	r7, #24
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
	...

08000628 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000628:	b5b0      	push	{r4, r5, r7, lr}
 800062a:	b08e      	sub	sp, #56	; 0x38
 800062c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800062e:	f000 fa89 	bl	8000b44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000632:	f000 f837 	bl	80006a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000636:	f000 f89f 	bl	8000778 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  printf("starting");
 800063a:	4815      	ldr	r0, [pc, #84]	; (8000690 <main+0x68>)
 800063c:	f003 f8b4 	bl	80037a8 <iprintf>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000640:	4b14      	ldr	r3, [pc, #80]	; (8000694 <main+0x6c>)
 8000642:	f107 041c 	add.w	r4, r7, #28
 8000646:	461d      	mov	r5, r3
 8000648:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800064a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800064c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000650:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000654:	f107 031c 	add.w	r3, r7, #28
 8000658:	2100      	movs	r1, #0
 800065a:	4618      	mov	r0, r3
 800065c:	f001 fcc5 	bl	8001fea <osThreadCreate>
 8000660:	4603      	mov	r3, r0
 8000662:	4a0d      	ldr	r2, [pc, #52]	; (8000698 <main+0x70>)
 8000664:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  //define the thread
  osThreadDef(Task2,task2_init,osPriorityAboveNormal,0,128);
 8000666:	4b0d      	ldr	r3, [pc, #52]	; (800069c <main+0x74>)
 8000668:	463c      	mov	r4, r7
 800066a:	461d      	mov	r5, r3
 800066c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800066e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000670:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000674:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  //create thread and assign ID
  Task2handler = osThreadCreate(osThread(Task2), NULL);
 8000678:	463b      	mov	r3, r7
 800067a:	2100      	movs	r1, #0
 800067c:	4618      	mov	r0, r3
 800067e:	f001 fcb4 	bl	8001fea <osThreadCreate>
 8000682:	4603      	mov	r3, r0
 8000684:	4a06      	ldr	r2, [pc, #24]	; (80006a0 <main+0x78>)
 8000686:	6013      	str	r3, [r2, #0]


  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000688:	f001 fca8 	bl	8001fdc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800068c:	e7fe      	b.n	800068c <main+0x64>
 800068e:	bf00      	nop
 8000690:	080044b0 	.word	0x080044b0
 8000694:	080044bc 	.word	0x080044bc
 8000698:	200040a4 	.word	0x200040a4
 800069c:	080044d8 	.word	0x080044d8
 80006a0:	200040a8 	.word	0x200040a8

080006a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b094      	sub	sp, #80	; 0x50
 80006a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006aa:	f107 0320 	add.w	r3, r7, #32
 80006ae:	2230      	movs	r2, #48	; 0x30
 80006b0:	2100      	movs	r1, #0
 80006b2:	4618      	mov	r0, r3
 80006b4:	f003 f815 	bl	80036e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b8:	f107 030c 	add.w	r3, r7, #12
 80006bc:	2200      	movs	r2, #0
 80006be:	601a      	str	r2, [r3, #0]
 80006c0:	605a      	str	r2, [r3, #4]
 80006c2:	609a      	str	r2, [r3, #8]
 80006c4:	60da      	str	r2, [r3, #12]
 80006c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006c8:	2300      	movs	r3, #0
 80006ca:	60bb      	str	r3, [r7, #8]
 80006cc:	4b28      	ldr	r3, [pc, #160]	; (8000770 <SystemClock_Config+0xcc>)
 80006ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d0:	4a27      	ldr	r2, [pc, #156]	; (8000770 <SystemClock_Config+0xcc>)
 80006d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006d6:	6413      	str	r3, [r2, #64]	; 0x40
 80006d8:	4b25      	ldr	r3, [pc, #148]	; (8000770 <SystemClock_Config+0xcc>)
 80006da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006e0:	60bb      	str	r3, [r7, #8]
 80006e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006e4:	2300      	movs	r3, #0
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	4b22      	ldr	r3, [pc, #136]	; (8000774 <SystemClock_Config+0xd0>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a21      	ldr	r2, [pc, #132]	; (8000774 <SystemClock_Config+0xd0>)
 80006ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006f2:	6013      	str	r3, [r2, #0]
 80006f4:	4b1f      	ldr	r3, [pc, #124]	; (8000774 <SystemClock_Config+0xd0>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006fc:	607b      	str	r3, [r7, #4]
 80006fe:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000700:	2301      	movs	r3, #1
 8000702:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000704:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000708:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800070a:	2302      	movs	r3, #2
 800070c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800070e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000712:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000714:	2304      	movs	r3, #4
 8000716:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000718:	23a8      	movs	r3, #168	; 0xa8
 800071a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800071c:	2302      	movs	r3, #2
 800071e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000720:	2304      	movs	r3, #4
 8000722:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000724:	f107 0320 	add.w	r3, r7, #32
 8000728:	4618      	mov	r0, r3
 800072a:	f000 fcff 	bl	800112c <HAL_RCC_OscConfig>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000734:	f000 f896 	bl	8000864 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000738:	230f      	movs	r3, #15
 800073a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800073c:	2302      	movs	r3, #2
 800073e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000740:	2300      	movs	r3, #0
 8000742:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000744:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000748:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800074a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800074e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000750:	f107 030c 	add.w	r3, r7, #12
 8000754:	2105      	movs	r1, #5
 8000756:	4618      	mov	r0, r3
 8000758:	f000 ff60 	bl	800161c <HAL_RCC_ClockConfig>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000762:	f000 f87f 	bl	8000864 <Error_Handler>
  }
}
 8000766:	bf00      	nop
 8000768:	3750      	adds	r7, #80	; 0x50
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	40023800 	.word	0x40023800
 8000774:	40007000 	.word	0x40007000

08000778 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b088      	sub	sp, #32
 800077c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800077e:	f107 030c 	add.w	r3, r7, #12
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
 8000786:	605a      	str	r2, [r3, #4]
 8000788:	609a      	str	r2, [r3, #8]
 800078a:	60da      	str	r2, [r3, #12]
 800078c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	60bb      	str	r3, [r7, #8]
 8000792:	4b19      	ldr	r3, [pc, #100]	; (80007f8 <MX_GPIO_Init+0x80>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	4a18      	ldr	r2, [pc, #96]	; (80007f8 <MX_GPIO_Init+0x80>)
 8000798:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800079c:	6313      	str	r3, [r2, #48]	; 0x30
 800079e:	4b16      	ldr	r3, [pc, #88]	; (80007f8 <MX_GPIO_Init+0x80>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007a6:	60bb      	str	r3, [r7, #8]
 80007a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	607b      	str	r3, [r7, #4]
 80007ae:	4b12      	ldr	r3, [pc, #72]	; (80007f8 <MX_GPIO_Init+0x80>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	4a11      	ldr	r2, [pc, #68]	; (80007f8 <MX_GPIO_Init+0x80>)
 80007b4:	f043 0308 	orr.w	r3, r3, #8
 80007b8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ba:	4b0f      	ldr	r3, [pc, #60]	; (80007f8 <MX_GPIO_Init+0x80>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	f003 0308 	and.w	r3, r3, #8
 80007c2:	607b      	str	r3, [r7, #4]
 80007c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80007c6:	2200      	movs	r2, #0
 80007c8:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80007cc:	480b      	ldr	r0, [pc, #44]	; (80007fc <MX_GPIO_Init+0x84>)
 80007ce:	f000 fc79 	bl	80010c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80007d2:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80007d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d8:	2301      	movs	r3, #1
 80007da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e0:	2300      	movs	r3, #0
 80007e2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007e4:	f107 030c 	add.w	r3, r7, #12
 80007e8:	4619      	mov	r1, r3
 80007ea:	4804      	ldr	r0, [pc, #16]	; (80007fc <MX_GPIO_Init+0x84>)
 80007ec:	f000 face 	bl	8000d8c <HAL_GPIO_Init>

}
 80007f0:	bf00      	nop
 80007f2:	3720      	adds	r7, #32
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	40023800 	.word	0x40023800
 80007fc:	40020c00 	.word	0x40020c00

08000800 <task2_init>:

/* USER CODE BEGIN 4 */
void task2_init(void*argument)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
//			osDelayUntil(&PreviousWakeTime, 3000);
//		}
//	}
	  for(;;)
	  {
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8000808:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800080c:	4803      	ldr	r0, [pc, #12]	; (800081c <task2_init+0x1c>)
 800080e:	f000 fc72 	bl	80010f6 <HAL_GPIO_TogglePin>
		//printf("DefaultTask\n");
	    osDelay(1);
 8000812:	2001      	movs	r0, #1
 8000814:	f001 fc35 	bl	8002082 <osDelay>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8000818:	e7f6      	b.n	8000808 <task2_init+0x8>
 800081a:	bf00      	nop
 800081c:	40020c00 	.word	0x40020c00

08000820 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000828:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800082c:	4803      	ldr	r0, [pc, #12]	; (800083c <StartDefaultTask+0x1c>)
 800082e:	f000 fc62 	bl	80010f6 <HAL_GPIO_TogglePin>
	//printf("DefaultTask\n");
    osDelay(1);
 8000832:	2001      	movs	r0, #1
 8000834:	f001 fc25 	bl	8002082 <osDelay>
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000838:	e7f6      	b.n	8000828 <StartDefaultTask+0x8>
 800083a:	bf00      	nop
 800083c:	40020c00 	.word	0x40020c00

08000840 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a04      	ldr	r2, [pc, #16]	; (8000860 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800084e:	4293      	cmp	r3, r2
 8000850:	d101      	bne.n	8000856 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000852:	f000 f999 	bl	8000b88 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000856:	bf00      	nop
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40010000 	.word	0x40010000

08000864 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000868:	b672      	cpsid	i
}
 800086a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800086c:	e7fe      	b.n	800086c <Error_Handler+0x8>
	...

08000870 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	607b      	str	r3, [r7, #4]
 800087a:	4b12      	ldr	r3, [pc, #72]	; (80008c4 <HAL_MspInit+0x54>)
 800087c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800087e:	4a11      	ldr	r2, [pc, #68]	; (80008c4 <HAL_MspInit+0x54>)
 8000880:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000884:	6453      	str	r3, [r2, #68]	; 0x44
 8000886:	4b0f      	ldr	r3, [pc, #60]	; (80008c4 <HAL_MspInit+0x54>)
 8000888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800088a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000892:	2300      	movs	r3, #0
 8000894:	603b      	str	r3, [r7, #0]
 8000896:	4b0b      	ldr	r3, [pc, #44]	; (80008c4 <HAL_MspInit+0x54>)
 8000898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800089a:	4a0a      	ldr	r2, [pc, #40]	; (80008c4 <HAL_MspInit+0x54>)
 800089c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008a0:	6413      	str	r3, [r2, #64]	; 0x40
 80008a2:	4b08      	ldr	r3, [pc, #32]	; (80008c4 <HAL_MspInit+0x54>)
 80008a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008aa:	603b      	str	r3, [r7, #0]
 80008ac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008ae:	2200      	movs	r2, #0
 80008b0:	210f      	movs	r1, #15
 80008b2:	f06f 0001 	mvn.w	r0, #1
 80008b6:	f000 fa3f 	bl	8000d38 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	40023800 	.word	0x40023800

080008c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b08c      	sub	sp, #48	; 0x30
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80008d0:	2300      	movs	r3, #0
 80008d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80008d4:	2300      	movs	r3, #0
 80008d6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 80008d8:	2200      	movs	r2, #0
 80008da:	6879      	ldr	r1, [r7, #4]
 80008dc:	2019      	movs	r0, #25
 80008de:	f000 fa2b 	bl	8000d38 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80008e2:	2019      	movs	r0, #25
 80008e4:	f000 fa44 	bl	8000d70 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80008e8:	2300      	movs	r3, #0
 80008ea:	60fb      	str	r3, [r7, #12]
 80008ec:	4b1f      	ldr	r3, [pc, #124]	; (800096c <HAL_InitTick+0xa4>)
 80008ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008f0:	4a1e      	ldr	r2, [pc, #120]	; (800096c <HAL_InitTick+0xa4>)
 80008f2:	f043 0301 	orr.w	r3, r3, #1
 80008f6:	6453      	str	r3, [r2, #68]	; 0x44
 80008f8:	4b1c      	ldr	r3, [pc, #112]	; (800096c <HAL_InitTick+0xa4>)
 80008fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008fc:	f003 0301 	and.w	r3, r3, #1
 8000900:	60fb      	str	r3, [r7, #12]
 8000902:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000904:	f107 0210 	add.w	r2, r7, #16
 8000908:	f107 0314 	add.w	r3, r7, #20
 800090c:	4611      	mov	r1, r2
 800090e:	4618      	mov	r0, r3
 8000910:	f001 f86c 	bl	80019ec <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000914:	f001 f856 	bl	80019c4 <HAL_RCC_GetPCLK2Freq>
 8000918:	4603      	mov	r3, r0
 800091a:	005b      	lsls	r3, r3, #1
 800091c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800091e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000920:	4a13      	ldr	r2, [pc, #76]	; (8000970 <HAL_InitTick+0xa8>)
 8000922:	fba2 2303 	umull	r2, r3, r2, r3
 8000926:	0c9b      	lsrs	r3, r3, #18
 8000928:	3b01      	subs	r3, #1
 800092a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800092c:	4b11      	ldr	r3, [pc, #68]	; (8000974 <HAL_InitTick+0xac>)
 800092e:	4a12      	ldr	r2, [pc, #72]	; (8000978 <HAL_InitTick+0xb0>)
 8000930:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000932:	4b10      	ldr	r3, [pc, #64]	; (8000974 <HAL_InitTick+0xac>)
 8000934:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000938:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800093a:	4a0e      	ldr	r2, [pc, #56]	; (8000974 <HAL_InitTick+0xac>)
 800093c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800093e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000940:	4b0c      	ldr	r3, [pc, #48]	; (8000974 <HAL_InitTick+0xac>)
 8000942:	2200      	movs	r2, #0
 8000944:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000946:	4b0b      	ldr	r3, [pc, #44]	; (8000974 <HAL_InitTick+0xac>)
 8000948:	2200      	movs	r2, #0
 800094a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800094c:	4809      	ldr	r0, [pc, #36]	; (8000974 <HAL_InitTick+0xac>)
 800094e:	f001 f87f 	bl	8001a50 <HAL_TIM_Base_Init>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d104      	bne.n	8000962 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000958:	4806      	ldr	r0, [pc, #24]	; (8000974 <HAL_InitTick+0xac>)
 800095a:	f001 f8d3 	bl	8001b04 <HAL_TIM_Base_Start_IT>
 800095e:	4603      	mov	r3, r0
 8000960:	e000      	b.n	8000964 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000962:	2301      	movs	r3, #1
}
 8000964:	4618      	mov	r0, r3
 8000966:	3730      	adds	r7, #48	; 0x30
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	40023800 	.word	0x40023800
 8000970:	431bde83 	.word	0x431bde83
 8000974:	200040ac 	.word	0x200040ac
 8000978:	40010000 	.word	0x40010000

0800097c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000980:	e7fe      	b.n	8000980 <NMI_Handler+0x4>

08000982 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000982:	b480      	push	{r7}
 8000984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000986:	e7fe      	b.n	8000986 <HardFault_Handler+0x4>

08000988 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800098c:	e7fe      	b.n	800098c <MemManage_Handler+0x4>

0800098e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800098e:	b480      	push	{r7}
 8000990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000992:	e7fe      	b.n	8000992 <BusFault_Handler+0x4>

08000994 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000998:	e7fe      	b.n	8000998 <UsageFault_Handler+0x4>

0800099a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800099a:	b480      	push	{r7}
 800099c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800099e:	bf00      	nop
 80009a0:	46bd      	mov	sp, r7
 80009a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a6:	4770      	bx	lr

080009a8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80009ac:	4802      	ldr	r0, [pc, #8]	; (80009b8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80009ae:	f001 f919 	bl	8001be4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80009b2:	bf00      	nop
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	200040ac 	.word	0x200040ac

080009bc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b086      	sub	sp, #24
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	60f8      	str	r0, [r7, #12]
 80009c4:	60b9      	str	r1, [r7, #8]
 80009c6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009c8:	2300      	movs	r3, #0
 80009ca:	617b      	str	r3, [r7, #20]
 80009cc:	e00a      	b.n	80009e4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009ce:	f3af 8000 	nop.w
 80009d2:	4601      	mov	r1, r0
 80009d4:	68bb      	ldr	r3, [r7, #8]
 80009d6:	1c5a      	adds	r2, r3, #1
 80009d8:	60ba      	str	r2, [r7, #8]
 80009da:	b2ca      	uxtb	r2, r1
 80009dc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	3301      	adds	r3, #1
 80009e2:	617b      	str	r3, [r7, #20]
 80009e4:	697a      	ldr	r2, [r7, #20]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	429a      	cmp	r2, r3
 80009ea:	dbf0      	blt.n	80009ce <_read+0x12>
	}

return len;
 80009ec:	687b      	ldr	r3, [r7, #4]
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3718      	adds	r7, #24
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <_close>:
	}
	return len;
}

int _close(int file)
{
 80009f6:	b480      	push	{r7}
 80009f8:	b083      	sub	sp, #12
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	6078      	str	r0, [r7, #4]
	return -1;
 80009fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	370c      	adds	r7, #12
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr

08000a0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a0e:	b480      	push	{r7}
 8000a10:	b083      	sub	sp, #12
 8000a12:	af00      	add	r7, sp, #0
 8000a14:	6078      	str	r0, [r7, #4]
 8000a16:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a1e:	605a      	str	r2, [r3, #4]
	return 0;
 8000a20:	2300      	movs	r3, #0
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	370c      	adds	r7, #12
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr

08000a2e <_isatty>:

int _isatty(int file)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	b083      	sub	sp, #12
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	6078      	str	r0, [r7, #4]
	return 1;
 8000a36:	2301      	movs	r3, #1
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	370c      	adds	r7, #12
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a42:	4770      	bx	lr

08000a44 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b085      	sub	sp, #20
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	60f8      	str	r0, [r7, #12]
 8000a4c:	60b9      	str	r1, [r7, #8]
 8000a4e:	607a      	str	r2, [r7, #4]
	return 0;
 8000a50:	2300      	movs	r3, #0
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3714      	adds	r7, #20
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr
	...

08000a60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a68:	4a14      	ldr	r2, [pc, #80]	; (8000abc <_sbrk+0x5c>)
 8000a6a:	4b15      	ldr	r3, [pc, #84]	; (8000ac0 <_sbrk+0x60>)
 8000a6c:	1ad3      	subs	r3, r2, r3
 8000a6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a74:	4b13      	ldr	r3, [pc, #76]	; (8000ac4 <_sbrk+0x64>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d102      	bne.n	8000a82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a7c:	4b11      	ldr	r3, [pc, #68]	; (8000ac4 <_sbrk+0x64>)
 8000a7e:	4a12      	ldr	r2, [pc, #72]	; (8000ac8 <_sbrk+0x68>)
 8000a80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a82:	4b10      	ldr	r3, [pc, #64]	; (8000ac4 <_sbrk+0x64>)
 8000a84:	681a      	ldr	r2, [r3, #0]
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	4413      	add	r3, r2
 8000a8a:	693a      	ldr	r2, [r7, #16]
 8000a8c:	429a      	cmp	r2, r3
 8000a8e:	d207      	bcs.n	8000aa0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a90:	f002 fd04 	bl	800349c <__errno>
 8000a94:	4603      	mov	r3, r0
 8000a96:	220c      	movs	r2, #12
 8000a98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a9e:	e009      	b.n	8000ab4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000aa0:	4b08      	ldr	r3, [pc, #32]	; (8000ac4 <_sbrk+0x64>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000aa6:	4b07      	ldr	r3, [pc, #28]	; (8000ac4 <_sbrk+0x64>)
 8000aa8:	681a      	ldr	r2, [r3, #0]
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	4413      	add	r3, r2
 8000aae:	4a05      	ldr	r2, [pc, #20]	; (8000ac4 <_sbrk+0x64>)
 8000ab0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ab2:	68fb      	ldr	r3, [r7, #12]
}
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	3718      	adds	r7, #24
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	20020000 	.word	0x20020000
 8000ac0:	00000400 	.word	0x00000400
 8000ac4:	20000344 	.word	0x20000344
 8000ac8:	20004108 	.word	0x20004108

08000acc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ad0:	4b06      	ldr	r3, [pc, #24]	; (8000aec <SystemInit+0x20>)
 8000ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ad6:	4a05      	ldr	r2, [pc, #20]	; (8000aec <SystemInit+0x20>)
 8000ad8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000adc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ae0:	bf00      	nop
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	e000ed00 	.word	0xe000ed00

08000af0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000af0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b28 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000af4:	480d      	ldr	r0, [pc, #52]	; (8000b2c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000af6:	490e      	ldr	r1, [pc, #56]	; (8000b30 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000af8:	4a0e      	ldr	r2, [pc, #56]	; (8000b34 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000afa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000afc:	e002      	b.n	8000b04 <LoopCopyDataInit>

08000afe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000afe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b02:	3304      	adds	r3, #4

08000b04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b08:	d3f9      	bcc.n	8000afe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b0a:	4a0b      	ldr	r2, [pc, #44]	; (8000b38 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b0c:	4c0b      	ldr	r4, [pc, #44]	; (8000b3c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b10:	e001      	b.n	8000b16 <LoopFillZerobss>

08000b12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b14:	3204      	adds	r2, #4

08000b16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b18:	d3fb      	bcc.n	8000b12 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000b1a:	f7ff ffd7 	bl	8000acc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b1e:	f002 fdb9 	bl	8003694 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b22:	f7ff fd81 	bl	8000628 <main>
  bx  lr    
 8000b26:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000b28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b30:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000b34:	080045bc 	.word	0x080045bc
  ldr r2, =_sbss
 8000b38:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000b3c:	20004108 	.word	0x20004108

08000b40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b40:	e7fe      	b.n	8000b40 <ADC_IRQHandler>
	...

08000b44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b48:	4b0e      	ldr	r3, [pc, #56]	; (8000b84 <HAL_Init+0x40>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a0d      	ldr	r2, [pc, #52]	; (8000b84 <HAL_Init+0x40>)
 8000b4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b54:	4b0b      	ldr	r3, [pc, #44]	; (8000b84 <HAL_Init+0x40>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a0a      	ldr	r2, [pc, #40]	; (8000b84 <HAL_Init+0x40>)
 8000b5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b60:	4b08      	ldr	r3, [pc, #32]	; (8000b84 <HAL_Init+0x40>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a07      	ldr	r2, [pc, #28]	; (8000b84 <HAL_Init+0x40>)
 8000b66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b6c:	2003      	movs	r0, #3
 8000b6e:	f000 f8d8 	bl	8000d22 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b72:	200f      	movs	r0, #15
 8000b74:	f7ff fea8 	bl	80008c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b78:	f7ff fe7a 	bl	8000870 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b7c:	2300      	movs	r3, #0
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40023c00 	.word	0x40023c00

08000b88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b8c:	4b06      	ldr	r3, [pc, #24]	; (8000ba8 <HAL_IncTick+0x20>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	461a      	mov	r2, r3
 8000b92:	4b06      	ldr	r3, [pc, #24]	; (8000bac <HAL_IncTick+0x24>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	4413      	add	r3, r2
 8000b98:	4a04      	ldr	r2, [pc, #16]	; (8000bac <HAL_IncTick+0x24>)
 8000b9a:	6013      	str	r3, [r2, #0]
}
 8000b9c:	bf00      	nop
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	20000008 	.word	0x20000008
 8000bac:	200040f4 	.word	0x200040f4

08000bb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000bb4:	4b03      	ldr	r3, [pc, #12]	; (8000bc4 <HAL_GetTick+0x14>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	200040f4 	.word	0x200040f4

08000bc8 <__NVIC_SetPriorityGrouping>:
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	f003 0307 	and.w	r3, r3, #7
 8000bd6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bd8:	4b0c      	ldr	r3, [pc, #48]	; (8000c0c <__NVIC_SetPriorityGrouping+0x44>)
 8000bda:	68db      	ldr	r3, [r3, #12]
 8000bdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bde:	68ba      	ldr	r2, [r7, #8]
 8000be0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000be4:	4013      	ands	r3, r2
 8000be6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bec:	68bb      	ldr	r3, [r7, #8]
 8000bee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bf0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bf4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bf8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bfa:	4a04      	ldr	r2, [pc, #16]	; (8000c0c <__NVIC_SetPriorityGrouping+0x44>)
 8000bfc:	68bb      	ldr	r3, [r7, #8]
 8000bfe:	60d3      	str	r3, [r2, #12]
}
 8000c00:	bf00      	nop
 8000c02:	3714      	adds	r7, #20
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr
 8000c0c:	e000ed00 	.word	0xe000ed00

08000c10 <__NVIC_GetPriorityGrouping>:
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c14:	4b04      	ldr	r3, [pc, #16]	; (8000c28 <__NVIC_GetPriorityGrouping+0x18>)
 8000c16:	68db      	ldr	r3, [r3, #12]
 8000c18:	0a1b      	lsrs	r3, r3, #8
 8000c1a:	f003 0307 	and.w	r3, r3, #7
}
 8000c1e:	4618      	mov	r0, r3
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr
 8000c28:	e000ed00 	.word	0xe000ed00

08000c2c <__NVIC_EnableIRQ>:
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	db0b      	blt.n	8000c56 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c3e:	79fb      	ldrb	r3, [r7, #7]
 8000c40:	f003 021f 	and.w	r2, r3, #31
 8000c44:	4907      	ldr	r1, [pc, #28]	; (8000c64 <__NVIC_EnableIRQ+0x38>)
 8000c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4a:	095b      	lsrs	r3, r3, #5
 8000c4c:	2001      	movs	r0, #1
 8000c4e:	fa00 f202 	lsl.w	r2, r0, r2
 8000c52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000c56:	bf00      	nop
 8000c58:	370c      	adds	r7, #12
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	e000e100 	.word	0xe000e100

08000c68 <__NVIC_SetPriority>:
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	4603      	mov	r3, r0
 8000c70:	6039      	str	r1, [r7, #0]
 8000c72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	db0a      	blt.n	8000c92 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	b2da      	uxtb	r2, r3
 8000c80:	490c      	ldr	r1, [pc, #48]	; (8000cb4 <__NVIC_SetPriority+0x4c>)
 8000c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c86:	0112      	lsls	r2, r2, #4
 8000c88:	b2d2      	uxtb	r2, r2
 8000c8a:	440b      	add	r3, r1
 8000c8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000c90:	e00a      	b.n	8000ca8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	b2da      	uxtb	r2, r3
 8000c96:	4908      	ldr	r1, [pc, #32]	; (8000cb8 <__NVIC_SetPriority+0x50>)
 8000c98:	79fb      	ldrb	r3, [r7, #7]
 8000c9a:	f003 030f 	and.w	r3, r3, #15
 8000c9e:	3b04      	subs	r3, #4
 8000ca0:	0112      	lsls	r2, r2, #4
 8000ca2:	b2d2      	uxtb	r2, r2
 8000ca4:	440b      	add	r3, r1
 8000ca6:	761a      	strb	r2, [r3, #24]
}
 8000ca8:	bf00      	nop
 8000caa:	370c      	adds	r7, #12
 8000cac:	46bd      	mov	sp, r7
 8000cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb2:	4770      	bx	lr
 8000cb4:	e000e100 	.word	0xe000e100
 8000cb8:	e000ed00 	.word	0xe000ed00

08000cbc <NVIC_EncodePriority>:
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b089      	sub	sp, #36	; 0x24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	60f8      	str	r0, [r7, #12]
 8000cc4:	60b9      	str	r1, [r7, #8]
 8000cc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	f003 0307 	and.w	r3, r3, #7
 8000cce:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cd0:	69fb      	ldr	r3, [r7, #28]
 8000cd2:	f1c3 0307 	rsb	r3, r3, #7
 8000cd6:	2b04      	cmp	r3, #4
 8000cd8:	bf28      	it	cs
 8000cda:	2304      	movcs	r3, #4
 8000cdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cde:	69fb      	ldr	r3, [r7, #28]
 8000ce0:	3304      	adds	r3, #4
 8000ce2:	2b06      	cmp	r3, #6
 8000ce4:	d902      	bls.n	8000cec <NVIC_EncodePriority+0x30>
 8000ce6:	69fb      	ldr	r3, [r7, #28]
 8000ce8:	3b03      	subs	r3, #3
 8000cea:	e000      	b.n	8000cee <NVIC_EncodePriority+0x32>
 8000cec:	2300      	movs	r3, #0
 8000cee:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8000cf4:	69bb      	ldr	r3, [r7, #24]
 8000cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cfa:	43da      	mvns	r2, r3
 8000cfc:	68bb      	ldr	r3, [r7, #8]
 8000cfe:	401a      	ands	r2, r3
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d04:	f04f 31ff 	mov.w	r1, #4294967295
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0e:	43d9      	mvns	r1, r3
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d14:	4313      	orrs	r3, r2
}
 8000d16:	4618      	mov	r0, r3
 8000d18:	3724      	adds	r7, #36	; 0x24
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr

08000d22 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d22:	b580      	push	{r7, lr}
 8000d24:	b082      	sub	sp, #8
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d2a:	6878      	ldr	r0, [r7, #4]
 8000d2c:	f7ff ff4c 	bl	8000bc8 <__NVIC_SetPriorityGrouping>
}
 8000d30:	bf00      	nop
 8000d32:	3708      	adds	r7, #8
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}

08000d38 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b086      	sub	sp, #24
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	4603      	mov	r3, r0
 8000d40:	60b9      	str	r1, [r7, #8]
 8000d42:	607a      	str	r2, [r7, #4]
 8000d44:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d46:	2300      	movs	r3, #0
 8000d48:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d4a:	f7ff ff61 	bl	8000c10 <__NVIC_GetPriorityGrouping>
 8000d4e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d50:	687a      	ldr	r2, [r7, #4]
 8000d52:	68b9      	ldr	r1, [r7, #8]
 8000d54:	6978      	ldr	r0, [r7, #20]
 8000d56:	f7ff ffb1 	bl	8000cbc <NVIC_EncodePriority>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d60:	4611      	mov	r1, r2
 8000d62:	4618      	mov	r0, r3
 8000d64:	f7ff ff80 	bl	8000c68 <__NVIC_SetPriority>
}
 8000d68:	bf00      	nop
 8000d6a:	3718      	adds	r7, #24
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}

08000d70 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f7ff ff54 	bl	8000c2c <__NVIC_EnableIRQ>
}
 8000d84:	bf00      	nop
 8000d86:	3708      	adds	r7, #8
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}

08000d8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b089      	sub	sp, #36	; 0x24
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d96:	2300      	movs	r3, #0
 8000d98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000da2:	2300      	movs	r3, #0
 8000da4:	61fb      	str	r3, [r7, #28]
 8000da6:	e16b      	b.n	8001080 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000da8:	2201      	movs	r2, #1
 8000daa:	69fb      	ldr	r3, [r7, #28]
 8000dac:	fa02 f303 	lsl.w	r3, r2, r3
 8000db0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	697a      	ldr	r2, [r7, #20]
 8000db8:	4013      	ands	r3, r2
 8000dba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000dbc:	693a      	ldr	r2, [r7, #16]
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	f040 815a 	bne.w	800107a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	f003 0303 	and.w	r3, r3, #3
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d005      	beq.n	8000dde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dda:	2b02      	cmp	r3, #2
 8000ddc:	d130      	bne.n	8000e40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	689b      	ldr	r3, [r3, #8]
 8000de2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000de4:	69fb      	ldr	r3, [r7, #28]
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	2203      	movs	r2, #3
 8000dea:	fa02 f303 	lsl.w	r3, r2, r3
 8000dee:	43db      	mvns	r3, r3
 8000df0:	69ba      	ldr	r2, [r7, #24]
 8000df2:	4013      	ands	r3, r2
 8000df4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	68da      	ldr	r2, [r3, #12]
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	005b      	lsls	r3, r3, #1
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	69ba      	ldr	r2, [r7, #24]
 8000e04:	4313      	orrs	r3, r2
 8000e06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	69ba      	ldr	r2, [r7, #24]
 8000e0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e14:	2201      	movs	r2, #1
 8000e16:	69fb      	ldr	r3, [r7, #28]
 8000e18:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1c:	43db      	mvns	r3, r3
 8000e1e:	69ba      	ldr	r2, [r7, #24]
 8000e20:	4013      	ands	r3, r2
 8000e22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	091b      	lsrs	r3, r3, #4
 8000e2a:	f003 0201 	and.w	r2, r3, #1
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	fa02 f303 	lsl.w	r3, r2, r3
 8000e34:	69ba      	ldr	r2, [r7, #24]
 8000e36:	4313      	orrs	r3, r2
 8000e38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	69ba      	ldr	r2, [r7, #24]
 8000e3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	f003 0303 	and.w	r3, r3, #3
 8000e48:	2b03      	cmp	r3, #3
 8000e4a:	d017      	beq.n	8000e7c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	005b      	lsls	r3, r3, #1
 8000e56:	2203      	movs	r2, #3
 8000e58:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5c:	43db      	mvns	r3, r3
 8000e5e:	69ba      	ldr	r2, [r7, #24]
 8000e60:	4013      	ands	r3, r2
 8000e62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	689a      	ldr	r2, [r3, #8]
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	005b      	lsls	r3, r3, #1
 8000e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e70:	69ba      	ldr	r2, [r7, #24]
 8000e72:	4313      	orrs	r3, r2
 8000e74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	69ba      	ldr	r2, [r7, #24]
 8000e7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	f003 0303 	and.w	r3, r3, #3
 8000e84:	2b02      	cmp	r3, #2
 8000e86:	d123      	bne.n	8000ed0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e88:	69fb      	ldr	r3, [r7, #28]
 8000e8a:	08da      	lsrs	r2, r3, #3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	3208      	adds	r2, #8
 8000e90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	f003 0307 	and.w	r3, r3, #7
 8000e9c:	009b      	lsls	r3, r3, #2
 8000e9e:	220f      	movs	r2, #15
 8000ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea4:	43db      	mvns	r3, r3
 8000ea6:	69ba      	ldr	r2, [r7, #24]
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	691a      	ldr	r2, [r3, #16]
 8000eb0:	69fb      	ldr	r3, [r7, #28]
 8000eb2:	f003 0307 	and.w	r3, r3, #7
 8000eb6:	009b      	lsls	r3, r3, #2
 8000eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebc:	69ba      	ldr	r2, [r7, #24]
 8000ebe:	4313      	orrs	r3, r2
 8000ec0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	08da      	lsrs	r2, r3, #3
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	3208      	adds	r2, #8
 8000eca:	69b9      	ldr	r1, [r7, #24]
 8000ecc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	005b      	lsls	r3, r3, #1
 8000eda:	2203      	movs	r2, #3
 8000edc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee0:	43db      	mvns	r3, r3
 8000ee2:	69ba      	ldr	r2, [r7, #24]
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	f003 0203 	and.w	r2, r3, #3
 8000ef0:	69fb      	ldr	r3, [r7, #28]
 8000ef2:	005b      	lsls	r3, r3, #1
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	69ba      	ldr	r2, [r7, #24]
 8000efa:	4313      	orrs	r3, r2
 8000efc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	69ba      	ldr	r2, [r7, #24]
 8000f02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	f000 80b4 	beq.w	800107a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f12:	2300      	movs	r3, #0
 8000f14:	60fb      	str	r3, [r7, #12]
 8000f16:	4b60      	ldr	r3, [pc, #384]	; (8001098 <HAL_GPIO_Init+0x30c>)
 8000f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f1a:	4a5f      	ldr	r2, [pc, #380]	; (8001098 <HAL_GPIO_Init+0x30c>)
 8000f1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f20:	6453      	str	r3, [r2, #68]	; 0x44
 8000f22:	4b5d      	ldr	r3, [pc, #372]	; (8001098 <HAL_GPIO_Init+0x30c>)
 8000f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f2a:	60fb      	str	r3, [r7, #12]
 8000f2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f2e:	4a5b      	ldr	r2, [pc, #364]	; (800109c <HAL_GPIO_Init+0x310>)
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	089b      	lsrs	r3, r3, #2
 8000f34:	3302      	adds	r3, #2
 8000f36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f3c:	69fb      	ldr	r3, [r7, #28]
 8000f3e:	f003 0303 	and.w	r3, r3, #3
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	220f      	movs	r2, #15
 8000f46:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4a:	43db      	mvns	r3, r3
 8000f4c:	69ba      	ldr	r2, [r7, #24]
 8000f4e:	4013      	ands	r3, r2
 8000f50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4a52      	ldr	r2, [pc, #328]	; (80010a0 <HAL_GPIO_Init+0x314>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d02b      	beq.n	8000fb2 <HAL_GPIO_Init+0x226>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4a51      	ldr	r2, [pc, #324]	; (80010a4 <HAL_GPIO_Init+0x318>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d025      	beq.n	8000fae <HAL_GPIO_Init+0x222>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a50      	ldr	r2, [pc, #320]	; (80010a8 <HAL_GPIO_Init+0x31c>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d01f      	beq.n	8000faa <HAL_GPIO_Init+0x21e>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4a4f      	ldr	r2, [pc, #316]	; (80010ac <HAL_GPIO_Init+0x320>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d019      	beq.n	8000fa6 <HAL_GPIO_Init+0x21a>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4a4e      	ldr	r2, [pc, #312]	; (80010b0 <HAL_GPIO_Init+0x324>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d013      	beq.n	8000fa2 <HAL_GPIO_Init+0x216>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4a4d      	ldr	r2, [pc, #308]	; (80010b4 <HAL_GPIO_Init+0x328>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d00d      	beq.n	8000f9e <HAL_GPIO_Init+0x212>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4a4c      	ldr	r2, [pc, #304]	; (80010b8 <HAL_GPIO_Init+0x32c>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d007      	beq.n	8000f9a <HAL_GPIO_Init+0x20e>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4a4b      	ldr	r2, [pc, #300]	; (80010bc <HAL_GPIO_Init+0x330>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d101      	bne.n	8000f96 <HAL_GPIO_Init+0x20a>
 8000f92:	2307      	movs	r3, #7
 8000f94:	e00e      	b.n	8000fb4 <HAL_GPIO_Init+0x228>
 8000f96:	2308      	movs	r3, #8
 8000f98:	e00c      	b.n	8000fb4 <HAL_GPIO_Init+0x228>
 8000f9a:	2306      	movs	r3, #6
 8000f9c:	e00a      	b.n	8000fb4 <HAL_GPIO_Init+0x228>
 8000f9e:	2305      	movs	r3, #5
 8000fa0:	e008      	b.n	8000fb4 <HAL_GPIO_Init+0x228>
 8000fa2:	2304      	movs	r3, #4
 8000fa4:	e006      	b.n	8000fb4 <HAL_GPIO_Init+0x228>
 8000fa6:	2303      	movs	r3, #3
 8000fa8:	e004      	b.n	8000fb4 <HAL_GPIO_Init+0x228>
 8000faa:	2302      	movs	r3, #2
 8000fac:	e002      	b.n	8000fb4 <HAL_GPIO_Init+0x228>
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e000      	b.n	8000fb4 <HAL_GPIO_Init+0x228>
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	69fa      	ldr	r2, [r7, #28]
 8000fb6:	f002 0203 	and.w	r2, r2, #3
 8000fba:	0092      	lsls	r2, r2, #2
 8000fbc:	4093      	lsls	r3, r2
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fc4:	4935      	ldr	r1, [pc, #212]	; (800109c <HAL_GPIO_Init+0x310>)
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	089b      	lsrs	r3, r3, #2
 8000fca:	3302      	adds	r3, #2
 8000fcc:	69ba      	ldr	r2, [r7, #24]
 8000fce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fd2:	4b3b      	ldr	r3, [pc, #236]	; (80010c0 <HAL_GPIO_Init+0x334>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	43db      	mvns	r3, r3
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	4013      	ands	r3, r2
 8000fe0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d003      	beq.n	8000ff6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000fee:	69ba      	ldr	r2, [r7, #24]
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000ff6:	4a32      	ldr	r2, [pc, #200]	; (80010c0 <HAL_GPIO_Init+0x334>)
 8000ff8:	69bb      	ldr	r3, [r7, #24]
 8000ffa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000ffc:	4b30      	ldr	r3, [pc, #192]	; (80010c0 <HAL_GPIO_Init+0x334>)
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	43db      	mvns	r3, r3
 8001006:	69ba      	ldr	r2, [r7, #24]
 8001008:	4013      	ands	r3, r2
 800100a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001014:	2b00      	cmp	r3, #0
 8001016:	d003      	beq.n	8001020 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	4313      	orrs	r3, r2
 800101e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001020:	4a27      	ldr	r2, [pc, #156]	; (80010c0 <HAL_GPIO_Init+0x334>)
 8001022:	69bb      	ldr	r3, [r7, #24]
 8001024:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001026:	4b26      	ldr	r3, [pc, #152]	; (80010c0 <HAL_GPIO_Init+0x334>)
 8001028:	689b      	ldr	r3, [r3, #8]
 800102a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	43db      	mvns	r3, r3
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	4013      	ands	r3, r2
 8001034:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800103e:	2b00      	cmp	r3, #0
 8001040:	d003      	beq.n	800104a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001042:	69ba      	ldr	r2, [r7, #24]
 8001044:	693b      	ldr	r3, [r7, #16]
 8001046:	4313      	orrs	r3, r2
 8001048:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800104a:	4a1d      	ldr	r2, [pc, #116]	; (80010c0 <HAL_GPIO_Init+0x334>)
 800104c:	69bb      	ldr	r3, [r7, #24]
 800104e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001050:	4b1b      	ldr	r3, [pc, #108]	; (80010c0 <HAL_GPIO_Init+0x334>)
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	43db      	mvns	r3, r3
 800105a:	69ba      	ldr	r2, [r7, #24]
 800105c:	4013      	ands	r3, r2
 800105e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001068:	2b00      	cmp	r3, #0
 800106a:	d003      	beq.n	8001074 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800106c:	69ba      	ldr	r2, [r7, #24]
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	4313      	orrs	r3, r2
 8001072:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001074:	4a12      	ldr	r2, [pc, #72]	; (80010c0 <HAL_GPIO_Init+0x334>)
 8001076:	69bb      	ldr	r3, [r7, #24]
 8001078:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	3301      	adds	r3, #1
 800107e:	61fb      	str	r3, [r7, #28]
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	2b0f      	cmp	r3, #15
 8001084:	f67f ae90 	bls.w	8000da8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001088:	bf00      	nop
 800108a:	bf00      	nop
 800108c:	3724      	adds	r7, #36	; 0x24
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	40023800 	.word	0x40023800
 800109c:	40013800 	.word	0x40013800
 80010a0:	40020000 	.word	0x40020000
 80010a4:	40020400 	.word	0x40020400
 80010a8:	40020800 	.word	0x40020800
 80010ac:	40020c00 	.word	0x40020c00
 80010b0:	40021000 	.word	0x40021000
 80010b4:	40021400 	.word	0x40021400
 80010b8:	40021800 	.word	0x40021800
 80010bc:	40021c00 	.word	0x40021c00
 80010c0:	40013c00 	.word	0x40013c00

080010c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	460b      	mov	r3, r1
 80010ce:	807b      	strh	r3, [r7, #2]
 80010d0:	4613      	mov	r3, r2
 80010d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010d4:	787b      	ldrb	r3, [r7, #1]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d003      	beq.n	80010e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010da:	887a      	ldrh	r2, [r7, #2]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80010e0:	e003      	b.n	80010ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80010e2:	887b      	ldrh	r3, [r7, #2]
 80010e4:	041a      	lsls	r2, r3, #16
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	619a      	str	r2, [r3, #24]
}
 80010ea:	bf00      	nop
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010f6:	b480      	push	{r7}
 80010f8:	b085      	sub	sp, #20
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
 80010fe:	460b      	mov	r3, r1
 8001100:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	695b      	ldr	r3, [r3, #20]
 8001106:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001108:	887a      	ldrh	r2, [r7, #2]
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	4013      	ands	r3, r2
 800110e:	041a      	lsls	r2, r3, #16
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	43d9      	mvns	r1, r3
 8001114:	887b      	ldrh	r3, [r7, #2]
 8001116:	400b      	ands	r3, r1
 8001118:	431a      	orrs	r2, r3
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	619a      	str	r2, [r3, #24]
}
 800111e:	bf00      	nop
 8001120:	3714      	adds	r7, #20
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
	...

0800112c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d101      	bne.n	800113e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
 800113c:	e264      	b.n	8001608 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f003 0301 	and.w	r3, r3, #1
 8001146:	2b00      	cmp	r3, #0
 8001148:	d075      	beq.n	8001236 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800114a:	4ba3      	ldr	r3, [pc, #652]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 800114c:	689b      	ldr	r3, [r3, #8]
 800114e:	f003 030c 	and.w	r3, r3, #12
 8001152:	2b04      	cmp	r3, #4
 8001154:	d00c      	beq.n	8001170 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001156:	4ba0      	ldr	r3, [pc, #640]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800115e:	2b08      	cmp	r3, #8
 8001160:	d112      	bne.n	8001188 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001162:	4b9d      	ldr	r3, [pc, #628]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800116a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800116e:	d10b      	bne.n	8001188 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001170:	4b99      	ldr	r3, [pc, #612]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001178:	2b00      	cmp	r3, #0
 800117a:	d05b      	beq.n	8001234 <HAL_RCC_OscConfig+0x108>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d157      	bne.n	8001234 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001184:	2301      	movs	r3, #1
 8001186:	e23f      	b.n	8001608 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001190:	d106      	bne.n	80011a0 <HAL_RCC_OscConfig+0x74>
 8001192:	4b91      	ldr	r3, [pc, #580]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a90      	ldr	r2, [pc, #576]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 8001198:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800119c:	6013      	str	r3, [r2, #0]
 800119e:	e01d      	b.n	80011dc <HAL_RCC_OscConfig+0xb0>
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011a8:	d10c      	bne.n	80011c4 <HAL_RCC_OscConfig+0x98>
 80011aa:	4b8b      	ldr	r3, [pc, #556]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4a8a      	ldr	r2, [pc, #552]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 80011b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011b4:	6013      	str	r3, [r2, #0]
 80011b6:	4b88      	ldr	r3, [pc, #544]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a87      	ldr	r2, [pc, #540]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 80011bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011c0:	6013      	str	r3, [r2, #0]
 80011c2:	e00b      	b.n	80011dc <HAL_RCC_OscConfig+0xb0>
 80011c4:	4b84      	ldr	r3, [pc, #528]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a83      	ldr	r2, [pc, #524]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 80011ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011ce:	6013      	str	r3, [r2, #0]
 80011d0:	4b81      	ldr	r3, [pc, #516]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a80      	ldr	r2, [pc, #512]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 80011d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d013      	beq.n	800120c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011e4:	f7ff fce4 	bl	8000bb0 <HAL_GetTick>
 80011e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011ea:	e008      	b.n	80011fe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011ec:	f7ff fce0 	bl	8000bb0 <HAL_GetTick>
 80011f0:	4602      	mov	r2, r0
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	2b64      	cmp	r3, #100	; 0x64
 80011f8:	d901      	bls.n	80011fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80011fa:	2303      	movs	r3, #3
 80011fc:	e204      	b.n	8001608 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011fe:	4b76      	ldr	r3, [pc, #472]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001206:	2b00      	cmp	r3, #0
 8001208:	d0f0      	beq.n	80011ec <HAL_RCC_OscConfig+0xc0>
 800120a:	e014      	b.n	8001236 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800120c:	f7ff fcd0 	bl	8000bb0 <HAL_GetTick>
 8001210:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001212:	e008      	b.n	8001226 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001214:	f7ff fccc 	bl	8000bb0 <HAL_GetTick>
 8001218:	4602      	mov	r2, r0
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b64      	cmp	r3, #100	; 0x64
 8001220:	d901      	bls.n	8001226 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001222:	2303      	movs	r3, #3
 8001224:	e1f0      	b.n	8001608 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001226:	4b6c      	ldr	r3, [pc, #432]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d1f0      	bne.n	8001214 <HAL_RCC_OscConfig+0xe8>
 8001232:	e000      	b.n	8001236 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001234:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	2b00      	cmp	r3, #0
 8001240:	d063      	beq.n	800130a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001242:	4b65      	ldr	r3, [pc, #404]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	f003 030c 	and.w	r3, r3, #12
 800124a:	2b00      	cmp	r3, #0
 800124c:	d00b      	beq.n	8001266 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800124e:	4b62      	ldr	r3, [pc, #392]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001256:	2b08      	cmp	r3, #8
 8001258:	d11c      	bne.n	8001294 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800125a:	4b5f      	ldr	r3, [pc, #380]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001262:	2b00      	cmp	r3, #0
 8001264:	d116      	bne.n	8001294 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001266:	4b5c      	ldr	r3, [pc, #368]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 0302 	and.w	r3, r3, #2
 800126e:	2b00      	cmp	r3, #0
 8001270:	d005      	beq.n	800127e <HAL_RCC_OscConfig+0x152>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	68db      	ldr	r3, [r3, #12]
 8001276:	2b01      	cmp	r3, #1
 8001278:	d001      	beq.n	800127e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e1c4      	b.n	8001608 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800127e:	4b56      	ldr	r3, [pc, #344]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	691b      	ldr	r3, [r3, #16]
 800128a:	00db      	lsls	r3, r3, #3
 800128c:	4952      	ldr	r1, [pc, #328]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 800128e:	4313      	orrs	r3, r2
 8001290:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001292:	e03a      	b.n	800130a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d020      	beq.n	80012de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800129c:	4b4f      	ldr	r3, [pc, #316]	; (80013dc <HAL_RCC_OscConfig+0x2b0>)
 800129e:	2201      	movs	r2, #1
 80012a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012a2:	f7ff fc85 	bl	8000bb0 <HAL_GetTick>
 80012a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012a8:	e008      	b.n	80012bc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012aa:	f7ff fc81 	bl	8000bb0 <HAL_GetTick>
 80012ae:	4602      	mov	r2, r0
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	d901      	bls.n	80012bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80012b8:	2303      	movs	r3, #3
 80012ba:	e1a5      	b.n	8001608 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012bc:	4b46      	ldr	r3, [pc, #280]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f003 0302 	and.w	r3, r3, #2
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d0f0      	beq.n	80012aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012c8:	4b43      	ldr	r3, [pc, #268]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	691b      	ldr	r3, [r3, #16]
 80012d4:	00db      	lsls	r3, r3, #3
 80012d6:	4940      	ldr	r1, [pc, #256]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 80012d8:	4313      	orrs	r3, r2
 80012da:	600b      	str	r3, [r1, #0]
 80012dc:	e015      	b.n	800130a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012de:	4b3f      	ldr	r3, [pc, #252]	; (80013dc <HAL_RCC_OscConfig+0x2b0>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012e4:	f7ff fc64 	bl	8000bb0 <HAL_GetTick>
 80012e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012ea:	e008      	b.n	80012fe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012ec:	f7ff fc60 	bl	8000bb0 <HAL_GetTick>
 80012f0:	4602      	mov	r2, r0
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	2b02      	cmp	r3, #2
 80012f8:	d901      	bls.n	80012fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80012fa:	2303      	movs	r3, #3
 80012fc:	e184      	b.n	8001608 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012fe:	4b36      	ldr	r3, [pc, #216]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 0302 	and.w	r3, r3, #2
 8001306:	2b00      	cmp	r3, #0
 8001308:	d1f0      	bne.n	80012ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f003 0308 	and.w	r3, r3, #8
 8001312:	2b00      	cmp	r3, #0
 8001314:	d030      	beq.n	8001378 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	695b      	ldr	r3, [r3, #20]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d016      	beq.n	800134c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800131e:	4b30      	ldr	r3, [pc, #192]	; (80013e0 <HAL_RCC_OscConfig+0x2b4>)
 8001320:	2201      	movs	r2, #1
 8001322:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001324:	f7ff fc44 	bl	8000bb0 <HAL_GetTick>
 8001328:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800132a:	e008      	b.n	800133e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800132c:	f7ff fc40 	bl	8000bb0 <HAL_GetTick>
 8001330:	4602      	mov	r2, r0
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	2b02      	cmp	r3, #2
 8001338:	d901      	bls.n	800133e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e164      	b.n	8001608 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800133e:	4b26      	ldr	r3, [pc, #152]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 8001340:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001342:	f003 0302 	and.w	r3, r3, #2
 8001346:	2b00      	cmp	r3, #0
 8001348:	d0f0      	beq.n	800132c <HAL_RCC_OscConfig+0x200>
 800134a:	e015      	b.n	8001378 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800134c:	4b24      	ldr	r3, [pc, #144]	; (80013e0 <HAL_RCC_OscConfig+0x2b4>)
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001352:	f7ff fc2d 	bl	8000bb0 <HAL_GetTick>
 8001356:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001358:	e008      	b.n	800136c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800135a:	f7ff fc29 	bl	8000bb0 <HAL_GetTick>
 800135e:	4602      	mov	r2, r0
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	2b02      	cmp	r3, #2
 8001366:	d901      	bls.n	800136c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001368:	2303      	movs	r3, #3
 800136a:	e14d      	b.n	8001608 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800136c:	4b1a      	ldr	r3, [pc, #104]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 800136e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001370:	f003 0302 	and.w	r3, r3, #2
 8001374:	2b00      	cmp	r3, #0
 8001376:	d1f0      	bne.n	800135a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f003 0304 	and.w	r3, r3, #4
 8001380:	2b00      	cmp	r3, #0
 8001382:	f000 80a0 	beq.w	80014c6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001386:	2300      	movs	r3, #0
 8001388:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800138a:	4b13      	ldr	r3, [pc, #76]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 800138c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001392:	2b00      	cmp	r3, #0
 8001394:	d10f      	bne.n	80013b6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	60bb      	str	r3, [r7, #8]
 800139a:	4b0f      	ldr	r3, [pc, #60]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 800139c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139e:	4a0e      	ldr	r2, [pc, #56]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 80013a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013a4:	6413      	str	r3, [r2, #64]	; 0x40
 80013a6:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <HAL_RCC_OscConfig+0x2ac>)
 80013a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ae:	60bb      	str	r3, [r7, #8]
 80013b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013b2:	2301      	movs	r3, #1
 80013b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013b6:	4b0b      	ldr	r3, [pc, #44]	; (80013e4 <HAL_RCC_OscConfig+0x2b8>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d121      	bne.n	8001406 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013c2:	4b08      	ldr	r3, [pc, #32]	; (80013e4 <HAL_RCC_OscConfig+0x2b8>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4a07      	ldr	r2, [pc, #28]	; (80013e4 <HAL_RCC_OscConfig+0x2b8>)
 80013c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013ce:	f7ff fbef 	bl	8000bb0 <HAL_GetTick>
 80013d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013d4:	e011      	b.n	80013fa <HAL_RCC_OscConfig+0x2ce>
 80013d6:	bf00      	nop
 80013d8:	40023800 	.word	0x40023800
 80013dc:	42470000 	.word	0x42470000
 80013e0:	42470e80 	.word	0x42470e80
 80013e4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013e8:	f7ff fbe2 	bl	8000bb0 <HAL_GetTick>
 80013ec:	4602      	mov	r2, r0
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	1ad3      	subs	r3, r2, r3
 80013f2:	2b02      	cmp	r3, #2
 80013f4:	d901      	bls.n	80013fa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80013f6:	2303      	movs	r3, #3
 80013f8:	e106      	b.n	8001608 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013fa:	4b85      	ldr	r3, [pc, #532]	; (8001610 <HAL_RCC_OscConfig+0x4e4>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001402:	2b00      	cmp	r3, #0
 8001404:	d0f0      	beq.n	80013e8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	2b01      	cmp	r3, #1
 800140c:	d106      	bne.n	800141c <HAL_RCC_OscConfig+0x2f0>
 800140e:	4b81      	ldr	r3, [pc, #516]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 8001410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001412:	4a80      	ldr	r2, [pc, #512]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 8001414:	f043 0301 	orr.w	r3, r3, #1
 8001418:	6713      	str	r3, [r2, #112]	; 0x70
 800141a:	e01c      	b.n	8001456 <HAL_RCC_OscConfig+0x32a>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	2b05      	cmp	r3, #5
 8001422:	d10c      	bne.n	800143e <HAL_RCC_OscConfig+0x312>
 8001424:	4b7b      	ldr	r3, [pc, #492]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 8001426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001428:	4a7a      	ldr	r2, [pc, #488]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 800142a:	f043 0304 	orr.w	r3, r3, #4
 800142e:	6713      	str	r3, [r2, #112]	; 0x70
 8001430:	4b78      	ldr	r3, [pc, #480]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 8001432:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001434:	4a77      	ldr	r2, [pc, #476]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 8001436:	f043 0301 	orr.w	r3, r3, #1
 800143a:	6713      	str	r3, [r2, #112]	; 0x70
 800143c:	e00b      	b.n	8001456 <HAL_RCC_OscConfig+0x32a>
 800143e:	4b75      	ldr	r3, [pc, #468]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 8001440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001442:	4a74      	ldr	r2, [pc, #464]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 8001444:	f023 0301 	bic.w	r3, r3, #1
 8001448:	6713      	str	r3, [r2, #112]	; 0x70
 800144a:	4b72      	ldr	r3, [pc, #456]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 800144c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800144e:	4a71      	ldr	r2, [pc, #452]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 8001450:	f023 0304 	bic.w	r3, r3, #4
 8001454:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d015      	beq.n	800148a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800145e:	f7ff fba7 	bl	8000bb0 <HAL_GetTick>
 8001462:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001464:	e00a      	b.n	800147c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001466:	f7ff fba3 	bl	8000bb0 <HAL_GetTick>
 800146a:	4602      	mov	r2, r0
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	1ad3      	subs	r3, r2, r3
 8001470:	f241 3288 	movw	r2, #5000	; 0x1388
 8001474:	4293      	cmp	r3, r2
 8001476:	d901      	bls.n	800147c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001478:	2303      	movs	r3, #3
 800147a:	e0c5      	b.n	8001608 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800147c:	4b65      	ldr	r3, [pc, #404]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 800147e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001480:	f003 0302 	and.w	r3, r3, #2
 8001484:	2b00      	cmp	r3, #0
 8001486:	d0ee      	beq.n	8001466 <HAL_RCC_OscConfig+0x33a>
 8001488:	e014      	b.n	80014b4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800148a:	f7ff fb91 	bl	8000bb0 <HAL_GetTick>
 800148e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001490:	e00a      	b.n	80014a8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001492:	f7ff fb8d 	bl	8000bb0 <HAL_GetTick>
 8001496:	4602      	mov	r2, r0
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	f241 3288 	movw	r2, #5000	; 0x1388
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d901      	bls.n	80014a8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80014a4:	2303      	movs	r3, #3
 80014a6:	e0af      	b.n	8001608 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014a8:	4b5a      	ldr	r3, [pc, #360]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 80014aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014ac:	f003 0302 	and.w	r3, r3, #2
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d1ee      	bne.n	8001492 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80014b4:	7dfb      	ldrb	r3, [r7, #23]
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d105      	bne.n	80014c6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014ba:	4b56      	ldr	r3, [pc, #344]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 80014bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014be:	4a55      	ldr	r2, [pc, #340]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 80014c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014c4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	f000 809b 	beq.w	8001606 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80014d0:	4b50      	ldr	r3, [pc, #320]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	f003 030c 	and.w	r3, r3, #12
 80014d8:	2b08      	cmp	r3, #8
 80014da:	d05c      	beq.n	8001596 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	699b      	ldr	r3, [r3, #24]
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d141      	bne.n	8001568 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014e4:	4b4c      	ldr	r3, [pc, #304]	; (8001618 <HAL_RCC_OscConfig+0x4ec>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ea:	f7ff fb61 	bl	8000bb0 <HAL_GetTick>
 80014ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014f0:	e008      	b.n	8001504 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014f2:	f7ff fb5d 	bl	8000bb0 <HAL_GetTick>
 80014f6:	4602      	mov	r2, r0
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	d901      	bls.n	8001504 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001500:	2303      	movs	r3, #3
 8001502:	e081      	b.n	8001608 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001504:	4b43      	ldr	r3, [pc, #268]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800150c:	2b00      	cmp	r3, #0
 800150e:	d1f0      	bne.n	80014f2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	69da      	ldr	r2, [r3, #28]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6a1b      	ldr	r3, [r3, #32]
 8001518:	431a      	orrs	r2, r3
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800151e:	019b      	lsls	r3, r3, #6
 8001520:	431a      	orrs	r2, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001526:	085b      	lsrs	r3, r3, #1
 8001528:	3b01      	subs	r3, #1
 800152a:	041b      	lsls	r3, r3, #16
 800152c:	431a      	orrs	r2, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001532:	061b      	lsls	r3, r3, #24
 8001534:	4937      	ldr	r1, [pc, #220]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 8001536:	4313      	orrs	r3, r2
 8001538:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800153a:	4b37      	ldr	r3, [pc, #220]	; (8001618 <HAL_RCC_OscConfig+0x4ec>)
 800153c:	2201      	movs	r2, #1
 800153e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001540:	f7ff fb36 	bl	8000bb0 <HAL_GetTick>
 8001544:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001546:	e008      	b.n	800155a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001548:	f7ff fb32 	bl	8000bb0 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	2b02      	cmp	r3, #2
 8001554:	d901      	bls.n	800155a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e056      	b.n	8001608 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800155a:	4b2e      	ldr	r3, [pc, #184]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d0f0      	beq.n	8001548 <HAL_RCC_OscConfig+0x41c>
 8001566:	e04e      	b.n	8001606 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001568:	4b2b      	ldr	r3, [pc, #172]	; (8001618 <HAL_RCC_OscConfig+0x4ec>)
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800156e:	f7ff fb1f 	bl	8000bb0 <HAL_GetTick>
 8001572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001574:	e008      	b.n	8001588 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001576:	f7ff fb1b 	bl	8000bb0 <HAL_GetTick>
 800157a:	4602      	mov	r2, r0
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	2b02      	cmp	r3, #2
 8001582:	d901      	bls.n	8001588 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001584:	2303      	movs	r3, #3
 8001586:	e03f      	b.n	8001608 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001588:	4b22      	ldr	r3, [pc, #136]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001590:	2b00      	cmp	r3, #0
 8001592:	d1f0      	bne.n	8001576 <HAL_RCC_OscConfig+0x44a>
 8001594:	e037      	b.n	8001606 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	699b      	ldr	r3, [r3, #24]
 800159a:	2b01      	cmp	r3, #1
 800159c:	d101      	bne.n	80015a2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800159e:	2301      	movs	r3, #1
 80015a0:	e032      	b.n	8001608 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80015a2:	4b1c      	ldr	r3, [pc, #112]	; (8001614 <HAL_RCC_OscConfig+0x4e8>)
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	699b      	ldr	r3, [r3, #24]
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d028      	beq.n	8001602 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d121      	bne.n	8001602 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d11a      	bne.n	8001602 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80015cc:	68fa      	ldr	r2, [r7, #12]
 80015ce:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80015d2:	4013      	ands	r3, r2
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80015d8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80015da:	4293      	cmp	r3, r2
 80015dc:	d111      	bne.n	8001602 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015e8:	085b      	lsrs	r3, r3, #1
 80015ea:	3b01      	subs	r3, #1
 80015ec:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d107      	bne.n	8001602 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015fc:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80015fe:	429a      	cmp	r2, r3
 8001600:	d001      	beq.n	8001606 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	e000      	b.n	8001608 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001606:	2300      	movs	r3, #0
}
 8001608:	4618      	mov	r0, r3
 800160a:	3718      	adds	r7, #24
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40007000 	.word	0x40007000
 8001614:	40023800 	.word	0x40023800
 8001618:	42470060 	.word	0x42470060

0800161c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d101      	bne.n	8001630 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800162c:	2301      	movs	r3, #1
 800162e:	e0cc      	b.n	80017ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001630:	4b68      	ldr	r3, [pc, #416]	; (80017d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 0307 	and.w	r3, r3, #7
 8001638:	683a      	ldr	r2, [r7, #0]
 800163a:	429a      	cmp	r2, r3
 800163c:	d90c      	bls.n	8001658 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800163e:	4b65      	ldr	r3, [pc, #404]	; (80017d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001640:	683a      	ldr	r2, [r7, #0]
 8001642:	b2d2      	uxtb	r2, r2
 8001644:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001646:	4b63      	ldr	r3, [pc, #396]	; (80017d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f003 0307 	and.w	r3, r3, #7
 800164e:	683a      	ldr	r2, [r7, #0]
 8001650:	429a      	cmp	r2, r3
 8001652:	d001      	beq.n	8001658 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001654:	2301      	movs	r3, #1
 8001656:	e0b8      	b.n	80017ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f003 0302 	and.w	r3, r3, #2
 8001660:	2b00      	cmp	r3, #0
 8001662:	d020      	beq.n	80016a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f003 0304 	and.w	r3, r3, #4
 800166c:	2b00      	cmp	r3, #0
 800166e:	d005      	beq.n	800167c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001670:	4b59      	ldr	r3, [pc, #356]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	4a58      	ldr	r2, [pc, #352]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001676:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800167a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 0308 	and.w	r3, r3, #8
 8001684:	2b00      	cmp	r3, #0
 8001686:	d005      	beq.n	8001694 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001688:	4b53      	ldr	r3, [pc, #332]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	4a52      	ldr	r2, [pc, #328]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 800168e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001692:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001694:	4b50      	ldr	r3, [pc, #320]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	494d      	ldr	r1, [pc, #308]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 80016a2:	4313      	orrs	r3, r2
 80016a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d044      	beq.n	800173c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d107      	bne.n	80016ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ba:	4b47      	ldr	r3, [pc, #284]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d119      	bne.n	80016fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e07f      	b.n	80017ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	d003      	beq.n	80016da <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80016d6:	2b03      	cmp	r3, #3
 80016d8:	d107      	bne.n	80016ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016da:	4b3f      	ldr	r3, [pc, #252]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d109      	bne.n	80016fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e06f      	b.n	80017ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016ea:	4b3b      	ldr	r3, [pc, #236]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 0302 	and.w	r3, r3, #2
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d101      	bne.n	80016fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e067      	b.n	80017ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016fa:	4b37      	ldr	r3, [pc, #220]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	f023 0203 	bic.w	r2, r3, #3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	4934      	ldr	r1, [pc, #208]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001708:	4313      	orrs	r3, r2
 800170a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800170c:	f7ff fa50 	bl	8000bb0 <HAL_GetTick>
 8001710:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001712:	e00a      	b.n	800172a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001714:	f7ff fa4c 	bl	8000bb0 <HAL_GetTick>
 8001718:	4602      	mov	r2, r0
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001722:	4293      	cmp	r3, r2
 8001724:	d901      	bls.n	800172a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e04f      	b.n	80017ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800172a:	4b2b      	ldr	r3, [pc, #172]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f003 020c 	and.w	r2, r3, #12
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	429a      	cmp	r2, r3
 800173a:	d1eb      	bne.n	8001714 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800173c:	4b25      	ldr	r3, [pc, #148]	; (80017d4 <HAL_RCC_ClockConfig+0x1b8>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0307 	and.w	r3, r3, #7
 8001744:	683a      	ldr	r2, [r7, #0]
 8001746:	429a      	cmp	r2, r3
 8001748:	d20c      	bcs.n	8001764 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800174a:	4b22      	ldr	r3, [pc, #136]	; (80017d4 <HAL_RCC_ClockConfig+0x1b8>)
 800174c:	683a      	ldr	r2, [r7, #0]
 800174e:	b2d2      	uxtb	r2, r2
 8001750:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001752:	4b20      	ldr	r3, [pc, #128]	; (80017d4 <HAL_RCC_ClockConfig+0x1b8>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	683a      	ldr	r2, [r7, #0]
 800175c:	429a      	cmp	r2, r3
 800175e:	d001      	beq.n	8001764 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	e032      	b.n	80017ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f003 0304 	and.w	r3, r3, #4
 800176c:	2b00      	cmp	r3, #0
 800176e:	d008      	beq.n	8001782 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001770:	4b19      	ldr	r3, [pc, #100]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	4916      	ldr	r1, [pc, #88]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 800177e:	4313      	orrs	r3, r2
 8001780:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 0308 	and.w	r3, r3, #8
 800178a:	2b00      	cmp	r3, #0
 800178c:	d009      	beq.n	80017a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800178e:	4b12      	ldr	r3, [pc, #72]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	691b      	ldr	r3, [r3, #16]
 800179a:	00db      	lsls	r3, r3, #3
 800179c:	490e      	ldr	r1, [pc, #56]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 800179e:	4313      	orrs	r3, r2
 80017a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80017a2:	f000 f821 	bl	80017e8 <HAL_RCC_GetSysClockFreq>
 80017a6:	4602      	mov	r2, r0
 80017a8:	4b0b      	ldr	r3, [pc, #44]	; (80017d8 <HAL_RCC_ClockConfig+0x1bc>)
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	091b      	lsrs	r3, r3, #4
 80017ae:	f003 030f 	and.w	r3, r3, #15
 80017b2:	490a      	ldr	r1, [pc, #40]	; (80017dc <HAL_RCC_ClockConfig+0x1c0>)
 80017b4:	5ccb      	ldrb	r3, [r1, r3]
 80017b6:	fa22 f303 	lsr.w	r3, r2, r3
 80017ba:	4a09      	ldr	r2, [pc, #36]	; (80017e0 <HAL_RCC_ClockConfig+0x1c4>)
 80017bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80017be:	4b09      	ldr	r3, [pc, #36]	; (80017e4 <HAL_RCC_ClockConfig+0x1c8>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff f880 	bl	80008c8 <HAL_InitTick>

  return HAL_OK;
 80017c8:	2300      	movs	r3, #0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3710      	adds	r7, #16
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40023c00 	.word	0x40023c00
 80017d8:	40023800 	.word	0x40023800
 80017dc:	080044fc 	.word	0x080044fc
 80017e0:	20000000 	.word	0x20000000
 80017e4:	20000004 	.word	0x20000004

080017e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80017ec:	b084      	sub	sp, #16
 80017ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80017f0:	2300      	movs	r3, #0
 80017f2:	607b      	str	r3, [r7, #4]
 80017f4:	2300      	movs	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	2300      	movs	r3, #0
 80017fa:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80017fc:	2300      	movs	r3, #0
 80017fe:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001800:	4b67      	ldr	r3, [pc, #412]	; (80019a0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	f003 030c 	and.w	r3, r3, #12
 8001808:	2b08      	cmp	r3, #8
 800180a:	d00d      	beq.n	8001828 <HAL_RCC_GetSysClockFreq+0x40>
 800180c:	2b08      	cmp	r3, #8
 800180e:	f200 80bd 	bhi.w	800198c <HAL_RCC_GetSysClockFreq+0x1a4>
 8001812:	2b00      	cmp	r3, #0
 8001814:	d002      	beq.n	800181c <HAL_RCC_GetSysClockFreq+0x34>
 8001816:	2b04      	cmp	r3, #4
 8001818:	d003      	beq.n	8001822 <HAL_RCC_GetSysClockFreq+0x3a>
 800181a:	e0b7      	b.n	800198c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800181c:	4b61      	ldr	r3, [pc, #388]	; (80019a4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800181e:	60bb      	str	r3, [r7, #8]
       break;
 8001820:	e0b7      	b.n	8001992 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001822:	4b61      	ldr	r3, [pc, #388]	; (80019a8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001824:	60bb      	str	r3, [r7, #8]
      break;
 8001826:	e0b4      	b.n	8001992 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001828:	4b5d      	ldr	r3, [pc, #372]	; (80019a0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001830:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001832:	4b5b      	ldr	r3, [pc, #364]	; (80019a0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800183a:	2b00      	cmp	r3, #0
 800183c:	d04d      	beq.n	80018da <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800183e:	4b58      	ldr	r3, [pc, #352]	; (80019a0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	099b      	lsrs	r3, r3, #6
 8001844:	461a      	mov	r2, r3
 8001846:	f04f 0300 	mov.w	r3, #0
 800184a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800184e:	f04f 0100 	mov.w	r1, #0
 8001852:	ea02 0800 	and.w	r8, r2, r0
 8001856:	ea03 0901 	and.w	r9, r3, r1
 800185a:	4640      	mov	r0, r8
 800185c:	4649      	mov	r1, r9
 800185e:	f04f 0200 	mov.w	r2, #0
 8001862:	f04f 0300 	mov.w	r3, #0
 8001866:	014b      	lsls	r3, r1, #5
 8001868:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800186c:	0142      	lsls	r2, r0, #5
 800186e:	4610      	mov	r0, r2
 8001870:	4619      	mov	r1, r3
 8001872:	ebb0 0008 	subs.w	r0, r0, r8
 8001876:	eb61 0109 	sbc.w	r1, r1, r9
 800187a:	f04f 0200 	mov.w	r2, #0
 800187e:	f04f 0300 	mov.w	r3, #0
 8001882:	018b      	lsls	r3, r1, #6
 8001884:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001888:	0182      	lsls	r2, r0, #6
 800188a:	1a12      	subs	r2, r2, r0
 800188c:	eb63 0301 	sbc.w	r3, r3, r1
 8001890:	f04f 0000 	mov.w	r0, #0
 8001894:	f04f 0100 	mov.w	r1, #0
 8001898:	00d9      	lsls	r1, r3, #3
 800189a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800189e:	00d0      	lsls	r0, r2, #3
 80018a0:	4602      	mov	r2, r0
 80018a2:	460b      	mov	r3, r1
 80018a4:	eb12 0208 	adds.w	r2, r2, r8
 80018a8:	eb43 0309 	adc.w	r3, r3, r9
 80018ac:	f04f 0000 	mov.w	r0, #0
 80018b0:	f04f 0100 	mov.w	r1, #0
 80018b4:	0259      	lsls	r1, r3, #9
 80018b6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80018ba:	0250      	lsls	r0, r2, #9
 80018bc:	4602      	mov	r2, r0
 80018be:	460b      	mov	r3, r1
 80018c0:	4610      	mov	r0, r2
 80018c2:	4619      	mov	r1, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	461a      	mov	r2, r3
 80018c8:	f04f 0300 	mov.w	r3, #0
 80018cc:	f7fe fcd0 	bl	8000270 <__aeabi_uldivmod>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	4613      	mov	r3, r2
 80018d6:	60fb      	str	r3, [r7, #12]
 80018d8:	e04a      	b.n	8001970 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018da:	4b31      	ldr	r3, [pc, #196]	; (80019a0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	099b      	lsrs	r3, r3, #6
 80018e0:	461a      	mov	r2, r3
 80018e2:	f04f 0300 	mov.w	r3, #0
 80018e6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80018ea:	f04f 0100 	mov.w	r1, #0
 80018ee:	ea02 0400 	and.w	r4, r2, r0
 80018f2:	ea03 0501 	and.w	r5, r3, r1
 80018f6:	4620      	mov	r0, r4
 80018f8:	4629      	mov	r1, r5
 80018fa:	f04f 0200 	mov.w	r2, #0
 80018fe:	f04f 0300 	mov.w	r3, #0
 8001902:	014b      	lsls	r3, r1, #5
 8001904:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001908:	0142      	lsls	r2, r0, #5
 800190a:	4610      	mov	r0, r2
 800190c:	4619      	mov	r1, r3
 800190e:	1b00      	subs	r0, r0, r4
 8001910:	eb61 0105 	sbc.w	r1, r1, r5
 8001914:	f04f 0200 	mov.w	r2, #0
 8001918:	f04f 0300 	mov.w	r3, #0
 800191c:	018b      	lsls	r3, r1, #6
 800191e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001922:	0182      	lsls	r2, r0, #6
 8001924:	1a12      	subs	r2, r2, r0
 8001926:	eb63 0301 	sbc.w	r3, r3, r1
 800192a:	f04f 0000 	mov.w	r0, #0
 800192e:	f04f 0100 	mov.w	r1, #0
 8001932:	00d9      	lsls	r1, r3, #3
 8001934:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001938:	00d0      	lsls	r0, r2, #3
 800193a:	4602      	mov	r2, r0
 800193c:	460b      	mov	r3, r1
 800193e:	1912      	adds	r2, r2, r4
 8001940:	eb45 0303 	adc.w	r3, r5, r3
 8001944:	f04f 0000 	mov.w	r0, #0
 8001948:	f04f 0100 	mov.w	r1, #0
 800194c:	0299      	lsls	r1, r3, #10
 800194e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001952:	0290      	lsls	r0, r2, #10
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	4610      	mov	r0, r2
 800195a:	4619      	mov	r1, r3
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	461a      	mov	r2, r3
 8001960:	f04f 0300 	mov.w	r3, #0
 8001964:	f7fe fc84 	bl	8000270 <__aeabi_uldivmod>
 8001968:	4602      	mov	r2, r0
 800196a:	460b      	mov	r3, r1
 800196c:	4613      	mov	r3, r2
 800196e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001970:	4b0b      	ldr	r3, [pc, #44]	; (80019a0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	0c1b      	lsrs	r3, r3, #16
 8001976:	f003 0303 	and.w	r3, r3, #3
 800197a:	3301      	adds	r3, #1
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001980:	68fa      	ldr	r2, [r7, #12]
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	fbb2 f3f3 	udiv	r3, r2, r3
 8001988:	60bb      	str	r3, [r7, #8]
      break;
 800198a:	e002      	b.n	8001992 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800198c:	4b05      	ldr	r3, [pc, #20]	; (80019a4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800198e:	60bb      	str	r3, [r7, #8]
      break;
 8001990:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001992:	68bb      	ldr	r3, [r7, #8]
}
 8001994:	4618      	mov	r0, r3
 8001996:	3710      	adds	r7, #16
 8001998:	46bd      	mov	sp, r7
 800199a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800199e:	bf00      	nop
 80019a0:	40023800 	.word	0x40023800
 80019a4:	00f42400 	.word	0x00f42400
 80019a8:	007a1200 	.word	0x007a1200

080019ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019b0:	4b03      	ldr	r3, [pc, #12]	; (80019c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80019b2:	681b      	ldr	r3, [r3, #0]
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	20000000 	.word	0x20000000

080019c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80019c8:	f7ff fff0 	bl	80019ac <HAL_RCC_GetHCLKFreq>
 80019cc:	4602      	mov	r2, r0
 80019ce:	4b05      	ldr	r3, [pc, #20]	; (80019e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	0b5b      	lsrs	r3, r3, #13
 80019d4:	f003 0307 	and.w	r3, r3, #7
 80019d8:	4903      	ldr	r1, [pc, #12]	; (80019e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80019da:	5ccb      	ldrb	r3, [r1, r3]
 80019dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40023800 	.word	0x40023800
 80019e8:	0800450c 	.word	0x0800450c

080019ec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	220f      	movs	r2, #15
 80019fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80019fc:	4b12      	ldr	r3, [pc, #72]	; (8001a48 <HAL_RCC_GetClockConfig+0x5c>)
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	f003 0203 	and.w	r2, r3, #3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001a08:	4b0f      	ldr	r3, [pc, #60]	; (8001a48 <HAL_RCC_GetClockConfig+0x5c>)
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001a14:	4b0c      	ldr	r3, [pc, #48]	; (8001a48 <HAL_RCC_GetClockConfig+0x5c>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001a20:	4b09      	ldr	r3, [pc, #36]	; (8001a48 <HAL_RCC_GetClockConfig+0x5c>)
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	08db      	lsrs	r3, r3, #3
 8001a26:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001a2e:	4b07      	ldr	r3, [pc, #28]	; (8001a4c <HAL_RCC_GetClockConfig+0x60>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0207 	and.w	r2, r3, #7
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	601a      	str	r2, [r3, #0]
}
 8001a3a:	bf00      	nop
 8001a3c:	370c      	adds	r7, #12
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	40023800 	.word	0x40023800
 8001a4c:	40023c00 	.word	0x40023c00

08001a50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d101      	bne.n	8001a62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e041      	b.n	8001ae6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d106      	bne.n	8001a7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2200      	movs	r2, #0
 8001a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f000 f839 	bl	8001aee <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2202      	movs	r2, #2
 8001a80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	3304      	adds	r3, #4
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	4610      	mov	r0, r2
 8001a90:	f000 f9d8 	bl	8001e44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2201      	movs	r2, #1
 8001a98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2201      	movs	r2, #1
 8001ab0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2201      	movs	r2, #1
 8001ac0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2201      	movs	r2, #1
 8001ad0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2201      	movs	r2, #1
 8001ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}

08001aee <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001aee:	b480      	push	{r7}
 8001af0:	b083      	sub	sp, #12
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001af6:	bf00      	nop
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
	...

08001b04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d001      	beq.n	8001b1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e04e      	b.n	8001bba <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2202      	movs	r2, #2
 8001b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	68da      	ldr	r2, [r3, #12]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f042 0201 	orr.w	r2, r2, #1
 8001b32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a23      	ldr	r2, [pc, #140]	; (8001bc8 <HAL_TIM_Base_Start_IT+0xc4>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d022      	beq.n	8001b84 <HAL_TIM_Base_Start_IT+0x80>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b46:	d01d      	beq.n	8001b84 <HAL_TIM_Base_Start_IT+0x80>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a1f      	ldr	r2, [pc, #124]	; (8001bcc <HAL_TIM_Base_Start_IT+0xc8>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d018      	beq.n	8001b84 <HAL_TIM_Base_Start_IT+0x80>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a1e      	ldr	r2, [pc, #120]	; (8001bd0 <HAL_TIM_Base_Start_IT+0xcc>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d013      	beq.n	8001b84 <HAL_TIM_Base_Start_IT+0x80>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a1c      	ldr	r2, [pc, #112]	; (8001bd4 <HAL_TIM_Base_Start_IT+0xd0>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d00e      	beq.n	8001b84 <HAL_TIM_Base_Start_IT+0x80>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a1b      	ldr	r2, [pc, #108]	; (8001bd8 <HAL_TIM_Base_Start_IT+0xd4>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d009      	beq.n	8001b84 <HAL_TIM_Base_Start_IT+0x80>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a19      	ldr	r2, [pc, #100]	; (8001bdc <HAL_TIM_Base_Start_IT+0xd8>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d004      	beq.n	8001b84 <HAL_TIM_Base_Start_IT+0x80>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a18      	ldr	r2, [pc, #96]	; (8001be0 <HAL_TIM_Base_Start_IT+0xdc>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d111      	bne.n	8001ba8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	f003 0307 	and.w	r3, r3, #7
 8001b8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	2b06      	cmp	r3, #6
 8001b94:	d010      	beq.n	8001bb8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f042 0201 	orr.w	r2, r2, #1
 8001ba4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ba6:	e007      	b.n	8001bb8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f042 0201 	orr.w	r2, r2, #1
 8001bb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3714      	adds	r7, #20
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	40010000 	.word	0x40010000
 8001bcc:	40000400 	.word	0x40000400
 8001bd0:	40000800 	.word	0x40000800
 8001bd4:	40000c00 	.word	0x40000c00
 8001bd8:	40010400 	.word	0x40010400
 8001bdc:	40014000 	.word	0x40014000
 8001be0:	40001800 	.word	0x40001800

08001be4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	691b      	ldr	r3, [r3, #16]
 8001bf2:	f003 0302 	and.w	r3, r3, #2
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d122      	bne.n	8001c40 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	f003 0302 	and.w	r3, r3, #2
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d11b      	bne.n	8001c40 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f06f 0202 	mvn.w	r2, #2
 8001c10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2201      	movs	r2, #1
 8001c16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	699b      	ldr	r3, [r3, #24]
 8001c1e:	f003 0303 	and.w	r3, r3, #3
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d003      	beq.n	8001c2e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f000 f8ee 	bl	8001e08 <HAL_TIM_IC_CaptureCallback>
 8001c2c:	e005      	b.n	8001c3a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f000 f8e0 	bl	8001df4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f000 f8f1 	bl	8001e1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	691b      	ldr	r3, [r3, #16]
 8001c46:	f003 0304 	and.w	r3, r3, #4
 8001c4a:	2b04      	cmp	r3, #4
 8001c4c:	d122      	bne.n	8001c94 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	f003 0304 	and.w	r3, r3, #4
 8001c58:	2b04      	cmp	r3, #4
 8001c5a:	d11b      	bne.n	8001c94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f06f 0204 	mvn.w	r2, #4
 8001c64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2202      	movs	r2, #2
 8001c6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	699b      	ldr	r3, [r3, #24]
 8001c72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d003      	beq.n	8001c82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f000 f8c4 	bl	8001e08 <HAL_TIM_IC_CaptureCallback>
 8001c80:	e005      	b.n	8001c8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f000 f8b6 	bl	8001df4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c88:	6878      	ldr	r0, [r7, #4]
 8001c8a:	f000 f8c7 	bl	8001e1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2200      	movs	r2, #0
 8001c92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	691b      	ldr	r3, [r3, #16]
 8001c9a:	f003 0308 	and.w	r3, r3, #8
 8001c9e:	2b08      	cmp	r3, #8
 8001ca0:	d122      	bne.n	8001ce8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	f003 0308 	and.w	r3, r3, #8
 8001cac:	2b08      	cmp	r3, #8
 8001cae:	d11b      	bne.n	8001ce8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f06f 0208 	mvn.w	r2, #8
 8001cb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2204      	movs	r2, #4
 8001cbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	69db      	ldr	r3, [r3, #28]
 8001cc6:	f003 0303 	and.w	r3, r3, #3
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d003      	beq.n	8001cd6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f000 f89a 	bl	8001e08 <HAL_TIM_IC_CaptureCallback>
 8001cd4:	e005      	b.n	8001ce2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f000 f88c 	bl	8001df4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	f000 f89d 	bl	8001e1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	691b      	ldr	r3, [r3, #16]
 8001cee:	f003 0310 	and.w	r3, r3, #16
 8001cf2:	2b10      	cmp	r3, #16
 8001cf4:	d122      	bne.n	8001d3c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	f003 0310 	and.w	r3, r3, #16
 8001d00:	2b10      	cmp	r3, #16
 8001d02:	d11b      	bne.n	8001d3c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f06f 0210 	mvn.w	r2, #16
 8001d0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2208      	movs	r2, #8
 8001d12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	69db      	ldr	r3, [r3, #28]
 8001d1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d003      	beq.n	8001d2a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f000 f870 	bl	8001e08 <HAL_TIM_IC_CaptureCallback>
 8001d28:	e005      	b.n	8001d36 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f000 f862 	bl	8001df4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f000 f873 	bl	8001e1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	691b      	ldr	r3, [r3, #16]
 8001d42:	f003 0301 	and.w	r3, r3, #1
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d10e      	bne.n	8001d68 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	f003 0301 	and.w	r3, r3, #1
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d107      	bne.n	8001d68 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f06f 0201 	mvn.w	r2, #1
 8001d60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f7fe fd6c 	bl	8000840 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	691b      	ldr	r3, [r3, #16]
 8001d6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d72:	2b80      	cmp	r3, #128	; 0x80
 8001d74:	d10e      	bne.n	8001d94 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d80:	2b80      	cmp	r3, #128	; 0x80
 8001d82:	d107      	bne.n	8001d94 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001d8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f000 f902 	bl	8001f98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	691b      	ldr	r3, [r3, #16]
 8001d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d9e:	2b40      	cmp	r3, #64	; 0x40
 8001da0:	d10e      	bne.n	8001dc0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dac:	2b40      	cmp	r3, #64	; 0x40
 8001dae:	d107      	bne.n	8001dc0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f000 f838 	bl	8001e30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	691b      	ldr	r3, [r3, #16]
 8001dc6:	f003 0320 	and.w	r3, r3, #32
 8001dca:	2b20      	cmp	r3, #32
 8001dcc:	d10e      	bne.n	8001dec <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	f003 0320 	and.w	r3, r3, #32
 8001dd8:	2b20      	cmp	r3, #32
 8001dda:	d107      	bne.n	8001dec <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f06f 0220 	mvn.w	r2, #32
 8001de4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f000 f8cc 	bl	8001f84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001dec:	bf00      	nop
 8001dee:	3708      	adds	r7, #8
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001dfc:	bf00      	nop
 8001dfe:	370c      	adds	r7, #12
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr

08001e08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e10:	bf00      	nop
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e24:	bf00      	nop
 8001e26:	370c      	adds	r7, #12
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	4a40      	ldr	r2, [pc, #256]	; (8001f58 <TIM_Base_SetConfig+0x114>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d013      	beq.n	8001e84 <TIM_Base_SetConfig+0x40>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e62:	d00f      	beq.n	8001e84 <TIM_Base_SetConfig+0x40>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4a3d      	ldr	r2, [pc, #244]	; (8001f5c <TIM_Base_SetConfig+0x118>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d00b      	beq.n	8001e84 <TIM_Base_SetConfig+0x40>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4a3c      	ldr	r2, [pc, #240]	; (8001f60 <TIM_Base_SetConfig+0x11c>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d007      	beq.n	8001e84 <TIM_Base_SetConfig+0x40>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	4a3b      	ldr	r2, [pc, #236]	; (8001f64 <TIM_Base_SetConfig+0x120>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d003      	beq.n	8001e84 <TIM_Base_SetConfig+0x40>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	4a3a      	ldr	r2, [pc, #232]	; (8001f68 <TIM_Base_SetConfig+0x124>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d108      	bne.n	8001e96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	68fa      	ldr	r2, [r7, #12]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4a2f      	ldr	r2, [pc, #188]	; (8001f58 <TIM_Base_SetConfig+0x114>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d02b      	beq.n	8001ef6 <TIM_Base_SetConfig+0xb2>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ea4:	d027      	beq.n	8001ef6 <TIM_Base_SetConfig+0xb2>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a2c      	ldr	r2, [pc, #176]	; (8001f5c <TIM_Base_SetConfig+0x118>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d023      	beq.n	8001ef6 <TIM_Base_SetConfig+0xb2>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a2b      	ldr	r2, [pc, #172]	; (8001f60 <TIM_Base_SetConfig+0x11c>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d01f      	beq.n	8001ef6 <TIM_Base_SetConfig+0xb2>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4a2a      	ldr	r2, [pc, #168]	; (8001f64 <TIM_Base_SetConfig+0x120>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d01b      	beq.n	8001ef6 <TIM_Base_SetConfig+0xb2>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4a29      	ldr	r2, [pc, #164]	; (8001f68 <TIM_Base_SetConfig+0x124>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d017      	beq.n	8001ef6 <TIM_Base_SetConfig+0xb2>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4a28      	ldr	r2, [pc, #160]	; (8001f6c <TIM_Base_SetConfig+0x128>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d013      	beq.n	8001ef6 <TIM_Base_SetConfig+0xb2>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a27      	ldr	r2, [pc, #156]	; (8001f70 <TIM_Base_SetConfig+0x12c>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d00f      	beq.n	8001ef6 <TIM_Base_SetConfig+0xb2>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a26      	ldr	r2, [pc, #152]	; (8001f74 <TIM_Base_SetConfig+0x130>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d00b      	beq.n	8001ef6 <TIM_Base_SetConfig+0xb2>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a25      	ldr	r2, [pc, #148]	; (8001f78 <TIM_Base_SetConfig+0x134>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d007      	beq.n	8001ef6 <TIM_Base_SetConfig+0xb2>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a24      	ldr	r2, [pc, #144]	; (8001f7c <TIM_Base_SetConfig+0x138>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d003      	beq.n	8001ef6 <TIM_Base_SetConfig+0xb2>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a23      	ldr	r2, [pc, #140]	; (8001f80 <TIM_Base_SetConfig+0x13c>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d108      	bne.n	8001f08 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001efc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	68fa      	ldr	r2, [r7, #12]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	695b      	ldr	r3, [r3, #20]
 8001f12:	4313      	orrs	r3, r2
 8001f14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	68fa      	ldr	r2, [r7, #12]
 8001f1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	689a      	ldr	r2, [r3, #8]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	4a0a      	ldr	r2, [pc, #40]	; (8001f58 <TIM_Base_SetConfig+0x114>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d003      	beq.n	8001f3c <TIM_Base_SetConfig+0xf8>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a0c      	ldr	r2, [pc, #48]	; (8001f68 <TIM_Base_SetConfig+0x124>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d103      	bne.n	8001f44 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	691a      	ldr	r2, [r3, #16]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2201      	movs	r2, #1
 8001f48:	615a      	str	r2, [r3, #20]
}
 8001f4a:	bf00      	nop
 8001f4c:	3714      	adds	r7, #20
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	40010000 	.word	0x40010000
 8001f5c:	40000400 	.word	0x40000400
 8001f60:	40000800 	.word	0x40000800
 8001f64:	40000c00 	.word	0x40000c00
 8001f68:	40010400 	.word	0x40010400
 8001f6c:	40014000 	.word	0x40014000
 8001f70:	40014400 	.word	0x40014400
 8001f74:	40014800 	.word	0x40014800
 8001f78:	40001800 	.word	0x40001800
 8001f7c:	40001c00 	.word	0x40001c00
 8001f80:	40002000 	.word	0x40002000

08001f84 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001f8c:	bf00      	nop
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001fa0:	bf00      	nop
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8001fba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fbe:	2b84      	cmp	r3, #132	; 0x84
 8001fc0:	d005      	beq.n	8001fce <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8001fc2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	4413      	add	r3, r2
 8001fca:	3303      	adds	r3, #3
 8001fcc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8001fce:	68fb      	ldr	r3, [r7, #12]
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3714      	adds	r7, #20
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8001fe0:	f000 faf6 	bl	80025d0 <vTaskStartScheduler>
  
  return osOK;
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001fea:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fec:	b089      	sub	sp, #36	; 0x24
 8001fee:	af04      	add	r7, sp, #16
 8001ff0:	6078      	str	r0, [r7, #4]
 8001ff2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	695b      	ldr	r3, [r3, #20]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d020      	beq.n	800203e <osThreadCreate+0x54>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	699b      	ldr	r3, [r3, #24]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d01c      	beq.n	800203e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	685c      	ldr	r4, [r3, #4]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681d      	ldr	r5, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	691e      	ldr	r6, [r3, #16]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff ffc8 	bl	8001fac <makeFreeRtosPriority>
 800201c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	695b      	ldr	r3, [r3, #20]
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002026:	9202      	str	r2, [sp, #8]
 8002028:	9301      	str	r3, [sp, #4]
 800202a:	9100      	str	r1, [sp, #0]
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	4632      	mov	r2, r6
 8002030:	4629      	mov	r1, r5
 8002032:	4620      	mov	r0, r4
 8002034:	f000 f8ed 	bl	8002212 <xTaskCreateStatic>
 8002038:	4603      	mov	r3, r0
 800203a:	60fb      	str	r3, [r7, #12]
 800203c:	e01c      	b.n	8002078 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	685c      	ldr	r4, [r3, #4]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800204a:	b29e      	uxth	r6, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002052:	4618      	mov	r0, r3
 8002054:	f7ff ffaa 	bl	8001fac <makeFreeRtosPriority>
 8002058:	4602      	mov	r2, r0
 800205a:	f107 030c 	add.w	r3, r7, #12
 800205e:	9301      	str	r3, [sp, #4]
 8002060:	9200      	str	r2, [sp, #0]
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	4632      	mov	r2, r6
 8002066:	4629      	mov	r1, r5
 8002068:	4620      	mov	r0, r4
 800206a:	f000 f92f 	bl	80022cc <xTaskCreate>
 800206e:	4603      	mov	r3, r0
 8002070:	2b01      	cmp	r3, #1
 8002072:	d001      	beq.n	8002078 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8002074:	2300      	movs	r3, #0
 8002076:	e000      	b.n	800207a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002078:	68fb      	ldr	r3, [r7, #12]
}
 800207a:	4618      	mov	r0, r3
 800207c:	3714      	adds	r7, #20
 800207e:	46bd      	mov	sp, r7
 8002080:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002082 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b084      	sub	sp, #16
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <osDelay+0x16>
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	e000      	b.n	800209a <osDelay+0x18>
 8002098:	2301      	movs	r3, #1
 800209a:	4618      	mov	r0, r3
 800209c:	f000 fa64 	bl	8002568 <vTaskDelay>
  
  return osOK;
 80020a0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}

080020aa <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80020aa:	b480      	push	{r7}
 80020ac:	b083      	sub	sp, #12
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	f103 0208 	add.w	r2, r3, #8
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f04f 32ff 	mov.w	r2, #4294967295
 80020c2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f103 0208 	add.w	r2, r3, #8
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	f103 0208 	add.w	r2, r3, #8
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2200      	movs	r2, #0
 80020dc:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80020de:	bf00      	nop
 80020e0:	370c      	adds	r7, #12
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr

080020ea <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80020ea:	b480      	push	{r7}
 80020ec:	b083      	sub	sp, #12
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80020f8:	bf00      	nop
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002104:	b480      	push	{r7}
 8002106:	b085      	sub	sp, #20
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	68fa      	ldr	r2, [r7, #12]
 8002118:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	689a      	ldr	r2, [r3, #8]
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	683a      	ldr	r2, [r7, #0]
 8002128:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	683a      	ldr	r2, [r7, #0]
 800212e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	1c5a      	adds	r2, r3, #1
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	601a      	str	r2, [r3, #0]
}
 8002140:	bf00      	nop
 8002142:	3714      	adds	r7, #20
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800214c:	b480      	push	{r7}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002162:	d103      	bne.n	800216c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	691b      	ldr	r3, [r3, #16]
 8002168:	60fb      	str	r3, [r7, #12]
 800216a:	e00c      	b.n	8002186 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	3308      	adds	r3, #8
 8002170:	60fb      	str	r3, [r7, #12]
 8002172:	e002      	b.n	800217a <vListInsert+0x2e>
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	60fb      	str	r3, [r7, #12]
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	68ba      	ldr	r2, [r7, #8]
 8002182:	429a      	cmp	r2, r3
 8002184:	d2f6      	bcs.n	8002174 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	685a      	ldr	r2, [r3, #4]
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	683a      	ldr	r2, [r7, #0]
 8002194:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	68fa      	ldr	r2, [r7, #12]
 800219a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	683a      	ldr	r2, [r7, #0]
 80021a0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	1c5a      	adds	r2, r3, #1
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	601a      	str	r2, [r3, #0]
}
 80021b2:	bf00      	nop
 80021b4:	3714      	adds	r7, #20
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr

080021be <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80021be:	b480      	push	{r7}
 80021c0:	b085      	sub	sp, #20
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	691b      	ldr	r3, [r3, #16]
 80021ca:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	687a      	ldr	r2, [r7, #4]
 80021d2:	6892      	ldr	r2, [r2, #8]
 80021d4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	6852      	ldr	r2, [r2, #4]
 80021de:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d103      	bne.n	80021f2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	689a      	ldr	r2, [r3, #8]
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	1e5a      	subs	r2, r3, #1
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
}
 8002206:	4618      	mov	r0, r3
 8002208:	3714      	adds	r7, #20
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr

08002212 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002212:	b580      	push	{r7, lr}
 8002214:	b08e      	sub	sp, #56	; 0x38
 8002216:	af04      	add	r7, sp, #16
 8002218:	60f8      	str	r0, [r7, #12]
 800221a:	60b9      	str	r1, [r7, #8]
 800221c:	607a      	str	r2, [r7, #4]
 800221e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002220:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002222:	2b00      	cmp	r3, #0
 8002224:	d10a      	bne.n	800223c <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800222a:	f383 8811 	msr	BASEPRI, r3
 800222e:	f3bf 8f6f 	isb	sy
 8002232:	f3bf 8f4f 	dsb	sy
 8002236:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002238:	bf00      	nop
 800223a:	e7fe      	b.n	800223a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800223c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800223e:	2b00      	cmp	r3, #0
 8002240:	d10a      	bne.n	8002258 <xTaskCreateStatic+0x46>
	__asm volatile
 8002242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002246:	f383 8811 	msr	BASEPRI, r3
 800224a:	f3bf 8f6f 	isb	sy
 800224e:	f3bf 8f4f 	dsb	sy
 8002252:	61fb      	str	r3, [r7, #28]
}
 8002254:	bf00      	nop
 8002256:	e7fe      	b.n	8002256 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002258:	23b4      	movs	r3, #180	; 0xb4
 800225a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	2bb4      	cmp	r3, #180	; 0xb4
 8002260:	d00a      	beq.n	8002278 <xTaskCreateStatic+0x66>
	__asm volatile
 8002262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002266:	f383 8811 	msr	BASEPRI, r3
 800226a:	f3bf 8f6f 	isb	sy
 800226e:	f3bf 8f4f 	dsb	sy
 8002272:	61bb      	str	r3, [r7, #24]
}
 8002274:	bf00      	nop
 8002276:	e7fe      	b.n	8002276 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002278:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800227a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800227c:	2b00      	cmp	r3, #0
 800227e:	d01e      	beq.n	80022be <xTaskCreateStatic+0xac>
 8002280:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002282:	2b00      	cmp	r3, #0
 8002284:	d01b      	beq.n	80022be <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002288:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800228a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800228e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002292:	2202      	movs	r2, #2
 8002294:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002298:	2300      	movs	r3, #0
 800229a:	9303      	str	r3, [sp, #12]
 800229c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800229e:	9302      	str	r3, [sp, #8]
 80022a0:	f107 0314 	add.w	r3, r7, #20
 80022a4:	9301      	str	r3, [sp, #4]
 80022a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022a8:	9300      	str	r3, [sp, #0]
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	68b9      	ldr	r1, [r7, #8]
 80022b0:	68f8      	ldr	r0, [r7, #12]
 80022b2:	f000 f851 	bl	8002358 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80022b6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80022b8:	f000 f8ec 	bl	8002494 <prvAddNewTaskToReadyList>
 80022bc:	e001      	b.n	80022c2 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80022be:	2300      	movs	r3, #0
 80022c0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80022c2:	697b      	ldr	r3, [r7, #20]
	}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3728      	adds	r7, #40	; 0x28
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b08c      	sub	sp, #48	; 0x30
 80022d0:	af04      	add	r7, sp, #16
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	603b      	str	r3, [r7, #0]
 80022d8:	4613      	mov	r3, r2
 80022da:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80022dc:	88fb      	ldrh	r3, [r7, #6]
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	4618      	mov	r0, r3
 80022e2:	f000 fef1 	bl	80030c8 <pvPortMalloc>
 80022e6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d00e      	beq.n	800230c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80022ee:	20b4      	movs	r0, #180	; 0xb4
 80022f0:	f000 feea 	bl	80030c8 <pvPortMalloc>
 80022f4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d003      	beq.n	8002304 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	697a      	ldr	r2, [r7, #20]
 8002300:	631a      	str	r2, [r3, #48]	; 0x30
 8002302:	e005      	b.n	8002310 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002304:	6978      	ldr	r0, [r7, #20]
 8002306:	f000 ffab 	bl	8003260 <vPortFree>
 800230a:	e001      	b.n	8002310 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800230c:	2300      	movs	r3, #0
 800230e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d017      	beq.n	8002346 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800231e:	88fa      	ldrh	r2, [r7, #6]
 8002320:	2300      	movs	r3, #0
 8002322:	9303      	str	r3, [sp, #12]
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	9302      	str	r3, [sp, #8]
 8002328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800232a:	9301      	str	r3, [sp, #4]
 800232c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800232e:	9300      	str	r3, [sp, #0]
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	68b9      	ldr	r1, [r7, #8]
 8002334:	68f8      	ldr	r0, [r7, #12]
 8002336:	f000 f80f 	bl	8002358 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800233a:	69f8      	ldr	r0, [r7, #28]
 800233c:	f000 f8aa 	bl	8002494 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002340:	2301      	movs	r3, #1
 8002342:	61bb      	str	r3, [r7, #24]
 8002344:	e002      	b.n	800234c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002346:	f04f 33ff 	mov.w	r3, #4294967295
 800234a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800234c:	69bb      	ldr	r3, [r7, #24]
	}
 800234e:	4618      	mov	r0, r3
 8002350:	3720      	adds	r7, #32
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
	...

08002358 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b088      	sub	sp, #32
 800235c:	af00      	add	r7, sp, #0
 800235e:	60f8      	str	r0, [r7, #12]
 8002360:	60b9      	str	r1, [r7, #8]
 8002362:	607a      	str	r2, [r7, #4]
 8002364:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002368:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002370:	3b01      	subs	r3, #1
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	4413      	add	r3, r2
 8002376:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	f023 0307 	bic.w	r3, r3, #7
 800237e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	f003 0307 	and.w	r3, r3, #7
 8002386:	2b00      	cmp	r3, #0
 8002388:	d00a      	beq.n	80023a0 <prvInitialiseNewTask+0x48>
	__asm volatile
 800238a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800238e:	f383 8811 	msr	BASEPRI, r3
 8002392:	f3bf 8f6f 	isb	sy
 8002396:	f3bf 8f4f 	dsb	sy
 800239a:	617b      	str	r3, [r7, #20]
}
 800239c:	bf00      	nop
 800239e:	e7fe      	b.n	800239e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d01f      	beq.n	80023e6 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80023a6:	2300      	movs	r3, #0
 80023a8:	61fb      	str	r3, [r7, #28]
 80023aa:	e012      	b.n	80023d2 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80023ac:	68ba      	ldr	r2, [r7, #8]
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	4413      	add	r3, r2
 80023b2:	7819      	ldrb	r1, [r3, #0]
 80023b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	4413      	add	r3, r2
 80023ba:	3334      	adds	r3, #52	; 0x34
 80023bc:	460a      	mov	r2, r1
 80023be:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80023c0:	68ba      	ldr	r2, [r7, #8]
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	4413      	add	r3, r2
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d006      	beq.n	80023da <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	3301      	adds	r3, #1
 80023d0:	61fb      	str	r3, [r7, #28]
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	2b0f      	cmp	r3, #15
 80023d6:	d9e9      	bls.n	80023ac <prvInitialiseNewTask+0x54>
 80023d8:	e000      	b.n	80023dc <prvInitialiseNewTask+0x84>
			{
				break;
 80023da:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80023dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023de:	2200      	movs	r2, #0
 80023e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80023e4:	e003      	b.n	80023ee <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80023e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023e8:	2200      	movs	r2, #0
 80023ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80023ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023f0:	2b06      	cmp	r3, #6
 80023f2:	d901      	bls.n	80023f8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80023f4:	2306      	movs	r3, #6
 80023f6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80023f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80023fc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80023fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002400:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002402:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002406:	2200      	movs	r2, #0
 8002408:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800240a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800240c:	3304      	adds	r3, #4
 800240e:	4618      	mov	r0, r3
 8002410:	f7ff fe6b 	bl	80020ea <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002416:	3318      	adds	r3, #24
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff fe66 	bl	80020ea <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800241e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002420:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002422:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002426:	f1c3 0207 	rsb	r2, r3, #7
 800242a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800242c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800242e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002430:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002432:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002436:	2200      	movs	r2, #0
 8002438:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800243c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800243e:	2200      	movs	r2, #0
 8002440:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8002444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002446:	334c      	adds	r3, #76	; 0x4c
 8002448:	2260      	movs	r2, #96	; 0x60
 800244a:	2100      	movs	r1, #0
 800244c:	4618      	mov	r0, r3
 800244e:	f001 f948 	bl	80036e2 <memset>
 8002452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002454:	4a0c      	ldr	r2, [pc, #48]	; (8002488 <prvInitialiseNewTask+0x130>)
 8002456:	651a      	str	r2, [r3, #80]	; 0x50
 8002458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800245a:	4a0c      	ldr	r2, [pc, #48]	; (800248c <prvInitialiseNewTask+0x134>)
 800245c:	655a      	str	r2, [r3, #84]	; 0x54
 800245e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002460:	4a0b      	ldr	r2, [pc, #44]	; (8002490 <prvInitialiseNewTask+0x138>)
 8002462:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002464:	683a      	ldr	r2, [r7, #0]
 8002466:	68f9      	ldr	r1, [r7, #12]
 8002468:	69b8      	ldr	r0, [r7, #24]
 800246a:	f000 fc1f 	bl	8002cac <pxPortInitialiseStack>
 800246e:	4602      	mov	r2, r0
 8002470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002472:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002476:	2b00      	cmp	r3, #0
 8002478:	d002      	beq.n	8002480 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800247a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800247c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800247e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002480:	bf00      	nop
 8002482:	3720      	adds	r7, #32
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	08004534 	.word	0x08004534
 800248c:	08004554 	.word	0x08004554
 8002490:	08004514 	.word	0x08004514

08002494 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800249c:	f000 fd32 	bl	8002f04 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80024a0:	4b2a      	ldr	r3, [pc, #168]	; (800254c <prvAddNewTaskToReadyList+0xb8>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	3301      	adds	r3, #1
 80024a6:	4a29      	ldr	r2, [pc, #164]	; (800254c <prvAddNewTaskToReadyList+0xb8>)
 80024a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80024aa:	4b29      	ldr	r3, [pc, #164]	; (8002550 <prvAddNewTaskToReadyList+0xbc>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d109      	bne.n	80024c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80024b2:	4a27      	ldr	r2, [pc, #156]	; (8002550 <prvAddNewTaskToReadyList+0xbc>)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80024b8:	4b24      	ldr	r3, [pc, #144]	; (800254c <prvAddNewTaskToReadyList+0xb8>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d110      	bne.n	80024e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80024c0:	f000 facc 	bl	8002a5c <prvInitialiseTaskLists>
 80024c4:	e00d      	b.n	80024e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80024c6:	4b23      	ldr	r3, [pc, #140]	; (8002554 <prvAddNewTaskToReadyList+0xc0>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d109      	bne.n	80024e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80024ce:	4b20      	ldr	r3, [pc, #128]	; (8002550 <prvAddNewTaskToReadyList+0xbc>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024d8:	429a      	cmp	r2, r3
 80024da:	d802      	bhi.n	80024e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80024dc:	4a1c      	ldr	r2, [pc, #112]	; (8002550 <prvAddNewTaskToReadyList+0xbc>)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80024e2:	4b1d      	ldr	r3, [pc, #116]	; (8002558 <prvAddNewTaskToReadyList+0xc4>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	3301      	adds	r3, #1
 80024e8:	4a1b      	ldr	r2, [pc, #108]	; (8002558 <prvAddNewTaskToReadyList+0xc4>)
 80024ea:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f0:	2201      	movs	r2, #1
 80024f2:	409a      	lsls	r2, r3
 80024f4:	4b19      	ldr	r3, [pc, #100]	; (800255c <prvAddNewTaskToReadyList+0xc8>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	4a18      	ldr	r2, [pc, #96]	; (800255c <prvAddNewTaskToReadyList+0xc8>)
 80024fc:	6013      	str	r3, [r2, #0]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002502:	4613      	mov	r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	4413      	add	r3, r2
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	4a15      	ldr	r2, [pc, #84]	; (8002560 <prvAddNewTaskToReadyList+0xcc>)
 800250c:	441a      	add	r2, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	3304      	adds	r3, #4
 8002512:	4619      	mov	r1, r3
 8002514:	4610      	mov	r0, r2
 8002516:	f7ff fdf5 	bl	8002104 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800251a:	f000 fd23 	bl	8002f64 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800251e:	4b0d      	ldr	r3, [pc, #52]	; (8002554 <prvAddNewTaskToReadyList+0xc0>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d00e      	beq.n	8002544 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002526:	4b0a      	ldr	r3, [pc, #40]	; (8002550 <prvAddNewTaskToReadyList+0xbc>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002530:	429a      	cmp	r2, r3
 8002532:	d207      	bcs.n	8002544 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002534:	4b0b      	ldr	r3, [pc, #44]	; (8002564 <prvAddNewTaskToReadyList+0xd0>)
 8002536:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800253a:	601a      	str	r2, [r3, #0]
 800253c:	f3bf 8f4f 	dsb	sy
 8002540:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002544:	bf00      	nop
 8002546:	3708      	adds	r7, #8
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	20000448 	.word	0x20000448
 8002550:	20000348 	.word	0x20000348
 8002554:	20000454 	.word	0x20000454
 8002558:	20000464 	.word	0x20000464
 800255c:	20000450 	.word	0x20000450
 8002560:	2000034c 	.word	0x2000034c
 8002564:	e000ed04 	.word	0xe000ed04

08002568 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002570:	2300      	movs	r3, #0
 8002572:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d017      	beq.n	80025aa <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800257a:	4b13      	ldr	r3, [pc, #76]	; (80025c8 <vTaskDelay+0x60>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00a      	beq.n	8002598 <vTaskDelay+0x30>
	__asm volatile
 8002582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002586:	f383 8811 	msr	BASEPRI, r3
 800258a:	f3bf 8f6f 	isb	sy
 800258e:	f3bf 8f4f 	dsb	sy
 8002592:	60bb      	str	r3, [r7, #8]
}
 8002594:	bf00      	nop
 8002596:	e7fe      	b.n	8002596 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002598:	f000 f884 	bl	80026a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800259c:	2100      	movs	r1, #0
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f000 fb1e 	bl	8002be0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80025a4:	f000 f88c 	bl	80026c0 <xTaskResumeAll>
 80025a8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d107      	bne.n	80025c0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80025b0:	4b06      	ldr	r3, [pc, #24]	; (80025cc <vTaskDelay+0x64>)
 80025b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025b6:	601a      	str	r2, [r3, #0]
 80025b8:	f3bf 8f4f 	dsb	sy
 80025bc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80025c0:	bf00      	nop
 80025c2:	3710      	adds	r7, #16
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	20000470 	.word	0x20000470
 80025cc:	e000ed04 	.word	0xe000ed04

080025d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b08a      	sub	sp, #40	; 0x28
 80025d4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80025d6:	2300      	movs	r3, #0
 80025d8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80025da:	2300      	movs	r3, #0
 80025dc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80025de:	463a      	mov	r2, r7
 80025e0:	1d39      	adds	r1, r7, #4
 80025e2:	f107 0308 	add.w	r3, r7, #8
 80025e6:	4618      	mov	r0, r3
 80025e8:	f7fd ffbe 	bl	8000568 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80025ec:	6839      	ldr	r1, [r7, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	68ba      	ldr	r2, [r7, #8]
 80025f2:	9202      	str	r2, [sp, #8]
 80025f4:	9301      	str	r3, [sp, #4]
 80025f6:	2300      	movs	r3, #0
 80025f8:	9300      	str	r3, [sp, #0]
 80025fa:	2300      	movs	r3, #0
 80025fc:	460a      	mov	r2, r1
 80025fe:	4921      	ldr	r1, [pc, #132]	; (8002684 <vTaskStartScheduler+0xb4>)
 8002600:	4821      	ldr	r0, [pc, #132]	; (8002688 <vTaskStartScheduler+0xb8>)
 8002602:	f7ff fe06 	bl	8002212 <xTaskCreateStatic>
 8002606:	4603      	mov	r3, r0
 8002608:	4a20      	ldr	r2, [pc, #128]	; (800268c <vTaskStartScheduler+0xbc>)
 800260a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800260c:	4b1f      	ldr	r3, [pc, #124]	; (800268c <vTaskStartScheduler+0xbc>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d002      	beq.n	800261a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002614:	2301      	movs	r3, #1
 8002616:	617b      	str	r3, [r7, #20]
 8002618:	e001      	b.n	800261e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800261a:	2300      	movs	r3, #0
 800261c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	2b01      	cmp	r3, #1
 8002622:	d11b      	bne.n	800265c <vTaskStartScheduler+0x8c>
	__asm volatile
 8002624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002628:	f383 8811 	msr	BASEPRI, r3
 800262c:	f3bf 8f6f 	isb	sy
 8002630:	f3bf 8f4f 	dsb	sy
 8002634:	613b      	str	r3, [r7, #16]
}
 8002636:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002638:	4b15      	ldr	r3, [pc, #84]	; (8002690 <vTaskStartScheduler+0xc0>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	334c      	adds	r3, #76	; 0x4c
 800263e:	4a15      	ldr	r2, [pc, #84]	; (8002694 <vTaskStartScheduler+0xc4>)
 8002640:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002642:	4b15      	ldr	r3, [pc, #84]	; (8002698 <vTaskStartScheduler+0xc8>)
 8002644:	f04f 32ff 	mov.w	r2, #4294967295
 8002648:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800264a:	4b14      	ldr	r3, [pc, #80]	; (800269c <vTaskStartScheduler+0xcc>)
 800264c:	2201      	movs	r2, #1
 800264e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002650:	4b13      	ldr	r3, [pc, #76]	; (80026a0 <vTaskStartScheduler+0xd0>)
 8002652:	2200      	movs	r2, #0
 8002654:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002656:	f000 fbb3 	bl	8002dc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800265a:	e00e      	b.n	800267a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002662:	d10a      	bne.n	800267a <vTaskStartScheduler+0xaa>
	__asm volatile
 8002664:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002668:	f383 8811 	msr	BASEPRI, r3
 800266c:	f3bf 8f6f 	isb	sy
 8002670:	f3bf 8f4f 	dsb	sy
 8002674:	60fb      	str	r3, [r7, #12]
}
 8002676:	bf00      	nop
 8002678:	e7fe      	b.n	8002678 <vTaskStartScheduler+0xa8>
}
 800267a:	bf00      	nop
 800267c:	3718      	adds	r7, #24
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	080044f4 	.word	0x080044f4
 8002688:	08002a2d 	.word	0x08002a2d
 800268c:	2000046c 	.word	0x2000046c
 8002690:	20000348 	.word	0x20000348
 8002694:	20000010 	.word	0x20000010
 8002698:	20000468 	.word	0x20000468
 800269c:	20000454 	.word	0x20000454
 80026a0:	2000044c 	.word	0x2000044c

080026a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80026a8:	4b04      	ldr	r3, [pc, #16]	; (80026bc <vTaskSuspendAll+0x18>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	3301      	adds	r3, #1
 80026ae:	4a03      	ldr	r2, [pc, #12]	; (80026bc <vTaskSuspendAll+0x18>)
 80026b0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80026b2:	bf00      	nop
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr
 80026bc:	20000470 	.word	0x20000470

080026c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80026c6:	2300      	movs	r3, #0
 80026c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80026ca:	2300      	movs	r3, #0
 80026cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80026ce:	4b41      	ldr	r3, [pc, #260]	; (80027d4 <xTaskResumeAll+0x114>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d10a      	bne.n	80026ec <xTaskResumeAll+0x2c>
	__asm volatile
 80026d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026da:	f383 8811 	msr	BASEPRI, r3
 80026de:	f3bf 8f6f 	isb	sy
 80026e2:	f3bf 8f4f 	dsb	sy
 80026e6:	603b      	str	r3, [r7, #0]
}
 80026e8:	bf00      	nop
 80026ea:	e7fe      	b.n	80026ea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80026ec:	f000 fc0a 	bl	8002f04 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80026f0:	4b38      	ldr	r3, [pc, #224]	; (80027d4 <xTaskResumeAll+0x114>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	3b01      	subs	r3, #1
 80026f6:	4a37      	ldr	r2, [pc, #220]	; (80027d4 <xTaskResumeAll+0x114>)
 80026f8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80026fa:	4b36      	ldr	r3, [pc, #216]	; (80027d4 <xTaskResumeAll+0x114>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d161      	bne.n	80027c6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002702:	4b35      	ldr	r3, [pc, #212]	; (80027d8 <xTaskResumeAll+0x118>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d05d      	beq.n	80027c6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800270a:	e02e      	b.n	800276a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800270c:	4b33      	ldr	r3, [pc, #204]	; (80027dc <xTaskResumeAll+0x11c>)
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	3318      	adds	r3, #24
 8002718:	4618      	mov	r0, r3
 800271a:	f7ff fd50 	bl	80021be <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	3304      	adds	r3, #4
 8002722:	4618      	mov	r0, r3
 8002724:	f7ff fd4b 	bl	80021be <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800272c:	2201      	movs	r2, #1
 800272e:	409a      	lsls	r2, r3
 8002730:	4b2b      	ldr	r3, [pc, #172]	; (80027e0 <xTaskResumeAll+0x120>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4313      	orrs	r3, r2
 8002736:	4a2a      	ldr	r2, [pc, #168]	; (80027e0 <xTaskResumeAll+0x120>)
 8002738:	6013      	str	r3, [r2, #0]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800273e:	4613      	mov	r3, r2
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	4413      	add	r3, r2
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	4a27      	ldr	r2, [pc, #156]	; (80027e4 <xTaskResumeAll+0x124>)
 8002748:	441a      	add	r2, r3
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	3304      	adds	r3, #4
 800274e:	4619      	mov	r1, r3
 8002750:	4610      	mov	r0, r2
 8002752:	f7ff fcd7 	bl	8002104 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800275a:	4b23      	ldr	r3, [pc, #140]	; (80027e8 <xTaskResumeAll+0x128>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002760:	429a      	cmp	r2, r3
 8002762:	d302      	bcc.n	800276a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8002764:	4b21      	ldr	r3, [pc, #132]	; (80027ec <xTaskResumeAll+0x12c>)
 8002766:	2201      	movs	r2, #1
 8002768:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800276a:	4b1c      	ldr	r3, [pc, #112]	; (80027dc <xTaskResumeAll+0x11c>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d1cc      	bne.n	800270c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002778:	f000 fa12 	bl	8002ba0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800277c:	4b1c      	ldr	r3, [pc, #112]	; (80027f0 <xTaskResumeAll+0x130>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d010      	beq.n	80027aa <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002788:	f000 f836 	bl	80027f8 <xTaskIncrementTick>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d002      	beq.n	8002798 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8002792:	4b16      	ldr	r3, [pc, #88]	; (80027ec <xTaskResumeAll+0x12c>)
 8002794:	2201      	movs	r2, #1
 8002796:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	3b01      	subs	r3, #1
 800279c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d1f1      	bne.n	8002788 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80027a4:	4b12      	ldr	r3, [pc, #72]	; (80027f0 <xTaskResumeAll+0x130>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80027aa:	4b10      	ldr	r3, [pc, #64]	; (80027ec <xTaskResumeAll+0x12c>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d009      	beq.n	80027c6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80027b2:	2301      	movs	r3, #1
 80027b4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80027b6:	4b0f      	ldr	r3, [pc, #60]	; (80027f4 <xTaskResumeAll+0x134>)
 80027b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027bc:	601a      	str	r2, [r3, #0]
 80027be:	f3bf 8f4f 	dsb	sy
 80027c2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80027c6:	f000 fbcd 	bl	8002f64 <vPortExitCritical>

	return xAlreadyYielded;
 80027ca:	68bb      	ldr	r3, [r7, #8]
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3710      	adds	r7, #16
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	20000470 	.word	0x20000470
 80027d8:	20000448 	.word	0x20000448
 80027dc:	20000408 	.word	0x20000408
 80027e0:	20000450 	.word	0x20000450
 80027e4:	2000034c 	.word	0x2000034c
 80027e8:	20000348 	.word	0x20000348
 80027ec:	2000045c 	.word	0x2000045c
 80027f0:	20000458 	.word	0x20000458
 80027f4:	e000ed04 	.word	0xe000ed04

080027f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b086      	sub	sp, #24
 80027fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80027fe:	2300      	movs	r3, #0
 8002800:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002802:	4b4e      	ldr	r3, [pc, #312]	; (800293c <xTaskIncrementTick+0x144>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2b00      	cmp	r3, #0
 8002808:	f040 808e 	bne.w	8002928 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800280c:	4b4c      	ldr	r3, [pc, #304]	; (8002940 <xTaskIncrementTick+0x148>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	3301      	adds	r3, #1
 8002812:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002814:	4a4a      	ldr	r2, [pc, #296]	; (8002940 <xTaskIncrementTick+0x148>)
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d120      	bne.n	8002862 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002820:	4b48      	ldr	r3, [pc, #288]	; (8002944 <xTaskIncrementTick+0x14c>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d00a      	beq.n	8002840 <xTaskIncrementTick+0x48>
	__asm volatile
 800282a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800282e:	f383 8811 	msr	BASEPRI, r3
 8002832:	f3bf 8f6f 	isb	sy
 8002836:	f3bf 8f4f 	dsb	sy
 800283a:	603b      	str	r3, [r7, #0]
}
 800283c:	bf00      	nop
 800283e:	e7fe      	b.n	800283e <xTaskIncrementTick+0x46>
 8002840:	4b40      	ldr	r3, [pc, #256]	; (8002944 <xTaskIncrementTick+0x14c>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	60fb      	str	r3, [r7, #12]
 8002846:	4b40      	ldr	r3, [pc, #256]	; (8002948 <xTaskIncrementTick+0x150>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a3e      	ldr	r2, [pc, #248]	; (8002944 <xTaskIncrementTick+0x14c>)
 800284c:	6013      	str	r3, [r2, #0]
 800284e:	4a3e      	ldr	r2, [pc, #248]	; (8002948 <xTaskIncrementTick+0x150>)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	6013      	str	r3, [r2, #0]
 8002854:	4b3d      	ldr	r3, [pc, #244]	; (800294c <xTaskIncrementTick+0x154>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	3301      	adds	r3, #1
 800285a:	4a3c      	ldr	r2, [pc, #240]	; (800294c <xTaskIncrementTick+0x154>)
 800285c:	6013      	str	r3, [r2, #0]
 800285e:	f000 f99f 	bl	8002ba0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002862:	4b3b      	ldr	r3, [pc, #236]	; (8002950 <xTaskIncrementTick+0x158>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	693a      	ldr	r2, [r7, #16]
 8002868:	429a      	cmp	r2, r3
 800286a:	d348      	bcc.n	80028fe <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800286c:	4b35      	ldr	r3, [pc, #212]	; (8002944 <xTaskIncrementTick+0x14c>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d104      	bne.n	8002880 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002876:	4b36      	ldr	r3, [pc, #216]	; (8002950 <xTaskIncrementTick+0x158>)
 8002878:	f04f 32ff 	mov.w	r2, #4294967295
 800287c:	601a      	str	r2, [r3, #0]
					break;
 800287e:	e03e      	b.n	80028fe <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002880:	4b30      	ldr	r3, [pc, #192]	; (8002944 <xTaskIncrementTick+0x14c>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002890:	693a      	ldr	r2, [r7, #16]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	429a      	cmp	r2, r3
 8002896:	d203      	bcs.n	80028a0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002898:	4a2d      	ldr	r2, [pc, #180]	; (8002950 <xTaskIncrementTick+0x158>)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800289e:	e02e      	b.n	80028fe <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	3304      	adds	r3, #4
 80028a4:	4618      	mov	r0, r3
 80028a6:	f7ff fc8a 	bl	80021be <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d004      	beq.n	80028bc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	3318      	adds	r3, #24
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7ff fc81 	bl	80021be <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c0:	2201      	movs	r2, #1
 80028c2:	409a      	lsls	r2, r3
 80028c4:	4b23      	ldr	r3, [pc, #140]	; (8002954 <xTaskIncrementTick+0x15c>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	4a22      	ldr	r2, [pc, #136]	; (8002954 <xTaskIncrementTick+0x15c>)
 80028cc:	6013      	str	r3, [r2, #0]
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028d2:	4613      	mov	r3, r2
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	4413      	add	r3, r2
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	4a1f      	ldr	r2, [pc, #124]	; (8002958 <xTaskIncrementTick+0x160>)
 80028dc:	441a      	add	r2, r3
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	3304      	adds	r3, #4
 80028e2:	4619      	mov	r1, r3
 80028e4:	4610      	mov	r0, r2
 80028e6:	f7ff fc0d 	bl	8002104 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028ee:	4b1b      	ldr	r3, [pc, #108]	; (800295c <xTaskIncrementTick+0x164>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d3b9      	bcc.n	800286c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80028f8:	2301      	movs	r3, #1
 80028fa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80028fc:	e7b6      	b.n	800286c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80028fe:	4b17      	ldr	r3, [pc, #92]	; (800295c <xTaskIncrementTick+0x164>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002904:	4914      	ldr	r1, [pc, #80]	; (8002958 <xTaskIncrementTick+0x160>)
 8002906:	4613      	mov	r3, r2
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	4413      	add	r3, r2
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	440b      	add	r3, r1
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	2b01      	cmp	r3, #1
 8002914:	d901      	bls.n	800291a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8002916:	2301      	movs	r3, #1
 8002918:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800291a:	4b11      	ldr	r3, [pc, #68]	; (8002960 <xTaskIncrementTick+0x168>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d007      	beq.n	8002932 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8002922:	2301      	movs	r3, #1
 8002924:	617b      	str	r3, [r7, #20]
 8002926:	e004      	b.n	8002932 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002928:	4b0e      	ldr	r3, [pc, #56]	; (8002964 <xTaskIncrementTick+0x16c>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	3301      	adds	r3, #1
 800292e:	4a0d      	ldr	r2, [pc, #52]	; (8002964 <xTaskIncrementTick+0x16c>)
 8002930:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002932:	697b      	ldr	r3, [r7, #20]
}
 8002934:	4618      	mov	r0, r3
 8002936:	3718      	adds	r7, #24
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	20000470 	.word	0x20000470
 8002940:	2000044c 	.word	0x2000044c
 8002944:	20000400 	.word	0x20000400
 8002948:	20000404 	.word	0x20000404
 800294c:	20000460 	.word	0x20000460
 8002950:	20000468 	.word	0x20000468
 8002954:	20000450 	.word	0x20000450
 8002958:	2000034c 	.word	0x2000034c
 800295c:	20000348 	.word	0x20000348
 8002960:	2000045c 	.word	0x2000045c
 8002964:	20000458 	.word	0x20000458

08002968 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002968:	b480      	push	{r7}
 800296a:	b087      	sub	sp, #28
 800296c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800296e:	4b29      	ldr	r3, [pc, #164]	; (8002a14 <vTaskSwitchContext+0xac>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d003      	beq.n	800297e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002976:	4b28      	ldr	r3, [pc, #160]	; (8002a18 <vTaskSwitchContext+0xb0>)
 8002978:	2201      	movs	r2, #1
 800297a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800297c:	e044      	b.n	8002a08 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800297e:	4b26      	ldr	r3, [pc, #152]	; (8002a18 <vTaskSwitchContext+0xb0>)
 8002980:	2200      	movs	r2, #0
 8002982:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002984:	4b25      	ldr	r3, [pc, #148]	; (8002a1c <vTaskSwitchContext+0xb4>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	fab3 f383 	clz	r3, r3
 8002990:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002992:	7afb      	ldrb	r3, [r7, #11]
 8002994:	f1c3 031f 	rsb	r3, r3, #31
 8002998:	617b      	str	r3, [r7, #20]
 800299a:	4921      	ldr	r1, [pc, #132]	; (8002a20 <vTaskSwitchContext+0xb8>)
 800299c:	697a      	ldr	r2, [r7, #20]
 800299e:	4613      	mov	r3, r2
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	4413      	add	r3, r2
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	440b      	add	r3, r1
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d10a      	bne.n	80029c4 <vTaskSwitchContext+0x5c>
	__asm volatile
 80029ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029b2:	f383 8811 	msr	BASEPRI, r3
 80029b6:	f3bf 8f6f 	isb	sy
 80029ba:	f3bf 8f4f 	dsb	sy
 80029be:	607b      	str	r3, [r7, #4]
}
 80029c0:	bf00      	nop
 80029c2:	e7fe      	b.n	80029c2 <vTaskSwitchContext+0x5a>
 80029c4:	697a      	ldr	r2, [r7, #20]
 80029c6:	4613      	mov	r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	4413      	add	r3, r2
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	4a14      	ldr	r2, [pc, #80]	; (8002a20 <vTaskSwitchContext+0xb8>)
 80029d0:	4413      	add	r3, r2
 80029d2:	613b      	str	r3, [r7, #16]
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	685a      	ldr	r2, [r3, #4]
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	605a      	str	r2, [r3, #4]
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	685a      	ldr	r2, [r3, #4]
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	3308      	adds	r3, #8
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d104      	bne.n	80029f4 <vTaskSwitchContext+0x8c>
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	685a      	ldr	r2, [r3, #4]
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	605a      	str	r2, [r3, #4]
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	4a0a      	ldr	r2, [pc, #40]	; (8002a24 <vTaskSwitchContext+0xbc>)
 80029fc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80029fe:	4b09      	ldr	r3, [pc, #36]	; (8002a24 <vTaskSwitchContext+0xbc>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	334c      	adds	r3, #76	; 0x4c
 8002a04:	4a08      	ldr	r2, [pc, #32]	; (8002a28 <vTaskSwitchContext+0xc0>)
 8002a06:	6013      	str	r3, [r2, #0]
}
 8002a08:	bf00      	nop
 8002a0a:	371c      	adds	r7, #28
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr
 8002a14:	20000470 	.word	0x20000470
 8002a18:	2000045c 	.word	0x2000045c
 8002a1c:	20000450 	.word	0x20000450
 8002a20:	2000034c 	.word	0x2000034c
 8002a24:	20000348 	.word	0x20000348
 8002a28:	20000010 	.word	0x20000010

08002a2c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002a34:	f000 f852 	bl	8002adc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002a38:	4b06      	ldr	r3, [pc, #24]	; (8002a54 <prvIdleTask+0x28>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d9f9      	bls.n	8002a34 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002a40:	4b05      	ldr	r3, [pc, #20]	; (8002a58 <prvIdleTask+0x2c>)
 8002a42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a46:	601a      	str	r2, [r3, #0]
 8002a48:	f3bf 8f4f 	dsb	sy
 8002a4c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002a50:	e7f0      	b.n	8002a34 <prvIdleTask+0x8>
 8002a52:	bf00      	nop
 8002a54:	2000034c 	.word	0x2000034c
 8002a58:	e000ed04 	.word	0xe000ed04

08002a5c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002a62:	2300      	movs	r3, #0
 8002a64:	607b      	str	r3, [r7, #4]
 8002a66:	e00c      	b.n	8002a82 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002a68:	687a      	ldr	r2, [r7, #4]
 8002a6a:	4613      	mov	r3, r2
 8002a6c:	009b      	lsls	r3, r3, #2
 8002a6e:	4413      	add	r3, r2
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	4a12      	ldr	r2, [pc, #72]	; (8002abc <prvInitialiseTaskLists+0x60>)
 8002a74:	4413      	add	r3, r2
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7ff fb17 	bl	80020aa <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	3301      	adds	r3, #1
 8002a80:	607b      	str	r3, [r7, #4]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2b06      	cmp	r3, #6
 8002a86:	d9ef      	bls.n	8002a68 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002a88:	480d      	ldr	r0, [pc, #52]	; (8002ac0 <prvInitialiseTaskLists+0x64>)
 8002a8a:	f7ff fb0e 	bl	80020aa <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002a8e:	480d      	ldr	r0, [pc, #52]	; (8002ac4 <prvInitialiseTaskLists+0x68>)
 8002a90:	f7ff fb0b 	bl	80020aa <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002a94:	480c      	ldr	r0, [pc, #48]	; (8002ac8 <prvInitialiseTaskLists+0x6c>)
 8002a96:	f7ff fb08 	bl	80020aa <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002a9a:	480c      	ldr	r0, [pc, #48]	; (8002acc <prvInitialiseTaskLists+0x70>)
 8002a9c:	f7ff fb05 	bl	80020aa <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002aa0:	480b      	ldr	r0, [pc, #44]	; (8002ad0 <prvInitialiseTaskLists+0x74>)
 8002aa2:	f7ff fb02 	bl	80020aa <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002aa6:	4b0b      	ldr	r3, [pc, #44]	; (8002ad4 <prvInitialiseTaskLists+0x78>)
 8002aa8:	4a05      	ldr	r2, [pc, #20]	; (8002ac0 <prvInitialiseTaskLists+0x64>)
 8002aaa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002aac:	4b0a      	ldr	r3, [pc, #40]	; (8002ad8 <prvInitialiseTaskLists+0x7c>)
 8002aae:	4a05      	ldr	r2, [pc, #20]	; (8002ac4 <prvInitialiseTaskLists+0x68>)
 8002ab0:	601a      	str	r2, [r3, #0]
}
 8002ab2:	bf00      	nop
 8002ab4:	3708      	adds	r7, #8
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	2000034c 	.word	0x2000034c
 8002ac0:	200003d8 	.word	0x200003d8
 8002ac4:	200003ec 	.word	0x200003ec
 8002ac8:	20000408 	.word	0x20000408
 8002acc:	2000041c 	.word	0x2000041c
 8002ad0:	20000434 	.word	0x20000434
 8002ad4:	20000400 	.word	0x20000400
 8002ad8:	20000404 	.word	0x20000404

08002adc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002ae2:	e019      	b.n	8002b18 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002ae4:	f000 fa0e 	bl	8002f04 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ae8:	4b10      	ldr	r3, [pc, #64]	; (8002b2c <prvCheckTasksWaitingTermination+0x50>)
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	3304      	adds	r3, #4
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff fb62 	bl	80021be <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002afa:	4b0d      	ldr	r3, [pc, #52]	; (8002b30 <prvCheckTasksWaitingTermination+0x54>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	3b01      	subs	r3, #1
 8002b00:	4a0b      	ldr	r2, [pc, #44]	; (8002b30 <prvCheckTasksWaitingTermination+0x54>)
 8002b02:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002b04:	4b0b      	ldr	r3, [pc, #44]	; (8002b34 <prvCheckTasksWaitingTermination+0x58>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	3b01      	subs	r3, #1
 8002b0a:	4a0a      	ldr	r2, [pc, #40]	; (8002b34 <prvCheckTasksWaitingTermination+0x58>)
 8002b0c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002b0e:	f000 fa29 	bl	8002f64 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f000 f810 	bl	8002b38 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002b18:	4b06      	ldr	r3, [pc, #24]	; (8002b34 <prvCheckTasksWaitingTermination+0x58>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d1e1      	bne.n	8002ae4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002b20:	bf00      	nop
 8002b22:	bf00      	nop
 8002b24:	3708      	adds	r7, #8
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	2000041c 	.word	0x2000041c
 8002b30:	20000448 	.word	0x20000448
 8002b34:	20000430 	.word	0x20000430

08002b38 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	334c      	adds	r3, #76	; 0x4c
 8002b44:	4618      	mov	r0, r3
 8002b46:	f000 fe55 	bl	80037f4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d108      	bne.n	8002b66 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f000 fb81 	bl	8003260 <vPortFree>
				vPortFree( pxTCB );
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f000 fb7e 	bl	8003260 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002b64:	e018      	b.n	8002b98 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d103      	bne.n	8002b78 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	f000 fb75 	bl	8003260 <vPortFree>
	}
 8002b76:	e00f      	b.n	8002b98 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8002b7e:	2b02      	cmp	r3, #2
 8002b80:	d00a      	beq.n	8002b98 <prvDeleteTCB+0x60>
	__asm volatile
 8002b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b86:	f383 8811 	msr	BASEPRI, r3
 8002b8a:	f3bf 8f6f 	isb	sy
 8002b8e:	f3bf 8f4f 	dsb	sy
 8002b92:	60fb      	str	r3, [r7, #12]
}
 8002b94:	bf00      	nop
 8002b96:	e7fe      	b.n	8002b96 <prvDeleteTCB+0x5e>
	}
 8002b98:	bf00      	nop
 8002b9a:	3710      	adds	r7, #16
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}

08002ba0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002ba6:	4b0c      	ldr	r3, [pc, #48]	; (8002bd8 <prvResetNextTaskUnblockTime+0x38>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d104      	bne.n	8002bba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002bb0:	4b0a      	ldr	r3, [pc, #40]	; (8002bdc <prvResetNextTaskUnblockTime+0x3c>)
 8002bb2:	f04f 32ff 	mov.w	r2, #4294967295
 8002bb6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002bb8:	e008      	b.n	8002bcc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002bba:	4b07      	ldr	r3, [pc, #28]	; (8002bd8 <prvResetNextTaskUnblockTime+0x38>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	4a04      	ldr	r2, [pc, #16]	; (8002bdc <prvResetNextTaskUnblockTime+0x3c>)
 8002bca:	6013      	str	r3, [r2, #0]
}
 8002bcc:	bf00      	nop
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr
 8002bd8:	20000400 	.word	0x20000400
 8002bdc:	20000468 	.word	0x20000468

08002be0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002bea:	4b29      	ldr	r3, [pc, #164]	; (8002c90 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002bf0:	4b28      	ldr	r3, [pc, #160]	; (8002c94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	3304      	adds	r3, #4
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7ff fae1 	bl	80021be <uxListRemove>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d10b      	bne.n	8002c1a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002c02:	4b24      	ldr	r3, [pc, #144]	; (8002c94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c08:	2201      	movs	r2, #1
 8002c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0e:	43da      	mvns	r2, r3
 8002c10:	4b21      	ldr	r3, [pc, #132]	; (8002c98 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4013      	ands	r3, r2
 8002c16:	4a20      	ldr	r2, [pc, #128]	; (8002c98 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002c18:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c20:	d10a      	bne.n	8002c38 <prvAddCurrentTaskToDelayedList+0x58>
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d007      	beq.n	8002c38 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c28:	4b1a      	ldr	r3, [pc, #104]	; (8002c94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	3304      	adds	r3, #4
 8002c2e:	4619      	mov	r1, r3
 8002c30:	481a      	ldr	r0, [pc, #104]	; (8002c9c <prvAddCurrentTaskToDelayedList+0xbc>)
 8002c32:	f7ff fa67 	bl	8002104 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002c36:	e026      	b.n	8002c86 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002c38:	68fa      	ldr	r2, [r7, #12]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002c40:	4b14      	ldr	r3, [pc, #80]	; (8002c94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68ba      	ldr	r2, [r7, #8]
 8002c46:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002c48:	68ba      	ldr	r2, [r7, #8]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d209      	bcs.n	8002c64 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c50:	4b13      	ldr	r3, [pc, #76]	; (8002ca0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	4b0f      	ldr	r3, [pc, #60]	; (8002c94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	3304      	adds	r3, #4
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	4610      	mov	r0, r2
 8002c5e:	f7ff fa75 	bl	800214c <vListInsert>
}
 8002c62:	e010      	b.n	8002c86 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c64:	4b0f      	ldr	r3, [pc, #60]	; (8002ca4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	4b0a      	ldr	r3, [pc, #40]	; (8002c94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	3304      	adds	r3, #4
 8002c6e:	4619      	mov	r1, r3
 8002c70:	4610      	mov	r0, r2
 8002c72:	f7ff fa6b 	bl	800214c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002c76:	4b0c      	ldr	r3, [pc, #48]	; (8002ca8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	68ba      	ldr	r2, [r7, #8]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d202      	bcs.n	8002c86 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002c80:	4a09      	ldr	r2, [pc, #36]	; (8002ca8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	6013      	str	r3, [r2, #0]
}
 8002c86:	bf00      	nop
 8002c88:	3710      	adds	r7, #16
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	2000044c 	.word	0x2000044c
 8002c94:	20000348 	.word	0x20000348
 8002c98:	20000450 	.word	0x20000450
 8002c9c:	20000434 	.word	0x20000434
 8002ca0:	20000404 	.word	0x20000404
 8002ca4:	20000400 	.word	0x20000400
 8002ca8:	20000468 	.word	0x20000468

08002cac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002cac:	b480      	push	{r7}
 8002cae:	b085      	sub	sp, #20
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	3b04      	subs	r3, #4
 8002cbc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002cc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	3b04      	subs	r3, #4
 8002cca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	f023 0201 	bic.w	r2, r3, #1
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	3b04      	subs	r3, #4
 8002cda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002cdc:	4a0c      	ldr	r2, [pc, #48]	; (8002d10 <pxPortInitialiseStack+0x64>)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	3b14      	subs	r3, #20
 8002ce6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	3b04      	subs	r3, #4
 8002cf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f06f 0202 	mvn.w	r2, #2
 8002cfa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	3b20      	subs	r3, #32
 8002d00:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002d02:	68fb      	ldr	r3, [r7, #12]
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3714      	adds	r7, #20
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr
 8002d10:	08002d15 	.word	0x08002d15

08002d14 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002d14:	b480      	push	{r7}
 8002d16:	b085      	sub	sp, #20
 8002d18:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002d1e:	4b12      	ldr	r3, [pc, #72]	; (8002d68 <prvTaskExitError+0x54>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d26:	d00a      	beq.n	8002d3e <prvTaskExitError+0x2a>
	__asm volatile
 8002d28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d2c:	f383 8811 	msr	BASEPRI, r3
 8002d30:	f3bf 8f6f 	isb	sy
 8002d34:	f3bf 8f4f 	dsb	sy
 8002d38:	60fb      	str	r3, [r7, #12]
}
 8002d3a:	bf00      	nop
 8002d3c:	e7fe      	b.n	8002d3c <prvTaskExitError+0x28>
	__asm volatile
 8002d3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d42:	f383 8811 	msr	BASEPRI, r3
 8002d46:	f3bf 8f6f 	isb	sy
 8002d4a:	f3bf 8f4f 	dsb	sy
 8002d4e:	60bb      	str	r3, [r7, #8]
}
 8002d50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002d52:	bf00      	nop
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d0fc      	beq.n	8002d54 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002d5a:	bf00      	nop
 8002d5c:	bf00      	nop
 8002d5e:	3714      	adds	r7, #20
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr
 8002d68:	2000000c 	.word	0x2000000c
 8002d6c:	00000000 	.word	0x00000000

08002d70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002d70:	4b07      	ldr	r3, [pc, #28]	; (8002d90 <pxCurrentTCBConst2>)
 8002d72:	6819      	ldr	r1, [r3, #0]
 8002d74:	6808      	ldr	r0, [r1, #0]
 8002d76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d7a:	f380 8809 	msr	PSP, r0
 8002d7e:	f3bf 8f6f 	isb	sy
 8002d82:	f04f 0000 	mov.w	r0, #0
 8002d86:	f380 8811 	msr	BASEPRI, r0
 8002d8a:	4770      	bx	lr
 8002d8c:	f3af 8000 	nop.w

08002d90 <pxCurrentTCBConst2>:
 8002d90:	20000348 	.word	0x20000348
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002d94:	bf00      	nop
 8002d96:	bf00      	nop

08002d98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002d98:	4808      	ldr	r0, [pc, #32]	; (8002dbc <prvPortStartFirstTask+0x24>)
 8002d9a:	6800      	ldr	r0, [r0, #0]
 8002d9c:	6800      	ldr	r0, [r0, #0]
 8002d9e:	f380 8808 	msr	MSP, r0
 8002da2:	f04f 0000 	mov.w	r0, #0
 8002da6:	f380 8814 	msr	CONTROL, r0
 8002daa:	b662      	cpsie	i
 8002dac:	b661      	cpsie	f
 8002dae:	f3bf 8f4f 	dsb	sy
 8002db2:	f3bf 8f6f 	isb	sy
 8002db6:	df00      	svc	0
 8002db8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8002dba:	bf00      	nop
 8002dbc:	e000ed08 	.word	0xe000ed08

08002dc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b086      	sub	sp, #24
 8002dc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002dc6:	4b46      	ldr	r3, [pc, #280]	; (8002ee0 <xPortStartScheduler+0x120>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a46      	ldr	r2, [pc, #280]	; (8002ee4 <xPortStartScheduler+0x124>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d10a      	bne.n	8002de6 <xPortStartScheduler+0x26>
	__asm volatile
 8002dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dd4:	f383 8811 	msr	BASEPRI, r3
 8002dd8:	f3bf 8f6f 	isb	sy
 8002ddc:	f3bf 8f4f 	dsb	sy
 8002de0:	613b      	str	r3, [r7, #16]
}
 8002de2:	bf00      	nop
 8002de4:	e7fe      	b.n	8002de4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002de6:	4b3e      	ldr	r3, [pc, #248]	; (8002ee0 <xPortStartScheduler+0x120>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a3f      	ldr	r2, [pc, #252]	; (8002ee8 <xPortStartScheduler+0x128>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d10a      	bne.n	8002e06 <xPortStartScheduler+0x46>
	__asm volatile
 8002df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002df4:	f383 8811 	msr	BASEPRI, r3
 8002df8:	f3bf 8f6f 	isb	sy
 8002dfc:	f3bf 8f4f 	dsb	sy
 8002e00:	60fb      	str	r3, [r7, #12]
}
 8002e02:	bf00      	nop
 8002e04:	e7fe      	b.n	8002e04 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002e06:	4b39      	ldr	r3, [pc, #228]	; (8002eec <xPortStartScheduler+0x12c>)
 8002e08:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	781b      	ldrb	r3, [r3, #0]
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	22ff      	movs	r2, #255	; 0xff
 8002e16:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002e20:	78fb      	ldrb	r3, [r7, #3]
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002e28:	b2da      	uxtb	r2, r3
 8002e2a:	4b31      	ldr	r3, [pc, #196]	; (8002ef0 <xPortStartScheduler+0x130>)
 8002e2c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002e2e:	4b31      	ldr	r3, [pc, #196]	; (8002ef4 <xPortStartScheduler+0x134>)
 8002e30:	2207      	movs	r2, #7
 8002e32:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002e34:	e009      	b.n	8002e4a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8002e36:	4b2f      	ldr	r3, [pc, #188]	; (8002ef4 <xPortStartScheduler+0x134>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	3b01      	subs	r3, #1
 8002e3c:	4a2d      	ldr	r2, [pc, #180]	; (8002ef4 <xPortStartScheduler+0x134>)
 8002e3e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002e40:	78fb      	ldrb	r3, [r7, #3]
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	005b      	lsls	r3, r3, #1
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002e4a:	78fb      	ldrb	r3, [r7, #3]
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e52:	2b80      	cmp	r3, #128	; 0x80
 8002e54:	d0ef      	beq.n	8002e36 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002e56:	4b27      	ldr	r3, [pc, #156]	; (8002ef4 <xPortStartScheduler+0x134>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f1c3 0307 	rsb	r3, r3, #7
 8002e5e:	2b04      	cmp	r3, #4
 8002e60:	d00a      	beq.n	8002e78 <xPortStartScheduler+0xb8>
	__asm volatile
 8002e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e66:	f383 8811 	msr	BASEPRI, r3
 8002e6a:	f3bf 8f6f 	isb	sy
 8002e6e:	f3bf 8f4f 	dsb	sy
 8002e72:	60bb      	str	r3, [r7, #8]
}
 8002e74:	bf00      	nop
 8002e76:	e7fe      	b.n	8002e76 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002e78:	4b1e      	ldr	r3, [pc, #120]	; (8002ef4 <xPortStartScheduler+0x134>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	021b      	lsls	r3, r3, #8
 8002e7e:	4a1d      	ldr	r2, [pc, #116]	; (8002ef4 <xPortStartScheduler+0x134>)
 8002e80:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002e82:	4b1c      	ldr	r3, [pc, #112]	; (8002ef4 <xPortStartScheduler+0x134>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002e8a:	4a1a      	ldr	r2, [pc, #104]	; (8002ef4 <xPortStartScheduler+0x134>)
 8002e8c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	b2da      	uxtb	r2, r3
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002e96:	4b18      	ldr	r3, [pc, #96]	; (8002ef8 <xPortStartScheduler+0x138>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a17      	ldr	r2, [pc, #92]	; (8002ef8 <xPortStartScheduler+0x138>)
 8002e9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ea0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002ea2:	4b15      	ldr	r3, [pc, #84]	; (8002ef8 <xPortStartScheduler+0x138>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a14      	ldr	r2, [pc, #80]	; (8002ef8 <xPortStartScheduler+0x138>)
 8002ea8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002eac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002eae:	f000 f8dd 	bl	800306c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002eb2:	4b12      	ldr	r3, [pc, #72]	; (8002efc <xPortStartScheduler+0x13c>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8002eb8:	f000 f8fc 	bl	80030b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002ebc:	4b10      	ldr	r3, [pc, #64]	; (8002f00 <xPortStartScheduler+0x140>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a0f      	ldr	r2, [pc, #60]	; (8002f00 <xPortStartScheduler+0x140>)
 8002ec2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002ec6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002ec8:	f7ff ff66 	bl	8002d98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002ecc:	f7ff fd4c 	bl	8002968 <vTaskSwitchContext>
	prvTaskExitError();
 8002ed0:	f7ff ff20 	bl	8002d14 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8002ed4:	2300      	movs	r3, #0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3718      	adds	r7, #24
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	e000ed00 	.word	0xe000ed00
 8002ee4:	410fc271 	.word	0x410fc271
 8002ee8:	410fc270 	.word	0x410fc270
 8002eec:	e000e400 	.word	0xe000e400
 8002ef0:	20000474 	.word	0x20000474
 8002ef4:	20000478 	.word	0x20000478
 8002ef8:	e000ed20 	.word	0xe000ed20
 8002efc:	2000000c 	.word	0x2000000c
 8002f00:	e000ef34 	.word	0xe000ef34

08002f04 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
	__asm volatile
 8002f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f0e:	f383 8811 	msr	BASEPRI, r3
 8002f12:	f3bf 8f6f 	isb	sy
 8002f16:	f3bf 8f4f 	dsb	sy
 8002f1a:	607b      	str	r3, [r7, #4]
}
 8002f1c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002f1e:	4b0f      	ldr	r3, [pc, #60]	; (8002f5c <vPortEnterCritical+0x58>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	3301      	adds	r3, #1
 8002f24:	4a0d      	ldr	r2, [pc, #52]	; (8002f5c <vPortEnterCritical+0x58>)
 8002f26:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002f28:	4b0c      	ldr	r3, [pc, #48]	; (8002f5c <vPortEnterCritical+0x58>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d10f      	bne.n	8002f50 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002f30:	4b0b      	ldr	r3, [pc, #44]	; (8002f60 <vPortEnterCritical+0x5c>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d00a      	beq.n	8002f50 <vPortEnterCritical+0x4c>
	__asm volatile
 8002f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f3e:	f383 8811 	msr	BASEPRI, r3
 8002f42:	f3bf 8f6f 	isb	sy
 8002f46:	f3bf 8f4f 	dsb	sy
 8002f4a:	603b      	str	r3, [r7, #0]
}
 8002f4c:	bf00      	nop
 8002f4e:	e7fe      	b.n	8002f4e <vPortEnterCritical+0x4a>
	}
}
 8002f50:	bf00      	nop
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr
 8002f5c:	2000000c 	.word	0x2000000c
 8002f60:	e000ed04 	.word	0xe000ed04

08002f64 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002f64:	b480      	push	{r7}
 8002f66:	b083      	sub	sp, #12
 8002f68:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002f6a:	4b12      	ldr	r3, [pc, #72]	; (8002fb4 <vPortExitCritical+0x50>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d10a      	bne.n	8002f88 <vPortExitCritical+0x24>
	__asm volatile
 8002f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f76:	f383 8811 	msr	BASEPRI, r3
 8002f7a:	f3bf 8f6f 	isb	sy
 8002f7e:	f3bf 8f4f 	dsb	sy
 8002f82:	607b      	str	r3, [r7, #4]
}
 8002f84:	bf00      	nop
 8002f86:	e7fe      	b.n	8002f86 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002f88:	4b0a      	ldr	r3, [pc, #40]	; (8002fb4 <vPortExitCritical+0x50>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	3b01      	subs	r3, #1
 8002f8e:	4a09      	ldr	r2, [pc, #36]	; (8002fb4 <vPortExitCritical+0x50>)
 8002f90:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002f92:	4b08      	ldr	r3, [pc, #32]	; (8002fb4 <vPortExitCritical+0x50>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d105      	bne.n	8002fa6 <vPortExitCritical+0x42>
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002fa4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002fa6:	bf00      	nop
 8002fa8:	370c      	adds	r7, #12
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	2000000c 	.word	0x2000000c
	...

08002fc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002fc0:	f3ef 8009 	mrs	r0, PSP
 8002fc4:	f3bf 8f6f 	isb	sy
 8002fc8:	4b15      	ldr	r3, [pc, #84]	; (8003020 <pxCurrentTCBConst>)
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	f01e 0f10 	tst.w	lr, #16
 8002fd0:	bf08      	it	eq
 8002fd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002fd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fda:	6010      	str	r0, [r2, #0]
 8002fdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002fe0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002fe4:	f380 8811 	msr	BASEPRI, r0
 8002fe8:	f3bf 8f4f 	dsb	sy
 8002fec:	f3bf 8f6f 	isb	sy
 8002ff0:	f7ff fcba 	bl	8002968 <vTaskSwitchContext>
 8002ff4:	f04f 0000 	mov.w	r0, #0
 8002ff8:	f380 8811 	msr	BASEPRI, r0
 8002ffc:	bc09      	pop	{r0, r3}
 8002ffe:	6819      	ldr	r1, [r3, #0]
 8003000:	6808      	ldr	r0, [r1, #0]
 8003002:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003006:	f01e 0f10 	tst.w	lr, #16
 800300a:	bf08      	it	eq
 800300c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003010:	f380 8809 	msr	PSP, r0
 8003014:	f3bf 8f6f 	isb	sy
 8003018:	4770      	bx	lr
 800301a:	bf00      	nop
 800301c:	f3af 8000 	nop.w

08003020 <pxCurrentTCBConst>:
 8003020:	20000348 	.word	0x20000348
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003024:	bf00      	nop
 8003026:	bf00      	nop

08003028 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
	__asm volatile
 800302e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003032:	f383 8811 	msr	BASEPRI, r3
 8003036:	f3bf 8f6f 	isb	sy
 800303a:	f3bf 8f4f 	dsb	sy
 800303e:	607b      	str	r3, [r7, #4]
}
 8003040:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003042:	f7ff fbd9 	bl	80027f8 <xTaskIncrementTick>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d003      	beq.n	8003054 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800304c:	4b06      	ldr	r3, [pc, #24]	; (8003068 <SysTick_Handler+0x40>)
 800304e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003052:	601a      	str	r2, [r3, #0]
 8003054:	2300      	movs	r3, #0
 8003056:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	f383 8811 	msr	BASEPRI, r3
}
 800305e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003060:	bf00      	nop
 8003062:	3708      	adds	r7, #8
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	e000ed04 	.word	0xe000ed04

0800306c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003070:	4b0b      	ldr	r3, [pc, #44]	; (80030a0 <vPortSetupTimerInterrupt+0x34>)
 8003072:	2200      	movs	r2, #0
 8003074:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003076:	4b0b      	ldr	r3, [pc, #44]	; (80030a4 <vPortSetupTimerInterrupt+0x38>)
 8003078:	2200      	movs	r2, #0
 800307a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800307c:	4b0a      	ldr	r3, [pc, #40]	; (80030a8 <vPortSetupTimerInterrupt+0x3c>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a0a      	ldr	r2, [pc, #40]	; (80030ac <vPortSetupTimerInterrupt+0x40>)
 8003082:	fba2 2303 	umull	r2, r3, r2, r3
 8003086:	099b      	lsrs	r3, r3, #6
 8003088:	4a09      	ldr	r2, [pc, #36]	; (80030b0 <vPortSetupTimerInterrupt+0x44>)
 800308a:	3b01      	subs	r3, #1
 800308c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800308e:	4b04      	ldr	r3, [pc, #16]	; (80030a0 <vPortSetupTimerInterrupt+0x34>)
 8003090:	2207      	movs	r2, #7
 8003092:	601a      	str	r2, [r3, #0]
}
 8003094:	bf00      	nop
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	e000e010 	.word	0xe000e010
 80030a4:	e000e018 	.word	0xe000e018
 80030a8:	20000000 	.word	0x20000000
 80030ac:	10624dd3 	.word	0x10624dd3
 80030b0:	e000e014 	.word	0xe000e014

080030b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80030b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80030c4 <vPortEnableVFP+0x10>
 80030b8:	6801      	ldr	r1, [r0, #0]
 80030ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80030be:	6001      	str	r1, [r0, #0]
 80030c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80030c2:	bf00      	nop
 80030c4:	e000ed88 	.word	0xe000ed88

080030c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b08a      	sub	sp, #40	; 0x28
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80030d0:	2300      	movs	r3, #0
 80030d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80030d4:	f7ff fae6 	bl	80026a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80030d8:	4b5b      	ldr	r3, [pc, #364]	; (8003248 <pvPortMalloc+0x180>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d101      	bne.n	80030e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80030e0:	f000 f920 	bl	8003324 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80030e4:	4b59      	ldr	r3, [pc, #356]	; (800324c <pvPortMalloc+0x184>)
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4013      	ands	r3, r2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	f040 8093 	bne.w	8003218 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d01d      	beq.n	8003134 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80030f8:	2208      	movs	r2, #8
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4413      	add	r3, r2
 80030fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	f003 0307 	and.w	r3, r3, #7
 8003106:	2b00      	cmp	r3, #0
 8003108:	d014      	beq.n	8003134 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f023 0307 	bic.w	r3, r3, #7
 8003110:	3308      	adds	r3, #8
 8003112:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f003 0307 	and.w	r3, r3, #7
 800311a:	2b00      	cmp	r3, #0
 800311c:	d00a      	beq.n	8003134 <pvPortMalloc+0x6c>
	__asm volatile
 800311e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003122:	f383 8811 	msr	BASEPRI, r3
 8003126:	f3bf 8f6f 	isb	sy
 800312a:	f3bf 8f4f 	dsb	sy
 800312e:	617b      	str	r3, [r7, #20]
}
 8003130:	bf00      	nop
 8003132:	e7fe      	b.n	8003132 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d06e      	beq.n	8003218 <pvPortMalloc+0x150>
 800313a:	4b45      	ldr	r3, [pc, #276]	; (8003250 <pvPortMalloc+0x188>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	429a      	cmp	r2, r3
 8003142:	d869      	bhi.n	8003218 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003144:	4b43      	ldr	r3, [pc, #268]	; (8003254 <pvPortMalloc+0x18c>)
 8003146:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003148:	4b42      	ldr	r3, [pc, #264]	; (8003254 <pvPortMalloc+0x18c>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800314e:	e004      	b.n	800315a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8003150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003152:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800315a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	429a      	cmp	r2, r3
 8003162:	d903      	bls.n	800316c <pvPortMalloc+0xa4>
 8003164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1f1      	bne.n	8003150 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800316c:	4b36      	ldr	r3, [pc, #216]	; (8003248 <pvPortMalloc+0x180>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003172:	429a      	cmp	r2, r3
 8003174:	d050      	beq.n	8003218 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003176:	6a3b      	ldr	r3, [r7, #32]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2208      	movs	r2, #8
 800317c:	4413      	add	r3, r2
 800317e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	6a3b      	ldr	r3, [r7, #32]
 8003186:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800318a:	685a      	ldr	r2, [r3, #4]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	1ad2      	subs	r2, r2, r3
 8003190:	2308      	movs	r3, #8
 8003192:	005b      	lsls	r3, r3, #1
 8003194:	429a      	cmp	r2, r3
 8003196:	d91f      	bls.n	80031d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003198:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	4413      	add	r3, r2
 800319e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80031a0:	69bb      	ldr	r3, [r7, #24]
 80031a2:	f003 0307 	and.w	r3, r3, #7
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d00a      	beq.n	80031c0 <pvPortMalloc+0xf8>
	__asm volatile
 80031aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ae:	f383 8811 	msr	BASEPRI, r3
 80031b2:	f3bf 8f6f 	isb	sy
 80031b6:	f3bf 8f4f 	dsb	sy
 80031ba:	613b      	str	r3, [r7, #16]
}
 80031bc:	bf00      	nop
 80031be:	e7fe      	b.n	80031be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80031c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c2:	685a      	ldr	r2, [r3, #4]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	1ad2      	subs	r2, r2, r3
 80031c8:	69bb      	ldr	r3, [r7, #24]
 80031ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80031cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80031d2:	69b8      	ldr	r0, [r7, #24]
 80031d4:	f000 f908 	bl	80033e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80031d8:	4b1d      	ldr	r3, [pc, #116]	; (8003250 <pvPortMalloc+0x188>)
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	4a1b      	ldr	r2, [pc, #108]	; (8003250 <pvPortMalloc+0x188>)
 80031e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80031e6:	4b1a      	ldr	r3, [pc, #104]	; (8003250 <pvPortMalloc+0x188>)
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	4b1b      	ldr	r3, [pc, #108]	; (8003258 <pvPortMalloc+0x190>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d203      	bcs.n	80031fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80031f2:	4b17      	ldr	r3, [pc, #92]	; (8003250 <pvPortMalloc+0x188>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a18      	ldr	r2, [pc, #96]	; (8003258 <pvPortMalloc+0x190>)
 80031f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80031fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fc:	685a      	ldr	r2, [r3, #4]
 80031fe:	4b13      	ldr	r3, [pc, #76]	; (800324c <pvPortMalloc+0x184>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	431a      	orrs	r2, r3
 8003204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003206:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320a:	2200      	movs	r2, #0
 800320c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800320e:	4b13      	ldr	r3, [pc, #76]	; (800325c <pvPortMalloc+0x194>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	3301      	adds	r3, #1
 8003214:	4a11      	ldr	r2, [pc, #68]	; (800325c <pvPortMalloc+0x194>)
 8003216:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003218:	f7ff fa52 	bl	80026c0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	f003 0307 	and.w	r3, r3, #7
 8003222:	2b00      	cmp	r3, #0
 8003224:	d00a      	beq.n	800323c <pvPortMalloc+0x174>
	__asm volatile
 8003226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800322a:	f383 8811 	msr	BASEPRI, r3
 800322e:	f3bf 8f6f 	isb	sy
 8003232:	f3bf 8f4f 	dsb	sy
 8003236:	60fb      	str	r3, [r7, #12]
}
 8003238:	bf00      	nop
 800323a:	e7fe      	b.n	800323a <pvPortMalloc+0x172>
	return pvReturn;
 800323c:	69fb      	ldr	r3, [r7, #28]
}
 800323e:	4618      	mov	r0, r3
 8003240:	3728      	adds	r7, #40	; 0x28
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	20004084 	.word	0x20004084
 800324c:	20004098 	.word	0x20004098
 8003250:	20004088 	.word	0x20004088
 8003254:	2000407c 	.word	0x2000407c
 8003258:	2000408c 	.word	0x2000408c
 800325c:	20004090 	.word	0x20004090

08003260 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b086      	sub	sp, #24
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d04d      	beq.n	800330e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003272:	2308      	movs	r3, #8
 8003274:	425b      	negs	r3, r3
 8003276:	697a      	ldr	r2, [r7, #20]
 8003278:	4413      	add	r3, r2
 800327a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	685a      	ldr	r2, [r3, #4]
 8003284:	4b24      	ldr	r3, [pc, #144]	; (8003318 <vPortFree+0xb8>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4013      	ands	r3, r2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d10a      	bne.n	80032a4 <vPortFree+0x44>
	__asm volatile
 800328e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003292:	f383 8811 	msr	BASEPRI, r3
 8003296:	f3bf 8f6f 	isb	sy
 800329a:	f3bf 8f4f 	dsb	sy
 800329e:	60fb      	str	r3, [r7, #12]
}
 80032a0:	bf00      	nop
 80032a2:	e7fe      	b.n	80032a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d00a      	beq.n	80032c2 <vPortFree+0x62>
	__asm volatile
 80032ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032b0:	f383 8811 	msr	BASEPRI, r3
 80032b4:	f3bf 8f6f 	isb	sy
 80032b8:	f3bf 8f4f 	dsb	sy
 80032bc:	60bb      	str	r3, [r7, #8]
}
 80032be:	bf00      	nop
 80032c0:	e7fe      	b.n	80032c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	685a      	ldr	r2, [r3, #4]
 80032c6:	4b14      	ldr	r3, [pc, #80]	; (8003318 <vPortFree+0xb8>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4013      	ands	r3, r2
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d01e      	beq.n	800330e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d11a      	bne.n	800330e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	685a      	ldr	r2, [r3, #4]
 80032dc:	4b0e      	ldr	r3, [pc, #56]	; (8003318 <vPortFree+0xb8>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	43db      	mvns	r3, r3
 80032e2:	401a      	ands	r2, r3
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80032e8:	f7ff f9dc 	bl	80026a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	685a      	ldr	r2, [r3, #4]
 80032f0:	4b0a      	ldr	r3, [pc, #40]	; (800331c <vPortFree+0xbc>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4413      	add	r3, r2
 80032f6:	4a09      	ldr	r2, [pc, #36]	; (800331c <vPortFree+0xbc>)
 80032f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80032fa:	6938      	ldr	r0, [r7, #16]
 80032fc:	f000 f874 	bl	80033e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003300:	4b07      	ldr	r3, [pc, #28]	; (8003320 <vPortFree+0xc0>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	3301      	adds	r3, #1
 8003306:	4a06      	ldr	r2, [pc, #24]	; (8003320 <vPortFree+0xc0>)
 8003308:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800330a:	f7ff f9d9 	bl	80026c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800330e:	bf00      	nop
 8003310:	3718      	adds	r7, #24
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	20004098 	.word	0x20004098
 800331c:	20004088 	.word	0x20004088
 8003320:	20004094 	.word	0x20004094

08003324 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003324:	b480      	push	{r7}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800332a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800332e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003330:	4b27      	ldr	r3, [pc, #156]	; (80033d0 <prvHeapInit+0xac>)
 8003332:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f003 0307 	and.w	r3, r3, #7
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00c      	beq.n	8003358 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	3307      	adds	r3, #7
 8003342:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	f023 0307 	bic.w	r3, r3, #7
 800334a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800334c:	68ba      	ldr	r2, [r7, #8]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	4a1f      	ldr	r2, [pc, #124]	; (80033d0 <prvHeapInit+0xac>)
 8003354:	4413      	add	r3, r2
 8003356:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800335c:	4a1d      	ldr	r2, [pc, #116]	; (80033d4 <prvHeapInit+0xb0>)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003362:	4b1c      	ldr	r3, [pc, #112]	; (80033d4 <prvHeapInit+0xb0>)
 8003364:	2200      	movs	r2, #0
 8003366:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	68ba      	ldr	r2, [r7, #8]
 800336c:	4413      	add	r3, r2
 800336e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003370:	2208      	movs	r2, #8
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	1a9b      	subs	r3, r3, r2
 8003376:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	f023 0307 	bic.w	r3, r3, #7
 800337e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	4a15      	ldr	r2, [pc, #84]	; (80033d8 <prvHeapInit+0xb4>)
 8003384:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003386:	4b14      	ldr	r3, [pc, #80]	; (80033d8 <prvHeapInit+0xb4>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2200      	movs	r2, #0
 800338c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800338e:	4b12      	ldr	r3, [pc, #72]	; (80033d8 <prvHeapInit+0xb4>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	2200      	movs	r2, #0
 8003394:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	68fa      	ldr	r2, [r7, #12]
 800339e:	1ad2      	subs	r2, r2, r3
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80033a4:	4b0c      	ldr	r3, [pc, #48]	; (80033d8 <prvHeapInit+0xb4>)
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	4a0a      	ldr	r2, [pc, #40]	; (80033dc <prvHeapInit+0xb8>)
 80033b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	4a09      	ldr	r2, [pc, #36]	; (80033e0 <prvHeapInit+0xbc>)
 80033ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80033bc:	4b09      	ldr	r3, [pc, #36]	; (80033e4 <prvHeapInit+0xc0>)
 80033be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80033c2:	601a      	str	r2, [r3, #0]
}
 80033c4:	bf00      	nop
 80033c6:	3714      	adds	r7, #20
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr
 80033d0:	2000047c 	.word	0x2000047c
 80033d4:	2000407c 	.word	0x2000407c
 80033d8:	20004084 	.word	0x20004084
 80033dc:	2000408c 	.word	0x2000408c
 80033e0:	20004088 	.word	0x20004088
 80033e4:	20004098 	.word	0x20004098

080033e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80033e8:	b480      	push	{r7}
 80033ea:	b085      	sub	sp, #20
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80033f0:	4b28      	ldr	r3, [pc, #160]	; (8003494 <prvInsertBlockIntoFreeList+0xac>)
 80033f2:	60fb      	str	r3, [r7, #12]
 80033f4:	e002      	b.n	80033fc <prvInsertBlockIntoFreeList+0x14>
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	60fb      	str	r3, [r7, #12]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	429a      	cmp	r2, r3
 8003404:	d8f7      	bhi.n	80033f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	68ba      	ldr	r2, [r7, #8]
 8003410:	4413      	add	r3, r2
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	429a      	cmp	r2, r3
 8003416:	d108      	bne.n	800342a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	685a      	ldr	r2, [r3, #4]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	441a      	add	r2, r3
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	68ba      	ldr	r2, [r7, #8]
 8003434:	441a      	add	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	429a      	cmp	r2, r3
 800343c:	d118      	bne.n	8003470 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	4b15      	ldr	r3, [pc, #84]	; (8003498 <prvInsertBlockIntoFreeList+0xb0>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	429a      	cmp	r2, r3
 8003448:	d00d      	beq.n	8003466 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685a      	ldr	r2, [r3, #4]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	441a      	add	r2, r3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	601a      	str	r2, [r3, #0]
 8003464:	e008      	b.n	8003478 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003466:	4b0c      	ldr	r3, [pc, #48]	; (8003498 <prvInsertBlockIntoFreeList+0xb0>)
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	601a      	str	r2, [r3, #0]
 800346e:	e003      	b.n	8003478 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003478:	68fa      	ldr	r2, [r7, #12]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	429a      	cmp	r2, r3
 800347e:	d002      	beq.n	8003486 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003486:	bf00      	nop
 8003488:	3714      	adds	r7, #20
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	2000407c 	.word	0x2000407c
 8003498:	20004084 	.word	0x20004084

0800349c <__errno>:
 800349c:	4b01      	ldr	r3, [pc, #4]	; (80034a4 <__errno+0x8>)
 800349e:	6818      	ldr	r0, [r3, #0]
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	20000010 	.word	0x20000010

080034a8 <std>:
 80034a8:	2300      	movs	r3, #0
 80034aa:	b510      	push	{r4, lr}
 80034ac:	4604      	mov	r4, r0
 80034ae:	e9c0 3300 	strd	r3, r3, [r0]
 80034b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80034b6:	6083      	str	r3, [r0, #8]
 80034b8:	8181      	strh	r1, [r0, #12]
 80034ba:	6643      	str	r3, [r0, #100]	; 0x64
 80034bc:	81c2      	strh	r2, [r0, #14]
 80034be:	6183      	str	r3, [r0, #24]
 80034c0:	4619      	mov	r1, r3
 80034c2:	2208      	movs	r2, #8
 80034c4:	305c      	adds	r0, #92	; 0x5c
 80034c6:	f000 f90c 	bl	80036e2 <memset>
 80034ca:	4b05      	ldr	r3, [pc, #20]	; (80034e0 <std+0x38>)
 80034cc:	6263      	str	r3, [r4, #36]	; 0x24
 80034ce:	4b05      	ldr	r3, [pc, #20]	; (80034e4 <std+0x3c>)
 80034d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80034d2:	4b05      	ldr	r3, [pc, #20]	; (80034e8 <std+0x40>)
 80034d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80034d6:	4b05      	ldr	r3, [pc, #20]	; (80034ec <std+0x44>)
 80034d8:	6224      	str	r4, [r4, #32]
 80034da:	6323      	str	r3, [r4, #48]	; 0x30
 80034dc:	bd10      	pop	{r4, pc}
 80034de:	bf00      	nop
 80034e0:	080038cd 	.word	0x080038cd
 80034e4:	080038ef 	.word	0x080038ef
 80034e8:	08003927 	.word	0x08003927
 80034ec:	0800394b 	.word	0x0800394b

080034f0 <_cleanup_r>:
 80034f0:	4901      	ldr	r1, [pc, #4]	; (80034f8 <_cleanup_r+0x8>)
 80034f2:	f000 b8af 	b.w	8003654 <_fwalk_reent>
 80034f6:	bf00      	nop
 80034f8:	08003aa5 	.word	0x08003aa5

080034fc <__sfmoreglue>:
 80034fc:	b570      	push	{r4, r5, r6, lr}
 80034fe:	1e4a      	subs	r2, r1, #1
 8003500:	2568      	movs	r5, #104	; 0x68
 8003502:	4355      	muls	r5, r2
 8003504:	460e      	mov	r6, r1
 8003506:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800350a:	f000 f8f3 	bl	80036f4 <_malloc_r>
 800350e:	4604      	mov	r4, r0
 8003510:	b140      	cbz	r0, 8003524 <__sfmoreglue+0x28>
 8003512:	2100      	movs	r1, #0
 8003514:	e9c0 1600 	strd	r1, r6, [r0]
 8003518:	300c      	adds	r0, #12
 800351a:	60a0      	str	r0, [r4, #8]
 800351c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003520:	f000 f8df 	bl	80036e2 <memset>
 8003524:	4620      	mov	r0, r4
 8003526:	bd70      	pop	{r4, r5, r6, pc}

08003528 <__sfp_lock_acquire>:
 8003528:	4801      	ldr	r0, [pc, #4]	; (8003530 <__sfp_lock_acquire+0x8>)
 800352a:	f000 b8d8 	b.w	80036de <__retarget_lock_acquire_recursive>
 800352e:	bf00      	nop
 8003530:	20004100 	.word	0x20004100

08003534 <__sfp_lock_release>:
 8003534:	4801      	ldr	r0, [pc, #4]	; (800353c <__sfp_lock_release+0x8>)
 8003536:	f000 b8d3 	b.w	80036e0 <__retarget_lock_release_recursive>
 800353a:	bf00      	nop
 800353c:	20004100 	.word	0x20004100

08003540 <__sinit_lock_acquire>:
 8003540:	4801      	ldr	r0, [pc, #4]	; (8003548 <__sinit_lock_acquire+0x8>)
 8003542:	f000 b8cc 	b.w	80036de <__retarget_lock_acquire_recursive>
 8003546:	bf00      	nop
 8003548:	200040fb 	.word	0x200040fb

0800354c <__sinit_lock_release>:
 800354c:	4801      	ldr	r0, [pc, #4]	; (8003554 <__sinit_lock_release+0x8>)
 800354e:	f000 b8c7 	b.w	80036e0 <__retarget_lock_release_recursive>
 8003552:	bf00      	nop
 8003554:	200040fb 	.word	0x200040fb

08003558 <__sinit>:
 8003558:	b510      	push	{r4, lr}
 800355a:	4604      	mov	r4, r0
 800355c:	f7ff fff0 	bl	8003540 <__sinit_lock_acquire>
 8003560:	69a3      	ldr	r3, [r4, #24]
 8003562:	b11b      	cbz	r3, 800356c <__sinit+0x14>
 8003564:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003568:	f7ff bff0 	b.w	800354c <__sinit_lock_release>
 800356c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003570:	6523      	str	r3, [r4, #80]	; 0x50
 8003572:	4b13      	ldr	r3, [pc, #76]	; (80035c0 <__sinit+0x68>)
 8003574:	4a13      	ldr	r2, [pc, #76]	; (80035c4 <__sinit+0x6c>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	62a2      	str	r2, [r4, #40]	; 0x28
 800357a:	42a3      	cmp	r3, r4
 800357c:	bf04      	itt	eq
 800357e:	2301      	moveq	r3, #1
 8003580:	61a3      	streq	r3, [r4, #24]
 8003582:	4620      	mov	r0, r4
 8003584:	f000 f820 	bl	80035c8 <__sfp>
 8003588:	6060      	str	r0, [r4, #4]
 800358a:	4620      	mov	r0, r4
 800358c:	f000 f81c 	bl	80035c8 <__sfp>
 8003590:	60a0      	str	r0, [r4, #8]
 8003592:	4620      	mov	r0, r4
 8003594:	f000 f818 	bl	80035c8 <__sfp>
 8003598:	2200      	movs	r2, #0
 800359a:	60e0      	str	r0, [r4, #12]
 800359c:	2104      	movs	r1, #4
 800359e:	6860      	ldr	r0, [r4, #4]
 80035a0:	f7ff ff82 	bl	80034a8 <std>
 80035a4:	68a0      	ldr	r0, [r4, #8]
 80035a6:	2201      	movs	r2, #1
 80035a8:	2109      	movs	r1, #9
 80035aa:	f7ff ff7d 	bl	80034a8 <std>
 80035ae:	68e0      	ldr	r0, [r4, #12]
 80035b0:	2202      	movs	r2, #2
 80035b2:	2112      	movs	r1, #18
 80035b4:	f7ff ff78 	bl	80034a8 <std>
 80035b8:	2301      	movs	r3, #1
 80035ba:	61a3      	str	r3, [r4, #24]
 80035bc:	e7d2      	b.n	8003564 <__sinit+0xc>
 80035be:	bf00      	nop
 80035c0:	08004574 	.word	0x08004574
 80035c4:	080034f1 	.word	0x080034f1

080035c8 <__sfp>:
 80035c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035ca:	4607      	mov	r7, r0
 80035cc:	f7ff ffac 	bl	8003528 <__sfp_lock_acquire>
 80035d0:	4b1e      	ldr	r3, [pc, #120]	; (800364c <__sfp+0x84>)
 80035d2:	681e      	ldr	r6, [r3, #0]
 80035d4:	69b3      	ldr	r3, [r6, #24]
 80035d6:	b913      	cbnz	r3, 80035de <__sfp+0x16>
 80035d8:	4630      	mov	r0, r6
 80035da:	f7ff ffbd 	bl	8003558 <__sinit>
 80035de:	3648      	adds	r6, #72	; 0x48
 80035e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80035e4:	3b01      	subs	r3, #1
 80035e6:	d503      	bpl.n	80035f0 <__sfp+0x28>
 80035e8:	6833      	ldr	r3, [r6, #0]
 80035ea:	b30b      	cbz	r3, 8003630 <__sfp+0x68>
 80035ec:	6836      	ldr	r6, [r6, #0]
 80035ee:	e7f7      	b.n	80035e0 <__sfp+0x18>
 80035f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80035f4:	b9d5      	cbnz	r5, 800362c <__sfp+0x64>
 80035f6:	4b16      	ldr	r3, [pc, #88]	; (8003650 <__sfp+0x88>)
 80035f8:	60e3      	str	r3, [r4, #12]
 80035fa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80035fe:	6665      	str	r5, [r4, #100]	; 0x64
 8003600:	f000 f86c 	bl	80036dc <__retarget_lock_init_recursive>
 8003604:	f7ff ff96 	bl	8003534 <__sfp_lock_release>
 8003608:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800360c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003610:	6025      	str	r5, [r4, #0]
 8003612:	61a5      	str	r5, [r4, #24]
 8003614:	2208      	movs	r2, #8
 8003616:	4629      	mov	r1, r5
 8003618:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800361c:	f000 f861 	bl	80036e2 <memset>
 8003620:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003624:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003628:	4620      	mov	r0, r4
 800362a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800362c:	3468      	adds	r4, #104	; 0x68
 800362e:	e7d9      	b.n	80035e4 <__sfp+0x1c>
 8003630:	2104      	movs	r1, #4
 8003632:	4638      	mov	r0, r7
 8003634:	f7ff ff62 	bl	80034fc <__sfmoreglue>
 8003638:	4604      	mov	r4, r0
 800363a:	6030      	str	r0, [r6, #0]
 800363c:	2800      	cmp	r0, #0
 800363e:	d1d5      	bne.n	80035ec <__sfp+0x24>
 8003640:	f7ff ff78 	bl	8003534 <__sfp_lock_release>
 8003644:	230c      	movs	r3, #12
 8003646:	603b      	str	r3, [r7, #0]
 8003648:	e7ee      	b.n	8003628 <__sfp+0x60>
 800364a:	bf00      	nop
 800364c:	08004574 	.word	0x08004574
 8003650:	ffff0001 	.word	0xffff0001

08003654 <_fwalk_reent>:
 8003654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003658:	4606      	mov	r6, r0
 800365a:	4688      	mov	r8, r1
 800365c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003660:	2700      	movs	r7, #0
 8003662:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003666:	f1b9 0901 	subs.w	r9, r9, #1
 800366a:	d505      	bpl.n	8003678 <_fwalk_reent+0x24>
 800366c:	6824      	ldr	r4, [r4, #0]
 800366e:	2c00      	cmp	r4, #0
 8003670:	d1f7      	bne.n	8003662 <_fwalk_reent+0xe>
 8003672:	4638      	mov	r0, r7
 8003674:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003678:	89ab      	ldrh	r3, [r5, #12]
 800367a:	2b01      	cmp	r3, #1
 800367c:	d907      	bls.n	800368e <_fwalk_reent+0x3a>
 800367e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003682:	3301      	adds	r3, #1
 8003684:	d003      	beq.n	800368e <_fwalk_reent+0x3a>
 8003686:	4629      	mov	r1, r5
 8003688:	4630      	mov	r0, r6
 800368a:	47c0      	blx	r8
 800368c:	4307      	orrs	r7, r0
 800368e:	3568      	adds	r5, #104	; 0x68
 8003690:	e7e9      	b.n	8003666 <_fwalk_reent+0x12>
	...

08003694 <__libc_init_array>:
 8003694:	b570      	push	{r4, r5, r6, lr}
 8003696:	4d0d      	ldr	r5, [pc, #52]	; (80036cc <__libc_init_array+0x38>)
 8003698:	4c0d      	ldr	r4, [pc, #52]	; (80036d0 <__libc_init_array+0x3c>)
 800369a:	1b64      	subs	r4, r4, r5
 800369c:	10a4      	asrs	r4, r4, #2
 800369e:	2600      	movs	r6, #0
 80036a0:	42a6      	cmp	r6, r4
 80036a2:	d109      	bne.n	80036b8 <__libc_init_array+0x24>
 80036a4:	4d0b      	ldr	r5, [pc, #44]	; (80036d4 <__libc_init_array+0x40>)
 80036a6:	4c0c      	ldr	r4, [pc, #48]	; (80036d8 <__libc_init_array+0x44>)
 80036a8:	f000 feec 	bl	8004484 <_init>
 80036ac:	1b64      	subs	r4, r4, r5
 80036ae:	10a4      	asrs	r4, r4, #2
 80036b0:	2600      	movs	r6, #0
 80036b2:	42a6      	cmp	r6, r4
 80036b4:	d105      	bne.n	80036c2 <__libc_init_array+0x2e>
 80036b6:	bd70      	pop	{r4, r5, r6, pc}
 80036b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80036bc:	4798      	blx	r3
 80036be:	3601      	adds	r6, #1
 80036c0:	e7ee      	b.n	80036a0 <__libc_init_array+0xc>
 80036c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80036c6:	4798      	blx	r3
 80036c8:	3601      	adds	r6, #1
 80036ca:	e7f2      	b.n	80036b2 <__libc_init_array+0x1e>
 80036cc:	080045b4 	.word	0x080045b4
 80036d0:	080045b4 	.word	0x080045b4
 80036d4:	080045b4 	.word	0x080045b4
 80036d8:	080045b8 	.word	0x080045b8

080036dc <__retarget_lock_init_recursive>:
 80036dc:	4770      	bx	lr

080036de <__retarget_lock_acquire_recursive>:
 80036de:	4770      	bx	lr

080036e0 <__retarget_lock_release_recursive>:
 80036e0:	4770      	bx	lr

080036e2 <memset>:
 80036e2:	4402      	add	r2, r0
 80036e4:	4603      	mov	r3, r0
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d100      	bne.n	80036ec <memset+0xa>
 80036ea:	4770      	bx	lr
 80036ec:	f803 1b01 	strb.w	r1, [r3], #1
 80036f0:	e7f9      	b.n	80036e6 <memset+0x4>
	...

080036f4 <_malloc_r>:
 80036f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036f6:	1ccd      	adds	r5, r1, #3
 80036f8:	f025 0503 	bic.w	r5, r5, #3
 80036fc:	3508      	adds	r5, #8
 80036fe:	2d0c      	cmp	r5, #12
 8003700:	bf38      	it	cc
 8003702:	250c      	movcc	r5, #12
 8003704:	2d00      	cmp	r5, #0
 8003706:	4606      	mov	r6, r0
 8003708:	db01      	blt.n	800370e <_malloc_r+0x1a>
 800370a:	42a9      	cmp	r1, r5
 800370c:	d903      	bls.n	8003716 <_malloc_r+0x22>
 800370e:	230c      	movs	r3, #12
 8003710:	6033      	str	r3, [r6, #0]
 8003712:	2000      	movs	r0, #0
 8003714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003716:	f000 fa13 	bl	8003b40 <__malloc_lock>
 800371a:	4921      	ldr	r1, [pc, #132]	; (80037a0 <_malloc_r+0xac>)
 800371c:	680a      	ldr	r2, [r1, #0]
 800371e:	4614      	mov	r4, r2
 8003720:	b99c      	cbnz	r4, 800374a <_malloc_r+0x56>
 8003722:	4f20      	ldr	r7, [pc, #128]	; (80037a4 <_malloc_r+0xb0>)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	b923      	cbnz	r3, 8003732 <_malloc_r+0x3e>
 8003728:	4621      	mov	r1, r4
 800372a:	4630      	mov	r0, r6
 800372c:	f000 f8be 	bl	80038ac <_sbrk_r>
 8003730:	6038      	str	r0, [r7, #0]
 8003732:	4629      	mov	r1, r5
 8003734:	4630      	mov	r0, r6
 8003736:	f000 f8b9 	bl	80038ac <_sbrk_r>
 800373a:	1c43      	adds	r3, r0, #1
 800373c:	d123      	bne.n	8003786 <_malloc_r+0x92>
 800373e:	230c      	movs	r3, #12
 8003740:	6033      	str	r3, [r6, #0]
 8003742:	4630      	mov	r0, r6
 8003744:	f000 fa02 	bl	8003b4c <__malloc_unlock>
 8003748:	e7e3      	b.n	8003712 <_malloc_r+0x1e>
 800374a:	6823      	ldr	r3, [r4, #0]
 800374c:	1b5b      	subs	r3, r3, r5
 800374e:	d417      	bmi.n	8003780 <_malloc_r+0x8c>
 8003750:	2b0b      	cmp	r3, #11
 8003752:	d903      	bls.n	800375c <_malloc_r+0x68>
 8003754:	6023      	str	r3, [r4, #0]
 8003756:	441c      	add	r4, r3
 8003758:	6025      	str	r5, [r4, #0]
 800375a:	e004      	b.n	8003766 <_malloc_r+0x72>
 800375c:	6863      	ldr	r3, [r4, #4]
 800375e:	42a2      	cmp	r2, r4
 8003760:	bf0c      	ite	eq
 8003762:	600b      	streq	r3, [r1, #0]
 8003764:	6053      	strne	r3, [r2, #4]
 8003766:	4630      	mov	r0, r6
 8003768:	f000 f9f0 	bl	8003b4c <__malloc_unlock>
 800376c:	f104 000b 	add.w	r0, r4, #11
 8003770:	1d23      	adds	r3, r4, #4
 8003772:	f020 0007 	bic.w	r0, r0, #7
 8003776:	1ac2      	subs	r2, r0, r3
 8003778:	d0cc      	beq.n	8003714 <_malloc_r+0x20>
 800377a:	1a1b      	subs	r3, r3, r0
 800377c:	50a3      	str	r3, [r4, r2]
 800377e:	e7c9      	b.n	8003714 <_malloc_r+0x20>
 8003780:	4622      	mov	r2, r4
 8003782:	6864      	ldr	r4, [r4, #4]
 8003784:	e7cc      	b.n	8003720 <_malloc_r+0x2c>
 8003786:	1cc4      	adds	r4, r0, #3
 8003788:	f024 0403 	bic.w	r4, r4, #3
 800378c:	42a0      	cmp	r0, r4
 800378e:	d0e3      	beq.n	8003758 <_malloc_r+0x64>
 8003790:	1a21      	subs	r1, r4, r0
 8003792:	4630      	mov	r0, r6
 8003794:	f000 f88a 	bl	80038ac <_sbrk_r>
 8003798:	3001      	adds	r0, #1
 800379a:	d1dd      	bne.n	8003758 <_malloc_r+0x64>
 800379c:	e7cf      	b.n	800373e <_malloc_r+0x4a>
 800379e:	bf00      	nop
 80037a0:	2000409c 	.word	0x2000409c
 80037a4:	200040a0 	.word	0x200040a0

080037a8 <iprintf>:
 80037a8:	b40f      	push	{r0, r1, r2, r3}
 80037aa:	4b0a      	ldr	r3, [pc, #40]	; (80037d4 <iprintf+0x2c>)
 80037ac:	b513      	push	{r0, r1, r4, lr}
 80037ae:	681c      	ldr	r4, [r3, #0]
 80037b0:	b124      	cbz	r4, 80037bc <iprintf+0x14>
 80037b2:	69a3      	ldr	r3, [r4, #24]
 80037b4:	b913      	cbnz	r3, 80037bc <iprintf+0x14>
 80037b6:	4620      	mov	r0, r4
 80037b8:	f7ff fece 	bl	8003558 <__sinit>
 80037bc:	ab05      	add	r3, sp, #20
 80037be:	9a04      	ldr	r2, [sp, #16]
 80037c0:	68a1      	ldr	r1, [r4, #8]
 80037c2:	9301      	str	r3, [sp, #4]
 80037c4:	4620      	mov	r0, r4
 80037c6:	f000 fa41 	bl	8003c4c <_vfiprintf_r>
 80037ca:	b002      	add	sp, #8
 80037cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037d0:	b004      	add	sp, #16
 80037d2:	4770      	bx	lr
 80037d4:	20000010 	.word	0x20000010

080037d8 <cleanup_glue>:
 80037d8:	b538      	push	{r3, r4, r5, lr}
 80037da:	460c      	mov	r4, r1
 80037dc:	6809      	ldr	r1, [r1, #0]
 80037de:	4605      	mov	r5, r0
 80037e0:	b109      	cbz	r1, 80037e6 <cleanup_glue+0xe>
 80037e2:	f7ff fff9 	bl	80037d8 <cleanup_glue>
 80037e6:	4621      	mov	r1, r4
 80037e8:	4628      	mov	r0, r5
 80037ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80037ee:	f000 b9b3 	b.w	8003b58 <_free_r>
	...

080037f4 <_reclaim_reent>:
 80037f4:	4b2c      	ldr	r3, [pc, #176]	; (80038a8 <_reclaim_reent+0xb4>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4283      	cmp	r3, r0
 80037fa:	b570      	push	{r4, r5, r6, lr}
 80037fc:	4604      	mov	r4, r0
 80037fe:	d051      	beq.n	80038a4 <_reclaim_reent+0xb0>
 8003800:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003802:	b143      	cbz	r3, 8003816 <_reclaim_reent+0x22>
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d14a      	bne.n	80038a0 <_reclaim_reent+0xac>
 800380a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800380c:	6819      	ldr	r1, [r3, #0]
 800380e:	b111      	cbz	r1, 8003816 <_reclaim_reent+0x22>
 8003810:	4620      	mov	r0, r4
 8003812:	f000 f9a1 	bl	8003b58 <_free_r>
 8003816:	6961      	ldr	r1, [r4, #20]
 8003818:	b111      	cbz	r1, 8003820 <_reclaim_reent+0x2c>
 800381a:	4620      	mov	r0, r4
 800381c:	f000 f99c 	bl	8003b58 <_free_r>
 8003820:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003822:	b111      	cbz	r1, 800382a <_reclaim_reent+0x36>
 8003824:	4620      	mov	r0, r4
 8003826:	f000 f997 	bl	8003b58 <_free_r>
 800382a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800382c:	b111      	cbz	r1, 8003834 <_reclaim_reent+0x40>
 800382e:	4620      	mov	r0, r4
 8003830:	f000 f992 	bl	8003b58 <_free_r>
 8003834:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8003836:	b111      	cbz	r1, 800383e <_reclaim_reent+0x4a>
 8003838:	4620      	mov	r0, r4
 800383a:	f000 f98d 	bl	8003b58 <_free_r>
 800383e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003840:	b111      	cbz	r1, 8003848 <_reclaim_reent+0x54>
 8003842:	4620      	mov	r0, r4
 8003844:	f000 f988 	bl	8003b58 <_free_r>
 8003848:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800384a:	b111      	cbz	r1, 8003852 <_reclaim_reent+0x5e>
 800384c:	4620      	mov	r0, r4
 800384e:	f000 f983 	bl	8003b58 <_free_r>
 8003852:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8003854:	b111      	cbz	r1, 800385c <_reclaim_reent+0x68>
 8003856:	4620      	mov	r0, r4
 8003858:	f000 f97e 	bl	8003b58 <_free_r>
 800385c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800385e:	b111      	cbz	r1, 8003866 <_reclaim_reent+0x72>
 8003860:	4620      	mov	r0, r4
 8003862:	f000 f979 	bl	8003b58 <_free_r>
 8003866:	69a3      	ldr	r3, [r4, #24]
 8003868:	b1e3      	cbz	r3, 80038a4 <_reclaim_reent+0xb0>
 800386a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800386c:	4620      	mov	r0, r4
 800386e:	4798      	blx	r3
 8003870:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8003872:	b1b9      	cbz	r1, 80038a4 <_reclaim_reent+0xb0>
 8003874:	4620      	mov	r0, r4
 8003876:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800387a:	f7ff bfad 	b.w	80037d8 <cleanup_glue>
 800387e:	5949      	ldr	r1, [r1, r5]
 8003880:	b941      	cbnz	r1, 8003894 <_reclaim_reent+0xa0>
 8003882:	3504      	adds	r5, #4
 8003884:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003886:	2d80      	cmp	r5, #128	; 0x80
 8003888:	68d9      	ldr	r1, [r3, #12]
 800388a:	d1f8      	bne.n	800387e <_reclaim_reent+0x8a>
 800388c:	4620      	mov	r0, r4
 800388e:	f000 f963 	bl	8003b58 <_free_r>
 8003892:	e7ba      	b.n	800380a <_reclaim_reent+0x16>
 8003894:	680e      	ldr	r6, [r1, #0]
 8003896:	4620      	mov	r0, r4
 8003898:	f000 f95e 	bl	8003b58 <_free_r>
 800389c:	4631      	mov	r1, r6
 800389e:	e7ef      	b.n	8003880 <_reclaim_reent+0x8c>
 80038a0:	2500      	movs	r5, #0
 80038a2:	e7ef      	b.n	8003884 <_reclaim_reent+0x90>
 80038a4:	bd70      	pop	{r4, r5, r6, pc}
 80038a6:	bf00      	nop
 80038a8:	20000010 	.word	0x20000010

080038ac <_sbrk_r>:
 80038ac:	b538      	push	{r3, r4, r5, lr}
 80038ae:	4d06      	ldr	r5, [pc, #24]	; (80038c8 <_sbrk_r+0x1c>)
 80038b0:	2300      	movs	r3, #0
 80038b2:	4604      	mov	r4, r0
 80038b4:	4608      	mov	r0, r1
 80038b6:	602b      	str	r3, [r5, #0]
 80038b8:	f7fd f8d2 	bl	8000a60 <_sbrk>
 80038bc:	1c43      	adds	r3, r0, #1
 80038be:	d102      	bne.n	80038c6 <_sbrk_r+0x1a>
 80038c0:	682b      	ldr	r3, [r5, #0]
 80038c2:	b103      	cbz	r3, 80038c6 <_sbrk_r+0x1a>
 80038c4:	6023      	str	r3, [r4, #0]
 80038c6:	bd38      	pop	{r3, r4, r5, pc}
 80038c8:	20004104 	.word	0x20004104

080038cc <__sread>:
 80038cc:	b510      	push	{r4, lr}
 80038ce:	460c      	mov	r4, r1
 80038d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038d4:	f000 fc7e 	bl	80041d4 <_read_r>
 80038d8:	2800      	cmp	r0, #0
 80038da:	bfab      	itete	ge
 80038dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80038de:	89a3      	ldrhlt	r3, [r4, #12]
 80038e0:	181b      	addge	r3, r3, r0
 80038e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80038e6:	bfac      	ite	ge
 80038e8:	6563      	strge	r3, [r4, #84]	; 0x54
 80038ea:	81a3      	strhlt	r3, [r4, #12]
 80038ec:	bd10      	pop	{r4, pc}

080038ee <__swrite>:
 80038ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038f2:	461f      	mov	r7, r3
 80038f4:	898b      	ldrh	r3, [r1, #12]
 80038f6:	05db      	lsls	r3, r3, #23
 80038f8:	4605      	mov	r5, r0
 80038fa:	460c      	mov	r4, r1
 80038fc:	4616      	mov	r6, r2
 80038fe:	d505      	bpl.n	800390c <__swrite+0x1e>
 8003900:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003904:	2302      	movs	r3, #2
 8003906:	2200      	movs	r2, #0
 8003908:	f000 f908 	bl	8003b1c <_lseek_r>
 800390c:	89a3      	ldrh	r3, [r4, #12]
 800390e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003912:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003916:	81a3      	strh	r3, [r4, #12]
 8003918:	4632      	mov	r2, r6
 800391a:	463b      	mov	r3, r7
 800391c:	4628      	mov	r0, r5
 800391e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003922:	f000 b817 	b.w	8003954 <_write_r>

08003926 <__sseek>:
 8003926:	b510      	push	{r4, lr}
 8003928:	460c      	mov	r4, r1
 800392a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800392e:	f000 f8f5 	bl	8003b1c <_lseek_r>
 8003932:	1c43      	adds	r3, r0, #1
 8003934:	89a3      	ldrh	r3, [r4, #12]
 8003936:	bf15      	itete	ne
 8003938:	6560      	strne	r0, [r4, #84]	; 0x54
 800393a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800393e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003942:	81a3      	strheq	r3, [r4, #12]
 8003944:	bf18      	it	ne
 8003946:	81a3      	strhne	r3, [r4, #12]
 8003948:	bd10      	pop	{r4, pc}

0800394a <__sclose>:
 800394a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800394e:	f000 b813 	b.w	8003978 <_close_r>
	...

08003954 <_write_r>:
 8003954:	b538      	push	{r3, r4, r5, lr}
 8003956:	4d07      	ldr	r5, [pc, #28]	; (8003974 <_write_r+0x20>)
 8003958:	4604      	mov	r4, r0
 800395a:	4608      	mov	r0, r1
 800395c:	4611      	mov	r1, r2
 800395e:	2200      	movs	r2, #0
 8003960:	602a      	str	r2, [r5, #0]
 8003962:	461a      	mov	r2, r3
 8003964:	f7fc fe41 	bl	80005ea <_write>
 8003968:	1c43      	adds	r3, r0, #1
 800396a:	d102      	bne.n	8003972 <_write_r+0x1e>
 800396c:	682b      	ldr	r3, [r5, #0]
 800396e:	b103      	cbz	r3, 8003972 <_write_r+0x1e>
 8003970:	6023      	str	r3, [r4, #0]
 8003972:	bd38      	pop	{r3, r4, r5, pc}
 8003974:	20004104 	.word	0x20004104

08003978 <_close_r>:
 8003978:	b538      	push	{r3, r4, r5, lr}
 800397a:	4d06      	ldr	r5, [pc, #24]	; (8003994 <_close_r+0x1c>)
 800397c:	2300      	movs	r3, #0
 800397e:	4604      	mov	r4, r0
 8003980:	4608      	mov	r0, r1
 8003982:	602b      	str	r3, [r5, #0]
 8003984:	f7fd f837 	bl	80009f6 <_close>
 8003988:	1c43      	adds	r3, r0, #1
 800398a:	d102      	bne.n	8003992 <_close_r+0x1a>
 800398c:	682b      	ldr	r3, [r5, #0]
 800398e:	b103      	cbz	r3, 8003992 <_close_r+0x1a>
 8003990:	6023      	str	r3, [r4, #0]
 8003992:	bd38      	pop	{r3, r4, r5, pc}
 8003994:	20004104 	.word	0x20004104

08003998 <__sflush_r>:
 8003998:	898a      	ldrh	r2, [r1, #12]
 800399a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800399e:	4605      	mov	r5, r0
 80039a0:	0710      	lsls	r0, r2, #28
 80039a2:	460c      	mov	r4, r1
 80039a4:	d458      	bmi.n	8003a58 <__sflush_r+0xc0>
 80039a6:	684b      	ldr	r3, [r1, #4]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	dc05      	bgt.n	80039b8 <__sflush_r+0x20>
 80039ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	dc02      	bgt.n	80039b8 <__sflush_r+0x20>
 80039b2:	2000      	movs	r0, #0
 80039b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80039b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80039ba:	2e00      	cmp	r6, #0
 80039bc:	d0f9      	beq.n	80039b2 <__sflush_r+0x1a>
 80039be:	2300      	movs	r3, #0
 80039c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80039c4:	682f      	ldr	r7, [r5, #0]
 80039c6:	602b      	str	r3, [r5, #0]
 80039c8:	d032      	beq.n	8003a30 <__sflush_r+0x98>
 80039ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80039cc:	89a3      	ldrh	r3, [r4, #12]
 80039ce:	075a      	lsls	r2, r3, #29
 80039d0:	d505      	bpl.n	80039de <__sflush_r+0x46>
 80039d2:	6863      	ldr	r3, [r4, #4]
 80039d4:	1ac0      	subs	r0, r0, r3
 80039d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80039d8:	b10b      	cbz	r3, 80039de <__sflush_r+0x46>
 80039da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80039dc:	1ac0      	subs	r0, r0, r3
 80039de:	2300      	movs	r3, #0
 80039e0:	4602      	mov	r2, r0
 80039e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80039e4:	6a21      	ldr	r1, [r4, #32]
 80039e6:	4628      	mov	r0, r5
 80039e8:	47b0      	blx	r6
 80039ea:	1c43      	adds	r3, r0, #1
 80039ec:	89a3      	ldrh	r3, [r4, #12]
 80039ee:	d106      	bne.n	80039fe <__sflush_r+0x66>
 80039f0:	6829      	ldr	r1, [r5, #0]
 80039f2:	291d      	cmp	r1, #29
 80039f4:	d82c      	bhi.n	8003a50 <__sflush_r+0xb8>
 80039f6:	4a2a      	ldr	r2, [pc, #168]	; (8003aa0 <__sflush_r+0x108>)
 80039f8:	40ca      	lsrs	r2, r1
 80039fa:	07d6      	lsls	r6, r2, #31
 80039fc:	d528      	bpl.n	8003a50 <__sflush_r+0xb8>
 80039fe:	2200      	movs	r2, #0
 8003a00:	6062      	str	r2, [r4, #4]
 8003a02:	04d9      	lsls	r1, r3, #19
 8003a04:	6922      	ldr	r2, [r4, #16]
 8003a06:	6022      	str	r2, [r4, #0]
 8003a08:	d504      	bpl.n	8003a14 <__sflush_r+0x7c>
 8003a0a:	1c42      	adds	r2, r0, #1
 8003a0c:	d101      	bne.n	8003a12 <__sflush_r+0x7a>
 8003a0e:	682b      	ldr	r3, [r5, #0]
 8003a10:	b903      	cbnz	r3, 8003a14 <__sflush_r+0x7c>
 8003a12:	6560      	str	r0, [r4, #84]	; 0x54
 8003a14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003a16:	602f      	str	r7, [r5, #0]
 8003a18:	2900      	cmp	r1, #0
 8003a1a:	d0ca      	beq.n	80039b2 <__sflush_r+0x1a>
 8003a1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003a20:	4299      	cmp	r1, r3
 8003a22:	d002      	beq.n	8003a2a <__sflush_r+0x92>
 8003a24:	4628      	mov	r0, r5
 8003a26:	f000 f897 	bl	8003b58 <_free_r>
 8003a2a:	2000      	movs	r0, #0
 8003a2c:	6360      	str	r0, [r4, #52]	; 0x34
 8003a2e:	e7c1      	b.n	80039b4 <__sflush_r+0x1c>
 8003a30:	6a21      	ldr	r1, [r4, #32]
 8003a32:	2301      	movs	r3, #1
 8003a34:	4628      	mov	r0, r5
 8003a36:	47b0      	blx	r6
 8003a38:	1c41      	adds	r1, r0, #1
 8003a3a:	d1c7      	bne.n	80039cc <__sflush_r+0x34>
 8003a3c:	682b      	ldr	r3, [r5, #0]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d0c4      	beq.n	80039cc <__sflush_r+0x34>
 8003a42:	2b1d      	cmp	r3, #29
 8003a44:	d001      	beq.n	8003a4a <__sflush_r+0xb2>
 8003a46:	2b16      	cmp	r3, #22
 8003a48:	d101      	bne.n	8003a4e <__sflush_r+0xb6>
 8003a4a:	602f      	str	r7, [r5, #0]
 8003a4c:	e7b1      	b.n	80039b2 <__sflush_r+0x1a>
 8003a4e:	89a3      	ldrh	r3, [r4, #12]
 8003a50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a54:	81a3      	strh	r3, [r4, #12]
 8003a56:	e7ad      	b.n	80039b4 <__sflush_r+0x1c>
 8003a58:	690f      	ldr	r7, [r1, #16]
 8003a5a:	2f00      	cmp	r7, #0
 8003a5c:	d0a9      	beq.n	80039b2 <__sflush_r+0x1a>
 8003a5e:	0793      	lsls	r3, r2, #30
 8003a60:	680e      	ldr	r6, [r1, #0]
 8003a62:	bf08      	it	eq
 8003a64:	694b      	ldreq	r3, [r1, #20]
 8003a66:	600f      	str	r7, [r1, #0]
 8003a68:	bf18      	it	ne
 8003a6a:	2300      	movne	r3, #0
 8003a6c:	eba6 0807 	sub.w	r8, r6, r7
 8003a70:	608b      	str	r3, [r1, #8]
 8003a72:	f1b8 0f00 	cmp.w	r8, #0
 8003a76:	dd9c      	ble.n	80039b2 <__sflush_r+0x1a>
 8003a78:	6a21      	ldr	r1, [r4, #32]
 8003a7a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003a7c:	4643      	mov	r3, r8
 8003a7e:	463a      	mov	r2, r7
 8003a80:	4628      	mov	r0, r5
 8003a82:	47b0      	blx	r6
 8003a84:	2800      	cmp	r0, #0
 8003a86:	dc06      	bgt.n	8003a96 <__sflush_r+0xfe>
 8003a88:	89a3      	ldrh	r3, [r4, #12]
 8003a8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a8e:	81a3      	strh	r3, [r4, #12]
 8003a90:	f04f 30ff 	mov.w	r0, #4294967295
 8003a94:	e78e      	b.n	80039b4 <__sflush_r+0x1c>
 8003a96:	4407      	add	r7, r0
 8003a98:	eba8 0800 	sub.w	r8, r8, r0
 8003a9c:	e7e9      	b.n	8003a72 <__sflush_r+0xda>
 8003a9e:	bf00      	nop
 8003aa0:	20400001 	.word	0x20400001

08003aa4 <_fflush_r>:
 8003aa4:	b538      	push	{r3, r4, r5, lr}
 8003aa6:	690b      	ldr	r3, [r1, #16]
 8003aa8:	4605      	mov	r5, r0
 8003aaa:	460c      	mov	r4, r1
 8003aac:	b913      	cbnz	r3, 8003ab4 <_fflush_r+0x10>
 8003aae:	2500      	movs	r5, #0
 8003ab0:	4628      	mov	r0, r5
 8003ab2:	bd38      	pop	{r3, r4, r5, pc}
 8003ab4:	b118      	cbz	r0, 8003abe <_fflush_r+0x1a>
 8003ab6:	6983      	ldr	r3, [r0, #24]
 8003ab8:	b90b      	cbnz	r3, 8003abe <_fflush_r+0x1a>
 8003aba:	f7ff fd4d 	bl	8003558 <__sinit>
 8003abe:	4b14      	ldr	r3, [pc, #80]	; (8003b10 <_fflush_r+0x6c>)
 8003ac0:	429c      	cmp	r4, r3
 8003ac2:	d11b      	bne.n	8003afc <_fflush_r+0x58>
 8003ac4:	686c      	ldr	r4, [r5, #4]
 8003ac6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d0ef      	beq.n	8003aae <_fflush_r+0xa>
 8003ace:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003ad0:	07d0      	lsls	r0, r2, #31
 8003ad2:	d404      	bmi.n	8003ade <_fflush_r+0x3a>
 8003ad4:	0599      	lsls	r1, r3, #22
 8003ad6:	d402      	bmi.n	8003ade <_fflush_r+0x3a>
 8003ad8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ada:	f7ff fe00 	bl	80036de <__retarget_lock_acquire_recursive>
 8003ade:	4628      	mov	r0, r5
 8003ae0:	4621      	mov	r1, r4
 8003ae2:	f7ff ff59 	bl	8003998 <__sflush_r>
 8003ae6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003ae8:	07da      	lsls	r2, r3, #31
 8003aea:	4605      	mov	r5, r0
 8003aec:	d4e0      	bmi.n	8003ab0 <_fflush_r+0xc>
 8003aee:	89a3      	ldrh	r3, [r4, #12]
 8003af0:	059b      	lsls	r3, r3, #22
 8003af2:	d4dd      	bmi.n	8003ab0 <_fflush_r+0xc>
 8003af4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003af6:	f7ff fdf3 	bl	80036e0 <__retarget_lock_release_recursive>
 8003afa:	e7d9      	b.n	8003ab0 <_fflush_r+0xc>
 8003afc:	4b05      	ldr	r3, [pc, #20]	; (8003b14 <_fflush_r+0x70>)
 8003afe:	429c      	cmp	r4, r3
 8003b00:	d101      	bne.n	8003b06 <_fflush_r+0x62>
 8003b02:	68ac      	ldr	r4, [r5, #8]
 8003b04:	e7df      	b.n	8003ac6 <_fflush_r+0x22>
 8003b06:	4b04      	ldr	r3, [pc, #16]	; (8003b18 <_fflush_r+0x74>)
 8003b08:	429c      	cmp	r4, r3
 8003b0a:	bf08      	it	eq
 8003b0c:	68ec      	ldreq	r4, [r5, #12]
 8003b0e:	e7da      	b.n	8003ac6 <_fflush_r+0x22>
 8003b10:	08004534 	.word	0x08004534
 8003b14:	08004554 	.word	0x08004554
 8003b18:	08004514 	.word	0x08004514

08003b1c <_lseek_r>:
 8003b1c:	b538      	push	{r3, r4, r5, lr}
 8003b1e:	4d07      	ldr	r5, [pc, #28]	; (8003b3c <_lseek_r+0x20>)
 8003b20:	4604      	mov	r4, r0
 8003b22:	4608      	mov	r0, r1
 8003b24:	4611      	mov	r1, r2
 8003b26:	2200      	movs	r2, #0
 8003b28:	602a      	str	r2, [r5, #0]
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	f7fc ff8a 	bl	8000a44 <_lseek>
 8003b30:	1c43      	adds	r3, r0, #1
 8003b32:	d102      	bne.n	8003b3a <_lseek_r+0x1e>
 8003b34:	682b      	ldr	r3, [r5, #0]
 8003b36:	b103      	cbz	r3, 8003b3a <_lseek_r+0x1e>
 8003b38:	6023      	str	r3, [r4, #0]
 8003b3a:	bd38      	pop	{r3, r4, r5, pc}
 8003b3c:	20004104 	.word	0x20004104

08003b40 <__malloc_lock>:
 8003b40:	4801      	ldr	r0, [pc, #4]	; (8003b48 <__malloc_lock+0x8>)
 8003b42:	f7ff bdcc 	b.w	80036de <__retarget_lock_acquire_recursive>
 8003b46:	bf00      	nop
 8003b48:	200040fc 	.word	0x200040fc

08003b4c <__malloc_unlock>:
 8003b4c:	4801      	ldr	r0, [pc, #4]	; (8003b54 <__malloc_unlock+0x8>)
 8003b4e:	f7ff bdc7 	b.w	80036e0 <__retarget_lock_release_recursive>
 8003b52:	bf00      	nop
 8003b54:	200040fc 	.word	0x200040fc

08003b58 <_free_r>:
 8003b58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003b5a:	2900      	cmp	r1, #0
 8003b5c:	d048      	beq.n	8003bf0 <_free_r+0x98>
 8003b5e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b62:	9001      	str	r0, [sp, #4]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	f1a1 0404 	sub.w	r4, r1, #4
 8003b6a:	bfb8      	it	lt
 8003b6c:	18e4      	addlt	r4, r4, r3
 8003b6e:	f7ff ffe7 	bl	8003b40 <__malloc_lock>
 8003b72:	4a20      	ldr	r2, [pc, #128]	; (8003bf4 <_free_r+0x9c>)
 8003b74:	9801      	ldr	r0, [sp, #4]
 8003b76:	6813      	ldr	r3, [r2, #0]
 8003b78:	4615      	mov	r5, r2
 8003b7a:	b933      	cbnz	r3, 8003b8a <_free_r+0x32>
 8003b7c:	6063      	str	r3, [r4, #4]
 8003b7e:	6014      	str	r4, [r2, #0]
 8003b80:	b003      	add	sp, #12
 8003b82:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003b86:	f7ff bfe1 	b.w	8003b4c <__malloc_unlock>
 8003b8a:	42a3      	cmp	r3, r4
 8003b8c:	d90b      	bls.n	8003ba6 <_free_r+0x4e>
 8003b8e:	6821      	ldr	r1, [r4, #0]
 8003b90:	1862      	adds	r2, r4, r1
 8003b92:	4293      	cmp	r3, r2
 8003b94:	bf04      	itt	eq
 8003b96:	681a      	ldreq	r2, [r3, #0]
 8003b98:	685b      	ldreq	r3, [r3, #4]
 8003b9a:	6063      	str	r3, [r4, #4]
 8003b9c:	bf04      	itt	eq
 8003b9e:	1852      	addeq	r2, r2, r1
 8003ba0:	6022      	streq	r2, [r4, #0]
 8003ba2:	602c      	str	r4, [r5, #0]
 8003ba4:	e7ec      	b.n	8003b80 <_free_r+0x28>
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	b10b      	cbz	r3, 8003bb0 <_free_r+0x58>
 8003bac:	42a3      	cmp	r3, r4
 8003bae:	d9fa      	bls.n	8003ba6 <_free_r+0x4e>
 8003bb0:	6811      	ldr	r1, [r2, #0]
 8003bb2:	1855      	adds	r5, r2, r1
 8003bb4:	42a5      	cmp	r5, r4
 8003bb6:	d10b      	bne.n	8003bd0 <_free_r+0x78>
 8003bb8:	6824      	ldr	r4, [r4, #0]
 8003bba:	4421      	add	r1, r4
 8003bbc:	1854      	adds	r4, r2, r1
 8003bbe:	42a3      	cmp	r3, r4
 8003bc0:	6011      	str	r1, [r2, #0]
 8003bc2:	d1dd      	bne.n	8003b80 <_free_r+0x28>
 8003bc4:	681c      	ldr	r4, [r3, #0]
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	6053      	str	r3, [r2, #4]
 8003bca:	4421      	add	r1, r4
 8003bcc:	6011      	str	r1, [r2, #0]
 8003bce:	e7d7      	b.n	8003b80 <_free_r+0x28>
 8003bd0:	d902      	bls.n	8003bd8 <_free_r+0x80>
 8003bd2:	230c      	movs	r3, #12
 8003bd4:	6003      	str	r3, [r0, #0]
 8003bd6:	e7d3      	b.n	8003b80 <_free_r+0x28>
 8003bd8:	6825      	ldr	r5, [r4, #0]
 8003bda:	1961      	adds	r1, r4, r5
 8003bdc:	428b      	cmp	r3, r1
 8003bde:	bf04      	itt	eq
 8003be0:	6819      	ldreq	r1, [r3, #0]
 8003be2:	685b      	ldreq	r3, [r3, #4]
 8003be4:	6063      	str	r3, [r4, #4]
 8003be6:	bf04      	itt	eq
 8003be8:	1949      	addeq	r1, r1, r5
 8003bea:	6021      	streq	r1, [r4, #0]
 8003bec:	6054      	str	r4, [r2, #4]
 8003bee:	e7c7      	b.n	8003b80 <_free_r+0x28>
 8003bf0:	b003      	add	sp, #12
 8003bf2:	bd30      	pop	{r4, r5, pc}
 8003bf4:	2000409c 	.word	0x2000409c

08003bf8 <__sfputc_r>:
 8003bf8:	6893      	ldr	r3, [r2, #8]
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	b410      	push	{r4}
 8003c00:	6093      	str	r3, [r2, #8]
 8003c02:	da08      	bge.n	8003c16 <__sfputc_r+0x1e>
 8003c04:	6994      	ldr	r4, [r2, #24]
 8003c06:	42a3      	cmp	r3, r4
 8003c08:	db01      	blt.n	8003c0e <__sfputc_r+0x16>
 8003c0a:	290a      	cmp	r1, #10
 8003c0c:	d103      	bne.n	8003c16 <__sfputc_r+0x1e>
 8003c0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003c12:	f000 baf1 	b.w	80041f8 <__swbuf_r>
 8003c16:	6813      	ldr	r3, [r2, #0]
 8003c18:	1c58      	adds	r0, r3, #1
 8003c1a:	6010      	str	r0, [r2, #0]
 8003c1c:	7019      	strb	r1, [r3, #0]
 8003c1e:	4608      	mov	r0, r1
 8003c20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003c24:	4770      	bx	lr

08003c26 <__sfputs_r>:
 8003c26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c28:	4606      	mov	r6, r0
 8003c2a:	460f      	mov	r7, r1
 8003c2c:	4614      	mov	r4, r2
 8003c2e:	18d5      	adds	r5, r2, r3
 8003c30:	42ac      	cmp	r4, r5
 8003c32:	d101      	bne.n	8003c38 <__sfputs_r+0x12>
 8003c34:	2000      	movs	r0, #0
 8003c36:	e007      	b.n	8003c48 <__sfputs_r+0x22>
 8003c38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c3c:	463a      	mov	r2, r7
 8003c3e:	4630      	mov	r0, r6
 8003c40:	f7ff ffda 	bl	8003bf8 <__sfputc_r>
 8003c44:	1c43      	adds	r3, r0, #1
 8003c46:	d1f3      	bne.n	8003c30 <__sfputs_r+0xa>
 8003c48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003c4c <_vfiprintf_r>:
 8003c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c50:	460d      	mov	r5, r1
 8003c52:	b09d      	sub	sp, #116	; 0x74
 8003c54:	4614      	mov	r4, r2
 8003c56:	4698      	mov	r8, r3
 8003c58:	4606      	mov	r6, r0
 8003c5a:	b118      	cbz	r0, 8003c64 <_vfiprintf_r+0x18>
 8003c5c:	6983      	ldr	r3, [r0, #24]
 8003c5e:	b90b      	cbnz	r3, 8003c64 <_vfiprintf_r+0x18>
 8003c60:	f7ff fc7a 	bl	8003558 <__sinit>
 8003c64:	4b89      	ldr	r3, [pc, #548]	; (8003e8c <_vfiprintf_r+0x240>)
 8003c66:	429d      	cmp	r5, r3
 8003c68:	d11b      	bne.n	8003ca2 <_vfiprintf_r+0x56>
 8003c6a:	6875      	ldr	r5, [r6, #4]
 8003c6c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003c6e:	07d9      	lsls	r1, r3, #31
 8003c70:	d405      	bmi.n	8003c7e <_vfiprintf_r+0x32>
 8003c72:	89ab      	ldrh	r3, [r5, #12]
 8003c74:	059a      	lsls	r2, r3, #22
 8003c76:	d402      	bmi.n	8003c7e <_vfiprintf_r+0x32>
 8003c78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003c7a:	f7ff fd30 	bl	80036de <__retarget_lock_acquire_recursive>
 8003c7e:	89ab      	ldrh	r3, [r5, #12]
 8003c80:	071b      	lsls	r3, r3, #28
 8003c82:	d501      	bpl.n	8003c88 <_vfiprintf_r+0x3c>
 8003c84:	692b      	ldr	r3, [r5, #16]
 8003c86:	b9eb      	cbnz	r3, 8003cc4 <_vfiprintf_r+0x78>
 8003c88:	4629      	mov	r1, r5
 8003c8a:	4630      	mov	r0, r6
 8003c8c:	f000 fb06 	bl	800429c <__swsetup_r>
 8003c90:	b1c0      	cbz	r0, 8003cc4 <_vfiprintf_r+0x78>
 8003c92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003c94:	07dc      	lsls	r4, r3, #31
 8003c96:	d50e      	bpl.n	8003cb6 <_vfiprintf_r+0x6a>
 8003c98:	f04f 30ff 	mov.w	r0, #4294967295
 8003c9c:	b01d      	add	sp, #116	; 0x74
 8003c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ca2:	4b7b      	ldr	r3, [pc, #492]	; (8003e90 <_vfiprintf_r+0x244>)
 8003ca4:	429d      	cmp	r5, r3
 8003ca6:	d101      	bne.n	8003cac <_vfiprintf_r+0x60>
 8003ca8:	68b5      	ldr	r5, [r6, #8]
 8003caa:	e7df      	b.n	8003c6c <_vfiprintf_r+0x20>
 8003cac:	4b79      	ldr	r3, [pc, #484]	; (8003e94 <_vfiprintf_r+0x248>)
 8003cae:	429d      	cmp	r5, r3
 8003cb0:	bf08      	it	eq
 8003cb2:	68f5      	ldreq	r5, [r6, #12]
 8003cb4:	e7da      	b.n	8003c6c <_vfiprintf_r+0x20>
 8003cb6:	89ab      	ldrh	r3, [r5, #12]
 8003cb8:	0598      	lsls	r0, r3, #22
 8003cba:	d4ed      	bmi.n	8003c98 <_vfiprintf_r+0x4c>
 8003cbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003cbe:	f7ff fd0f 	bl	80036e0 <__retarget_lock_release_recursive>
 8003cc2:	e7e9      	b.n	8003c98 <_vfiprintf_r+0x4c>
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	9309      	str	r3, [sp, #36]	; 0x24
 8003cc8:	2320      	movs	r3, #32
 8003cca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003cce:	f8cd 800c 	str.w	r8, [sp, #12]
 8003cd2:	2330      	movs	r3, #48	; 0x30
 8003cd4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003e98 <_vfiprintf_r+0x24c>
 8003cd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003cdc:	f04f 0901 	mov.w	r9, #1
 8003ce0:	4623      	mov	r3, r4
 8003ce2:	469a      	mov	sl, r3
 8003ce4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ce8:	b10a      	cbz	r2, 8003cee <_vfiprintf_r+0xa2>
 8003cea:	2a25      	cmp	r2, #37	; 0x25
 8003cec:	d1f9      	bne.n	8003ce2 <_vfiprintf_r+0x96>
 8003cee:	ebba 0b04 	subs.w	fp, sl, r4
 8003cf2:	d00b      	beq.n	8003d0c <_vfiprintf_r+0xc0>
 8003cf4:	465b      	mov	r3, fp
 8003cf6:	4622      	mov	r2, r4
 8003cf8:	4629      	mov	r1, r5
 8003cfa:	4630      	mov	r0, r6
 8003cfc:	f7ff ff93 	bl	8003c26 <__sfputs_r>
 8003d00:	3001      	adds	r0, #1
 8003d02:	f000 80aa 	beq.w	8003e5a <_vfiprintf_r+0x20e>
 8003d06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003d08:	445a      	add	r2, fp
 8003d0a:	9209      	str	r2, [sp, #36]	; 0x24
 8003d0c:	f89a 3000 	ldrb.w	r3, [sl]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	f000 80a2 	beq.w	8003e5a <_vfiprintf_r+0x20e>
 8003d16:	2300      	movs	r3, #0
 8003d18:	f04f 32ff 	mov.w	r2, #4294967295
 8003d1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003d20:	f10a 0a01 	add.w	sl, sl, #1
 8003d24:	9304      	str	r3, [sp, #16]
 8003d26:	9307      	str	r3, [sp, #28]
 8003d28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003d2c:	931a      	str	r3, [sp, #104]	; 0x68
 8003d2e:	4654      	mov	r4, sl
 8003d30:	2205      	movs	r2, #5
 8003d32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d36:	4858      	ldr	r0, [pc, #352]	; (8003e98 <_vfiprintf_r+0x24c>)
 8003d38:	f7fc fa4a 	bl	80001d0 <memchr>
 8003d3c:	9a04      	ldr	r2, [sp, #16]
 8003d3e:	b9d8      	cbnz	r0, 8003d78 <_vfiprintf_r+0x12c>
 8003d40:	06d1      	lsls	r1, r2, #27
 8003d42:	bf44      	itt	mi
 8003d44:	2320      	movmi	r3, #32
 8003d46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d4a:	0713      	lsls	r3, r2, #28
 8003d4c:	bf44      	itt	mi
 8003d4e:	232b      	movmi	r3, #43	; 0x2b
 8003d50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003d54:	f89a 3000 	ldrb.w	r3, [sl]
 8003d58:	2b2a      	cmp	r3, #42	; 0x2a
 8003d5a:	d015      	beq.n	8003d88 <_vfiprintf_r+0x13c>
 8003d5c:	9a07      	ldr	r2, [sp, #28]
 8003d5e:	4654      	mov	r4, sl
 8003d60:	2000      	movs	r0, #0
 8003d62:	f04f 0c0a 	mov.w	ip, #10
 8003d66:	4621      	mov	r1, r4
 8003d68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d6c:	3b30      	subs	r3, #48	; 0x30
 8003d6e:	2b09      	cmp	r3, #9
 8003d70:	d94e      	bls.n	8003e10 <_vfiprintf_r+0x1c4>
 8003d72:	b1b0      	cbz	r0, 8003da2 <_vfiprintf_r+0x156>
 8003d74:	9207      	str	r2, [sp, #28]
 8003d76:	e014      	b.n	8003da2 <_vfiprintf_r+0x156>
 8003d78:	eba0 0308 	sub.w	r3, r0, r8
 8003d7c:	fa09 f303 	lsl.w	r3, r9, r3
 8003d80:	4313      	orrs	r3, r2
 8003d82:	9304      	str	r3, [sp, #16]
 8003d84:	46a2      	mov	sl, r4
 8003d86:	e7d2      	b.n	8003d2e <_vfiprintf_r+0xe2>
 8003d88:	9b03      	ldr	r3, [sp, #12]
 8003d8a:	1d19      	adds	r1, r3, #4
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	9103      	str	r1, [sp, #12]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	bfbb      	ittet	lt
 8003d94:	425b      	neglt	r3, r3
 8003d96:	f042 0202 	orrlt.w	r2, r2, #2
 8003d9a:	9307      	strge	r3, [sp, #28]
 8003d9c:	9307      	strlt	r3, [sp, #28]
 8003d9e:	bfb8      	it	lt
 8003da0:	9204      	strlt	r2, [sp, #16]
 8003da2:	7823      	ldrb	r3, [r4, #0]
 8003da4:	2b2e      	cmp	r3, #46	; 0x2e
 8003da6:	d10c      	bne.n	8003dc2 <_vfiprintf_r+0x176>
 8003da8:	7863      	ldrb	r3, [r4, #1]
 8003daa:	2b2a      	cmp	r3, #42	; 0x2a
 8003dac:	d135      	bne.n	8003e1a <_vfiprintf_r+0x1ce>
 8003dae:	9b03      	ldr	r3, [sp, #12]
 8003db0:	1d1a      	adds	r2, r3, #4
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	9203      	str	r2, [sp, #12]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	bfb8      	it	lt
 8003dba:	f04f 33ff 	movlt.w	r3, #4294967295
 8003dbe:	3402      	adds	r4, #2
 8003dc0:	9305      	str	r3, [sp, #20]
 8003dc2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003ea8 <_vfiprintf_r+0x25c>
 8003dc6:	7821      	ldrb	r1, [r4, #0]
 8003dc8:	2203      	movs	r2, #3
 8003dca:	4650      	mov	r0, sl
 8003dcc:	f7fc fa00 	bl	80001d0 <memchr>
 8003dd0:	b140      	cbz	r0, 8003de4 <_vfiprintf_r+0x198>
 8003dd2:	2340      	movs	r3, #64	; 0x40
 8003dd4:	eba0 000a 	sub.w	r0, r0, sl
 8003dd8:	fa03 f000 	lsl.w	r0, r3, r0
 8003ddc:	9b04      	ldr	r3, [sp, #16]
 8003dde:	4303      	orrs	r3, r0
 8003de0:	3401      	adds	r4, #1
 8003de2:	9304      	str	r3, [sp, #16]
 8003de4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003de8:	482c      	ldr	r0, [pc, #176]	; (8003e9c <_vfiprintf_r+0x250>)
 8003dea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003dee:	2206      	movs	r2, #6
 8003df0:	f7fc f9ee 	bl	80001d0 <memchr>
 8003df4:	2800      	cmp	r0, #0
 8003df6:	d03f      	beq.n	8003e78 <_vfiprintf_r+0x22c>
 8003df8:	4b29      	ldr	r3, [pc, #164]	; (8003ea0 <_vfiprintf_r+0x254>)
 8003dfa:	bb1b      	cbnz	r3, 8003e44 <_vfiprintf_r+0x1f8>
 8003dfc:	9b03      	ldr	r3, [sp, #12]
 8003dfe:	3307      	adds	r3, #7
 8003e00:	f023 0307 	bic.w	r3, r3, #7
 8003e04:	3308      	adds	r3, #8
 8003e06:	9303      	str	r3, [sp, #12]
 8003e08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e0a:	443b      	add	r3, r7
 8003e0c:	9309      	str	r3, [sp, #36]	; 0x24
 8003e0e:	e767      	b.n	8003ce0 <_vfiprintf_r+0x94>
 8003e10:	fb0c 3202 	mla	r2, ip, r2, r3
 8003e14:	460c      	mov	r4, r1
 8003e16:	2001      	movs	r0, #1
 8003e18:	e7a5      	b.n	8003d66 <_vfiprintf_r+0x11a>
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	3401      	adds	r4, #1
 8003e1e:	9305      	str	r3, [sp, #20]
 8003e20:	4619      	mov	r1, r3
 8003e22:	f04f 0c0a 	mov.w	ip, #10
 8003e26:	4620      	mov	r0, r4
 8003e28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e2c:	3a30      	subs	r2, #48	; 0x30
 8003e2e:	2a09      	cmp	r2, #9
 8003e30:	d903      	bls.n	8003e3a <_vfiprintf_r+0x1ee>
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d0c5      	beq.n	8003dc2 <_vfiprintf_r+0x176>
 8003e36:	9105      	str	r1, [sp, #20]
 8003e38:	e7c3      	b.n	8003dc2 <_vfiprintf_r+0x176>
 8003e3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e3e:	4604      	mov	r4, r0
 8003e40:	2301      	movs	r3, #1
 8003e42:	e7f0      	b.n	8003e26 <_vfiprintf_r+0x1da>
 8003e44:	ab03      	add	r3, sp, #12
 8003e46:	9300      	str	r3, [sp, #0]
 8003e48:	462a      	mov	r2, r5
 8003e4a:	4b16      	ldr	r3, [pc, #88]	; (8003ea4 <_vfiprintf_r+0x258>)
 8003e4c:	a904      	add	r1, sp, #16
 8003e4e:	4630      	mov	r0, r6
 8003e50:	f3af 8000 	nop.w
 8003e54:	4607      	mov	r7, r0
 8003e56:	1c78      	adds	r0, r7, #1
 8003e58:	d1d6      	bne.n	8003e08 <_vfiprintf_r+0x1bc>
 8003e5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003e5c:	07d9      	lsls	r1, r3, #31
 8003e5e:	d405      	bmi.n	8003e6c <_vfiprintf_r+0x220>
 8003e60:	89ab      	ldrh	r3, [r5, #12]
 8003e62:	059a      	lsls	r2, r3, #22
 8003e64:	d402      	bmi.n	8003e6c <_vfiprintf_r+0x220>
 8003e66:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003e68:	f7ff fc3a 	bl	80036e0 <__retarget_lock_release_recursive>
 8003e6c:	89ab      	ldrh	r3, [r5, #12]
 8003e6e:	065b      	lsls	r3, r3, #25
 8003e70:	f53f af12 	bmi.w	8003c98 <_vfiprintf_r+0x4c>
 8003e74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003e76:	e711      	b.n	8003c9c <_vfiprintf_r+0x50>
 8003e78:	ab03      	add	r3, sp, #12
 8003e7a:	9300      	str	r3, [sp, #0]
 8003e7c:	462a      	mov	r2, r5
 8003e7e:	4b09      	ldr	r3, [pc, #36]	; (8003ea4 <_vfiprintf_r+0x258>)
 8003e80:	a904      	add	r1, sp, #16
 8003e82:	4630      	mov	r0, r6
 8003e84:	f000 f880 	bl	8003f88 <_printf_i>
 8003e88:	e7e4      	b.n	8003e54 <_vfiprintf_r+0x208>
 8003e8a:	bf00      	nop
 8003e8c:	08004534 	.word	0x08004534
 8003e90:	08004554 	.word	0x08004554
 8003e94:	08004514 	.word	0x08004514
 8003e98:	08004578 	.word	0x08004578
 8003e9c:	08004582 	.word	0x08004582
 8003ea0:	00000000 	.word	0x00000000
 8003ea4:	08003c27 	.word	0x08003c27
 8003ea8:	0800457e 	.word	0x0800457e

08003eac <_printf_common>:
 8003eac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003eb0:	4616      	mov	r6, r2
 8003eb2:	4699      	mov	r9, r3
 8003eb4:	688a      	ldr	r2, [r1, #8]
 8003eb6:	690b      	ldr	r3, [r1, #16]
 8003eb8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	bfb8      	it	lt
 8003ec0:	4613      	movlt	r3, r2
 8003ec2:	6033      	str	r3, [r6, #0]
 8003ec4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ec8:	4607      	mov	r7, r0
 8003eca:	460c      	mov	r4, r1
 8003ecc:	b10a      	cbz	r2, 8003ed2 <_printf_common+0x26>
 8003ece:	3301      	adds	r3, #1
 8003ed0:	6033      	str	r3, [r6, #0]
 8003ed2:	6823      	ldr	r3, [r4, #0]
 8003ed4:	0699      	lsls	r1, r3, #26
 8003ed6:	bf42      	ittt	mi
 8003ed8:	6833      	ldrmi	r3, [r6, #0]
 8003eda:	3302      	addmi	r3, #2
 8003edc:	6033      	strmi	r3, [r6, #0]
 8003ede:	6825      	ldr	r5, [r4, #0]
 8003ee0:	f015 0506 	ands.w	r5, r5, #6
 8003ee4:	d106      	bne.n	8003ef4 <_printf_common+0x48>
 8003ee6:	f104 0a19 	add.w	sl, r4, #25
 8003eea:	68e3      	ldr	r3, [r4, #12]
 8003eec:	6832      	ldr	r2, [r6, #0]
 8003eee:	1a9b      	subs	r3, r3, r2
 8003ef0:	42ab      	cmp	r3, r5
 8003ef2:	dc26      	bgt.n	8003f42 <_printf_common+0x96>
 8003ef4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003ef8:	1e13      	subs	r3, r2, #0
 8003efa:	6822      	ldr	r2, [r4, #0]
 8003efc:	bf18      	it	ne
 8003efe:	2301      	movne	r3, #1
 8003f00:	0692      	lsls	r2, r2, #26
 8003f02:	d42b      	bmi.n	8003f5c <_printf_common+0xb0>
 8003f04:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003f08:	4649      	mov	r1, r9
 8003f0a:	4638      	mov	r0, r7
 8003f0c:	47c0      	blx	r8
 8003f0e:	3001      	adds	r0, #1
 8003f10:	d01e      	beq.n	8003f50 <_printf_common+0xa4>
 8003f12:	6823      	ldr	r3, [r4, #0]
 8003f14:	68e5      	ldr	r5, [r4, #12]
 8003f16:	6832      	ldr	r2, [r6, #0]
 8003f18:	f003 0306 	and.w	r3, r3, #6
 8003f1c:	2b04      	cmp	r3, #4
 8003f1e:	bf08      	it	eq
 8003f20:	1aad      	subeq	r5, r5, r2
 8003f22:	68a3      	ldr	r3, [r4, #8]
 8003f24:	6922      	ldr	r2, [r4, #16]
 8003f26:	bf0c      	ite	eq
 8003f28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f2c:	2500      	movne	r5, #0
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	bfc4      	itt	gt
 8003f32:	1a9b      	subgt	r3, r3, r2
 8003f34:	18ed      	addgt	r5, r5, r3
 8003f36:	2600      	movs	r6, #0
 8003f38:	341a      	adds	r4, #26
 8003f3a:	42b5      	cmp	r5, r6
 8003f3c:	d11a      	bne.n	8003f74 <_printf_common+0xc8>
 8003f3e:	2000      	movs	r0, #0
 8003f40:	e008      	b.n	8003f54 <_printf_common+0xa8>
 8003f42:	2301      	movs	r3, #1
 8003f44:	4652      	mov	r2, sl
 8003f46:	4649      	mov	r1, r9
 8003f48:	4638      	mov	r0, r7
 8003f4a:	47c0      	blx	r8
 8003f4c:	3001      	adds	r0, #1
 8003f4e:	d103      	bne.n	8003f58 <_printf_common+0xac>
 8003f50:	f04f 30ff 	mov.w	r0, #4294967295
 8003f54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f58:	3501      	adds	r5, #1
 8003f5a:	e7c6      	b.n	8003eea <_printf_common+0x3e>
 8003f5c:	18e1      	adds	r1, r4, r3
 8003f5e:	1c5a      	adds	r2, r3, #1
 8003f60:	2030      	movs	r0, #48	; 0x30
 8003f62:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003f66:	4422      	add	r2, r4
 8003f68:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003f6c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003f70:	3302      	adds	r3, #2
 8003f72:	e7c7      	b.n	8003f04 <_printf_common+0x58>
 8003f74:	2301      	movs	r3, #1
 8003f76:	4622      	mov	r2, r4
 8003f78:	4649      	mov	r1, r9
 8003f7a:	4638      	mov	r0, r7
 8003f7c:	47c0      	blx	r8
 8003f7e:	3001      	adds	r0, #1
 8003f80:	d0e6      	beq.n	8003f50 <_printf_common+0xa4>
 8003f82:	3601      	adds	r6, #1
 8003f84:	e7d9      	b.n	8003f3a <_printf_common+0x8e>
	...

08003f88 <_printf_i>:
 8003f88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f8c:	460c      	mov	r4, r1
 8003f8e:	4691      	mov	r9, r2
 8003f90:	7e27      	ldrb	r7, [r4, #24]
 8003f92:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003f94:	2f78      	cmp	r7, #120	; 0x78
 8003f96:	4680      	mov	r8, r0
 8003f98:	469a      	mov	sl, r3
 8003f9a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003f9e:	d807      	bhi.n	8003fb0 <_printf_i+0x28>
 8003fa0:	2f62      	cmp	r7, #98	; 0x62
 8003fa2:	d80a      	bhi.n	8003fba <_printf_i+0x32>
 8003fa4:	2f00      	cmp	r7, #0
 8003fa6:	f000 80d8 	beq.w	800415a <_printf_i+0x1d2>
 8003faa:	2f58      	cmp	r7, #88	; 0x58
 8003fac:	f000 80a3 	beq.w	80040f6 <_printf_i+0x16e>
 8003fb0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003fb4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003fb8:	e03a      	b.n	8004030 <_printf_i+0xa8>
 8003fba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003fbe:	2b15      	cmp	r3, #21
 8003fc0:	d8f6      	bhi.n	8003fb0 <_printf_i+0x28>
 8003fc2:	a001      	add	r0, pc, #4	; (adr r0, 8003fc8 <_printf_i+0x40>)
 8003fc4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003fc8:	08004021 	.word	0x08004021
 8003fcc:	08004035 	.word	0x08004035
 8003fd0:	08003fb1 	.word	0x08003fb1
 8003fd4:	08003fb1 	.word	0x08003fb1
 8003fd8:	08003fb1 	.word	0x08003fb1
 8003fdc:	08003fb1 	.word	0x08003fb1
 8003fe0:	08004035 	.word	0x08004035
 8003fe4:	08003fb1 	.word	0x08003fb1
 8003fe8:	08003fb1 	.word	0x08003fb1
 8003fec:	08003fb1 	.word	0x08003fb1
 8003ff0:	08003fb1 	.word	0x08003fb1
 8003ff4:	08004141 	.word	0x08004141
 8003ff8:	08004065 	.word	0x08004065
 8003ffc:	08004123 	.word	0x08004123
 8004000:	08003fb1 	.word	0x08003fb1
 8004004:	08003fb1 	.word	0x08003fb1
 8004008:	08004163 	.word	0x08004163
 800400c:	08003fb1 	.word	0x08003fb1
 8004010:	08004065 	.word	0x08004065
 8004014:	08003fb1 	.word	0x08003fb1
 8004018:	08003fb1 	.word	0x08003fb1
 800401c:	0800412b 	.word	0x0800412b
 8004020:	680b      	ldr	r3, [r1, #0]
 8004022:	1d1a      	adds	r2, r3, #4
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	600a      	str	r2, [r1, #0]
 8004028:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800402c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004030:	2301      	movs	r3, #1
 8004032:	e0a3      	b.n	800417c <_printf_i+0x1f4>
 8004034:	6825      	ldr	r5, [r4, #0]
 8004036:	6808      	ldr	r0, [r1, #0]
 8004038:	062e      	lsls	r6, r5, #24
 800403a:	f100 0304 	add.w	r3, r0, #4
 800403e:	d50a      	bpl.n	8004056 <_printf_i+0xce>
 8004040:	6805      	ldr	r5, [r0, #0]
 8004042:	600b      	str	r3, [r1, #0]
 8004044:	2d00      	cmp	r5, #0
 8004046:	da03      	bge.n	8004050 <_printf_i+0xc8>
 8004048:	232d      	movs	r3, #45	; 0x2d
 800404a:	426d      	negs	r5, r5
 800404c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004050:	485e      	ldr	r0, [pc, #376]	; (80041cc <_printf_i+0x244>)
 8004052:	230a      	movs	r3, #10
 8004054:	e019      	b.n	800408a <_printf_i+0x102>
 8004056:	f015 0f40 	tst.w	r5, #64	; 0x40
 800405a:	6805      	ldr	r5, [r0, #0]
 800405c:	600b      	str	r3, [r1, #0]
 800405e:	bf18      	it	ne
 8004060:	b22d      	sxthne	r5, r5
 8004062:	e7ef      	b.n	8004044 <_printf_i+0xbc>
 8004064:	680b      	ldr	r3, [r1, #0]
 8004066:	6825      	ldr	r5, [r4, #0]
 8004068:	1d18      	adds	r0, r3, #4
 800406a:	6008      	str	r0, [r1, #0]
 800406c:	0628      	lsls	r0, r5, #24
 800406e:	d501      	bpl.n	8004074 <_printf_i+0xec>
 8004070:	681d      	ldr	r5, [r3, #0]
 8004072:	e002      	b.n	800407a <_printf_i+0xf2>
 8004074:	0669      	lsls	r1, r5, #25
 8004076:	d5fb      	bpl.n	8004070 <_printf_i+0xe8>
 8004078:	881d      	ldrh	r5, [r3, #0]
 800407a:	4854      	ldr	r0, [pc, #336]	; (80041cc <_printf_i+0x244>)
 800407c:	2f6f      	cmp	r7, #111	; 0x6f
 800407e:	bf0c      	ite	eq
 8004080:	2308      	moveq	r3, #8
 8004082:	230a      	movne	r3, #10
 8004084:	2100      	movs	r1, #0
 8004086:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800408a:	6866      	ldr	r6, [r4, #4]
 800408c:	60a6      	str	r6, [r4, #8]
 800408e:	2e00      	cmp	r6, #0
 8004090:	bfa2      	ittt	ge
 8004092:	6821      	ldrge	r1, [r4, #0]
 8004094:	f021 0104 	bicge.w	r1, r1, #4
 8004098:	6021      	strge	r1, [r4, #0]
 800409a:	b90d      	cbnz	r5, 80040a0 <_printf_i+0x118>
 800409c:	2e00      	cmp	r6, #0
 800409e:	d04d      	beq.n	800413c <_printf_i+0x1b4>
 80040a0:	4616      	mov	r6, r2
 80040a2:	fbb5 f1f3 	udiv	r1, r5, r3
 80040a6:	fb03 5711 	mls	r7, r3, r1, r5
 80040aa:	5dc7      	ldrb	r7, [r0, r7]
 80040ac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80040b0:	462f      	mov	r7, r5
 80040b2:	42bb      	cmp	r3, r7
 80040b4:	460d      	mov	r5, r1
 80040b6:	d9f4      	bls.n	80040a2 <_printf_i+0x11a>
 80040b8:	2b08      	cmp	r3, #8
 80040ba:	d10b      	bne.n	80040d4 <_printf_i+0x14c>
 80040bc:	6823      	ldr	r3, [r4, #0]
 80040be:	07df      	lsls	r7, r3, #31
 80040c0:	d508      	bpl.n	80040d4 <_printf_i+0x14c>
 80040c2:	6923      	ldr	r3, [r4, #16]
 80040c4:	6861      	ldr	r1, [r4, #4]
 80040c6:	4299      	cmp	r1, r3
 80040c8:	bfde      	ittt	le
 80040ca:	2330      	movle	r3, #48	; 0x30
 80040cc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80040d0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80040d4:	1b92      	subs	r2, r2, r6
 80040d6:	6122      	str	r2, [r4, #16]
 80040d8:	f8cd a000 	str.w	sl, [sp]
 80040dc:	464b      	mov	r3, r9
 80040de:	aa03      	add	r2, sp, #12
 80040e0:	4621      	mov	r1, r4
 80040e2:	4640      	mov	r0, r8
 80040e4:	f7ff fee2 	bl	8003eac <_printf_common>
 80040e8:	3001      	adds	r0, #1
 80040ea:	d14c      	bne.n	8004186 <_printf_i+0x1fe>
 80040ec:	f04f 30ff 	mov.w	r0, #4294967295
 80040f0:	b004      	add	sp, #16
 80040f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040f6:	4835      	ldr	r0, [pc, #212]	; (80041cc <_printf_i+0x244>)
 80040f8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80040fc:	6823      	ldr	r3, [r4, #0]
 80040fe:	680e      	ldr	r6, [r1, #0]
 8004100:	061f      	lsls	r7, r3, #24
 8004102:	f856 5b04 	ldr.w	r5, [r6], #4
 8004106:	600e      	str	r6, [r1, #0]
 8004108:	d514      	bpl.n	8004134 <_printf_i+0x1ac>
 800410a:	07d9      	lsls	r1, r3, #31
 800410c:	bf44      	itt	mi
 800410e:	f043 0320 	orrmi.w	r3, r3, #32
 8004112:	6023      	strmi	r3, [r4, #0]
 8004114:	b91d      	cbnz	r5, 800411e <_printf_i+0x196>
 8004116:	6823      	ldr	r3, [r4, #0]
 8004118:	f023 0320 	bic.w	r3, r3, #32
 800411c:	6023      	str	r3, [r4, #0]
 800411e:	2310      	movs	r3, #16
 8004120:	e7b0      	b.n	8004084 <_printf_i+0xfc>
 8004122:	6823      	ldr	r3, [r4, #0]
 8004124:	f043 0320 	orr.w	r3, r3, #32
 8004128:	6023      	str	r3, [r4, #0]
 800412a:	2378      	movs	r3, #120	; 0x78
 800412c:	4828      	ldr	r0, [pc, #160]	; (80041d0 <_printf_i+0x248>)
 800412e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004132:	e7e3      	b.n	80040fc <_printf_i+0x174>
 8004134:	065e      	lsls	r6, r3, #25
 8004136:	bf48      	it	mi
 8004138:	b2ad      	uxthmi	r5, r5
 800413a:	e7e6      	b.n	800410a <_printf_i+0x182>
 800413c:	4616      	mov	r6, r2
 800413e:	e7bb      	b.n	80040b8 <_printf_i+0x130>
 8004140:	680b      	ldr	r3, [r1, #0]
 8004142:	6826      	ldr	r6, [r4, #0]
 8004144:	6960      	ldr	r0, [r4, #20]
 8004146:	1d1d      	adds	r5, r3, #4
 8004148:	600d      	str	r5, [r1, #0]
 800414a:	0635      	lsls	r5, r6, #24
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	d501      	bpl.n	8004154 <_printf_i+0x1cc>
 8004150:	6018      	str	r0, [r3, #0]
 8004152:	e002      	b.n	800415a <_printf_i+0x1d2>
 8004154:	0671      	lsls	r1, r6, #25
 8004156:	d5fb      	bpl.n	8004150 <_printf_i+0x1c8>
 8004158:	8018      	strh	r0, [r3, #0]
 800415a:	2300      	movs	r3, #0
 800415c:	6123      	str	r3, [r4, #16]
 800415e:	4616      	mov	r6, r2
 8004160:	e7ba      	b.n	80040d8 <_printf_i+0x150>
 8004162:	680b      	ldr	r3, [r1, #0]
 8004164:	1d1a      	adds	r2, r3, #4
 8004166:	600a      	str	r2, [r1, #0]
 8004168:	681e      	ldr	r6, [r3, #0]
 800416a:	6862      	ldr	r2, [r4, #4]
 800416c:	2100      	movs	r1, #0
 800416e:	4630      	mov	r0, r6
 8004170:	f7fc f82e 	bl	80001d0 <memchr>
 8004174:	b108      	cbz	r0, 800417a <_printf_i+0x1f2>
 8004176:	1b80      	subs	r0, r0, r6
 8004178:	6060      	str	r0, [r4, #4]
 800417a:	6863      	ldr	r3, [r4, #4]
 800417c:	6123      	str	r3, [r4, #16]
 800417e:	2300      	movs	r3, #0
 8004180:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004184:	e7a8      	b.n	80040d8 <_printf_i+0x150>
 8004186:	6923      	ldr	r3, [r4, #16]
 8004188:	4632      	mov	r2, r6
 800418a:	4649      	mov	r1, r9
 800418c:	4640      	mov	r0, r8
 800418e:	47d0      	blx	sl
 8004190:	3001      	adds	r0, #1
 8004192:	d0ab      	beq.n	80040ec <_printf_i+0x164>
 8004194:	6823      	ldr	r3, [r4, #0]
 8004196:	079b      	lsls	r3, r3, #30
 8004198:	d413      	bmi.n	80041c2 <_printf_i+0x23a>
 800419a:	68e0      	ldr	r0, [r4, #12]
 800419c:	9b03      	ldr	r3, [sp, #12]
 800419e:	4298      	cmp	r0, r3
 80041a0:	bfb8      	it	lt
 80041a2:	4618      	movlt	r0, r3
 80041a4:	e7a4      	b.n	80040f0 <_printf_i+0x168>
 80041a6:	2301      	movs	r3, #1
 80041a8:	4632      	mov	r2, r6
 80041aa:	4649      	mov	r1, r9
 80041ac:	4640      	mov	r0, r8
 80041ae:	47d0      	blx	sl
 80041b0:	3001      	adds	r0, #1
 80041b2:	d09b      	beq.n	80040ec <_printf_i+0x164>
 80041b4:	3501      	adds	r5, #1
 80041b6:	68e3      	ldr	r3, [r4, #12]
 80041b8:	9903      	ldr	r1, [sp, #12]
 80041ba:	1a5b      	subs	r3, r3, r1
 80041bc:	42ab      	cmp	r3, r5
 80041be:	dcf2      	bgt.n	80041a6 <_printf_i+0x21e>
 80041c0:	e7eb      	b.n	800419a <_printf_i+0x212>
 80041c2:	2500      	movs	r5, #0
 80041c4:	f104 0619 	add.w	r6, r4, #25
 80041c8:	e7f5      	b.n	80041b6 <_printf_i+0x22e>
 80041ca:	bf00      	nop
 80041cc:	08004589 	.word	0x08004589
 80041d0:	0800459a 	.word	0x0800459a

080041d4 <_read_r>:
 80041d4:	b538      	push	{r3, r4, r5, lr}
 80041d6:	4d07      	ldr	r5, [pc, #28]	; (80041f4 <_read_r+0x20>)
 80041d8:	4604      	mov	r4, r0
 80041da:	4608      	mov	r0, r1
 80041dc:	4611      	mov	r1, r2
 80041de:	2200      	movs	r2, #0
 80041e0:	602a      	str	r2, [r5, #0]
 80041e2:	461a      	mov	r2, r3
 80041e4:	f7fc fbea 	bl	80009bc <_read>
 80041e8:	1c43      	adds	r3, r0, #1
 80041ea:	d102      	bne.n	80041f2 <_read_r+0x1e>
 80041ec:	682b      	ldr	r3, [r5, #0]
 80041ee:	b103      	cbz	r3, 80041f2 <_read_r+0x1e>
 80041f0:	6023      	str	r3, [r4, #0]
 80041f2:	bd38      	pop	{r3, r4, r5, pc}
 80041f4:	20004104 	.word	0x20004104

080041f8 <__swbuf_r>:
 80041f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041fa:	460e      	mov	r6, r1
 80041fc:	4614      	mov	r4, r2
 80041fe:	4605      	mov	r5, r0
 8004200:	b118      	cbz	r0, 800420a <__swbuf_r+0x12>
 8004202:	6983      	ldr	r3, [r0, #24]
 8004204:	b90b      	cbnz	r3, 800420a <__swbuf_r+0x12>
 8004206:	f7ff f9a7 	bl	8003558 <__sinit>
 800420a:	4b21      	ldr	r3, [pc, #132]	; (8004290 <__swbuf_r+0x98>)
 800420c:	429c      	cmp	r4, r3
 800420e:	d12b      	bne.n	8004268 <__swbuf_r+0x70>
 8004210:	686c      	ldr	r4, [r5, #4]
 8004212:	69a3      	ldr	r3, [r4, #24]
 8004214:	60a3      	str	r3, [r4, #8]
 8004216:	89a3      	ldrh	r3, [r4, #12]
 8004218:	071a      	lsls	r2, r3, #28
 800421a:	d52f      	bpl.n	800427c <__swbuf_r+0x84>
 800421c:	6923      	ldr	r3, [r4, #16]
 800421e:	b36b      	cbz	r3, 800427c <__swbuf_r+0x84>
 8004220:	6923      	ldr	r3, [r4, #16]
 8004222:	6820      	ldr	r0, [r4, #0]
 8004224:	1ac0      	subs	r0, r0, r3
 8004226:	6963      	ldr	r3, [r4, #20]
 8004228:	b2f6      	uxtb	r6, r6
 800422a:	4283      	cmp	r3, r0
 800422c:	4637      	mov	r7, r6
 800422e:	dc04      	bgt.n	800423a <__swbuf_r+0x42>
 8004230:	4621      	mov	r1, r4
 8004232:	4628      	mov	r0, r5
 8004234:	f7ff fc36 	bl	8003aa4 <_fflush_r>
 8004238:	bb30      	cbnz	r0, 8004288 <__swbuf_r+0x90>
 800423a:	68a3      	ldr	r3, [r4, #8]
 800423c:	3b01      	subs	r3, #1
 800423e:	60a3      	str	r3, [r4, #8]
 8004240:	6823      	ldr	r3, [r4, #0]
 8004242:	1c5a      	adds	r2, r3, #1
 8004244:	6022      	str	r2, [r4, #0]
 8004246:	701e      	strb	r6, [r3, #0]
 8004248:	6963      	ldr	r3, [r4, #20]
 800424a:	3001      	adds	r0, #1
 800424c:	4283      	cmp	r3, r0
 800424e:	d004      	beq.n	800425a <__swbuf_r+0x62>
 8004250:	89a3      	ldrh	r3, [r4, #12]
 8004252:	07db      	lsls	r3, r3, #31
 8004254:	d506      	bpl.n	8004264 <__swbuf_r+0x6c>
 8004256:	2e0a      	cmp	r6, #10
 8004258:	d104      	bne.n	8004264 <__swbuf_r+0x6c>
 800425a:	4621      	mov	r1, r4
 800425c:	4628      	mov	r0, r5
 800425e:	f7ff fc21 	bl	8003aa4 <_fflush_r>
 8004262:	b988      	cbnz	r0, 8004288 <__swbuf_r+0x90>
 8004264:	4638      	mov	r0, r7
 8004266:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004268:	4b0a      	ldr	r3, [pc, #40]	; (8004294 <__swbuf_r+0x9c>)
 800426a:	429c      	cmp	r4, r3
 800426c:	d101      	bne.n	8004272 <__swbuf_r+0x7a>
 800426e:	68ac      	ldr	r4, [r5, #8]
 8004270:	e7cf      	b.n	8004212 <__swbuf_r+0x1a>
 8004272:	4b09      	ldr	r3, [pc, #36]	; (8004298 <__swbuf_r+0xa0>)
 8004274:	429c      	cmp	r4, r3
 8004276:	bf08      	it	eq
 8004278:	68ec      	ldreq	r4, [r5, #12]
 800427a:	e7ca      	b.n	8004212 <__swbuf_r+0x1a>
 800427c:	4621      	mov	r1, r4
 800427e:	4628      	mov	r0, r5
 8004280:	f000 f80c 	bl	800429c <__swsetup_r>
 8004284:	2800      	cmp	r0, #0
 8004286:	d0cb      	beq.n	8004220 <__swbuf_r+0x28>
 8004288:	f04f 37ff 	mov.w	r7, #4294967295
 800428c:	e7ea      	b.n	8004264 <__swbuf_r+0x6c>
 800428e:	bf00      	nop
 8004290:	08004534 	.word	0x08004534
 8004294:	08004554 	.word	0x08004554
 8004298:	08004514 	.word	0x08004514

0800429c <__swsetup_r>:
 800429c:	4b32      	ldr	r3, [pc, #200]	; (8004368 <__swsetup_r+0xcc>)
 800429e:	b570      	push	{r4, r5, r6, lr}
 80042a0:	681d      	ldr	r5, [r3, #0]
 80042a2:	4606      	mov	r6, r0
 80042a4:	460c      	mov	r4, r1
 80042a6:	b125      	cbz	r5, 80042b2 <__swsetup_r+0x16>
 80042a8:	69ab      	ldr	r3, [r5, #24]
 80042aa:	b913      	cbnz	r3, 80042b2 <__swsetup_r+0x16>
 80042ac:	4628      	mov	r0, r5
 80042ae:	f7ff f953 	bl	8003558 <__sinit>
 80042b2:	4b2e      	ldr	r3, [pc, #184]	; (800436c <__swsetup_r+0xd0>)
 80042b4:	429c      	cmp	r4, r3
 80042b6:	d10f      	bne.n	80042d8 <__swsetup_r+0x3c>
 80042b8:	686c      	ldr	r4, [r5, #4]
 80042ba:	89a3      	ldrh	r3, [r4, #12]
 80042bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80042c0:	0719      	lsls	r1, r3, #28
 80042c2:	d42c      	bmi.n	800431e <__swsetup_r+0x82>
 80042c4:	06dd      	lsls	r5, r3, #27
 80042c6:	d411      	bmi.n	80042ec <__swsetup_r+0x50>
 80042c8:	2309      	movs	r3, #9
 80042ca:	6033      	str	r3, [r6, #0]
 80042cc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80042d0:	81a3      	strh	r3, [r4, #12]
 80042d2:	f04f 30ff 	mov.w	r0, #4294967295
 80042d6:	e03e      	b.n	8004356 <__swsetup_r+0xba>
 80042d8:	4b25      	ldr	r3, [pc, #148]	; (8004370 <__swsetup_r+0xd4>)
 80042da:	429c      	cmp	r4, r3
 80042dc:	d101      	bne.n	80042e2 <__swsetup_r+0x46>
 80042de:	68ac      	ldr	r4, [r5, #8]
 80042e0:	e7eb      	b.n	80042ba <__swsetup_r+0x1e>
 80042e2:	4b24      	ldr	r3, [pc, #144]	; (8004374 <__swsetup_r+0xd8>)
 80042e4:	429c      	cmp	r4, r3
 80042e6:	bf08      	it	eq
 80042e8:	68ec      	ldreq	r4, [r5, #12]
 80042ea:	e7e6      	b.n	80042ba <__swsetup_r+0x1e>
 80042ec:	0758      	lsls	r0, r3, #29
 80042ee:	d512      	bpl.n	8004316 <__swsetup_r+0x7a>
 80042f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80042f2:	b141      	cbz	r1, 8004306 <__swsetup_r+0x6a>
 80042f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80042f8:	4299      	cmp	r1, r3
 80042fa:	d002      	beq.n	8004302 <__swsetup_r+0x66>
 80042fc:	4630      	mov	r0, r6
 80042fe:	f7ff fc2b 	bl	8003b58 <_free_r>
 8004302:	2300      	movs	r3, #0
 8004304:	6363      	str	r3, [r4, #52]	; 0x34
 8004306:	89a3      	ldrh	r3, [r4, #12]
 8004308:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800430c:	81a3      	strh	r3, [r4, #12]
 800430e:	2300      	movs	r3, #0
 8004310:	6063      	str	r3, [r4, #4]
 8004312:	6923      	ldr	r3, [r4, #16]
 8004314:	6023      	str	r3, [r4, #0]
 8004316:	89a3      	ldrh	r3, [r4, #12]
 8004318:	f043 0308 	orr.w	r3, r3, #8
 800431c:	81a3      	strh	r3, [r4, #12]
 800431e:	6923      	ldr	r3, [r4, #16]
 8004320:	b94b      	cbnz	r3, 8004336 <__swsetup_r+0x9a>
 8004322:	89a3      	ldrh	r3, [r4, #12]
 8004324:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004328:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800432c:	d003      	beq.n	8004336 <__swsetup_r+0x9a>
 800432e:	4621      	mov	r1, r4
 8004330:	4630      	mov	r0, r6
 8004332:	f000 f845 	bl	80043c0 <__smakebuf_r>
 8004336:	89a0      	ldrh	r0, [r4, #12]
 8004338:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800433c:	f010 0301 	ands.w	r3, r0, #1
 8004340:	d00a      	beq.n	8004358 <__swsetup_r+0xbc>
 8004342:	2300      	movs	r3, #0
 8004344:	60a3      	str	r3, [r4, #8]
 8004346:	6963      	ldr	r3, [r4, #20]
 8004348:	425b      	negs	r3, r3
 800434a:	61a3      	str	r3, [r4, #24]
 800434c:	6923      	ldr	r3, [r4, #16]
 800434e:	b943      	cbnz	r3, 8004362 <__swsetup_r+0xc6>
 8004350:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004354:	d1ba      	bne.n	80042cc <__swsetup_r+0x30>
 8004356:	bd70      	pop	{r4, r5, r6, pc}
 8004358:	0781      	lsls	r1, r0, #30
 800435a:	bf58      	it	pl
 800435c:	6963      	ldrpl	r3, [r4, #20]
 800435e:	60a3      	str	r3, [r4, #8]
 8004360:	e7f4      	b.n	800434c <__swsetup_r+0xb0>
 8004362:	2000      	movs	r0, #0
 8004364:	e7f7      	b.n	8004356 <__swsetup_r+0xba>
 8004366:	bf00      	nop
 8004368:	20000010 	.word	0x20000010
 800436c:	08004534 	.word	0x08004534
 8004370:	08004554 	.word	0x08004554
 8004374:	08004514 	.word	0x08004514

08004378 <__swhatbuf_r>:
 8004378:	b570      	push	{r4, r5, r6, lr}
 800437a:	460e      	mov	r6, r1
 800437c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004380:	2900      	cmp	r1, #0
 8004382:	b096      	sub	sp, #88	; 0x58
 8004384:	4614      	mov	r4, r2
 8004386:	461d      	mov	r5, r3
 8004388:	da07      	bge.n	800439a <__swhatbuf_r+0x22>
 800438a:	2300      	movs	r3, #0
 800438c:	602b      	str	r3, [r5, #0]
 800438e:	89b3      	ldrh	r3, [r6, #12]
 8004390:	061a      	lsls	r2, r3, #24
 8004392:	d410      	bmi.n	80043b6 <__swhatbuf_r+0x3e>
 8004394:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004398:	e00e      	b.n	80043b8 <__swhatbuf_r+0x40>
 800439a:	466a      	mov	r2, sp
 800439c:	f000 f850 	bl	8004440 <_fstat_r>
 80043a0:	2800      	cmp	r0, #0
 80043a2:	dbf2      	blt.n	800438a <__swhatbuf_r+0x12>
 80043a4:	9a01      	ldr	r2, [sp, #4]
 80043a6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80043aa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80043ae:	425a      	negs	r2, r3
 80043b0:	415a      	adcs	r2, r3
 80043b2:	602a      	str	r2, [r5, #0]
 80043b4:	e7ee      	b.n	8004394 <__swhatbuf_r+0x1c>
 80043b6:	2340      	movs	r3, #64	; 0x40
 80043b8:	2000      	movs	r0, #0
 80043ba:	6023      	str	r3, [r4, #0]
 80043bc:	b016      	add	sp, #88	; 0x58
 80043be:	bd70      	pop	{r4, r5, r6, pc}

080043c0 <__smakebuf_r>:
 80043c0:	898b      	ldrh	r3, [r1, #12]
 80043c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80043c4:	079d      	lsls	r5, r3, #30
 80043c6:	4606      	mov	r6, r0
 80043c8:	460c      	mov	r4, r1
 80043ca:	d507      	bpl.n	80043dc <__smakebuf_r+0x1c>
 80043cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80043d0:	6023      	str	r3, [r4, #0]
 80043d2:	6123      	str	r3, [r4, #16]
 80043d4:	2301      	movs	r3, #1
 80043d6:	6163      	str	r3, [r4, #20]
 80043d8:	b002      	add	sp, #8
 80043da:	bd70      	pop	{r4, r5, r6, pc}
 80043dc:	ab01      	add	r3, sp, #4
 80043de:	466a      	mov	r2, sp
 80043e0:	f7ff ffca 	bl	8004378 <__swhatbuf_r>
 80043e4:	9900      	ldr	r1, [sp, #0]
 80043e6:	4605      	mov	r5, r0
 80043e8:	4630      	mov	r0, r6
 80043ea:	f7ff f983 	bl	80036f4 <_malloc_r>
 80043ee:	b948      	cbnz	r0, 8004404 <__smakebuf_r+0x44>
 80043f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043f4:	059a      	lsls	r2, r3, #22
 80043f6:	d4ef      	bmi.n	80043d8 <__smakebuf_r+0x18>
 80043f8:	f023 0303 	bic.w	r3, r3, #3
 80043fc:	f043 0302 	orr.w	r3, r3, #2
 8004400:	81a3      	strh	r3, [r4, #12]
 8004402:	e7e3      	b.n	80043cc <__smakebuf_r+0xc>
 8004404:	4b0d      	ldr	r3, [pc, #52]	; (800443c <__smakebuf_r+0x7c>)
 8004406:	62b3      	str	r3, [r6, #40]	; 0x28
 8004408:	89a3      	ldrh	r3, [r4, #12]
 800440a:	6020      	str	r0, [r4, #0]
 800440c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004410:	81a3      	strh	r3, [r4, #12]
 8004412:	9b00      	ldr	r3, [sp, #0]
 8004414:	6163      	str	r3, [r4, #20]
 8004416:	9b01      	ldr	r3, [sp, #4]
 8004418:	6120      	str	r0, [r4, #16]
 800441a:	b15b      	cbz	r3, 8004434 <__smakebuf_r+0x74>
 800441c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004420:	4630      	mov	r0, r6
 8004422:	f000 f81f 	bl	8004464 <_isatty_r>
 8004426:	b128      	cbz	r0, 8004434 <__smakebuf_r+0x74>
 8004428:	89a3      	ldrh	r3, [r4, #12]
 800442a:	f023 0303 	bic.w	r3, r3, #3
 800442e:	f043 0301 	orr.w	r3, r3, #1
 8004432:	81a3      	strh	r3, [r4, #12]
 8004434:	89a0      	ldrh	r0, [r4, #12]
 8004436:	4305      	orrs	r5, r0
 8004438:	81a5      	strh	r5, [r4, #12]
 800443a:	e7cd      	b.n	80043d8 <__smakebuf_r+0x18>
 800443c:	080034f1 	.word	0x080034f1

08004440 <_fstat_r>:
 8004440:	b538      	push	{r3, r4, r5, lr}
 8004442:	4d07      	ldr	r5, [pc, #28]	; (8004460 <_fstat_r+0x20>)
 8004444:	2300      	movs	r3, #0
 8004446:	4604      	mov	r4, r0
 8004448:	4608      	mov	r0, r1
 800444a:	4611      	mov	r1, r2
 800444c:	602b      	str	r3, [r5, #0]
 800444e:	f7fc fade 	bl	8000a0e <_fstat>
 8004452:	1c43      	adds	r3, r0, #1
 8004454:	d102      	bne.n	800445c <_fstat_r+0x1c>
 8004456:	682b      	ldr	r3, [r5, #0]
 8004458:	b103      	cbz	r3, 800445c <_fstat_r+0x1c>
 800445a:	6023      	str	r3, [r4, #0]
 800445c:	bd38      	pop	{r3, r4, r5, pc}
 800445e:	bf00      	nop
 8004460:	20004104 	.word	0x20004104

08004464 <_isatty_r>:
 8004464:	b538      	push	{r3, r4, r5, lr}
 8004466:	4d06      	ldr	r5, [pc, #24]	; (8004480 <_isatty_r+0x1c>)
 8004468:	2300      	movs	r3, #0
 800446a:	4604      	mov	r4, r0
 800446c:	4608      	mov	r0, r1
 800446e:	602b      	str	r3, [r5, #0]
 8004470:	f7fc fadd 	bl	8000a2e <_isatty>
 8004474:	1c43      	adds	r3, r0, #1
 8004476:	d102      	bne.n	800447e <_isatty_r+0x1a>
 8004478:	682b      	ldr	r3, [r5, #0]
 800447a:	b103      	cbz	r3, 800447e <_isatty_r+0x1a>
 800447c:	6023      	str	r3, [r4, #0]
 800447e:	bd38      	pop	{r3, r4, r5, pc}
 8004480:	20004104 	.word	0x20004104

08004484 <_init>:
 8004484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004486:	bf00      	nop
 8004488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800448a:	bc08      	pop	{r3}
 800448c:	469e      	mov	lr, r3
 800448e:	4770      	bx	lr

08004490 <_fini>:
 8004490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004492:	bf00      	nop
 8004494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004496:	bc08      	pop	{r3}
 8004498:	469e      	mov	lr, r3
 800449a:	4770      	bx	lr
