vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/intf.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 16:48:38 on Jan 07,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/intf.sv 
# -- Compiling interface bus
# 
# Top level modules:
# 	--none--
# End time: 16:48:38 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/mem.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 16:48:38 on Jan 07,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/mem.sv 
# -- Compiling module mem
# 
# Top level modules:
# 	mem
# End time: 16:48:38 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/mem_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 16:48:38 on Jan 07,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/mem_test.sv 
# -- Compiling module mem_test
# ** Error (suppressible): /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/mem_test.sv(48): (vlog-13163) End label 'cp' does not match covergroup name on line 41.
# End time: 16:48:38 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/top.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 16:48:38 on Jan 07,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:48:38 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top
# vsim work.top 
# Start time: 16:49:05 on Jan 07,2021
# Loading sv_std.std
# Loading work.top
# Loading work.bus
# ** Fatal: Bad library format, library not compiled with Intel FPGA Edition compiler.
#    Time: 0 ps  Iteration: 0  Instance: /top File: /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/top.sv
# FATAL ERROR while loading design
# Error loading design
# End time: 16:49:06 on Jan 07,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/mem_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 16:49:39 on Jan 07,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/mem_test.sv 
# -- Compiling module mem_test
# ** Error (suppressible): /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/mem_test.sv(48): (vlog-13163) End label 'cp' does not match covergroup name on line 41.
# End time: 16:49:39 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/mem_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 16:50:03 on Jan 07,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/mem_test.sv 
# -- Compiling module mem_test
# ** Error (suppressible): /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/mem_test.sv(75): (vlog-8386) An enum variable 'knob' of type 'knob_t' may only be assigned the same enum typed variable or one of its values. Value '3' requires an explicit cast.
# ** Warning: /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/mem_test.sv(117): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# End time: 16:50:03 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom
vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/mem_test.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1_3 Compiler 2020.04 Apr 27 2020
# Start time: 16:50:44 on Jan 07,2021
# vlog -reportprogress 300 -work work /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/mem_test.sv 
# -- Compiling module mem_test
# ** Warning: /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/mem_test.sv(117): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	mem_test
# End time: 16:50:44 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim
# vsim work.top 
# Start time: 16:50:57 on Jan 07,2021
# Loading sv_std.std
# Loading work.top
# Loading work.bus
# Loading work.mem_test
# Loading work.mem
# ** Error: (vsim-1) Unable to checkout verification license - testbench generation feature (randomize, randcase, randsequence, covergroup) is only supported with QuestaSim.
#    Time: 0 ps  Iteration: 0  Instance: /top File: /home/quangphan2903/TUNI/Cadence/systemverilog/SystemVerilog/lab15-memcov/top.sv
# Error loading design
# End time: 16:50:57 on Jan 07,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
