$date
	Sun Apr  8 20:25:16 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exercicio4 $end
$var wire 1 ! clk $end
$var wire 1 " clock $end
$var wire 1 # signal $end
$scope module CLK1 $end
$var reg 1 $ clk $end
$upscope $end
$scope module PULSE1 $end
$var wire 1 " clock $end
$var reg 1 % signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
1#
z"
0!
$end
#3
0%
0#
#6
1%
1#
#9
1%
1#
#12
0%
0#
#15
1%
1#
#18
1%
1#
#21
0%
0#
#24
1%
1#
1$
1!
#27
1%
1#
#30
0%
0#
#33
1%
1#
#36
1%
1#
#39
0%
0#
#42
1%
1#
#45
1%
1#
#48
0%
0#
0$
0!
#51
1%
1#
#54
1%
1#
#57
0%
0#
#60
1%
1#
#63
1%
1#
#66
0%
0#
#69
1%
1#
#72
1%
1#
1$
1!
#75
0%
0#
#78
1%
1#
#81
1%
1#
#84
0%
0#
#87
1%
1#
#90
1%
1#
#93
0%
0#
#96
1%
1#
0$
0!
#99
1%
1#
#102
0%
0#
#105
1%
1#
#108
1%
1#
#111
0%
0#
#114
1%
1#
#117
1%
1#
#120
0%
0#
1$
1!
