Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
<<<<<<< Updated upstream
| Date         : Tue Aug 13 16:28:33 2024
| Host         : DESKTOP-5VNL0D5 running 64-bit major release  (build 9200)
=======
| Date         : Wed Aug 14 10:01:32 2024
| Host         : DESKTOP-VQQPT2C running 64-bit major release  (build 9200)
>>>>>>> Stashed changes
| Command      : report_timing_summary -max_paths 10 -file top_module_of_electric_fan_timing_summary_routed.rpt -pb top_module_of_electric_fan_timing_summary_routed.pb -rpx top_module_of_electric_fan_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_of_electric_fan
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
<<<<<<< Updated upstream
 There are 16 ports with no output delay specified. (HIGH)
=======
 There are 23 ports with no output delay specified. (HIGH)
>>>>>>> Stashed changes

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< Updated upstream
      1.550        0.000                      0                  237        0.131        0.000                      0                  237        4.500        0.000                       0                   165  
=======
      0.733        0.000                      0                  521        0.160        0.000                      0                  521        4.500        0.000                       0                   360  
>>>>>>> Stashed changes


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< Updated upstream
sys_clk_pin         1.550        0.000                      0                  237        0.131        0.000                      0                  237        4.500        0.000                       0                   165  
=======
sys_clk_pin         0.733        0.000                      0                  521        0.160        0.000                      0                  521        4.500        0.000                       0                   360  
>>>>>>> Stashed changes


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

<<<<<<< Updated upstream
Setup :            0  Failing Endpoints,  Worst Slack        1.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack        0.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
>>>>>>> Stashed changes
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< Updated upstream
Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 power_cntr_0/timer_enable_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/timer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.182ns  (logic 1.027ns (32.272%)  route 2.155ns (67.728%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.630    10.151    power_cntr_0/CLK
    SLICE_X65Y33         FDCE                                         r  power_cntr_0/timer_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.459    10.610 r  power_cntr_0/timer_enable_reg/Q
                         net (fo=6, routed)           0.592    11.203    power_cntr_0/timer_enable_reg_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.327 f  power_cntr_0/timer_next_state[3]_i_2/O
                         net (fo=19, routed)          0.598    11.924    btn_timer_cntr/ed_btn/timer_reg[0]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.118    12.042 r  btn_timer_cntr/ed_btn/timer[3]_i_3/O
                         net (fo=1, routed)           0.445    12.487    power_cntr_0/sec_clk/ed/timer_reg[0]
    SLICE_X65Y32         LUT6 (Prop_lut6_I0_O)        0.326    12.813 r  power_cntr_0/sec_clk/ed/timer[3]_i_1/O
                         net (fo=4, routed)           0.520    13.334    power_cntr_0/sec_clk_n_0
    SLICE_X65Y31         FDCE                                         r  power_cntr_0/timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.509    14.850    power_cntr_0/CLK
    SLICE_X65Y31         FDCE                                         r  power_cntr_0/timer_reg[0]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.884    power_cntr_0/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -13.334    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 power_cntr_0/timer_enable_reg/C
=======
Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[9]/C
>>>>>>> Stashed changes
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/timer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.182ns  (logic 1.027ns (32.272%)  route 2.155ns (67.728%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.630    10.151    power_cntr_0/CLK
    SLICE_X65Y33         FDCE                                         r  power_cntr_0/timer_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.459    10.610 r  power_cntr_0/timer_enable_reg/Q
                         net (fo=6, routed)           0.592    11.203    power_cntr_0/timer_enable_reg_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.327 f  power_cntr_0/timer_next_state[3]_i_2/O
                         net (fo=19, routed)          0.598    11.924    btn_timer_cntr/ed_btn/timer_reg[0]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.118    12.042 r  btn_timer_cntr/ed_btn/timer[3]_i_3/O
                         net (fo=1, routed)           0.445    12.487    power_cntr_0/sec_clk/ed/timer_reg[0]
    SLICE_X65Y32         LUT6 (Prop_lut6_I0_O)        0.326    12.813 r  power_cntr_0/sec_clk/ed/timer[3]_i_1/O
                         net (fo=4, routed)           0.520    13.334    power_cntr_0/sec_clk_n_0
    SLICE_X65Y31         FDCE                                         r  power_cntr_0/timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.509    14.850    power_cntr_0/CLK
    SLICE_X65Y31         FDCE                                         r  power_cntr_0/timer_reg[1]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.884    power_cntr_0/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -13.334    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 power_cntr_0/timer_enable_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/timer_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.182ns  (logic 1.027ns (32.272%)  route 2.155ns (67.728%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.630    10.151    power_cntr_0/CLK
    SLICE_X65Y33         FDCE                                         r  power_cntr_0/timer_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.459    10.610 r  power_cntr_0/timer_enable_reg/Q
                         net (fo=6, routed)           0.592    11.203    power_cntr_0/timer_enable_reg_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.327 f  power_cntr_0/timer_next_state[3]_i_2/O
                         net (fo=19, routed)          0.598    11.924    btn_timer_cntr/ed_btn/timer_reg[0]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.118    12.042 r  btn_timer_cntr/ed_btn/timer[3]_i_3/O
                         net (fo=1, routed)           0.445    12.487    power_cntr_0/sec_clk/ed/timer_reg[0]
    SLICE_X65Y32         LUT6 (Prop_lut6_I0_O)        0.326    12.813 r  power_cntr_0/sec_clk/ed/timer[3]_i_1/O
                         net (fo=4, routed)           0.520    13.334    power_cntr_0/sec_clk_n_0
    SLICE_X65Y31         FDCE                                         r  power_cntr_0/timer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.509    14.850    power_cntr_0/CLK
    SLICE_X65Y31         FDCE                                         r  power_cntr_0/timer_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.884    power_cntr_0/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -13.334    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 power_cntr_0/timer_enable_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/timer_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.182ns  (logic 1.027ns (32.272%)  route 2.155ns (67.728%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.630    10.151    power_cntr_0/CLK
    SLICE_X65Y33         FDCE                                         r  power_cntr_0/timer_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.459    10.610 r  power_cntr_0/timer_enable_reg/Q
                         net (fo=6, routed)           0.592    11.203    power_cntr_0/timer_enable_reg_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.327 f  power_cntr_0/timer_next_state[3]_i_2/O
                         net (fo=19, routed)          0.598    11.924    btn_timer_cntr/ed_btn/timer_reg[0]
    SLICE_X65Y33         LUT3 (Prop_lut3_I2_O)        0.118    12.042 r  btn_timer_cntr/ed_btn/timer[3]_i_3/O
                         net (fo=1, routed)           0.445    12.487    power_cntr_0/sec_clk/ed/timer_reg[0]
    SLICE_X65Y32         LUT6 (Prop_lut6_I0_O)        0.326    12.813 r  power_cntr_0/sec_clk/ed/timer[3]_i_1/O
                         net (fo=4, routed)           0.520    13.334    power_cntr_0/sec_clk_n_0
    SLICE_X65Y31         FDCE                                         r  power_cntr_0/timer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.509    14.850    power_cntr_0/CLK
    SLICE_X65Y31         FDCE                                         r  power_cntr_0/timer_reg[3]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.884    power_cntr_0/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -13.334    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 power_cntr_0/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/duty_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 1.056ns (33.136%)  route 2.131ns (66.864%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.627     5.148    power_cntr_0/CLK
    SLICE_X65Y31         FDCE                                         r  power_cntr_0/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  power_cntr_0/timer_reg[1]/Q
                         net (fo=10, routed)          0.871     6.476    power_cntr_0/left_time[1]
    SLICE_X65Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.600 r  power_cntr_0/timer_next_state[3]_i_2/O
                         net (fo=19, routed)          0.944     7.544    power_cntr_0/timer_reg[3]_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.150     7.694 r  power_cntr_0/duty[1]_i_2/O
                         net (fo=2, routed)           0.315     8.009    power_cntr_0/duty[1]_i_2_n_0
    SLICE_X58Y29         LUT5 (Prop_lut5_I3_O)        0.326     8.335 r  power_cntr_0/duty[1]_i_1/O
                         net (fo=1, routed)           0.000     8.335    power_cntr_0/duty[1]_i_1_n_0
    SLICE_X58Y29         FDCE                                         r  power_cntr_0/duty_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.507     9.848    power_cntr_0/CLK
    SLICE_X58Y29         FDCE                                         r  power_cntr_0/duty_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X58Y29         FDCE (Setup_fdce_C_D)        0.032    10.105    power_cntr_0/duty_reg[1]
  -------------------------------------------------------------------
                         required time                         10.105    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 power_cntr_0/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/duty_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 1.056ns (33.168%)  route 2.128ns (66.832%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.627     5.148    power_cntr_0/CLK
    SLICE_X65Y31         FDCE                                         r  power_cntr_0/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  power_cntr_0/timer_reg[1]/Q
                         net (fo=10, routed)          0.871     6.476    power_cntr_0/left_time[1]
    SLICE_X65Y30         LUT6 (Prop_lut6_I4_O)        0.124     6.600 r  power_cntr_0/timer_next_state[3]_i_2/O
                         net (fo=19, routed)          0.944     7.544    power_cntr_0/timer_reg[3]_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.150     7.694 r  power_cntr_0/duty[1]_i_2/O
                         net (fo=2, routed)           0.312     8.006    power_cntr_0/duty[1]_i_2_n_0
    SLICE_X58Y29         LUT5 (Prop_lut5_I3_O)        0.326     8.332 r  power_cntr_0/duty[0]_i_1/O
                         net (fo=1, routed)           0.000     8.332    power_cntr_0/duty[0]_i_1_n_0
    SLICE_X58Y29         FDCE                                         r  power_cntr_0/duty_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.507     9.848    power_cntr_0/CLK
    SLICE_X58Y29         FDCE                                         r  power_cntr_0/duty_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X58Y29         FDCE (Setup_fdce_C_D)        0.034    10.107    power_cntr_0/duty_reg[0]
  -------------------------------------------------------------------
                         required time                         10.107    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 power_cntr_0/timer_enable_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        2.698ns  (logic 0.707ns (26.201%)  route 1.991ns (73.798%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
=======
  Data Path Delay:        4.002ns  (logic 1.212ns (30.286%)  route 2.790ns (69.714%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
>>>>>>> Stashed changes
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=164, routed)         1.630    10.151    power_cntr_0/CLK
    SLICE_X65Y33         FDCE                                         r  power_cntr_0/timer_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.459    10.610 r  power_cntr_0/timer_enable_reg/Q
                         net (fo=6, routed)           0.592    11.203    power_cntr_0/timer_enable_reg_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.327 f  power_cntr_0/timer_next_state[3]_i_2/O
                         net (fo=19, routed)          0.879    12.206    btn_power_cntr/ed_btn/speed_state_reg[3]
    SLICE_X58Y27         LUT3 (Prop_lut3_I2_O)        0.124    12.330 r  btn_power_cntr/ed_btn/speed_state[3]_i_1/O
                         net (fo=4, routed)           0.519    12.850    power_cntr_0/E[0]
    SLICE_X58Y27         FDPE                                         r  power_cntr_0/speed_state_reg[0]/CE
=======
                         net (fo=359, routed)         1.807    10.328    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X3Y140         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDCE (Prop_fdce_C_Q)         0.459    10.787 r  nolabel_line75/dth11/count_usec_reg[9]/Q
                         net (fo=7, routed)           0.724    11.511    nolabel_line75/dth11/count_usec_reg[9]
    SLICE_X2Y139         LUT2 (Prop_lut2_I0_O)        0.150    11.661 f  nolabel_line75/dth11/next_state[5]_i_26/O
                         net (fo=2, routed)           0.598    12.259    nolabel_line75/dth11/next_state[5]_i_26_n_0
    SLICE_X4Y140         LUT6 (Prop_lut6_I4_O)        0.355    12.614 r  nolabel_line75/dth11/next_state[5]_i_15/O
                         net (fo=2, routed)           0.298    12.913    nolabel_line75/dth11/next_state[5]_i_15_n_0
    SLICE_X5Y141         LUT6 (Prop_lut6_I1_O)        0.124    13.037 r  nolabel_line75/dth11/next_state[5]_i_6/O
                         net (fo=9, routed)           0.779    13.815    nolabel_line75/dth11/ed/read_state_reg[1]_1
    SLICE_X0Y140         LUT6 (Prop_lut6_I4_O)        0.124    13.939 r  nolabel_line75/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.391    14.330    nolabel_line75/dth11/next_state
    SLICE_X0Y140         FDPE                                         r  nolabel_line75/dth11/next_state_reg[0]/CE
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=164, routed)         1.504    14.845    power_cntr_0/CLK
    SLICE_X58Y27         FDPE                                         r  power_cntr_0/speed_state_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y27         FDPE (Setup_fdpe_C_CE)      -0.205    14.865    power_cntr_0/speed_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 power_cntr_0/timer_enable_reg/C
=======
                         net (fo=359, routed)         1.681    15.022    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X0Y140         FDPE                                         r  nolabel_line75/dth11/next_state_reg[0]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y140         FDPE (Setup_fdpe_C_CE)      -0.205    15.063    nolabel_line75/dth11/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -14.330    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.002ns  (logic 1.212ns (30.286%)  route 2.790ns (69.714%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.807    10.328    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X3Y140         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDCE (Prop_fdce_C_Q)         0.459    10.787 r  nolabel_line75/dth11/count_usec_reg[9]/Q
                         net (fo=7, routed)           0.724    11.511    nolabel_line75/dth11/count_usec_reg[9]
    SLICE_X2Y139         LUT2 (Prop_lut2_I0_O)        0.150    11.661 f  nolabel_line75/dth11/next_state[5]_i_26/O
                         net (fo=2, routed)           0.598    12.259    nolabel_line75/dth11/next_state[5]_i_26_n_0
    SLICE_X4Y140         LUT6 (Prop_lut6_I4_O)        0.355    12.614 r  nolabel_line75/dth11/next_state[5]_i_15/O
                         net (fo=2, routed)           0.298    12.913    nolabel_line75/dth11/next_state[5]_i_15_n_0
    SLICE_X5Y141         LUT6 (Prop_lut6_I1_O)        0.124    13.037 r  nolabel_line75/dth11/next_state[5]_i_6/O
                         net (fo=9, routed)           0.779    13.815    nolabel_line75/dth11/ed/read_state_reg[1]_1
    SLICE_X0Y140         LUT6 (Prop_lut6_I4_O)        0.124    13.939 r  nolabel_line75/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.391    14.330    nolabel_line75/dth11/next_state
    SLICE_X0Y140         FDCE                                         r  nolabel_line75/dth11/next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.681    15.022    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X0Y140         FDCE                                         r  nolabel_line75/dth11/next_state_reg[5]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y140         FDCE (Setup_fdce_C_CE)      -0.205    15.063    nolabel_line75/dth11/next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -14.330    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[9]/C
>>>>>>> Stashed changes
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        2.698ns  (logic 0.707ns (26.201%)  route 1.991ns (73.798%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
=======
  Data Path Delay:        3.944ns  (logic 1.212ns (30.727%)  route 2.732ns (69.273%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.284ns
>>>>>>> Stashed changes
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=164, routed)         1.630    10.151    power_cntr_0/CLK
    SLICE_X65Y33         FDCE                                         r  power_cntr_0/timer_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.459    10.610 r  power_cntr_0/timer_enable_reg/Q
                         net (fo=6, routed)           0.592    11.203    power_cntr_0/timer_enable_reg_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.327 f  power_cntr_0/timer_next_state[3]_i_2/O
                         net (fo=19, routed)          0.879    12.206    btn_power_cntr/ed_btn/speed_state_reg[3]
    SLICE_X58Y27         LUT3 (Prop_lut3_I2_O)        0.124    12.330 r  btn_power_cntr/ed_btn/speed_state[3]_i_1/O
                         net (fo=4, routed)           0.519    12.850    power_cntr_0/E[0]
    SLICE_X58Y27         FDCE                                         r  power_cntr_0/speed_state_reg[1]/CE
=======
                         net (fo=359, routed)         1.807    10.328    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X3Y140         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDCE (Prop_fdce_C_Q)         0.459    10.787 r  nolabel_line75/dth11/count_usec_reg[9]/Q
                         net (fo=7, routed)           0.724    11.511    nolabel_line75/dth11/count_usec_reg[9]
    SLICE_X2Y139         LUT2 (Prop_lut2_I0_O)        0.150    11.661 f  nolabel_line75/dth11/next_state[5]_i_26/O
                         net (fo=2, routed)           0.598    12.259    nolabel_line75/dth11/next_state[5]_i_26_n_0
    SLICE_X4Y140         LUT6 (Prop_lut6_I4_O)        0.355    12.614 r  nolabel_line75/dth11/next_state[5]_i_15/O
                         net (fo=2, routed)           0.298    12.913    nolabel_line75/dth11/next_state[5]_i_15_n_0
    SLICE_X5Y141         LUT6 (Prop_lut6_I1_O)        0.124    13.037 r  nolabel_line75/dth11/next_state[5]_i_6/O
                         net (fo=9, routed)           0.779    13.815    nolabel_line75/dth11/ed/read_state_reg[1]_1
    SLICE_X0Y140         LUT6 (Prop_lut6_I4_O)        0.124    13.939 r  nolabel_line75/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.334    14.273    nolabel_line75/dth11/next_state
    SLICE_X2Y140         FDCE                                         r  nolabel_line75/dth11/next_state_reg[1]/CE
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=164, routed)         1.504    14.845    power_cntr_0/CLK
    SLICE_X58Y27         FDCE                                         r  power_cntr_0/speed_state_reg[1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y27         FDCE (Setup_fdce_C_CE)      -0.205    14.865    power_cntr_0/speed_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 power_cntr_0/timer_enable_reg/C
=======
                         net (fo=359, routed)         1.681    15.022    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X2Y140         FDCE                                         r  nolabel_line75/dth11/next_state_reg[1]/C
                         clock pessimism              0.284    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y140         FDCE (Setup_fdce_C_CE)      -0.169    15.102    nolabel_line75/dth11/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[9]/C
>>>>>>> Stashed changes
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        2.698ns  (logic 0.707ns (26.201%)  route 1.991ns (73.798%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
=======
  Data Path Delay:        3.944ns  (logic 1.212ns (30.727%)  route 2.732ns (69.273%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.284ns
>>>>>>> Stashed changes
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=164, routed)         1.630    10.151    power_cntr_0/CLK
    SLICE_X65Y33         FDCE                                         r  power_cntr_0/timer_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.459    10.610 r  power_cntr_0/timer_enable_reg/Q
                         net (fo=6, routed)           0.592    11.203    power_cntr_0/timer_enable_reg_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.327 f  power_cntr_0/timer_next_state[3]_i_2/O
                         net (fo=19, routed)          0.879    12.206    btn_power_cntr/ed_btn/speed_state_reg[3]
    SLICE_X58Y27         LUT3 (Prop_lut3_I2_O)        0.124    12.330 r  btn_power_cntr/ed_btn/speed_state[3]_i_1/O
                         net (fo=4, routed)           0.519    12.850    power_cntr_0/E[0]
    SLICE_X58Y27         FDCE                                         r  power_cntr_0/speed_state_reg[2]/CE
=======
                         net (fo=359, routed)         1.807    10.328    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X3Y140         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDCE (Prop_fdce_C_Q)         0.459    10.787 r  nolabel_line75/dth11/count_usec_reg[9]/Q
                         net (fo=7, routed)           0.724    11.511    nolabel_line75/dth11/count_usec_reg[9]
    SLICE_X2Y139         LUT2 (Prop_lut2_I0_O)        0.150    11.661 f  nolabel_line75/dth11/next_state[5]_i_26/O
                         net (fo=2, routed)           0.598    12.259    nolabel_line75/dth11/next_state[5]_i_26_n_0
    SLICE_X4Y140         LUT6 (Prop_lut6_I4_O)        0.355    12.614 r  nolabel_line75/dth11/next_state[5]_i_15/O
                         net (fo=2, routed)           0.298    12.913    nolabel_line75/dth11/next_state[5]_i_15_n_0
    SLICE_X5Y141         LUT6 (Prop_lut6_I1_O)        0.124    13.037 r  nolabel_line75/dth11/next_state[5]_i_6/O
                         net (fo=9, routed)           0.779    13.815    nolabel_line75/dth11/ed/read_state_reg[1]_1
    SLICE_X0Y140         LUT6 (Prop_lut6_I4_O)        0.124    13.939 r  nolabel_line75/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.334    14.273    nolabel_line75/dth11/next_state
    SLICE_X2Y140         FDCE                                         r  nolabel_line75/dth11/next_state_reg[2]/CE
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=164, routed)         1.504    14.845    power_cntr_0/CLK
    SLICE_X58Y27         FDCE                                         r  power_cntr_0/speed_state_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y27         FDCE (Setup_fdce_C_CE)      -0.205    14.865    power_cntr_0/speed_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  2.015    

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 power_cntr_0/timer_enable_reg/C
=======
                         net (fo=359, routed)         1.681    15.022    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X2Y140         FDCE                                         r  nolabel_line75/dth11/next_state_reg[2]/C
                         clock pessimism              0.284    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y140         FDCE (Setup_fdce_C_CE)      -0.169    15.102    nolabel_line75/dth11/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[9]/C
>>>>>>> Stashed changes
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/speed_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        2.698ns  (logic 0.707ns (26.201%)  route 1.991ns (73.798%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
=======
  Data Path Delay:        3.944ns  (logic 1.212ns (30.727%)  route 2.732ns (69.273%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.284ns
>>>>>>> Stashed changes
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=164, routed)         1.630    10.151    power_cntr_0/CLK
    SLICE_X65Y33         FDCE                                         r  power_cntr_0/timer_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.459    10.610 r  power_cntr_0/timer_enable_reg/Q
                         net (fo=6, routed)           0.592    11.203    power_cntr_0/timer_enable_reg_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.327 f  power_cntr_0/timer_next_state[3]_i_2/O
                         net (fo=19, routed)          0.879    12.206    btn_power_cntr/ed_btn/speed_state_reg[3]
    SLICE_X58Y27         LUT3 (Prop_lut3_I2_O)        0.124    12.330 r  btn_power_cntr/ed_btn/speed_state[3]_i_1/O
                         net (fo=4, routed)           0.519    12.850    power_cntr_0/E[0]
    SLICE_X58Y27         FDCE                                         r  power_cntr_0/speed_state_reg[3]/CE
=======
                         net (fo=359, routed)         1.807    10.328    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X3Y140         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDCE (Prop_fdce_C_Q)         0.459    10.787 r  nolabel_line75/dth11/count_usec_reg[9]/Q
                         net (fo=7, routed)           0.724    11.511    nolabel_line75/dth11/count_usec_reg[9]
    SLICE_X2Y139         LUT2 (Prop_lut2_I0_O)        0.150    11.661 f  nolabel_line75/dth11/next_state[5]_i_26/O
                         net (fo=2, routed)           0.598    12.259    nolabel_line75/dth11/next_state[5]_i_26_n_0
    SLICE_X4Y140         LUT6 (Prop_lut6_I4_O)        0.355    12.614 r  nolabel_line75/dth11/next_state[5]_i_15/O
                         net (fo=2, routed)           0.298    12.913    nolabel_line75/dth11/next_state[5]_i_15_n_0
    SLICE_X5Y141         LUT6 (Prop_lut6_I1_O)        0.124    13.037 r  nolabel_line75/dth11/next_state[5]_i_6/O
                         net (fo=9, routed)           0.779    13.815    nolabel_line75/dth11/ed/read_state_reg[1]_1
    SLICE_X0Y140         LUT6 (Prop_lut6_I4_O)        0.124    13.939 r  nolabel_line75/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.334    14.273    nolabel_line75/dth11/next_state
    SLICE_X2Y140         FDCE                                         r  nolabel_line75/dth11/next_state_reg[3]/CE
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=164, routed)         1.504    14.845    power_cntr_0/CLK
    SLICE_X58Y27         FDCE                                         r  power_cntr_0/speed_state_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y27         FDCE (Setup_fdce_C_CE)      -0.205    14.865    power_cntr_0/speed_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                  2.015    
=======
                         net (fo=359, routed)         1.681    15.022    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X2Y140         FDCE                                         r  nolabel_line75/dth11/next_state_reg[3]/C
                         clock pessimism              0.284    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y140         FDCE (Setup_fdce_C_CE)      -0.169    15.102    nolabel_line75/dth11/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.944ns  (logic 1.212ns (30.727%)  route 2.732ns (69.273%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.807    10.328    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X3Y140         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDCE (Prop_fdce_C_Q)         0.459    10.787 r  nolabel_line75/dth11/count_usec_reg[9]/Q
                         net (fo=7, routed)           0.724    11.511    nolabel_line75/dth11/count_usec_reg[9]
    SLICE_X2Y139         LUT2 (Prop_lut2_I0_O)        0.150    11.661 f  nolabel_line75/dth11/next_state[5]_i_26/O
                         net (fo=2, routed)           0.598    12.259    nolabel_line75/dth11/next_state[5]_i_26_n_0
    SLICE_X4Y140         LUT6 (Prop_lut6_I4_O)        0.355    12.614 r  nolabel_line75/dth11/next_state[5]_i_15/O
                         net (fo=2, routed)           0.298    12.913    nolabel_line75/dth11/next_state[5]_i_15_n_0
    SLICE_X5Y141         LUT6 (Prop_lut6_I1_O)        0.124    13.037 r  nolabel_line75/dth11/next_state[5]_i_6/O
                         net (fo=9, routed)           0.779    13.815    nolabel_line75/dth11/ed/read_state_reg[1]_1
    SLICE_X0Y140         LUT6 (Prop_lut6_I4_O)        0.124    13.939 r  nolabel_line75/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.334    14.273    nolabel_line75/dth11/next_state
    SLICE_X2Y140         FDCE                                         r  nolabel_line75/dth11/next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.681    15.022    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X2Y140         FDCE                                         r  nolabel_line75/dth11/next_state_reg[4]/C
                         clock pessimism              0.284    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y140         FDCE (Setup_fdce_C_CE)      -0.169    15.102    nolabel_line75/dth11/next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/count_usec_en_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.867ns  (logic 0.955ns (24.695%)  route 2.912ns (75.305%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.807    10.328    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X3Y140         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDCE (Prop_fdce_C_Q)         0.459    10.787 f  nolabel_line75/dth11/count_usec_reg[8]/Q
                         net (fo=8, routed)           0.884    11.671    nolabel_line75/dth11/count_usec_reg[8]
    SLICE_X2Y139         LUT2 (Prop_lut2_I1_O)        0.124    11.795 f  nolabel_line75/dth11/next_state[5]_i_17/O
                         net (fo=1, routed)           0.844    12.639    nolabel_line75/dth11/next_state[5]_i_17_n_0
    SLICE_X2Y139         LUT6 (Prop_lut6_I0_O)        0.124    12.763 r  nolabel_line75/dth11/next_state[5]_i_8/O
                         net (fo=10, routed)          0.642    13.405    nolabel_line75/dth11/ed/data_count_reg[3]
    SLICE_X5Y140         LUT6 (Prop_lut6_I4_O)        0.124    13.529 r  nolabel_line75/dth11/ed/count_usec_en_i_2/O
                         net (fo=1, routed)           0.542    14.071    nolabel_line75/dth11/ed/count_usec_en_i_2_n_0
    SLICE_X5Y142         LUT4 (Prop_lut4_I0_O)        0.124    14.195 r  nolabel_line75/dth11/ed/count_usec_en_i_1/O
                         net (fo=1, routed)           0.000    14.195    nolabel_line75/dth11/ed_n_7
    SLICE_X5Y142         FDCE                                         r  nolabel_line75/dth11/count_usec_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.681    15.022    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X5Y142         FDCE                                         r  nolabel_line75/dth11/count_usec_en_reg/C
                         clock pessimism              0.267    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X5Y142         FDCE (Setup_fdce_C_D)        0.029    15.283    nolabel_line75/dth11/count_usec_en_reg
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.788ns  (logic 0.955ns (25.214%)  route 2.833ns (74.786%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.807    10.328    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X3Y140         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDCE (Prop_fdce_C_Q)         0.459    10.787 f  nolabel_line75/dth11/count_usec_reg[8]/Q
                         net (fo=8, routed)           0.884    11.671    nolabel_line75/dth11/count_usec_reg[8]
    SLICE_X2Y139         LUT2 (Prop_lut2_I1_O)        0.124    11.795 f  nolabel_line75/dth11/next_state[5]_i_17/O
                         net (fo=1, routed)           0.844    12.639    nolabel_line75/dth11/next_state[5]_i_17_n_0
    SLICE_X2Y139         LUT6 (Prop_lut6_I0_O)        0.124    12.763 r  nolabel_line75/dth11/next_state[5]_i_8/O
                         net (fo=10, routed)          0.754    13.517    nolabel_line75/dth11/next_state[5]_i_8_n_0
    SLICE_X6Y140         LUT4 (Prop_lut4_I0_O)        0.124    13.641 r  nolabel_line75/dth11/data_count[2]_i_2/O
                         net (fo=3, routed)           0.351    13.992    nolabel_line75/dth11/ed/data_count_reg[0]
    SLICE_X7Y140         LUT5 (Prop_lut5_I2_O)        0.124    14.116 r  nolabel_line75/dth11/ed/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000    14.116    nolabel_line75/dth11/ed_n_3
    SLICE_X7Y140         FDCE                                         r  nolabel_line75/dth11/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.680    15.021    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X7Y140         FDCE                                         r  nolabel_line75/dth11/data_count_reg[2]/C
                         clock pessimism              0.267    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X7Y140         FDCE (Setup_fdce_C_D)        0.031    15.284    nolabel_line75/dth11/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -14.116    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.752ns  (logic 0.955ns (25.452%)  route 2.797ns (74.548%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.807    10.328    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X3Y140         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDCE (Prop_fdce_C_Q)         0.459    10.787 f  nolabel_line75/dth11/count_usec_reg[8]/Q
                         net (fo=8, routed)           0.884    11.671    nolabel_line75/dth11/count_usec_reg[8]
    SLICE_X2Y139         LUT2 (Prop_lut2_I1_O)        0.124    11.795 f  nolabel_line75/dth11/next_state[5]_i_17/O
                         net (fo=1, routed)           0.844    12.639    nolabel_line75/dth11/next_state[5]_i_17_n_0
    SLICE_X2Y139         LUT6 (Prop_lut6_I0_O)        0.124    12.763 r  nolabel_line75/dth11/next_state[5]_i_8/O
                         net (fo=10, routed)          0.754    13.517    nolabel_line75/dth11/next_state[5]_i_8_n_0
    SLICE_X6Y140         LUT4 (Prop_lut4_I0_O)        0.124    13.641 r  nolabel_line75/dth11/data_count[2]_i_2/O
                         net (fo=3, routed)           0.316    13.956    nolabel_line75/dth11/ed/data_count_reg[0]
    SLICE_X7Y140         LUT5 (Prop_lut5_I2_O)        0.124    14.080 r  nolabel_line75/dth11/ed/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000    14.080    nolabel_line75/dth11/ed_n_5
    SLICE_X7Y140         FDCE                                         r  nolabel_line75/dth11/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.680    15.021    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X7Y140         FDCE                                         r  nolabel_line75/dth11/data_count_reg[0]/C
                         clock pessimism              0.267    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X7Y140         FDCE (Setup_fdce_C_D)        0.029    15.282    nolabel_line75/dth11/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -14.080    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 nolabel_line75/dth11/count_usec_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.749ns  (logic 0.955ns (25.472%)  route 2.794ns (74.528%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.807    10.328    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X3Y140         FDCE                                         r  nolabel_line75/dth11/count_usec_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDCE (Prop_fdce_C_Q)         0.459    10.787 f  nolabel_line75/dth11/count_usec_reg[8]/Q
                         net (fo=8, routed)           0.884    11.671    nolabel_line75/dth11/count_usec_reg[8]
    SLICE_X2Y139         LUT2 (Prop_lut2_I1_O)        0.124    11.795 f  nolabel_line75/dth11/next_state[5]_i_17/O
                         net (fo=1, routed)           0.844    12.639    nolabel_line75/dth11/next_state[5]_i_17_n_0
    SLICE_X2Y139         LUT6 (Prop_lut6_I0_O)        0.124    12.763 r  nolabel_line75/dth11/next_state[5]_i_8/O
                         net (fo=10, routed)          0.754    13.517    nolabel_line75/dth11/next_state[5]_i_8_n_0
    SLICE_X6Y140         LUT4 (Prop_lut4_I0_O)        0.124    13.641 r  nolabel_line75/dth11/data_count[2]_i_2/O
                         net (fo=3, routed)           0.313    13.953    nolabel_line75/dth11/ed/data_count_reg[0]
    SLICE_X7Y140         LUT6 (Prop_lut6_I2_O)        0.124    14.077 r  nolabel_line75/dth11/ed/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000    14.077    nolabel_line75/dth11/ed_n_4
    SLICE_X7Y140         FDCE                                         r  nolabel_line75/dth11/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.680    15.021    nolabel_line75/dth11/clk_IBUF_BUFG
    SLICE_X7Y140         FDCE                                         r  nolabel_line75/dth11/data_count_reg[1]/C
                         clock pessimism              0.267    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X7Y140         FDCE (Setup_fdce_C_D)        0.031    15.284    nolabel_line75/dth11/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -14.077    
  -------------------------------------------------------------------
                         slack                                  1.206    
>>>>>>> Stashed changes





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< Updated upstream
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 power_cntr_0/msec_clk/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/msec_clk/ed/ff_old_reg/D
=======
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/usec_clk/ed/ff_cur_reg/D
>>>>>>> Stashed changes
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.213ns  (logic 0.146ns (68.544%)  route 0.067ns (31.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns
=======
  Data Path Delay:        0.298ns  (logic 0.191ns (64.004%)  route 0.107ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 7.074 - 5.000 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 6.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=164, routed)         0.590     6.473    power_cntr_0/msec_clk/ed/CLK
    SLICE_X59Y35         FDCE                                         r  power_cntr_0/msec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDCE (Prop_fdce_C_Q)         0.146     6.619 r  power_cntr_0/msec_clk/ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.067     6.686    power_cntr_0/msec_clk/ed/sec_clk/ed_source/p_0_in[1]
    SLICE_X59Y35         FDCE                                         r  power_cntr_0/msec_clk/ed/ff_old_reg/D
=======
                         net (fo=359, routed)         0.672     6.556    nolabel_line75/dth11/usec_clk/clk_IBUF_BUFG
    SLICE_X7Y138         FDCE                                         r  nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDCE (Prop_fdce_C_Q)         0.146     6.702 r  nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[3]/Q
                         net (fo=7, routed)           0.107     6.809    nolabel_line75/dth11/usec_clk/ed/Q[2]
    SLICE_X6Y138         LUT6 (Prop_lut6_I1_O)        0.045     6.854 r  nolabel_line75/dth11/usec_clk/ed/ff_cur_i_1__2/O
                         net (fo=1, routed)           0.000     6.854    nolabel_line75/dth11/usec_clk/ed/p_0_out
    SLICE_X6Y138         FDCE                                         r  nolabel_line75/dth11/usec_clk/ed/ff_cur_reg/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=164, routed)         0.859     6.986    power_cntr_0/msec_clk/ed/CLK
    SLICE_X59Y35         FDCE                                         r  power_cntr_0/msec_clk/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.473    
    SLICE_X59Y35         FDCE (Hold_fdce_C_D)         0.082     6.555    power_cntr_0/msec_clk/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.555    
                         arrival time                           6.686    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 btn_power_cntr/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_power_cntr/ed_btn/ff_cur_reg/D
=======
                         net (fo=359, routed)         0.946     7.074    nolabel_line75/dth11/usec_clk/ed/clk_IBUF_BUFG
    SLICE_X6Y138         FDCE                                         r  nolabel_line75/dth11/usec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.569    
    SLICE_X6Y138         FDCE (Hold_fdce_C_D)         0.125     6.694    nolabel_line75/dth11/usec_clk/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.694    
                         arrival time                           6.854    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.300ns  (logic 0.191ns (63.578%)  route 0.109ns (36.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 7.074 - 5.000 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 6.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.672     6.556    nolabel_line75/dth11/usec_clk/clk_IBUF_BUFG
    SLICE_X7Y138         FDCE                                         r  nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDCE (Prop_fdce_C_Q)         0.146     6.702 r  nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[3]/Q
                         net (fo=7, routed)           0.109     6.811    nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[3]
    SLICE_X6Y138         LUT6 (Prop_lut6_I3_O)        0.045     6.856 r  nolabel_line75/dth11/usec_clk/cnt_sysclk[4]_i_1__0/O
                         net (fo=1, routed)           0.000     6.856    nolabel_line75/dth11/usec_clk/p_0_in__2[4]
    SLICE_X6Y138         FDCE                                         r  nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.946     7.074    nolabel_line75/dth11/usec_clk/clk_IBUF_BUFG
    SLICE_X6Y138         FDCE                                         r  nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.569    
    SLICE_X6Y138         FDCE (Hold_fdce_C_D)         0.125     6.694    nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.694    
                         arrival time                           6.856    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 blue_led/led_b/count_duty_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_led/led_b/count_duty_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.301ns  (logic 0.191ns (63.361%)  route 0.110ns (36.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 6.954 - 5.000 ) 
    Source Clock Delay      (SCD):    1.441ns = ( 6.441 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.558     6.441    blue_led/led_b/clk_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  blue_led/led_b/count_duty_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.146     6.587 f  blue_led/led_b/count_duty_reg[6]/Q
                         net (fo=7, routed)           0.110     6.698    blue_led/led_b/count_duty_reg[6]
    SLICE_X54Y19         LUT6 (Prop_lut6_I3_O)        0.045     6.743 r  blue_led/led_b/count_duty[3]_i_1/O
                         net (fo=1, routed)           0.000     6.743    blue_led/led_b/p_0_in__5[3]
    SLICE_X54Y19         FDCE                                         r  blue_led/led_b/count_duty_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.827     6.954    blue_led/led_b/clk_IBUF_BUFG
    SLICE_X54Y19         FDCE                                         r  blue_led/led_b/count_duty_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.454    
    SLICE_X54Y19         FDCE (Hold_fdce_C_D)         0.125     6.579    blue_led/led_b/count_duty_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.579    
                         arrival time                           6.743    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 btn_echo_cntr/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_echo_cntr/btn1/ff_cur_reg/D
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
=======
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
>>>>>>> Stashed changes
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=164, routed)         0.582     1.465    btn_power_cntr/CLK
    SLICE_X58Y26         FDCE                                         r  btn_power_cntr/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  btn_power_cntr/debounced_btn_reg/Q
                         net (fo=1, routed)           0.118     1.724    btn_power_cntr/ed_btn/debounced_btn
    SLICE_X59Y26         FDCE                                         r  btn_power_cntr/ed_btn/ff_cur_reg/D
=======
                         net (fo=359, routed)         0.590     1.473    btn_echo_cntr/clk_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  btn_echo_cntr/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  btn_echo_cntr/debounced_btn_reg/Q
                         net (fo=1, routed)           0.112     1.726    btn_echo_cntr/btn1/ff_cur_reg_0
    SLICE_X59Y15         FDCE                                         r  btn_echo_cntr/btn1/ff_cur_reg/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=164, routed)         0.849     1.976    btn_power_cntr/ed_btn/CLK
    SLICE_X59Y26         FDCE                                         r  btn_power_cntr/ed_btn/ff_cur_reg/C
                         clock pessimism             -0.498     1.478    
    SLICE_X59Y26         FDCE (Hold_fdce_C_D)         0.075     1.553    btn_power_cntr/ed_btn/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 power_cntr_0/sec_clk/cnt_clksource_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/sec_clk/ed/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.315ns  (logic 0.191ns (60.556%)  route 0.124ns (39.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.591     6.474    power_cntr_0/sec_clk/CLK
    SLICE_X63Y35         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  power_cntr_0/sec_clk/cnt_clksource_reg[9]/Q
                         net (fo=4, routed)           0.124     6.745    power_cntr_0/sec_clk/ed/Q[7]
    SLICE_X64Y35         LUT5 (Prop_lut5_I4_O)        0.045     6.790 r  power_cntr_0/sec_clk/ed/ff_cur_i_1__1/O
                         net (fo=1, routed)           0.000     6.790    power_cntr_0/sec_clk/ed/p_0_out
    SLICE_X64Y35         FDCE                                         r  power_cntr_0/sec_clk/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.861     6.988    power_cntr_0/sec_clk/ed/CLK
    SLICE_X64Y35         FDCE                                         r  power_cntr_0/sec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.489    
    SLICE_X64Y35         FDCE (Hold_fdce_C_D)         0.124     6.613    power_cntr_0/sec_clk/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.613    
                         arrival time                           6.790    
  -------------------------------------------------------------------
                         slack                                  0.176    
=======
                         net (fo=359, routed)         0.858     1.985    btn_echo_cntr/btn1/clk_IBUF_BUFG
    SLICE_X59Y15         FDCE                                         r  btn_echo_cntr/btn1/ff_cur_reg/C
                         clock pessimism             -0.498     1.487    
    SLICE_X59Y15         FDCE (Hold_fdce_C_D)         0.070     1.557    btn_echo_cntr/btn1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 btn_led_cntr/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_led_cntr/btn1/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.589     1.472    btn_led_cntr/clk_IBUF_BUFG
    SLICE_X59Y16         FDCE                                         r  btn_led_cntr/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  btn_led_cntr/debounced_btn_reg/Q
                         net (fo=1, routed)           0.112     1.725    btn_led_cntr/btn1/ff_cur_reg_2
    SLICE_X59Y15         FDCE                                         r  btn_led_cntr/btn1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.858     1.985    btn_led_cntr/btn1/clk_IBUF_BUFG
    SLICE_X59Y15         FDCE                                         r  btn_led_cntr/btn1/ff_cur_reg/C
                         clock pessimism             -0.498     1.487    
    SLICE_X59Y15         FDCE (Hold_fdce_C_D)         0.066     1.553    btn_led_cntr/btn1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.172    
>>>>>>> Stashed changes

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 power_cntr_0/msec_clk/cnt_clksource_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/msec_clk/cnt_clksource_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.327ns  (logic 0.194ns (59.409%)  route 0.133ns (40.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.590     6.473    power_cntr_0/msec_clk/CLK
    SLICE_X61Y34         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDCE (Prop_fdce_C_Q)         0.146     6.619 f  power_cntr_0/msec_clk/cnt_clksource_reg[3]/Q
                         net (fo=9, routed)           0.133     6.752    power_cntr_0/msec_clk/cnt_clksource_reg[3]
    SLICE_X60Y34         LUT5 (Prop_lut5_I0_O)        0.048     6.800 r  power_cntr_0/msec_clk/cnt_clksource[1]_i_1/O
                         net (fo=1, routed)           0.000     6.800    power_cntr_0/msec_clk/p_0_in__0__0[1]
    SLICE_X60Y34         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.858     6.985    power_cntr_0/msec_clk/CLK
    SLICE_X60Y34         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.486    
    SLICE_X60Y34         FDCE (Hold_fdce_C_D)         0.135     6.621    power_cntr_0/msec_clk/cnt_clksource_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.621    
                         arrival time                           6.800    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 power_cntr_0/msec_clk/cnt_clksource_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/msec_clk/cnt_clksource_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.324ns  (logic 0.191ns (59.033%)  route 0.133ns (40.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.590     6.473    power_cntr_0/msec_clk/CLK
    SLICE_X61Y34         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDCE (Prop_fdce_C_Q)         0.146     6.619 f  power_cntr_0/msec_clk/cnt_clksource_reg[3]/Q
                         net (fo=9, routed)           0.133     6.752    power_cntr_0/msec_clk/cnt_clksource_reg[3]
    SLICE_X60Y34         LUT4 (Prop_lut4_I2_O)        0.045     6.797 r  power_cntr_0/msec_clk/cnt_clksource[0]_i_1/O
                         net (fo=1, routed)           0.000     6.797    power_cntr_0/msec_clk/p_0_in__0__0[0]
    SLICE_X60Y34         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.858     6.985    power_cntr_0/msec_clk/CLK
    SLICE_X60Y34         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.486    
    SLICE_X60Y34         FDCE (Hold_fdce_C_D)         0.124     6.610    power_cntr_0/msec_clk/cnt_clksource_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.610    
                         arrival time                           6.797    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 power_cntr_0/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/usec_clk/cnt_sysclk_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.304ns  (logic 0.191ns (62.871%)  route 0.113ns (37.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
=======
  Data Path Delay:        0.327ns  (logic 0.194ns (59.397%)  route 0.133ns (40.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 6.957 - 5.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 6.444 - 5.000 ) 
>>>>>>> Stashed changes
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=164, routed)         0.590     6.473    power_cntr_0/usec_clk/CLK
    SLICE_X59Y36         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDCE (Prop_fdce_C_Q)         0.146     6.619 r  power_cntr_0/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=6, routed)           0.113     6.732    power_cntr_0/usec_clk/cnt_sysclk_reg[4]
    SLICE_X58Y36         LUT6 (Prop_lut6_I3_O)        0.045     6.777 r  power_cntr_0/usec_clk/cnt_sysclk[5]_i_1/O
                         net (fo=1, routed)           0.000     6.777    power_cntr_0/usec_clk/p_0_in__0[5]
    SLICE_X58Y36         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[5]/D
=======
                         net (fo=359, routed)         0.561     6.444    power_cntr_0/msec_clk/clk_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDCE (Prop_fdce_C_Q)         0.146     6.590 f  power_cntr_0/msec_clk/cnt_clksource_reg[3]/Q
                         net (fo=9, routed)           0.133     6.723    power_cntr_0/msec_clk/cnt_clksource_reg[3]
    SLICE_X54Y16         LUT5 (Prop_lut5_I0_O)        0.048     6.771 r  power_cntr_0/msec_clk/cnt_clksource[1]_i_1/O
                         net (fo=1, routed)           0.000     6.771    power_cntr_0/msec_clk/p_0_in__0__0[1]
    SLICE_X54Y16         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[1]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=164, routed)         0.859     6.986    power_cntr_0/usec_clk/CLK
    SLICE_X58Y36         FDCE                                         r  power_cntr_0/usec_clk/cnt_sysclk_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.486    
    SLICE_X58Y36         FDCE (Hold_fdce_C_D)         0.099     6.585    power_cntr_0/usec_clk/cnt_sysclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           6.777    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 btn_led_cntr/ed_btn/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_led_cntr/ed_btn/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.098%)  route 0.125ns (46.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.586     1.469    btn_led_cntr/ed_btn/CLK
    SLICE_X58Y30         FDCE                                         r  btn_led_cntr/ed_btn/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  btn_led_cntr/ed_btn/ff_cur_reg/Q
                         net (fo=4, routed)           0.125     1.735    btn_led_cntr/ed_btn/p_0_in_0[1]
    SLICE_X60Y30         FDCE                                         r  btn_led_cntr/ed_btn/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.854     1.981    btn_led_cntr/ed_btn/CLK
    SLICE_X60Y30         FDCE                                         r  btn_led_cntr/ed_btn/ff_old_reg/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.052     1.535    btn_led_cntr/ed_btn/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 btn_echo_cntr/ed_btn/ff_old_reg/C
=======
                         net (fo=359, routed)         0.830     6.957    power_cntr_0/msec_clk/clk_IBUF_BUFG
    SLICE_X54Y16         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.457    
    SLICE_X54Y16         FDCE (Hold_fdce_C_D)         0.135     6.592    power_cntr_0/msec_clk/cnt_clksource_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.592    
                         arrival time                           6.771    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 btn_power_cntr/btn1/ff_old_reg/C
>>>>>>> Stashed changes
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.321ns  (logic 0.246ns (76.655%)  route 0.075ns (23.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns
=======
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=164, routed)         0.586     1.469    btn_echo_cntr/ed_btn/CLK
    SLICE_X60Y30         FDCE                                         r  btn_echo_cntr/ed_btn/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.148     1.617 r  btn_echo_cntr/ed_btn/ff_old_reg/Q
                         net (fo=3, routed)           0.075     1.692    btn_led_cntr/ed_btn/p_0_in[0]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.098     1.790 r  btn_led_cntr/ed_btn/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.790    btn_led_cntr_n_1
    SLICE_X60Y30         FDCE                                         r  current_state_reg[2]/D
=======
                         net (fo=359, routed)         0.591     1.474    btn_power_cntr/btn1/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  btn_power_cntr/btn1/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  btn_power_cntr/btn1/ff_old_reg/Q
                         net (fo=5, routed)           0.098     1.713    btn_timer_cntr/btn1/p_0_in_0[0]
    SLICE_X63Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.758 r  btn_timer_cntr/btn1/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.758    current_state[2]
    SLICE_X63Y15         FDCE                                         r  current_state_reg[2]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=164, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X60Y30         FDCE                                         r  current_state_reg[2]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.120     1.589    current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 btn_echo_cntr/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_echo_cntr/ed_btn/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.582     1.465    btn_echo_cntr/CLK
    SLICE_X60Y26         FDCE                                         r  btn_echo_cntr/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  btn_echo_cntr/debounced_btn_reg/Q
                         net (fo=1, routed)           0.112     1.741    btn_echo_cntr/ed_btn/ff_cur_reg_0
    SLICE_X60Y27         FDCE                                         r  btn_echo_cntr/ed_btn/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.851     1.978    btn_echo_cntr/ed_btn/CLK
    SLICE_X60Y27         FDCE                                         r  btn_echo_cntr/ed_btn/ff_cur_reg/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.059     1.539    btn_echo_cntr/ed_btn/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 power_cntr_0/sec_clk/cnt_clksource_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/sec_clk/cnt_clksource_reg[1]/D
=======
                         net (fo=359, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X63Y15         FDCE                                         r  current_state_reg[2]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X63Y15         FDCE (Hold_fdce_C_D)         0.091     1.578    current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[1]/D
>>>>>>> Stashed changes
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
<<<<<<< Updated upstream
  Data Path Delay:        0.337ns  (logic 0.194ns (57.522%)  route 0.143ns (42.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns
=======
  Data Path Delay:        0.323ns  (logic 0.191ns (59.070%)  route 0.132ns (40.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 7.074 - 5.000 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 6.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns
>>>>>>> Stashed changes

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=164, routed)         0.591     6.474    power_cntr_0/sec_clk/CLK
    SLICE_X62Y35         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDCE (Prop_fdce_C_Q)         0.146     6.620 f  power_cntr_0/sec_clk/cnt_clksource_reg[3]/Q
                         net (fo=9, routed)           0.143     6.763    power_cntr_0/sec_clk/cnt_clksource_reg[3]
    SLICE_X63Y35         LUT5 (Prop_lut5_I0_O)        0.048     6.811 r  power_cntr_0/sec_clk/cnt_clksource[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.811    power_cntr_0/sec_clk/p_0_in__1[1]
    SLICE_X63Y35         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[1]/D
=======
                         net (fo=359, routed)         0.672     6.556    nolabel_line75/dth11/usec_clk/clk_IBUF_BUFG
    SLICE_X7Y138         FDCE                                         r  nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y138         FDCE (Prop_fdce_C_Q)         0.146     6.702 r  nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[0]/Q
                         net (fo=6, routed)           0.132     6.834    nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[0]
    SLICE_X6Y138         LUT6 (Prop_lut6_I4_O)        0.045     6.879 r  nolabel_line75/dth11/usec_clk/cnt_sysclk[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.879    nolabel_line75/dth11/usec_clk/p_0_in__2[1]
    SLICE_X6Y138         FDCE                                         r  nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[1]/D
>>>>>>> Stashed changes
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
<<<<<<< Updated upstream
                         net (fo=164, routed)         0.861     6.988    power_cntr_0/sec_clk/CLK
    SLICE_X63Y35         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.487    
    SLICE_X63Y35         FDCE (Hold_fdce_C_D)         0.114     6.601    power_cntr_0/sec_clk/cnt_clksource_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.601    
                         arrival time                           6.811    
  -------------------------------------------------------------------
                         slack                                  0.210    
=======
                         net (fo=359, routed)         0.946     7.074    nolabel_line75/dth11/usec_clk/clk_IBUF_BUFG
    SLICE_X6Y138         FDCE                                         r  nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.569    
    SLICE_X6Y138         FDCE (Hold_fdce_C_D)         0.124     6.693    nolabel_line75/dth11/usec_clk/cnt_sysclk_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.693    
                         arrival time                           6.879    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 power_cntr_0/msec_clk/cnt_clksource_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/msec_clk/cnt_clksource_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.324ns  (logic 0.191ns (59.021%)  route 0.133ns (40.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 6.957 - 5.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 6.444 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.561     6.444    power_cntr_0/msec_clk/clk_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDCE (Prop_fdce_C_Q)         0.146     6.590 f  power_cntr_0/msec_clk/cnt_clksource_reg[3]/Q
                         net (fo=9, routed)           0.133     6.723    power_cntr_0/msec_clk/cnt_clksource_reg[3]
    SLICE_X54Y16         LUT4 (Prop_lut4_I2_O)        0.045     6.768 r  power_cntr_0/msec_clk/cnt_clksource[0]_i_1/O
                         net (fo=1, routed)           0.000     6.768    power_cntr_0/msec_clk/p_0_in__0__0[0]
    SLICE_X54Y16         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.830     6.957    power_cntr_0/msec_clk/clk_IBUF_BUFG
    SLICE_X54Y16         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.457    
    SLICE_X54Y16         FDCE (Hold_fdce_C_D)         0.124     6.581    power_cntr_0/msec_clk/cnt_clksource_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.581    
                         arrival time                           6.768    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 power_cntr_0/msec_clk/cnt_clksource_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/msec_clk/cnt_clksource_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.300%)  route 0.137ns (41.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns = ( 6.957 - 5.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 6.444 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.561     6.444    power_cntr_0/msec_clk/clk_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDCE (Prop_fdce_C_Q)         0.146     6.590 r  power_cntr_0/msec_clk/cnt_clksource_reg[3]/Q
                         net (fo=9, routed)           0.137     6.727    power_cntr_0/msec_clk/cnt_clksource_reg[3]
    SLICE_X54Y16         LUT6 (Prop_lut6_I1_O)        0.045     6.772 r  power_cntr_0/msec_clk/cnt_clksource[4]_i_1/O
                         net (fo=1, routed)           0.000     6.772    power_cntr_0/msec_clk/p_0_in__0__0[4]
    SLICE_X54Y16         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.830     6.957    power_cntr_0/msec_clk/clk_IBUF_BUFG
    SLICE_X54Y16         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.457    
    SLICE_X54Y16         FDCE (Hold_fdce_C_D)         0.125     6.582    power_cntr_0/msec_clk/cnt_clksource_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.582    
                         arrival time                           6.772    
  -------------------------------------------------------------------
                         slack                                  0.190    
>>>>>>> Stashed changes





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
<<<<<<< Updated upstream
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   btn_echo_cntr/debounced_btn_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   btn_echo_cntr/ed_btn/ff_cur_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   btn_echo_cntr/ed_btn/ff_old_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   btn_led_cntr/debounced_btn_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y30   btn_led_cntr/ed_btn/ff_cur_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   btn_led_cntr/ed_btn/ff_old_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   btn_power_cntr/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   btn_power_cntr/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   btn_power_cntr/clk_div_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   btn_echo_cntr/ed_btn/ff_old_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   btn_led_cntr/ed_btn/ff_cur_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   btn_led_cntr/ed_btn/ff_old_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   control_pwm/cnt_temp_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   control_pwm/cnt_temp_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   control_pwm/cnt_temp_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   control_pwm/cnt_temp_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   control_pwm/cnt_temp_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   control_pwm/cnt_temp_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   control_pwm/cnt_temp_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   power_cntr_0/duty_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   power_cntr_0/duty_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   btn_echo_cntr/debounced_btn_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   btn_echo_cntr/ed_btn/ff_cur_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   btn_led_cntr/debounced_btn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   btn_power_cntr/clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   btn_power_cntr/clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   btn_power_cntr/clk_div_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   btn_power_cntr/clk_div_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   btn_power_cntr/debounced_btn_reg/C
=======
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   blue_led/duty_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   blue_led/duty_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   blue_led/duty_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   blue_led/duty_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y12   blue_led/led_b/cnt_sysclk_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y13   blue_led/led_b/cnt_sysclk_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y14   btn_power_cntr/clk_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y15   btn_power_cntr/clk_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11   btn_power_cntr/clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y139   dht11_IOBUF_inst_i_1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y140   nolabel_line75/dth11/data_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y140   nolabel_line75/dth11/data_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y140   nolabel_line75/dth11/data_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y140   nolabel_line75/dth11/data_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y140   nolabel_line75/dth11/data_count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y140   nolabel_line75/dth11/data_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   nolabel_line100/clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   nolabel_line100/clk_div_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   nolabel_line100/clk_div_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y140   nolabel_line75/dth11/state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y140   nolabel_line75/dth11/state_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y140   nolabel_line75/dth11/state_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   blue_led/led_b/cnt_sysclk_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   blue_led/led_b/cnt_sysclk_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   blue_led/led_b/cnt_sysclk_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   blue_led/led_b/ed_n1/ff_cur_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   blue_led/led_b/cnt_sysclk_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   blue_led/led_b/cnt_sysclk_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   btn_power_cntr/clk_div_reg[16]/C
>>>>>>> Stashed changes



