{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1657328108848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1657328108848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 08 17:55:08 2022 " "Processing started: Fri Jul 08 17:55:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1657328108848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1657328108848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VeraCPLD -c VeraCPLD " "Command: quartus_map --read_settings_files=on --write_settings_files=off VeraCPLD -c VeraCPLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1657328108849 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1657328109287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "veracpld.v 1 1 " "Found 1 design units, including 1 entities, in source file veracpld.v" { { "Info" "ISGN_ENTITY_NAME" "1 VeraCPLD " "Found entity 1: VeraCPLD" {  } { { "VeraCPLD.v" "" { Text "D:/_Dev/cpld/VeraCPLD/VeraCPLD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657328109388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657328109388 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VeraCPLD " "Elaborating entity \"VeraCPLD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1657328109437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VeraCPLD.v(11) " "Verilog HDL assignment warning at VeraCPLD.v(11): truncated value with size 32 to match size of target (1)" {  } { { "VeraCPLD.v" "" { Text "D:/_Dev/cpld/VeraCPLD/VeraCPLD.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657328109443 "|VeraCPLD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VeraCPLD.v(12) " "Verilog HDL assignment warning at VeraCPLD.v(12): truncated value with size 32 to match size of target (1)" {  } { { "VeraCPLD.v" "" { Text "D:/_Dev/cpld/VeraCPLD/VeraCPLD.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657328109443 "|VeraCPLD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VeraCPLD.v(13) " "Verilog HDL assignment warning at VeraCPLD.v(13): truncated value with size 32 to match size of target (1)" {  } { { "VeraCPLD.v" "" { Text "D:/_Dev/cpld/VeraCPLD/VeraCPLD.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657328109444 "|VeraCPLD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VeraCPLD.v(14) " "Verilog HDL assignment warning at VeraCPLD.v(14): truncated value with size 32 to match size of target (1)" {  } { { "VeraCPLD.v" "" { Text "D:/_Dev/cpld/VeraCPLD/VeraCPLD.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1657328109444 "|VeraCPLD"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1657328109644 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1657328109644 ""} { "Info" "ICUT_CUT_TM_MCELLS" "3 " "Implemented 3 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1657328109644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1657328109644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1657328109813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 08 17:55:09 2022 " "Processing ended: Fri Jul 08 17:55:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1657328109813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1657328109813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1657328109813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1657328109813 ""}
