library verilog;
use verilog.vl_types.all;
entity Controller is
    port(
        ENC             : out    vl_logic;
        \END\           : out    vl_logic;
        CACK            : out    vl_logic;
        EN              : in     vl_logic;
        CMDEND          : in     vl_logic
    );
end Controller;
