// Seed: 1332970594
module module_0 #(
    parameter id_6 = 32'd77
) (
    output supply0 id_0
    , id_4,
    input supply0 id_1,
    input wor id_2
);
  wire id_5;
  wire [1 'h0 : 1] _id_6 = id_2;
  wire [1 : id_6  |  1] id_7 = id_6;
endmodule
module module_1 #(
    parameter id_13 = 32'd84,
    parameter id_15 = 32'd3
) (
    input wire id_0,
    input wor id_1,
    output uwire id_2,
    input wire id_3,
    input supply1 id_4,
    input uwire id_5,
    output uwire id_6,
    output uwire id_7,
    input wor id_8,
    input tri id_9,
    input wand id_10,
    output tri1 id_11,
    input tri1 id_12,
    output uwire _id_13,
    input tri0 id_14,
    input tri0 _id_15,
    input supply0 id_16,
    output tri0 id_17
);
  logic [-1 : id_15] id_19 = -1'd0;
  assign id_17 = 1;
  wire id_20;
  module_0 modCall_1 (
      id_17,
      id_9,
      id_4
  );
  logic [1 : id_13] id_21;
endmodule
