6:40 AM
/home/bnossum/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "t1_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Oct 12 06:41:04 2020


Command Line:  /home/bnossum/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f t1_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UP.
The -t option is SG48.
The -d option is iCE40UP5K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UP

### Device  : iCE40UP5K

### Package : SG48

### Number of Logic Cells: 5280

### Number of RAM4k Blocks: 30

### Number of DSP Blocks: 8

### Number of PLLs: 1

### Number of IO Pins: 21

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = t1_Implmnt/t1.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1 (searchpath added)
Verilog design file = ../../min_icebreaker.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../../min_icebreaker.v. VERI-1482
INFO - synthesis: ../../min_icebreaker.v(15): analyzing included file ../../../../code/m_ice_shortcuts.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(16): analyzing included file ../../../../code/m_inputmux.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(17): analyzing included file ../../../../code/m_mimux.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(18): analyzing included file ../../../../code/m_alu_carryin.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(19): analyzing included file ../../../../code/m_alu.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(20): analyzing included file ../../../../code/m_immexp_zfind_q.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(21): analyzing included file ../../../../code/m_ram.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(22): analyzing included file ../../../../code/m_ram_a16.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(23): analyzing included file ../../../../code/m_ram_a17.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(24): analyzing included file ../../../../code/m_ebr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(25): analyzing included file ../../../../code/m_ebr_w16.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(26): analyzing included file ../../../../code/m_ebr_w8.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(27): analyzing included file ../../../../code/m_ebr_w4.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(28): analyzing included file ../../../../code/m_ebr_w2.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(29): analyzing included file ../../../../code/m_rai.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(30): analyzing included file ../../../../code/m_wai.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(31): analyzing included file ../../../../code/m_opreg.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(32): analyzing included file ../../../../code/m_cyclecnt.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(33): analyzing included file ../../../../code/m_condcode.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(34): analyzing included file ../../../../code/m_shiftcounter.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(35): analyzing included file ../../../../code/m_status_and_interrupts.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(36): analyzing included file ../../../../code/m_ucode.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(37): analyzing included file ../../../../code/m_3ebr.v. VERI-1328
INFO - synthesis: ../../../../code/m_3ebr.v(19): analyzing included file ../../../../code/../generated/ucodeinitval.hv. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(38): analyzing included file ../../../../generated/m_2ebr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(39): analyzing included file ../../../../code/m_ucodepc.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(40): analyzing included file ../../../../code/m_progressctrl.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(41): analyzing included file ../../../../code/m_shlr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(42): analyzing included file ../../../../code/m_midgetv_core.v. VERI-1328
INFO - synthesis: ../../../../code/m_midgetv_core.v(363): analyzing included file ../../../../code/../generated/midgetv_ucodeoptions.hv. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(120): analyzing included file ../../ice40loaderprog.hv. VERI-1328
Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../../min_icebreaker.v(45): compiling module top. VERI-1018
INFO - synthesis: ../../../../code/m_midgetv_core.v(364): compiling module m_midgetv_core_renamed_due_excessive_length_1. VERI-1018
WARNING - synthesis: ../../min_icebreaker.v(129): localparam LAZY_DECODE cannot be overwritten. VERI-1196
WARNING - synthesis: ../../min_icebreaker.v(130): localparam DISREGARD_WB4_3_55 cannot be overwritten. VERI-1196
INFO - synthesis: ../../../../code/m_inputmux.v(22): compiling module m_inputmux(HIGHLEVEL=0,DAT_I_ZERO_WHEN_INACTIVE=0,IWIDTH=1,MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_mimux.v(16): compiling module m_mimux(HIGHLEVEL=0). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(34): compiling module SB_DFF. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000011001010). VERI-1018
INFO - synthesis: ../../../../code/m_cyclecnt.v(100): compiling module m_cyclecnt. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1010101000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(15): compiling module SB_CARRY. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b01000001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000001000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1010101000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1111111111110000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111111110000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1100101011001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011001111). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1100101011001010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011001010). VERI-1018
INFO - synthesis: ../../../../code/m_alu_carryin.v(71): compiling module m_alu_carryin(HIGHLEVEL=0,MULDIV=0). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(57): compiling module bn_lcy4v_b(I=16'b1111000010001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000010001000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(57): compiling module bn_lcy4v_b(I=16'b1010101010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101010101010). VERI-1018
INFO - synthesis: ../../../../code/m_alu.v(71): compiling module m_alu(MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_alu.v(222): compiling module m_alu_lowlevel(ALUWIDTH=32,MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010010110100). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010010110100). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(18): compiling module bn_lcy4(I=16'b1100001101101001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100001101101001). VERI-1018
INFO - synthesis: ../../../../code/m_immexp_zfind_q.v(10): compiling module m_immexp_zfind_q. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110111001000101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000011111111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000011111111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001001010101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000110000001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000001110000011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0101000101011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0101000101111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101000001010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001000100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100111110100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000000001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111110010100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1101110110101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010111111000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0111011101110111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(85): compiling module SB_DFFESR. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(86): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_ebr.v(27): compiling module m_ebr_renamed_due_excessive_length_2. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w16.v(9): compiling module m_ebr_w16_renamed_due_excessive_length_3. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_4. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w16.v(9): compiling module m_ebr_w16_renamed_due_excessive_length_5. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_6. VERI-1018
INFO - synthesis: ../../../../code/m_ram.v(72): compiling module m_ram(SRAMADRWIDTH=0). VERI-1018
INFO - synthesis: ../../../../code/m_rai.v(52): compiling module m_rai. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111000001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110000011100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111110100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000010000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011110000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000001000). VERI-1018
INFO - synthesis: ../../../../code/m_wai.v(39): compiling module m_wai. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100110011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001011111110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000000010). VERI-1018
WARNING - synthesis: ../../../../code/m_midgetv_core.v(993): instantiating unknown module m_RVC. VERI-1063
INFO - synthesis: ../../../../code/m_opreg.v(32): compiling module m_opreg(RVC=0). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(76): compiling module SB_DFFE. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(77): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_condcode.v(8): compiling module m_condcode. VERI-1018
INFO - synthesis: ../../../../code/m_shiftcounter.v(28): compiling module m_shiftcounter. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010001000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010001000100010). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1001001110000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1001001110000010). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(18): compiling module bn_lcy4(I=16'b1110001000101110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110001000101110). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010101010). VERI-1018
INFO - synthesis: ../../../../code/m_progressctrl.v(8): compiling module m_progressctrl(MULDIV=0,MTIMETAP_LOWLIM=14,DISREGARD_WB4_3_55=1). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111111111001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01001110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01001101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0111100001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110111011101110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(95): compiling module SB_DFFESS. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(96): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_ucode.v(10): compiling module m_ucode. VERI-1018
INFO - synthesis: ../../../../generated/m_2ebr.v(50): compiling module m_2ebr. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_7. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_8. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01100000000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110001111101111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01100). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110001010000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01010000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000000000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110000000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(38): compiling module bn_l4v(I=16'b010000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(38): compiling module bn_l4v(I=16'b1000000000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ucodepc.v(56): compiling module m_ucodepc(LAZY_DECODE=2,MULDIV=0). VERI-1018
WARNING - synthesis: ../../../../code/m_ucodepc.v(143): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: ../../../../code/m_ucodepc.v(170): instantiating unknown module m_illegalop. VERI-1063
INFO - synthesis: ../../../../code/m_shlr.v(31): compiling module m_shlr(MULDIV=0). VERI-1018
WARNING - synthesis: Net luh has following drivers :
	 instance inst_progressctrl



ERROR - synthesis: ../../../../code/m_midgetv_core.v(993): net luh is constantly driven from multiple places at instance inst_RVC, on port luh. VDB-1000
Synthesis failed.
Synthesis batch mode runtime 1 seconds/home/bnossum/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "t1_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Oct 12 06:42:24 2020


Command Line:  /home/bnossum/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f t1_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UP.
The -t option is SG48.
The -d option is iCE40UP5K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UP

### Device  : iCE40UP5K

### Package : SG48

### Number of Logic Cells: 5280

### Number of RAM4k Blocks: 30

### Number of DSP Blocks: 8

### Number of PLLs: 1

### Number of IO Pins: 21

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = t1_Implmnt/t1.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1 (searchpath added)
Verilog design file = ../../min_icebreaker.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../../min_icebreaker.v. VERI-1482
INFO - synthesis: ../../min_icebreaker.v(15): analyzing included file ../../../../code/m_ice_shortcuts.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(16): analyzing included file ../../../../code/m_inputmux.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(17): analyzing included file ../../../../code/m_mimux.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(18): analyzing included file ../../../../code/m_alu_carryin.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(19): analyzing included file ../../../../code/m_alu.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(20): analyzing included file ../../../../code/m_immexp_zfind_q.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(21): analyzing included file ../../../../code/m_ram.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(22): analyzing included file ../../../../code/m_ram_a16.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(23): analyzing included file ../../../../code/m_ram_a17.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(24): analyzing included file ../../../../code/m_ebr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(25): analyzing included file ../../../../code/m_ebr_w16.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(26): analyzing included file ../../../../code/m_ebr_w8.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(27): analyzing included file ../../../../code/m_ebr_w4.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(28): analyzing included file ../../../../code/m_ebr_w2.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(29): analyzing included file ../../../../code/m_rai.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(30): analyzing included file ../../../../code/m_wai.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(31): analyzing included file ../../../../code/m_opreg.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(32): analyzing included file ../../../../code/m_cyclecnt.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(33): analyzing included file ../../../../code/m_condcode.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(34): analyzing included file ../../../../code/m_shiftcounter.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(35): analyzing included file ../../../../code/m_status_and_interrupts.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(36): analyzing included file ../../../../code/m_ucode.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(37): analyzing included file ../../../../code/m_3ebr.v. VERI-1328
INFO - synthesis: ../../../../code/m_3ebr.v(19): analyzing included file ../../../../code/../generated/ucodeinitval.hv. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(38): analyzing included file ../../../../generated/m_2ebr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(39): analyzing included file ../../../../code/m_ucodepc.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(40): analyzing included file ../../../../code/m_progressctrl.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(41): analyzing included file ../../../../code/m_shlr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(42): analyzing included file ../../../../code/m_RVC.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(43): analyzing included file ../../../../code/m_illegalop.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(44): analyzing included file ../../../../code/m_midgetv_core.v. VERI-1328
INFO - synthesis: ../../../../code/m_midgetv_core.v(363): analyzing included file ../../../../code/../generated/midgetv_ucodeoptions.hv. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(122): analyzing included file ../../ice40loaderprog.hv. VERI-1328
Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../../min_icebreaker.v(47): compiling module top. VERI-1018
INFO - synthesis: ../../../../code/m_midgetv_core.v(364): compiling module m_midgetv_core_renamed_due_excessive_length_1. VERI-1018
WARNING - synthesis: ../../min_icebreaker.v(131): localparam LAZY_DECODE cannot be overwritten. VERI-1196
WARNING - synthesis: ../../min_icebreaker.v(132): localparam DISREGARD_WB4_3_55 cannot be overwritten. VERI-1196
INFO - synthesis: ../../../../code/m_inputmux.v(22): compiling module m_inputmux(HIGHLEVEL=0,DAT_I_ZERO_WHEN_INACTIVE=0,IWIDTH=1,MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_mimux.v(16): compiling module m_mimux(HIGHLEVEL=0). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(34): compiling module SB_DFF. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000011001010). VERI-1018
INFO - synthesis: ../../../../code/m_cyclecnt.v(100): compiling module m_cyclecnt. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1010101000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(15): compiling module SB_CARRY. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b01000001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000001000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1010101000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1111111111110000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111111110000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1100101011001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011001111). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1100101011001010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011001010). VERI-1018
INFO - synthesis: ../../../../code/m_alu_carryin.v(71): compiling module m_alu_carryin(HIGHLEVEL=0,MULDIV=0). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(57): compiling module bn_lcy4v_b(I=16'b1111000010001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000010001000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(57): compiling module bn_lcy4v_b(I=16'b1010101010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101010101010). VERI-1018
INFO - synthesis: ../../../../code/m_alu.v(71): compiling module m_alu(MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_alu.v(222): compiling module m_alu_lowlevel(ALUWIDTH=32,MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010010110100). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010010110100). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(18): compiling module bn_lcy4(I=16'b1100001101101001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100001101101001). VERI-1018
INFO - synthesis: ../../../../code/m_immexp_zfind_q.v(10): compiling module m_immexp_zfind_q. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110111001000101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000011111111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000011111111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001001010101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000110000001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000001110000011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0101000101011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0101000101111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101000001010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001000100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100111110100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000000001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111110010100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1101110110101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010111111000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0111011101110111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(85): compiling module SB_DFFESR. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(86): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_ebr.v(27): compiling module m_ebr_renamed_due_excessive_length_2. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w16.v(9): compiling module m_ebr_w16_renamed_due_excessive_length_3. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_4. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w16.v(9): compiling module m_ebr_w16_renamed_due_excessive_length_5. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_6. VERI-1018
INFO - synthesis: ../../../../code/m_ram.v(72): compiling module m_ram(SRAMADRWIDTH=0). VERI-1018
INFO - synthesis: ../../../../code/m_rai.v(52): compiling module m_rai. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111000001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110000011100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111110100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000010000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011110000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000001000). VERI-1018
INFO - synthesis: ../../../../code/m_wai.v(39): compiling module m_wai. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100110011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001011111110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000000010). VERI-1018
INFO - synthesis: ../../../../code/m_RVC.v(152): compiling module m_RVC(RVC=0). VERI-1018
INFO - synthesis: ../../../../code/m_opreg.v(32): compiling module m_opreg(RVC=0). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(76): compiling module SB_DFFE. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(77): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_condcode.v(8): compiling module m_condcode. VERI-1018
INFO - synthesis: ../../../../code/m_shiftcounter.v(28): compiling module m_shiftcounter. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010001000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010001000100010). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1001001110000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1001001110000010). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(18): compiling module bn_lcy4(I=16'b1110001000101110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110001000101110). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010101010). VERI-1018
INFO - synthesis: ../../../../code/m_progressctrl.v(8): compiling module m_progressctrl(MULDIV=0,MTIMETAP_LOWLIM=14,DISREGARD_WB4_3_55=1). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111111111001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01001110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01001101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0111100001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110111011101110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(95): compiling module SB_DFFESS. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(96): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_ucode.v(10): compiling module m_ucode. VERI-1018
INFO - synthesis: ../../../../generated/m_2ebr.v(50): compiling module m_2ebr. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_7. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_8. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01100000000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110001111101111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01100). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110001010000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01010000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000000000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110000000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(38): compiling module bn_l4v(I=16'b010000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(38): compiling module bn_l4v(I=16'b1000000000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ucodepc.v(56): compiling module m_ucodepc(LAZY_DECODE=2,MULDIV=0). VERI-1018
WARNING - synthesis: ../../../../code/m_ucodepc.v(143): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: ../../../../code/m_illegalop.v(1): compiling module m_illegalop(LAZY_DECODE=2). VERI-1018
INFO - synthesis: ../../../../code/m_shlr.v(31): compiling module m_shlr(MULDIV=0). VERI-1018
Last elaborated design is top()
Loading NGL library '/home/bnossum/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/bnossum/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: ../../../../code/m_inputmux.v(91): Register \inst_midgetv_core/inst_inputmux/genblk1.ireg[0]_6 is stuck at Zero. VDB-5013



Combinational loop found : 1

	Net \inst_midgetv_core/B[15] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/b[15]/l 

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[15] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[15]/l 

	Net \inst_midgetv_core/Di[15] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[15] 

Applying 1.000000 MHz constraint to all clocks

Writing scf file : t1_Implmnt/t1.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 94 of 5280 (1 % )
SB_CARRY => 84
SB_DFF => 19
SB_DFFE => 35
SB_DFFESR => 34
SB_DFFESS => 4
SB_DFFSR => 2
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 262
SB_RAM40_4K => 4
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 88
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : inst_midgetv_core/inst_immexp_zfind_q/genblk1.nsa14_or_nCORERUNNING, loads : 33
  Net : inst_midgetv_core/inst_progressctrl/enaQ, loads : 32
  Net : inst_midgetv_core/inst_mimux/genblk1.sa00mod, loads : 32
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_alu_2, loads : 30
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_alu_1, loads : 30
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_alu_0, loads : 30
  Net : inst_midgetv_core/inst_immexp_zfind_q/genblk1.sa10, loads : 30
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/is_valid_instrhigh, loads : 29
  Net : inst_midgetv_core/inst_immexp_zfind_q/genblk1.sa09, loads : 23
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_cyclecnt_0, loads : 22
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   15.831 MHz|    40  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 172.477  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.960  secs
--------------------------------------------------------------
Current Implementation t1_Implmnt its sbt path: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.edf " "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist" "-pSG48" "-y/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.edf...
Parsing constraint file: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf...
Warning: pin RX doesn't exist in the design netlist.ignoring the set_io command on line 4 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin TX doesn't exist in the design netlist.ignoring the set_io command on line 5 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN_N doesn't exist in the design netlist.ignoring the set_io command on line 7 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LEDR_N doesn't exist in the design netlist.ignoring the set_io command on line 8 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LEDG_N doesn't exist in the design netlist.ignoring the set_io command on line 9 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED_RED_N doesn't exist in the design netlist.ignoring the set_io command on line 11 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED_GRN_N doesn't exist in the design netlist.ignoring the set_io command on line 12 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED_BLU_N doesn't exist in the design netlist.ignoring the set_io command on line 13 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_SCK doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_SSB doesn't exist in the design netlist.ignoring the set_io command on line 16 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A1 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A2 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A3 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A4 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A7 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A8 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A9 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A10 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B1 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B2 doesn't exist in the design netlist.ignoring the set_io command on line 32 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B3 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B4 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B7 doesn't exist in the design netlist.ignoring the set_io command on line 35 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B8 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B9 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B10 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_1 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_2 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_3 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_4 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_7 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_8 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_9 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_10 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED5 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN1 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN2 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN3 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
parse file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf error. But they are ignored
start to read sdc/scf file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.scf
sdc_reader OK /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.scf
SB_RAM SB_RAM40_4K SB_RAM40_4K
Stored edif netlist at /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top...
Warning: The terminal connectivity LED4_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode0:WCLK is driven by constant value GND
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode0:WCLKE is driven by non-default constant value GND
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode1:WCLK is driven by constant value GND
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode1:WCLKE is driven by non-default constant value GND
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel3:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel2:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel1:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel0:S is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer" --device-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" --effort_level std --out-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc"
starting placerrunning placerExecuting : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top --outdir /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer --device-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib --effort_level std --out-sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev
Package              - SG48
Design database      - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top
SDC file             - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer
Timing library       - /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	262
    Number of DFFs      	:	94
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	84
    Number of RAMs      	:	2
    Number of ROMs      	:	2
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2751: Ignoring set_io_ff constraint on LED3, since it is conflicting with set_io constraint
W2729: set_io_ff -out constraint specified on 'LED3' pin is infeasible. Ignoring the constraint
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel0', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel1', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel2', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel3', as it is not driving any LUT

Design Statistics after Packing
    Number of LUTs      	:	267
    Number of DFFs      	:	91
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	85

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	46
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	137
        CARRY Only       	:	1
        LUT with CARRY   	:	39
    LogicCells                  :	268/5280
    PLBs                        :	37/660
    BRAMs                       :	4/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
Internal Error: Assumption '(pSrcTerm->Parent()->GetInfo().GetBlockInfo()->GetBlockMode() == plBlockInfo::LUT_ONLY) || (pSrcTerm->Parent()->GetInfo().GetBlockInfo()->GetBlockMode() == plBlockInfo::LUT_WITH_CARRY)' failed in plLUTCascadeFeature.cpp line 2259


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer" --device-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" --effort_level std --no_autolutcascade  --out-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc"
starting placerrunning placerExecuting : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top --outdir /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer --device-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib --effort_level std --no_autolutcascade --out-sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev
Package              - SG48
Design database      - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top
SDC file             - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer
Timing library       - /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	262
    Number of DFFs      	:	94
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	84
    Number of RAMs      	:	2
    Number of ROMs      	:	2
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2751: Ignoring set_io_ff constraint on LED3, since it is conflicting with set_io constraint
W2729: set_io_ff -out constraint specified on 'LED3' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel0', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel1', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel2', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel3', as it is not driving any LUT

Design Statistics after Packing
    Number of LUTs      	:	267
    Number of DFFs      	:	91
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	85

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	46
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	137
        CARRY Only       	:	1
        LUT with CARRY   	:	39
    LogicCells                  :	268/5280
    PLBs                        :	37/660
    BRAMs                       :	4/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 25.6 (sec)

Final Design Statistics
    Number of LUTs      	:	267
    Number of DFFs      	:	91
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	85
    Number of RAMs      	:	2
    Number of ROMs      	:	2
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	268/5280
    PLBs                        :	44/660
    BRAMs                       :	4/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 33.09 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --package SG48 --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40UP5K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1328
used logic cells: 268
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --package SG48 --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer" --translator "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1328
used logic cells: 268
Translating sdc file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc...
Translated sdc file is /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/router" --sdf_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc --outdir /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/router --sdf_file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 409 
I1212: Iteration  1 :   145 unrouted : 0 seconds
I1212: Iteration  2 :    28 unrouted : 1 seconds
I1212: Iteration  3 :    14 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     5 unrouted : 0 seconds
I1212: Iteration  6 :     6 unrouted : 0 seconds
I1212: Iteration  7 :     6 unrouted : 0 seconds
I1212: Iteration  8 :     6 unrouted : 0 seconds
I1212: Iteration  9 :     6 unrouted : 0 seconds
I1212: Iteration 10 :     6 unrouted : 0 seconds
I1212: Iteration 11 :     6 unrouted : 0 seconds
I1212: Iteration 12 :     7 unrouted : 0 seconds
I1212: Iteration 13 :     8 unrouted : 0 seconds
I1212: Iteration 14 :     4 unrouted : 0 seconds
I1212: Iteration 15 :     4 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     2 unrouted : 0 seconds
I1212: Iteration 22 :     2 unrouted : 0 seconds
I1212: Iteration 23 :     2 unrouted : 0 seconds
I1212: Iteration 24 :     2 unrouted : 0 seconds
I1212: Iteration 25 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           224856K
router succeed.

"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v" --vhdl "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd" --lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --view rt --device "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --splitio  --in-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --out-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/netlister/top_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v
Writing /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --lib-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" --sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/netlister/top_sbt.sdc" --sdf-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --report-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/timer/top_timing.rpt" --device-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top --lib-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib --sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/netlister/top_sbt.sdc --sdf-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --report-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/timer/top_timing.rpt --device-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --design "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --device_name iCE40UP5K --package SG48 --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/bnossum/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "t1_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Oct 12 07:44:53 2020


Command Line:  /home/bnossum/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f t1_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UP.
The -t option is SG48.
The -d option is iCE40UP5K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UP

### Device  : iCE40UP5K

### Package : SG48

### Number of Logic Cells: 5280

### Number of RAM4k Blocks: 30

### Number of DSP Blocks: 8

### Number of PLLs: 1

### Number of IO Pins: 21

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = t1_Implmnt/t1.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1 (searchpath added)
Verilog design file = ../../min_icebreaker.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../../min_icebreaker.v. VERI-1482
INFO - synthesis: ../../min_icebreaker.v(15): analyzing included file ../../../../code/m_ice_shortcuts.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(16): analyzing included file ../../../../code/m_inputmux.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(17): analyzing included file ../../../../code/m_mimux.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(18): analyzing included file ../../../../code/m_alu_carryin.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(19): analyzing included file ../../../../code/m_alu.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(20): analyzing included file ../../../../code/m_immexp_zfind_q.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(21): analyzing included file ../../../../code/m_ram.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(22): analyzing included file ../../../../code/m_ram_a16.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(23): analyzing included file ../../../../code/m_ram_a17.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(24): analyzing included file ../../../../code/m_ebr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(25): analyzing included file ../../../../code/m_ebr_w16.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(26): analyzing included file ../../../../code/m_ebr_w8.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(27): analyzing included file ../../../../code/m_ebr_w4.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(28): analyzing included file ../../../../code/m_ebr_w2.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(29): analyzing included file ../../../../code/m_rai.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(30): analyzing included file ../../../../code/m_wai.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(31): analyzing included file ../../../../code/m_opreg.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(32): analyzing included file ../../../../code/m_cyclecnt.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(33): analyzing included file ../../../../code/m_condcode.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(34): analyzing included file ../../../../code/m_shiftcounter.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(35): analyzing included file ../../../../code/m_status_and_interrupts.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(36): analyzing included file ../../../../code/m_ucode.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(37): analyzing included file ../../../../code/m_3ebr.v. VERI-1328
INFO - synthesis: ../../../../code/m_3ebr.v(19): analyzing included file ../../../../code/../generated/ucodeinitval.hv. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(38): analyzing included file ../../../../generated/m_2ebr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(39): analyzing included file ../../../../code/m_ucodepc.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(40): analyzing included file ../../../../code/m_progressctrl.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(41): analyzing included file ../../../../code/m_shlr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(42): analyzing included file ../../../../code/m_RVC.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(43): analyzing included file ../../../../code/m_illegalop.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(44): analyzing included file ../../../../code/m_midgetv_core.v. VERI-1328
INFO - synthesis: ../../../../code/m_midgetv_core.v(363): analyzing included file ../../../../code/../generated/midgetv_ucodeoptions.hv. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(119): analyzing included file ../../ice40loaderprog.hv. VERI-1328
Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../../min_icebreaker.v(47): compiling module top. VERI-1018
INFO - synthesis: ../../../../code/m_midgetv_core.v(364): compiling module m_midgetv_core_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: ../../../../code/m_inputmux.v(22): compiling module m_inputmux(HIGHLEVEL=0,DAT_I_ZERO_WHEN_INACTIVE=0,IWIDTH=1,MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_mimux.v(16): compiling module m_mimux(HIGHLEVEL=0). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(34): compiling module SB_DFF. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000011001010). VERI-1018
INFO - synthesis: ../../../../code/m_cyclecnt.v(100): compiling module m_cyclecnt. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1010101000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(15): compiling module SB_CARRY. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b01000001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000001000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1010101000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1111111111110000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111111110000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1100101011001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011001111). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1100101011001010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011001010). VERI-1018
INFO - synthesis: ../../../../code/m_alu_carryin.v(71): compiling module m_alu_carryin(HIGHLEVEL=0,MULDIV=0). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(57): compiling module bn_lcy4v_b(I=16'b1111000010001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000010001000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(57): compiling module bn_lcy4v_b(I=16'b1010101010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101010101010). VERI-1018
INFO - synthesis: ../../../../code/m_alu.v(71): compiling module m_alu(MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_alu.v(222): compiling module m_alu_lowlevel(ALUWIDTH=32,MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010010110100). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010010110100). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(18): compiling module bn_lcy4(I=16'b1100001101101001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100001101101001). VERI-1018
INFO - synthesis: ../../../../code/m_immexp_zfind_q.v(10): compiling module m_immexp_zfind_q. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110111001000101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000011111111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000011111111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001001010101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000110000001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000001110000011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0101000101011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0101000101111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101000001010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001000100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100111110100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000000001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111110010100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1101110110101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010111111000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0111011101110111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(85): compiling module SB_DFFESR. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(86): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_ebr.v(27): compiling module m_ebr_renamed_due_excessive_length_2. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w16.v(9): compiling module m_ebr_w16_renamed_due_excessive_length_3. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_4. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_5. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_6. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_7. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_8. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_9. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_10. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_11. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_12. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_13. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w16.v(9): compiling module m_ebr_w16_renamed_due_excessive_length_14. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_15. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_16. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_17. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_18. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_19. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_20. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_21. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_22. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_23. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_24. VERI-1018
INFO - synthesis: ../../../../code/m_ram.v(72): compiling module m_ram(SRAMADRWIDTH=0). VERI-1018
INFO - synthesis: ../../../../code/m_rai.v(52): compiling module m_rai(EBRADRWIDTH=10). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111000001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110000011100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111110100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000010000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011110000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000001000). VERI-1018
INFO - synthesis: ../../../../code/m_wai.v(39): compiling module m_wai(EBRADRWIDTH=10). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100110011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001011111110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000000010). VERI-1018
INFO - synthesis: ../../../../code/m_RVC.v(152): compiling module m_RVC(RVC=0). VERI-1018
INFO - synthesis: ../../../../code/m_opreg.v(32): compiling module m_opreg(RVC=0). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(76): compiling module SB_DFFE. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(77): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_condcode.v(8): compiling module m_condcode. VERI-1018
INFO - synthesis: ../../../../code/m_shiftcounter.v(28): compiling module m_shiftcounter. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010001000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010001000100010). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1001001110000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1001001110000010). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(18): compiling module bn_lcy4(I=16'b1110001000101110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110001000101110). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010101010). VERI-1018
INFO - synthesis: ../../../../code/m_progressctrl.v(8): compiling module m_progressctrl(MULDIV=0,MTIMETAP_LOWLIM=14,DISREGARD_WB4_3_55=1). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111111111001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01001110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01001101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0111100001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110111011101110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(95): compiling module SB_DFFESS. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(96): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_ucode.v(10): compiling module m_ucode. VERI-1018
INFO - synthesis: ../../../../generated/m_2ebr.v(50): compiling module m_2ebr. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_25. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_26. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01100000000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110001111101111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01100). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110001010000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01010000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000000000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110000000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(38): compiling module bn_l4v(I=16'b010000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(38): compiling module bn_l4v(I=16'b1000000000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ucodepc.v(56): compiling module m_ucodepc(LAZY_DECODE=2,MULDIV=0). VERI-1018
WARNING - synthesis: ../../../../code/m_ucodepc.v(143): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: ../../../../code/m_illegalop.v(1): compiling module m_illegalop(LAZY_DECODE=2). VERI-1018
INFO - synthesis: ../../../../code/m_shlr.v(31): compiling module m_shlr(MULDIV=0). VERI-1018
Last elaborated design is top()
Loading NGL library '/home/bnossum/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/bnossum/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: ../../../../code/m_inputmux.v(91): Register \inst_midgetv_core/inst_inputmux/genblk1.ireg[0]_6 is stuck at Zero. VDB-5013



Combinational loop found : 1

	Net \inst_midgetv_core/B[3] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/b[3]/l 

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[3] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[3]/l 

	Net \inst_midgetv_core/Di[3] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[3] 

Combinational loop found : 2

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[27] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[27]/l 

	Net \inst_midgetv_core/Di[27] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[27] 

	Net \inst_midgetv_core/B[27] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/b[27]/l 

Combinational loop found : 3

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[21] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[21]/l 

	Net \inst_midgetv_core/Di[21] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[21] 

Combinational loop found : 4

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[19] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[19]/l 

	Net \inst_midgetv_core/Di[19] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[19] 

Applying 1.000000 MHz constraint to all clocks

Writing scf file : t1_Implmnt/t1.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 94 of 5280 (1 % )
SB_CARRY => 84
SB_DFF => 19
SB_DFFE => 35
SB_DFFESR => 34
SB_DFFESS => 4
SB_DFFSR => 2
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 270
SB_RAM40_4K => 10
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 88
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : inst_midgetv_core/inst_immexp_zfind_q/genblk1.nsa14_or_nCORERUNNING, loads : 33
  Net : inst_midgetv_core/inst_progressctrl/enaQ, loads : 32
  Net : inst_midgetv_core/inst_mimux/genblk1.sa00mod, loads : 32
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_alu_2, loads : 30
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_alu_1, loads : 30
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_alu_0, loads : 30
  Net : inst_midgetv_core/inst_immexp_zfind_q/genblk1.sa10, loads : 30
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/is_valid_instrhigh, loads : 29
  Net : inst_midgetv_core/inst_immexp_zfind_q/genblk1.sa09, loads : 23
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_cyclecnt_0, loads : 22
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   15.831 MHz|    40  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 172.891  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 8.052  secs
--------------------------------------------------------------
Current Implementation t1_Implmnt its sbt path: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.edf " "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist" "-pSG48" "-y/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf " -c --devicename iCE40UP5K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.edf...
Parsing constraint file: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf...
Warning: pin RX doesn't exist in the design netlist.ignoring the set_io command on line 4 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin TX doesn't exist in the design netlist.ignoring the set_io command on line 5 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN_N doesn't exist in the design netlist.ignoring the set_io command on line 7 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LEDR_N doesn't exist in the design netlist.ignoring the set_io command on line 8 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LEDG_N doesn't exist in the design netlist.ignoring the set_io command on line 9 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED_RED_N doesn't exist in the design netlist.ignoring the set_io command on line 11 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED_GRN_N doesn't exist in the design netlist.ignoring the set_io command on line 12 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED_BLU_N doesn't exist in the design netlist.ignoring the set_io command on line 13 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_SCK doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_SSB doesn't exist in the design netlist.ignoring the set_io command on line 16 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A1 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A2 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A3 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A4 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A7 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A8 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A9 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A10 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B1 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B2 doesn't exist in the design netlist.ignoring the set_io command on line 32 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B3 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B4 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B7 doesn't exist in the design netlist.ignoring the set_io command on line 35 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B8 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B9 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B10 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_1 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_2 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_3 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_4 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_7 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_8 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_9 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_10 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED5 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN1 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN2 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN3 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
parse file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf error. But they are ignored
start to read sdc/scf file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.scf
sdc_reader OK /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.scf
SB_RAM SB_RAM40_4K SB_RAM40_4K
Stored edif netlist at /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top...
Warning: The terminal connectivity LED4_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrh.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrh.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrb.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrb.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrh.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrh.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrb.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrb.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel3:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode0:WCLK is driven by constant value GND
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode0:WCLKE is driven by non-default constant value GND
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode1:WCLK is driven by constant value GND
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode1:WCLKE is driven by non-default constant value GND
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel2:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel1:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel0:S is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer" --device-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" --effort_level std --no_autolutcascade  --out-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc"
starting placerrunning placerExecuting : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top --outdir /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer --device-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib --effort_level std --no_autolutcascade --out-sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev
Package              - SG48
Design database      - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top
SDC file             - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer
Timing library       - /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	270
    Number of DFFs      	:	94
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	84
    Number of RAMs      	:	8
    Number of ROMs      	:	2
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2751: Ignoring set_io_ff constraint on LED3, since it is conflicting with set_io constraint
W2729: set_io_ff -out constraint specified on 'LED3' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel0', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel1', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel2', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel3', as it is not driving any LUT

Design Statistics after Packing
    Number of LUTs      	:	275
    Number of DFFs      	:	91
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	85

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	46
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	145
        CARRY Only       	:	1
        LUT with CARRY   	:	39
    LogicCells                  :	276/5280
    PLBs                        :	38/660
    BRAMs                       :	10/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.8 (sec)

Final Design Statistics
    Number of LUTs      	:	275
    Number of DFFs      	:	91
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	85
    Number of RAMs      	:	8
    Number of ROMs      	:	2
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	276/5280
    PLBs                        :	57/660
    BRAMs                       :	10/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 32.70 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 22.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --package SG48 --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40UP5K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2249
used logic cells: 276
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --package SG48 --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer" --translator "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40UP5K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2249
used logic cells: 276
Translating sdc file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc...
Translated sdc file is /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/router" --sdf_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc --outdir /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/router --sdf_file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40UP5K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 417 
I1212: Iteration  1 :   127 unrouted : 1 seconds
I1212: Iteration  2 :    24 unrouted : 0 seconds
I1212: Iteration  3 :     5 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           226052K
router succeed.

"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v" --vhdl "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd" --lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --view rt --device "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --splitio  --in-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --out-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/netlister/top_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v
Writing /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --lib-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" --sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/netlister/top_sbt.sdc" --sdf-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --report-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/timer/top_timing.rpt" --device-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --timing-summary
starting timerExecuting : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top --lib-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib --sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/netlister/top_sbt.sdc --sdf-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --report-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/timer/top_timing.rpt --device-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --design "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --device_name iCE40UP5K --package SG48 --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/bnossum/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "t1_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Oct 12 08:09:00 2020


Command Line:  /home/bnossum/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f t1_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UP.
The -t option is SG48.
The -d option is iCE40UP5K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UP

### Device  : iCE40UP5K

### Package : SG48

### Number of Logic Cells: 5280

### Number of RAM4k Blocks: 30

### Number of DSP Blocks: 8

### Number of PLLs: 1

### Number of IO Pins: 21

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = t1_Implmnt/t1.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1 (searchpath added)
Verilog design file = ../../min_icebreaker.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../../min_icebreaker.v. VERI-1482
INFO - synthesis: ../../min_icebreaker.v(15): analyzing included file ../../../../code/m_ice_shortcuts.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(16): analyzing included file ../../../../code/m_inputmux.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(17): analyzing included file ../../../../code/m_mimux.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(18): analyzing included file ../../../../code/m_alu_carryin.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(19): analyzing included file ../../../../code/m_alu.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(20): analyzing included file ../../../../code/m_immexp_zfind_q.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(21): analyzing included file ../../../../code/m_ram.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(22): analyzing included file ../../../../code/m_ram_a16.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(23): analyzing included file ../../../../code/m_ram_a17.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(24): analyzing included file ../../../../code/m_ebr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(25): analyzing included file ../../../../code/m_ebr_w16.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(26): analyzing included file ../../../../code/m_ebr_w8.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(27): analyzing included file ../../../../code/m_ebr_w4.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(28): analyzing included file ../../../../code/m_ebr_w2.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(29): analyzing included file ../../../../code/m_rai.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(30): analyzing included file ../../../../code/m_wai.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(31): analyzing included file ../../../../code/m_opreg.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(32): analyzing included file ../../../../code/m_cyclecnt.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(33): analyzing included file ../../../../code/m_condcode.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(34): analyzing included file ../../../../code/m_shiftcounter.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(35): analyzing included file ../../../../code/m_status_and_interrupts.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(36): analyzing included file ../../../../code/m_ucode.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(37): analyzing included file ../../../../code/m_3ebr.v. VERI-1328
INFO - synthesis: ../../../../code/m_3ebr.v(19): analyzing included file ../../../../code/../generated/ucodeinitval.hv. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(38): analyzing included file ../../../../generated/m_2ebr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(39): analyzing included file ../../../../code/m_ucodepc.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(40): analyzing included file ../../../../code/m_progressctrl.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(41): analyzing included file ../../../../code/m_shlr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(42): analyzing included file ../../../../code/m_RVC.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(43): analyzing included file ../../../../code/m_illegalop.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(44): analyzing included file ../../../../code/m_midgetv_core.v. VERI-1328
INFO - synthesis: ../../../../code/m_midgetv_core.v(363): analyzing included file ../../../../code/../generated/midgetv_ucodeoptions.hv. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(119): analyzing included file ../../ice40loaderprog.hv. VERI-1328
Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../../min_icebreaker.v(47): compiling module top. VERI-1018
INFO - synthesis: ../../../../code/m_midgetv_core.v(364): compiling module m_midgetv_core_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: ../../../../code/m_inputmux.v(22): compiling module m_inputmux(HIGHLEVEL=0,DAT_I_ZERO_WHEN_INACTIVE=0,MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_mimux.v(16): compiling module m_mimux(HIGHLEVEL=0). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(34): compiling module SB_DFF. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000011001010). VERI-1018
INFO - synthesis: ../../../../code/m_cyclecnt.v(100): compiling module m_cyclecnt. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1010101000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(15): compiling module SB_CARRY. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b01000001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000001000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1010101000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1111111111110000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111111110000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1100101011001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011001111). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1100101011001010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011001010). VERI-1018
INFO - synthesis: ../../../../code/m_alu_carryin.v(71): compiling module m_alu_carryin(HIGHLEVEL=0,MULDIV=0). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(57): compiling module bn_lcy4v_b(I=16'b1111000010001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000010001000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(57): compiling module bn_lcy4v_b(I=16'b1010101010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101010101010). VERI-1018
INFO - synthesis: ../../../../code/m_alu.v(71): compiling module m_alu(MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_alu.v(222): compiling module m_alu_lowlevel(ALUWIDTH=32,MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010010110100). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010010110100). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(18): compiling module bn_lcy4(I=16'b1100001101101001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100001101101001). VERI-1018
INFO - synthesis: ../../../../code/m_immexp_zfind_q.v(10): compiling module m_immexp_zfind_q. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110111001000101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000011111111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000011111111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001001010101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000110000001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000001110000011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0101000101011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0101000101111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101000001010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001000100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100111110100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000000001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111110010100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1101110110101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010111111000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0111011101110111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(85): compiling module SB_DFFESR. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(86): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_ebr.v(27): compiling module m_ebr_renamed_due_excessive_length_2. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w16.v(9): compiling module m_ebr_w16_renamed_due_excessive_length_3. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_4. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_5. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_6. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_7. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_8. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_9. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_10. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_11. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_12. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_13. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w16.v(9): compiling module m_ebr_w16_renamed_due_excessive_length_14. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_15. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_16. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_17. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_18. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_19. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_20. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_21. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_22. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_23. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_24. VERI-1018
INFO - synthesis: ../../../../code/m_ram.v(72): compiling module m_ram(SRAMADRWIDTH=0). VERI-1018
INFO - synthesis: ../../../../code/m_rai.v(52): compiling module m_rai(EBRADRWIDTH=10). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111000001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110000011100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111110100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000010000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011110000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000001000). VERI-1018
INFO - synthesis: ../../../../code/m_wai.v(39): compiling module m_wai(EBRADRWIDTH=10). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100110011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001011111110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000000010). VERI-1018
INFO - synthesis: ../../../../code/m_RVC.v(152): compiling module m_RVC(RVC=0). VERI-1018
INFO - synthesis: ../../../../code/m_opreg.v(32): compiling module m_opreg(RVC=0). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(76): compiling module SB_DFFE. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(77): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_condcode.v(8): compiling module m_condcode. VERI-1018
INFO - synthesis: ../../../../code/m_shiftcounter.v(28): compiling module m_shiftcounter. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010001000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010001000100010). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1001001110000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1001001110000010). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(18): compiling module bn_lcy4(I=16'b1110001000101110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110001000101110). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010101010). VERI-1018
INFO - synthesis: ../../../../code/m_progressctrl.v(8): compiling module m_progressctrl(MULDIV=0,MTIMETAP_LOWLIM=14,DISREGARD_WB4_3_55=1). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111111111001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01001110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01001101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0111100001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110111011101110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(95): compiling module SB_DFFESS. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(96): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_ucode.v(10): compiling module m_ucode. VERI-1018
INFO - synthesis: ../../../../generated/m_2ebr.v(50): compiling module m_2ebr. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_25. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_26. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01100000000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110001111101111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01100). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110001010000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01010000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000000000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110000000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(38): compiling module bn_l4v(I=16'b010000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(38): compiling module bn_l4v(I=16'b1000000000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ucodepc.v(56): compiling module m_ucodepc(LAZY_DECODE=2,MULDIV=0). VERI-1018
WARNING - synthesis: ../../../../code/m_ucodepc.v(143): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: ../../../../code/m_illegalop.v(1): compiling module m_illegalop(LAZY_DECODE=2). VERI-1018
INFO - synthesis: ../../../../code/m_shlr.v(31): compiling module m_shlr(MULDIV=0). VERI-1018
WARNING - synthesis: ../../min_icebreaker.v(138): actual bit length 1 differs from formal bit length 32 for port DAT_I. VERI-1330
Last elaborated design is top()
Loading NGL library '/home/bnossum/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/bnossum/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: Bit 0 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 1 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 2 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 3 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 4 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 5 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 6 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 7 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 8 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 9 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 10 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 11 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 12 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 13 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 14 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 15 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 16 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 17 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 18 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 19 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 20 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 21 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 22 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 23 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 24 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 25 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 26 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 27 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 28 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 29 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 30 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 31 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero



Combinational loop found : 1

	Net \inst_midgetv_core/B[3] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/b[3]/l 

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[3] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[3]/l 

	Net \inst_midgetv_core/Di[3] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[3] 

Combinational loop found : 2

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[27] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[27]/l 

	Net \inst_midgetv_core/Di[27] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[27] 

	Net \inst_midgetv_core/B[27] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/b[27]/l 

Combinational loop found : 3

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[21] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[21]/l 

	Net \inst_midgetv_core/Di[21] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[21] 

Combinational loop found : 4

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[19] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[19]/l 

	Net \inst_midgetv_core/Di[19] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[19] 

Applying 1.000000 MHz constraint to all clocks

Writing scf file : t1_Implmnt/t1.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 94 of 5280 (1 % )
SB_CARRY => 84
SB_DFF => 19
SB_DFFE => 35
SB_DFFESR => 34
SB_DFFESS => 4
SB_DFFSR => 2
SB_GB_IO => 1
SB_IO => 4
SB_LUT4 => 270
SB_RAM40_4K => 10
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 88
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : inst_midgetv_core/inst_immexp_zfind_q/genblk1.nsa14_or_nCORERUNNING, loads : 33
  Net : inst_midgetv_core/inst_progressctrl/enaQ, loads : 32
  Net : inst_midgetv_core/inst_mimux/genblk1.sa00mod, loads : 32
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_alu_2, loads : 30
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_alu_1, loads : 30
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_alu_0, loads : 30
  Net : inst_midgetv_core/inst_immexp_zfind_q/genblk1.sa10, loads : 30
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/is_valid_instrhigh, loads : 29
  Net : inst_midgetv_core/inst_immexp_zfind_q/genblk1.sa09, loads : 23
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_cyclecnt_0, loads : 22
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   15.831 MHz|    40  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 172.914  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 7.932  secs
--------------------------------------------------------------
Current Implementation t1_Implmnt its sbt path: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.edf " "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist" "-pSG48" "-y/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf " -c --devicename iCE40UP5K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.edf...
Parsing constraint file: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf...
Warning: pin RX doesn't exist in the design netlist.ignoring the set_io command on line 4 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin TX doesn't exist in the design netlist.ignoring the set_io command on line 5 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN_N doesn't exist in the design netlist.ignoring the set_io command on line 7 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LEDR_N doesn't exist in the design netlist.ignoring the set_io command on line 8 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LEDG_N doesn't exist in the design netlist.ignoring the set_io command on line 9 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED_RED_N doesn't exist in the design netlist.ignoring the set_io command on line 11 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED_GRN_N doesn't exist in the design netlist.ignoring the set_io command on line 12 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED_BLU_N doesn't exist in the design netlist.ignoring the set_io command on line 13 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_SCK doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_SSB doesn't exist in the design netlist.ignoring the set_io command on line 16 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A1 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A2 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A3 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A4 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A7 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A8 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A9 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A10 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B1 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B2 doesn't exist in the design netlist.ignoring the set_io command on line 32 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B3 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B4 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B7 doesn't exist in the design netlist.ignoring the set_io command on line 35 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B8 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B9 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B10 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_1 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_2 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_3 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_4 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_7 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_8 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_9 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_10 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED5 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN1 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN2 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN3 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
parse file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf error. But they are ignored
start to read sdc/scf file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.scf
sdc_reader OK /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.scf
SB_RAM SB_RAM40_4K SB_RAM40_4K
Stored edif netlist at /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top...
Warning: The terminal connectivity LED4_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrh.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrh.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrb.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrb.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrh.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrh.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrb.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrb.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel3:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode0:WCLK is driven by constant value GND
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode1:WCLK is driven by constant value GND
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode1:WCLKE is driven by non-default constant value GND
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel2:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel1:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel0:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode0:WCLKE is driven by non-default constant value GND

write Timing Constraint to /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer" --device-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" --effort_level std --no_autolutcascade  --out-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc"
starting placerrunning placerExecuting : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top --outdir /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer --device-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib --effort_level std --no_autolutcascade --out-sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev
Package              - SG48
Design database      - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top
SDC file             - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer
Timing library       - /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	270
    Number of DFFs      	:	94
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	84
    Number of RAMs      	:	8
    Number of ROMs      	:	2
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2751: Ignoring set_io_ff constraint on LED3, since it is conflicting with set_io constraint
W2729: set_io_ff -out constraint specified on 'LED3' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel0', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel1', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel2', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel3', as it is not driving any LUT

Design Statistics after Packing
    Number of LUTs      	:	275
    Number of DFFs      	:	91
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	85

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	46
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	145
        CARRY Only       	:	1
        LUT with CARRY   	:	39
    LogicCells                  :	276/5280
    PLBs                        :	38/660
    BRAMs                       :	10/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.1 (sec)

Final Design Statistics
    Number of LUTs      	:	275
    Number of DFFs      	:	91
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	85
    Number of RAMs      	:	8
    Number of ROMs      	:	2
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	276/5280
    PLBs                        :	57/660
    BRAMs                       :	10/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 32.70 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --package SG48 --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40UP5K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2249
running packerused logic cells: 276
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --package SG48 --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer" --translator "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40UP5K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2249
used logic cells: 276
Translating sdc file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc...
Translated sdc file is /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/router" --sdf_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc --outdir /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/router --sdf_file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 417 
I1212: Iteration  1 :   127 unrouted : 1 seconds
I1212: Iteration  2 :    24 unrouted : 0 seconds
I1212: Iteration  3 :     5 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           226052K
router succeed.

"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v" --vhdl "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd" --lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --view rt --device "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --splitio  --in-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --out-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/netlister/top_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v
Writing /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --lib-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" --sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/netlister/top_sbt.sdc" --sdf-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --report-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/timer/top_timing.rpt" --device-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --timing-summary
starting timerExecuting : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top --lib-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib --sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/netlister/top_sbt.sdc --sdf-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --report-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/timer/top_timing.rpt --device-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --design "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --device_name iCE40UP5K --package SG48 --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -options "t1_syn.prj" 
starting Synplify_ProCurrent Implementation t1_Implmnt its sbt path: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt
running Synplify_ProCurrent Implementation t1_Implmnt its sbt path: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt
Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Child process exit with 0.
Current Implementation t1_Implmnt its sbt path: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt
Synplify_Pro succeed.
Synthesis runtime 1174 seconds
"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "t1_syn.prj" -log "t1_Implmnt/t1.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/bnossum/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/bnossum/lscc/iCEcube2.2017.08/synpbase
Hostname:    x230b
Date:        Mon Oct 12 12:21:40 2020
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch t1_syn.prj
ProductType: synplify_pro





log file: "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.srr"
Running: t1_Implmnt in foreground

Running t1_syn|t1_Implmnt

Running: compile (Compile) on t1_syn|t1_Implmnt
# Mon Oct 12 12:21:40 2020

Running: compile_flow (Compile Process) on t1_syn|t1_Implmnt
# Mon Oct 12 12:21:40 2020

Running: compiler (Compile Input) on t1_syn|t1_Implmnt
# Mon Oct 12 12:21:40 2020
Copied /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/synwork/t1_comp.srs to /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.srs

compiler completed
# Mon Oct 12 12:21:42 2020

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on t1_syn|t1_Implmnt
# Mon Oct 12 12:21:42 2020

multi_srs_gen completed
# Mon Oct 12 12:21:43 2020

Return Code: 0
Run Time:00h:00m:01s
Copied /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/synwork/t1_mult.srs to /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.srs
Complete: Compile Process on t1_syn|t1_Implmnt

Running: premap (Pre-mapping) on t1_syn|t1_Implmnt
# Mon Oct 12 12:21:43 2020

premap completed with warnings
# Mon Oct 12 12:21:43 2020

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on t1_syn|t1_Implmnt

Running: map (Map) on t1_syn|t1_Implmnt
# Mon Oct 12 12:21:43 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on t1_syn|t1_Implmnt
# Mon Oct 12 12:21:43 2020
Copied /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/synwork/t1_m.srm to /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.srm

fpga_mapper completed with warnings
# Mon Oct 12 12:21:46 2020

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on t1_syn|t1_Implmnt
Complete: Logic Synthesis on t1_syn|t1_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of t1_Implmnt/t1.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/bnossum/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: x230b

# Mon Oct 12 12:21:40 2020

#Implementation: t1_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :x230b
@I::"/home/bnossum/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/bnossum/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/bnossum/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/bnossum/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/bnossum/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ice_shortcuts.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_mimux.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_alu_carryin.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_alu.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_immexp_zfind_q.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ram.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ram_a16.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ram_a17.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr_w16.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr_w8.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr_w4.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr_w2.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_rai.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_wai.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_opreg.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_cyclecnt.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_condcode.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_shiftcounter.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_status_and_interrupts.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ucode.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_3ebr.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_3ebr.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/../generated/ucodeinitval.hv" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../generated/m_2ebr.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ucodepc.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_progressctrl.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_shlr.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_RVC.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_illegalop.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_midgetv_core.v" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_midgetv_core.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/../generated/midgetv_ucodeoptions.hv" (library work)
@I:"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/ice40loaderprog.hv" (library work)
Verilog syntax check successful!
File /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v changed - recompiling
File /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_midgetv_core.v changed - recompiling
Selecting top level module top
@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":210:7:210:14|Synthesizing module m_BBUART in library work.

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":237:7:237:12|Synthesizing module m_LEDs in library work.

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":22:7:22:16|Synthesizing module m_inputmux in library work.

	HIGHLEVEL=32'b00000000000000000000000000000000
	MULDIV=32'b00000000000000000000000000000000
	DAT_I_ZERO_WHEN_INACTIVE=32'b00000000000000000000000000000001
	IWIDTH=32'b00000000000000000000000000100000
	SRAMADRWIDTH=32'b00000000000000000000000000000000
	MTIMETAP=32'b00000000000000000000000000000000
	MTIMETAP_LOWLIM=32'b00000000000000000000000000001110
	pHASSYSREGS=32'b00000000000000000000000000000000
	pHASSRAM=32'b00000000000000000000000000000000
	INPUTMUXTYPE=32'b00000000000000000000000000000000
   Generated name = m_inputmux_0s_0s_1s_32s_0s_0s_14s_0s_0s_0s

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_mimux.v":16:7:16:13|Synthesizing module m_mimux in library work.

	HIGHLEVEL=32'b00000000000000000000000000000000
   Generated name = m_mimux_0s

@N: CG364 :"/home/bnossum/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v":27:7:27:13|Synthesizing module SB_LUT4 in library work.

@N: CG364 :"/home/bnossum/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v":33:7:33:12|Synthesizing module SB_DFF in library work.

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_cyclecnt.v":100:7:100:16|Synthesizing module m_cyclecnt in library work.

	HIGHLEVEL=32'b00000000000000000000000000000000
	NO_CYCLECNT=32'b00000000000000000000000000000000
	RVC=32'b00000000000000000000000000000000
   Generated name = m_cyclecnt_0s_0s_0s

@N: CG364 :"/home/bnossum/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v":14:7:14:14|Synthesizing module SB_CARRY in library work.

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ice_shortcuts.v":28:7:28:15|Synthesizing module bn_lcy4_b in library work.

	I=16'b1010101000100010
   Generated name = bn_lcy4_b_43554

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ice_shortcuts.v":28:7:28:15|Synthesizing module bn_lcy4_b in library work.

	I=16'b0000001000001000
   Generated name = bn_lcy4_b_520

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ice_shortcuts.v":28:7:28:15|Synthesizing module bn_lcy4_b in library work.

	I=16'b1010101000000000
   Generated name = bn_lcy4_b_43520

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ice_shortcuts.v":9:7:9:11|Synthesizing module bn_l4 in library work.

	I=16'b1111111111110000
   Generated name = bn_l4_65520

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ice_shortcuts.v":9:7:9:11|Synthesizing module bn_l4 in library work.

	I=16'b1100101011001010
   Generated name = bn_l4_51914

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ice_shortcuts.v":9:7:9:11|Synthesizing module bn_l4 in library work.

	I=16'b1100101011001111
   Generated name = bn_l4_51919

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_alu_carryin.v":71:7:71:19|Synthesizing module m_alu_carryin in library work.

	HIGHLEVEL=32'b00000000000000000000000000000000
	MULDIV=32'b00000000000000000000000000000000
   Generated name = m_alu_carryin_0s_0s

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ice_shortcuts.v":57:7:57:16|Synthesizing module bn_lcy4v_b in library work.

	I=16'b1111000010001000
   Generated name = bn_lcy4v_b_61576

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ice_shortcuts.v":57:7:57:16|Synthesizing module bn_lcy4v_b in library work.

	I=16'b1010101010101010
   Generated name = bn_lcy4v_b_43690

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_alu.v":71:7:71:11|Synthesizing module m_alu in library work.

	HIGHLEVEL=32'b00000000000000000000000000000000
	ucodeopt_HAS_MINSTRET=32'b00000000000000000000000000000000
	ucodeopt_HAS_EBR_MINSTRET=32'b00000000000000000000000000000000
	MTIMETAP=32'b00000000000000000000000000000000
	ALUWIDTH=32'b00000000000000000000000000100000
	MTIMETAP_LOWLIM=32'b00000000000000000000000000001110
   Generated name = m_alu_0s_0s_0s_0s_32s_14s

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ice_shortcuts.v":9:7:9:11|Synthesizing module bn_l4 in library work.

	I=16'b0000010010110100
   Generated name = bn_l4_1204

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ice_shortcuts.v":18:7:18:13|Synthesizing module bn_lcy4 in library work.

	I=16'b1100001101101001
   Generated name = bn_lcy4_50025

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_alu.v":222:7:222:20|Synthesizing module m_alu_lowlevel in library work.

	MTIMETAP=32'b00000000000000000000000000000000
	ucodeopt_HAS_MINSTRET=32'b00000000000000000000000000000000
	ucodeopt_HAS_EBR_MINSTRET=32'b00000000000000000000000000000000
	ALUWIDTH=32'b00000000000000000000000000100000
	MTIMETAP_LOWLIM=32'b00000000000000000000000000001110
   Generated name = m_alu_lowlevel_0s_0s_0s_32s_14s

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_immexp_zfind_q.v":10:7:10:22|Synthesizing module m_immexp_zfind_q in library work.

	HIGHLEVEL=32'b00000000000000000000000000000000
	ALUWIDTH=32'b00000000000000000000000000100000
   Generated name = m_immexp_zfind_q_0s_32s

@N: CG364 :"/home/bnossum/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v":84:7:84:15|Synthesizing module SB_DFFESR in library work.

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr_w16.v":9:7:9:15|Synthesizing module m_ebr_w16 in library work.

	EBRADRWIDTH=32'b00000000000000000000000000001010
	prg0=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000011011110010010000100011100000101011001100010010100100110000010100010011010101010001001100000101001100111000001000100011001000101000001100001110111000111010001100000011111100000110111100000101001100110010001010000011000011101110001110100011000000110000110001100011000001000001001100011110111000111010001100000011000001010011001100100010100000110000111011100011101000110000001100011110111000111010001100000011101000100010001110100100001000111111000001101111000000000000101100000000000000001111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000011011110100111011100011100000001001001110100010001000110000000010110111100000011001001100000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000001100100001111111111111111111111111111111000000001111111111111111011111110000000011001000000000000000000000000001000010000000000000000000000000000000000010000000011001110001111011100011100000100001001100000000100100110000000011100011100101101110001110001111101000111110010011100011101001000000001101101110111000110010010000000011010100110001001101100011001100111000001110110011010100111001001110000000100100110010011000100011000111101110001110100100000000110000001000010011000000001001001100000000000100000000000000000000000000000000010000000000000000110000000000000000000000000000000000000000000100000000000000000000101110101011111000000000000010000000000000000000
	prg1=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg2=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg3=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg4=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg5=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg6=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg7=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	NrRamsHere=32'b00000000000000000000000000000100
   Generated name = m_ebr_w16_10s_4s_Z1

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr_w8.v":8:7:8:14|Synthesizing module m_ebr_w8 in library work.

	EBRADRWIDTH=32'b00000000000000000000000000001010
	prg0=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111100100011101100111001001100010011000100110011001100100011100000111110001100000011011011110011001110000011111000110000001101100011000100111110001100000011001100111000001111100011000000111110001100000011001000110010001101101111000010110000000011111111111111110000000000000000000000000000000000000000000000000110111111100011100100110010001110110111100100110000000000000000000000000000000000000000000000001111111100000000110010001111111111111111111111110111111111001000000000000000100000000000000000000110011111100011000100111001001111100011111000111010001111100011000000111110001100000011000100110011001110110011100100111001001100100011111000110000001100010011100100110001000000000000000001000000001100000000000000000001000000000000101111100000100000000000
	prg1=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg2=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg3=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	NrRamsHere=32'b00000000000000000000000000000010
   Generated name = m_ebr_w8_10s_2s_Z2

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr_w4.v":8:7:8:14|Synthesizing module m_ebr_w4 in library work.

	EBRADRWIDTH=32'b00000000000000000000000000001010
	prg0=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110011001100110011001100110011001100110011111100110011001100110011001100110011001100110011001100110011001100111111101100001111111100000000000000000000000011110011001100110111001100000000000000000000000011110000100011111111111111111000000010000000000001110011001100110011001100110011001100110011001100110011001100110011001100110011001100000000010000110000000000000000111010000000
	prg1=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	NrRamsHere=32'b00000000000000000000000000000001
   Generated name = m_ebr_w4_10s_1s_Z3

@N: CG364 :"/home/bnossum/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v":463:7:463:17|Synthesizing module SB_RAM40_4K in library work.

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr_w4.v":8:7:8:14|Synthesizing module m_ebr_w4 in library work.

	EBRADRWIDTH=32'b00000000000000000000000000001010
	prg0=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100010101110010001000100110010100011100000011000111000111000000110000111100000001110001110000011100000001000100110000000001111111100000000000000000000000001101110100100101011100100000000000000000000000011110000110011111111111101111100000000000000000001101110000110011110111010101110000011100000000100111011100110010010111000000001100100010000000000000000000000010000101100000000
	prg1=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	NrRamsHere=32'b00000000000000000000000000000001
   Generated name = m_ebr_w4_10s_1s_Z4

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr_w8.v":8:7:8:14|Synthesizing module m_ebr_w8 in library work.

	EBRADRWIDTH=32'b00000000000000000000000000001010
	prg0=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000100100100000100001001000000101010101010000010110000010001000100000111010100011111100000000010100100010000011101010001100001100000001000001111010100011000001010010001000001110101000110001111010100011101000101010010011110000000000000000000011111111111111110000000000000000000000000000000000000000000000001111000001001110100000001010001000000000100000010000000100000000000000000000000000000000000000001111111100000000000000000111111111111111000000001111111100000000000000000000000100000000000000001000000000011110100000100000000000000000100101101000111111100100101001000110111000100100010100110110001110000011010100111000000000100110000111101010010000000010000000000000000000000000000000000000000000000000000000000000000000000000101110100000000000000000
	prg1=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg2=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg3=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	NrRamsHere=32'b00000000000000000000000000000010
   Generated name = m_ebr_w8_10s_2s_Z5

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr_w4.v":8:7:8:14|Synthesizing module m_ebr_w4 in library work.

	EBRADRWIDTH=32'b00000000000000000000000000001010
	prg0=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001000100101010101010010001011100011000001010010111000111100010011100011010100101110001111100011001001000000000000001111111100000000000000000000000000001110000000100000000100010000000000000000000011110000000011111111000011110000000000010000000000001110001000000000011011110100010011100100001100110011001100000110111001000010000000000000000000000000000000000000101000000000
	prg1=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	NrRamsHere=32'b00000000000000000000000000000001
   Generated name = m_ebr_w4_10s_1s_Z6

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr_w4.v":8:7:8:14|Synthesizing module m_ebr_w4 in library work.

	EBRADRWIDTH=32'b00000000000000000000000000001010
	prg0=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110010100000010000010100001000001000001010111100000010000010100000000000011010000000100000101000011010101010101111000000001111111100000000000000000000000011110100100010100000100000000000000000000000000011110000000001111111000011110000000000000000000010000001100000000000100110001110101001100010010101101000010110000010000110100000000000000000000000000000000000000000101100000000
	prg1=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	NrRamsHere=32'b00000000000000000000000000000001
   Generated name = m_ebr_w4_10s_1s_Z7

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr_w16.v":9:7:9:15|Synthesizing module m_ebr_w16 in library work.

	EBRADRWIDTH=32'b00000000000000000000000000001010
	prg0=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101011110111110000111010100000000000001010001000000000001101011111111110100101000000000101010100000000010101010000000000000100000010001100000011111110000000110000000010000100111111001001111100000000010101010000100011000000111111100000001100000000100001000000000000000100111111111111010011111110000000110000000010000100010000000101010100001000110000001111111000000011000000001000010011111110000000110000000010000100000000000111010000000000011101001111110000011111000010110110000000000000000000001111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110110111111111111000010000011111111111000000000000001100000110000000000000000000000001000101000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000011111111111111110000000000000000000000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111101000000001000000000000000100000000000000011111110000110010111111000100000011111110011000001111111001010011000000001000010011111110011101000000100011000000000000000001001100000000100000110000000010100011000000000001010100000000000100000000100000000000111111100000010000000000100001000000000100000000000000001000000000000000000000000110000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000110111101010110100000000000000000000000000000000
	prg1=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg2=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg3=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg4=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg5=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg6=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg7=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	NrRamsHere=32'b00000000000000000000000000000100
   Generated name = m_ebr_w16_10s_4s_Z8

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr_w8.v":8:7:8:14|Synthesizing module m_ebr_w8 in library work.

	EBRADRWIDTH=32'b00000000000000000000000000001010
	prg0=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101111110100000101000100011010110100101010101010101010100000100110000000000001110000100100111110101010111000000000000111000010000000100111101000000001110000100010101011100000000000011100001000000001110000100011101000111010000011111011000000000000011111111111111110000000000000000000000000000000000000000000000001101111100010000111100000011000000000000000100011000000000000000000000000000000000000000000000001111111100000000000000001111111100000000000000001111111100000000000000000000000000000000000000000000000100000001000000010000000100110010010000000110000001010011100001000111010011000000000100111000001110100011000101010001000000000000000001001000010000000000100000000000000000000000000000000000000000000000000000000000000000000000101011010000000000000000
	prg1=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg2=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg3=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	NrRamsHere=32'b00000000000000000000000000000010
   Generated name = m_ebr_w8_10s_2s_Z9

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr_w4.v":8:7:8:14|Synthesizing module m_ebr_w4 in library work.

	EBRADRWIDTH=32'b00000000000000000000000000001010
	prg0=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000001001010101010101010100000000110100111101010000001101000100010000110100010100000011010000110100010001001111000000001111111100000000000000000000000011110000000000000000000100000000000000000000000011110000000011110000000011110000000000000000000000010001000100010010000000000011010001000000001100110011010100000000010001000000000000000000000000000000000000000000110100000000
	prg1=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	NrRamsHere=32'b00000000000000000000000000000001
   Generated name = m_ebr_w4_10s_1s_Z10

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr_w4.v":8:7:8:14|Synthesizing module m_ebr_w4 in library work.

	EBRADRWIDTH=32'b00000000000000000000000000001010
	prg0=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011010101000111010010101010000110000001000100101011100000010000000111100001000010111000000100000001000011101110001011000001111111100000000000000000000000011010001111100110000000110000000000000000000000011110000000011110000000011110000000000000000000000000000000000000011010001100101100001111100000110001010000100010000000010000000100000000000000000000000000000000000101000000000
	prg1=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	NrRamsHere=32'b00000000000000000000000000000001
   Generated name = m_ebr_w4_10s_1s_Z11

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr_w8.v":8:7:8:14|Synthesizing module m_ebr_w8 in library work.

	EBRADRWIDTH=32'b00000000000000000000000000001010
	prg0=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110101100001110000000000000000011111111000000000000000000000000000010001111111000000000111111000000000000001000111111100000000000000000111111111111111000000000010000000000100011111110000000001111111000000000000000000000000011111100000010110000000011111111111111110000000000000000000000000000000000000000000000001111111011111110011111110000000001100000000000000100000000000000000000000000000000000000000000001111111100000000000000001111111100000000000000001111111100000000000000000000000000000000000000000000000011111010000000000000000011111100111111001111111011111110000000001111111000001000000000000000000000000000000000000000000000001000111111100000000000000001000000000000000001100000000000001000000000000000000000000000000000000000110111100000000000000000
	prg1=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg2=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg3=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	NrRamsHere=32'b00000000000000000000000000000010
   Generated name = m_ebr_w8_10s_2s_Z12

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr_w4.v":8:7:8:14|Synthesizing module m_ebr_w4 in library work.

	EBRADRWIDTH=32'b00000000000000000000000000001010
	prg0=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010111110000000001111000000000000100011100000110000001000111000000000111111100000000010001110000011100000000000001100101100001111111100000000000000000000000011101110111100000000000000000000000000000000000011110000000011110000000011110000000000000000000000001010000000001100110011101110000011101000000000000000000000001000111000000001000000000000000000000000000000000000111000000000
	prg1=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	NrRamsHere=32'b00000000000000000000000000000001
   Generated name = m_ebr_w4_10s_1s_Z13

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr_w4.v":8:7:8:14|Synthesizing module m_ebr_w4 in library work.

	EBRADRWIDTH=32'b00000000000000000000000000001010
	prg0=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000001111000000000000000011110000111100000000111100000000111111110000010000001111000011110000000000001111000000001111111100000000000000000000000011111111011100000110000001000000000000000000000011110000000011110000000011110000000000000000000000001111000000001111111111111111000011110000000000000000000000000000111100000000000000000110000010000000000000000000110100000000
	prg1=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	NrRamsHere=32'b00000000000000000000000000000001
   Generated name = m_ebr_w4_10s_1s_Z14

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ebr.v":27:7:27:11|Synthesizing module m_ebr in library work.

	EBRADRWIDTH=32'b00000000000000000000000000001010
	prg00=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110101111011111111100000110111100001110101000000010010000100011000000001010001010000010101100110000000000110101000100101001001111111111101001010000010100010011000000000101010101010101000100110000000001010101000001010011001100000000000001001000001000100011000010001100000000100010100000111111111000000011000011101110001100000000100001001010001100000011111111001001111111110000011011110000000001010101000001010011001100001000110000000010001010000011111111100000001100001110111000110000000010000100101000110000001100000000000001000000110001100011111111111111010000000100000100111111111000000011000111101110001100000000100001001010001100000011010000000101010100000101001100110000100011000000001000101000001111111110000000110000111011100011000000001000010010100011000000111111111000000011000111101110001100000000100001001010001100000011000000000111010010100010001000110000000001110100101001000010001111111100000111111111000001101111000010110110000000000000000010110000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111011011111111100000110111111111110000100000100111011100011011111111111000010000000100100110000000000110000101000100010001101100000000000000000000010110111000000000001000110000001100100110100000010000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111100000000000000000000000000000000000000000000000000000000110010001111111111111111011111111111111100000000000000001111111111111111000000000000000000000000111111111111111111111111111111110111111100000000000000000000000011001000000000000000000000000000000000000000000000000000000000010000100000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000110011111111010000000010001111011100011000000000000000110000010000100110000000000000001000000001001001111111100001100100000000011100011111111000100000010010110111000111111111001100000100011111010001111111110010100111110010011100011000000001000010010100100000000111111111001110100011011101110001100001000110000000010010000000011000000000001001101010011000100110000000010000011011000110011001100000000101000111000001110110011000000000001010101010011100100110000000000010000100000001001001100001000000000000010011000100011111111100000010000011110111000110000000010000100101001000000001100000001000000000000001000010011000000001000000000000000100100110000000000000000000000000001000001100000000000000000000000000000000000000000000000000000000001001000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000110111101010110110111010101111100000000000000000000000000000100000000000000000000000000000000000
	prg01=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg02=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg03=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg04=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg05=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg06=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg07=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg08=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg09=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg0A=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg0B=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg0C=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg0D=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg0E=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg0F=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	pb7=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	pb6=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	pb5=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	pb4=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	pb3=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	pb2=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	pb1=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	pb0=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000011011110010010000100011100000101011001100010010100100110000010100010011010101010001001100000101001100111000001000100011001000101000001100001110111000111010001100000011111100000110111100000101001100110010001010000011000011101110001110100011000000110000110001100011000001000001001100011110111000111010001100000011000001010011001100100010100000110000111011100011101000110000001100011110111000111010001100000011101000100010001110100100001000111111000001101111000000000000101100000000000000001111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000011011110100111011100011100000001001001110100010001000110000000010110111100000011001001100000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000001100100001111111111111111111111111111111000000001111111111111111011111110000000011001000000000000000000000000001000010000000000000000000000000000000000010000000011001110001111011100011100000100001001100000000100100110000000011100011100101101110001110001111101000111110010011100011101001000000001101101110111000110010010000000011010100110001001101100011001100111000001110110011010100111001001110000000100100110010011000100011000111101110001110100100000000110000001000010011000000001001001100000000000100000000000000000000000000000000010000000000000000110000000000000000000000000000000000000000000100000000000000000000101110101011111000000000000010000000000000000000
	ph7=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	ph6=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	ph5=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	ph4=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	ph3=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	ph2=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	ph1=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	ph0=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101011110111110000111010100000000000001010001000000000001101011111111110100101000000000101010100000000010101010000000000000100000010001100000011111110000000110000000010000100111111001001111100000000010101010000100011000000111111100000001100000000100001000000000000000100111111111111010011111110000000110000000010000100010000000101010100001000110000001111111000000011000000001000010011111110000000110000000010000100000000000111010000000000011101001111110000011111000010110110000000000000000000001111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110110111111111111000010000011111111111000000000000001100000110000000000000000000000001000101000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000011111111111111110000000000000000000000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111101000000001000000000000000100000000000000011111110000110010111111000100000011111110011000001111111001010011000000001000010011111110011101000000100011000000000000000001001100000000100000110000000010100011000000000001010100000000000100000000100000000000111111100000010000000000100001000000000100000000000000001000000000000000000000000110000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000110111101010110100000000000000000000000000000000
   Generated name = m_ebr_Z15

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ram.v":72:7:72:11|Synthesizing module m_ram in library work.

	HIGHLEVEL=32'b00000000000000000000000000000000
	SRAMADRWIDTH=32'b00000000000000000000000000000000
   Generated name = m_ram_0s_0s

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_rai.v":52:7:52:11|Synthesizing module m_rai in library work.

	HIGHLEVEL=32'b00000000000000000000000000000000
	EBRADRWIDTH=32'b00000000000000000000000000001010
   Generated name = m_rai_0s_10s

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_wai.v":39:7:39:11|Synthesizing module m_wai in library work.

	HIGHLEVEL=32'b00000000000000000000000000000000
	EBRADRWIDTH=32'b00000000000000000000000000001010
   Generated name = m_wai_0s_10s

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_RVC.v":152:7:152:11|Synthesizing module m_RVC in library work.

	RVC=32'b00000000000000000000000000000000
   Generated name = m_RVC_0s

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_opreg.v":32:7:32:13|Synthesizing module m_opreg in library work.

	HIGHLEVEL=32'b00000000000000000000000000000000
	RVC=32'b00000000000000000000000000000000
   Generated name = m_opreg_0s_0s

@N: CG364 :"/home/bnossum/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v":75:7:75:13|Synthesizing module SB_DFFE in library work.

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_condcode.v":8:7:8:16|Synthesizing module m_condcode in library work.

	HIGHLEVEL=32'b00000000000000000000000000000000
	MULDIV=32'b00000000000000000000000000000000
   Generated name = m_condcode_0s_0s

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_shiftcounter.v":28:7:28:20|Synthesizing module m_shiftcounter in library work.

	HIGHLEVEL=32'b00000000000000000000000000000000
   Generated name = m_shiftcounter_0s

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ice_shortcuts.v":9:7:9:11|Synthesizing module bn_l4 in library work.

	I=16'b0010001000100010
   Generated name = bn_l4_8738

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ice_shortcuts.v":28:7:28:15|Synthesizing module bn_lcy4_b in library work.

	I=16'b1001001110000010
   Generated name = bn_lcy4_b_37762

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ice_shortcuts.v":18:7:18:13|Synthesizing module bn_lcy4 in library work.

	I=16'b1110001000101110
   Generated name = bn_lcy4_57902

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ice_shortcuts.v":9:7:9:11|Synthesizing module bn_l4 in library work.

	I=16'b0000000010101010
   Generated name = bn_l4_170

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_progressctrl.v":8:7:8:20|Synthesizing module m_progressctrl in library work.

	HIGHLEVEL=32'b00000000000000000000000000000000
	SRAMADRWIDTH=32'b00000000000000000000000000000000
	MULDIV=32'b00000000000000000000000000000000
	NO_CYCLECNT=32'b00000000000000000000000000000000
	MTIMETAP=32'b00000000000000000000000000000000
	MTIMETAP_LOWLIM=32'b00000000000000000000000000001110
	DISREGARD_WB4_3_55=32'b00000000000000000000000000000001
	RVC=32'b00000000000000000000000000000000
	sel_o_HIGHLEVEL=32'b00000000000000000000000000000000
	stb_HIGHLEVEL=32'b00000000000000000000000000000001
	we_HIGHLEVEL=32'b00000000000000000000000000000001
	enaQ_HIGHLEVEL=32'b00000000000000000000000000000001
	iwe_HIGHLEVEL=32'b00000000000000000000000000000000
	qACK_HIGHLEVEL=32'b00000000000000000000000000000000
	RVC_HIGHLEVEL=32'b00000000000000000000000000000000
   Generated name = m_progressctrl_Z16

@N: CG364 :"/home/bnossum/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v":94:7:94:15|Synthesizing module SB_DFFESS in library work.

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ucode.v":10:7:10:13|Synthesizing module m_ucode in library work.

	NO_UCODEOPT=32'b00000000000000000000000000000000
	MULDIV=32'b00000000000000000000000000000000
	RVC=32'b00000000000000000000000000000000
   Generated name = m_ucode_0s_0s_0s

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ice_shortcuts.v":38:7:38:12|Synthesizing module bn_l4v in library work.

	I=16'b0000000000010000
   Generated name = bn_l4v_16

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ice_shortcuts.v":38:7:38:12|Synthesizing module bn_l4v in library work.

	I=16'b1000000000000000
   Generated name = bn_l4v_32768

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../generated/m_2ebr.v":50:7:50:12|Synthesizing module m_2ebr in library work.

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_illegalop.v":1:7:1:17|Synthesizing module m_illegalop in library work.

	LAZY_DECODE=32'b00000000000000000000000000000010
	MULDIV=32'b00000000000000000000000000000000
   Generated name = m_illegalop_2s_0s

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ucodepc.v":56:7:56:15|Synthesizing module m_ucodepc in library work.

	LAZY_DECODE=32'b00000000000000000000000000000010
	MULDIV=32'b00000000000000000000000000000000
	RVC=32'b00000000000000000000000000000000
   Generated name = m_ucodepc_2s_0s_0s

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_shlr.v":31:7:31:12|Synthesizing module m_shlr in library work.

	ALUWIDTH=32'b00000000000000000000000000100000
	MULDIV=32'b00000000000000000000000000000000
	HIGHLEVEL=32'b00000000000000000000000000000001
   Generated name = m_shlr_32s_0s_1s

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_midgetv_core.v":364:7:364:20|Synthesizing module m_midgetv_core in library work.

	ucodeopt_HAS_MINSTRET=32'b00000000000000000000000000000000
	ucodeopt_HAS_EBR_MINSTRET=32'b00000000000000000000000000000000
	RVC=32'b00000000000000000000000000000000
	MULDIV=32'b00000000000000000000000000000000
	SRAMADRWIDTH=32'b00000000000000000000000000000000
	EBRADRWIDTH=32'b00000000000000000000000000001010
	IWIDTH=32'b00000000000000000000000000100000
	NO_CYCLECNT=32'b00000000000000000000000000000000
	MTIMETAP=32'b00000000000000000000000000000000
	HIGHLEVEL=32'b00000000000000000000000000000000
	DAT_I_ZERO_WHEN_INACTIVE=32'b00000000000000000000000000000001
	DBGA=32'b00000000000000000000000000000000
	prg00=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110101111011111111100000110111100001110101000000010010000100011000000001010001010000010101100110000000000110101000100101001001111111111101001010000010100010011000000000101010101010101000100110000000001010101000001010011001100000000000001001000001000100011000010001100000000100010100000111111111000000011000011101110001100000000100001001010001100000011111111001001111111110000011011110000000001010101000001010011001100001000110000000010001010000011111111100000001100001110111000110000000010000100101000110000001100000000000001000000110001100011111111111111010000000100000100111111111000000011000111101110001100000000100001001010001100000011010000000101010100000101001100110000100011000000001000101000001111111110000000110000111011100011000000001000010010100011000000111111111000000011000111101110001100000000100001001010001100000011000000000111010010100010001000110000000001110100101001000010001111111100000111111111000001101111000010110110000000000000000010110000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111011011111111100000110111111111110000100000100111011100011011111111111000010000000100100110000000000110000101000100010001101100000000000000000000010110111000000000001000110000001100100110100000010000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111100000000000000000000000000000000000000000000000000000000110010001111111111111111011111111111111100000000000000001111111111111111000000000000000000000000111111111111111111111111111111110111111100000000000000000000000011001000000000000000000000000000000000000000000000000000000000010000100000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000110011111111010000000010001111011100011000000000000000110000010000100110000000000000001000000001001001111111100001100100000000011100011111111000100000010010110111000111111111001100000100011111010001111111110010100111110010011100011000000001000010010100100000000111111111001110100011011101110001100001000110000000010010000000011000000000001001101010011000100110000000010000011011000110011001100000000101000111000001110110011000000000001010101010011100100110000000000010000100000001001001100001000000000000010011000100011111111100000010000011110111000110000000010000100101001000000001100000001000000000000001000010011000000001000000000000000100100110000000000000000000000000001000001100000000000000000000000000000000000000000000000000000000001001000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000110111101010110110111010101111100000000000000000000000000000100000000000000000000000000000000000
	prg01=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg02=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg03=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg04=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg05=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg06=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg07=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg08=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg09=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg0A=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg0B=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg0C=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg0D=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg0E=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	prg0F=4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	LAZY_DECODE=32'b00000000000000000000000000000010
	DISREGARD_WB4_3_55=32'b00000000000000000000000000000001
	ALUWIDTH=32'b00000000000000000000000000100000
	MTIMETAP_LOWLIM=32'b00000000000000000000000000001110
	NO_UCODEOPT=32'b00000000000000000000000000000000
	xHIGHLEVEL=32'b00000000000000000000000000000001
   Generated name = m_midgetv_core_Z17

@N: CG364 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":46:7:46:9|Synthesizing module top in library work.

@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_shlr.v":43:26:43:28|Input clk is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_shlr.v":44:26:44:31|Input loadMn is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_shlr.v":45:26:45:28|Input ceM is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_shlr.v":46:26:46:29|Input clrM is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_shlr.v":47:26:47:32|Input cmb_rF2 is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_shlr.v":48:26:48:31|Input ADR_O0 is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_shlr.v":49:26:49:30|Input DAT_O is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ucodepc.v":74:16:74:18|Input pc1 is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ucodepc.v":75:16:75:28|Input was_rvc_instr is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_progressctrl.v":16:17:16:25|Input sysregack is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_progressctrl.v":33:17:33:20|Input sa12 is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_progressctrl.v":39:17:39:33|Input lastshiftoverride is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_progressctrl.v":40:17:40:20|Input sa20 is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_progressctrl.v":41:17:41:20|Input sa21 is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_progressctrl.v":42:17:42:20|Input sa22 is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_progressctrl.v":43:17:43:20|Input sa23 is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_condcode.v":16:17:16:24|Input use_dinx is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_condcode.v":17:17:17:26|Input cond_holdq is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_condcode.v":18:17:18:19|Input ceM is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_condcode.v":19:17:19:21|Input s_alu is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_condcode.v":21:17:21:20|Input sa14 is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_RVC.v":156:22:156:24|Input pc1 is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_RVC.v":157:22:157:24|Input luh is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_ram.v":82:18:82:22|Input bmask is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_alu.v":236:26:236:29|Input sa27 is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_alu.v":236:31:236:34|Input sa26 is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_alu.v":236:36:236:39|Input sa25 is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_alu.v":236:41:236:44|Input sa24 is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_alu_carryin.v":75:16:75:26|Input mod_s_alu_1 is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_alu_carryin.v":75:29:75:35|Input s_alu_1 is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_alu_carryin.v":75:37:75:48|Input muldivregmsb is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_cyclecnt.v":107:18:107:27|Input pcinc_by_2 is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_cyclecnt.v":108:18:108:32|Input ctrl_pcinc_by_2 is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":35:23:35:27|Input STB_O is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":36:23:36:31|Input MULDIVREG is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":37:23:37:27|Input Dsram is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":38:23:38:26|Input clrM is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":39:23:39:25|Input ceM is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":40:23:40:27|Input ADR_O is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":41:23:41:25|Input mie is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":42:23:42:26|Input mpie is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":43:23:43:26|Input meie is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":44:23:44:33|Input mrinstretie is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":45:23:45:26|Input msie is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":46:23:46:26|Input mtie is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":47:23:47:32|Input mtimeincie is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":48:23:48:33|Input mrinstretip is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":49:23:49:26|Input msip is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":50:23:50:26|Input mtip is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":51:23:51:32|Input mtimeincip is unused.
@N: CL159 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":52:23:52:26|Input meip is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 12 12:21:41 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":46:7:46:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":46:7:46:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 12 12:21:41 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 12 12:21:41 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/synwork/t1_comp.srs changed - recompiling
@N: NF107 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":46:7:46:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":46:7:46:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 12 12:21:43 2020

###########################################################]
# Mon Oct 12 12:21:43 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1_scck.rpt 
Printing clock  summary report in "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)

@N: BN115 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_midgetv_core.v":926:3:926:10|Removing instance inst_ram (in view: work.m_midgetv_core_Z17(verilog)) of type view:work.m_ram_0s_0s(verilog) because it does not drive other instances.
@N: BN115 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_midgetv_core.v":1258:5:1258:13|Removing instance inst_shlr (in view: work.m_midgetv_core_Z17(verilog)) of type view:work.m_shlr_32s_0s_1s(verilog) because it does not drive other instances.
@N: BN362 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_progressctrl.v":233:9:233:14|Removing sequential instance genblk4\.rctrlreg_we (in view: work.m_progressctrl_Z16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_progressctrl.v":137:19:137:25|Removing sequential instance blka\.r_asel0 (in view: work.m_progressctrl_Z16(verilog)) of type view:sb_ice.SB_DFFESR(PRIM) because it does not drive other instances.
@N: BN362 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_progressctrl.v":138:19:138:25|Removing sequential instance blka\.r_asel1 (in view: work.m_progressctrl_Z16(verilog)) of type view:sb_ice.SB_DFFESR(PRIM) because it does not drive other instances.
@N: BN362 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_progressctrl.v":139:19:139:25|Removing sequential instance blka\.r_asel2 (in view: work.m_progressctrl_Z16(verilog)) of type view:sb_ice.SB_DFFESR(PRIM) because it does not drive other instances.
@N: BN362 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_opreg.v":62:17:62:23|Removing sequential instance genblk1\.OpC15_0\[1\] (in view: work.m_opreg_0s_0s(verilog)) of type view:sb_ice.SB_DFFE(PRIM) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
System      148.6 MHz     6.730         system       system_clkgroup           0    
top|CLK     124.4 MHz     8.040         inferred     Autoconstr_clkgroup_0     129  
====================================================================================

@W: MT529 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":222:3:222:8|Found inferred clock top|CLK which controls 129 sequential elements including i_BBUART.usartTX. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 52MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 12 12:21:43 2020

###########################################################]
# Mon Oct 12 12:21:43 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@W: BN132 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":89:9:89:14|Removing instance inst_midgetv_core.inst_inputmux.genblk1.ireg[31] because it is equivalent to instance inst_midgetv_core.inst_inputmux.genblk1.ireg[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":89:9:89:14|Removing instance inst_midgetv_core.inst_inputmux.genblk1.ireg[30] because it is equivalent to instance inst_midgetv_core.inst_inputmux.genblk1.ireg[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":89:9:89:14|Removing instance inst_midgetv_core.inst_inputmux.genblk1.ireg[29] because it is equivalent to instance inst_midgetv_core.inst_inputmux.genblk1.ireg[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":89:9:89:14|Removing instance inst_midgetv_core.inst_inputmux.genblk1.ireg[28] because it is equivalent to instance inst_midgetv_core.inst_inputmux.genblk1.ireg[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":89:9:89:14|Removing instance inst_midgetv_core.inst_inputmux.genblk1.ireg[27] because it is equivalent to instance inst_midgetv_core.inst_inputmux.genblk1.ireg[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":89:9:89:14|Removing instance inst_midgetv_core.inst_inputmux.genblk1.ireg[26] because it is equivalent to instance inst_midgetv_core.inst_inputmux.genblk1.ireg[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":89:9:89:14|Removing instance inst_midgetv_core.inst_inputmux.genblk1.ireg[25] because it is equivalent to instance inst_midgetv_core.inst_inputmux.genblk1.ireg[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":89:9:89:14|Removing instance inst_midgetv_core.inst_inputmux.genblk1.ireg[24] because it is equivalent to instance inst_midgetv_core.inst_inputmux.genblk1.ireg[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":89:9:89:14|Removing instance inst_midgetv_core.inst_inputmux.genblk1.ireg[23] because it is equivalent to instance inst_midgetv_core.inst_inputmux.genblk1.ireg[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":89:9:89:14|Removing instance inst_midgetv_core.inst_inputmux.genblk1.ireg[22] because it is equivalent to instance inst_midgetv_core.inst_inputmux.genblk1.ireg[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":89:9:89:14|Removing sequential instance inst_midgetv_core.inst_inputmux.genblk1\.ireg[0] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -6.06ns		 286 /        12
   2		0h:00m:00s		    -6.06ns		 285 /        12

   3		0h:00m:00s		    -6.06ns		 285 /        12


   4		0h:00m:00s		    -6.06ns		 285 /        12
@A: BN291 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":254:3:254:8|Boundary register i_LEDs.LED1 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":254:3:254:8|Boundary register i_LEDs.LED2 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":254:3:254:8|Boundary register i_LEDs.LED4 (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":57:11:57:13|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net inst_midgetv_core.enaQ.
@N: FX1017 :|SB_GB inserted on the net inst_midgetv_core.inst_immexp_zfind_q.nsa14_or_nCORERUNNING.
@N: FX1017 :|SB_GB inserted on the net inst_midgetv_core.sa12.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 98 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               98         i_LEDs.bluesource_is_uart
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 139MB)

Writing Analyst data base /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/synwork/t1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.edf
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 15 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 14 
@W: FX708 |Found invalid parameter 14 
@W: FX708 |Found invalid parameter 14 
@W: FX708 |Found invalid parameter 14 
@W: FX708 |Found invalid parameter 9 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 12 
@W: FX708 |Found invalid parameter 2 
@W: FX708 |Found invalid parameter 2 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 141MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)

@W: MT246 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../generated/m_2ebr.v":384:21:384:26|Blackbox SB_RAM40_4K is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|CLK with period 17.66ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 12 12:21:45 2020
#


Top view:               top
Requested Frequency:    56.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.117

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            56.6 MHz      48.1 MHz      17.661        20.777        -3.117     inferred     Autoconstr_clkgroup_0
System             60.1 MHz      51.1 MHz      16.650        19.588        -2.938     system       system_clkgroup      
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  16.650      -2.938  |  No paths    -      |  No paths    -      |  No paths    -    
System    top|CLK  |  17.661      -2.908  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   System   |  17.661      -2.136  |  No paths    -      |  No paths    -      |  No paths    -    
top|CLK   top|CLK  |  17.661      -3.117  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                                                Starting                                         Arrival           
Instance                                                        Reference     Type          Pin     Net          Time        Slack 
                                                                Clock                                                              
-----------------------------------------------------------------------------------------------------------------------------------
inst_midgetv_core.inst_immexp_zfind_q.genblk1\.blk0\[1\]\.r     top|CLK       SB_DFFESR     Q       ADR_O[1]     0.796       -3.117
inst_midgetv_core.inst_mimux.genblk1\.sa00mod_r                 top|CLK       SB_DFF        Q       sa00mod      0.796       -3.013
inst_midgetv_core.inst_immexp_zfind_q.genblk1\.blk0\[2\]\.r     top|CLK       SB_DFFESR     Q       ADR_O[2]     0.796       -2.917
inst_midgetv_core.inst_immexp_zfind_q.genblk1\.blk0\[3\]\.r     top|CLK       SB_DFFESR     Q       ADR_O[3]     0.796       -2.717
inst_midgetv_core.inst_immexp_zfind_q.genblk1\.blk0\[4\]\.r     top|CLK       SB_DFFESR     Q       ADR_O[4]     0.796       -2.517
inst_midgetv_core.inst_immexp_zfind_q.genblk1\.blk0\[5\]\.r     top|CLK       SB_DFFESR     Q       ADR_O[5]     0.796       -2.317
inst_midgetv_core.inst_immexp_zfind_q.genblk1\.blk0\[6\]\.r     top|CLK       SB_DFFESR     Q       ADR_O[6]     0.796       -2.117
inst_midgetv_core.inst_immexp_zfind_q.genblk1\.blk0\[7\]\.r     top|CLK       SB_DFFESR     Q       QQ[7]        0.796       -1.917
inst_midgetv_core.inst_immexp_zfind_q.genblk1\.blk0\[8\]\.r     top|CLK       SB_DFFESR     Q       QQ[8]        0.796       -1.717
inst_midgetv_core.inst_immexp_zfind_q.genblk1\.blk0\[9\]\.r     top|CLK       SB_DFFESR     Q       QQ[9]        0.796       -1.517
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                                      Required           
Instance                                                                     Reference     Type            Pin           Net               Time         Slack 
                                                                             Clock                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.reg_d18                      top|CLK       SB_DFFE         D             instr1x110100     17.506       -3.117
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode0                       top|CLK       SB_RAM40_4K     RADDR[0]      minx_0_i[0]       17.661       -2.136
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode1                       top|CLK       SB_RAM40_4K     RADDR[0]      minx_0_i[0]       17.661       -2.136
inst_midgetv_core.inst_progressctrl.genblk3\.rSTB_O                          top|CLK       SB_DFF          D             rSTB_O            17.506       -0.884
inst_midgetv_core.inst_ebr.ebrh.genblk1\.ebrh.genblk1\.ebrh.genblk1\.mem     top|CLK       SB_RAM40_4K     WDATA[13]     B[31]             17.661       -0.176
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrh.genblk1\.ebrh.genblk1\.mem     top|CLK       SB_RAM40_4K     RADDR[2]      Rai[4]            17.661       0.006 
inst_midgetv_core.inst_ebr.ebrh.genblk1\.ebrh.genblk1\.ebrb.genblk1\.mem     top|CLK       SB_RAM40_4K     RADDR[2]      Rai[4]            17.661       0.006 
inst_midgetv_core.inst_ebr.ebrh.genblk1\.ebrh.genblk1\.ebrh.genblk1\.mem     top|CLK       SB_RAM40_4K     RADDR[2]      Rai[4]            17.661       0.006 
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrb.genblk1\.mem     top|CLK       SB_RAM40_4K     RADDR[2]      Rai[4]            17.661       0.006 
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrh.genblk1\.mem     top|CLK       SB_RAM40_4K     RADDR[2]      Rai[4]            17.661       0.006 
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      17.661
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.506

    - Propagation time:                      20.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.117

    Number of logic level(s):                37
    Starting point:                          inst_midgetv_core.inst_immexp_zfind_q.genblk1\.blk0\[1\]\.r / Q
    Ending point:                            inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.reg_d18 / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                              Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
inst_midgetv_core.inst_immexp_zfind_q.genblk1\.blk0\[1\]\.r       SB_DFFESR     Q        Out     0.796     0.796       -         
ADR_O[1]                                                          Net           -        -       1.599     -           3         
inst_midgetv_core.inst_mimux.genblk1\.cmb\[0\]                    SB_LUT4       I0       In      -         2.395       -         
inst_midgetv_core.inst_mimux.genblk1\.cmb\[0\]                    SB_LUT4       O        Out     0.661     3.056       -         
Di[0]                                                             Net           -        -       1.371     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[0\].l                 SB_LUT4       I2       In      -         4.427       -         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[0\].l                 SB_LUT4       O        Out     0.558     4.986       -         
fabvar_6[0]                                                       Net           -        -       0.905     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[0\].y                 SB_CARRY      I0       In      -         5.891       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[0\].y                 SB_CARRY      CO       Out     0.380     6.270       -         
fabvar_8[0]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].y                 SB_CARRY      CI       In      -         6.284       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].y                 SB_CARRY      CO       Out     0.186     6.470       -         
fabvar_8[1]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[2\].y                 SB_CARRY      CI       In      -         6.484       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[2\].y                 SB_CARRY      CO       Out     0.186     6.670       -         
fabvar_8[2]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[3\].y                 SB_CARRY      CI       In      -         6.684       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[3\].y                 SB_CARRY      CO       Out     0.186     6.870       -         
fabvar_8[3]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[4\].y                 SB_CARRY      CI       In      -         6.884       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[4\].y                 SB_CARRY      CO       Out     0.186     7.070       -         
fabvar_8[4]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[5\].y                 SB_CARRY      CI       In      -         7.084       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[5\].y                 SB_CARRY      CO       Out     0.186     7.270       -         
fabvar_8[5]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[6\].y                 SB_CARRY      CI       In      -         7.284       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[6\].y                 SB_CARRY      CO       Out     0.186     7.470       -         
fabvar_8[6]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[7\].y                 SB_CARRY      CI       In      -         7.484       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[7\].y                 SB_CARRY      CO       Out     0.186     7.670       -         
fabvar_8[7]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[8\].y                 SB_CARRY      CI       In      -         7.684       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[8\].y                 SB_CARRY      CO       Out     0.186     7.870       -         
fabvar_8[8]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[9\].y                 SB_CARRY      CI       In      -         7.884       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[9\].y                 SB_CARRY      CO       Out     0.186     8.070       -         
fabvar_8[9]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[10\].y                SB_CARRY      CI       In      -         8.084       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[10\].y                SB_CARRY      CO       Out     0.186     8.270       -         
fabvar_8[10]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[11\].y                SB_CARRY      CI       In      -         8.284       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[11\].y                SB_CARRY      CO       Out     0.186     8.470       -         
fabvar_8[11]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[12\].y                SB_CARRY      CI       In      -         8.484       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[12\].y                SB_CARRY      CO       Out     0.186     8.670       -         
fabvar_8[12]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[13\].y                SB_CARRY      CI       In      -         8.684       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[13\].y                SB_CARRY      CO       Out     0.186     8.870       -         
fabvar_8[13]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[14\].y                SB_CARRY      CI       In      -         8.884       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[14\].y                SB_CARRY      CO       Out     0.186     9.070       -         
fabvar_8[14]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[15\].y                SB_CARRY      CI       In      -         9.084       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[15\].y                SB_CARRY      CO       Out     0.186     9.270       -         
fabvar_8[15]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[16\].y                SB_CARRY      CI       In      -         9.284       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[16\].y                SB_CARRY      CO       Out     0.186     9.470       -         
fabvar_8[16]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[17\].y                SB_CARRY      CI       In      -         9.484       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[17\].y                SB_CARRY      CO       Out     0.186     9.670       -         
fabvar_8[17]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[18\].y                SB_CARRY      CI       In      -         9.684       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[18\].y                SB_CARRY      CO       Out     0.186     9.870       -         
fabvar_8[18]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[19\].y                SB_CARRY      CI       In      -         9.884       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[19\].y                SB_CARRY      CO       Out     0.186     10.070      -         
fabvar_8[19]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[20\].y                SB_CARRY      CI       In      -         10.084      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[20\].y                SB_CARRY      CO       Out     0.186     10.270      -         
fabvar_8[20]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[21\].y                SB_CARRY      CI       In      -         10.284      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[21\].y                SB_CARRY      CO       Out     0.186     10.470      -         
fabvar_8[21]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[22\].y                SB_CARRY      CI       In      -         10.484      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[22\].y                SB_CARRY      CO       Out     0.186     10.670      -         
fabvar_8[22]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[23\].y                SB_CARRY      CI       In      -         10.684      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[23\].y                SB_CARRY      CO       Out     0.186     10.870      -         
fabvar_8[23]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[24\].y                SB_CARRY      CI       In      -         10.884      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[24\].y                SB_CARRY      CO       Out     0.186     11.070      -         
fabvar_8[24]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[25\].y                SB_CARRY      CI       In      -         11.084      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[25\].y                SB_CARRY      CO       Out     0.186     11.270      -         
fabvar_8[25]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[26\].y                SB_CARRY      CI       In      -         11.284      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[26\].y                SB_CARRY      CO       Out     0.186     11.470      -         
fabvar_8[26]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[27\].y                SB_CARRY      CI       In      -         11.484      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[27\].y                SB_CARRY      CO       Out     0.186     11.670      -         
fabvar_8[27]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[28\].y                SB_CARRY      CI       In      -         11.684      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[28\].y                SB_CARRY      CO       Out     0.186     11.870      -         
fabvar_8[28]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[29\].y                SB_CARRY      CI       In      -         11.884      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[29\].y                SB_CARRY      CO       Out     0.186     12.070      -         
fabvar_8[29]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[30\].y                SB_CARRY      CI       In      -         12.084      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[30\].y                SB_CARRY      CO       Out     0.186     12.270      -         
fabvar_8[30]                                                      Net           -        -       0.386     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[31\].l                SB_LUT4       I3       In      -         12.656      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[31\].l                SB_LUT4       O        Out     0.465     13.121      -         
B[31]                                                             Net           -        -       1.371     -           7         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                        SB_LUT4       I1       In      -         14.492      -         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                        SB_LUT4       O        Out     0.558     15.050      -         
minx_0_i[0]                                                       Net           -        -       1.371     -           3         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq0100.l         SB_LUT4       I0       In      -         16.421      -         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq0100.l         SB_LUT4       O        Out     0.661     17.083      -         
instr0100                                                         Net           -        -       1.371     -           1         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq1x110100.l     SB_LUT4       I0       In      -         18.454      -         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq1x110100.l     SB_LUT4       O        Out     0.661     19.115      -         
instr1x110100                                                     Net           -        -       1.507     -           1         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.reg_d18           SB_DFFE       D        In      -         20.622      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 20.777 is 10.476(50.4%) logic and 10.301(49.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      17.661
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.506

    - Propagation time:                      20.519
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.013

    Number of logic level(s):                37
    Starting point:                          inst_midgetv_core.inst_mimux.genblk1\.sa00mod_r / Q
    Ending point:                            inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.reg_d18 / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
inst_midgetv_core.inst_mimux.genblk1\.sa00mod_r                   SB_DFF       Q        Out     0.796     0.796       -         
sa00mod                                                           Net          -        -       1.599     -           32        
inst_midgetv_core.inst_mimux.genblk1\.cmb\[0\]                    SB_LUT4      I2       In      -         2.395       -         
inst_midgetv_core.inst_mimux.genblk1\.cmb\[0\]                    SB_LUT4      O        Out     0.558     2.953       -         
Di[0]                                                             Net          -        -       1.371     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[0\].l                 SB_LUT4      I2       In      -         4.324       -         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[0\].l                 SB_LUT4      O        Out     0.558     4.882       -         
fabvar_6[0]                                                       Net          -        -       0.905     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[0\].y                 SB_CARRY     I0       In      -         5.787       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[0\].y                 SB_CARRY     CO       Out     0.380     6.167       -         
fabvar_8[0]                                                       Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].y                 SB_CARRY     CI       In      -         6.181       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].y                 SB_CARRY     CO       Out     0.186     6.367       -         
fabvar_8[1]                                                       Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[2\].y                 SB_CARRY     CI       In      -         6.381       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[2\].y                 SB_CARRY     CO       Out     0.186     6.567       -         
fabvar_8[2]                                                       Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[3\].y                 SB_CARRY     CI       In      -         6.581       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[3\].y                 SB_CARRY     CO       Out     0.186     6.767       -         
fabvar_8[3]                                                       Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[4\].y                 SB_CARRY     CI       In      -         6.781       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[4\].y                 SB_CARRY     CO       Out     0.186     6.967       -         
fabvar_8[4]                                                       Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[5\].y                 SB_CARRY     CI       In      -         6.981       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[5\].y                 SB_CARRY     CO       Out     0.186     7.167       -         
fabvar_8[5]                                                       Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[6\].y                 SB_CARRY     CI       In      -         7.181       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[6\].y                 SB_CARRY     CO       Out     0.186     7.367       -         
fabvar_8[6]                                                       Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[7\].y                 SB_CARRY     CI       In      -         7.381       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[7\].y                 SB_CARRY     CO       Out     0.186     7.567       -         
fabvar_8[7]                                                       Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[8\].y                 SB_CARRY     CI       In      -         7.581       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[8\].y                 SB_CARRY     CO       Out     0.186     7.767       -         
fabvar_8[8]                                                       Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[9\].y                 SB_CARRY     CI       In      -         7.781       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[9\].y                 SB_CARRY     CO       Out     0.186     7.967       -         
fabvar_8[9]                                                       Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[10\].y                SB_CARRY     CI       In      -         7.981       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[10\].y                SB_CARRY     CO       Out     0.186     8.167       -         
fabvar_8[10]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[11\].y                SB_CARRY     CI       In      -         8.181       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[11\].y                SB_CARRY     CO       Out     0.186     8.367       -         
fabvar_8[11]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[12\].y                SB_CARRY     CI       In      -         8.381       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[12\].y                SB_CARRY     CO       Out     0.186     8.567       -         
fabvar_8[12]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[13\].y                SB_CARRY     CI       In      -         8.581       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[13\].y                SB_CARRY     CO       Out     0.186     8.767       -         
fabvar_8[13]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[14\].y                SB_CARRY     CI       In      -         8.781       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[14\].y                SB_CARRY     CO       Out     0.186     8.967       -         
fabvar_8[14]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[15\].y                SB_CARRY     CI       In      -         8.981       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[15\].y                SB_CARRY     CO       Out     0.186     9.167       -         
fabvar_8[15]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[16\].y                SB_CARRY     CI       In      -         9.181       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[16\].y                SB_CARRY     CO       Out     0.186     9.367       -         
fabvar_8[16]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[17\].y                SB_CARRY     CI       In      -         9.381       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[17\].y                SB_CARRY     CO       Out     0.186     9.567       -         
fabvar_8[17]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[18\].y                SB_CARRY     CI       In      -         9.581       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[18\].y                SB_CARRY     CO       Out     0.186     9.767       -         
fabvar_8[18]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[19\].y                SB_CARRY     CI       In      -         9.781       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[19\].y                SB_CARRY     CO       Out     0.186     9.967       -         
fabvar_8[19]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[20\].y                SB_CARRY     CI       In      -         9.981       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[20\].y                SB_CARRY     CO       Out     0.186     10.167      -         
fabvar_8[20]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[21\].y                SB_CARRY     CI       In      -         10.181      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[21\].y                SB_CARRY     CO       Out     0.186     10.367      -         
fabvar_8[21]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[22\].y                SB_CARRY     CI       In      -         10.381      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[22\].y                SB_CARRY     CO       Out     0.186     10.567      -         
fabvar_8[22]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[23\].y                SB_CARRY     CI       In      -         10.581      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[23\].y                SB_CARRY     CO       Out     0.186     10.767      -         
fabvar_8[23]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[24\].y                SB_CARRY     CI       In      -         10.781      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[24\].y                SB_CARRY     CO       Out     0.186     10.967      -         
fabvar_8[24]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[25\].y                SB_CARRY     CI       In      -         10.981      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[25\].y                SB_CARRY     CO       Out     0.186     11.167      -         
fabvar_8[25]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[26\].y                SB_CARRY     CI       In      -         11.181      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[26\].y                SB_CARRY     CO       Out     0.186     11.367      -         
fabvar_8[26]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[27\].y                SB_CARRY     CI       In      -         11.381      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[27\].y                SB_CARRY     CO       Out     0.186     11.567      -         
fabvar_8[27]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[28\].y                SB_CARRY     CI       In      -         11.581      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[28\].y                SB_CARRY     CO       Out     0.186     11.767      -         
fabvar_8[28]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[29\].y                SB_CARRY     CI       In      -         11.781      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[29\].y                SB_CARRY     CO       Out     0.186     11.967      -         
fabvar_8[29]                                                      Net          -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[30\].y                SB_CARRY     CI       In      -         11.981      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[30\].y                SB_CARRY     CO       Out     0.186     12.167      -         
fabvar_8[30]                                                      Net          -        -       0.386     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[31\].l                SB_LUT4      I3       In      -         12.553      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[31\].l                SB_LUT4      O        Out     0.465     13.018      -         
B[31]                                                             Net          -        -       1.371     -           7         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                        SB_LUT4      I1       In      -         14.389      -         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                        SB_LUT4      O        Out     0.558     14.947      -         
minx_0_i[0]                                                       Net          -        -       1.371     -           3         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq0100.l         SB_LUT4      I0       In      -         16.318      -         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq0100.l         SB_LUT4      O        Out     0.661     16.979      -         
instr0100                                                         Net          -        -       1.371     -           1         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq1x110100.l     SB_LUT4      I0       In      -         18.350      -         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq1x110100.l     SB_LUT4      O        Out     0.661     19.012      -         
instr1x110100                                                     Net          -        -       1.507     -           1         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.reg_d18           SB_DFFE      D        In      -         20.519      -         
================================================================================================================================
Total path delay (propagation time + setup) of 20.674 is 10.373(50.2%) logic and 10.301(49.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      17.661
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.506

    - Propagation time:                      20.430
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.925

    Number of logic level(s):                10
    Starting point:                          inst_midgetv_core.inst_immexp_zfind_q.genblk1\.blk0\[1\]\.r / Q
    Ending point:                            inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.reg_d18 / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
inst_midgetv_core.inst_immexp_zfind_q.genblk1\.blk0\[1\]\.r         SB_DFFESR     Q        Out     0.796     0.796       -         
ADR_O[1]                                                            Net           -        -       1.599     -           3         
inst_midgetv_core.inst_mimux.genblk1\.cmb\[0\]                      SB_LUT4       I0       In      -         2.395       -         
inst_midgetv_core.inst_mimux.genblk1\.cmb\[0\]                      SB_LUT4       O        Out     0.661     3.056       -         
Di[0]                                                               Net           -        -       1.371     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[0\].l                   SB_LUT4       I2       In      -         4.427       -         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[0\].l                   SB_LUT4       O        Out     0.558     4.986       -         
fabvar_6[0]                                                         Net           -        -       0.905     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[0\].y                   SB_CARRY      I0       In      -         5.891       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[0\].y                   SB_CARRY      CO       Out     0.380     6.270       -         
fabvar_8[0]                                                         Net           -        -       0.386     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].l                   SB_LUT4       I3       In      -         6.656       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].l                   SB_LUT4       O        Out     0.465     7.121       -         
B[1]                                                                Net           -        -       1.371     -           11        
inst_midgetv_core.inst_ucodepc.takebranch_1_0                       SB_LUT4       I1       In      -         8.492       -         
inst_midgetv_core.inst_ucodepc.takebranch_1_0                       SB_LUT4       O        Out     0.558     9.050       -         
takebranch_1_0                                                      Net           -        -       1.371     -           2         
inst_midgetv_core.inst_condcode.genblk1\.tmp_raluF_RNID8JFB         SB_LUT4       I0       In      -         10.421      -         
inst_midgetv_core.inst_condcode.genblk1\.tmp_raluF_RNID8JFB         SB_LUT4       O        Out     0.661     11.083      -         
tmp_raluF_RNID8JFB                                                  Net           -        -       1.371     -           1         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode0_RNI9SNTK     SB_LUT4       I2       In      -         12.454      -         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode0_RNI9SNTK     SB_LUT4       O        Out     0.558     13.012      -         
ucode0_RNI9SNTK                                                     Net           -        -       1.371     -           1         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                          SB_LUT4       I0       In      -         14.383      -         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                          SB_LUT4       O        Out     0.661     15.044      -         
minx_0_i[0]                                                         Net           -        -       1.371     -           3         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq0100.l           SB_LUT4       I0       In      -         16.415      -         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq0100.l           SB_LUT4       O        Out     0.569     16.984      -         
instr0100                                                           Net           -        -       1.371     -           1         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq1x110100.l       SB_LUT4       I0       In      -         18.355      -         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq1x110100.l       SB_LUT4       O        Out     0.569     18.923      -         
instr1x110100                                                       Net           -        -       1.507     -           1         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.reg_d18             SB_DFFE       D        In      -         20.430      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 20.585 is 6.591(32.0%) logic and 13.994(68.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      17.661
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.506

    - Propagation time:                      20.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.917

    Number of logic level(s):                36
    Starting point:                          inst_midgetv_core.inst_immexp_zfind_q.genblk1\.blk0\[2\]\.r / Q
    Ending point:                            inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.reg_d18 / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                              Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
inst_midgetv_core.inst_immexp_zfind_q.genblk1\.blk0\[2\]\.r       SB_DFFESR     Q        Out     0.796     0.796       -         
ADR_O[2]                                                          Net           -        -       1.599     -           7         
inst_midgetv_core.inst_mimux.genblk1\.cmb\[1\]                    SB_LUT4       I0       In      -         2.395       -         
inst_midgetv_core.inst_mimux.genblk1\.cmb\[1\]                    SB_LUT4       O        Out     0.661     3.056       -         
Di[1]                                                             Net           -        -       1.371     -           1         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[1\].l                 SB_LUT4       I2       In      -         4.427       -         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[1\].l                 SB_LUT4       O        Out     0.558     4.986       -         
fabvar_6[1]                                                       Net           -        -       0.905     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].y                 SB_CARRY      I0       In      -         5.891       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].y                 SB_CARRY      CO       Out     0.380     6.270       -         
fabvar_8[1]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[2\].y                 SB_CARRY      CI       In      -         6.284       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[2\].y                 SB_CARRY      CO       Out     0.186     6.470       -         
fabvar_8[2]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[3\].y                 SB_CARRY      CI       In      -         6.484       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[3\].y                 SB_CARRY      CO       Out     0.186     6.670       -         
fabvar_8[3]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[4\].y                 SB_CARRY      CI       In      -         6.684       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[4\].y                 SB_CARRY      CO       Out     0.186     6.870       -         
fabvar_8[4]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[5\].y                 SB_CARRY      CI       In      -         6.884       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[5\].y                 SB_CARRY      CO       Out     0.186     7.070       -         
fabvar_8[5]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[6\].y                 SB_CARRY      CI       In      -         7.084       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[6\].y                 SB_CARRY      CO       Out     0.186     7.270       -         
fabvar_8[6]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[7\].y                 SB_CARRY      CI       In      -         7.284       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[7\].y                 SB_CARRY      CO       Out     0.186     7.470       -         
fabvar_8[7]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[8\].y                 SB_CARRY      CI       In      -         7.484       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[8\].y                 SB_CARRY      CO       Out     0.186     7.670       -         
fabvar_8[8]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[9\].y                 SB_CARRY      CI       In      -         7.684       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[9\].y                 SB_CARRY      CO       Out     0.186     7.870       -         
fabvar_8[9]                                                       Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[10\].y                SB_CARRY      CI       In      -         7.884       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[10\].y                SB_CARRY      CO       Out     0.186     8.070       -         
fabvar_8[10]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[11\].y                SB_CARRY      CI       In      -         8.084       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[11\].y                SB_CARRY      CO       Out     0.186     8.270       -         
fabvar_8[11]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[12\].y                SB_CARRY      CI       In      -         8.284       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[12\].y                SB_CARRY      CO       Out     0.186     8.470       -         
fabvar_8[12]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[13\].y                SB_CARRY      CI       In      -         8.484       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[13\].y                SB_CARRY      CO       Out     0.186     8.670       -         
fabvar_8[13]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[14\].y                SB_CARRY      CI       In      -         8.684       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[14\].y                SB_CARRY      CO       Out     0.186     8.870       -         
fabvar_8[14]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[15\].y                SB_CARRY      CI       In      -         8.884       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[15\].y                SB_CARRY      CO       Out     0.186     9.070       -         
fabvar_8[15]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[16\].y                SB_CARRY      CI       In      -         9.084       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[16\].y                SB_CARRY      CO       Out     0.186     9.270       -         
fabvar_8[16]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[17\].y                SB_CARRY      CI       In      -         9.284       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[17\].y                SB_CARRY      CO       Out     0.186     9.470       -         
fabvar_8[17]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[18\].y                SB_CARRY      CI       In      -         9.484       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[18\].y                SB_CARRY      CO       Out     0.186     9.670       -         
fabvar_8[18]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[19\].y                SB_CARRY      CI       In      -         9.684       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[19\].y                SB_CARRY      CO       Out     0.186     9.870       -         
fabvar_8[19]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[20\].y                SB_CARRY      CI       In      -         9.884       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[20\].y                SB_CARRY      CO       Out     0.186     10.070      -         
fabvar_8[20]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[21\].y                SB_CARRY      CI       In      -         10.084      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[21\].y                SB_CARRY      CO       Out     0.186     10.270      -         
fabvar_8[21]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[22\].y                SB_CARRY      CI       In      -         10.284      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[22\].y                SB_CARRY      CO       Out     0.186     10.470      -         
fabvar_8[22]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[23\].y                SB_CARRY      CI       In      -         10.484      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[23\].y                SB_CARRY      CO       Out     0.186     10.670      -         
fabvar_8[23]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[24\].y                SB_CARRY      CI       In      -         10.684      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[24\].y                SB_CARRY      CO       Out     0.186     10.870      -         
fabvar_8[24]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[25\].y                SB_CARRY      CI       In      -         10.884      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[25\].y                SB_CARRY      CO       Out     0.186     11.070      -         
fabvar_8[25]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[26\].y                SB_CARRY      CI       In      -         11.084      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[26\].y                SB_CARRY      CO       Out     0.186     11.270      -         
fabvar_8[26]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[27\].y                SB_CARRY      CI       In      -         11.284      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[27\].y                SB_CARRY      CO       Out     0.186     11.470      -         
fabvar_8[27]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[28\].y                SB_CARRY      CI       In      -         11.484      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[28\].y                SB_CARRY      CO       Out     0.186     11.670      -         
fabvar_8[28]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[29\].y                SB_CARRY      CI       In      -         11.684      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[29\].y                SB_CARRY      CO       Out     0.186     11.870      -         
fabvar_8[29]                                                      Net           -        -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[30\].y                SB_CARRY      CI       In      -         11.884      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[30\].y                SB_CARRY      CO       Out     0.186     12.070      -         
fabvar_8[30]                                                      Net           -        -       0.386     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[31\].l                SB_LUT4       I3       In      -         12.456      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[31\].l                SB_LUT4       O        Out     0.465     12.921      -         
B[31]                                                             Net           -        -       1.371     -           7         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                        SB_LUT4       I1       In      -         14.292      -         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                        SB_LUT4       O        Out     0.558     14.850      -         
minx_0_i[0]                                                       Net           -        -       1.371     -           3         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq0100.l         SB_LUT4       I0       In      -         16.221      -         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq0100.l         SB_LUT4       O        Out     0.661     16.883      -         
instr0100                                                         Net           -        -       1.371     -           1         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq1x110100.l     SB_LUT4       I0       In      -         18.254      -         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq1x110100.l     SB_LUT4       O        Out     0.661     18.915      -         
instr1x110100                                                     Net           -        -       1.507     -           1         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.reg_d18           SB_DFFE       D        In      -         20.422      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 20.577 is 10.290(50.0%) logic and 10.287(50.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      17.661
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.506

    - Propagation time:                      20.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.821

    Number of logic level(s):                10
    Starting point:                          inst_midgetv_core.inst_mimux.genblk1\.sa00mod_r / Q
    Ending point:                            inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.reg_d18 / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
inst_midgetv_core.inst_mimux.genblk1\.sa00mod_r                     SB_DFF       Q        Out     0.796     0.796       -         
sa00mod                                                             Net          -        -       1.599     -           32        
inst_midgetv_core.inst_mimux.genblk1\.cmb\[0\]                      SB_LUT4      I2       In      -         2.395       -         
inst_midgetv_core.inst_mimux.genblk1\.cmb\[0\]                      SB_LUT4      O        Out     0.558     2.953       -         
Di[0]                                                               Net          -        -       1.371     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[0\].l                   SB_LUT4      I2       In      -         4.324       -         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[0\].l                   SB_LUT4      O        Out     0.558     4.882       -         
fabvar_6[0]                                                         Net          -        -       0.905     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[0\].y                   SB_CARRY     I0       In      -         5.787       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[0\].y                   SB_CARRY     CO       Out     0.380     6.167       -         
fabvar_8[0]                                                         Net          -        -       0.386     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].l                   SB_LUT4      I3       In      -         6.553       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].l                   SB_LUT4      O        Out     0.465     7.018       -         
B[1]                                                                Net          -        -       1.371     -           11        
inst_midgetv_core.inst_ucodepc.takebranch_1_0                       SB_LUT4      I1       In      -         8.389       -         
inst_midgetv_core.inst_ucodepc.takebranch_1_0                       SB_LUT4      O        Out     0.558     8.947       -         
takebranch_1_0                                                      Net          -        -       1.371     -           2         
inst_midgetv_core.inst_condcode.genblk1\.tmp_raluF_RNID8JFB         SB_LUT4      I0       In      -         10.318      -         
inst_midgetv_core.inst_condcode.genblk1\.tmp_raluF_RNID8JFB         SB_LUT4      O        Out     0.661     10.979      -         
tmp_raluF_RNID8JFB                                                  Net          -        -       1.371     -           1         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode0_RNI9SNTK     SB_LUT4      I2       In      -         12.350      -         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode0_RNI9SNTK     SB_LUT4      O        Out     0.558     12.908      -         
ucode0_RNI9SNTK                                                     Net          -        -       1.371     -           1         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                          SB_LUT4      I0       In      -         14.279      -         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                          SB_LUT4      O        Out     0.661     14.941      -         
minx_0_i[0]                                                         Net          -        -       1.371     -           3         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq0100.l           SB_LUT4      I0       In      -         16.312      -         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq0100.l           SB_LUT4      O        Out     0.569     16.880      -         
instr0100                                                           Net          -        -       1.371     -           1         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq1x110100.l       SB_LUT4      I0       In      -         18.251      -         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq1x110100.l       SB_LUT4      O        Out     0.569     18.820      -         
instr1x110100                                                       Net          -        -       1.507     -           1         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.reg_d18             SB_DFFE      D        In      -         20.327      -         
==================================================================================================================================
Total path delay (propagation time + setup) of 20.482 is 6.488(31.7%) logic and 13.994(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                             Starting                                                  Arrival           
Instance                                                                     Reference     Type            Pin           Net           Time        Slack 
                                                                             Clock                                                                       
---------------------------------------------------------------------------------------------------------------------------------------------------------
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrb.genblk1\.mem     System        SB_RAM40_4K     RDATA[1]      DAT_O[0]      0.000       -2.938
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrb.genblk1\.mem     System        SB_RAM40_4K     RDATA[5]      DAT_O[1]      0.000       -2.738
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrb.genblk1\.mem     System        SB_RAM40_4K     RDATA[9]      DAT_O[2]      0.000       -2.538
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrb.genblk1\.mem     System        SB_RAM40_4K     RDATA[13]     DAT_O[3]      0.000       -2.338
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrh.genblk1\.mem     System        SB_RAM40_4K     RDATA[1]      DAT_O[4]      0.000       -2.138
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrh.genblk1\.mem     System        SB_RAM40_4K     RDATA[5]      DAT_O[5]      0.000       -1.938
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrh.genblk1\.mem     System        SB_RAM40_4K     RDATA[9]      DAT_O[6]      0.000       -1.738
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrh.genblk1\.mem     System        SB_RAM40_4K     RDATA[13]     DAT_O[7]      0.000       -1.538
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrh.genblk1\.ebrb.genblk1\.mem     System        SB_RAM40_4K     RDATA[1]      DAT_O[8]      0.000       -1.307
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode1                       System        SB_RAM40_4K     RDATA[12]     indir[28]     0.000       -1.282
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                                      Required           
Instance                                                                     Reference     Type            Pin           Net               Time         Slack 
                                                                             Clock                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode0                       System        SB_RAM40_4K     RADDR[0]      minx_0_i[0]       16.650       -2.938
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode1                       System        SB_RAM40_4K     RADDR[0]      minx_0_i[0]       16.650       -2.938
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.reg_d18                      System        SB_DFFE         D             instr1x110100     17.506       -2.908
inst_midgetv_core.inst_ebr.ebrh.genblk1\.ebrh.genblk1\.ebrh.genblk1\.mem     System        SB_RAM40_4K     WDATA[13]     B[31]             16.650       -0.978
inst_midgetv_core.inst_ebr.ebrh.genblk1\.ebrh.genblk1\.ebrh.genblk1\.mem     System        SB_RAM40_4K     RADDR[2]      Rai[4]            16.650       -0.797
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrh.genblk1\.ebrh.genblk1\.mem     System        SB_RAM40_4K     RADDR[2]      Rai[4]            16.650       -0.797
inst_midgetv_core.inst_ebr.ebrh.genblk1\.ebrh.genblk1\.ebrb.genblk1\.mem     System        SB_RAM40_4K     RADDR[2]      Rai[4]            16.650       -0.797
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrh.genblk1\.ebrb.genblk1\.mem     System        SB_RAM40_4K     RADDR[2]      Rai[4]            16.650       -0.797
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrb.genblk1\.mem     System        SB_RAM40_4K     RADDR[2]      Rai[4]            16.650       -0.797
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrh.genblk1\.mem     System        SB_RAM40_4K     RADDR[2]      Rai[4]            16.650       -0.797
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         16.650

    - Propagation time:                      19.588
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.938

    Number of logic level(s):                35
    Starting point:                          inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrb.genblk1\.mem / RDATA[1]
    Ending point:                            inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode0 / RADDR[0]
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                               Pin          Pin               Arrival     No. of    
Name                                                                         Type            Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrb.genblk1\.mem     SB_RAM40_4K     RDATA[1]     Out     0.000     0.000       -         
DAT_O[0]                                                                     Net             -            -       2.259     -           3         
inst_midgetv_core.inst_mimux.genblk1\.cmb\[0\]                               SB_LUT4         I1           In      -         2.259       -         
inst_midgetv_core.inst_mimux.genblk1\.cmb\[0\]                               SB_LUT4         O            Out     0.589     2.848       -         
Di[0]                                                                        Net             -            -       1.371     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[0\].l                            SB_LUT4         I2           In      -         4.219       -         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[0\].l                            SB_LUT4         O            Out     0.558     4.777       -         
fabvar_6[0]                                                                  Net             -            -       0.905     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[0\].y                            SB_CARRY        I0           In      -         5.682       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[0\].y                            SB_CARRY        CO           Out     0.380     6.062       -         
fabvar_8[0]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].y                            SB_CARRY        CI           In      -         6.076       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].y                            SB_CARRY        CO           Out     0.186     6.262       -         
fabvar_8[1]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[2\].y                            SB_CARRY        CI           In      -         6.276       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[2\].y                            SB_CARRY        CO           Out     0.186     6.462       -         
fabvar_8[2]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[3\].y                            SB_CARRY        CI           In      -         6.476       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[3\].y                            SB_CARRY        CO           Out     0.186     6.662       -         
fabvar_8[3]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[4\].y                            SB_CARRY        CI           In      -         6.676       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[4\].y                            SB_CARRY        CO           Out     0.186     6.862       -         
fabvar_8[4]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[5\].y                            SB_CARRY        CI           In      -         6.876       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[5\].y                            SB_CARRY        CO           Out     0.186     7.062       -         
fabvar_8[5]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[6\].y                            SB_CARRY        CI           In      -         7.076       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[6\].y                            SB_CARRY        CO           Out     0.186     7.262       -         
fabvar_8[6]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[7\].y                            SB_CARRY        CI           In      -         7.276       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[7\].y                            SB_CARRY        CO           Out     0.186     7.462       -         
fabvar_8[7]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[8\].y                            SB_CARRY        CI           In      -         7.476       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[8\].y                            SB_CARRY        CO           Out     0.186     7.662       -         
fabvar_8[8]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[9\].y                            SB_CARRY        CI           In      -         7.676       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[9\].y                            SB_CARRY        CO           Out     0.186     7.862       -         
fabvar_8[9]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[10\].y                           SB_CARRY        CI           In      -         7.876       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[10\].y                           SB_CARRY        CO           Out     0.186     8.062       -         
fabvar_8[10]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[11\].y                           SB_CARRY        CI           In      -         8.076       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[11\].y                           SB_CARRY        CO           Out     0.186     8.262       -         
fabvar_8[11]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[12\].y                           SB_CARRY        CI           In      -         8.276       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[12\].y                           SB_CARRY        CO           Out     0.186     8.462       -         
fabvar_8[12]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[13\].y                           SB_CARRY        CI           In      -         8.476       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[13\].y                           SB_CARRY        CO           Out     0.186     8.662       -         
fabvar_8[13]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[14\].y                           SB_CARRY        CI           In      -         8.676       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[14\].y                           SB_CARRY        CO           Out     0.186     8.862       -         
fabvar_8[14]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[15\].y                           SB_CARRY        CI           In      -         8.876       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[15\].y                           SB_CARRY        CO           Out     0.186     9.062       -         
fabvar_8[15]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[16\].y                           SB_CARRY        CI           In      -         9.076       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[16\].y                           SB_CARRY        CO           Out     0.186     9.262       -         
fabvar_8[16]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[17\].y                           SB_CARRY        CI           In      -         9.276       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[17\].y                           SB_CARRY        CO           Out     0.186     9.462       -         
fabvar_8[17]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[18\].y                           SB_CARRY        CI           In      -         9.476       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[18\].y                           SB_CARRY        CO           Out     0.186     9.662       -         
fabvar_8[18]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[19\].y                           SB_CARRY        CI           In      -         9.676       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[19\].y                           SB_CARRY        CO           Out     0.186     9.862       -         
fabvar_8[19]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[20\].y                           SB_CARRY        CI           In      -         9.876       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[20\].y                           SB_CARRY        CO           Out     0.186     10.062      -         
fabvar_8[20]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[21\].y                           SB_CARRY        CI           In      -         10.076      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[21\].y                           SB_CARRY        CO           Out     0.186     10.262      -         
fabvar_8[21]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[22\].y                           SB_CARRY        CI           In      -         10.276      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[22\].y                           SB_CARRY        CO           Out     0.186     10.462      -         
fabvar_8[22]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[23\].y                           SB_CARRY        CI           In      -         10.476      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[23\].y                           SB_CARRY        CO           Out     0.186     10.662      -         
fabvar_8[23]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[24\].y                           SB_CARRY        CI           In      -         10.676      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[24\].y                           SB_CARRY        CO           Out     0.186     10.862      -         
fabvar_8[24]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[25\].y                           SB_CARRY        CI           In      -         10.876      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[25\].y                           SB_CARRY        CO           Out     0.186     11.062      -         
fabvar_8[25]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[26\].y                           SB_CARRY        CI           In      -         11.076      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[26\].y                           SB_CARRY        CO           Out     0.186     11.262      -         
fabvar_8[26]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[27\].y                           SB_CARRY        CI           In      -         11.276      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[27\].y                           SB_CARRY        CO           Out     0.186     11.462      -         
fabvar_8[27]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[28\].y                           SB_CARRY        CI           In      -         11.476      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[28\].y                           SB_CARRY        CO           Out     0.186     11.662      -         
fabvar_8[28]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[29\].y                           SB_CARRY        CI           In      -         11.676      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[29\].y                           SB_CARRY        CO           Out     0.186     11.862      -         
fabvar_8[29]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[30\].y                           SB_CARRY        CI           In      -         11.876      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[30\].y                           SB_CARRY        CO           Out     0.186     12.062      -         
fabvar_8[30]                                                                 Net             -            -       0.386     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[31\].l                           SB_LUT4         I3           In      -         12.448      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[31\].l                           SB_LUT4         O            Out     0.465     12.913      -         
B[31]                                                                        Net             -            -       1.371     -           7         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                                   SB_LUT4         I1           In      -         14.284      -         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                                   SB_LUT4         O            Out     0.589     14.873      -         
minx_0_i[0]                                                                  Net             -            -       4.715     -           3         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode0                       SB_RAM40_4K     RADDR[0]     In      -         19.588      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 19.588 is 8.161(41.7%) logic and 11.427(58.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      16.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         16.650

    - Propagation time:                      19.588
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.938

    Number of logic level(s):                35
    Starting point:                          inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrb.genblk1\.mem / RDATA[1]
    Ending point:                            inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode1 / RADDR[0]
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                               Pin          Pin               Arrival     No. of    
Name                                                                         Type            Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrb.genblk1\.mem     SB_RAM40_4K     RDATA[1]     Out     0.000     0.000       -         
DAT_O[0]                                                                     Net             -            -       2.259     -           3         
inst_midgetv_core.inst_mimux.genblk1\.cmb\[0\]                               SB_LUT4         I1           In      -         2.259       -         
inst_midgetv_core.inst_mimux.genblk1\.cmb\[0\]                               SB_LUT4         O            Out     0.589     2.848       -         
Di[0]                                                                        Net             -            -       1.371     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[0\].l                            SB_LUT4         I2           In      -         4.219       -         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[0\].l                            SB_LUT4         O            Out     0.558     4.777       -         
fabvar_6[0]                                                                  Net             -            -       0.905     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[0\].y                            SB_CARRY        I0           In      -         5.682       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[0\].y                            SB_CARRY        CO           Out     0.380     6.062       -         
fabvar_8[0]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].y                            SB_CARRY        CI           In      -         6.076       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].y                            SB_CARRY        CO           Out     0.186     6.262       -         
fabvar_8[1]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[2\].y                            SB_CARRY        CI           In      -         6.276       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[2\].y                            SB_CARRY        CO           Out     0.186     6.462       -         
fabvar_8[2]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[3\].y                            SB_CARRY        CI           In      -         6.476       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[3\].y                            SB_CARRY        CO           Out     0.186     6.662       -         
fabvar_8[3]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[4\].y                            SB_CARRY        CI           In      -         6.676       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[4\].y                            SB_CARRY        CO           Out     0.186     6.862       -         
fabvar_8[4]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[5\].y                            SB_CARRY        CI           In      -         6.876       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[5\].y                            SB_CARRY        CO           Out     0.186     7.062       -         
fabvar_8[5]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[6\].y                            SB_CARRY        CI           In      -         7.076       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[6\].y                            SB_CARRY        CO           Out     0.186     7.262       -         
fabvar_8[6]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[7\].y                            SB_CARRY        CI           In      -         7.276       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[7\].y                            SB_CARRY        CO           Out     0.186     7.462       -         
fabvar_8[7]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[8\].y                            SB_CARRY        CI           In      -         7.476       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[8\].y                            SB_CARRY        CO           Out     0.186     7.662       -         
fabvar_8[8]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[9\].y                            SB_CARRY        CI           In      -         7.676       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[9\].y                            SB_CARRY        CO           Out     0.186     7.862       -         
fabvar_8[9]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[10\].y                           SB_CARRY        CI           In      -         7.876       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[10\].y                           SB_CARRY        CO           Out     0.186     8.062       -         
fabvar_8[10]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[11\].y                           SB_CARRY        CI           In      -         8.076       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[11\].y                           SB_CARRY        CO           Out     0.186     8.262       -         
fabvar_8[11]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[12\].y                           SB_CARRY        CI           In      -         8.276       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[12\].y                           SB_CARRY        CO           Out     0.186     8.462       -         
fabvar_8[12]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[13\].y                           SB_CARRY        CI           In      -         8.476       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[13\].y                           SB_CARRY        CO           Out     0.186     8.662       -         
fabvar_8[13]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[14\].y                           SB_CARRY        CI           In      -         8.676       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[14\].y                           SB_CARRY        CO           Out     0.186     8.862       -         
fabvar_8[14]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[15\].y                           SB_CARRY        CI           In      -         8.876       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[15\].y                           SB_CARRY        CO           Out     0.186     9.062       -         
fabvar_8[15]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[16\].y                           SB_CARRY        CI           In      -         9.076       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[16\].y                           SB_CARRY        CO           Out     0.186     9.262       -         
fabvar_8[16]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[17\].y                           SB_CARRY        CI           In      -         9.276       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[17\].y                           SB_CARRY        CO           Out     0.186     9.462       -         
fabvar_8[17]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[18\].y                           SB_CARRY        CI           In      -         9.476       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[18\].y                           SB_CARRY        CO           Out     0.186     9.662       -         
fabvar_8[18]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[19\].y                           SB_CARRY        CI           In      -         9.676       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[19\].y                           SB_CARRY        CO           Out     0.186     9.862       -         
fabvar_8[19]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[20\].y                           SB_CARRY        CI           In      -         9.876       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[20\].y                           SB_CARRY        CO           Out     0.186     10.062      -         
fabvar_8[20]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[21\].y                           SB_CARRY        CI           In      -         10.076      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[21\].y                           SB_CARRY        CO           Out     0.186     10.262      -         
fabvar_8[21]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[22\].y                           SB_CARRY        CI           In      -         10.276      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[22\].y                           SB_CARRY        CO           Out     0.186     10.462      -         
fabvar_8[22]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[23\].y                           SB_CARRY        CI           In      -         10.476      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[23\].y                           SB_CARRY        CO           Out     0.186     10.662      -         
fabvar_8[23]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[24\].y                           SB_CARRY        CI           In      -         10.676      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[24\].y                           SB_CARRY        CO           Out     0.186     10.862      -         
fabvar_8[24]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[25\].y                           SB_CARRY        CI           In      -         10.876      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[25\].y                           SB_CARRY        CO           Out     0.186     11.062      -         
fabvar_8[25]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[26\].y                           SB_CARRY        CI           In      -         11.076      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[26\].y                           SB_CARRY        CO           Out     0.186     11.262      -         
fabvar_8[26]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[27\].y                           SB_CARRY        CI           In      -         11.276      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[27\].y                           SB_CARRY        CO           Out     0.186     11.462      -         
fabvar_8[27]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[28\].y                           SB_CARRY        CI           In      -         11.476      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[28\].y                           SB_CARRY        CO           Out     0.186     11.662      -         
fabvar_8[28]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[29\].y                           SB_CARRY        CI           In      -         11.676      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[29\].y                           SB_CARRY        CO           Out     0.186     11.862      -         
fabvar_8[29]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[30\].y                           SB_CARRY        CI           In      -         11.876      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[30\].y                           SB_CARRY        CO           Out     0.186     12.062      -         
fabvar_8[30]                                                                 Net             -            -       0.386     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[31\].l                           SB_LUT4         I3           In      -         12.448      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[31\].l                           SB_LUT4         O            Out     0.465     12.913      -         
B[31]                                                                        Net             -            -       1.371     -           7         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                                   SB_LUT4         I1           In      -         14.284      -         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                                   SB_LUT4         O            Out     0.589     14.873      -         
minx_0_i[0]                                                                  Net             -            -       4.715     -           3         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode1                       SB_RAM40_4K     RADDR[0]     In      -         19.588      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 19.588 is 8.161(41.7%) logic and 11.427(58.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      16.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         16.650

    - Propagation time:                      19.551
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.901

    Number of logic level(s):                8
    Starting point:                          inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrb.genblk1\.mem / RDATA[1]
    Ending point:                            inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode0 / RADDR[0]
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                               Pin          Pin               Arrival     No. of    
Name                                                                         Type            Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrb.genblk1\.mem     SB_RAM40_4K     RDATA[1]     Out     0.000     0.000       -         
DAT_O[0]                                                                     Net             -            -       2.259     -           3         
inst_midgetv_core.inst_mimux.genblk1\.cmb\[0\]                               SB_LUT4         I1           In      -         2.259       -         
inst_midgetv_core.inst_mimux.genblk1\.cmb\[0\]                               SB_LUT4         O            Out     0.589     2.848       -         
Di[0]                                                                        Net             -            -       1.371     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[0\].l                            SB_LUT4         I2           In      -         4.219       -         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[0\].l                            SB_LUT4         O            Out     0.558     4.777       -         
fabvar_6[0]                                                                  Net             -            -       0.905     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[0\].y                            SB_CARRY        I0           In      -         5.682       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[0\].y                            SB_CARRY        CO           Out     0.380     6.062       -         
fabvar_8[0]                                                                  Net             -            -       0.386     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].l                            SB_LUT4         I3           In      -         6.448       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].l                            SB_LUT4         O            Out     0.465     6.913       -         
B[1]                                                                         Net             -            -       1.371     -           11        
inst_midgetv_core.inst_ucodepc.takebranch_1_0                                SB_LUT4         I1           In      -         8.284       -         
inst_midgetv_core.inst_ucodepc.takebranch_1_0                                SB_LUT4         O            Out     0.558     8.842       -         
takebranch_1_0                                                               Net             -            -       1.371     -           2         
inst_midgetv_core.inst_condcode.genblk1\.tmp_raluF_RNID8JFB                  SB_LUT4         I0           In      -         10.213      -         
inst_midgetv_core.inst_condcode.genblk1\.tmp_raluF_RNID8JFB                  SB_LUT4         O            Out     0.661     10.875      -         
tmp_raluF_RNID8JFB                                                           Net             -            -       1.371     -           1         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode0_RNI9SNTK              SB_LUT4         I2           In      -         12.245      -         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode0_RNI9SNTK              SB_LUT4         O            Out     0.558     12.804      -         
ucode0_RNI9SNTK                                                              Net             -            -       1.371     -           1         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                                   SB_LUT4         I0           In      -         14.175      -         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                                   SB_LUT4         O            Out     0.661     14.836      -         
minx_0_i[0]                                                                  Net             -            -       4.715     -           3         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode0                       SB_RAM40_4K     RADDR[0]     In      -         19.551      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 19.551 is 4.431(22.7%) logic and 15.120(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      16.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         16.650

    - Propagation time:                      19.551
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.901

    Number of logic level(s):                8
    Starting point:                          inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrb.genblk1\.mem / RDATA[1]
    Ending point:                            inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode1 / RADDR[0]
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                               Pin          Pin               Arrival     No. of    
Name                                                                         Type            Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrb.genblk1\.mem     SB_RAM40_4K     RDATA[1]     Out     0.000     0.000       -         
DAT_O[0]                                                                     Net             -            -       2.259     -           3         
inst_midgetv_core.inst_mimux.genblk1\.cmb\[0\]                               SB_LUT4         I1           In      -         2.259       -         
inst_midgetv_core.inst_mimux.genblk1\.cmb\[0\]                               SB_LUT4         O            Out     0.589     2.848       -         
Di[0]                                                                        Net             -            -       1.371     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[0\].l                            SB_LUT4         I2           In      -         4.219       -         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[0\].l                            SB_LUT4         O            Out     0.558     4.777       -         
fabvar_6[0]                                                                  Net             -            -       0.905     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[0\].y                            SB_CARRY        I0           In      -         5.682       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[0\].y                            SB_CARRY        CO           Out     0.380     6.062       -         
fabvar_8[0]                                                                  Net             -            -       0.386     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].l                            SB_LUT4         I3           In      -         6.448       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].l                            SB_LUT4         O            Out     0.465     6.913       -         
B[1]                                                                         Net             -            -       1.371     -           11        
inst_midgetv_core.inst_ucodepc.takebranch_1_0                                SB_LUT4         I1           In      -         8.284       -         
inst_midgetv_core.inst_ucodepc.takebranch_1_0                                SB_LUT4         O            Out     0.558     8.842       -         
takebranch_1_0                                                               Net             -            -       1.371     -           2         
inst_midgetv_core.inst_condcode.genblk1\.tmp_raluF_RNID8JFB                  SB_LUT4         I0           In      -         10.213      -         
inst_midgetv_core.inst_condcode.genblk1\.tmp_raluF_RNID8JFB                  SB_LUT4         O            Out     0.661     10.875      -         
tmp_raluF_RNID8JFB                                                           Net             -            -       1.371     -           1         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode0_RNI9SNTK              SB_LUT4         I2           In      -         12.245      -         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode0_RNI9SNTK              SB_LUT4         O            Out     0.558     12.804      -         
ucode0_RNI9SNTK                                                              Net             -            -       1.371     -           1         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                                   SB_LUT4         I0           In      -         14.175      -         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                                   SB_LUT4         O            Out     0.661     14.836      -         
minx_0_i[0]                                                                  Net             -            -       4.715     -           3         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.ucode1                       SB_RAM40_4K     RADDR[0]     In      -         19.551      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 19.551 is 4.431(22.7%) logic and 15.120(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      17.661
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.506

    - Propagation time:                      20.259
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.753

    Number of logic level(s):                37
    Starting point:                          inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrb.genblk1\.mem / RDATA[1]
    Ending point:                            inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.reg_d18 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                                                               Pin          Pin               Arrival     No. of    
Name                                                                         Type            Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
inst_midgetv_core.inst_ebr.ebrb.genblk1\.ebrb.genblk1\.ebrb.genblk1\.mem     SB_RAM40_4K     RDATA[1]     Out     0.000     0.000       -         
DAT_O[0]                                                                     Net             -            -       2.259     -           3         
inst_midgetv_core.inst_mimux.genblk1\.cmb\[0\]                               SB_LUT4         I1           In      -         2.259       -         
inst_midgetv_core.inst_mimux.genblk1\.cmb\[0\]                               SB_LUT4         O            Out     0.589     2.848       -         
Di[0]                                                                        Net             -            -       1.371     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[0\].l                            SB_LUT4         I2           In      -         4.219       -         
inst_midgetv_core.inst_alu.genblk1\.inst.a\[0\].l                            SB_LUT4         O            Out     0.558     4.777       -         
fabvar_6[0]                                                                  Net             -            -       0.905     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[0\].y                            SB_CARRY        I0           In      -         5.682       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[0\].y                            SB_CARRY        CO           Out     0.380     6.062       -         
fabvar_8[0]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].y                            SB_CARRY        CI           In      -         6.076       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[1\].y                            SB_CARRY        CO           Out     0.186     6.262       -         
fabvar_8[1]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[2\].y                            SB_CARRY        CI           In      -         6.276       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[2\].y                            SB_CARRY        CO           Out     0.186     6.462       -         
fabvar_8[2]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[3\].y                            SB_CARRY        CI           In      -         6.476       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[3\].y                            SB_CARRY        CO           Out     0.186     6.662       -         
fabvar_8[3]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[4\].y                            SB_CARRY        CI           In      -         6.676       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[4\].y                            SB_CARRY        CO           Out     0.186     6.862       -         
fabvar_8[4]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[5\].y                            SB_CARRY        CI           In      -         6.876       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[5\].y                            SB_CARRY        CO           Out     0.186     7.062       -         
fabvar_8[5]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[6\].y                            SB_CARRY        CI           In      -         7.076       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[6\].y                            SB_CARRY        CO           Out     0.186     7.262       -         
fabvar_8[6]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[7\].y                            SB_CARRY        CI           In      -         7.276       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[7\].y                            SB_CARRY        CO           Out     0.186     7.462       -         
fabvar_8[7]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[8\].y                            SB_CARRY        CI           In      -         7.476       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[8\].y                            SB_CARRY        CO           Out     0.186     7.662       -         
fabvar_8[8]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[9\].y                            SB_CARRY        CI           In      -         7.676       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[9\].y                            SB_CARRY        CO           Out     0.186     7.862       -         
fabvar_8[9]                                                                  Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[10\].y                           SB_CARRY        CI           In      -         7.876       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[10\].y                           SB_CARRY        CO           Out     0.186     8.062       -         
fabvar_8[10]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[11\].y                           SB_CARRY        CI           In      -         8.076       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[11\].y                           SB_CARRY        CO           Out     0.186     8.262       -         
fabvar_8[11]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[12\].y                           SB_CARRY        CI           In      -         8.276       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[12\].y                           SB_CARRY        CO           Out     0.186     8.462       -         
fabvar_8[12]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[13\].y                           SB_CARRY        CI           In      -         8.476       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[13\].y                           SB_CARRY        CO           Out     0.186     8.662       -         
fabvar_8[13]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[14\].y                           SB_CARRY        CI           In      -         8.676       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[14\].y                           SB_CARRY        CO           Out     0.186     8.862       -         
fabvar_8[14]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[15\].y                           SB_CARRY        CI           In      -         8.876       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[15\].y                           SB_CARRY        CO           Out     0.186     9.062       -         
fabvar_8[15]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[16\].y                           SB_CARRY        CI           In      -         9.076       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[16\].y                           SB_CARRY        CO           Out     0.186     9.262       -         
fabvar_8[16]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[17\].y                           SB_CARRY        CI           In      -         9.276       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[17\].y                           SB_CARRY        CO           Out     0.186     9.462       -         
fabvar_8[17]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[18\].y                           SB_CARRY        CI           In      -         9.476       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[18\].y                           SB_CARRY        CO           Out     0.186     9.662       -         
fabvar_8[18]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[19\].y                           SB_CARRY        CI           In      -         9.676       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[19\].y                           SB_CARRY        CO           Out     0.186     9.862       -         
fabvar_8[19]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[20\].y                           SB_CARRY        CI           In      -         9.876       -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[20\].y                           SB_CARRY        CO           Out     0.186     10.062      -         
fabvar_8[20]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[21\].y                           SB_CARRY        CI           In      -         10.076      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[21\].y                           SB_CARRY        CO           Out     0.186     10.262      -         
fabvar_8[21]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[22\].y                           SB_CARRY        CI           In      -         10.276      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[22\].y                           SB_CARRY        CO           Out     0.186     10.462      -         
fabvar_8[22]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[23\].y                           SB_CARRY        CI           In      -         10.476      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[23\].y                           SB_CARRY        CO           Out     0.186     10.662      -         
fabvar_8[23]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[24\].y                           SB_CARRY        CI           In      -         10.676      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[24\].y                           SB_CARRY        CO           Out     0.186     10.862      -         
fabvar_8[24]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[25\].y                           SB_CARRY        CI           In      -         10.876      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[25\].y                           SB_CARRY        CO           Out     0.186     11.062      -         
fabvar_8[25]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[26\].y                           SB_CARRY        CI           In      -         11.076      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[26\].y                           SB_CARRY        CO           Out     0.186     11.262      -         
fabvar_8[26]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[27\].y                           SB_CARRY        CI           In      -         11.276      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[27\].y                           SB_CARRY        CO           Out     0.186     11.462      -         
fabvar_8[27]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[28\].y                           SB_CARRY        CI           In      -         11.476      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[28\].y                           SB_CARRY        CO           Out     0.186     11.662      -         
fabvar_8[28]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[29\].y                           SB_CARRY        CI           In      -         11.676      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[29\].y                           SB_CARRY        CO           Out     0.186     11.862      -         
fabvar_8[29]                                                                 Net             -            -       0.014     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[30\].y                           SB_CARRY        CI           In      -         11.876      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[30\].y                           SB_CARRY        CO           Out     0.186     12.062      -         
fabvar_8[30]                                                                 Net             -            -       0.386     -           2         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[31\].l                           SB_LUT4         I3           In      -         12.448      -         
inst_midgetv_core.inst_alu.genblk1\.inst.b\[31\].l                           SB_LUT4         O            Out     0.465     12.913      -         
B[31]                                                                        Net             -            -       1.371     -           7         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                                   SB_LUT4         I1           In      -         14.284      -         
inst_midgetv_core.inst_ucodepc.minx_0_i[0]                                   SB_LUT4         O            Out     0.589     14.873      -         
minx_0_i[0]                                                                  Net             -            -       1.371     -           3         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq0100.l                    SB_LUT4         I0           In      -         16.244      -         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq0100.l                    SB_LUT4         O            Out     0.569     16.813      -         
instr0100                                                                    Net             -            -       1.371     -           1         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq1x110100.l                SB_LUT4         I0           In      -         18.184      -         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.leq1x110100.l                SB_LUT4         O            Out     0.569     18.752      -         
instr1x110100                                                                Net             -            -       1.507     -           1         
inst_midgetv_core.inst_ucode.genblk1\.inst_2ebr.reg_d18                      SB_DFFE         D            In      -         20.259      -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 20.414 is 9.453(46.3%) logic and 10.961(53.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48
Cell usage:
GND             129 uses
SB_CARRY        84 uses
SB_DFF          24 uses
SB_DFFE         35 uses
SB_DFFESR       35 uses
SB_DFFESS       4 uses
SB_GB           3 uses
SB_RAM40_4K     10 uses
VCC             129 uses
SB_LUT4         283 uses

I/O ports: 7
I/O primitives: 7
SB_GB_IO       1 use
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   98 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 283 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 283 = 283 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 12 12:21:45 2020

###########################################################]


Synthesis exit by 0.
Current Implementation t1_Implmnt its sbt path: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds
/home/bnossum/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "t1_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Oct 12 12:21:56 2020


Command Line:  /home/bnossum/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f t1_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UP.
The -t option is SG48.
The -d option is iCE40UP5K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UP

### Device  : iCE40UP5K

### Package : SG48

### Number of Logic Cells: 5280

### Number of RAM4k Blocks: 30

### Number of DSP Blocks: 8

### Number of PLLs: 1

### Number of IO Pins: 21

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = t1_Implmnt/t1.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1 (searchpath added)
Verilog design file = ../../min_icebreaker.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../../min_icebreaker.v. VERI-1482
INFO - synthesis: ../../min_icebreaker.v(14): analyzing included file ../../../../code/m_ice_shortcuts.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(15): analyzing included file ../../../../code/m_inputmux.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(16): analyzing included file ../../../../code/m_mimux.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(17): analyzing included file ../../../../code/m_alu_carryin.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(18): analyzing included file ../../../../code/m_alu.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(19): analyzing included file ../../../../code/m_immexp_zfind_q.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(20): analyzing included file ../../../../code/m_ram.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(21): analyzing included file ../../../../code/m_ram_a16.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(22): analyzing included file ../../../../code/m_ram_a17.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(23): analyzing included file ../../../../code/m_ebr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(24): analyzing included file ../../../../code/m_ebr_w16.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(25): analyzing included file ../../../../code/m_ebr_w8.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(26): analyzing included file ../../../../code/m_ebr_w4.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(27): analyzing included file ../../../../code/m_ebr_w2.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(28): analyzing included file ../../../../code/m_rai.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(29): analyzing included file ../../../../code/m_wai.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(30): analyzing included file ../../../../code/m_opreg.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(31): analyzing included file ../../../../code/m_cyclecnt.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(32): analyzing included file ../../../../code/m_condcode.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(33): analyzing included file ../../../../code/m_shiftcounter.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(34): analyzing included file ../../../../code/m_status_and_interrupts.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(35): analyzing included file ../../../../code/m_ucode.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(36): analyzing included file ../../../../code/m_3ebr.v. VERI-1328
INFO - synthesis: ../../../../code/m_3ebr.v(19): analyzing included file ../../../../code/../generated/ucodeinitval.hv. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(37): analyzing included file ../../../../generated/m_2ebr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(38): analyzing included file ../../../../code/m_ucodepc.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(39): analyzing included file ../../../../code/m_progressctrl.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(40): analyzing included file ../../../../code/m_shlr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(41): analyzing included file ../../../../code/m_RVC.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(42): analyzing included file ../../../../code/m_illegalop.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(43): analyzing included file ../../../../code/m_midgetv_core.v. VERI-1328
INFO - synthesis: ../../../../code/m_midgetv_core.v(363): analyzing included file ../../../../code/../generated/midgetv_ucodeoptions.hv. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(167): analyzing included file ../../ice40loaderprog.hv. VERI-1328
Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../../min_icebreaker.v(46): compiling module top. VERI-1018
INFO - synthesis: ../../min_icebreaker.v(210): compiling module m_BBUART. VERI-1018
INFO - synthesis: ../../min_icebreaker.v(237): compiling module m_LEDs. VERI-1018
INFO - synthesis: ../../../../code/m_midgetv_core.v(364): compiling module m_midgetv_core_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: ../../../../code/m_inputmux.v(22): compiling module m_inputmux(HIGHLEVEL=0,MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_mimux.v(16): compiling module m_mimux(HIGHLEVEL=0). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(34): compiling module SB_DFF. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000011001010). VERI-1018
INFO - synthesis: ../../../../code/m_cyclecnt.v(100): compiling module m_cyclecnt. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1010101000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(15): compiling module SB_CARRY. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b01000001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000001000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1010101000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1111111111110000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111111110000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1100101011001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011001111). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1100101011001010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011001010). VERI-1018
INFO - synthesis: ../../../../code/m_alu_carryin.v(71): compiling module m_alu_carryin(HIGHLEVEL=0,MULDIV=0). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(57): compiling module bn_lcy4v_b(I=16'b1111000010001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000010001000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(57): compiling module bn_lcy4v_b(I=16'b1010101010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101010101010). VERI-1018
INFO - synthesis: ../../../../code/m_alu.v(71): compiling module m_alu(MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_alu.v(222): compiling module m_alu_lowlevel(ALUWIDTH=32,MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010010110100). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010010110100). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(18): compiling module bn_lcy4(I=16'b1100001101101001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100001101101001). VERI-1018
INFO - synthesis: ../../../../code/m_immexp_zfind_q.v(10): compiling module m_immexp_zfind_q. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110111001000101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000011111111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000011111111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001001010101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000110000001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000001110000011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0101000101011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0101000101111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101000001010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001000100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100111110100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000000001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111110010100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1101110110101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010111111000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0111011101110111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(85): compiling module SB_DFFESR. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(86): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_ebr.v(27): compiling module m_ebr_renamed_due_excessive_length_2. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w16.v(9): compiling module m_ebr_w16_renamed_due_excessive_length_3. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_4. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_5. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_6. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_7. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_8. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_9. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_10. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_11. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_12. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_13. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w16.v(9): compiling module m_ebr_w16_renamed_due_excessive_length_14. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_15. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_16. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_17. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_18. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_19. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_20. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_21. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_22. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_23. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_24. VERI-1018
INFO - synthesis: ../../../../code/m_ram.v(72): compiling module m_ram(SRAMADRWIDTH=0). VERI-1018
INFO - synthesis: ../../../../code/m_rai.v(52): compiling module m_rai(EBRADRWIDTH=10). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111000001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110000011100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111110100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000010000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011110000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000001000). VERI-1018
INFO - synthesis: ../../../../code/m_wai.v(39): compiling module m_wai(EBRADRWIDTH=10). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100110011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001011111110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000000010). VERI-1018
INFO - synthesis: ../../../../code/m_RVC.v(152): compiling module m_RVC(RVC=0). VERI-1018
INFO - synthesis: ../../../../code/m_opreg.v(32): compiling module m_opreg(RVC=0). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(76): compiling module SB_DFFE. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(77): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_condcode.v(8): compiling module m_condcode. VERI-1018
INFO - synthesis: ../../../../code/m_shiftcounter.v(28): compiling module m_shiftcounter. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010001000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010001000100010). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1001001110000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1001001110000010). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(18): compiling module bn_lcy4(I=16'b1110001000101110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110001000101110). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010101010). VERI-1018
INFO - synthesis: ../../../../code/m_progressctrl.v(8): compiling module m_progressctrl(MULDIV=0,MTIMETAP_LOWLIM=14,DISREGARD_WB4_3_55=1). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111111111001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01001110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01001101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0111100001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110111011101110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(95): compiling module SB_DFFESS. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(96): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_ucode.v(10): compiling module m_ucode. VERI-1018
INFO - synthesis: ../../../../generated/m_2ebr.v(50): compiling module m_2ebr. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_25. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_26. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01100000000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110001111101111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01100). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110001010000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01010000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000000000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110000000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(38): compiling module bn_l4v(I=16'b010000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(38): compiling module bn_l4v(I=16'b1000000000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ucodepc.v(56): compiling module m_ucodepc(LAZY_DECODE=2,MULDIV=0). VERI-1018
WARNING - synthesis: ../../../../code/m_ucodepc.v(143): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: ../../../../code/m_illegalop.v(1): compiling module m_illegalop(LAZY_DECODE=2). VERI-1018
INFO - synthesis: ../../../../code/m_shlr.v(31): compiling module m_shlr(MULDIV=0). VERI-1018
Last elaborated design is top()
Loading NGL library '/home/bnossum/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/bnossum/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: Bit 0 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 1 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 2 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 3 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 4 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 5 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 6 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 7 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 8 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 9 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 10 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 11 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 12 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 13 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 14 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 15 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 16 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 17 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 18 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 19 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 20 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 21 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 22 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 24 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 25 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 26 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 27 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 28 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 29 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 30 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 31 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero



Combinational loop found : 1

	Net \inst_midgetv_core/B[3] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/b[3]/l 

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[3] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[3]/l 

	Net \inst_midgetv_core/Di[3] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[3] 

Combinational loop found : 2

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[27] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[27]/l 

	Net \inst_midgetv_core/Di[27] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[27] 

	Net \inst_midgetv_core/B[27] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/b[27]/l 

Combinational loop found : 3

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[21] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[21]/l 

	Net \inst_midgetv_core/Di[21] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[21] 

Combinational loop found : 4

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[19] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[19]/l 

	Net \inst_midgetv_core/Di[19] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[19] 

Applying 1.000000 MHz constraint to all clocks

Writing scf file : t1_Implmnt/t1.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 98 of 5280 (1 % )
SB_CARRY => 84
SB_DFF => 19
SB_DFFE => 38
SB_DFFESR => 35
SB_DFFESS => 4
SB_DFFSR => 2
SB_GB_IO => 1
SB_IO => 6
SB_LUT4 => 279
SB_RAM40_4K => 10
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 91
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : inst_midgetv_core/inst_immexp_zfind_q/genblk1.nsa14_or_nCORERUNNING, loads : 33
  Net : inst_midgetv_core/inst_progressctrl/enaQ, loads : 32
  Net : inst_midgetv_core/inst_mimux/genblk1.sa00mod, loads : 32
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_alu_2, loads : 30
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_alu_1, loads : 30
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_alu_0, loads : 30
  Net : inst_midgetv_core/inst_immexp_zfind_q/genblk1.sa10, loads : 30
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/is_valid_instrhigh, loads : 29
  Net : inst_midgetv_core/inst_immexp_zfind_q/genblk1.sa09, loads : 23
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_cyclecnt_0, loads : 22
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   16.197 MHz|    39  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 173.008  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 8.236  secs
--------------------------------------------------------------
Current Implementation t1_Implmnt its sbt path: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.edf " "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist" "-pSG48" "-y/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.edf...
Parsing constraint file: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf...
Warning: pin BTN_N doesn't exist in the design netlist.ignoring the set_io command on line 7 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LEDR_N doesn't exist in the design netlist.ignoring the set_io command on line 8 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LEDG_N doesn't exist in the design netlist.ignoring the set_io command on line 9 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED_RED_N doesn't exist in the design netlist.ignoring the set_io command on line 11 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED_GRN_N doesn't exist in the design netlist.ignoring the set_io command on line 12 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED_BLU_N doesn't exist in the design netlist.ignoring the set_io command on line 13 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_SCK doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_SSB doesn't exist in the design netlist.ignoring the set_io command on line 16 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A1 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A2 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A3 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A4 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A7 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A8 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A9 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A10 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B1 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B2 doesn't exist in the design netlist.ignoring the set_io command on line 32 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B3 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B4 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B7 doesn't exist in the design netlist.ignoring the set_io command on line 35 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B8 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B9 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B10 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_1 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_2 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_3 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_4 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_7 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_8 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_9 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_10 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED5 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN1 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN2 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN3 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
parse file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf error. But they are ignored
start to read sdc/scf file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.scf
sdc_reader OK /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.scf
SB_RAM SB_RAM40_4K SB_RAM40_4K
Stored edif netlist at /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top...
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED4_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrh.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrh.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrb.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrb.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrh.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrh.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrb.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrb.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_inputmux.genblk1.ireg__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode0:WCLK is driven by constant value GND
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode0:WCLKE is driven by non-default constant value GND
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode1:WCLK is driven by constant value GND
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode1:WCLKE is driven by non-default constant value GND
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel3:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel2:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_asel3:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel1:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel0:S is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer" --device-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" --effort_level std --no_autolutcascade  --out-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc"
starting placerrunning placerExecuting : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top --outdir /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer --device-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib --effort_level std --no_autolutcascade --out-sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev
Package              - SG48
Design database      - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top
SDC file             - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer
Timing library       - /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	279
    Number of DFFs      	:	98
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	84
    Number of RAMs      	:	8
    Number of ROMs      	:	2
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2751: Ignoring set_io_ff constraint on LED3, since it is conflicting with set_io constraint
W2729: set_io_ff -out constraint specified on 'LED3' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel0', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel1', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel2', as it is not driving any LUT

Design Statistics after Packing
    Number of LUTs      	:	282
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	5
    Number of Carrys    	:	85

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	48
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	150
        CARRY Only       	:	1
        LUT with CARRY   	:	39
    LogicCells                  :	283/5280
    PLBs                        :	39/660
    BRAMs                       :	10/30
    IOs and GBIOs               :	7/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.2 (sec)

Final Design Statistics
    Number of LUTs      	:	282
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	5
    Number of Carrys    	:	85
    Number of RAMs      	:	8
    Number of ROMs      	:	2
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	283/5280
    PLBs                        :	54/660
    BRAMs                       :	10/30
    IOs and GBIOs               :	7/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 34.47 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --package SG48 --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40UP5K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2423
used logic cells: 283
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --package SG48 --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer" --translator "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2423
used logic cells: 283
Translating sdc file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc...
Translated sdc file is /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/router" --sdf_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc --outdir /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/router --sdf_file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 426 
I1212: Iteration  1 :    98 unrouted : 2 seconds
I1212: Iteration  2 :    27 unrouted : 0 seconds
I1212: Iteration  3 :    12 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
 total           226140K
router succeed.

"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v" --vhdl "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd" --lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --view rt --device "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --splitio  --in-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --out-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/netlister/top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v
Writing /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --lib-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" --sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/netlister/top_sbt.sdc" --sdf-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --report-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/timer/top_timing.rpt" --device-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --timing-summary
starting timerExecuting : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top --lib-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib --sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/netlister/top_sbt.sdc --sdf-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --report-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/timer/top_timing.rpt --device-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --design "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --device_name iCE40UP5K --package SG48 --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
/home/bnossum/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "t1_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Oct 12 16:00:10 2020


Command Line:  /home/bnossum/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f t1_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UP.
The -t option is SG48.
The -d option is iCE40UP5K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UP

### Device  : iCE40UP5K

### Package : SG48

### Number of Logic Cells: 5280

### Number of RAM4k Blocks: 30

### Number of DSP Blocks: 8

### Number of PLLs: 1

### Number of IO Pins: 21

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = t1_Implmnt/t1.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1 (searchpath added)
Verilog design file = ../../min_icebreaker.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../../min_icebreaker.v. VERI-1482
INFO - synthesis: ../../min_icebreaker.v(14): analyzing included file ../../../../code/m_ice_shortcuts.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(15): analyzing included file ../../../../code/m_inputmux.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(16): analyzing included file ../../../../code/m_mimux.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(17): analyzing included file ../../../../code/m_alu_carryin.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(18): analyzing included file ../../../../code/m_alu.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(19): analyzing included file ../../../../code/m_immexp_zfind_q.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(20): analyzing included file ../../../../code/m_ram.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(21): analyzing included file ../../../../code/m_ram_a16.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(22): analyzing included file ../../../../code/m_ram_a17.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(23): analyzing included file ../../../../code/m_ebr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(24): analyzing included file ../../../../code/m_ebr_w16.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(25): analyzing included file ../../../../code/m_ebr_w8.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(26): analyzing included file ../../../../code/m_ebr_w4.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(27): analyzing included file ../../../../code/m_ebr_w2.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(28): analyzing included file ../../../../code/m_rai.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(29): analyzing included file ../../../../code/m_wai.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(30): analyzing included file ../../../../code/m_opreg.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(31): analyzing included file ../../../../code/m_cyclecnt.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(32): analyzing included file ../../../../code/m_condcode.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(33): analyzing included file ../../../../code/m_shiftcounter.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(34): analyzing included file ../../../../code/m_status_and_interrupts.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(35): analyzing included file ../../../../code/m_ucode.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(36): analyzing included file ../../../../code/m_3ebr.v. VERI-1328
INFO - synthesis: ../../../../code/m_3ebr.v(19): analyzing included file ../../../../code/../generated/ucodeinitval.hv. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(37): analyzing included file ../../../../generated/m_2ebr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(38): analyzing included file ../../../../code/m_ucodepc.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(39): analyzing included file ../../../../code/m_progressctrl.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(40): analyzing included file ../../../../code/m_shlr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(41): analyzing included file ../../../../code/m_RVC.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(42): analyzing included file ../../../../code/m_illegalop.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(43): analyzing included file ../../../../code/m_midgetv_core.v. VERI-1328
INFO - synthesis: ../../../../code/m_midgetv_core.v(363): analyzing included file ../../../../code/../generated/midgetv_ucodeoptions.hv. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(167): analyzing included file ../../ice40loaderprog.hv. VERI-1328
Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../../min_icebreaker.v(46): compiling module top. VERI-1018
INFO - synthesis: ../../min_icebreaker.v(210): compiling module m_BBUART. VERI-1018
INFO - synthesis: ../../min_icebreaker.v(237): compiling module m_LEDs. VERI-1018
INFO - synthesis: ../../../../code/m_midgetv_core.v(364): compiling module m_midgetv_core_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: ../../../../code/m_inputmux.v(22): compiling module m_inputmux(HIGHLEVEL=0,MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_mimux.v(16): compiling module m_mimux(HIGHLEVEL=0). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(34): compiling module SB_DFF. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000011001010). VERI-1018
INFO - synthesis: ../../../../code/m_cyclecnt.v(100): compiling module m_cyclecnt. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1010101000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(15): compiling module SB_CARRY. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b01000001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000001000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1010101000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1111111111110000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111111110000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1100101011001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011001111). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1100101011001010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011001010). VERI-1018
INFO - synthesis: ../../../../code/m_alu_carryin.v(71): compiling module m_alu_carryin(HIGHLEVEL=0,MULDIV=0). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(57): compiling module bn_lcy4v_b(I=16'b1111000010001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000010001000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(57): compiling module bn_lcy4v_b(I=16'b1010101010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101010101010). VERI-1018
INFO - synthesis: ../../../../code/m_alu.v(71): compiling module m_alu(MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_alu.v(222): compiling module m_alu_lowlevel(ALUWIDTH=32,MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010010110100). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010010110100). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(18): compiling module bn_lcy4(I=16'b1100001101101001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100001101101001). VERI-1018
INFO - synthesis: ../../../../code/m_immexp_zfind_q.v(10): compiling module m_immexp_zfind_q. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110111001000101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000011111111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000011111111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001001010101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000110000001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000001110000011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0101000101011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0101000101111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101000001010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001000100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100111110100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000000001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111110010100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1101110110101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010111111000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0111011101110111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(85): compiling module SB_DFFESR. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(86): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_ebr.v(27): compiling module m_ebr_renamed_due_excessive_length_2. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w16.v(9): compiling module m_ebr_w16_renamed_due_excessive_length_3. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_4. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_5. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_6. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_7. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_8. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_9. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_10. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_11. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_12. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_13. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w16.v(9): compiling module m_ebr_w16_renamed_due_excessive_length_14. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_15. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_16. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_17. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_18. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_19. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_20. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_21. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_22. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_23. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_24. VERI-1018
INFO - synthesis: ../../../../code/m_ram.v(72): compiling module m_ram(SRAMADRWIDTH=0). VERI-1018
INFO - synthesis: ../../../../code/m_rai.v(52): compiling module m_rai(EBRADRWIDTH=10). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111000001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110000011100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111110100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000010000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011110000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000001000). VERI-1018
INFO - synthesis: ../../../../code/m_wai.v(39): compiling module m_wai(EBRADRWIDTH=10). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100110011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001011111110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000000010). VERI-1018
INFO - synthesis: ../../../../code/m_RVC.v(152): compiling module m_RVC(RVC=0). VERI-1018
INFO - synthesis: ../../../../code/m_opreg.v(32): compiling module m_opreg(RVC=0). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(76): compiling module SB_DFFE. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(77): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_condcode.v(8): compiling module m_condcode. VERI-1018
INFO - synthesis: ../../../../code/m_shiftcounter.v(28): compiling module m_shiftcounter. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010001000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010001000100010). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1001001110000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1001001110000010). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(18): compiling module bn_lcy4(I=16'b1110001000101110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110001000101110). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010101010). VERI-1018
INFO - synthesis: ../../../../code/m_progressctrl.v(8): compiling module m_progressctrl(MULDIV=0,MTIMETAP_LOWLIM=14,DISREGARD_WB4_3_55=1). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111111111001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01001110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01001101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0111100001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110111011101110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(95): compiling module SB_DFFESS. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(96): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_ucode.v(10): compiling module m_ucode. VERI-1018
INFO - synthesis: ../../../../generated/m_2ebr.v(50): compiling module m_2ebr. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_25. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_26. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01100000000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110001111101111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01100). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110001010000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01010000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000000000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110000000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(38): compiling module bn_l4v(I=16'b010000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(38): compiling module bn_l4v(I=16'b1000000000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ucodepc.v(56): compiling module m_ucodepc(LAZY_DECODE=2,MULDIV=0). VERI-1018
WARNING - synthesis: ../../../../code/m_ucodepc.v(143): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: ../../../../code/m_illegalop.v(1): compiling module m_illegalop(LAZY_DECODE=2). VERI-1018
INFO - synthesis: ../../../../code/m_shlr.v(31): compiling module m_shlr(MULDIV=0). VERI-1018
Last elaborated design is top()
Loading NGL library '/home/bnossum/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/bnossum/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: Bit 0 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 1 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 2 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 3 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 4 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 5 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 6 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 7 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 8 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 9 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 10 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 11 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 12 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 13 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 14 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 15 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 16 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 17 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 18 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 19 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 20 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 21 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 22 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 24 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 25 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 26 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 27 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 28 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 29 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 30 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 31 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero



Combinational loop found : 1

	Net \inst_midgetv_core/B[3] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/b[3]/l 

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[3] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[3]/l 

	Net \inst_midgetv_core/Di[3] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[3] 

Combinational loop found : 2

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[27] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[27]/l 

	Net \inst_midgetv_core/Di[27] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[27] 

	Net \inst_midgetv_core/B[27] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/b[27]/l 

Combinational loop found : 3

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[21] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[21]/l 

	Net \inst_midgetv_core/Di[21] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[21] 

Combinational loop found : 4

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[19] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[19]/l 

	Net \inst_midgetv_core/Di[19] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[19] 

Applying 1.000000 MHz constraint to all clocks

Writing scf file : t1_Implmnt/t1.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 98 of 5280 (1 % )
SB_CARRY => 84
SB_DFF => 19
SB_DFFE => 38
SB_DFFESR => 35
SB_DFFESS => 4
SB_DFFSR => 2
SB_GB_IO => 1
SB_IO => 6
SB_LUT4 => 279
SB_RAM40_4K => 10
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 91
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : inst_midgetv_core/inst_immexp_zfind_q/genblk1.nsa14_or_nCORERUNNING, loads : 33
  Net : inst_midgetv_core/inst_progressctrl/enaQ, loads : 32
  Net : inst_midgetv_core/inst_mimux/genblk1.sa00mod, loads : 32
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_alu_2, loads : 30
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_alu_1, loads : 30
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_alu_0, loads : 30
  Net : inst_midgetv_core/inst_immexp_zfind_q/genblk1.sa10, loads : 30
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/is_valid_instrhigh, loads : 29
  Net : inst_midgetv_core/inst_immexp_zfind_q/genblk1.sa09, loads : 23
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_cyclecnt_0, loads : 22
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   16.197 MHz|    39  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 173.008  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 8.148  secs
--------------------------------------------------------------
Current Implementation t1_Implmnt its sbt path: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.edf " "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist" "-pSG48" "-y/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.edf...
Parsing constraint file: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf...
Warning: pin BTN_N doesn't exist in the design netlist.ignoring the set_io command on line 7 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LEDR_N doesn't exist in the design netlist.ignoring the set_io command on line 8 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LEDG_N doesn't exist in the design netlist.ignoring the set_io command on line 9 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED_RED_N doesn't exist in the design netlist.ignoring the set_io command on line 11 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED_GRN_N doesn't exist in the design netlist.ignoring the set_io command on line 12 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED_BLU_N doesn't exist in the design netlist.ignoring the set_io command on line 13 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_SCK doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_SSB doesn't exist in the design netlist.ignoring the set_io command on line 16 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A1 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A2 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A3 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A4 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A7 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A8 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A9 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A10 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B1 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B2 doesn't exist in the design netlist.ignoring the set_io command on line 32 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B3 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B4 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B7 doesn't exist in the design netlist.ignoring the set_io command on line 35 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B8 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B9 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B10 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_1 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_2 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_3 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_4 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_7 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_8 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_9 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_10 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED5 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN1 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN2 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN3 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
parse file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf error. But they are ignored
start to read sdc/scf file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.scf
sdc_reader OK /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.scf
SB_RAM SB_RAM40_4K SB_RAM40_4K
Stored edif netlist at /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top...
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED4_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrh.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrh.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrb.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrb.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrh.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrh.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrb.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrb.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_inputmux.genblk1.ireg__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode0:WCLK is driven by constant value GND
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode0:WCLKE is driven by non-default constant value GND
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode1:WCLK is driven by constant value GND
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode1:WCLKE is driven by non-default constant value GND
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel3:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel2:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_asel3:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel1:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel0:S is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer" --device-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" --effort_level std --no_autolutcascade  --out-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc"
starting placerrunning placerExecuting : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top --outdir /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer --device-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib --effort_level std --no_autolutcascade --out-sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev
Package              - SG48
Design database      - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top
SDC file             - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer
Timing library       - /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	279
    Number of DFFs      	:	98
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	84
    Number of RAMs      	:	8
    Number of ROMs      	:	2
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2751: Ignoring set_io_ff constraint on LED3, since it is conflicting with set_io constraint
W2729: set_io_ff -out constraint specified on 'LED3' pin is infeasible. Ignoring the constraint

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel0', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel1', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel2', as it is not driving any LUT

Design Statistics after Packing
    Number of LUTs      	:	282
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	5
    Number of Carrys    	:	85

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	48
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	150
        CARRY Only       	:	1
        LUT with CARRY   	:	39
    LogicCells                  :	283/5280
    PLBs                        :	39/660
    BRAMs                       :	10/30
    IOs and GBIOs               :	7/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.5 (sec)

Final Design Statistics
    Number of LUTs      	:	282
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	5
    Number of Carrys    	:	85
    Number of RAMs      	:	8
    Number of ROMs      	:	2
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	283/5280
    PLBs                        :	54/660
    BRAMs                       :	10/30
    IOs and GBIOs               :	7/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 34.47 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --package SG48 --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40UP5K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2423
used logic cells: 283
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
running packerpacker succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --package SG48 --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer" --translator "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40UP5K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2423
used logic cells: 283
Translating sdc file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc...
Translated sdc file is /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/router" --sdf_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc --outdir /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/router --sdf_file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 426 
I1212: Iteration  1 :    98 unrouted : 2 seconds
I1212: Iteration  2 :    27 unrouted : 0 seconds
I1212: Iteration  3 :    12 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           226140K
router succeed.

"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v" --vhdl "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd" --lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --view rt --device "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --splitio  --in-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --out-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/netlister/top_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v
Writing /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --lib-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" --sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/netlister/top_sbt.sdc" --sdf-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --report-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/timer/top_timing.rpt" --device-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --timing-summary
starting timerExecuting : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top --lib-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib --sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/netlister/top_sbt.sdc --sdf-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --report-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/timer/top_timing.rpt --device-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --design "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --device_name iCE40UP5K --package SG48 --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/bnossum/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "t1_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Oct 12 16:04:28 2020


Command Line:  /home/bnossum/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f t1_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UP.
The -t option is SG48.
The -d option is iCE40UP5K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UP

### Device  : iCE40UP5K

### Package : SG48

### Number of Logic Cells: 5280

### Number of RAM4k Blocks: 30

### Number of DSP Blocks: 8

### Number of PLLs: 1

### Number of IO Pins: 21

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = t1_Implmnt/t1.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1 (searchpath added)
Verilog design file = ../../min_icebreaker.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../../min_icebreaker.v. VERI-1482
INFO - synthesis: ../../min_icebreaker.v(14): analyzing included file ../../../../code/m_ice_shortcuts.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(15): analyzing included file ../../../../code/m_inputmux.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(16): analyzing included file ../../../../code/m_mimux.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(17): analyzing included file ../../../../code/m_alu_carryin.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(18): analyzing included file ../../../../code/m_alu.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(19): analyzing included file ../../../../code/m_immexp_zfind_q.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(20): analyzing included file ../../../../code/m_ram.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(21): analyzing included file ../../../../code/m_ram_a16.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(22): analyzing included file ../../../../code/m_ram_a17.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(23): analyzing included file ../../../../code/m_ebr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(24): analyzing included file ../../../../code/m_ebr_w16.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(25): analyzing included file ../../../../code/m_ebr_w8.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(26): analyzing included file ../../../../code/m_ebr_w4.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(27): analyzing included file ../../../../code/m_ebr_w2.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(28): analyzing included file ../../../../code/m_rai.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(29): analyzing included file ../../../../code/m_wai.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(30): analyzing included file ../../../../code/m_opreg.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(31): analyzing included file ../../../../code/m_cyclecnt.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(32): analyzing included file ../../../../code/m_condcode.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(33): analyzing included file ../../../../code/m_shiftcounter.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(34): analyzing included file ../../../../code/m_status_and_interrupts.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(35): analyzing included file ../../../../code/m_ucode.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(36): analyzing included file ../../../../code/m_3ebr.v. VERI-1328
INFO - synthesis: ../../../../code/m_3ebr.v(19): analyzing included file ../../../../code/../generated/ucodeinitval.hv. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(37): analyzing included file ../../../../generated/m_2ebr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(38): analyzing included file ../../../../code/m_ucodepc.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(39): analyzing included file ../../../../code/m_progressctrl.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(40): analyzing included file ../../../../code/m_shlr.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(41): analyzing included file ../../../../code/m_RVC.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(42): analyzing included file ../../../../code/m_illegalop.v. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(43): analyzing included file ../../../../code/m_midgetv_core.v. VERI-1328
INFO - synthesis: ../../../../code/m_midgetv_core.v(363): analyzing included file ../../../../code/../generated/midgetv_ucodeoptions.hv. VERI-1328
INFO - synthesis: ../../min_icebreaker.v(167): analyzing included file ../../ice40loaderprog.hv. VERI-1328
Analyzing Verilog file /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../../min_icebreaker.v(46): compiling module top. VERI-1018
INFO - synthesis: ../../min_icebreaker.v(210): compiling module m_BBUART. VERI-1018
INFO - synthesis: ../../min_icebreaker.v(237): compiling module m_LEDs. VERI-1018
INFO - synthesis: ../../../../code/m_midgetv_core.v(364): compiling module m_midgetv_core_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: ../../../../code/m_inputmux.v(22): compiling module m_inputmux(HIGHLEVEL=0,MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_mimux.v(16): compiling module m_mimux(HIGHLEVEL=0). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(34): compiling module SB_DFF. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000011001010). VERI-1018
INFO - synthesis: ../../../../code/m_cyclecnt.v(100): compiling module m_cyclecnt. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1010101000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(15): compiling module SB_CARRY. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b01000001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000001000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1010101000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1111111111110000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111111110000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1100101011001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011001111). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b1100101011001010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011001010). VERI-1018
INFO - synthesis: ../../../../code/m_alu_carryin.v(71): compiling module m_alu_carryin(HIGHLEVEL=0,MULDIV=0). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(57): compiling module bn_lcy4v_b(I=16'b1111000010001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000010001000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(57): compiling module bn_lcy4v_b(I=16'b1010101010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101010101010). VERI-1018
INFO - synthesis: ../../../../code/m_alu.v(71): compiling module m_alu(MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_alu.v(222): compiling module m_alu_lowlevel(ALUWIDTH=32,MTIMETAP_LOWLIM=14). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010010110100). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010010110100). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(18): compiling module bn_lcy4(I=16'b1100001101101001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100001101101001). VERI-1018
INFO - synthesis: ../../../../code/m_immexp_zfind_q.v(10): compiling module m_immexp_zfind_q. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110111001000101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111000011111111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000011111111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001001010101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000110000001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000001110000011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0101000101011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0101000101111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101000001010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001000100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100111110100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000000001000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111110010100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1101110110101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010111111000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0111011101110111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(85): compiling module SB_DFFESR. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(86): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_ebr.v(27): compiling module m_ebr_renamed_due_excessive_length_2. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w16.v(9): compiling module m_ebr_w16_renamed_due_excessive_length_3. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_4. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_5. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_6. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_7. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_8. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_9. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_10. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_11. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_12. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_13. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w16.v(9): compiling module m_ebr_w16_renamed_due_excessive_length_14. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_15. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_16. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_17. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_18. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_19. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w8.v(8): compiling module m_ebr_w8_renamed_due_excessive_length_20. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_21. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_22. VERI-1018
INFO - synthesis: ../../../../code/m_ebr_w4.v(8): compiling module m_ebr_w4_renamed_due_excessive_length_23. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_24. VERI-1018
INFO - synthesis: ../../../../code/m_ram.v(72): compiling module m_ram(SRAMADRWIDTH=0). VERI-1018
INFO - synthesis: ../../../../code/m_rai.v(52): compiling module m_rai(EBRADRWIDTH=10). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111000001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110000011100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111110100000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000010000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100101011110000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000001000). VERI-1018
INFO - synthesis: ../../../../code/m_wai.v(39): compiling module m_wai(EBRADRWIDTH=10). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1010101011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100110011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111001011111110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000000010). VERI-1018
INFO - synthesis: ../../../../code/m_RVC.v(152): compiling module m_RVC(RVC=0). VERI-1018
INFO - synthesis: ../../../../code/m_opreg.v(32): compiling module m_opreg(RVC=0). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(76): compiling module SB_DFFE. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(77): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_condcode.v(8): compiling module m_condcode. VERI-1018
INFO - synthesis: ../../../../code/m_shiftcounter.v(28): compiling module m_shiftcounter. VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010001000100010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010001000100010). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(28): compiling module bn_lcy4_b(I=16'b1001001110000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1001001110000010). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(18): compiling module bn_lcy4(I=16'b1110001000101110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110001000101110). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(9): compiling module bn_l4(I=16'b010101010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010101010). VERI-1018
INFO - synthesis: ../../../../code/m_progressctrl.v(8): compiling module m_progressctrl(MULDIV=0,MTIMETAP_LOWLIM=14,DISREGARD_WB4_3_55=1). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1111111111111001). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01001110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01001101). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b011011). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0111100001111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110111011101110). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(95): compiling module SB_DFFESS. VERI-1018
WARNING - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): net E is already driven by input port E. VDB-1003
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(96): driving port E is declared here. VDB-1020
INFO - synthesis: ../../../../code/m_ucode.v(10): compiling module m_ucode. VERI-1018
INFO - synthesis: ../../../../generated/m_2ebr.v(50): compiling module m_2ebr. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_25. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(464): compiling module SB_RAM40_4K_renamed_due_excessive_length_26. VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01100000000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010100000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1100000000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1110001111101111). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01100). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110001010000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b01010000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0100000000000010). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b0110000000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(38): compiling module bn_l4v(I=16'b010000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b010000). VERI-1018
INFO - synthesis: ../../../../code/m_ice_shortcuts.v(38): compiling module bn_l4v(I=16'b1000000000000000). VERI-1018
INFO - synthesis: /home/bnossum/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(28): compiling module SB_LUT4(LUT_INIT=16'b1000000000000000). VERI-1018
INFO - synthesis: ../../../../code/m_ucodepc.v(56): compiling module m_ucodepc(MULDIV=0). VERI-1018
WARNING - synthesis: ../../../../code/m_ucodepc.v(143): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: ../../../../code/m_illegalop.v(1): compiling module m_illegalop. VERI-1018
INFO - synthesis: ../../../../code/m_shlr.v(31): compiling module m_shlr(MULDIV=0). VERI-1018
Last elaborated design is top()
Loading NGL library '/home/bnossum/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/bnossum/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: Bit 0 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 1 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 2 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 3 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 4 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 5 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 6 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 7 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 8 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 9 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 10 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 11 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 12 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 13 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 14 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 15 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 16 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 17 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 18 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 19 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 20 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 21 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 22 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 24 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 25 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 26 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 27 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 28 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 29 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 30 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero
WARNING - synthesis: Bit 31 of Register \inst_midgetv_core/inst_inputmux/genblk1.ireg is stuck at Zero



Combinational loop found : 1

	Net \inst_midgetv_core/B[3] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/b[3]/l 

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[3] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[3]/l 

	Net \inst_midgetv_core/Di[3] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[3] 

Combinational loop found : 2

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[27] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[27]/l 

	Net \inst_midgetv_core/Di[27] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[27] 

	Net \inst_midgetv_core/B[27] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/b[27]/l 

Combinational loop found : 3

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[21] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[21]/l 

	Net \inst_midgetv_core/Di[21] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[21] 

Combinational loop found : 4

	Net \inst_midgetv_core/inst_alu/genblk1.inst/A[19] 

	Instance \inst_midgetv_core/inst_alu/genblk1.inst/a[19]/l 

	Net \inst_midgetv_core/Di[19] 

	Instance \inst_midgetv_core/inst_mimux/genblk1.cmb[19] 

Applying 1.000000 MHz constraint to all clocks

Writing scf file : t1_Implmnt/t1.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 99 of 5280 (1 % )
SB_CARRY => 84
SB_DFF => 19
SB_DFFE => 39
SB_DFFESR => 35
SB_DFFESS => 4
SB_DFFSR => 2
SB_GB_IO => 1
SB_IO => 6
SB_LUT4 => 293
SB_RAM40_4K => 10
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 92
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : inst_midgetv_core/inst_immexp_zfind_q/genblk1.nsa14_or_nCORERUNNING, loads : 33
  Net : inst_midgetv_core/inst_progressctrl/enaQ, loads : 32
  Net : inst_midgetv_core/inst_mimux/genblk1.sa00mod, loads : 32
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_alu_2, loads : 30
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_alu_1, loads : 30
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_alu_0, loads : 30
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/is_valid_instrhigh, loads : 30
  Net : inst_midgetv_core/inst_immexp_zfind_q/genblk1.sa10, loads : 30
  Net : inst_midgetv_core/inst_immexp_zfind_q/genblk1.sa09, loads : 23
  Net : inst_midgetv_core/inst_ucode/genblk1.inst_2ebr/s_cyclecnt_0, loads : 22
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   16.197 MHz|    39  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 173.152  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 8.488  secs
--------------------------------------------------------------
Current Implementation t1_Implmnt its sbt path: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.edf " "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist" "-pSG48" "-y/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.edf...
Parsing constraint file: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf...
Warning: pin BTN_N doesn't exist in the design netlist.ignoring the set_io command on line 7 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LEDR_N doesn't exist in the design netlist.ignoring the set_io command on line 8 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LEDG_N doesn't exist in the design netlist.ignoring the set_io command on line 9 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED_RED_N doesn't exist in the design netlist.ignoring the set_io command on line 11 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED_GRN_N doesn't exist in the design netlist.ignoring the set_io command on line 12 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED_BLU_N doesn't exist in the design netlist.ignoring the set_io command on line 13 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_SCK doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_SSB doesn't exist in the design netlist.ignoring the set_io command on line 16 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin FLASH_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A1 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A2 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A3 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A4 doesn't exist in the design netlist.ignoring the set_io command on line 25 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A7 doesn't exist in the design netlist.ignoring the set_io command on line 26 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A8 doesn't exist in the design netlist.ignoring the set_io command on line 27 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A9 doesn't exist in the design netlist.ignoring the set_io command on line 28 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1A10 doesn't exist in the design netlist.ignoring the set_io command on line 29 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B1 doesn't exist in the design netlist.ignoring the set_io command on line 31 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B2 doesn't exist in the design netlist.ignoring the set_io command on line 32 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B3 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B4 doesn't exist in the design netlist.ignoring the set_io command on line 34 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B7 doesn't exist in the design netlist.ignoring the set_io command on line 35 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B8 doesn't exist in the design netlist.ignoring the set_io command on line 36 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B9 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P1B10 doesn't exist in the design netlist.ignoring the set_io command on line 38 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_1 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_2 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_3 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_4 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_7 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_8 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_9 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin P2_10 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin LED5 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN1 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN2 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
Warning: pin BTN3 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf
parse file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/icecube_icebreaker.pcf error. But they are ignored
start to read sdc/scf file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.scf
sdc_reader OK /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.scf
SB_RAM SB_RAM40_4K SB_RAM40_4K
Stored edif netlist at /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top...
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED4_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrh.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrh.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrb.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrb.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrh.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrh.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrb.genblk1_ebrh.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrb.genblk1_ebrb.genblk1.mem:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_inputmux.genblk1.ireg__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode0:WCLK is driven by constant value GND
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode0:WCLKE is driven by non-default constant value GND
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode1:WCLK is driven by constant value GND
Warning: The terminal inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.ucode1:WCLKE is driven by non-default constant value GND
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel3:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel2:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_asel3:R is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel1:S is driven by default driver : GND, Disconnecting it.
Warning: The terminal inst_midgetv_core.inst_progressctrl.blka.r_bsel0:S is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer" --device-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" --effort_level std --no_autolutcascade  --out-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc"
starting placerrunning placerExecuting : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top --outdir /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer --device-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib --effort_level std --no_autolutcascade --out-sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev
Package              - SG48
Design database      - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top
SDC file             - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer
Timing library       - /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	293
    Number of DFFs      	:	99
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	84
    Number of RAMs      	:	8
    Number of ROMs      	:	2
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2751: Ignoring set_io_ff constraint on LED3, since it is conflicting with set_io constraint
W2729: set_io_ff -out constraint specified on 'LED3' pin is infeasible. Ignoring the constraint
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel0', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel1', as it is not driving any LUT
W2403: Ignoring cascade constraint for LUT instance 'inst_midgetv_core.inst_progressctrl.blka.l_cmb_bsel2', as it is not driving any LUT

Design Statistics after Packing
    Number of LUTs      	:	296
    Number of DFFs      	:	94
    Number of DFFs packed to IO	:	5
    Number of Carrys    	:	85

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	49
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	163
        CARRY Only       	:	1
        LUT with CARRY   	:	39
    LogicCells                  :	297/5280
    PLBs                        :	41/660
    BRAMs                       :	10/30
    IOs and GBIOs               :	7/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.2 (sec)

Final Design Statistics
    Number of LUTs      	:	296
    Number of DFFs      	:	94
    Number of DFFs packed to IO	:	5
    Number of Carrys    	:	85
    Number of RAMs      	:	8
    Number of ROMs      	:	2
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	297/5280
    PLBs                        :	58/660
    BRAMs                       :	10/30
    IOs and GBIOs               :	7/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 34.47 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --package SG48 --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40UP5K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2492
used logic cells: 297
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
running packerpacker succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --package SG48 --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer" --translator "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40UP5K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2492
used logic cells: 297
Translating sdc file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/placer/top_pl.sdc...
Translated sdc file is /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/router" --sdf_file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc --outdir /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/router --sdf_file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 441 
I1212: Iteration  1 :   111 unrouted : 1 seconds
I1212: Iteration  2 :    27 unrouted : 0 seconds
I1212: Iteration  3 :    15 unrouted : 0 seconds
I1212: Iteration  4 :     8 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 1 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     4 unrouted : 0 seconds
I1212: Iteration 13 :     4 unrouted : 0 seconds
I1212: Iteration 14 :     4 unrouted : 0 seconds
I1212: Iteration 15 :     4 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     4 unrouted : 0 seconds
I1212: Iteration 20 :     4 unrouted : 0 seconds
I1212: Iteration 21 :     2 unrouted : 0 seconds
I1212: Iteration 22 :     2 unrouted : 0 seconds
I1212: Iteration 23 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
 total           226300K
router succeed.

"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v" --vhdl "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd" --lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --view rt --device "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --splitio  --in-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/packer/top_pk.sdc" --out-sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/netlister/top_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v
Writing /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --lib-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib" --sdc-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/netlister/top_sbt.sdc" --sdf-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --report-file "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/timer/top_timing.rpt" --device-file "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --timing-summary
starting timerExecuting : /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top --lib-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40UP5K.lib --sdc-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/netlister/top_sbt.sdc --sdf-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --report-file /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/timer/top_timing.rpt --device-file /home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 4 seconds
timer succeed.
timer succeeded.


"/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/bnossum/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40T05.dev" --design "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/netlist/oadb-top" --device_name iCE40UP5K --package SG48 --outdir "/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
