# Pipelined-MIPS-Processor-Design
Implemented 5-stage RTL on FPGA and reduced pipeline stalls using forwarding and branch prediction to achieve 1.7x speedup
