.Vector Unit-Stride Load/Store Instruction Listing
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

|off[1:0]|000|vm|00000|rs1|000 2+|vd|0000111|VLBU.V
|off[1:0]|000|vm|00000|rs1|101 2+|vd|0000111|VLHU.V
|off[1:0]|000|vm|00000|rs1|110 2+|vd|0000111|VLWU.V
|off[1:0]|000|vm|00000|rs1|111 2+|vd|0000111|VLE.V
|off[1:0]|100|vm|00000|rs1|000 2+|vd|0000111|VLB.V
|off[1:0]|100|vm|00000|rs1|101 2+|vd|0000111|VLH.V
|off[1:0]|100|vm|00000|rs1|110 2+|vd|0000111|VLW.V
2+|vs3|vm|00000|rs1|000|off[1:0]|000|0100111|VSB.V
2+|vs3|vm|00000|rs1|101|off[1:0]|000|0100111|VSH.V
2+|vs3|vm|00000|rs1|110|off[1:0]|000|0100111|VSW.V
2+|vs3|vm|00000|rs1|111|off[1:0]|000|0100111|VSE.V
|========================


.Vector Unit-Stride Fault-First Load Instruction Listing
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

|off[1:0]|000|vm|10000|rs1|000 2+|vd|0000111|VLBUFF.V
|off[1:0]|000|vm|10000|rs1|101 2+|vd|0000111|VLHUFF.V
|off[1:0]|000|vm|10000|rs1|110 2+|vd|0000111|VLWUFF.V
|off[1:0]|000|vm|10000|rs1|111 2+|vd|0000111|VLEFF.V
|off[1:0]|100|vm|10000|rs1|000 2+|vd|0000111|VLBFF.V
|off[1:0]|100|vm|10000|rs1|101 2+|vd|0000111|VLHFF.V
|off[1:0]|100|vm|10000|rs1|110 2+|vd|0000111|VLWFF.V

|========================

.Vector Strided Load/Store Instruction Listing
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

|off[1:0]|010|vm|rs2|rs1|000 2+|vd|0000111|VLSBU.V
|off[1:0]|010|vm|rs2|rs1|101 2+|vd|0000111|VLSHU.V
|off[1:0]|010|vm|rs2|rs1|110 2+|vd|0000111|VLSWU.V
|off[1:0]|010|vm|rs2|rs1|111 2+|vd|0000111|VLSE.V
|off[1:0]|110|vm|rs2|rs1|000 2+|vd|0000111|VLSB.V
|off[1:0]|110|vm|rs2|rs1|101 2+|vd|0000111|VLSH.V
|off[1:0]|110|vm|rs2|rs1|110 2+|vd|0000111|VLSW.V
2+|vs3|vm|rs2|rs1|000|off[1:0]|010|0100111|VSSB.V
2+|vs3|vm|rs2|rs1|101|off[1:0]|010|0100111|VSSH.V
2+|vs3|vm|rs2|rs1|110|off[1:0]|010|0100111|VSSW.V
2+|vs3|vm|rs2|rs1|111|off[1:0]|010|0100111|VSSE.V

|========================


.Vector Indexed Load/Store Instruction Listing
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

|off[1:0]|011|vm|vs2|rs1|000 2+|vd|0000111|VLXBU.V
|off[1:0]|011|vm|vs2|rs1|101 2+|vd|0000111|VLXHU.V
|off[1:0]|011|vm|vs2|rs1|110 2+|vd|0000111|VLXWU.V
|off[1:0]|011|vm|vs2|rs1|111 2+|vd|0000111|VLXE.V
|off[1:0]|111|vm|vs2|rs1|000 2+|vd|0000111|VLXB.V
|off[1:0]|111|vm|vs2|rs1|101 2+|vd|0000111|VLXH.V
|off[1:0]|111|vm|vs2|rs1|110 2+|vd|0000111|VLXW.V
2+|vs3|vm|vs2|rs1|000|off[1:0]|011|0100111|VSXB.V
2+|vs3|vm|vs2|rs1|101|off[1:0]|011|0100111|VSXH.V
2+|vs3|vm|vs2|rs1|110|off[1:0]|011|0100111|VSXW.V
2+|vs3|vm|vs2|rs1|111|off[1:0]|011|0100111|VSXE.V
2+|vs3|vm|vs2|rs1|000|off[1:0]|111|0100111|VSUXB.V
2+|vs3|vm|vs2|rs1|101|off[1:0]|111|0100111|VSUXH.V
2+|vs3|vm|vs2|rs1|110|off[1:0]|111|0100111|VSUXW.V
2+|vs3|vm|vs2|rs1|111|off[1:0]|111|0100111|VSUXE.V

|========================


.Vector Table
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
2+|31 27|26 25 |24   20 |19    15 |14  12 2+|11  7 |6  0   |Opcode

2+|00000|vm    |vs2     |vs1      |001    2+|vd    |1010111|VADD.VV
2+|00000|vm    |vs2     |vs1      |000    2+|vd    |1010111|VADD.VS
2+|00000|vm    |vs2     |rs1      |010    2+|vd    |1010111|VADD.VX
2+|00000|vm    |vs2     |simm[4:0]|011    2+|vd    |1010111|VADD.VI
|========================


Integer OPI

funct6

000000 vadd
000001 vsub
000010 vrsub
000011
000100 vwadd
000101 vwsub
000110 vwaddu
000111 vwsubu
001000 vwadd.w
001001 vwsub.w
001010 vwaddu.w
001011 vwsubu.w
001100
001101
001110
001111
010000 vand
010001 vor
010010 vxor
010011
010100 vsll
010101 vsrl
010110 vsra
010111
011000 vnsrl
011001 vnsra
011010 vnclipu
011011 vnclip
011100
011101
011110
011111 vadc
100000 vseq
100001 vsne
100010 vslt
100011 vsltu
100100 vsle
100101 vsleu
100110 vsgt
100111 vsgtu
101000 vmin
101001 vmax
101010 vminu
101011 vmaxu
101100
101101
101110
101111 
110000 vslideup  
110001 vslidedown
110010 vrgather
110011 vcompress 
110100 
110101
110110
110111
111000
111001
111010
111011
111100
111101
111110
111111

Integer OPM

funct6

000000 vmul
000001 vmulh
000010 vmulhu
000011 vmulhsu
000100 vwmul
000101 vwmulu
000110 vwmulsu
000111
001000 vmacc
001001 vmadd
001010 vmaccu
001011 vmaddu
001100 vwmacc
001101 vwmadd
001110 vwmaccu
001111 vwmaddu
010000 
010001 
010010 
010011 
010100 vredsum  
010101 vredmax  
010110 vredmaxu 
010111 vredmin  
011000 vredminu 
011001 vredand  
011010 vredor   
011011 vredxor  
011100 vwredsum 
011101 vreddot  
011110 vwreddot 
011111 vw4reddot
100000 vdiv 
100001 vdivu
100010 vrem 
100011 vremu
100100 
100101 
100110 
100111 
101000 vmand    
101001 vmnand   
101010 vmandnot 
101011 vmxor    
101100 vmor     
101101 vmnor    
101110 vmornot  
101111 vmxnor   
110000       
110001 vmsbf 
110010 vmsof 
110011 vmsif 
110100 vmiota
110101 vid   
110110
110111 vmerge   
111000 vins.v.x 
111001 vext.x.v 
111010 vmv.v.x  
111011 vmv.x.v  
111100
111101 
111110 vmpopc 
111111 vmfirst

VFLOAT

funct6

000000 vfadd
000001 vfsub
000010 vfmul
000011 vfdiv
000100 vfmin
000101 vfmax
000110 vfsgnj
000111 vfsgnn
001000 vfsgnx
001001 vfeq
001010 vflt
001011 vflte
001100
001101
001110
001111
010000 vwfadd
010001 vwfadd.w
010010 vwfsub
010011 vwfsub.w
010100 vwfmul
010101 vwfmuladd
010110 vwfmuladdm
010111 vwfmulsub
011000 vwfmulsubm
011001
011010
011011
011100
011101
011110 vfsqrt 
011111 vfclass
100000 vfredosum   
100001 vfredsum    
100010 vfredmax   
100011 vfredmin   
100100 vwfredosum 
100101 vwfredsum  
100110 vfreddot   
100111 vwfreddot  
101000
101001
101010
101011
101100
101101
101110
101111
110000 vfmv.f.v
110001 vfmv.v.f
110010
110011
110100
110101
110110
110111
111000
111001
111010
111011
111100
111101
111110
111111

vx4muladd
vx4mulsub


.Vector Table
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

2+|00000|vm|vs2|vs1|000 2+|vd|1010111|VADD.VV
2+|00000|vm|vs2|vs1|100 2+|vd|1010111|VADD.VS
2+|00000|vm|imm[4:0]|vs1|101 2+|vd|1010111|VADD.VI
2+|00000|vm|vs2|vs1|010 2+|vd|1010111|VADDW.VV
2+|00000|vm|vs2|vs1|110 2+|vd|1010111|VADDW.VS
2+|00000|vm|vs2|vs1|011 2+|vd|1010111|VADDW.WV
2+|00000|vm|vs2|vs1|111 2+|vd|1010111|VADDW.WS
2+|00001|vm|vs2|vs1|000 2+|vd|1010111|VSUB.VV
2+|00001|vm|vs2|vs1|100 2+|vd|1010111|VSUB.VS
2+|00001|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSUB.VI
2+|00001|vm|vs2|vs1|000 2+|vd|1010111|VSUB.VV
2+|00001|vm|vs2|vs1|100 2+|vd|1010111|VSUB.VS
2+|00001|vm|vs2|vs1|011 2+|vd|1010111|VSUBW.WV
2+|00001|vm|vs2|vs1|111 2+|vd|1010111|VSUBW.WS
2+|01000|vm|vs2|vs1|000 2+|vd|1010111|VMUL.VV
2+|01000|vm|vs2|vs1|100 2+|vd|1010111|VMUL.VS
2+|01000|vm|imm[4:0]|vs1|101 2+|vd|1010111|VMUL.VI
2+|01000|vm|vs2|vs1|000 2+|vd|1010111|VMUL.VV
2+|01000|vm|vs2|vs1|100 2+|vd|1010111|VMUL.VS
2+|01000|vm|vs2|vs1|011 2+|vd|1010111|VMULW.WV
2+|01000|vm|vs2|vs1|111 2+|vd|1010111|VMULW.WS
2+|01001|vm|vs2|vs1|000 2+|vd|1010111|VMULU.VV
2+|01001|vm|vs2|vs1|100 2+|vd|1010111|VMULU.VS
2+|01001|vm|imm[4:0]|vs1|101 2+|vd|1010111|VMULU.VI
2+|01001|vm|vs2|vs1|000 2+|vd|1010111|VMULU.VV
2+|01001|vm|vs2|vs1|100 2+|vd|1010111|VMULU.VS
2+|01001|vm|vs2|vs1|011 2+|vd|1010111|VMULUW.WV
2+|01001|vm|vs2|vs1|111 2+|vd|1010111|VMULUW.WS
2+|01010|vm|vs2|vs1|000 2+|vd|1010111|VMULSU.VV
2+|01010|vm|vs2|vs1|100 2+|vd|1010111|VMULSU.VS
2+|01010|vm|imm[4:0]|vs1|101 2+|vd|1010111|VMULSU.VI
2+|01010|vm|vs2|vs1|000 2+|vd|1010111|VMULSU.VV
2+|01010|vm|vs2|vs1|100 2+|vd|1010111|VMULSU.VS
2+|01010|vm|vs2|vs1|011 2+|vd|1010111|VMULSUW.WV
2+|01010|vm|vs2|vs1|111 2+|vd|1010111|VMULSUW.WS

|========================


.Vector Table
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

2+|00100|vm|vs2|vs1|000 2+|vd|1010111|VSRLN.VV
2+|00100|vm|vs2|vs1|100 2+|vd|1010111|VSRLN.VS
2+|00100|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSRLN.VI
2+|00100|vm|vs2|vs1|010 2+|vd|1010111|VSRLN.WV
2+|00100|vm|vs2|vs1|110 2+|vd|1010111|VSRLN.WS
2+|00100|vm|vs2|vs1|111 2+|vd|1010111|VSRLN.WI
2+|00101|vm|vs2|vs1|000 2+|vd|1010111|VSRAN.VV
2+|00101|vm|vs2|vs1|100 2+|vd|1010111|VSRAN.VS
2+|00101|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSRAN.VI
2+|00101|vm|vs2|vs1|010 2+|vd|1010111|VSRAN.WV
2+|00101|vm|vs2|vs1|110 2+|vd|1010111|VSRAN.WS
2+|00101|vm|vs2|vs1|111 2+|vd|1010111|VSRAN.WI
2+|00110|vm|vs2|vs1|000 2+|vd|1010111|VCLIPN.VV
2+|00110|vm|vs2|vs1|100 2+|vd|1010111|VCLIPN.VS
2+|00110|vm|imm[4:0]|vs1|101 2+|vd|1010111|VCLIPN.VI
2+|00110|vm|vs2|vs1|010 2+|vd|1010111|VCLIPN.WV
2+|00110|vm|vs2|vs1|110 2+|vd|1010111|VCLIPN.WS
2+|00110|vm|vs2|vs1|111 2+|vd|1010111|VCLIPN.WI
2+|00111|vm|vs2|vs1|000 2+|vd|1010111|VCLIPUN.VV
2+|00111|vm|vs2|vs1|100 2+|vd|1010111|VCLIPUN.VS
2+|00111|vm|imm[4:0]|vs1|101 2+|vd|1010111|VCLIPUN.VI
2+|00111|vm|vs2|vs1|010 2+|vd|1010111|VCLIPUN.WV
2+|00111|vm|vs2|vs1|110 2+|vd|1010111|VCLIPUN.WS
2+|00111|vm|vs2|vs1|111 2+|vd|1010111|VCLIPUN.WI
2+|10000|vm|vs2|vs1|000 2+|vd|1010111|VAND.VV
2+|10000|vm|vs2|vs1|100 2+|vd|1010111|VAND.VS
2+|10000|vm|imm[4:0]|vs1|101 2+|vd|1010111|VAND.VI
2+|10000|vm|vs2|vs1|010 2+|vd|1010111|VOR.VV
2+|10000|vm|vs2|vs1|110 2+|vd|1010111|VOR.VS
2+|10000|vm|imm[4:0]|vs1|111 2+|vd|1010111|VOR.VI
2+|10001|vm|vs2|vs1|000 2+|vd|1010111|VXOR.VV
2+|10001|vm|vs2|vs1|100 2+|vd|1010111|VXOR.VS
2+|10001|vm|imm[4:0]|vs1|101 2+|vd|1010111|VXOR.VI
2+|10010|vm|vs2|vs1|000 2+|vd|1010111|VSLL.VV
2+|10010|vm|vs2|vs1|100 2+|vd|1010111|VSLL.VS
2+|10010|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSLL.VI
2+|10011|vm|vs2|vs1|000 2+|vd|1010111|VSRL.VV
2+|10011|vm|vs2|vs1|100 2+|vd|1010111|VSRL.VS
2+|10011|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSRL.VI
2+|10011|vm|vs2|vs1|010 2+|vd|1010111|VSRA.VV
2+|10011|vm|vs2|vs1|110 2+|vd|1010111|VSRA.VS
2+|10011|vm|imm[4:0]|vs1|111 2+|vd|1010111|VSRA.VI
2+|10100|vm|vs2|vs1|000 2+|vd|1010111|VSEQ.VV
2+|10100|vm|vs2|vs1|100 2+|vd|1010111|VSEQ.VS
2+|10100|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSEQ.VI
2+|10100|vm|vs2|vs1|010 2+|vd|1010111|VSNE.VV
2+|10100|vm|vs2|vs1|110 2+|vd|1010111|VSNE.VS
2+|10100|vm|imm[4:0]|vs1|111 2+|vd|1010111|VSNE.VI
2+|10101|vm|vs2|vs1|000 2+|vd|1010111|VSLT.VV
2+|10101|vm|vs2|vs1|100 2+|vd|1010111|VSLT.VS
2+|10101|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSLT.VI
2+|10101|vm|vs2|vs1|010 2+|vd|1010111|VSLTU.VV
2+|10101|vm|vs2|vs1|110 2+|vd|1010111|VSLTU.VS
2+|10101|vm|imm[4:0]|vs1|111 2+|vd|1010111|VSLTU.VI
2+|10110|vm|vs2|vs1|000 2+|vd|1010111|VSLE.VV
2+|10110|vm|vs2|vs1|100 2+|vd|1010111|VSLE.VS
2+|10110|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSLE.VI
2+|10110|vm|vs2|vs1|010 2+|vd|1010111|VSLEU.VV
2+|10110|vm|vs2|vs1|110 2+|vd|1010111|VSLEU.VS
2+|10110|vm|imm[4:0]|vs1|111 2+|vd|1010111|VSLEU.VI
2+|11000|vm|vs2|vs1|000 2+|vd|1010111|VMULH.VV
2+|11000|vm|vs2|vs1|100 2+|vd|1010111|VMULH.VS
2+|11000|vm|imm[4:0]|vs1|101 2+|vd|1010111|VMULH.VI
2+|11001|vm|vs2|vs1|000 2+|vd|1010111|VDIV.VV
2+|11001|vm|vs2|vs1|100 2+|vd|1010111|VDIV.VS
2+|11001|vm|imm[4:0]|vs1|101 2+|vd|1010111|VDIV.VI
2+|11001|vm|vs2|vs1|010 2+|vd|1010111|VDIVU.VV
2+|11001|vm|vs2|vs1|110 2+|vd|1010111|VDIVU.VS
2+|11001|vm|imm[4:0]|vs1|111 2+|vd|1010111|VDIVU.VI
2+|11010|vm|vs2|vs1|000 2+|vd|1010111|VREM.VV
2+|11010|vm|vs2|vs1|100 2+|vd|1010111|VREM.VS
2+|11010|vm|imm[4:0]|vs1|101 2+|vd|1010111|VREM.VI
2+|11010|vm|vs2|vs1|010 2+|vd|1010111|VREMU.VV
2+|11010|vm|vs2|vs1|110 2+|vd|1010111|VREMU.VS
2+|11010|vm|imm[4:0]|vs1|111 2+|vd|1010111|VREMU.VI
2+|11011|vm|00000|vs1|000 2+|vd|1010111|VSQRT.VV
2+|11011|vm|00000|vs1|100 2+|vd|1010111|VSQRT.VS
2+|11011|vm|00000|vs1|101 2+|vd|1010111|VSQRT.VI
2+|11011|vm|00001|vs1|000 2+|vd|1010111|VFCLASS.VV
2+|11011|vm|00001|vs1|100 2+|vd|1010111|VFCLASS.VS
2+|11011|vm|00001|vs1|101 2+|vd|1010111|VFCLASS.VI
2+|11100|vm|vs2|vs1|000 2+|vd|1010111|VFSGNJ.VV
2+|11100|vm|vs2|vs1|100 2+|vd|1010111|VFSGNJ.VS
2+|11100|vm|imm[4:0]|vs1|101 2+|vd|1010111|VFSGNJ.VI
2+|11100|vm|vs2|vs1|010 2+|vd|1010111|VFSGNJN.VV
2+|11100|vm|vs2|vs1|110 2+|vd|1010111|VFSGNJN.VS
2+|11100|vm|imm[4:0]|vs1|111 2+|vd|1010111|VFSGNJN.VI
2+|11101|vm|vs2|vs1|000 2+|vd|1010111|VFSGNJX.VV
2+|11101|vm|vs2|vs1|100 2+|vd|1010111|VFSGNJX.VS
2+|11101|vm|imm[4:0]|vs1|101 2+|vd|1010111|VFSGNJX.VI
2+|11110|vm|vs2|vs1|000 2+|vd|1010111|VFMIN.VV
2+|11110|vm|vs2|vs1|100 2+|vd|1010111|VFMIN.VS
2+|11110|vm|imm[4:0]|vs1|101 2+|vd|1010111|VFMIN.VI
2+|11110|vm|vs2|vs1|010 2+|vd|1010111|VFMAX.VV
2+|11110|vm|vs2|vs1|110 2+|vd|1010111|VFMAX.VS
2+|11110|vm|imm[4:0]|vs1|111 2+|vd|1010111|VFMAX.VI

|========================


.Vector Table
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

2+|11011|vm|00000|vs1|010 2+|rd|1010111|VMPOPC
2+|11011|vm|00001|vs1|010 2+|rd|1010111|VMFIRST
2+|11011|vm|00000|vs1|011 2+|vd|1010111|VMSBF.V
2+|11011|vm|00001|vs1|011 2+|vd|1010111|VMSIF.V
2+|11011|vm|00010|vs1|011 2+|vd|1010111|VMSOF.V
2+|11011|vm|11111|00000|000 2+|vd|1010111|VIOTA.V
2+|11111|vm|vs2|vs1|000 2+|vd|1010111|VMERGE.VV
2+|11111|vm|vs2|vs1|100 2+|vd|1010111|VMERGE.VS
2+|11111|vm|imm[4:0]|vs1|101 2+|vd|1010111|VMERGE.VI
2+|01101|00|rs2|vs1|000 2+|rd|1010111|VMV.X.V
2+|01101|01|rs2|rs1|000 2+|vd|1010111|VMV.V.X
2+|01101|10|rs2|vs1|000 2+|vd|1010111|VMV.S.V
2+|01101|11|rs2|vs1|000 2+|vd|1010111|VMV.V.S
2+|01101|vm|vs2|vs1|011 2+|vd|1010111|VRGATHER.VV
2+|01101|vm|vs2|vs1|100 2+|vd|1010111|VSLIDEUP.VS
2+|01101|vm|imm[4:0]|00000|101 2+|vd|1010111|VSLIDEUP.VI
2+|01101|vm|vs2|vs1|110 2+|vd|1010111|VSLIDEDOWN.VS
2+|01101|vm|imm[4:0]|vs1|111 2+|vd|1010111|VSLIDEDOWN.VI
2+|01110|vm|vs2|vs1|000 2+|vd|1010111|VREDSUM.V
2+|01110|vm|vs2|vs1|010 2+|vd|1010111|VREDSUMW.V
2+|01110|vm|vs2|vs1|001 2+|vd|1010111|VREDMAX.V
2+|01110|vm|vs2|vs1|011 2+|vd|1010111|VREDMAXU.V
2+|01110|vm|vs2|vs1|100 2+|vd|1010111|VREDMIN.V
2+|01110|vm|vs2|vs1|110 2+|vd|1010111|VREDMINU.V
2+|01111|vm|vs2|vs1|000 2+|vd|1010111|VREDAND.V
2+|01111|vm|vs2|vs1|001 2+|vd|1010111|VREDOR.V
2+|01111|vm|vs2|vs1|010 2+|vd|1010111|VREDXOR.V
2+|vs3|vm|vs2|vs1|101 2+|vd|1000011|VMADD.VVV
2+|vs3|vm|vs2|vs1|110 2+|vd|1000011|VMADD.VVS
2+|vs3|vm|vs2|vs1|101 2+|vd|1000111|VMSUB.VVV
2+|vs3|vm|vs2|vs1|110 2+|vd|1000111|VMSUB.VVS
2+|vs3|vm|vs2|vs1|101 2+|vd|1001011|VMADDW.VVV
2+|vs3|vm|vs2|vs1|110 2+|vd|1001011|VMADDW.VVS
2+|vs3|vm|vs2|vs1|101 2+|vd|1001111|VMSUBW.VVV
2+|vs3|vm|vs2|vs1|110 2+|vd|1001111|VMSUBW.VVS

|========================
