// Seed: 3367861463
module module_0 (
    output wand id_0,
    input supply1 id_1,
    output wand id_2,
    input wire id_3,
    output wand id_4
);
  wire id_6, id_7, id_8, id_9;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    input tri1 id_3,
    input wand id_4,
    output tri id_5,
    output wand id_6,
    input tri0 id_7,
    input supply0 id_8,
    input tri1 id_9,
    input wire id_10,
    input tri1 id_11,
    input wire id_12,
    output wand id_13,
    output logic id_14,
    input tri1 id_15,
    input wor id_16,
    input supply0 id_17
);
  assign id_14 = 1;
  wire id_19;
  wire id_20;
  assign id_13 = 1 ? 1 : id_11;
  always id_14 <= 1;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_6,
      id_4,
      id_6
  );
  wire id_21;
endmodule
