// Seed: 2998877074
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    output uwire id_3,
    input  tri1  id_4,
    output wire  id_5
);
  wire id_7, id_8;
  module_0(
      id_8, id_7, id_7, id_8, id_7
  );
  wire id_9;
  wire id_10 = ~1;
  tri0 id_11;
  assign id_11 = 1;
  wire id_12, id_13;
endmodule
