Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Dec 12 03:19:33 2020
| Host         : urashima-HP-ENVY-x360 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file ultra96v2_oob_wrapper_control_sets_placed.rpt
| Design       : ultra96v2_oob_wrapper
| Device       : xczu3eg
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   211 |
| Unused register locations in slices containing registers |   173 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |           20 |
|      3 |            9 |
|      4 |           31 |
|      5 |            4 |
|      6 |            9 |
|      7 |            3 |
|      8 |           58 |
|      9 |            2 |
|     10 |            9 |
|     11 |            7 |
|     12 |            5 |
|     13 |            1 |
|     14 |            2 |
|     15 |            2 |
|    16+ |           48 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             260 |          108 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |             551 |          160 |
| Yes          | No                    | No                     |             694 |          138 |
| Yes          | No                    | Yes                    |              60 |           12 |
| Yes          | Yes                   | No                     |            1304 |          303 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                                                                        Enable Signal                                                                                                                                       |                                                                                                            Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                        |                1 |              1 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                         | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                        |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                         | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | ultra96v2_oob_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                         | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                    |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                 |                2 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | ultra96v2_oob_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | ultra96v2_oob_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | ultra96v2_oob_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                             | ultra96v2_oob_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                            |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | ultra96v2_oob_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                         | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[2]_i_1_n_0                                                                                                                                             |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[2]_i_1_n_0                                                                                                                                             |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                        |                1 |              2 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                               |                1 |              3 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/lsr_reg019_out                                                                                                                                                              |                1 |              3 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[7]_i_1_n_0                                                                                                                                                                                                 | ultra96v2_oob_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                1 |              3 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                            |                1 |              3 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[7]_i_1_n_0                                                                                                                                                                                                 | ultra96v2_oob_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                               |                2 |              3 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/p_1_out0                                                                                                                 |                2 |              3 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/lsr_reg019_out                                                                                                                                                              |                1 |              3 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | ultra96v2_oob_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                2 |              3 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/p_1_out0                                                                                                                 |                1 |              3 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                             | ultra96v2_oob_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                               |                2 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | ultra96v2_oob_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | ultra96v2_oob_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                                                     | ultra96v2_oob_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                               |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2__0_n_0                                                                                                                                                                                                  | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                              |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                        |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                2 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                                                | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/p_1_out                                                                                                                                                                     |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | ultra96v2_oob_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | ultra96v2_oob_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                                                | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_1_out                                                                                                                                                                     |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                        |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                                                     | ultra96v2_oob_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                                                                                           | ultra96v2_oob_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                2 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | ultra96v2_oob_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                               |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | ultra96v2_oob_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                             | ultra96v2_oob_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                2 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2__0_n_0                                                                                                                                                                                                  | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                              |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/system_management_wiz_0/U0/AXI_SYSMONE1_CORE_I/D[7]                                                                                                                                                                                                                        | ultra96v2_oob_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                           |                2 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                3 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                               |                2 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                    |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                    |                2 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                               |                2 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                3 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                          |                1 |              4 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                               |                2 |              5 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                3 |              5 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |              6 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                                                 |                2 |              6 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | ultra96v2_oob_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                          |                1 |              6 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              6 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                                                                                                 |                3 |              6 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              6 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                                                                                                 |                2 |              6 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                                                 |                2 |              6 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                                 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                   |                6 |              7 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                                 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                   |                4 |              7 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                    |                1 |              7 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                                | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                            |                2 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                                                      | ultra96v2_oob_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                2 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                4 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                3 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/p_92_in                                                                                                                                                                                                                         | ultra96v2_oob_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                               |                4 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                3 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                  | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                               | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                            |                1 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                           | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                  | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                           | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                        |                1 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                           | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                  | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                            | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                               |                2 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | ultra96v2_oob_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                5 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                                 |                                                                                                                                                                                                                                        |                1 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                               |                7 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                               | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                            |                3 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | ultra96v2_oob_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                               |                1 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                3 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                            | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                           | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                                 |                                                                                                                                                                                                                                        |                1 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                               |                2 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                  | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                  | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                               |                4 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                                | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                            |                3 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                               |                5 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                           | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                           | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                5 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                                                      | ultra96v2_oob_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                               |                2 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                  | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_92_in                                                                                                                                                                                                                         | ultra96v2_oob_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                4 |              8 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                        |                2 |              9 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                        |                1 |              9 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             10 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                    | ultra96v2_oob_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                4 |             10 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                                           | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                             |                3 |             10 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                                           | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                             |                3 |             10 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                        |                7 |             11 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                        |                2 |             11 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             11 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                        |                2 |             11 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                        |                8 |             11 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                        |                6 |             11 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                        |                5 |             11 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                              | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                            |                4 |             12 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             12 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                              | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                            |                3 |             12 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             13 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                                 | ultra96v2_oob_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |                6 |             14 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                                 | ultra96v2_oob_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                               |                6 |             14 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             15 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                        |                7 |             15 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                5 |             16 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                             |                5 |             16 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             16 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                4 |             16 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                        |                1 |             16 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                7 |             17 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                 |                4 |             17 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                            |                8 |             18 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                               | ultra96v2_oob_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                           |                9 |             18 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                            |                5 |             18 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                | ultra96v2_oob_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                5 |             20 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                        |               12 |             23 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                        |               10 |             23 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                       | ultra96v2_oob_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                      |                7 |             25 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                        |                6 |             28 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                        |                3 |             28 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                6 |             29 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                        |                9 |             29 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                        |                3 |             29 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                         | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               19 |             32 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/PWM_w_Int_0/U0/PWM_w_Int_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                         | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               17 |             32 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               23 |             32 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               20 |             32 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               19 |             32 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               22 |             32 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                        |                5 |             34 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                        |                6 |             35 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                        |                6 |             35 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                        |               13 |             35 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | ultra96v2_oob_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                8 |             37 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             39 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             39 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_1/U0/bus2ip_reset_int_core                                                                                                                                                                               |               19 |             45 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                               |               17 |             45 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                        |                3 |             48 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                        |                3 |             48 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                        |               15 |             51 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                        |               11 |             51 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                        |               13 |             51 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                        |               12 |             51 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                        |               23 |             69 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                        |               30 |             69 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               26 |             76 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               31 |             91 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 | ultra96v2_oob_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | ultra96v2_oob_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               29 |             91 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            | ultra96v2_oob_i/system_management_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                           |               24 |            129 |
|  ultra96v2_oob_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                        |              109 |            261 |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


