# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../../../red_pitaya_pll.sv"
verilog xil_defaultlib  "../../../kalman_sim.srcs/sources_1/new/kalman.v"
verilog xil_defaultlib  "../../../kalman_sim.srcs/sources_1/new/pll_test.v"
verilog xil_defaultlib  "../../../kalman_sim.srcs/sim_1/new/kalman_tb.v"
verilog xil_defaultlib  "../../../kalman_sim.srcs/sim_1/new/pll_test_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
