#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 26 17:17:17 2019
# Process ID: 23244
# Current directory: C:/Users/vladimirmilicevic/Desktop/ANN2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23124 C:\Users\vladimirmilicevic\Desktop\ANN2\ANN2.xpr
# Log file: C:/Users/vladimirmilicevic/Desktop/ANN2/vivado.log
# Journal file: C:/Users/vladimirmilicevic/Desktop/ANN2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 979.855 ; gain = 43.488
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'layer_controller_dut' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj layer_controller_dut_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/sources_1/imports/design/rtl/cache/l1_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/neuron/imports/neuron/neuron_fma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_fma
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/neuron/imports/neuron/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/benes/imports/intrc/crossbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/benes/imports/intrc/benes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/routing_engine/imports/intrc/routing_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module routing_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/sources_1/new/arb_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arb_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/sources_1/imports/design/rtl/neuron/layer_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/sources_1/imports/design/rtl/layer/layer_controller_dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_controller_dut
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bcc75bd51c614637b965eb74bf1102b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot layer_controller_dut_behav xil_defaultlib.layer_controller_dut xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 160 for port 'layer_data_in' [C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/sources_1/imports/design/rtl/layer/layer_controller_dut.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.neuron_fma
Compiling module xil_defaultlib.neuron
Compiling module xil_defaultlib.arb_v2
Compiling module xil_defaultlib.routing_engine
Compiling module xil_defaultlib.crossbar
Compiling module xil_defaultlib.benes
Compiling module xil_defaultlib.layer_controller_default
Compiling module xil_defaultlib.l1_cache
Compiling module xil_defaultlib.layer_controller_dut
Compiling module xil_defaultlib.glbl
Built simulation snapshot layer_controller_dut_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.sim/sim_1/behav/xsim/xsim.dir/layer_controller_dut_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.sim/sim_1/behav/xsim/xsim.dir/layer_controller_dut_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 26 17:18:41 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 26 17:18:41 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 979.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "layer_controller_dut_behav -key {Behavioral:sim_1:Functional:layer_controller_dut} -tclbatch {layer_controller_dut.tcl} -view {C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/sim_1/imports/ANN/top_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/vladimirmilicevic/Desktop/ANN2/ANN2.srcs/sim_1/imports/ANN/top_behav1.wcfg
source layer_controller_dut.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Network Transmission SUCCESS	~~~
INFO: [USF-XSim-96] XSim completed. Design snapshot 'layer_controller_dut_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1050.598 ; gain = 70.742
