// Seed: 1219331268
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire [-1 : -1 'd0] id_3;
  wire [~  (  -1  ) : -1] id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd23
) (
    output wire id_0,
    output wor  _id_1,
    input  wire id_2,
    input  wand id_3,
    input  tri0 id_4
);
  if (1)
    if (1 * 1) begin : LABEL_0
      tri0 [-1 : 1  /  id_1] \id_6 = 1;
      logic id_7;
      ;
    end else wire id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
