read_verilog ../top.v
synth_xilinx
xilinx_srl -variable
write_verilog synth.v
