#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 27 05:50:47 2021
# Process ID: 92367
# Current directory: /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_axi_ethernet_0_0_synth_1
# Command line: vivado -log design_1_axi_ethernet_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_ethernet_0_0.tcl
# Log file: /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_axi_ethernet_0_0_synth_1/design_1_axi_ethernet_0_0.vds
# Journal file: /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_axi_ethernet_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_axi_ethernet_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rewingchow/NN_16/AXISHandWritten_16'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_axi_ethernet_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 92466 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1528.598 ; gain = 98.000 ; free physical = 44159 ; free virtual = 48053
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_ethernet_0_0' [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'bd_929b' [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_929b_c_counter_binary_0_0' [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-92367-ece1373-2021-dev-1/realtime/bd_929b_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_929b_c_counter_binary_0_0' (1#1) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-92367-ece1373-2021-dev-1/realtime/bd_929b_c_counter_binary_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'c_counter_binary_0' of module 'bd_929b_c_counter_binary_0_0' requires 4 connections, but only 3 given [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:297]
INFO: [Synth 8-6157] synthesizing module 'bd_929b_c_shift_ram_0_0' [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-92367-ece1373-2021-dev-1/realtime/bd_929b_c_shift_ram_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_929b_c_shift_ram_0_0' (2#1) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-92367-ece1373-2021-dev-1/realtime/bd_929b_c_shift_ram_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_929b_eth_buf_0' [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-92367-ece1373-2021-dev-1/realtime/bd_929b_eth_buf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_929b_eth_buf_0' (3#1) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-92367-ece1373-2021-dev-1/realtime/bd_929b_eth_buf_0_stub.v:6]
WARNING: [Synth 8-350] instance 'eth_buf' of module 'bd_929b_eth_buf_0' requires 102 connections, but only 96 given [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:307]
INFO: [Synth 8-6157] synthesizing module 'bd_929b_mac_0' [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-92367-ece1373-2021-dev-1/realtime/bd_929b_mac_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_929b_mac_0' (4#1) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-92367-ece1373-2021-dev-1/realtime/bd_929b_mac_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mac' of module 'bd_929b_mac_0' requires 64 connections, but only 56 given [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:404]
INFO: [Synth 8-6157] synthesizing module 'bd_929b_util_vector_logic_0_0' [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-92367-ece1373-2021-dev-1/realtime/bd_929b_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_929b_util_vector_logic_0_0' (5#1) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_axi_ethernet_0_0_synth_1/.Xil/Vivado-92367-ece1373-2021-dev-1/realtime/bd_929b_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_929b_xlconstant_0_0' [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_4/synth/bd_929b_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (6#1) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_929b_xlconstant_0_0' (7#1) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_4/synth/bd_929b_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_929b' (8#1) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/synth/bd_929b.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_ethernet_0_0' (9#1) [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1574.348 ; gain = 143.750 ; free physical = 43392 ; free virtual = 47286
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1574.348 ; gain = 143.750 ; free physical = 43253 ; free virtual = 47147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1574.348 ; gain = 143.750 ; free physical = 43249 ; free virtual = 47143
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/bd_929b_eth_buf_0/bd_929b_eth_buf_0_in_context.xdc] for cell 'inst/eth_buf'
Finished Parsing XDC File [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/bd_929b_eth_buf_0/bd_929b_eth_buf_0_in_context.xdc] for cell 'inst/eth_buf'
Parsing XDC File [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc] for cell 'inst/mac'
Finished Parsing XDC File [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc] for cell 'inst/mac'
Parsing XDC File [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/bd_929b_c_shift_ram_0_0/bd_929b_c_shift_ram_0_0_in_context.xdc] for cell 'inst/c_shift_ram_0'
Finished Parsing XDC File [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/bd_929b_c_shift_ram_0_0/bd_929b_c_shift_ram_0_0_in_context.xdc] for cell 'inst/c_shift_ram_0'
Parsing XDC File [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_3/bd_929b_c_counter_binary_0_0/bd_929b_c_counter_binary_0_0_in_context.xdc] for cell 'inst/c_counter_binary_0'
Finished Parsing XDC File [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_3/bd_929b_c_counter_binary_0_0/bd_929b_c_counter_binary_0_0_in_context.xdc] for cell 'inst/c_counter_binary_0'
Parsing XDC File [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_5/bd_929b_util_vector_logic_0_0/bd_929b_util_vector_logic_0_0_in_context.xdc] for cell 'inst/util_vector_logic_0'
Finished Parsing XDC File [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_5/bd_929b_util_vector_logic_0_0/bd_929b_util_vector_logic_0_0_in_context.xdc] for cell 'inst/util_vector_logic_0'
Parsing XDC File [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0_ooc.xdc] for cell 'inst'
WARNING: [Constraints 18-619] A clock with name 'rgmii_rxc' already exists, overwriting the previous clock with the same name. [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0_ooc.xdc:39]
Finished Parsing XDC File [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/synth/design_1_axi_ethernet_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_axi_ethernet_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_axi_ethernet_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1903.371 ; gain = 0.000 ; free physical = 38732 ; free virtual = 42627
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1903.371 ; gain = 0.000 ; free physical = 38699 ; free virtual = 42593
Constraint Validation Runtime : Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1903.371 ; gain = 0.000 ; free physical = 38666 ; free virtual = 42560
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1903.371 ; gain = 472.773 ; free physical = 36889 ; free virtual = 40783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1903.371 ; gain = 472.773 ; free physical = 36877 ; free virtual = 40771
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rx_ctl. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rx_ctl. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxc. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rxc. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rd[0]. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rd[0]. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rd[1]. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rd[1]. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rd[2]. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rd[2]. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rd[3]. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rd[3]. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_tx_ctl. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_tx_ctl. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txc. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_txc. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_td[0]. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_td[0]. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_td[1]. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_td[1]. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_td[2]. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_td[2]. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_td[3]. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_td[3]. (constraint file  /home/rewingchow/NN_16/tcp_client/TCP_Client/T5.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0/bd_929b_mac_0_in_context.xdc, line 30).
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/eth_buf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mac. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/c_shift_ram_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/c_counter_binary_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/util_vector_logic_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1903.371 ; gain = 472.773 ; free physical = 36834 ; free virtual = 40728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1903.371 ; gain = 472.773 ; free physical = 36791 ; free virtual = 40685
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1903.371 ; gain = 472.773 ; free physical = 36977 ; free virtual = 40871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/mac/rgmii_txc' to pin 'inst/mac/bbstub_rgmii_txc/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/mac/rx_mac_aclk' to pin 'inst/mac/bbstub_rx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/mac/gtx_clk90_out' to pin 'inst/mac/bbstub_gtx_clk90_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/mac/gtx_clk_out' to pin 'inst/mac/bbstub_gtx_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/mac/tx_mac_aclk' to pin 'inst/mac/bbstub_tx_mac_aclk/O'
WARNING: [Synth 8-565] redefining clock 'rgmii_rxc'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1903.371 ; gain = 472.773 ; free physical = 33536 ; free virtual = 37430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1903.371 ; gain = 472.773 ; free physical = 33523 ; free virtual = 37417
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1907.371 ; gain = 476.773 ; free physical = 33503 ; free virtual = 37397
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1907.371 ; gain = 476.773 ; free physical = 33118 ; free virtual = 37012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1907.371 ; gain = 476.773 ; free physical = 33110 ; free virtual = 37004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1907.371 ; gain = 476.773 ; free physical = 33101 ; free virtual = 36995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1907.371 ; gain = 476.773 ; free physical = 33097 ; free virtual = 36991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1907.371 ; gain = 476.773 ; free physical = 33090 ; free virtual = 36984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1907.371 ; gain = 476.773 ; free physical = 33083 ; free virtual = 36977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |bd_929b_c_counter_binary_0_0  |         1|
|2     |bd_929b_c_shift_ram_0_0       |         1|
|3     |bd_929b_eth_buf_0             |         1|
|4     |bd_929b_mac_0                 |         1|
|5     |bd_929b_util_vector_logic_0_0 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |bd_929b_c_counter_binary_0_0  |     1|
|2     |bd_929b_c_shift_ram_0_0       |     1|
|3     |bd_929b_eth_buf_0             |     1|
|4     |bd_929b_mac_0                 |     1|
|5     |bd_929b_util_vector_logic_0_0 |     1|
+------+------------------------------+------+

Report Instance Areas: 
+------+-----------------+-----------------------+------+
|      |Instance         |Module                 |Cells |
+------+-----------------+-----------------------+------+
|1     |top              |                       |   395|
|2     |  inst           |bd_929b                |   395|
|3     |    xlconstant_0 |bd_929b_xlconstant_0_0 |     0|
+------+-----------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1907.371 ; gain = 476.773 ; free physical = 33076 ; free virtual = 36971
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1907.371 ; gain = 147.750 ; free physical = 33062 ; free virtual = 36956
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1907.379 ; gain = 476.773 ; free physical = 33057 ; free virtual = 36951
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.371 ; gain = 0.000 ; free physical = 32401 ; free virtual = 36295
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1921.371 ; gain = 494.770 ; free physical = 32285 ; free virtual = 36179
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1921.371 ; gain = 0.000 ; free physical = 32275 ; free virtual = 36169
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_axi_ethernet_0_0_synth_1/design_1_axi_ethernet_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_ethernet_0_0, cache-ID = 6b6ce94a9a111e3f
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.371 ; gain = 0.000 ; free physical = 31956 ; free virtual = 35850
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rewingchow/NN_16/tcp_client/TCP_Client/T5.runs/design_1_axi_ethernet_0_0_synth_1/design_1_axi_ethernet_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_ethernet_0_0_utilization_synth.rpt -pb design_1_axi_ethernet_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 27 05:51:29 2021...
