$date
	Thu Oct  6 10:27:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! f $end
$var reg 2 " s [1:0] $end
$var reg 4 # w [3:0] $end
$scope module qu $end
$var wire 2 $ s [1:0] $end
$var wire 4 % w [3:0] $end
$var wire 2 & ft [1:0] $end
$var wire 1 ! f $end
$scope module stage0 $end
$var wire 1 ' s $end
$var wire 2 ( w [1:0] $end
$var reg 1 ) f $end
$upscope $end
$scope module stage1 $end
$var wire 1 * s $end
$var wire 2 + w [1:0] $end
$var reg 1 , f $end
$upscope $end
$scope module stage2 $end
$var wire 1 - s $end
$var wire 2 . w [1:0] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 .
0-
0,
b0 +
0*
1)
b1 (
0'
b1 &
b1 %
b0 $
b1 #
b0 "
1!
$end
#20
0!
b0 &
b0 .
0)
1'
1*
b1 "
b1 $
#40
b1 &
b1 .
1)
0'
0*
1-
b10 "
b10 $
#60
b0 &
b0 .
0)
0!
1'
1*
0-
b1 "
b1 $
#80
0)
b0 &
b0 .
0,
0'
0*
b10 (
b10 +
b0 "
b0 $
b1010 #
b1010 %
#100
1!
1)
b11 &
b11 .
1,
1'
1*
b1 "
b1 $
#120
0!
0)
b0 &
b0 .
0,
0'
0*
1-
b10 "
b10 $
#140
1!
1)
b11 &
b11 .
1,
1'
1*
0-
b1 "
b1 $
#160
