// Seed: 2505017023
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input tri id_2,
    output wand id_3,
    input wor id_4,
    input tri id_5,
    input wand id_6,
    output wand id_7,
    input tri id_8,
    output tri0 id_9
    , id_22,
    input tri id_10,
    input wire id_11,
    input tri0 id_12,
    input supply1 id_13,
    output wand id_14,
    output uwire id_15,
    output supply0 id_16
    , id_23,
    input uwire id_17,
    output tri id_18,
    input uwire id_19,
    output supply1 id_20
);
  tri id_24 = id_11 < 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    input logic id_2,
    input tri id_3,
    input wire id_4,
    output wor id_5
);
  always force id_1 = id_2;
  module_0(
      id_1,
      id_4,
      id_3,
      id_1,
      id_4,
      id_3,
      id_4,
      id_5,
      id_3,
      id_5,
      id_4,
      id_3,
      id_3,
      id_3,
      id_0,
      id_0,
      id_0,
      id_4,
      id_5,
      id_3,
      id_5
  );
endmodule
