#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb 24 20:09:38 2020
# Process ID: 11287
# Current directory: /home/gsaied/Desktop/old_rtl/fire2_squeeze
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire2_squeeze/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire2_squeeze/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr squeeze_fire2.xdc
# synth_design -top fire2_squeeze -part xc7vx690t -keep_equivalent_registers  -quiet -constrset constr
# write_checkpoint -force post_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.062 ; gain = 0.000 ; free physical = 808 ; free virtual = 4199
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2044.078 ; gain = 0.000 ; free physical = 798 ; free virtual = 4198
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/fire2_squeeze/post_synth.dcp' has been generated.
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -max_paths 50 -file timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [/home/gsaied/Desktop/old_rtl/fire2_squeeze/squeeze_fire2.xdc:2]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [/home/gsaied/Desktop/old_rtl/fire2_squeeze/squeeze_fire2.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 50 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2534.074 ; gain = 489.996 ; free physical = 269 ; free virtual = 3704
# report_design_analysis -file design.rpt
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi hierarchical_utilization.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi hierarchical_utilization.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
report_timing -to [get_ports ofm[9][6]]
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -to_pins  -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Feb 24 20:11:54 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -to [get_ports {ofm[9][6]}]
| Design       : fire2_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[9][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[9][6]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[9][6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[9][6]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[9]_OBUF[6]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[9][6]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[9][6]
                                                                      r  ofm[9][6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    




report_timing -to [get_ports ofm[9][6]] -file ofm96.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -to_pins  -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
vo ofm96.rpt 
invalid command name "vo"
vi ofm96.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi ofm96.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Feb 24 20:19:57 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire2_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 fire2_squeeze_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fire2_squeeze_finish
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 2.140ns (74.480%)  route 0.733ns (25.520%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, unplaced)       0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  fire2_squeeze_end_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  fire2_squeeze_end_reg/Q
                         net (fo=20, unplaced)        0.299     2.182    fire2_squeeze_end_reg_n_0
                         LUT2 (Prop_lut2_I0_O)        0.119     2.301 r  fire2_squeeze_finish_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.434     2.735    fire2_squeeze_finish_OBUF
                         OBUF (Prop_obuf_I_O)         1.795     4.531 r  fire2_squeeze_finish_OBUF_inst/O
                         net (fo=0)                   0.000     4.531    fire2_squeeze_finish
                                                                      r  fire2_squeeze_finish (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                 -1.066    




report_timing -file timi.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[10] (net: u_2/Q[6]) which is driven by a register (weight_rom_address_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[11] (net: u_2/Q[7]) which is driven by a register (weight_rom_address_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[12] (net: u_2/Q[8]) which is driven by a register (weight_rom_address_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[13] (net: u_2/Q[9]) which is driven by a register (weight_rom_address_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[4] (net: u_2/Q[0]) which is driven by a register (weight_rom_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[5] (net: u_2/Q[1]) which is driven by a register (weight_rom_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[6] (net: u_2/Q[2]) which is driven by a register (weight_rom_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[7] (net: u_2/Q[3]) which is driven by a register (weight_rom_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[8] (net: u_2/Q[4]) which is driven by a register (weight_rom_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[9] (net: u_2/Q[5]) which is driven by a register (weight_rom_address_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[10] (net: u_2/Q[6]) which is driven by a register (weight_rom_address_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[11] (net: u_2/Q[7]) which is driven by a register (weight_rom_address_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[12] (net: u_2/Q[8]) which is driven by a register (weight_rom_address_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[13] (net: u_2/Q[9]) which is driven by a register (weight_rom_address_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[4] (net: u_2/Q[0]) which is driven by a register (weight_rom_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[5] (net: u_2/Q[1]) which is driven by a register (weight_rom_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[6] (net: u_2/Q[2]) which is driven by a register (weight_rom_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[7] (net: u_2/Q[3]) which is driven by a register (weight_rom_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[8] (net: u_2/Q[4]) which is driven by a register (weight_rom_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[9] (net: u_2/Q[5]) which is driven by a register (weight_rom_address_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.637 ; gain = 0.000 ; free physical = 489 ; free virtual = 3149
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c627b665

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2587.637 ; gain = 0.000 ; free physical = 489 ; free virtual = 3149
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.637 ; gain = 0.000 ; free physical = 509 ; free virtual = 3169

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [/home/gsaied/Desktop/old_rtl/fire2_squeeze/squeeze_fire2.xdc:2]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [/home/gsaied/Desktop/old_rtl/fire2_squeeze/squeeze_fire2.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f489733f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2601.191 ; gain = 13.555 ; free physical = 461 ; free virtual = 3124

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bf83caae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2608.824 ; gain = 21.188 ; free physical = 447 ; free virtual = 3120

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bf83caae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2608.824 ; gain = 21.188 ; free physical = 448 ; free virtual = 3121
Phase 1 Placer Initialization | Checksum: 1bf83caae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2608.824 ; gain = 21.188 ; free physical = 448 ; free virtual = 3121

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 133240e3c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2608.824 ; gain = 21.188 ; free physical = 433 ; free virtual = 3107

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[7]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[8]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[6]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[4]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 29 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 29 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.613 ; gain = 0.000 ; free physical = 363 ; free virtual = 3040
INFO: [Physopt 32-117] Net genblk1[15].mac_i/clr_pulse_reg could not be optimized because driver genblk1[15].mac_i/mul_out_reg_i_1__0 could not be replicated
INFO: [Physopt 32-46] Identified 3 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[9]. Replicated 1 times.
INFO: [Physopt 32-571] Net weight_rom_address_reg__0[1] was not replicated.
INFO: [Physopt 32-571] Net weight_rom_address_reg__0[5] was not replicated.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.613 ; gain = 0.000 ; free physical = 362 ; free virtual = 3039
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.613 ; gain = 0.000 ; free physical = 362 ; free virtual = 3039

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |           29  |              0  |                     6  |           0  |           1  |  00:00:01  |
|  Critical Cell                 |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           30  |              0  |                     7  |           0  |           7  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 18a84c88f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2638.613 ; gain = 50.977 ; free physical = 358 ; free virtual = 3035
Phase 2 Global Placement | Checksum: ffdeaaa4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2638.613 ; gain = 50.977 ; free physical = 333 ; free virtual = 3016

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ffdeaaa4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2638.613 ; gain = 50.977 ; free physical = 336 ; free virtual = 3015

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bdac449f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 2638.613 ; gain = 50.977 ; free physical = 330 ; free virtual = 3004

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a5e74416

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 2638.613 ; gain = 50.977 ; free physical = 326 ; free virtual = 3000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 124aa9c48

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 2638.613 ; gain = 50.977 ; free physical = 326 ; free virtual = 3000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: cc254a86

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2638.613 ; gain = 50.977 ; free physical = 320 ; free virtual = 2994

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a2cbafb3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 2652.277 ; gain = 64.641 ; free physical = 286 ; free virtual = 2961

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2147aebf0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2652.277 ; gain = 64.641 ; free physical = 286 ; free virtual = 2961

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 187780baf

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 2652.277 ; gain = 64.641 ; free physical = 286 ; free virtual = 2961

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 152f8cbe5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2652.277 ; gain = 64.641 ; free physical = 276 ; free virtual = 2951
Phase 3 Detail Placement | Checksum: 152f8cbe5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2652.277 ; gain = 64.641 ; free physical = 276 ; free virtual = 2951

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [/home/gsaied/Desktop/old_rtl/fire2_squeeze/squeeze_fire2.xdc:2]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'clk' is not supported, ignoring it [/home/gsaied/Desktop/old_rtl/fire2_squeeze/squeeze_fire2.xdc:3]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ac95422f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ac95422f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 2675.281 ; gain = 87.645 ; free physical = 264 ; free virtual = 2939
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.630. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1132c0503

Time (s): cpu = 00:01:04 ; elapsed = 00:00:47 . Memory (MB): peak = 2675.281 ; gain = 87.645 ; free physical = 330 ; free virtual = 3005
Phase 4.1 Post Commit Optimization | Checksum: 1132c0503

Time (s): cpu = 00:01:04 ; elapsed = 00:00:47 . Memory (MB): peak = 2675.281 ; gain = 87.645 ; free physical = 330 ; free virtual = 3005

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1132c0503

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 2675.281 ; gain = 87.645 ; free physical = 346 ; free virtual = 3021

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1132c0503

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 2675.281 ; gain = 87.645 ; free physical = 346 ; free virtual = 3021

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2675.281 ; gain = 0.000 ; free physical = 346 ; free virtual = 3021
Phase 4.4 Final Placement Cleanup | Checksum: 19f03eef9

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 2675.281 ; gain = 87.645 ; free physical = 346 ; free virtual = 3021
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19f03eef9

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 2675.281 ; gain = 87.645 ; free physical = 346 ; free virtual = 3021
Ending Placer Task | Checksum: 145877213

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 2675.281 ; gain = 87.645 ; free physical = 427 ; free virtual = 3102
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 2675.281 ; gain = 140.207 ; free physical = 427 ; free virtual = 3102
report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Feb 24 21:46:37 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire2_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.630ns  (required time - arrival time)
  Source:                 fire2_squeeze_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fire2_squeeze_finish
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 2.087ns (61.675%)  route 1.297ns (38.325%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -3.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    3.711ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.625     0.625 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.461     2.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.166 r  clk_IBUF_BUFG_inst/O
                         net (fo=356, estimated)      1.545     3.711    clk_IBUF_BUFG
    SLICE_X51Y398        FDCE                                         r  fire2_squeeze_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y398        FDCE (Prop_fdce_C_Q)         0.198     3.909 r  fire2_squeeze_end_reg/Q
                         net (fo=20, estimated)       0.192     4.101    fire2_squeeze_end_reg_n_0
    SLICE_X51Y398        LUT2 (Prop_lut2_I0_O)        0.120     4.221 r  fire2_squeeze_finish_OBUF_inst_i_1/O
                         net (fo=1, estimated)        1.105     5.326    fire2_squeeze_finish_OBUF
    N24                  OBUF (Prop_obuf_I_O)         1.769     7.095 r  fire2_squeeze_finish_OBUF_inst/O
                         net (fo=0)                   0.000     7.095    fire2_squeeze_finish
    N24                                                               r  fire2_squeeze_finish (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                 -3.630    




phys_opt_design 
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 433 ; free virtual = 3121

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.630 | TNS=-927.176 |
Phase 1 Physical Synthesis Initialization | Checksum: 15c09e3c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 349 ; free virtual = 3061
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.630 | TNS=-927.176 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 15c09e3c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 336 ; free virtual = 3060

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 44 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net fire2_squeeze_end_reg_n_0.  Did not re-place instance fire2_squeeze_end_reg
INFO: [Physopt 32-662] Processed net fire2_squeeze_finish_OBUF.  Did not re-place instance fire2_squeeze_finish_OBUF_inst_i_1
INFO: [Physopt 32-662] Processed net ram_feedback_reg.  Did not re-place instance ram_feedback_reg_reg
INFO: [Physopt 32-662] Processed net ofm[9]_OBUF[1].  Did not re-place instance ofm_reg[9][1]
INFO: [Physopt 32-662] Processed net ofm[9]_OBUF[0].  Did not re-place instance ofm_reg[9][0]
INFO: [Physopt 32-662] Processed net ofm[9]_OBUF[4].  Did not re-place instance ofm_reg[9][4]
INFO: [Physopt 32-662] Processed net ofm[9]_OBUF[6].  Did not re-place instance ofm_reg[9][6]
INFO: [Physopt 32-662] Processed net ofm[9]_OBUF[14].  Did not re-place instance ofm_reg[9][14]
INFO: [Physopt 32-662] Processed net ofm[9]_OBUF[2].  Did not re-place instance ofm_reg[9][2]
INFO: [Physopt 32-662] Processed net ofm[9]_OBUF[10].  Did not re-place instance ofm_reg[9][10]
INFO: [Physopt 32-662] Processed net ofm[9]_OBUF[15].  Did not re-place instance ofm_reg[9][15]
INFO: [Physopt 32-662] Processed net ofm[9]_OBUF[3].  Did not re-place instance ofm_reg[9][3]
INFO: [Physopt 32-662] Processed net ofm[9]_OBUF[7].  Did not re-place instance ofm_reg[9][7]
INFO: [Physopt 32-662] Processed net ofm[9]_OBUF[9].  Did not re-place instance ofm_reg[9][9]
INFO: [Physopt 32-662] Processed net ofm[9]_OBUF[8].  Did not re-place instance ofm_reg[9][8]
INFO: [Physopt 32-662] Processed net ofm[9]_OBUF[11].  Did not re-place instance ofm_reg[9][11]
INFO: [Physopt 32-662] Processed net ofm[9]_OBUF[13].  Did not re-place instance ofm_reg[9][13]
INFO: [Physopt 32-662] Processed net ofm[9]_OBUF[12].  Did not re-place instance ofm_reg[9][12]
INFO: [Physopt 32-662] Processed net ofm[9]_OBUF[5].  Did not re-place instance ofm_reg[9][5]
INFO: [Physopt 32-662] Processed net ofm[6]_OBUF[0].  Did not re-place instance ofm_reg[6][0]
INFO: [Physopt 32-663] Processed net ofm[15]_OBUF[15].  Re-placed instance ofm_reg[15][15]
INFO: [Physopt 32-663] Processed net ofm[11]_OBUF[2].  Re-placed instance ofm_reg[11][2]
INFO: [Physopt 32-662] Processed net ofm[7]_OBUF[9].  Did not re-place instance ofm_reg[7][9]
INFO: [Physopt 32-662] Processed net ofm[7]_OBUF[3].  Did not re-place instance ofm_reg[7][3]
INFO: [Physopt 32-663] Processed net ofm[11]_OBUF[3].  Re-placed instance ofm_reg[11][3]
INFO: [Physopt 32-663] Processed net ofm[1]_OBUF[14].  Re-placed instance ofm_reg[1][14]
INFO: [Physopt 32-663] Processed net ofm[11]_OBUF[12].  Re-placed instance ofm_reg[11][12]
INFO: [Physopt 32-662] Processed net ofm[7]_OBUF[4].  Did not re-place instance ofm_reg[7][4]
INFO: [Physopt 32-663] Processed net ofm[14]_OBUF[3].  Re-placed instance ofm_reg[14][3]
INFO: [Physopt 32-663] Processed net ofm[11]_OBUF[1].  Re-placed instance ofm_reg[11][1]
INFO: [Physopt 32-663] Processed net ofm[15]_OBUF[5].  Re-placed instance ofm_reg[15][5]
INFO: [Physopt 32-663] Processed net ofm[5]_OBUF[1].  Re-placed instance ofm_reg[5][1]
INFO: [Physopt 32-663] Processed net ofm[0]_OBUF[15].  Re-placed instance ofm_reg[0][15]
INFO: [Physopt 32-663] Processed net ofm[11]_OBUF[8].  Re-placed instance ofm_reg[11][8]
INFO: [Physopt 32-662] Processed net ofm[6]_OBUF[7].  Did not re-place instance ofm_reg[6][7]
INFO: [Physopt 32-662] Processed net ofm[7]_OBUF[12].  Did not re-place instance ofm_reg[7][12]
INFO: [Physopt 32-662] Processed net ofm[8]_OBUF[0].  Did not re-place instance ofm_reg[8][0]
INFO: [Physopt 32-663] Processed net ofm[10]_OBUF[10].  Re-placed instance ofm_reg[10][10]
INFO: [Physopt 32-662] Processed net ofm[7]_OBUF[15].  Did not re-place instance ofm_reg[7][15]
INFO: [Physopt 32-662] Processed net ofm[8]_OBUF[4].  Did not re-place instance ofm_reg[8][4]
INFO: [Physopt 32-663] Processed net ofm[3]_OBUF[0].  Re-placed instance ofm_reg[3][0]
INFO: [Physopt 32-662] Processed net ofm[6]_OBUF[1].  Did not re-place instance ofm_reg[6][1]
INFO: [Physopt 32-663] Processed net ofm[14]_OBUF[1].  Re-placed instance ofm_reg[14][1]
INFO: [Physopt 32-662] Processed net ofm[8]_OBUF[10].  Did not re-place instance ofm_reg[8][10]
INFO: [Physopt 32-661] Optimized 14 nets.  Re-placed 14 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 14 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.630 | TNS=-926.816 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 291 ; free virtual = 3011
Phase 3 Placement Based Optimization | Checksum: 18dde6849

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 291 ; free virtual = 3011

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 291 ; free virtual = 3011
Phase 4 Rewire | Checksum: 18dde6849

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 291 ; free virtual = 3011

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-81] Processed net fire2_squeeze_end_reg_n_0. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.627 | TNS=-926.813 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 293 ; free virtual = 3013
Phase 5 Critical Cell Optimization | Checksum: 19bb73aad

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 293 ; free virtual = 3013

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 19bb73aad

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 293 ; free virtual = 3013

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_2/rom_out_reg[0]' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_2/rom_out_reg[10]' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_2/rom_out_reg[11]' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_2/rom_out_reg[12]' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_2/rom_out_reg[13]' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_2/rom_out_reg[14]' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_2/rom_out_reg[15]' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_2/rom_out_reg[1]' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_2/rom_out_reg[2]' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_2/rom_out_reg[3]' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_2/rom_out_reg[4]' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_2/rom_out_reg[6]' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_2/rom_out_reg[7]' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_2/rom_out_reg[8]' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_2/rom_out_reg[9]' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 19bb73aad

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 293 ; free virtual = 3013

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 19bb73aad

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 293 ; free virtual = 3013

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 19bb73aad

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 293 ; free virtual = 3013

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 1 candidate net for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 293 ; free virtual = 3013
Phase 10 Critical Pin Optimization | Checksum: 19bb73aad

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 293 ; free virtual = 3013

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 19bb73aad

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 293 ; free virtual = 3013

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 19bb73aad

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 293 ; free virtual = 3013
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 293 ; free virtual = 3013
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.627 | TNS=-926.813 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.361  |            0  |              0  |                    14  |           0  |           1  |  00:00:12  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.003  |          0.003  |            2  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.003  |          0.364  |            2  |              0  |                    15  |           0  |          11  |  00:00:13  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 293 ; free virtual = 3013
Ending Physical Synthesis Task | Checksum: 1da3e8e05

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 2675.285 ; gain = 0.000 ; free physical = 293 ; free virtual = 3013
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 2675.285 ; gain = 0.004 ; free physical = 313 ; free virtual = 3033
route_design 
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 61e168f8 ConstDB: 0 ShapeSum: c111d2ba RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1219512e6

Time (s): cpu = 00:02:46 ; elapsed = 00:01:54 . Memory (MB): peak = 3143.949 ; gain = 468.664 ; free physical = 1616 ; free virtual = 3786
Post Restoration Checksum: NetGraph: e5641bc4 NumContArr: 3c30f722 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1219512e6

Time (s): cpu = 00:02:46 ; elapsed = 00:01:55 . Memory (MB): peak = 3143.949 ; gain = 468.664 ; free physical = 1605 ; free virtual = 3785

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1219512e6

Time (s): cpu = 00:02:46 ; elapsed = 00:01:55 . Memory (MB): peak = 3156.070 ; gain = 480.785 ; free physical = 1565 ; free virtual = 3752

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1219512e6

Time (s): cpu = 00:02:46 ; elapsed = 00:01:55 . Memory (MB): peak = 3156.070 ; gain = 480.785 ; free physical = 1565 ; free virtual = 3752
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 179fc10b5

Time (s): cpu = 00:02:51 ; elapsed = 00:01:59 . Memory (MB): peak = 3214.648 ; gain = 539.363 ; free physical = 1546 ; free virtual = 3735
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.572 | TNS=-908.336| WHS=-0.924 | THS=-83.575|

Phase 2 Router Initialization | Checksum: 16fc821c6

Time (s): cpu = 00:02:51 ; elapsed = 00:01:59 . Memory (MB): peak = 3214.648 ; gain = 539.363 ; free physical = 1539 ; free virtual = 3731

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1edc63479

Time (s): cpu = 00:02:59 ; elapsed = 00:02:03 . Memory (MB): peak = 3217.898 ; gain = 542.613 ; free physical = 1521 ; free virtual = 3714

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.560 | TNS=-1313.708| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 181713111

Time (s): cpu = 00:03:00 ; elapsed = 00:02:04 . Memory (MB): peak = 3217.898 ; gain = 542.613 ; free physical = 1536 ; free virtual = 3725

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.560 | TNS=-1311.854| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 135b366a8

Time (s): cpu = 00:03:00 ; elapsed = 00:02:04 . Memory (MB): peak = 3217.898 ; gain = 542.613 ; free physical = 1536 ; free virtual = 3724
Phase 4 Rip-up And Reroute | Checksum: 135b366a8

Time (s): cpu = 00:03:00 ; elapsed = 00:02:04 . Memory (MB): peak = 3217.898 ; gain = 542.613 ; free physical = 1536 ; free virtual = 3724

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 181aa7d37

Time (s): cpu = 00:03:01 ; elapsed = 00:02:04 . Memory (MB): peak = 3217.898 ; gain = 542.613 ; free physical = 1536 ; free virtual = 3724
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.560 | TNS=-1309.488| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15a97ff9a

Time (s): cpu = 00:03:37 ; elapsed = 00:02:17 . Memory (MB): peak = 3427.898 ; gain = 752.613 ; free physical = 1582 ; free virtual = 3764

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15a97ff9a

Time (s): cpu = 00:03:37 ; elapsed = 00:02:17 . Memory (MB): peak = 3427.898 ; gain = 752.613 ; free physical = 1582 ; free virtual = 3764
Phase 5 Delay and Skew Optimization | Checksum: 15a97ff9a

Time (s): cpu = 00:03:37 ; elapsed = 00:02:17 . Memory (MB): peak = 3427.898 ; gain = 752.613 ; free physical = 1582 ; free virtual = 3764

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 177fe752d

Time (s): cpu = 00:03:37 ; elapsed = 00:02:17 . Memory (MB): peak = 3427.898 ; gain = 752.613 ; free physical = 1583 ; free virtual = 3765
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.560 | TNS=-1193.947| WHS=-0.379 | THS=-6.853 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: e83c2dc0

Time (s): cpu = 00:03:42 ; elapsed = 00:02:20 . Memory (MB): peak = 3427.898 ; gain = 752.613 ; free physical = 1572 ; free virtual = 3755
Phase 6.1 Hold Fix Iter | Checksum: e83c2dc0

Time (s): cpu = 00:03:42 ; elapsed = 00:02:20 . Memory (MB): peak = 3427.898 ; gain = 752.613 ; free physical = 1572 ; free virtual = 3755

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.560 | TNS=-1193.819| WHS=-0.369 | THS=-1.069 |

Phase 6.2 Additional Hold Fix | Checksum: 16093b2c7

Time (s): cpu = 00:03:43 ; elapsed = 00:02:21 . Memory (MB): peak = 3427.898 ; gain = 752.613 ; free physical = 1573 ; free virtual = 3755
Phase 6 Post Hold Fix | Checksum: 21f5b170b

Time (s): cpu = 00:03:43 ; elapsed = 00:02:21 . Memory (MB): peak = 3427.898 ; gain = 752.613 ; free physical = 1573 ; free virtual = 3755

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.194826 %
  Global Horizontal Routing Utilization  = 0.0644169 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1f7f5780f

Time (s): cpu = 00:03:44 ; elapsed = 00:02:21 . Memory (MB): peak = 3427.898 ; gain = 752.613 ; free physical = 1566 ; free virtual = 3749

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f7f5780f

Time (s): cpu = 00:03:44 ; elapsed = 00:02:21 . Memory (MB): peak = 3427.898 ; gain = 752.613 ; free physical = 1566 ; free virtual = 3749

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a1c529cf

Time (s): cpu = 00:03:44 ; elapsed = 00:02:21 . Memory (MB): peak = 3427.898 ; gain = 752.613 ; free physical = 1566 ; free virtual = 3749

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 148f44daf

Time (s): cpu = 00:03:44 ; elapsed = 00:02:21 . Memory (MB): peak = 3427.898 ; gain = 752.613 ; free physical = 1570 ; free virtual = 3753
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.560 | TNS=-1193.702| WHS=0.054  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 148f44daf

Time (s): cpu = 00:03:44 ; elapsed = 00:02:21 . Memory (MB): peak = 3427.898 ; gain = 752.613 ; free physical = 1570 ; free virtual = 3753
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:44 ; elapsed = 00:02:21 . Memory (MB): peak = 3427.898 ; gain = 752.613 ; free physical = 1648 ; free virtual = 3832

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:49 ; elapsed = 00:02:25 . Memory (MB): peak = 3427.898 ; gain = 752.613 ; free physical = 1646 ; free virtual = 3833
report_route_status 
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        2225 :
       # of nets not needing routing.......... :         970 :
           # of internally routed nets........ :         599 :
           # of nets with no loads............ :         371 :
       # of routable nets..................... :        1255 :
           # of fully routed nets............. :        1255 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :

report_route_status -show_all -file routing.rpt
vi routing.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi routing.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Feb 24 21:55:17 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire2_squeeze
| Device       : 7vx690tffg1157-3
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              |  245 |     0 |    433200 |  0.06 |
|   LUT as Logic          |  245 |     0 |    433200 |  0.06 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         |  327 |     0 |    866400 |  0.04 |
|   Register as Flip Flop |  327 |     0 |    866400 |  0.04 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                |    6 |     0 |    216600 | <0.01 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 70    |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 257   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  273 |     0 |    108300 |  0.25 |
|   SLICEL                                   |  170 |     0 |           |       |
|   SLICEM                                   |  103 |     0 |           |       |
| LUT as Logic                               |  245 |     0 |    433200 |  0.06 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  238 |       |           |       |
|   using O5 and O6                          |    7 |       |           |       |
| LUT as Memory                              |    0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |  327 |     0 |    866400 |  0.04 |
|   Register driven from within the Slice    |  144 |       |           |       |
|   Register driven from outside the Slice   |  183 |       |           |       |
|     LUT in front of the register is unused |  177 |       |           |       |
|     LUT in front of the register is used   |    6 |       |           |       |
| Unique Control Sets                        |   22 |       |    108300 |  0.02 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  7.5 |     0 |      1470 |  0.51 |
|   RAMB36/FIFO*    |    0 |     0 |      1470 |  0.00 |
|   RAMB18          |   15 |     0 |      2940 |  0.51 |
|     RAMB18E1 only |   15 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |      3600 |  0.44 |
|   DSP48E1 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  278 |     0 |       600 | 46.33 |
|   IOB Master Pads           |  134 |       |           |       |
|   IOB Slave Pads            |  137 |       |           |       |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| OBUF     |  258 |                  IO |
| FDRE     |  257 |        Flop & Latch |
| LUT1     |  180 |                 LUT |
| CARRY4   |   99 |          CarryLogic |
| FDCE     |   70 |        Flop & Latch |
| LUT6     |   24 |                 LUT |
| LUT4     |   23 |                 LUT |
| IBUF     |   20 |                  IO |
| DSP48E1  |   16 |    Block Arithmetic |
| RAMB18E1 |   15 |        Block Memory |
| LUT5     |   11 |                 LUT |
| LUT2     |    8 |                 LUT |
| MUXF7    |    6 |               MuxFx |
| LUT3     |    6 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_drc 
Command: report_drc
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Feb 24 21:55:59 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_drc
| Design       : fire2_squeeze
| Device       : xc7vx690tffg1157-3
| Speed File   : -3
| Design State : Fully Routed
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: fire2_squeeze
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 57
+-----------+------------------+-----------------------------------------------------+------------+
| Rule      | Severity         | Description                                         | Violations |
+-----------+------------------+-----------------------------------------------------+------------+
| NSTD-1    | Critical Warning | Unspecified I/O Standard                            | 1          |
| UCIO-1    | Critical Warning | Unconstrained Logical Port                          | 1          |
| CFGBVS-1  | Warning          | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| CHECK-3   | Warning          | Report rule limit reached                           | 1          |
| DPIP-1    | Warning          | Input pipelining                                    | 16         |
| DPOP-2    | Warning          | MREG Output pipelining                              | 16         |
| REQP-1840 | Warning          | RAMB18 async control check                          | 20         |
| RTSTAT-10 | Warning          | No routable loads                                   | 1          |
+-----------+------------------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
NSTD-1#1 Critical Warning
Unspecified I/O Standard  
278 out of 278 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: ifm[15:0], ofm[0][15:0], ofm[10][15:0], ofm[11][15:0], ofm[12][15:0], ofm[13][15:0], ofm[14][15:0], ofm[15][15:0], ofm[1][15:0], ofm[2][15:0], ofm[3][15:0], ofm[4][15:0], ofm[5][15:0], ofm[6][15:0], ofm[7][15:0] (the first 15 of 23 listed).
Related violations: <none>

UCIO-1#1 Critical Warning
Unconstrained Logical Port  
278 out of 278 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: ifm[15:0], ofm[0][15:0], ofm[10][15:0], ofm[11][15:0], ofm[12][15:0], ofm[13][15:0], ofm[14][15:0], ofm[15][15:0], ofm[1][15:0], ofm[2][15:0], ofm[3][15:0], ofm[4][15:0], ofm[5][15:0], ofm[6][15:0], ofm[7][15:0] (the first 15 of 23 listed).
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

CHECK-3#1 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP genblk1[0].mac_i/mul_out_reg input genblk1[0].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP genblk1[10].mac_i/mul_out_reg input genblk1[10].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP genblk1[11].mac_i/mul_out_reg input genblk1[11].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP genblk1[12].mac_i/mul_out_reg input genblk1[12].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP genblk1[13].mac_i/mul_out_reg input genblk1[13].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP genblk1[14].mac_i/mul_out_reg input genblk1[14].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP genblk1[15].mac_i/mul_out_reg input genblk1[15].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP genblk1[1].mac_i/mul_out_reg input genblk1[1].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP genblk1[2].mac_i/mul_out_reg input genblk1[2].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP genblk1[3].mac_i/mul_out_reg input genblk1[3].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP genblk1[4].mac_i/mul_out_reg input genblk1[4].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP genblk1[5].mac_i/mul_out_reg input genblk1[5].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP genblk1[6].mac_i/mul_out_reg input genblk1[6].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP genblk1[7].mac_i/mul_out_reg input genblk1[7].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP genblk1[8].mac_i/mul_out_reg input genblk1[8].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP genblk1[9].mac_i/mul_out_reg input genblk1[9].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP genblk1[0].mac_i/mul_out_reg multiplier stage genblk1[0].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP genblk1[10].mac_i/mul_out_reg multiplier stage genblk1[10].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP genblk1[11].mac_i/mul_out_reg multiplier stage genblk1[11].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP genblk1[12].mac_i/mul_out_reg multiplier stage genblk1[12].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP genblk1[13].mac_i/mul_out_reg multiplier stage genblk1[13].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP genblk1[14].mac_i/mul_out_reg multiplier stage genblk1[14].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP genblk1[15].mac_i/mul_out_reg multiplier stage genblk1[15].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP genblk1[1].mac_i/mul_out_reg multiplier stage genblk1[1].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP genblk1[2].mac_i/mul_out_reg multiplier stage genblk1[2].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP genblk1[3].mac_i/mul_out_reg multiplier stage genblk1[3].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP genblk1[4].mac_i/mul_out_reg multiplier stage genblk1[4].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP genblk1[5].mac_i/mul_out_reg multiplier stage genblk1[5].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP genblk1[6].mac_i/mul_out_reg multiplier stage genblk1[6].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP genblk1[7].mac_i/mul_out_reg multiplier stage genblk1[7].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP genblk1[8].mac_i/mul_out_reg multiplier stage genblk1[8].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP genblk1[9].mac_i/mul_out_reg multiplier stage genblk1[9].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[10] (net: u_2/weight_rom_address_reg__0[6]_repN_3_alias) which is driven by a register (weight_rom_address_reg[6]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[11] (net: u_2/weight_rom_address_reg__0[7]_repN_3_alias) which is driven by a register (weight_rom_address_reg[7]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[12] (net: u_2/weight_rom_address_reg__0[8]_repN_3_alias) which is driven by a register (weight_rom_address_reg[8]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[13] (net: u_2/Q[9]) which is driven by a register (weight_rom_address_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[4] (net: u_2/weight_rom_address_reg__0[0]_repN_3_alias) which is driven by a register (weight_rom_address_reg[0]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[5] (net: u_2/Q[1]) which is driven by a register (weight_rom_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[6] (net: u_2/weight_rom_address_reg__0[2]_repN_4_alias) which is driven by a register (weight_rom_address_reg[2]_replica_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[7] (net: u_2/Q[3]) which is driven by a register (weight_rom_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[8] (net: u_2/weight_rom_address_reg__0[4]_repN_4_alias) which is driven by a register (weight_rom_address_reg[4]_replica_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[9] (net: u_2/Q[5]) which is driven by a register (weight_rom_address_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[10] (net: u_2/weight_rom_address_reg__0[6]_repN_3_alias) which is driven by a register (weight_rom_address_reg[6]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[11] (net: u_2/weight_rom_address_reg__0[7]_repN_3_alias) which is driven by a register (weight_rom_address_reg[7]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[12] (net: u_2/weight_rom_address_reg__0[8]_repN_3_alias) which is driven by a register (weight_rom_address_reg[8]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[13] (net: u_2/Q[9]) which is driven by a register (weight_rom_address_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[4] (net: u_2/weight_rom_address_reg__0[0]_repN_3_alias) which is driven by a register (weight_rom_address_reg[0]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[5] (net: u_2/Q[1]) which is driven by a register (weight_rom_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[6] (net: u_2/weight_rom_address_reg__0[2]_repN_4_alias) which is driven by a register (weight_rom_address_reg[2]_replica_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[7] (net: u_2/Q[3]) which is driven by a register (weight_rom_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[8] (net: u_2/weight_rom_address_reg__0[4]_repN_4_alias) which is driven by a register (weight_rom_address_reg[4]_replica_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[9] (net: u_2/Q[5]) which is driven by a register (weight_rom_address_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
371 net(s) have no routable loads. The problem bus(es) and/or net(s) are fire2_squeeze_timer_reg[0]_i_2_n_1, fire2_squeeze_timer_reg[0]_i_2_n_2, fire2_squeeze_timer_reg[0]_i_2_n_3, fire2_squeeze_timer_reg[4]_i_1_n_1, fire2_squeeze_timer_reg[4]_i_1_n_2, fire2_squeeze_timer_reg[4]_i_1_n_3, fire2_squeeze_timer_reg[8]_i_1_n_1, fire2_squeeze_timer_reg[8]_i_1_n_2, fire2_squeeze_timer_reg[8]_i_1_n_3, genblk1[13].mac_i/mul_out_reg_n_73, genblk1[10].mac_i/mul_out_reg_n_73, genblk1[4].mac_i/mul_out_reg_n_73, genblk1[14].mac_i/mul_out_reg_n_73, genblk1[0].mac_i/mul_out_reg_n_73, genblk1[3].mac_i/mul_out_reg_n_73 (the first 15 of 371 listed).
Related violations: <none>


report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3451.910 ; gain = 0.000 ; free physical = 1505 ; free virtual = 3780
0
report_drc -file drc.rpt
Command: report_drc -file drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gsaied/Desktop/old_rtl/fire2_squeeze/drc.rpt.
report_drc completed successfully
0
report_power
Command: report_power
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Mon Feb 24 21:59:54 2020
| Host             : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command          : report_power
| Design           : fire2_squeeze
| Device           : xc7vx690tffg1157-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.438        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.110        |
| Device Static (W)        | 0.328        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 99.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.014 |        3 |       --- |             --- |
| Slice Logic    |     0.004 |      752 |       --- |             --- |
|   LUT as Logic |     0.003 |      245 |    433200 |            0.06 |
|   CARRY4       |     0.001 |       99 |    108300 |            0.09 |
|   Register     |    <0.001 |      327 |    866400 |            0.04 |
|   F7/F8 Muxes  |    <0.001 |        6 |    433200 |           <0.01 |
|   Others       |     0.000 |       68 |       --- |             --- |
| Signals        |     0.023 |     1251 |       --- |             --- |
| Block RAM      |     0.031 |      7.5 |      1470 |            0.51 |
| DSPs           |     0.037 |       16 |      3600 |            0.44 |
| I/O            |     0.002 |      278 |       600 |           46.33 |
| Static Power   |     0.328 |          |           |                 |
| Total          |     0.438 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.296 |       0.106 |      0.190 |
| Vccaux    |       1.800 |     0.053 |       0.000 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.002 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             5.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| fire2_squeeze       |     0.110 |
|   genblk1[0].mac_i  |     0.003 |
|   genblk1[10].mac_i |     0.003 |
|   genblk1[11].mac_i |     0.003 |
|   genblk1[12].mac_i |     0.003 |
|   genblk1[13].mac_i |     0.003 |
|   genblk1[14].mac_i |     0.003 |
|   genblk1[15].mac_i |     0.004 |
|   genblk1[1].mac_i  |     0.003 |
|   genblk1[2].mac_i  |     0.003 |
|   genblk1[3].mac_i  |     0.003 |
|   genblk1[4].mac_i  |     0.003 |
|   genblk1[5].mac_i  |     0.004 |
|   genblk1[6].mac_i  |     0.003 |
|   genblk1[7].mac_i  |     0.004 |
|   genblk1[8].mac_i  |     0.003 |
|   genblk1[9].mac_i  |     0.004 |
|   u_2               |     0.035 |
+---------------------+-----------+


0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Feb 24 22:02:50 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire2_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.558ns  (required time - arrival time)
  Source:                 ofm_reg[9][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[9][6]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 2.020ns (66.622%)  route 1.012ns (33.378%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -3.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    3.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.625     0.625 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.166 r  clk_IBUF_BUFG_inst/O
                         net (fo=358, routed)         1.825     3.991    clk_IBUF_BUFG
    SLICE_X53Y474        FDRE                                         r  ofm_reg[9][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y474        FDRE (Prop_fdre_C_Q)         0.216     4.207 r  ofm_reg[9][6]/Q
                         net (fo=1, routed)           1.012     5.219    ofm[9]_OBUF[6]
    B28                  OBUF (Prop_obuf_I_O)         1.804     7.022 r  ofm[9][6]_INST_0/O
                         net (fo=0)                   0.000     7.022    ofm[9][6]
    B28                                                               r  ofm[9][6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -7.022    
  -------------------------------------------------------------------
                         slack                                 -3.558    




report_qor_
ambiguous command name "report_qor_": report_qor_assessment report_qor_suggestions
report_qor_suggestions 
RQA Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3451.910 ; gain = 0.000 ; free physical = 1470 ; free virtual = 3907
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Feb 24 22:04:12 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_qor_suggestions
| Design       : fire2_squeeze
| Device       : xc7vx690t
------------------------------------------------------------------------------------

Report QoR Suggestions

Table of Contents
-----------------
1. QoR Suggestions Report Summary
2. QoR Suggestions - Clocking
2.1 Summary
2.2 Details

1. QoR Suggestions Report Summary
---------------------------------

+----------+----------------------------+------------------------------------------------------------------------------------------+
| Category |     Suggestion Purpose     |                                          Details                                         |
+----------+----------------------------+------------------------------------------------------------------------------------------+
| Clocking | Optimize clocking networks | Optimize clocking networks to minimize skew and insertion delays.                        |
+----------+----------------------------+------------------------------------------------------------------------------------------+
* By default the number of failing paths is limited to 100. Use the -max_paths options to override.


2. QoR Suggestions - Clocking
-----------------------------

2.1 Summary
-----------

+-----------------------+-----------------------+----------------------------------------+-------------------------------------+
|       Suggestion      |      Description      |                Next Step               |             Explanation             |
+-----------------------+-----------------------+----------------------------------------+-------------------------------------+
| CLOCK-5               | Rebalance source and  | Fix the design to balance source and   | The source and destination clock    |
|                       | destination clock     | destination clock path delays          | path delays are unbalanced          |
|                       | paths                 |                                        | resulting in high clock skew.       |
+-----------------------+-----------------------+----------------------------------------+-------------------------------------+


2.2 Details
-----------

+-----------------------+-------+--------+---------+---------+----------+-------+--------+--------------+-------------------+-----------------------+----------------------------+-----------------+-----------+
|       Suggestion      | Path  |  Skew  |         |         | Datapath | Cell% | Route% | Source Clock | Destination Clock | Source Clock Topology | Destination Clock Topology |    Startpoint   |  Endpoint |
|                       |  Type |        | Slack   | Req.    |   Delay  |       |        |              |                   |                       |                            |                 |           |
|                       |       |        |         |         |          |       |        |              |                   |                       |                            |                 |           |
+-----------------------+-------+--------+---------+---------+----------+-------+--------+--------------+-------------------+-----------------------+----------------------------+-----------------+-----------+
| CLOCK-5               | SETUP | -3.991 |  -3.558 |   5.000 |    3.031 | 66.60 |  33.40 | clk          | clk               | IBUF BUFG FDRE        |                            | ofm_reg[9][6]/C | ofm[9][6] |
+-----------------------+-------+--------+---------+---------+----------+-------+--------+--------------+-------------------+-----------------------+----------------------------+-----------------+-----------+


write_bitstream 
Command: write_bitstream
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_bitstream failed
ERROR: [Common 17-163] Missing value for option 'file', please type 'write_bitstream -help' for usage info.
write_bitstream -file s
Command: write_bitstream -file s
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 278 out of 278 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: ifm[15:0], ofm[0][15:0], ofm[10][15:0], ofm[11][15:0], ofm[12][15:0], ofm[13][15:0], ofm[14][15:0], ofm[15][15:0], ofm[1][15:0], ofm[2][15:0], ofm[3][15:0], ofm[4][15:0], ofm[5][15:0], ofm[6][15:0], ofm[7][15:0]... and (the first 15 of 23 listed).
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 278 out of 278 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: ifm[15:0], ofm[0][15:0], ofm[10][15:0], ofm[11][15:0], ofm[12][15:0], ofm[13][15:0], ofm[14][15:0], ofm[15][15:0], ofm[1][15:0], ofm[2][15:0], ofm[3][15:0], ofm[4][15:0], ofm[5][15:0], ofm[6][15:0], ofm[7][15:0]... and (the first 15 of 23 listed).
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP genblk1[0].mac_i/mul_out_reg input genblk1[0].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP genblk1[10].mac_i/mul_out_reg input genblk1[10].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP genblk1[11].mac_i/mul_out_reg input genblk1[11].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP genblk1[12].mac_i/mul_out_reg input genblk1[12].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP genblk1[13].mac_i/mul_out_reg input genblk1[13].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP genblk1[14].mac_i/mul_out_reg input genblk1[14].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP genblk1[15].mac_i/mul_out_reg input genblk1[15].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP genblk1[1].mac_i/mul_out_reg input genblk1[1].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP genblk1[2].mac_i/mul_out_reg input genblk1[2].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP genblk1[3].mac_i/mul_out_reg input genblk1[3].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP genblk1[4].mac_i/mul_out_reg input genblk1[4].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP genblk1[5].mac_i/mul_out_reg input genblk1[5].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP genblk1[6].mac_i/mul_out_reg input genblk1[6].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP genblk1[7].mac_i/mul_out_reg input genblk1[7].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP genblk1[8].mac_i/mul_out_reg input genblk1[8].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP genblk1[9].mac_i/mul_out_reg input genblk1[9].mac_i/mul_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[0].mac_i/mul_out_reg multiplier stage genblk1[0].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[10].mac_i/mul_out_reg multiplier stage genblk1[10].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[11].mac_i/mul_out_reg multiplier stage genblk1[11].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[12].mac_i/mul_out_reg multiplier stage genblk1[12].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[13].mac_i/mul_out_reg multiplier stage genblk1[13].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[14].mac_i/mul_out_reg multiplier stage genblk1[14].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[15].mac_i/mul_out_reg multiplier stage genblk1[15].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[1].mac_i/mul_out_reg multiplier stage genblk1[1].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[2].mac_i/mul_out_reg multiplier stage genblk1[2].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[3].mac_i/mul_out_reg multiplier stage genblk1[3].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[4].mac_i/mul_out_reg multiplier stage genblk1[4].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[5].mac_i/mul_out_reg multiplier stage genblk1[5].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[6].mac_i/mul_out_reg multiplier stage genblk1[6].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[7].mac_i/mul_out_reg multiplier stage genblk1[7].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[8].mac_i/mul_out_reg multiplier stage genblk1[8].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[9].mac_i/mul_out_reg multiplier stage genblk1[9].mac_i/mul_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[10] (net: u_2/weight_rom_address_reg__0[6]_repN_3_alias) which is driven by a register (weight_rom_address_reg[6]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[11] (net: u_2/weight_rom_address_reg__0[7]_repN_3_alias) which is driven by a register (weight_rom_address_reg[7]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[12] (net: u_2/weight_rom_address_reg__0[8]_repN_3_alias) which is driven by a register (weight_rom_address_reg[8]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[13] (net: u_2/Q[9]) which is driven by a register (weight_rom_address_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[4] (net: u_2/weight_rom_address_reg__0[0]_repN_3_alias) which is driven by a register (weight_rom_address_reg[0]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[5] (net: u_2/Q[1]) which is driven by a register (weight_rom_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[6] (net: u_2/weight_rom_address_reg__0[2]_repN_4_alias) which is driven by a register (weight_rom_address_reg[2]_replica_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[7] (net: u_2/Q[3]) which is driven by a register (weight_rom_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[8] (net: u_2/weight_rom_address_reg__0[4]_repN_4_alias) which is driven by a register (weight_rom_address_reg[4]_replica_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[0] has an input control pin u_2/rom_out_reg[0]/ADDRARDADDR[9] (net: u_2/Q[5]) which is driven by a register (weight_rom_address_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[10] (net: u_2/weight_rom_address_reg__0[6]_repN_3_alias) which is driven by a register (weight_rom_address_reg[6]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[11] (net: u_2/weight_rom_address_reg__0[7]_repN_3_alias) which is driven by a register (weight_rom_address_reg[7]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[12] (net: u_2/weight_rom_address_reg__0[8]_repN_3_alias) which is driven by a register (weight_rom_address_reg[8]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[13] (net: u_2/Q[9]) which is driven by a register (weight_rom_address_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[4] (net: u_2/weight_rom_address_reg__0[0]_repN_3_alias) which is driven by a register (weight_rom_address_reg[0]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[5] (net: u_2/Q[1]) which is driven by a register (weight_rom_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[6] (net: u_2/weight_rom_address_reg__0[2]_repN_4_alias) which is driven by a register (weight_rom_address_reg[2]_replica_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[7] (net: u_2/Q[3]) which is driven by a register (weight_rom_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[8] (net: u_2/weight_rom_address_reg__0[4]_repN_4_alias) which is driven by a register (weight_rom_address_reg[4]_replica_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_2/rom_out_reg[10] has an input control pin u_2/rom_out_reg[10]/ADDRARDADDR[9] (net: u_2/Q[5]) which is driven by a register (weight_rom_address_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 371 net(s) have no routable loads. The problem bus(es) and/or net(s) are fire2_squeeze_timer_reg[0]_i_2_n_1, fire2_squeeze_timer_reg[0]_i_2_n_2, fire2_squeeze_timer_reg[0]_i_2_n_3, fire2_squeeze_timer_reg[4]_i_1_n_1, fire2_squeeze_timer_reg[4]_i_1_n_2, fire2_squeeze_timer_reg[4]_i_1_n_3, fire2_squeeze_timer_reg[8]_i_1_n_1, fire2_squeeze_timer_reg[8]_i_1_n_2, fire2_squeeze_timer_reg[8]_i_1_n_3, genblk1[13].mac_i/mul_out_reg_n_73, genblk1[10].mac_i/mul_out_reg_n_73, genblk1[4].mac_i/mul_out_reg_n_73, genblk1[14].mac_i/mul_out_reg_n_73, genblk1[0].mac_i/mul_out_reg_n_73, genblk1[3].mac_i/mul_out_reg_n_73... and (the first 15 of 371 listed).
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 55 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 55 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3451.910 ; gain = 0.000 ; free physical = 148 ; free virtual = 2918
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.
report_drc -file drc.rpt
Command: report_drc -file drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gsaied/Desktop/old_rtl/fire2_squeeze/drc.rpt.
report_drc completed successfully
0
vi drc.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi drc.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
report_datasheet 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Feb 24 23:02:06 2020
| Host         : GCS running 64-bit unknown
| Command      : report_datasheet
| Design       : fire2_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Data Sheet Report

Input Ports Setup/Hold

----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input            | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port             | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
clk       | fire2_squeeze_en | FDRE    | -     |     4.895 (r) | SLOW    |     0.903 (r) | SLOW    |          |
clk       | ifm[0]           | DSP48E1 | -     |     4.059 (r) | SLOW    |     0.660 (r) | SLOW    |          |
clk       | ifm[1]           | DSP48E1 | -     |     6.077 (r) | SLOW    |     0.675 (r) | SLOW    |          |
clk       | ifm[2]           | DSP48E1 | -     |     4.085 (r) | SLOW    |     0.798 (r) | SLOW    |          |
clk       | ifm[3]           | DSP48E1 | -     |     4.121 (r) | SLOW    |     0.866 (r) | SLOW    |          |
clk       | ifm[4]           | DSP48E1 | -     |     4.137 (r) | SLOW    |     0.904 (r) | SLOW    |          |
clk       | ifm[5]           | DSP48E1 | -     |     4.215 (r) | SLOW    |     0.873 (r) | SLOW    |          |
clk       | ifm[6]           | DSP48E1 | -     |     4.150 (r) | SLOW    |     0.713 (r) | SLOW    |          |
clk       | ifm[7]           | DSP48E1 | -     |     4.148 (r) | SLOW    |     0.936 (r) | SLOW    |          |
clk       | ifm[8]           | DSP48E1 | -     |     4.220 (r) | SLOW    |     0.823 (r) | SLOW    |          |
clk       | ifm[9]           | DSP48E1 | -     |     4.172 (r) | SLOW    |     0.827 (r) | SLOW    |          |
clk       | ifm[10]          | DSP48E1 | -     |     4.199 (r) | SLOW    |     0.744 (r) | SLOW    |          |
clk       | ifm[11]          | DSP48E1 | -     |     4.148 (r) | SLOW    |     0.642 (r) | SLOW    |          |
clk       | ifm[12]          | DSP48E1 | -     |     4.224 (r) | SLOW    |     0.813 (r) | SLOW    |          |
clk       | ifm[13]          | DSP48E1 | -     |     4.262 (r) | SLOW    |     0.664 (r) | SLOW    |          |
clk       | ifm[14]          | DSP48E1 | -     |     4.210 (r) | SLOW    |     0.883 (r) | SLOW    |          |
clk       | ifm[15]          | DSP48E1 | -     |     4.398 (r) | SLOW    |     0.944 (r) | SLOW    |          |
clk       | ram_feedback     | FDCE    | -     |     0.661 (r) | FAST    |     0.888 (r) | SLOW    |          |
clk       | rst              | DSP48E1 | -     |     5.729 (r) | SLOW    |     0.805 (r) | SLOW    |          |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+----------------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output               | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port                 | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+----------------------+--------+-------+----------------+---------+----------------+---------+----------+
clk       | fire2_squeeze_finish | FDCE   | -     |      7.038 (r) | SLOW    |      3.317 (r) | FAST    |          |
clk       | fire2_squeeze_sample | FDRE   | -     |      6.796 (r) | SLOW    |      3.203 (r) | FAST    |          |
clk       | ofm[0][0]            | FDRE   | -     |      6.811 (r) | SLOW    |      3.219 (r) | FAST    |          |
clk       | ofm[0][1]            | FDRE   | -     |      6.753 (r) | SLOW    |      3.138 (r) | FAST    |          |
clk       | ofm[0][2]            | FDRE   | -     |      6.746 (r) | SLOW    |      3.131 (r) | FAST    |          |
clk       | ofm[0][3]            | FDRE   | -     |      6.742 (r) | SLOW    |      3.126 (r) | FAST    |          |
clk       | ofm[0][4]            | FDRE   | -     |      6.744 (r) | SLOW    |      3.128 (r) | FAST    |          |
clk       | ofm[0][5]            | FDRE   | -     |      6.758 (r) | SLOW    |      3.142 (r) | FAST    |          |
clk       | ofm[0][6]            | FDRE   | -     |      6.758 (r) | SLOW    |      3.143 (r) | FAST    |          |
clk       | ofm[0][7]            | FDRE   | -     |      6.820 (r) | SLOW    |      3.166 (r) | FAST    |          |
clk       | ofm[0][8]            | FDRE   | -     |      6.744 (r) | SLOW    |      3.129 (r) | FAST    |          |
clk       | ofm[0][9]            | FDRE   | -     |      6.758 (r) | SLOW    |      3.143 (r) | FAST    |          |
clk       | ofm[0][10]           | FDRE   | -     |      6.761 (r) | SLOW    |      3.146 (r) | FAST    |          |
clk       | ofm[0][11]           | FDRE   | -     |      6.733 (r) | SLOW    |      3.120 (r) | FAST    |          |
clk       | ofm[0][12]           | FDRE   | -     |      6.730 (r) | SLOW    |      3.115 (r) | FAST    |          |
clk       | ofm[0][13]           | FDRE   | -     |      6.721 (r) | SLOW    |      3.107 (r) | FAST    |          |
clk       | ofm[0][14]           | FDRE   | -     |      6.812 (r) | SLOW    |      3.159 (r) | FAST    |          |
clk       | ofm[0][15]           | FDRE   | -     |      6.823 (r) | SLOW    |      3.235 (r) | FAST    |          |
clk       | ofm[10][0]           | FDRE   | -     |      6.802 (r) | SLOW    |      3.151 (r) | FAST    |          |
clk       | ofm[10][1]           | FDRE   | -     |      6.695 (r) | SLOW    |      3.084 (r) | FAST    |          |
clk       | ofm[10][2]           | FDRE   | -     |      6.785 (r) | SLOW    |      3.135 (r) | FAST    |          |
clk       | ofm[10][3]           | FDRE   | -     |      6.708 (r) | SLOW    |      3.096 (r) | FAST    |          |
clk       | ofm[10][4]           | FDRE   | -     |      6.710 (r) | SLOW    |      3.099 (r) | FAST    |          |
clk       | ofm[10][5]           | FDRE   | -     |      6.702 (r) | SLOW    |      3.091 (r) | FAST    |          |
clk       | ofm[10][6]           | FDRE   | -     |      6.702 (r) | SLOW    |      3.092 (r) | FAST    |          |
clk       | ofm[10][7]           | FDRE   | -     |      6.695 (r) | SLOW    |      3.086 (r) | FAST    |          |
clk       | ofm[10][8]           | FDRE   | -     |      6.699 (r) | SLOW    |      3.089 (r) | FAST    |          |
clk       | ofm[10][9]           | FDRE   | -     |      6.823 (r) | SLOW    |      3.235 (r) | FAST    |          |
clk       | ofm[10][10]          | FDRE   | -     |      6.819 (r) | SLOW    |      3.233 (r) | FAST    |          |
clk       | ofm[10][11]          | FDRE   | -     |      6.706 (r) | SLOW    |      3.096 (r) | FAST    |          |
clk       | ofm[10][12]          | FDRE   | -     |      6.784 (r) | SLOW    |      3.134 (r) | FAST    |          |
clk       | ofm[10][13]          | FDRE   | -     |      6.748 (r) | SLOW    |      3.136 (r) | FAST    |          |
clk       | ofm[10][14]          | FDRE   | -     |      6.824 (r) | SLOW    |      3.173 (r) | FAST    |          |
clk       | ofm[10][15]          | FDRE   | -     |      6.726 (r) | SLOW    |      3.114 (r) | FAST    |          |
clk       | ofm[11][0]           | FDRE   | -     |      6.731 (r) | SLOW    |      3.119 (r) | FAST    |          |
clk       | ofm[11][1]           | FDRE   | -     |      6.825 (r) | SLOW    |      3.237 (r) | FAST    |          |
clk       | ofm[11][2]           | FDRE   | -     |      6.826 (r) | SLOW    |      3.239 (r) | FAST    |          |
clk       | ofm[11][3]           | FDRE   | -     |      6.826 (r) | SLOW    |      3.238 (r) | FAST    |          |
clk       | ofm[11][4]           | FDRE   | -     |      6.719 (r) | SLOW    |      3.105 (r) | FAST    |          |
clk       | ofm[11][5]           | FDRE   | -     |      6.820 (r) | SLOW    |      3.227 (r) | FAST    |          |
clk       | ofm[11][6]           | FDRE   | -     |      6.835 (r) | SLOW    |      3.239 (r) | FAST    |          |
clk       | ofm[11][7]           | FDRE   | -     |      6.824 (r) | SLOW    |      3.231 (r) | FAST    |          |
clk       | ofm[11][8]           | FDRE   | -     |      6.820 (r) | SLOW    |      3.229 (r) | FAST    |          |
clk       | ofm[11][9]           | FDRE   | -     |      6.707 (r) | SLOW    |      3.093 (r) | FAST    |          |
clk       | ofm[11][10]          | FDRE   | -     |      6.787 (r) | SLOW    |      3.134 (r) | FAST    |          |
clk       | ofm[11][11]          | FDRE   | -     |      6.825 (r) | SLOW    |      3.233 (r) | FAST    |          |
clk       | ofm[11][12]          | FDRE   | -     |      6.823 (r) | SLOW    |      3.231 (r) | FAST    |          |
clk       | ofm[11][13]          | FDRE   | -     |      6.821 (r) | SLOW    |      3.228 (r) | FAST    |          |
clk       | ofm[11][14]          | FDRE   | -     |      6.836 (r) | SLOW    |      3.238 (r) | FAST    |          |
clk       | ofm[11][15]          | FDRE   | -     |      6.755 (r) | SLOW    |      3.101 (r) | FAST    |          |
clk       | ofm[12][0]           | FDRE   | -     |      6.745 (r) | SLOW    |      3.202 (r) | FAST    |          |
clk       | ofm[12][1]           | FDRE   | -     |      6.760 (r) | SLOW    |      3.204 (r) | FAST    |          |
clk       | ofm[12][2]           | FDRE   | -     |      6.719 (r) | SLOW    |      3.174 (r) | FAST    |          |
clk       | ofm[12][3]           | FDRE   | -     |      6.643 (r) | SLOW    |      3.138 (r) | FAST    |          |
clk       | ofm[12][4]           | FDRE   | -     |      6.677 (r) | SLOW    |      3.175 (r) | FAST    |          |
clk       | ofm[12][5]           | FDRE   | -     |      6.684 (r) | SLOW    |      3.185 (r) | FAST    |          |
clk       | ofm[12][6]           | FDRE   | -     |      6.716 (r) | SLOW    |      3.191 (r) | FAST    |          |
clk       | ofm[12][7]           | FDRE   | -     |      6.681 (r) | SLOW    |      3.161 (r) | FAST    |          |
clk       | ofm[12][8]           | FDRE   | -     |      6.619 (r) | SLOW    |      3.141 (r) | FAST    |          |
clk       | ofm[12][9]           | FDRE   | -     |      6.605 (r) | SLOW    |      3.129 (r) | FAST    |          |
clk       | ofm[12][10]          | FDRE   | -     |      6.630 (r) | SLOW    |      3.144 (r) | FAST    |          |
clk       | ofm[12][11]          | FDRE   | -     |      6.522 (r) | SLOW    |      3.081 (r) | FAST    |          |
clk       | ofm[12][12]          | FDRE   | -     |      6.541 (r) | SLOW    |      3.097 (r) | FAST    |          |
clk       | ofm[12][13]          | FDRE   | -     |      6.644 (r) | SLOW    |      3.162 (r) | FAST    |          |
clk       | ofm[12][14]          | FDRE   | -     |      6.721 (r) | SLOW    |      3.203 (r) | FAST    |          |
clk       | ofm[12][15]          | FDRE   | -     |      6.726 (r) | SLOW    |      3.206 (r) | FAST    |          |
clk       | ofm[13][0]           | FDRE   | -     |      6.775 (r) | SLOW    |      3.227 (r) | FAST    |          |
clk       | ofm[13][1]           | FDRE   | -     |      6.764 (r) | SLOW    |      3.233 (r) | FAST    |          |
clk       | ofm[13][2]           | FDRE   | -     |      6.771 (r) | SLOW    |      3.214 (r) | FAST    |          |
clk       | ofm[13][3]           | FDRE   | -     |      6.686 (r) | SLOW    |      3.166 (r) | FAST    |          |
clk       | ofm[13][4]           | FDRE   | -     |      6.619 (r) | SLOW    |      3.139 (r) | FAST    |          |
clk       | ofm[13][5]           | FDRE   | -     |      6.608 (r) | SLOW    |      3.131 (r) | FAST    |          |
clk       | ofm[13][6]           | FDRE   | -     |      6.646 (r) | SLOW    |      3.159 (r) | FAST    |          |
clk       | ofm[13][7]           | FDRE   | -     |      6.593 (r) | SLOW    |      3.121 (r) | FAST    |          |
clk       | ofm[13][8]           | FDRE   | -     |      6.617 (r) | SLOW    |      3.136 (r) | FAST    |          |
clk       | ofm[13][9]           | FDRE   | -     |      6.624 (r) | SLOW    |      3.151 (r) | FAST    |          |
clk       | ofm[13][10]          | FDRE   | -     |      6.697 (r) | SLOW    |      3.188 (r) | FAST    |          |
clk       | ofm[13][11]          | FDRE   | -     |      6.706 (r) | SLOW    |      3.193 (r) | FAST    |          |
clk       | ofm[13][12]          | FDRE   | -     |      6.735 (r) | SLOW    |      3.213 (r) | FAST    |          |
clk       | ofm[13][13]          | FDRE   | -     |      6.743 (r) | SLOW    |      3.208 (r) | FAST    |          |
clk       | ofm[13][14]          | FDRE   | -     |      6.787 (r) | SLOW    |      3.242 (r) | FAST    |          |
clk       | ofm[13][15]          | FDRE   | -     |      6.688 (r) | SLOW    |      3.189 (r) | FAST    |          |
clk       | ofm[14][0]           | FDRE   | -     |      6.708 (r) | SLOW    |      3.201 (r) | FAST    |          |
clk       | ofm[14][1]           | FDRE   | -     |      6.541 (r) | SLOW    |      3.104 (r) | FAST    |          |
clk       | ofm[14][2]           | FDRE   | -     |      6.455 (r) | SLOW    |      2.993 (r) | FAST    |          |
clk       | ofm[14][3]           | FDRE   | -     |      6.561 (r) | SLOW    |      3.121 (r) | FAST    |          |
clk       | ofm[14][4]           | FDRE   | -     |      6.778 (r) | SLOW    |      3.257 (r) | FAST    |          |
clk       | ofm[14][5]           | FDRE   | -     |      6.736 (r) | SLOW    |      3.218 (r) | FAST    |          |
clk       | ofm[14][6]           | FDRE   | -     |      6.780 (r) | SLOW    |      3.259 (r) | FAST    |          |
clk       | ofm[14][7]           | FDRE   | -     |      6.700 (r) | SLOW    |      3.215 (r) | FAST    |          |
clk       | ofm[14][8]           | FDRE   | -     |      6.637 (r) | SLOW    |      3.192 (r) | FAST    |          |
clk       | ofm[14][9]           | FDRE   | -     |      6.596 (r) | SLOW    |      3.155 (r) | FAST    |          |
clk       | ofm[14][10]          | FDRE   | -     |      6.677 (r) | SLOW    |      3.199 (r) | FAST    |          |
clk       | ofm[14][11]          | FDRE   | -     |      6.679 (r) | SLOW    |      3.198 (r) | FAST    |          |
clk       | ofm[14][12]          | FDRE   | -     |      6.684 (r) | SLOW    |      3.199 (r) | FAST    |          |
clk       | ofm[14][13]          | FDRE   | -     |      6.748 (r) | SLOW    |      3.227 (r) | FAST    |          |
clk       | ofm[14][14]          | FDRE   | -     |      6.821 (r) | SLOW    |      3.264 (r) | FAST    |          |
clk       | ofm[14][15]          | FDRE   | -     |      6.776 (r) | SLOW    |      3.249 (r) | FAST    |          |
clk       | ofm[15][0]           | FDRE   | -     |      6.650 (r) | SLOW    |      3.111 (r) | FAST    |          |
clk       | ofm[15][1]           | FDRE   | -     |      6.709 (r) | SLOW    |      3.117 (r) | FAST    |          |
clk       | ofm[15][2]           | FDRE   | -     |      6.665 (r) | SLOW    |      3.087 (r) | FAST    |          |
clk       | ofm[15][3]           | FDRE   | -     |      6.573 (r) | SLOW    |      3.033 (r) | FAST    |          |
clk       | ofm[15][4]           | FDRE   | -     |      6.657 (r) | SLOW    |      3.078 (r) | FAST    |          |
clk       | ofm[15][5]           | FDRE   | -     |      6.667 (r) | SLOW    |      3.152 (r) | FAST    |          |
clk       | ofm[15][6]           | FDRE   | -     |      6.570 (r) | SLOW    |      3.032 (r) | FAST    |          |
clk       | ofm[15][7]           | FDRE   | -     |      6.776 (r) | SLOW    |      3.218 (r) | FAST    |          |
clk       | ofm[15][8]           | FDRE   | -     |      6.713 (r) | SLOW    |      3.195 (r) | FAST    |          |
clk       | ofm[15][9]           | FDRE   | -     |      6.663 (r) | SLOW    |      3.148 (r) | FAST    |          |
clk       | ofm[15][10]          | FDRE   | -     |      6.746 (r) | SLOW    |      3.196 (r) | FAST    |          |
clk       | ofm[15][11]          | FDRE   | -     |      6.749 (r) | SLOW    |      3.195 (r) | FAST    |          |
clk       | ofm[15][12]          | FDRE   | -     |      6.786 (r) | SLOW    |      3.227 (r) | FAST    |          |
clk       | ofm[15][13]          | FDRE   | -     |      6.571 (r) | SLOW    |      3.032 (r) | FAST    |          |
clk       | ofm[15][14]          | FDRE   | -     |      6.643 (r) | SLOW    |      3.065 (r) | FAST    |          |
clk       | ofm[15][15]          | FDRE   | -     |      6.661 (r) | SLOW    |      3.150 (r) | FAST    |          |
clk       | ofm[1][0]            | FDRE   | -     |      6.642 (r) | SLOW    |      3.068 (r) | FAST    |          |
clk       | ofm[1][1]            | FDRE   | -     |      6.546 (r) | SLOW    |      3.010 (r) | FAST    |          |
clk       | ofm[1][2]            | FDRE   | -     |      6.621 (r) | SLOW    |      3.047 (r) | FAST    |          |
clk       | ofm[1][3]            | FDRE   | -     |      6.809 (r) | SLOW    |      3.233 (r) | FAST    |          |
clk       | ofm[1][4]            | FDRE   | -     |      6.631 (r) | SLOW    |      3.056 (r) | FAST    |          |
clk       | ofm[1][5]            | FDRE   | -     |      6.560 (r) | SLOW    |      3.025 (r) | FAST    |          |
clk       | ofm[1][6]            | FDRE   | -     |      6.564 (r) | SLOW    |      3.029 (r) | FAST    |          |
clk       | ofm[1][7]            | FDRE   | -     |      6.564 (r) | SLOW    |      3.031 (r) | FAST    |          |
clk       | ofm[1][8]            | FDRE   | -     |      6.788 (r) | SLOW    |      3.239 (r) | FAST    |          |
clk       | ofm[1][9]            | FDRE   | -     |      6.740 (r) | SLOW    |      3.194 (r) | FAST    |          |
clk       | ofm[1][10]           | FDRE   | -     |      6.756 (r) | SLOW    |      3.207 (r) | FAST    |          |
clk       | ofm[1][11]           | FDRE   | -     |      6.689 (r) | SLOW    |      3.176 (r) | FAST    |          |
clk       | ofm[1][12]           | FDRE   | -     |      6.706 (r) | SLOW    |      3.189 (r) | FAST    |          |
clk       | ofm[1][13]           | FDRE   | -     |      6.782 (r) | SLOW    |      3.228 (r) | FAST    |          |
clk       | ofm[1][14]           | FDRE   | -     |      6.677 (r) | SLOW    |      3.165 (r) | FAST    |          |
clk       | ofm[1][15]           | FDRE   | -     |      6.594 (r) | SLOW    |      3.058 (r) | FAST    |          |
clk       | ofm[2][0]            | FDRE   | -     |      6.630 (r) | SLOW    |      3.075 (r) | FAST    |          |
clk       | ofm[2][1]            | FDRE   | -     |      6.569 (r) | SLOW    |      3.033 (r) | FAST    |          |
clk       | ofm[2][2]            | FDRE   | -     |      6.644 (r) | SLOW    |      3.070 (r) | FAST    |          |
clk       | ofm[2][3]            | FDRE   | -     |      6.598 (r) | SLOW    |      3.061 (r) | FAST    |          |
clk       | ofm[2][4]            | FDRE   | -     |      6.678 (r) | SLOW    |      3.102 (r) | FAST    |          |
clk       | ofm[2][5]            | FDRE   | -     |      6.585 (r) | SLOW    |      3.046 (r) | FAST    |          |
clk       | ofm[2][6]            | FDRE   | -     |      6.585 (r) | SLOW    |      3.047 (r) | FAST    |          |
clk       | ofm[2][7]            | FDRE   | -     |      6.815 (r) | SLOW    |      3.256 (r) | FAST    |          |
clk       | ofm[2][8]            | FDRE   | -     |      6.755 (r) | SLOW    |      3.237 (r) | FAST    |          |
clk       | ofm[2][9]            | FDRE   | -     |      6.720 (r) | SLOW    |      3.205 (r) | FAST    |          |
clk       | ofm[2][10]           | FDRE   | -     |      6.790 (r) | SLOW    |      3.240 (r) | FAST    |          |
clk       | ofm[2][11]           | FDRE   | -     |      6.811 (r) | SLOW    |      3.254 (r) | FAST    |          |
clk       | ofm[2][12]           | FDRE   | -     |      6.831 (r) | SLOW    |      3.271 (r) | FAST    |          |
clk       | ofm[2][13]           | FDRE   | -     |      6.603 (r) | SLOW    |      3.063 (r) | FAST    |          |
clk       | ofm[2][14]           | FDRE   | -     |      6.669 (r) | SLOW    |      3.090 (r) | FAST    |          |
clk       | ofm[2][15]           | FDRE   | -     |      6.692 (r) | SLOW    |      3.113 (r) | FAST    |          |
clk       | ofm[3][0]            | FDRE   | -     |      6.504 (r) | SLOW    |      3.085 (r) | FAST    |          |
clk       | ofm[3][1]            | FDRE   | -     |      6.592 (r) | SLOW    |      3.095 (r) | FAST    |          |
clk       | ofm[3][2]            | FDRE   | -     |      6.602 (r) | SLOW    |      3.106 (r) | FAST    |          |
clk       | ofm[3][3]            | FDRE   | -     |      6.796 (r) | SLOW    |      3.274 (r) | FAST    |          |
clk       | ofm[3][4]            | FDRE   | -     |      6.817 (r) | SLOW    |      3.282 (r) | FAST    |          |
clk       | ofm[3][5]            | FDRE   | -     |      6.787 (r) | SLOW    |      3.264 (r) | FAST    |          |
clk       | ofm[3][6]            | FDRE   | -     |      6.708 (r) | SLOW    |      3.223 (r) | FAST    |          |
clk       | ofm[3][7]            | FDRE   | -     |      6.740 (r) | SLOW    |      3.258 (r) | FAST    |          |
clk       | ofm[3][8]            | FDRE   | -     |      6.730 (r) | SLOW    |      3.252 (r) | FAST    |          |
clk       | ofm[3][9]            | FDRE   | -     |      6.770 (r) | SLOW    |      3.265 (r) | FAST    |          |
clk       | ofm[3][10]           | FDRE   | -     |      6.748 (r) | SLOW    |      3.249 (r) | FAST    |          |
clk       | ofm[3][11]           | FDRE   | -     |      6.660 (r) | SLOW    |      3.202 (r) | FAST    |          |
clk       | ofm[3][12]           | FDRE   | -     |      6.629 (r) | SLOW    |      3.174 (r) | FAST    |          |
clk       | ofm[3][13]           | FDRE   | -     |      6.629 (r) | SLOW    |      3.170 (r) | FAST    |          |
clk       | ofm[3][14]           | FDRE   | -     |      6.547 (r) | SLOW    |      3.128 (r) | FAST    |          |
clk       | ofm[3][15]           | FDRE   | -     |      6.619 (r) | SLOW    |      3.166 (r) | FAST    |          |
clk       | ofm[4][0]            | FDRE   | -     |      6.747 (r) | SLOW    |      3.230 (r) | FAST    |          |
clk       | ofm[4][1]            | FDRE   | -     |      6.777 (r) | SLOW    |      3.247 (r) | FAST    |          |
clk       | ofm[4][2]            | FDRE   | -     |      6.737 (r) | SLOW    |      3.218 (r) | FAST    |          |
clk       | ofm[4][3]            | FDRE   | -     |      6.698 (r) | SLOW    |      3.218 (r) | FAST    |          |
clk       | ofm[4][4]            | FDRE   | -     |      6.748 (r) | SLOW    |      3.271 (r) | FAST    |          |
clk       | ofm[4][5]            | FDRE   | -     |      6.740 (r) | SLOW    |      3.267 (r) | FAST    |          |
clk       | ofm[4][6]            | FDRE   | -     |      6.763 (r) | SLOW    |      3.263 (r) | FAST    |          |
clk       | ofm[4][7]            | FDRE   | -     |      6.718 (r) | SLOW    |      3.224 (r) | FAST    |          |
clk       | ofm[4][8]            | FDRE   | -     |      6.656 (r) | SLOW    |      3.203 (r) | FAST    |          |
clk       | ofm[4][9]            | FDRE   | -     |      6.640 (r) | SLOW    |      3.189 (r) | FAST    |          |
clk       | ofm[4][10]           | FDRE   | -     |      6.663 (r) | SLOW    |      3.203 (r) | FAST    |          |
clk       | ofm[4][11]           | FDRE   | -     |      6.591 (r) | SLOW    |      3.174 (r) | FAST    |          |
clk       | ofm[4][12]           | FDRE   | -     |      6.607 (r) | SLOW    |      3.186 (r) | FAST    |          |
clk       | ofm[4][13]           | FDRE   | -     |      6.670 (r) | SLOW    |      3.212 (r) | FAST    |          |
clk       | ofm[4][14]           | FDRE   | -     |      6.746 (r) | SLOW    |      3.252 (r) | FAST    |          |
clk       | ofm[4][15]           | FDRE   | -     |      6.762 (r) | SLOW    |      3.266 (r) | FAST    |          |
clk       | ofm[5][0]            | FDRE   | -     |      6.828 (r) | SLOW    |      3.306 (r) | FAST    |          |
clk       | ofm[5][1]            | FDRE   | -     |      6.582 (r) | SLOW    |      3.165 (r) | FAST    |          |
clk       | ofm[5][2]            | FDRE   | -     |      6.804 (r) | SLOW    |      3.280 (r) | FAST    |          |
clk       | ofm[5][3]            | FDRE   | -     |      6.759 (r) | SLOW    |      3.274 (r) | FAST    |          |
clk       | ofm[5][4]            | FDRE   | -     |      6.797 (r) | SLOW    |      3.315 (r) | FAST    |          |
clk       | ofm[5][5]            | FDRE   | -     |      6.779 (r) | SLOW    |      3.300 (r) | FAST    |          |
clk       | ofm[5][6]            | FDRE   | -     |      6.780 (r) | SLOW    |      3.275 (r) | FAST    |          |
clk       | ofm[5][7]            | FDRE   | -     |      6.766 (r) | SLOW    |      3.266 (r) | FAST    |          |
clk       | ofm[5][8]            | FDRE   | -     |      6.696 (r) | SLOW    |      3.237 (r) | FAST    |          |
clk       | ofm[5][9]            | FDRE   | -     |      6.666 (r) | SLOW    |      3.209 (r) | FAST    |          |
clk       | ofm[5][10]           | FDRE   | -     |      6.678 (r) | SLOW    |      3.218 (r) | FAST    |          |
clk       | ofm[5][11]           | FDRE   | -     |      6.629 (r) | SLOW    |      3.207 (r) | FAST    |          |
clk       | ofm[5][12]           | FDRE   | -     |      6.648 (r) | SLOW    |      3.222 (r) | FAST    |          |
clk       | ofm[5][13]           | FDRE   | -     |      6.705 (r) | SLOW    |      3.243 (r) | FAST    |          |
clk       | ofm[5][14]           | FDRE   | -     |      6.771 (r) | SLOW    |      3.272 (r) | FAST    |          |
clk       | ofm[5][15]           | FDRE   | -     |      6.798 (r) | SLOW    |      3.296 (r) | FAST    |          |
clk       | ofm[6][0]            | FDRE   | -     |      6.880 (r) | SLOW    |      3.210 (r) | FAST    |          |
clk       | ofm[6][1]            | FDRE   | -     |      6.870 (r) | SLOW    |      3.179 (r) | FAST    |          |
clk       | ofm[6][2]            | FDRE   | -     |      6.867 (r) | SLOW    |      3.177 (r) | FAST    |          |
clk       | ofm[6][3]            | FDRE   | -     |      6.901 (r) | SLOW    |      3.209 (r) | FAST    |          |
clk       | ofm[6][4]            | FDRE   | -     |      6.900 (r) | SLOW    |      3.208 (r) | FAST    |          |
clk       | ofm[6][5]            | FDRE   | -     |      6.893 (r) | SLOW    |      3.202 (r) | FAST    |          |
clk       | ofm[6][6]            | FDRE   | -     |      6.890 (r) | SLOW    |      3.199 (r) | FAST    |          |
clk       | ofm[6][7]            | FDRE   | -     |      6.934 (r) | SLOW    |      3.225 (r) | FAST    |          |
clk       | ofm[6][8]            | FDRE   | -     |      6.859 (r) | SLOW    |      3.189 (r) | FAST    |          |
clk       | ofm[6][9]            | FDRE   | -     |      6.886 (r) | SLOW    |      3.195 (r) | FAST    |          |
clk       | ofm[6][10]           | FDRE   | -     |      6.880 (r) | SLOW    |      3.189 (r) | FAST    |          |
clk       | ofm[6][11]           | FDRE   | -     |      6.876 (r) | SLOW    |      3.186 (r) | FAST    |          |
clk       | ofm[6][12]           | FDRE   | -     |      6.871 (r) | SLOW    |      3.181 (r) | FAST    |          |
clk       | ofm[6][13]           | FDRE   | -     |      6.872 (r) | SLOW    |      3.181 (r) | FAST    |          |
clk       | ofm[6][14]           | FDRE   | -     |      6.910 (r) | SLOW    |      3.200 (r) | FAST    |          |
clk       | ofm[6][15]           | FDRE   | -     |      6.841 (r) | SLOW    |      3.174 (r) | FAST    |          |
clk       | ofm[7][0]            | FDRE   | -     |      6.853 (r) | SLOW    |      3.185 (r) | FAST    |          |
clk       | ofm[7][1]            | FDRE   | -     |      6.862 (r) | SLOW    |      3.175 (r) | FAST    |          |
clk       | ofm[7][2]            | FDRE   | -     |      6.866 (r) | SLOW    |      3.179 (r) | FAST    |          |
clk       | ofm[7][3]            | FDRE   | -     |      6.877 (r) | SLOW    |      3.189 (r) | FAST    |          |
clk       | ofm[7][4]            | FDRE   | -     |      6.876 (r) | SLOW    |      3.188 (r) | FAST    |          |
clk       | ofm[7][5]            | FDRE   | -     |      6.861 (r) | SLOW    |      3.175 (r) | FAST    |          |
clk       | ofm[7][6]            | FDRE   | -     |      6.860 (r) | SLOW    |      3.174 (r) | FAST    |          |
clk       | ofm[7][7]            | FDRE   | -     |      6.847 (r) | SLOW    |      3.162 (r) | FAST    |          |
clk       | ofm[7][8]            | FDRE   | -     |      6.845 (r) | SLOW    |      3.160 (r) | FAST    |          |
clk       | ofm[7][9]            | FDRE   | -     |      6.958 (r) | SLOW    |      3.233 (r) | FAST    |          |
clk       | ofm[7][10]           | FDRE   | -     |      6.864 (r) | SLOW    |      3.179 (r) | FAST    |          |
clk       | ofm[7][11]           | FDRE   | -     |      6.868 (r) | SLOW    |      3.182 (r) | FAST    |          |
clk       | ofm[7][12]           | FDRE   | -     |      6.873 (r) | SLOW    |      3.187 (r) | FAST    |          |
clk       | ofm[7][13]           | FDRE   | -     |      6.866 (r) | SLOW    |      3.199 (r) | FAST    |          |
clk       | ofm[7][14]           | FDRE   | -     |      6.851 (r) | SLOW    |      3.183 (r) | FAST    |          |
clk       | ofm[7][15]           | FDRE   | -     |      6.872 (r) | SLOW    |      3.184 (r) | FAST    |          |
clk       | ofm[8][0]            | FDRE   | -     |      6.873 (r) | SLOW    |      3.186 (r) | FAST    |          |
clk       | ofm[8][1]            | FDRE   | -     |      6.859 (r) | SLOW    |      3.191 (r) | FAST    |          |
clk       | ofm[8][2]            | FDRE   | -     |      6.845 (r) | SLOW    |      3.177 (r) | FAST    |          |
clk       | ofm[8][3]            | FDRE   | -     |      6.861 (r) | SLOW    |      3.192 (r) | FAST    |          |
clk       | ofm[8][4]            | FDRE   | -     |      6.871 (r) | SLOW    |      3.200 (r) | FAST    |          |
clk       | ofm[8][5]            | FDRE   | -     |      6.836 (r) | SLOW    |      3.145 (r) | FAST    |          |
clk       | ofm[8][6]            | FDRE   | -     |      6.842 (r) | SLOW    |      3.152 (r) | FAST    |          |
clk       | ofm[8][7]            | FDRE   | -     |      6.843 (r) | SLOW    |      3.152 (r) | FAST    |          |
clk       | ofm[8][8]            | FDRE   | -     |      6.835 (r) | SLOW    |      3.144 (r) | FAST    |          |
clk       | ofm[8][9]            | FDRE   | -     |      6.848 (r) | SLOW    |      3.158 (r) | FAST    |          |
clk       | ofm[8][10]           | FDRE   | -     |      6.928 (r) | SLOW    |      3.199 (r) | FAST    |          |
clk       | ofm[8][11]           | FDRE   | -     |      6.829 (r) | SLOW    |      3.139 (r) | FAST    |          |
clk       | ofm[8][12]           | FDRE   | -     |      6.832 (r) | SLOW    |      3.141 (r) | FAST    |          |
clk       | ofm[8][13]           | FDRE   | -     |      6.863 (r) | SLOW    |      3.172 (r) | FAST    |          |
clk       | ofm[8][14]           | FDRE   | -     |      6.865 (r) | SLOW    |      3.173 (r) | FAST    |          |
clk       | ofm[8][15]           | FDRE   | -     |      6.904 (r) | SLOW    |      3.174 (r) | FAST    |          |
clk       | ofm[9][0]            | FDRE   | -     |      6.981 (r) | SLOW    |      3.237 (r) | FAST    |          |
clk       | ofm[9][1]            | FDRE   | -     |      6.984 (r) | SLOW    |      3.240 (r) | FAST    |          |
clk       | ofm[9][2]            | FDRE   | -     |      6.972 (r) | SLOW    |      3.229 (r) | FAST    |          |
clk       | ofm[9][3]            | FDRE   | -     |      6.965 (r) | SLOW    |      3.223 (r) | FAST    |          |
clk       | ofm[9][4]            | FDRE   | -     |      6.979 (r) | SLOW    |      3.237 (r) | FAST    |          |
clk       | ofm[9][5]            | FDRE   | -     |      6.981 (r) | SLOW    |      3.239 (r) | FAST    |          |
clk       | ofm[9][6]            | FDRE   | -     |      7.058 (r) | SLOW    |      3.277 (r) | FAST    |          |
clk       | ofm[9][7]            | FDRE   | -     |      6.961 (r) | SLOW    |      3.220 (r) | FAST    |          |
clk       | ofm[9][8]            | FDRE   | -     |      6.957 (r) | SLOW    |      3.214 (r) | FAST    |          |
clk       | ofm[9][9]            | FDRE   | -     |      6.958 (r) | SLOW    |      3.216 (r) | FAST    |          |
clk       | ofm[9][10]           | FDRE   | -     |      6.967 (r) | SLOW    |      3.223 (r) | FAST    |          |
clk       | ofm[9][11]           | FDRE   | -     |      6.952 (r) | SLOW    |      3.209 (r) | FAST    |          |
clk       | ofm[9][12]           | FDRE   | -     |      6.946 (r) | SLOW    |      3.203 (r) | FAST    |          |
clk       | ofm[9][13]           | FDRE   | -     |      6.947 (r) | SLOW    |      3.203 (r) | FAST    |          |
clk       | ofm[9][14]           | FDRE   | -     |      6.972 (r) | SLOW    |      3.228 (r) | FAST    |          |
clk       | ofm[9][15]           | FDRE   | -     |      6.966 (r) | SLOW    |      3.223 (r) | FAST    |          |
----------+----------------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk    | clk         |         7.709 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 7.021 ns
Ideal Clock Offset to Actual Clock: -2.567 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
ifm[0]             |   4.059 (r) | SLOW    |  0.660 (r) | SLOW    |    -0.559 |     0.340 |        -0.450 |
ifm[1]             |   6.077 (r) | SLOW    |  0.675 (r) | SLOW    |    -2.577 |     0.325 |        -1.451 |
ifm[2]             |   4.085 (r) | SLOW    |  0.798 (r) | SLOW    |    -0.585 |     0.202 |        -0.393 |
ifm[3]             |   4.121 (r) | SLOW    |  0.866 (r) | SLOW    |    -0.621 |     0.134 |        -0.377 |
ifm[4]             |   4.137 (r) | SLOW    |  0.904 (r) | SLOW    |    -0.637 |     0.096 |        -0.366 |
ifm[5]             |   4.215 (r) | SLOW    |  0.873 (r) | SLOW    |    -0.715 |     0.127 |        -0.421 |
ifm[6]             |   4.150 (r) | SLOW    |  0.713 (r) | SLOW    |    -0.650 |     0.287 |        -0.468 |
ifm[7]             |   4.148 (r) | SLOW    |  0.936 (r) | SLOW    |    -0.648 |     0.064 |        -0.356 |
ifm[8]             |   4.220 (r) | SLOW    |  0.823 (r) | SLOW    |    -0.720 |     0.177 |        -0.448 |
ifm[9]             |   4.172 (r) | SLOW    |  0.827 (r) | SLOW    |    -0.672 |     0.173 |        -0.422 |
ifm[10]            |   4.199 (r) | SLOW    |  0.744 (r) | SLOW    |    -0.699 |     0.256 |        -0.478 |
ifm[11]            |   4.148 (r) | SLOW    |  0.642 (r) | SLOW    |    -0.648 |     0.358 |        -0.503 |
ifm[12]            |   4.224 (r) | SLOW    |  0.813 (r) | SLOW    |    -0.724 |     0.187 |        -0.456 |
ifm[13]            |   4.262 (r) | SLOW    |  0.664 (r) | SLOW    |    -0.762 |     0.336 |        -0.549 |
ifm[14]            |   4.210 (r) | SLOW    |  0.883 (r) | SLOW    |    -0.710 |     0.117 |        -0.413 |
ifm[15]            |   4.398 (r) | SLOW    |  0.944 (r) | SLOW    |    -0.898 |     0.056 |        -0.477 |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   6.077 (r) | SLOW    |  0.944 (r) | SLOW    |    -2.577 |     0.056 |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.129 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[0][0]          |   6.811 (r) | SLOW    |   3.219 (r) | FAST    |    0.112 |
ofm[0][1]          |   6.753 (r) | SLOW    |   3.138 (r) | FAST    |    0.031 |
ofm[0][2]          |   6.746 (r) | SLOW    |   3.131 (r) | FAST    |    0.025 |
ofm[0][3]          |   6.742 (r) | SLOW    |   3.126 (r) | FAST    |    0.020 |
ofm[0][4]          |   6.744 (r) | SLOW    |   3.128 (r) | FAST    |    0.022 |
ofm[0][5]          |   6.758 (r) | SLOW    |   3.142 (r) | FAST    |    0.037 |
ofm[0][6]          |   6.758 (r) | SLOW    |   3.143 (r) | FAST    |    0.037 |
ofm[0][7]          |   6.820 (r) | SLOW    |   3.166 (r) | FAST    |    0.098 |
ofm[0][8]          |   6.744 (r) | SLOW    |   3.129 (r) | FAST    |    0.022 |
ofm[0][9]          |   6.758 (r) | SLOW    |   3.143 (r) | FAST    |    0.037 |
ofm[0][10]         |   6.761 (r) | SLOW    |   3.146 (r) | FAST    |    0.039 |
ofm[0][11]         |   6.733 (r) | SLOW    |   3.120 (r) | FAST    |    0.013 |
ofm[0][12]         |   6.730 (r) | SLOW    |   3.115 (r) | FAST    |    0.009 |
ofm[0][13]         |   6.721 (r) | SLOW    |   3.107 (r) | FAST    |    0.000 |
ofm[0][14]         |   6.812 (r) | SLOW    |   3.159 (r) | FAST    |    0.091 |
ofm[0][15]         |   6.823 (r) | SLOW    |   3.235 (r) | FAST    |    0.129 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.823 (r) | SLOW    |   3.107 (r) | FAST    |    0.129 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.152 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[10][0]         |   6.802 (r) | SLOW    |   3.151 (r) | FAST    |    0.107 |
ofm[10][1]         |   6.695 (r) | SLOW    |   3.084 (r) | FAST    |    0.000 |
ofm[10][2]         |   6.785 (r) | SLOW    |   3.135 (r) | FAST    |    0.090 |
ofm[10][3]         |   6.708 (r) | SLOW    |   3.096 (r) | FAST    |    0.013 |
ofm[10][4]         |   6.710 (r) | SLOW    |   3.099 (r) | FAST    |    0.015 |
ofm[10][5]         |   6.702 (r) | SLOW    |   3.091 (r) | FAST    |    0.008 |
ofm[10][6]         |   6.702 (r) | SLOW    |   3.092 (r) | FAST    |    0.008 |
ofm[10][7]         |   6.695 (r) | SLOW    |   3.086 (r) | FAST    |    0.002 |
ofm[10][8]         |   6.699 (r) | SLOW    |   3.089 (r) | FAST    |    0.006 |
ofm[10][9]         |   6.823 (r) | SLOW    |   3.235 (r) | FAST    |    0.152 |
ofm[10][10]        |   6.819 (r) | SLOW    |   3.233 (r) | FAST    |    0.150 |
ofm[10][11]        |   6.706 (r) | SLOW    |   3.096 (r) | FAST    |    0.012 |
ofm[10][12]        |   6.784 (r) | SLOW    |   3.134 (r) | FAST    |    0.089 |
ofm[10][13]        |   6.748 (r) | SLOW    |   3.136 (r) | FAST    |    0.053 |
ofm[10][14]        |   6.824 (r) | SLOW    |   3.173 (r) | FAST    |    0.129 |
ofm[10][15]        |   6.726 (r) | SLOW    |   3.114 (r) | FAST    |    0.031 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.824 (r) | SLOW    |   3.084 (r) | FAST    |    0.152 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.146 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[11][0]         |   6.731 (r) | SLOW    |   3.119 (r) | FAST    |    0.026 |
ofm[11][1]         |   6.825 (r) | SLOW    |   3.237 (r) | FAST    |    0.144 |
ofm[11][2]         |   6.826 (r) | SLOW    |   3.239 (r) | FAST    |    0.146 |
ofm[11][3]         |   6.826 (r) | SLOW    |   3.238 (r) | FAST    |    0.145 |
ofm[11][4]         |   6.719 (r) | SLOW    |   3.105 (r) | FAST    |    0.012 |
ofm[11][5]         |   6.820 (r) | SLOW    |   3.227 (r) | FAST    |    0.134 |
ofm[11][6]         |   6.835 (r) | SLOW    |   3.239 (r) | FAST    |    0.146 |
ofm[11][7]         |   6.824 (r) | SLOW    |   3.231 (r) | FAST    |    0.138 |
ofm[11][8]         |   6.820 (r) | SLOW    |   3.229 (r) | FAST    |    0.136 |
ofm[11][9]         |   6.707 (r) | SLOW    |   3.093 (r) | FAST    |    0.000 |
ofm[11][10]        |   6.787 (r) | SLOW    |   3.134 (r) | FAST    |    0.080 |
ofm[11][11]        |   6.825 (r) | SLOW    |   3.233 (r) | FAST    |    0.140 |
ofm[11][12]        |   6.823 (r) | SLOW    |   3.231 (r) | FAST    |    0.138 |
ofm[11][13]        |   6.821 (r) | SLOW    |   3.228 (r) | FAST    |    0.135 |
ofm[11][14]        |   6.836 (r) | SLOW    |   3.238 (r) | FAST    |    0.145 |
ofm[11][15]        |   6.755 (r) | SLOW    |   3.101 (r) | FAST    |    0.047 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.836 (r) | SLOW    |   3.093 (r) | FAST    |    0.146 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.239 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[12][0]         |   6.745 (r) | SLOW    |   3.202 (r) | FAST    |    0.223 |
ofm[12][1]         |   6.760 (r) | SLOW    |   3.204 (r) | FAST    |    0.239 |
ofm[12][2]         |   6.719 (r) | SLOW    |   3.174 (r) | FAST    |    0.197 |
ofm[12][3]         |   6.643 (r) | SLOW    |   3.138 (r) | FAST    |    0.122 |
ofm[12][4]         |   6.677 (r) | SLOW    |   3.175 (r) | FAST    |    0.156 |
ofm[12][5]         |   6.684 (r) | SLOW    |   3.185 (r) | FAST    |    0.162 |
ofm[12][6]         |   6.716 (r) | SLOW    |   3.191 (r) | FAST    |    0.195 |
ofm[12][7]         |   6.681 (r) | SLOW    |   3.161 (r) | FAST    |    0.159 |
ofm[12][8]         |   6.619 (r) | SLOW    |   3.141 (r) | FAST    |    0.098 |
ofm[12][9]         |   6.605 (r) | SLOW    |   3.129 (r) | FAST    |    0.083 |
ofm[12][10]        |   6.630 (r) | SLOW    |   3.144 (r) | FAST    |    0.109 |
ofm[12][11]        |   6.522 (r) | SLOW    |   3.081 (r) | FAST    |    0.000 |
ofm[12][12]        |   6.541 (r) | SLOW    |   3.097 (r) | FAST    |    0.020 |
ofm[12][13]        |   6.644 (r) | SLOW    |   3.162 (r) | FAST    |    0.122 |
ofm[12][14]        |   6.721 (r) | SLOW    |   3.203 (r) | FAST    |    0.200 |
ofm[12][15]        |   6.726 (r) | SLOW    |   3.206 (r) | FAST    |    0.205 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.760 (r) | SLOW    |   3.081 (r) | FAST    |    0.239 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.194 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[13][0]         |   6.775 (r) | SLOW    |   3.227 (r) | FAST    |    0.181 |
ofm[13][1]         |   6.764 (r) | SLOW    |   3.233 (r) | FAST    |    0.170 |
ofm[13][2]         |   6.771 (r) | SLOW    |   3.214 (r) | FAST    |    0.178 |
ofm[13][3]         |   6.686 (r) | SLOW    |   3.166 (r) | FAST    |    0.093 |
ofm[13][4]         |   6.619 (r) | SLOW    |   3.139 (r) | FAST    |    0.025 |
ofm[13][5]         |   6.608 (r) | SLOW    |   3.131 (r) | FAST    |    0.014 |
ofm[13][6]         |   6.646 (r) | SLOW    |   3.159 (r) | FAST    |    0.052 |
ofm[13][7]         |   6.593 (r) | SLOW    |   3.121 (r) | FAST    |    0.000 |
ofm[13][8]         |   6.617 (r) | SLOW    |   3.136 (r) | FAST    |    0.023 |
ofm[13][9]         |   6.624 (r) | SLOW    |   3.151 (r) | FAST    |    0.030 |
ofm[13][10]        |   6.697 (r) | SLOW    |   3.188 (r) | FAST    |    0.104 |
ofm[13][11]        |   6.706 (r) | SLOW    |   3.193 (r) | FAST    |    0.113 |
ofm[13][12]        |   6.735 (r) | SLOW    |   3.213 (r) | FAST    |    0.142 |
ofm[13][13]        |   6.743 (r) | SLOW    |   3.208 (r) | FAST    |    0.150 |
ofm[13][14]        |   6.787 (r) | SLOW    |   3.242 (r) | FAST    |    0.194 |
ofm[13][15]        |   6.688 (r) | SLOW    |   3.189 (r) | FAST    |    0.095 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.787 (r) | SLOW    |   3.121 (r) | FAST    |    0.194 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.366 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[14][0]         |   6.708 (r) | SLOW    |   3.201 (r) | FAST    |    0.253 |
ofm[14][1]         |   6.541 (r) | SLOW    |   3.104 (r) | FAST    |    0.111 |
ofm[14][2]         |   6.455 (r) | SLOW    |   2.993 (r) | FAST    |    0.000 |
ofm[14][3]         |   6.561 (r) | SLOW    |   3.121 (r) | FAST    |    0.128 |
ofm[14][4]         |   6.778 (r) | SLOW    |   3.257 (r) | FAST    |    0.323 |
ofm[14][5]         |   6.736 (r) | SLOW    |   3.218 (r) | FAST    |    0.281 |
ofm[14][6]         |   6.780 (r) | SLOW    |   3.259 (r) | FAST    |    0.325 |
ofm[14][7]         |   6.700 (r) | SLOW    |   3.215 (r) | FAST    |    0.246 |
ofm[14][8]         |   6.637 (r) | SLOW    |   3.192 (r) | FAST    |    0.200 |
ofm[14][9]         |   6.596 (r) | SLOW    |   3.155 (r) | FAST    |    0.162 |
ofm[14][10]        |   6.677 (r) | SLOW    |   3.199 (r) | FAST    |    0.222 |
ofm[14][11]        |   6.679 (r) | SLOW    |   3.198 (r) | FAST    |    0.224 |
ofm[14][12]        |   6.684 (r) | SLOW    |   3.199 (r) | FAST    |    0.229 |
ofm[14][13]        |   6.748 (r) | SLOW    |   3.227 (r) | FAST    |    0.293 |
ofm[14][14]        |   6.821 (r) | SLOW    |   3.264 (r) | FAST    |    0.366 |
ofm[14][15]        |   6.776 (r) | SLOW    |   3.249 (r) | FAST    |    0.321 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.821 (r) | SLOW    |   2.993 (r) | FAST    |    0.366 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.216 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[15][0]         |   6.650 (r) | SLOW    |   3.111 (r) | FAST    |    0.080 |
ofm[15][1]         |   6.709 (r) | SLOW    |   3.117 (r) | FAST    |    0.139 |
ofm[15][2]         |   6.665 (r) | SLOW    |   3.087 (r) | FAST    |    0.095 |
ofm[15][3]         |   6.573 (r) | SLOW    |   3.033 (r) | FAST    |    0.003 |
ofm[15][4]         |   6.657 (r) | SLOW    |   3.078 (r) | FAST    |    0.086 |
ofm[15][5]         |   6.667 (r) | SLOW    |   3.152 (r) | FAST    |    0.120 |
ofm[15][6]         |   6.570 (r) | SLOW    |   3.032 (r) | FAST    |    0.000 |
ofm[15][7]         |   6.776 (r) | SLOW    |   3.218 (r) | FAST    |    0.206 |
ofm[15][8]         |   6.713 (r) | SLOW    |   3.195 (r) | FAST    |    0.163 |
ofm[15][9]         |   6.663 (r) | SLOW    |   3.148 (r) | FAST    |    0.117 |
ofm[15][10]        |   6.746 (r) | SLOW    |   3.196 (r) | FAST    |    0.176 |
ofm[15][11]        |   6.749 (r) | SLOW    |   3.195 (r) | FAST    |    0.179 |
ofm[15][12]        |   6.786 (r) | SLOW    |   3.227 (r) | FAST    |    0.216 |
ofm[15][13]        |   6.571 (r) | SLOW    |   3.032 (r) | FAST    |    0.001 |
ofm[15][14]        |   6.643 (r) | SLOW    |   3.065 (r) | FAST    |    0.073 |
ofm[15][15]        |   6.661 (r) | SLOW    |   3.150 (r) | FAST    |    0.118 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.786 (r) | SLOW    |   3.032 (r) | FAST    |    0.216 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.263 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[1][0]          |   6.642 (r) | SLOW    |   3.068 (r) | FAST    |    0.097 |
ofm[1][1]          |   6.546 (r) | SLOW    |   3.010 (r) | FAST    |    0.000 |
ofm[1][2]          |   6.621 (r) | SLOW    |   3.047 (r) | FAST    |    0.075 |
ofm[1][3]          |   6.809 (r) | SLOW    |   3.233 (r) | FAST    |    0.263 |
ofm[1][4]          |   6.631 (r) | SLOW    |   3.056 (r) | FAST    |    0.085 |
ofm[1][5]          |   6.560 (r) | SLOW    |   3.025 (r) | FAST    |    0.015 |
ofm[1][6]          |   6.564 (r) | SLOW    |   3.029 (r) | FAST    |    0.019 |
ofm[1][7]          |   6.564 (r) | SLOW    |   3.031 (r) | FAST    |    0.020 |
ofm[1][8]          |   6.788 (r) | SLOW    |   3.239 (r) | FAST    |    0.242 |
ofm[1][9]          |   6.740 (r) | SLOW    |   3.194 (r) | FAST    |    0.194 |
ofm[1][10]         |   6.756 (r) | SLOW    |   3.207 (r) | FAST    |    0.211 |
ofm[1][11]         |   6.689 (r) | SLOW    |   3.176 (r) | FAST    |    0.165 |
ofm[1][12]         |   6.706 (r) | SLOW    |   3.189 (r) | FAST    |    0.179 |
ofm[1][13]         |   6.782 (r) | SLOW    |   3.228 (r) | FAST    |    0.236 |
ofm[1][14]         |   6.677 (r) | SLOW    |   3.165 (r) | FAST    |    0.155 |
ofm[1][15]         |   6.594 (r) | SLOW    |   3.058 (r) | FAST    |    0.048 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.809 (r) | SLOW    |   3.010 (r) | FAST    |    0.263 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.262 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[2][0]          |   6.630 (r) | SLOW    |   3.075 (r) | FAST    |    0.061 |
ofm[2][1]          |   6.569 (r) | SLOW    |   3.033 (r) | FAST    |    0.000 |
ofm[2][2]          |   6.644 (r) | SLOW    |   3.070 (r) | FAST    |    0.075 |
ofm[2][3]          |   6.598 (r) | SLOW    |   3.061 (r) | FAST    |    0.029 |
ofm[2][4]          |   6.678 (r) | SLOW    |   3.102 (r) | FAST    |    0.109 |
ofm[2][5]          |   6.585 (r) | SLOW    |   3.046 (r) | FAST    |    0.016 |
ofm[2][6]          |   6.585 (r) | SLOW    |   3.047 (r) | FAST    |    0.016 |
ofm[2][7]          |   6.815 (r) | SLOW    |   3.256 (r) | FAST    |    0.246 |
ofm[2][8]          |   6.755 (r) | SLOW    |   3.237 (r) | FAST    |    0.204 |
ofm[2][9]          |   6.720 (r) | SLOW    |   3.205 (r) | FAST    |    0.172 |
ofm[2][10]         |   6.790 (r) | SLOW    |   3.240 (r) | FAST    |    0.221 |
ofm[2][11]         |   6.811 (r) | SLOW    |   3.254 (r) | FAST    |    0.242 |
ofm[2][12]         |   6.831 (r) | SLOW    |   3.271 (r) | FAST    |    0.262 |
ofm[2][13]         |   6.603 (r) | SLOW    |   3.063 (r) | FAST    |    0.034 |
ofm[2][14]         |   6.669 (r) | SLOW    |   3.090 (r) | FAST    |    0.100 |
ofm[2][15]         |   6.692 (r) | SLOW    |   3.113 (r) | FAST    |    0.123 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.831 (r) | SLOW    |   3.033 (r) | FAST    |    0.262 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.313 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[3][0]          |   6.504 (r) | SLOW    |   3.085 (r) | FAST    |    0.000 |
ofm[3][1]          |   6.592 (r) | SLOW    |   3.095 (r) | FAST    |    0.089 |
ofm[3][2]          |   6.602 (r) | SLOW    |   3.106 (r) | FAST    |    0.098 |
ofm[3][3]          |   6.796 (r) | SLOW    |   3.274 (r) | FAST    |    0.292 |
ofm[3][4]          |   6.817 (r) | SLOW    |   3.282 (r) | FAST    |    0.313 |
ofm[3][5]          |   6.787 (r) | SLOW    |   3.264 (r) | FAST    |    0.284 |
ofm[3][6]          |   6.708 (r) | SLOW    |   3.223 (r) | FAST    |    0.204 |
ofm[3][7]          |   6.740 (r) | SLOW    |   3.258 (r) | FAST    |    0.236 |
ofm[3][8]          |   6.730 (r) | SLOW    |   3.252 (r) | FAST    |    0.227 |
ofm[3][9]          |   6.770 (r) | SLOW    |   3.265 (r) | FAST    |    0.266 |
ofm[3][10]         |   6.748 (r) | SLOW    |   3.249 (r) | FAST    |    0.245 |
ofm[3][11]         |   6.660 (r) | SLOW    |   3.202 (r) | FAST    |    0.156 |
ofm[3][12]         |   6.629 (r) | SLOW    |   3.174 (r) | FAST    |    0.125 |
ofm[3][13]         |   6.629 (r) | SLOW    |   3.170 (r) | FAST    |    0.125 |
ofm[3][14]         |   6.547 (r) | SLOW    |   3.128 (r) | FAST    |    0.043 |
ofm[3][15]         |   6.619 (r) | SLOW    |   3.166 (r) | FAST    |    0.115 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.817 (r) | SLOW    |   3.085 (r) | FAST    |    0.313 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.186 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[4][0]          |   6.747 (r) | SLOW    |   3.230 (r) | FAST    |    0.155 |
ofm[4][1]          |   6.777 (r) | SLOW    |   3.247 (r) | FAST    |    0.186 |
ofm[4][2]          |   6.737 (r) | SLOW    |   3.218 (r) | FAST    |    0.146 |
ofm[4][3]          |   6.698 (r) | SLOW    |   3.218 (r) | FAST    |    0.107 |
ofm[4][4]          |   6.748 (r) | SLOW    |   3.271 (r) | FAST    |    0.157 |
ofm[4][5]          |   6.740 (r) | SLOW    |   3.267 (r) | FAST    |    0.149 |
ofm[4][6]          |   6.763 (r) | SLOW    |   3.263 (r) | FAST    |    0.172 |
ofm[4][7]          |   6.718 (r) | SLOW    |   3.224 (r) | FAST    |    0.127 |
ofm[4][8]          |   6.656 (r) | SLOW    |   3.203 (r) | FAST    |    0.065 |
ofm[4][9]          |   6.640 (r) | SLOW    |   3.189 (r) | FAST    |    0.048 |
ofm[4][10]         |   6.663 (r) | SLOW    |   3.203 (r) | FAST    |    0.072 |
ofm[4][11]         |   6.591 (r) | SLOW    |   3.174 (r) | FAST    |    0.000 |
ofm[4][12]         |   6.607 (r) | SLOW    |   3.186 (r) | FAST    |    0.016 |
ofm[4][13]         |   6.670 (r) | SLOW    |   3.212 (r) | FAST    |    0.079 |
ofm[4][14]         |   6.746 (r) | SLOW    |   3.252 (r) | FAST    |    0.155 |
ofm[4][15]         |   6.762 (r) | SLOW    |   3.266 (r) | FAST    |    0.171 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.777 (r) | SLOW    |   3.174 (r) | FAST    |    0.186 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.246 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[5][0]          |   6.828 (r) | SLOW    |   3.306 (r) | FAST    |    0.246 |
ofm[5][1]          |   6.582 (r) | SLOW    |   3.165 (r) | FAST    |    0.000 |
ofm[5][2]          |   6.804 (r) | SLOW    |   3.280 (r) | FAST    |    0.222 |
ofm[5][3]          |   6.759 (r) | SLOW    |   3.274 (r) | FAST    |    0.178 |
ofm[5][4]          |   6.797 (r) | SLOW    |   3.315 (r) | FAST    |    0.216 |
ofm[5][5]          |   6.779 (r) | SLOW    |   3.300 (r) | FAST    |    0.197 |
ofm[5][6]          |   6.780 (r) | SLOW    |   3.275 (r) | FAST    |    0.199 |
ofm[5][7]          |   6.766 (r) | SLOW    |   3.266 (r) | FAST    |    0.185 |
ofm[5][8]          |   6.696 (r) | SLOW    |   3.237 (r) | FAST    |    0.115 |
ofm[5][9]          |   6.666 (r) | SLOW    |   3.209 (r) | FAST    |    0.084 |
ofm[5][10]         |   6.678 (r) | SLOW    |   3.218 (r) | FAST    |    0.097 |
ofm[5][11]         |   6.629 (r) | SLOW    |   3.207 (r) | FAST    |    0.047 |
ofm[5][12]         |   6.648 (r) | SLOW    |   3.222 (r) | FAST    |    0.066 |
ofm[5][13]         |   6.705 (r) | SLOW    |   3.243 (r) | FAST    |    0.124 |
ofm[5][14]         |   6.771 (r) | SLOW    |   3.272 (r) | FAST    |    0.189 |
ofm[5][15]         |   6.798 (r) | SLOW    |   3.296 (r) | FAST    |    0.216 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.828 (r) | SLOW    |   3.165 (r) | FAST    |    0.246 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.093 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[6][0]          |   6.880 (r) | SLOW    |   3.210 (r) | FAST    |    0.039 |
ofm[6][1]          |   6.870 (r) | SLOW    |   3.179 (r) | FAST    |    0.029 |
ofm[6][2]          |   6.867 (r) | SLOW    |   3.177 (r) | FAST    |    0.026 |
ofm[6][3]          |   6.901 (r) | SLOW    |   3.209 (r) | FAST    |    0.060 |
ofm[6][4]          |   6.900 (r) | SLOW    |   3.208 (r) | FAST    |    0.059 |
ofm[6][5]          |   6.893 (r) | SLOW    |   3.202 (r) | FAST    |    0.052 |
ofm[6][6]          |   6.890 (r) | SLOW    |   3.199 (r) | FAST    |    0.049 |
ofm[6][7]          |   6.934 (r) | SLOW    |   3.225 (r) | FAST    |    0.093 |
ofm[6][8]          |   6.859 (r) | SLOW    |   3.189 (r) | FAST    |    0.018 |
ofm[6][9]          |   6.886 (r) | SLOW    |   3.195 (r) | FAST    |    0.044 |
ofm[6][10]         |   6.880 (r) | SLOW    |   3.189 (r) | FAST    |    0.039 |
ofm[6][11]         |   6.876 (r) | SLOW    |   3.186 (r) | FAST    |    0.034 |
ofm[6][12]         |   6.871 (r) | SLOW    |   3.181 (r) | FAST    |    0.030 |
ofm[6][13]         |   6.872 (r) | SLOW    |   3.181 (r) | FAST    |    0.030 |
ofm[6][14]         |   6.910 (r) | SLOW    |   3.200 (r) | FAST    |    0.069 |
ofm[6][15]         |   6.841 (r) | SLOW    |   3.174 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.934 (r) | SLOW    |   3.174 (r) | FAST    |    0.093 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.112 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[7][0]          |   6.853 (r) | SLOW    |   3.185 (r) | FAST    |    0.025 |
ofm[7][1]          |   6.862 (r) | SLOW    |   3.175 (r) | FAST    |    0.017 |
ofm[7][2]          |   6.866 (r) | SLOW    |   3.179 (r) | FAST    |    0.021 |
ofm[7][3]          |   6.877 (r) | SLOW    |   3.189 (r) | FAST    |    0.031 |
ofm[7][4]          |   6.876 (r) | SLOW    |   3.188 (r) | FAST    |    0.030 |
ofm[7][5]          |   6.861 (r) | SLOW    |   3.175 (r) | FAST    |    0.016 |
ofm[7][6]          |   6.860 (r) | SLOW    |   3.174 (r) | FAST    |    0.015 |
ofm[7][7]          |   6.847 (r) | SLOW    |   3.162 (r) | FAST    |    0.002 |
ofm[7][8]          |   6.845 (r) | SLOW    |   3.160 (r) | FAST    |    0.000 |
ofm[7][9]          |   6.958 (r) | SLOW    |   3.233 (r) | FAST    |    0.112 |
ofm[7][10]         |   6.864 (r) | SLOW    |   3.179 (r) | FAST    |    0.019 |
ofm[7][11]         |   6.868 (r) | SLOW    |   3.182 (r) | FAST    |    0.023 |
ofm[7][12]         |   6.873 (r) | SLOW    |   3.187 (r) | FAST    |    0.028 |
ofm[7][13]         |   6.866 (r) | SLOW    |   3.199 (r) | FAST    |    0.039 |
ofm[7][14]         |   6.851 (r) | SLOW    |   3.183 (r) | FAST    |    0.023 |
ofm[7][15]         |   6.872 (r) | SLOW    |   3.184 (r) | FAST    |    0.026 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.958 (r) | SLOW    |   3.160 (r) | FAST    |    0.112 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.099 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[8][0]          |   6.873 (r) | SLOW    |   3.186 (r) | FAST    |    0.047 |
ofm[8][1]          |   6.859 (r) | SLOW    |   3.191 (r) | FAST    |    0.052 |
ofm[8][2]          |   6.845 (r) | SLOW    |   3.177 (r) | FAST    |    0.038 |
ofm[8][3]          |   6.861 (r) | SLOW    |   3.192 (r) | FAST    |    0.053 |
ofm[8][4]          |   6.871 (r) | SLOW    |   3.200 (r) | FAST    |    0.061 |
ofm[8][5]          |   6.836 (r) | SLOW    |   3.145 (r) | FAST    |    0.006 |
ofm[8][6]          |   6.842 (r) | SLOW    |   3.152 (r) | FAST    |    0.013 |
ofm[8][7]          |   6.843 (r) | SLOW    |   3.152 (r) | FAST    |    0.014 |
ofm[8][8]          |   6.835 (r) | SLOW    |   3.144 (r) | FAST    |    0.006 |
ofm[8][9]          |   6.848 (r) | SLOW    |   3.158 (r) | FAST    |    0.019 |
ofm[8][10]         |   6.928 (r) | SLOW    |   3.199 (r) | FAST    |    0.099 |
ofm[8][11]         |   6.829 (r) | SLOW    |   3.139 (r) | FAST    |    0.000 |
ofm[8][12]         |   6.832 (r) | SLOW    |   3.141 (r) | FAST    |    0.003 |
ofm[8][13]         |   6.863 (r) | SLOW    |   3.172 (r) | FAST    |    0.034 |
ofm[8][14]         |   6.865 (r) | SLOW    |   3.173 (r) | FAST    |    0.036 |
ofm[8][15]         |   6.904 (r) | SLOW    |   3.174 (r) | FAST    |    0.074 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.928 (r) | SLOW    |   3.139 (r) | FAST    |    0.099 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.111 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[9][0]          |   6.981 (r) | SLOW    |   3.237 (r) | FAST    |    0.034 |
ofm[9][1]          |   6.984 (r) | SLOW    |   3.240 (r) | FAST    |    0.038 |
ofm[9][2]          |   6.972 (r) | SLOW    |   3.229 (r) | FAST    |    0.026 |
ofm[9][3]          |   6.965 (r) | SLOW    |   3.223 (r) | FAST    |    0.020 |
ofm[9][4]          |   6.979 (r) | SLOW    |   3.237 (r) | FAST    |    0.034 |
ofm[9][5]          |   6.981 (r) | SLOW    |   3.239 (r) | FAST    |    0.036 |
ofm[9][6]          |   7.058 (r) | SLOW    |   3.277 (r) | FAST    |    0.111 |
ofm[9][7]          |   6.961 (r) | SLOW    |   3.220 (r) | FAST    |    0.017 |
ofm[9][8]          |   6.957 (r) | SLOW    |   3.214 (r) | FAST    |    0.011 |
ofm[9][9]          |   6.958 (r) | SLOW    |   3.216 (r) | FAST    |    0.013 |
ofm[9][10]         |   6.967 (r) | SLOW    |   3.223 (r) | FAST    |    0.021 |
ofm[9][11]         |   6.952 (r) | SLOW    |   3.209 (r) | FAST    |    0.006 |
ofm[9][12]         |   6.946 (r) | SLOW    |   3.203 (r) | FAST    |    0.000 |
ofm[9][13]         |   6.947 (r) | SLOW    |   3.203 (r) | FAST    |    0.000 |
ofm[9][14]         |   6.972 (r) | SLOW    |   3.228 (r) | FAST    |    0.026 |
ofm[9][15]         |   6.966 (r) | SLOW    |   3.223 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.058 (r) | SLOW    |   3.203 (r) | FAST    |    0.111 |
-------------------+-------------+---------+-------------+---------+----------+



report_datasheet > datasheet.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Feb 24 23:03:57 2020
| Host         : GCS running 64-bit unknown
| Command      : report_datasheet
| Design       : fire2_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Data Sheet Report

Input Ports Setup/Hold

----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input            | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port             | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
clk       | fire2_squeeze_en | FDRE    | -     |     4.895 (r) | SLOW    |     0.903 (r) | SLOW    |          |
clk       | ifm[0]           | DSP48E1 | -     |     4.059 (r) | SLOW    |     0.660 (r) | SLOW    |          |
clk       | ifm[1]           | DSP48E1 | -     |     6.077 (r) | SLOW    |     0.675 (r) | SLOW    |          |
clk       | ifm[2]           | DSP48E1 | -     |     4.085 (r) | SLOW    |     0.798 (r) | SLOW    |          |
clk       | ifm[3]           | DSP48E1 | -     |     4.121 (r) | SLOW    |     0.866 (r) | SLOW    |          |
clk       | ifm[4]           | DSP48E1 | -     |     4.137 (r) | SLOW    |     0.904 (r) | SLOW    |          |
clk       | ifm[5]           | DSP48E1 | -     |     4.215 (r) | SLOW    |     0.873 (r) | SLOW    |          |
clk       | ifm[6]           | DSP48E1 | -     |     4.150 (r) | SLOW    |     0.713 (r) | SLOW    |          |
clk       | ifm[7]           | DSP48E1 | -     |     4.148 (r) | SLOW    |     0.936 (r) | SLOW    |          |
clk       | ifm[8]           | DSP48E1 | -     |     4.220 (r) | SLOW    |     0.823 (r) | SLOW    |          |
clk       | ifm[9]           | DSP48E1 | -     |     4.172 (r) | SLOW    |     0.827 (r) | SLOW    |          |
clk       | ifm[10]          | DSP48E1 | -     |     4.199 (r) | SLOW    |     0.744 (r) | SLOW    |          |
clk       | ifm[11]          | DSP48E1 | -     |     4.148 (r) | SLOW    |     0.642 (r) | SLOW    |          |
clk       | ifm[12]          | DSP48E1 | -     |     4.224 (r) | SLOW    |     0.813 (r) | SLOW    |          |
clk       | ifm[13]          | DSP48E1 | -     |     4.262 (r) | SLOW    |     0.664 (r) | SLOW    |          |
clk       | ifm[14]          | DSP48E1 | -     |     4.210 (r) | SLOW    |     0.883 (r) | SLOW    |          |
clk       | ifm[15]          | DSP48E1 | -     |     4.398 (r) | SLOW    |     0.944 (r) | SLOW    |          |
clk       | ram_feedback     | FDCE    | -     |     0.661 (r) | FAST    |     0.888 (r) | SLOW    |          |
clk       | rst              | DSP48E1 | -     |     5.729 (r) | SLOW    |     0.805 (r) | SLOW    |          |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+----------------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output               | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port                 | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+----------------------+--------+-------+----------------+---------+----------------+---------+----------+
clk       | fire2_squeeze_finish | FDCE   | -     |      7.038 (r) | SLOW    |      3.317 (r) | FAST    |          |
clk       | fire2_squeeze_sample | FDRE   | -     |      6.796 (r) | SLOW    |      3.203 (r) | FAST    |          |
clk       | ofm[0][0]            | FDRE   | -     |      6.811 (r) | SLOW    |      3.219 (r) | FAST    |          |
clk       | ofm[0][1]            | FDRE   | -     |      6.753 (r) | SLOW    |      3.138 (r) | FAST    |          |
clk       | ofm[0][2]            | FDRE   | -     |      6.746 (r) | SLOW    |      3.131 (r) | FAST    |          |
clk       | ofm[0][3]            | FDRE   | -     |      6.742 (r) | SLOW    |      3.126 (r) | FAST    |          |
clk       | ofm[0][4]            | FDRE   | -     |      6.744 (r) | SLOW    |      3.128 (r) | FAST    |          |
clk       | ofm[0][5]            | FDRE   | -     |      6.758 (r) | SLOW    |      3.142 (r) | FAST    |          |
clk       | ofm[0][6]            | FDRE   | -     |      6.758 (r) | SLOW    |      3.143 (r) | FAST    |          |
clk       | ofm[0][7]            | FDRE   | -     |      6.820 (r) | SLOW    |      3.166 (r) | FAST    |          |
clk       | ofm[0][8]            | FDRE   | -     |      6.744 (r) | SLOW    |      3.129 (r) | FAST    |          |
clk       | ofm[0][9]            | FDRE   | -     |      6.758 (r) | SLOW    |      3.143 (r) | FAST    |          |
clk       | ofm[0][10]           | FDRE   | -     |      6.761 (r) | SLOW    |      3.146 (r) | FAST    |          |
clk       | ofm[0][11]           | FDRE   | -     |      6.733 (r) | SLOW    |      3.120 (r) | FAST    |          |
clk       | ofm[0][12]           | FDRE   | -     |      6.730 (r) | SLOW    |      3.115 (r) | FAST    |          |
clk       | ofm[0][13]           | FDRE   | -     |      6.721 (r) | SLOW    |      3.107 (r) | FAST    |          |
clk       | ofm[0][14]           | FDRE   | -     |      6.812 (r) | SLOW    |      3.159 (r) | FAST    |          |
clk       | ofm[0][15]           | FDRE   | -     |      6.823 (r) | SLOW    |      3.235 (r) | FAST    |          |
clk       | ofm[10][0]           | FDRE   | -     |      6.802 (r) | SLOW    |      3.151 (r) | FAST    |          |
clk       | ofm[10][1]           | FDRE   | -     |      6.695 (r) | SLOW    |      3.084 (r) | FAST    |          |
clk       | ofm[10][2]           | FDRE   | -     |      6.785 (r) | SLOW    |      3.135 (r) | FAST    |          |
clk       | ofm[10][3]           | FDRE   | -     |      6.708 (r) | SLOW    |      3.096 (r) | FAST    |          |
clk       | ofm[10][4]           | FDRE   | -     |      6.710 (r) | SLOW    |      3.099 (r) | FAST    |          |
clk       | ofm[10][5]           | FDRE   | -     |      6.702 (r) | SLOW    |      3.091 (r) | FAST    |          |
clk       | ofm[10][6]           | FDRE   | -     |      6.702 (r) | SLOW    |      3.092 (r) | FAST    |          |
clk       | ofm[10][7]           | FDRE   | -     |      6.695 (r) | SLOW    |      3.086 (r) | FAST    |          |
clk       | ofm[10][8]           | FDRE   | -     |      6.699 (r) | SLOW    |      3.089 (r) | FAST    |          |
clk       | ofm[10][9]           | FDRE   | -     |      6.823 (r) | SLOW    |      3.235 (r) | FAST    |          |
clk       | ofm[10][10]          | FDRE   | -     |      6.819 (r) | SLOW    |      3.233 (r) | FAST    |          |
clk       | ofm[10][11]          | FDRE   | -     |      6.706 (r) | SLOW    |      3.096 (r) | FAST    |          |
clk       | ofm[10][12]          | FDRE   | -     |      6.784 (r) | SLOW    |      3.134 (r) | FAST    |          |
clk       | ofm[10][13]          | FDRE   | -     |      6.748 (r) | SLOW    |      3.136 (r) | FAST    |          |
clk       | ofm[10][14]          | FDRE   | -     |      6.824 (r) | SLOW    |      3.173 (r) | FAST    |          |
clk       | ofm[10][15]          | FDRE   | -     |      6.726 (r) | SLOW    |      3.114 (r) | FAST    |          |
clk       | ofm[11][0]           | FDRE   | -     |      6.731 (r) | SLOW    |      3.119 (r) | FAST    |          |
clk       | ofm[11][1]           | FDRE   | -     |      6.825 (r) | SLOW    |      3.237 (r) | FAST    |          |
clk       | ofm[11][2]           | FDRE   | -     |      6.826 (r) | SLOW    |      3.239 (r) | FAST    |          |
clk       | ofm[11][3]           | FDRE   | -     |      6.826 (r) | SLOW    |      3.238 (r) | FAST    |          |
clk       | ofm[11][4]           | FDRE   | -     |      6.719 (r) | SLOW    |      3.105 (r) | FAST    |          |
clk       | ofm[11][5]           | FDRE   | -     |      6.820 (r) | SLOW    |      3.227 (r) | FAST    |          |
clk       | ofm[11][6]           | FDRE   | -     |      6.835 (r) | SLOW    |      3.239 (r) | FAST    |          |
clk       | ofm[11][7]           | FDRE   | -     |      6.824 (r) | SLOW    |      3.231 (r) | FAST    |          |
clk       | ofm[11][8]           | FDRE   | -     |      6.820 (r) | SLOW    |      3.229 (r) | FAST    |          |
clk       | ofm[11][9]           | FDRE   | -     |      6.707 (r) | SLOW    |      3.093 (r) | FAST    |          |
clk       | ofm[11][10]          | FDRE   | -     |      6.787 (r) | SLOW    |      3.134 (r) | FAST    |          |
clk       | ofm[11][11]          | FDRE   | -     |      6.825 (r) | SLOW    |      3.233 (r) | FAST    |          |
clk       | ofm[11][12]          | FDRE   | -     |      6.823 (r) | SLOW    |      3.231 (r) | FAST    |          |
clk       | ofm[11][13]          | FDRE   | -     |      6.821 (r) | SLOW    |      3.228 (r) | FAST    |          |
clk       | ofm[11][14]          | FDRE   | -     |      6.836 (r) | SLOW    |      3.238 (r) | FAST    |          |
clk       | ofm[11][15]          | FDRE   | -     |      6.755 (r) | SLOW    |      3.101 (r) | FAST    |          |
clk       | ofm[12][0]           | FDRE   | -     |      6.745 (r) | SLOW    |      3.202 (r) | FAST    |          |
clk       | ofm[12][1]           | FDRE   | -     |      6.760 (r) | SLOW    |      3.204 (r) | FAST    |          |
clk       | ofm[12][2]           | FDRE   | -     |      6.719 (r) | SLOW    |      3.174 (r) | FAST    |          |
clk       | ofm[12][3]           | FDRE   | -     |      6.643 (r) | SLOW    |      3.138 (r) | FAST    |          |
clk       | ofm[12][4]           | FDRE   | -     |      6.677 (r) | SLOW    |      3.175 (r) | FAST    |          |
clk       | ofm[12][5]           | FDRE   | -     |      6.684 (r) | SLOW    |      3.185 (r) | FAST    |          |
clk       | ofm[12][6]           | FDRE   | -     |      6.716 (r) | SLOW    |      3.191 (r) | FAST    |          |
clk       | ofm[12][7]           | FDRE   | -     |      6.681 (r) | SLOW    |      3.161 (r) | FAST    |          |
clk       | ofm[12][8]           | FDRE   | -     |      6.619 (r) | SLOW    |      3.141 (r) | FAST    |          |
clk       | ofm[12][9]           | FDRE   | -     |      6.605 (r) | SLOW    |      3.129 (r) | FAST    |          |
clk       | ofm[12][10]          | FDRE   | -     |      6.630 (r) | SLOW    |      3.144 (r) | FAST    |          |
clk       | ofm[12][11]          | FDRE   | -     |      6.522 (r) | SLOW    |      3.081 (r) | FAST    |          |
clk       | ofm[12][12]          | FDRE   | -     |      6.541 (r) | SLOW    |      3.097 (r) | FAST    |          |
clk       | ofm[12][13]          | FDRE   | -     |      6.644 (r) | SLOW    |      3.162 (r) | FAST    |          |
clk       | ofm[12][14]          | FDRE   | -     |      6.721 (r) | SLOW    |      3.203 (r) | FAST    |          |
clk       | ofm[12][15]          | FDRE   | -     |      6.726 (r) | SLOW    |      3.206 (r) | FAST    |          |
clk       | ofm[13][0]           | FDRE   | -     |      6.775 (r) | SLOW    |      3.227 (r) | FAST    |          |
clk       | ofm[13][1]           | FDRE   | -     |      6.764 (r) | SLOW    |      3.233 (r) | FAST    |          |
clk       | ofm[13][2]           | FDRE   | -     |      6.771 (r) | SLOW    |      3.214 (r) | FAST    |          |
clk       | ofm[13][3]           | FDRE   | -     |      6.686 (r) | SLOW    |      3.166 (r) | FAST    |          |
clk       | ofm[13][4]           | FDRE   | -     |      6.619 (r) | SLOW    |      3.139 (r) | FAST    |          |
clk       | ofm[13][5]           | FDRE   | -     |      6.608 (r) | SLOW    |      3.131 (r) | FAST    |          |
clk       | ofm[13][6]           | FDRE   | -     |      6.646 (r) | SLOW    |      3.159 (r) | FAST    |          |
clk       | ofm[13][7]           | FDRE   | -     |      6.593 (r) | SLOW    |      3.121 (r) | FAST    |          |
clk       | ofm[13][8]           | FDRE   | -     |      6.617 (r) | SLOW    |      3.136 (r) | FAST    |          |
clk       | ofm[13][9]           | FDRE   | -     |      6.624 (r) | SLOW    |      3.151 (r) | FAST    |          |
clk       | ofm[13][10]          | FDRE   | -     |      6.697 (r) | SLOW    |      3.188 (r) | FAST    |          |
clk       | ofm[13][11]          | FDRE   | -     |      6.706 (r) | SLOW    |      3.193 (r) | FAST    |          |
clk       | ofm[13][12]          | FDRE   | -     |      6.735 (r) | SLOW    |      3.213 (r) | FAST    |          |
clk       | ofm[13][13]          | FDRE   | -     |      6.743 (r) | SLOW    |      3.208 (r) | FAST    |          |
clk       | ofm[13][14]          | FDRE   | -     |      6.787 (r) | SLOW    |      3.242 (r) | FAST    |          |
clk       | ofm[13][15]          | FDRE   | -     |      6.688 (r) | SLOW    |      3.189 (r) | FAST    |          |
clk       | ofm[14][0]           | FDRE   | -     |      6.708 (r) | SLOW    |      3.201 (r) | FAST    |          |
clk       | ofm[14][1]           | FDRE   | -     |      6.541 (r) | SLOW    |      3.104 (r) | FAST    |          |
clk       | ofm[14][2]           | FDRE   | -     |      6.455 (r) | SLOW    |      2.993 (r) | FAST    |          |
clk       | ofm[14][3]           | FDRE   | -     |      6.561 (r) | SLOW    |      3.121 (r) | FAST    |          |
clk       | ofm[14][4]           | FDRE   | -     |      6.778 (r) | SLOW    |      3.257 (r) | FAST    |          |
clk       | ofm[14][5]           | FDRE   | -     |      6.736 (r) | SLOW    |      3.218 (r) | FAST    |          |
clk       | ofm[14][6]           | FDRE   | -     |      6.780 (r) | SLOW    |      3.259 (r) | FAST    |          |
clk       | ofm[14][7]           | FDRE   | -     |      6.700 (r) | SLOW    |      3.215 (r) | FAST    |          |
clk       | ofm[14][8]           | FDRE   | -     |      6.637 (r) | SLOW    |      3.192 (r) | FAST    |          |
clk       | ofm[14][9]           | FDRE   | -     |      6.596 (r) | SLOW    |      3.155 (r) | FAST    |          |
clk       | ofm[14][10]          | FDRE   | -     |      6.677 (r) | SLOW    |      3.199 (r) | FAST    |          |
clk       | ofm[14][11]          | FDRE   | -     |      6.679 (r) | SLOW    |      3.198 (r) | FAST    |          |
clk       | ofm[14][12]          | FDRE   | -     |      6.684 (r) | SLOW    |      3.199 (r) | FAST    |          |
clk       | ofm[14][13]          | FDRE   | -     |      6.748 (r) | SLOW    |      3.227 (r) | FAST    |          |
clk       | ofm[14][14]          | FDRE   | -     |      6.821 (r) | SLOW    |      3.264 (r) | FAST    |          |
clk       | ofm[14][15]          | FDRE   | -     |      6.776 (r) | SLOW    |      3.249 (r) | FAST    |          |
clk       | ofm[15][0]           | FDRE   | -     |      6.650 (r) | SLOW    |      3.111 (r) | FAST    |          |
clk       | ofm[15][1]           | FDRE   | -     |      6.709 (r) | SLOW    |      3.117 (r) | FAST    |          |
clk       | ofm[15][2]           | FDRE   | -     |      6.665 (r) | SLOW    |      3.087 (r) | FAST    |          |
clk       | ofm[15][3]           | FDRE   | -     |      6.573 (r) | SLOW    |      3.033 (r) | FAST    |          |
clk       | ofm[15][4]           | FDRE   | -     |      6.657 (r) | SLOW    |      3.078 (r) | FAST    |          |
clk       | ofm[15][5]           | FDRE   | -     |      6.667 (r) | SLOW    |      3.152 (r) | FAST    |          |
clk       | ofm[15][6]           | FDRE   | -     |      6.570 (r) | SLOW    |      3.032 (r) | FAST    |          |
clk       | ofm[15][7]           | FDRE   | -     |      6.776 (r) | SLOW    |      3.218 (r) | FAST    |          |
clk       | ofm[15][8]           | FDRE   | -     |      6.713 (r) | SLOW    |      3.195 (r) | FAST    |          |
clk       | ofm[15][9]           | FDRE   | -     |      6.663 (r) | SLOW    |      3.148 (r) | FAST    |          |
clk       | ofm[15][10]          | FDRE   | -     |      6.746 (r) | SLOW    |      3.196 (r) | FAST    |          |
clk       | ofm[15][11]          | FDRE   | -     |      6.749 (r) | SLOW    |      3.195 (r) | FAST    |          |
clk       | ofm[15][12]          | FDRE   | -     |      6.786 (r) | SLOW    |      3.227 (r) | FAST    |          |
clk       | ofm[15][13]          | FDRE   | -     |      6.571 (r) | SLOW    |      3.032 (r) | FAST    |          |
clk       | ofm[15][14]          | FDRE   | -     |      6.643 (r) | SLOW    |      3.065 (r) | FAST    |          |
clk       | ofm[15][15]          | FDRE   | -     |      6.661 (r) | SLOW    |      3.150 (r) | FAST    |          |
clk       | ofm[1][0]            | FDRE   | -     |      6.642 (r) | SLOW    |      3.068 (r) | FAST    |          |
clk       | ofm[1][1]            | FDRE   | -     |      6.546 (r) | SLOW    |      3.010 (r) | FAST    |          |
clk       | ofm[1][2]            | FDRE   | -     |      6.621 (r) | SLOW    |      3.047 (r) | FAST    |          |
clk       | ofm[1][3]            | FDRE   | -     |      6.809 (r) | SLOW    |      3.233 (r) | FAST    |          |
clk       | ofm[1][4]            | FDRE   | -     |      6.631 (r) | SLOW    |      3.056 (r) | FAST    |          |
clk       | ofm[1][5]            | FDRE   | -     |      6.560 (r) | SLOW    |      3.025 (r) | FAST    |          |
clk       | ofm[1][6]            | FDRE   | -     |      6.564 (r) | SLOW    |      3.029 (r) | FAST    |          |
clk       | ofm[1][7]            | FDRE   | -     |      6.564 (r) | SLOW    |      3.031 (r) | FAST    |          |
clk       | ofm[1][8]            | FDRE   | -     |      6.788 (r) | SLOW    |      3.239 (r) | FAST    |          |
clk       | ofm[1][9]            | FDRE   | -     |      6.740 (r) | SLOW    |      3.194 (r) | FAST    |          |
clk       | ofm[1][10]           | FDRE   | -     |      6.756 (r) | SLOW    |      3.207 (r) | FAST    |          |
clk       | ofm[1][11]           | FDRE   | -     |      6.689 (r) | SLOW    |      3.176 (r) | FAST    |          |
clk       | ofm[1][12]           | FDRE   | -     |      6.706 (r) | SLOW    |      3.189 (r) | FAST    |          |
clk       | ofm[1][13]           | FDRE   | -     |      6.782 (r) | SLOW    |      3.228 (r) | FAST    |          |
clk       | ofm[1][14]           | FDRE   | -     |      6.677 (r) | SLOW    |      3.165 (r) | FAST    |          |
clk       | ofm[1][15]           | FDRE   | -     |      6.594 (r) | SLOW    |      3.058 (r) | FAST    |          |
clk       | ofm[2][0]            | FDRE   | -     |      6.630 (r) | SLOW    |      3.075 (r) | FAST    |          |
clk       | ofm[2][1]            | FDRE   | -     |      6.569 (r) | SLOW    |      3.033 (r) | FAST    |          |
clk       | ofm[2][2]            | FDRE   | -     |      6.644 (r) | SLOW    |      3.070 (r) | FAST    |          |
clk       | ofm[2][3]            | FDRE   | -     |      6.598 (r) | SLOW    |      3.061 (r) | FAST    |          |
clk       | ofm[2][4]            | FDRE   | -     |      6.678 (r) | SLOW    |      3.102 (r) | FAST    |          |
clk       | ofm[2][5]            | FDRE   | -     |      6.585 (r) | SLOW    |      3.046 (r) | FAST    |          |
clk       | ofm[2][6]            | FDRE   | -     |      6.585 (r) | SLOW    |      3.047 (r) | FAST    |          |
clk       | ofm[2][7]            | FDRE   | -     |      6.815 (r) | SLOW    |      3.256 (r) | FAST    |          |
clk       | ofm[2][8]            | FDRE   | -     |      6.755 (r) | SLOW    |      3.237 (r) | FAST    |          |
clk       | ofm[2][9]            | FDRE   | -     |      6.720 (r) | SLOW    |      3.205 (r) | FAST    |          |
clk       | ofm[2][10]           | FDRE   | -     |      6.790 (r) | SLOW    |      3.240 (r) | FAST    |          |
clk       | ofm[2][11]           | FDRE   | -     |      6.811 (r) | SLOW    |      3.254 (r) | FAST    |          |
clk       | ofm[2][12]           | FDRE   | -     |      6.831 (r) | SLOW    |      3.271 (r) | FAST    |          |
clk       | ofm[2][13]           | FDRE   | -     |      6.603 (r) | SLOW    |      3.063 (r) | FAST    |          |
clk       | ofm[2][14]           | FDRE   | -     |      6.669 (r) | SLOW    |      3.090 (r) | FAST    |          |
clk       | ofm[2][15]           | FDRE   | -     |      6.692 (r) | SLOW    |      3.113 (r) | FAST    |          |
clk       | ofm[3][0]            | FDRE   | -     |      6.504 (r) | SLOW    |      3.085 (r) | FAST    |          |
clk       | ofm[3][1]            | FDRE   | -     |      6.592 (r) | SLOW    |      3.095 (r) | FAST    |          |
clk       | ofm[3][2]            | FDRE   | -     |      6.602 (r) | SLOW    |      3.106 (r) | FAST    |          |
clk       | ofm[3][3]            | FDRE   | -     |      6.796 (r) | SLOW    |      3.274 (r) | FAST    |          |
clk       | ofm[3][4]            | FDRE   | -     |      6.817 (r) | SLOW    |      3.282 (r) | FAST    |          |
clk       | ofm[3][5]            | FDRE   | -     |      6.787 (r) | SLOW    |      3.264 (r) | FAST    |          |
clk       | ofm[3][6]            | FDRE   | -     |      6.708 (r) | SLOW    |      3.223 (r) | FAST    |          |
clk       | ofm[3][7]            | FDRE   | -     |      6.740 (r) | SLOW    |      3.258 (r) | FAST    |          |
clk       | ofm[3][8]            | FDRE   | -     |      6.730 (r) | SLOW    |      3.252 (r) | FAST    |          |
clk       | ofm[3][9]            | FDRE   | -     |      6.770 (r) | SLOW    |      3.265 (r) | FAST    |          |
clk       | ofm[3][10]           | FDRE   | -     |      6.748 (r) | SLOW    |      3.249 (r) | FAST    |          |
clk       | ofm[3][11]           | FDRE   | -     |      6.660 (r) | SLOW    |      3.202 (r) | FAST    |          |
clk       | ofm[3][12]           | FDRE   | -     |      6.629 (r) | SLOW    |      3.174 (r) | FAST    |          |
clk       | ofm[3][13]           | FDRE   | -     |      6.629 (r) | SLOW    |      3.170 (r) | FAST    |          |
clk       | ofm[3][14]           | FDRE   | -     |      6.547 (r) | SLOW    |      3.128 (r) | FAST    |          |
clk       | ofm[3][15]           | FDRE   | -     |      6.619 (r) | SLOW    |      3.166 (r) | FAST    |          |
clk       | ofm[4][0]            | FDRE   | -     |      6.747 (r) | SLOW    |      3.230 (r) | FAST    |          |
clk       | ofm[4][1]            | FDRE   | -     |      6.777 (r) | SLOW    |      3.247 (r) | FAST    |          |
clk       | ofm[4][2]            | FDRE   | -     |      6.737 (r) | SLOW    |      3.218 (r) | FAST    |          |
clk       | ofm[4][3]            | FDRE   | -     |      6.698 (r) | SLOW    |      3.218 (r) | FAST    |          |
clk       | ofm[4][4]            | FDRE   | -     |      6.748 (r) | SLOW    |      3.271 (r) | FAST    |          |
clk       | ofm[4][5]            | FDRE   | -     |      6.740 (r) | SLOW    |      3.267 (r) | FAST    |          |
clk       | ofm[4][6]            | FDRE   | -     |      6.763 (r) | SLOW    |      3.263 (r) | FAST    |          |
clk       | ofm[4][7]            | FDRE   | -     |      6.718 (r) | SLOW    |      3.224 (r) | FAST    |          |
clk       | ofm[4][8]            | FDRE   | -     |      6.656 (r) | SLOW    |      3.203 (r) | FAST    |          |
clk       | ofm[4][9]            | FDRE   | -     |      6.640 (r) | SLOW    |      3.189 (r) | FAST    |          |
clk       | ofm[4][10]           | FDRE   | -     |      6.663 (r) | SLOW    |      3.203 (r) | FAST    |          |
clk       | ofm[4][11]           | FDRE   | -     |      6.591 (r) | SLOW    |      3.174 (r) | FAST    |          |
clk       | ofm[4][12]           | FDRE   | -     |      6.607 (r) | SLOW    |      3.186 (r) | FAST    |          |
clk       | ofm[4][13]           | FDRE   | -     |      6.670 (r) | SLOW    |      3.212 (r) | FAST    |          |
clk       | ofm[4][14]           | FDRE   | -     |      6.746 (r) | SLOW    |      3.252 (r) | FAST    |          |
clk       | ofm[4][15]           | FDRE   | -     |      6.762 (r) | SLOW    |      3.266 (r) | FAST    |          |
clk       | ofm[5][0]            | FDRE   | -     |      6.828 (r) | SLOW    |      3.306 (r) | FAST    |          |
clk       | ofm[5][1]            | FDRE   | -     |      6.582 (r) | SLOW    |      3.165 (r) | FAST    |          |
clk       | ofm[5][2]            | FDRE   | -     |      6.804 (r) | SLOW    |      3.280 (r) | FAST    |          |
clk       | ofm[5][3]            | FDRE   | -     |      6.759 (r) | SLOW    |      3.274 (r) | FAST    |          |
clk       | ofm[5][4]            | FDRE   | -     |      6.797 (r) | SLOW    |      3.315 (r) | FAST    |          |
clk       | ofm[5][5]            | FDRE   | -     |      6.779 (r) | SLOW    |      3.300 (r) | FAST    |          |
clk       | ofm[5][6]            | FDRE   | -     |      6.780 (r) | SLOW    |      3.275 (r) | FAST    |          |
clk       | ofm[5][7]            | FDRE   | -     |      6.766 (r) | SLOW    |      3.266 (r) | FAST    |          |
clk       | ofm[5][8]            | FDRE   | -     |      6.696 (r) | SLOW    |      3.237 (r) | FAST    |          |
clk       | ofm[5][9]            | FDRE   | -     |      6.666 (r) | SLOW    |      3.209 (r) | FAST    |          |
clk       | ofm[5][10]           | FDRE   | -     |      6.678 (r) | SLOW    |      3.218 (r) | FAST    |          |
clk       | ofm[5][11]           | FDRE   | -     |      6.629 (r) | SLOW    |      3.207 (r) | FAST    |          |
clk       | ofm[5][12]           | FDRE   | -     |      6.648 (r) | SLOW    |      3.222 (r) | FAST    |          |
clk       | ofm[5][13]           | FDRE   | -     |      6.705 (r) | SLOW    |      3.243 (r) | FAST    |          |
clk       | ofm[5][14]           | FDRE   | -     |      6.771 (r) | SLOW    |      3.272 (r) | FAST    |          |
clk       | ofm[5][15]           | FDRE   | -     |      6.798 (r) | SLOW    |      3.296 (r) | FAST    |          |
clk       | ofm[6][0]            | FDRE   | -     |      6.880 (r) | SLOW    |      3.210 (r) | FAST    |          |
clk       | ofm[6][1]            | FDRE   | -     |      6.870 (r) | SLOW    |      3.179 (r) | FAST    |          |
clk       | ofm[6][2]            | FDRE   | -     |      6.867 (r) | SLOW    |      3.177 (r) | FAST    |          |
clk       | ofm[6][3]            | FDRE   | -     |      6.901 (r) | SLOW    |      3.209 (r) | FAST    |          |
clk       | ofm[6][4]            | FDRE   | -     |      6.900 (r) | SLOW    |      3.208 (r) | FAST    |          |
clk       | ofm[6][5]            | FDRE   | -     |      6.893 (r) | SLOW    |      3.202 (r) | FAST    |          |
clk       | ofm[6][6]            | FDRE   | -     |      6.890 (r) | SLOW    |      3.199 (r) | FAST    |          |
clk       | ofm[6][7]            | FDRE   | -     |      6.934 (r) | SLOW    |      3.225 (r) | FAST    |          |
clk       | ofm[6][8]            | FDRE   | -     |      6.859 (r) | SLOW    |      3.189 (r) | FAST    |          |
clk       | ofm[6][9]            | FDRE   | -     |      6.886 (r) | SLOW    |      3.195 (r) | FAST    |          |
clk       | ofm[6][10]           | FDRE   | -     |      6.880 (r) | SLOW    |      3.189 (r) | FAST    |          |
clk       | ofm[6][11]           | FDRE   | -     |      6.876 (r) | SLOW    |      3.186 (r) | FAST    |          |
clk       | ofm[6][12]           | FDRE   | -     |      6.871 (r) | SLOW    |      3.181 (r) | FAST    |          |
clk       | ofm[6][13]           | FDRE   | -     |      6.872 (r) | SLOW    |      3.181 (r) | FAST    |          |
clk       | ofm[6][14]           | FDRE   | -     |      6.910 (r) | SLOW    |      3.200 (r) | FAST    |          |
clk       | ofm[6][15]           | FDRE   | -     |      6.841 (r) | SLOW    |      3.174 (r) | FAST    |          |
clk       | ofm[7][0]            | FDRE   | -     |      6.853 (r) | SLOW    |      3.185 (r) | FAST    |          |
clk       | ofm[7][1]            | FDRE   | -     |      6.862 (r) | SLOW    |      3.175 (r) | FAST    |          |
clk       | ofm[7][2]            | FDRE   | -     |      6.866 (r) | SLOW    |      3.179 (r) | FAST    |          |
clk       | ofm[7][3]            | FDRE   | -     |      6.877 (r) | SLOW    |      3.189 (r) | FAST    |          |
clk       | ofm[7][4]            | FDRE   | -     |      6.876 (r) | SLOW    |      3.188 (r) | FAST    |          |
clk       | ofm[7][5]            | FDRE   | -     |      6.861 (r) | SLOW    |      3.175 (r) | FAST    |          |
clk       | ofm[7][6]            | FDRE   | -     |      6.860 (r) | SLOW    |      3.174 (r) | FAST    |          |
clk       | ofm[7][7]            | FDRE   | -     |      6.847 (r) | SLOW    |      3.162 (r) | FAST    |          |
clk       | ofm[7][8]            | FDRE   | -     |      6.845 (r) | SLOW    |      3.160 (r) | FAST    |          |
clk       | ofm[7][9]            | FDRE   | -     |      6.958 (r) | SLOW    |      3.233 (r) | FAST    |          |
clk       | ofm[7][10]           | FDRE   | -     |      6.864 (r) | SLOW    |      3.179 (r) | FAST    |          |
clk       | ofm[7][11]           | FDRE   | -     |      6.868 (r) | SLOW    |      3.182 (r) | FAST    |          |
clk       | ofm[7][12]           | FDRE   | -     |      6.873 (r) | SLOW    |      3.187 (r) | FAST    |          |
clk       | ofm[7][13]           | FDRE   | -     |      6.866 (r) | SLOW    |      3.199 (r) | FAST    |          |
clk       | ofm[7][14]           | FDRE   | -     |      6.851 (r) | SLOW    |      3.183 (r) | FAST    |          |
clk       | ofm[7][15]           | FDRE   | -     |      6.872 (r) | SLOW    |      3.184 (r) | FAST    |          |
clk       | ofm[8][0]            | FDRE   | -     |      6.873 (r) | SLOW    |      3.186 (r) | FAST    |          |
clk       | ofm[8][1]            | FDRE   | -     |      6.859 (r) | SLOW    |      3.191 (r) | FAST    |          |
clk       | ofm[8][2]            | FDRE   | -     |      6.845 (r) | SLOW    |      3.177 (r) | FAST    |          |
clk       | ofm[8][3]            | FDRE   | -     |      6.861 (r) | SLOW    |      3.192 (r) | FAST    |          |
clk       | ofm[8][4]            | FDRE   | -     |      6.871 (r) | SLOW    |      3.200 (r) | FAST    |          |
clk       | ofm[8][5]            | FDRE   | -     |      6.836 (r) | SLOW    |      3.145 (r) | FAST    |          |
clk       | ofm[8][6]            | FDRE   | -     |      6.842 (r) | SLOW    |      3.152 (r) | FAST    |          |
clk       | ofm[8][7]            | FDRE   | -     |      6.843 (r) | SLOW    |      3.152 (r) | FAST    |          |
clk       | ofm[8][8]            | FDRE   | -     |      6.835 (r) | SLOW    |      3.144 (r) | FAST    |          |
clk       | ofm[8][9]            | FDRE   | -     |      6.848 (r) | SLOW    |      3.158 (r) | FAST    |          |
clk       | ofm[8][10]           | FDRE   | -     |      6.928 (r) | SLOW    |      3.199 (r) | FAST    |          |
clk       | ofm[8][11]           | FDRE   | -     |      6.829 (r) | SLOW    |      3.139 (r) | FAST    |          |
clk       | ofm[8][12]           | FDRE   | -     |      6.832 (r) | SLOW    |      3.141 (r) | FAST    |          |
clk       | ofm[8][13]           | FDRE   | -     |      6.863 (r) | SLOW    |      3.172 (r) | FAST    |          |
clk       | ofm[8][14]           | FDRE   | -     |      6.865 (r) | SLOW    |      3.173 (r) | FAST    |          |
clk       | ofm[8][15]           | FDRE   | -     |      6.904 (r) | SLOW    |      3.174 (r) | FAST    |          |
clk       | ofm[9][0]            | FDRE   | -     |      6.981 (r) | SLOW    |      3.237 (r) | FAST    |          |
clk       | ofm[9][1]            | FDRE   | -     |      6.984 (r) | SLOW    |      3.240 (r) | FAST    |          |
clk       | ofm[9][2]            | FDRE   | -     |      6.972 (r) | SLOW    |      3.229 (r) | FAST    |          |
clk       | ofm[9][3]            | FDRE   | -     |      6.965 (r) | SLOW    |      3.223 (r) | FAST    |          |
clk       | ofm[9][4]            | FDRE   | -     |      6.979 (r) | SLOW    |      3.237 (r) | FAST    |          |
clk       | ofm[9][5]            | FDRE   | -     |      6.981 (r) | SLOW    |      3.239 (r) | FAST    |          |
clk       | ofm[9][6]            | FDRE   | -     |      7.058 (r) | SLOW    |      3.277 (r) | FAST    |          |
clk       | ofm[9][7]            | FDRE   | -     |      6.961 (r) | SLOW    |      3.220 (r) | FAST    |          |
clk       | ofm[9][8]            | FDRE   | -     |      6.957 (r) | SLOW    |      3.214 (r) | FAST    |          |
clk       | ofm[9][9]            | FDRE   | -     |      6.958 (r) | SLOW    |      3.216 (r) | FAST    |          |
clk       | ofm[9][10]           | FDRE   | -     |      6.967 (r) | SLOW    |      3.223 (r) | FAST    |          |
clk       | ofm[9][11]           | FDRE   | -     |      6.952 (r) | SLOW    |      3.209 (r) | FAST    |          |
clk       | ofm[9][12]           | FDRE   | -     |      6.946 (r) | SLOW    |      3.203 (r) | FAST    |          |
clk       | ofm[9][13]           | FDRE   | -     |      6.947 (r) | SLOW    |      3.203 (r) | FAST    |          |
clk       | ofm[9][14]           | FDRE   | -     |      6.972 (r) | SLOW    |      3.228 (r) | FAST    |          |
clk       | ofm[9][15]           | FDRE   | -     |      6.966 (r) | SLOW    |      3.223 (r) | FAST    |          |
----------+----------------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk    | clk         |         7.709 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk
Worst Case Data Window: 7.021 ns
Ideal Clock Offset to Actual Clock: -2.567 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
ifm[0]             |   4.059 (r) | SLOW    |  0.660 (r) | SLOW    |    -0.559 |     0.340 |        -0.450 |
ifm[1]             |   6.077 (r) | SLOW    |  0.675 (r) | SLOW    |    -2.577 |     0.325 |        -1.451 |
ifm[2]             |   4.085 (r) | SLOW    |  0.798 (r) | SLOW    |    -0.585 |     0.202 |        -0.393 |
ifm[3]             |   4.121 (r) | SLOW    |  0.866 (r) | SLOW    |    -0.621 |     0.134 |        -0.377 |
ifm[4]             |   4.137 (r) | SLOW    |  0.904 (r) | SLOW    |    -0.637 |     0.096 |        -0.366 |
ifm[5]             |   4.215 (r) | SLOW    |  0.873 (r) | SLOW    |    -0.715 |     0.127 |        -0.421 |
ifm[6]             |   4.150 (r) | SLOW    |  0.713 (r) | SLOW    |    -0.650 |     0.287 |        -0.468 |
ifm[7]             |   4.148 (r) | SLOW    |  0.936 (r) | SLOW    |    -0.648 |     0.064 |        -0.356 |
ifm[8]             |   4.220 (r) | SLOW    |  0.823 (r) | SLOW    |    -0.720 |     0.177 |        -0.448 |
ifm[9]             |   4.172 (r) | SLOW    |  0.827 (r) | SLOW    |    -0.672 |     0.173 |        -0.422 |
ifm[10]            |   4.199 (r) | SLOW    |  0.744 (r) | SLOW    |    -0.699 |     0.256 |        -0.478 |
ifm[11]            |   4.148 (r) | SLOW    |  0.642 (r) | SLOW    |    -0.648 |     0.358 |        -0.503 |
ifm[12]            |   4.224 (r) | SLOW    |  0.813 (r) | SLOW    |    -0.724 |     0.187 |        -0.456 |
ifm[13]            |   4.262 (r) | SLOW    |  0.664 (r) | SLOW    |    -0.762 |     0.336 |        -0.549 |
ifm[14]            |   4.210 (r) | SLOW    |  0.883 (r) | SLOW    |    -0.710 |     0.117 |        -0.413 |
ifm[15]            |   4.398 (r) | SLOW    |  0.944 (r) | SLOW    |    -0.898 |     0.056 |        -0.477 |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   6.077 (r) | SLOW    |  0.944 (r) | SLOW    |    -2.577 |     0.056 |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.129 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[0][0]          |   6.811 (r) | SLOW    |   3.219 (r) | FAST    |    0.112 |
ofm[0][1]          |   6.753 (r) | SLOW    |   3.138 (r) | FAST    |    0.031 |
ofm[0][2]          |   6.746 (r) | SLOW    |   3.131 (r) | FAST    |    0.025 |
ofm[0][3]          |   6.742 (r) | SLOW    |   3.126 (r) | FAST    |    0.020 |
ofm[0][4]          |   6.744 (r) | SLOW    |   3.128 (r) | FAST    |    0.022 |
ofm[0][5]          |   6.758 (r) | SLOW    |   3.142 (r) | FAST    |    0.037 |
ofm[0][6]          |   6.758 (r) | SLOW    |   3.143 (r) | FAST    |    0.037 |
ofm[0][7]          |   6.820 (r) | SLOW    |   3.166 (r) | FAST    |    0.098 |
ofm[0][8]          |   6.744 (r) | SLOW    |   3.129 (r) | FAST    |    0.022 |
ofm[0][9]          |   6.758 (r) | SLOW    |   3.143 (r) | FAST    |    0.037 |
ofm[0][10]         |   6.761 (r) | SLOW    |   3.146 (r) | FAST    |    0.039 |
ofm[0][11]         |   6.733 (r) | SLOW    |   3.120 (r) | FAST    |    0.013 |
ofm[0][12]         |   6.730 (r) | SLOW    |   3.115 (r) | FAST    |    0.009 |
ofm[0][13]         |   6.721 (r) | SLOW    |   3.107 (r) | FAST    |    0.000 |
ofm[0][14]         |   6.812 (r) | SLOW    |   3.159 (r) | FAST    |    0.091 |
ofm[0][15]         |   6.823 (r) | SLOW    |   3.235 (r) | FAST    |    0.129 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.823 (r) | SLOW    |   3.107 (r) | FAST    |    0.129 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.152 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[10][0]         |   6.802 (r) | SLOW    |   3.151 (r) | FAST    |    0.107 |
ofm[10][1]         |   6.695 (r) | SLOW    |   3.084 (r) | FAST    |    0.000 |
ofm[10][2]         |   6.785 (r) | SLOW    |   3.135 (r) | FAST    |    0.090 |
ofm[10][3]         |   6.708 (r) | SLOW    |   3.096 (r) | FAST    |    0.013 |
ofm[10][4]         |   6.710 (r) | SLOW    |   3.099 (r) | FAST    |    0.015 |
ofm[10][5]         |   6.702 (r) | SLOW    |   3.091 (r) | FAST    |    0.008 |
ofm[10][6]         |   6.702 (r) | SLOW    |   3.092 (r) | FAST    |    0.008 |
ofm[10][7]         |   6.695 (r) | SLOW    |   3.086 (r) | FAST    |    0.002 |
ofm[10][8]         |   6.699 (r) | SLOW    |   3.089 (r) | FAST    |    0.006 |
ofm[10][9]         |   6.823 (r) | SLOW    |   3.235 (r) | FAST    |    0.152 |
ofm[10][10]        |   6.819 (r) | SLOW    |   3.233 (r) | FAST    |    0.150 |
ofm[10][11]        |   6.706 (r) | SLOW    |   3.096 (r) | FAST    |    0.012 |
ofm[10][12]        |   6.784 (r) | SLOW    |   3.134 (r) | FAST    |    0.089 |
ofm[10][13]        |   6.748 (r) | SLOW    |   3.136 (r) | FAST    |    0.053 |
ofm[10][14]        |   6.824 (r) | SLOW    |   3.173 (r) | FAST    |    0.129 |
ofm[10][15]        |   6.726 (r) | SLOW    |   3.114 (r) | FAST    |    0.031 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.824 (r) | SLOW    |   3.084 (r) | FAST    |    0.152 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.146 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[11][0]         |   6.731 (r) | SLOW    |   3.119 (r) | FAST    |    0.026 |
ofm[11][1]         |   6.825 (r) | SLOW    |   3.237 (r) | FAST    |    0.144 |
ofm[11][2]         |   6.826 (r) | SLOW    |   3.239 (r) | FAST    |    0.146 |
ofm[11][3]         |   6.826 (r) | SLOW    |   3.238 (r) | FAST    |    0.145 |
ofm[11][4]         |   6.719 (r) | SLOW    |   3.105 (r) | FAST    |    0.012 |
ofm[11][5]         |   6.820 (r) | SLOW    |   3.227 (r) | FAST    |    0.134 |
ofm[11][6]         |   6.835 (r) | SLOW    |   3.239 (r) | FAST    |    0.146 |
ofm[11][7]         |   6.824 (r) | SLOW    |   3.231 (r) | FAST    |    0.138 |
ofm[11][8]         |   6.820 (r) | SLOW    |   3.229 (r) | FAST    |    0.136 |
ofm[11][9]         |   6.707 (r) | SLOW    |   3.093 (r) | FAST    |    0.000 |
ofm[11][10]        |   6.787 (r) | SLOW    |   3.134 (r) | FAST    |    0.080 |
ofm[11][11]        |   6.825 (r) | SLOW    |   3.233 (r) | FAST    |    0.140 |
ofm[11][12]        |   6.823 (r) | SLOW    |   3.231 (r) | FAST    |    0.138 |
ofm[11][13]        |   6.821 (r) | SLOW    |   3.228 (r) | FAST    |    0.135 |
ofm[11][14]        |   6.836 (r) | SLOW    |   3.238 (r) | FAST    |    0.145 |
ofm[11][15]        |   6.755 (r) | SLOW    |   3.101 (r) | FAST    |    0.047 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.836 (r) | SLOW    |   3.093 (r) | FAST    |    0.146 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.239 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[12][0]         |   6.745 (r) | SLOW    |   3.202 (r) | FAST    |    0.223 |
ofm[12][1]         |   6.760 (r) | SLOW    |   3.204 (r) | FAST    |    0.239 |
ofm[12][2]         |   6.719 (r) | SLOW    |   3.174 (r) | FAST    |    0.197 |
ofm[12][3]         |   6.643 (r) | SLOW    |   3.138 (r) | FAST    |    0.122 |
ofm[12][4]         |   6.677 (r) | SLOW    |   3.175 (r) | FAST    |    0.156 |
ofm[12][5]         |   6.684 (r) | SLOW    |   3.185 (r) | FAST    |    0.162 |
ofm[12][6]         |   6.716 (r) | SLOW    |   3.191 (r) | FAST    |    0.195 |
ofm[12][7]         |   6.681 (r) | SLOW    |   3.161 (r) | FAST    |    0.159 |
ofm[12][8]         |   6.619 (r) | SLOW    |   3.141 (r) | FAST    |    0.098 |
ofm[12][9]         |   6.605 (r) | SLOW    |   3.129 (r) | FAST    |    0.083 |
ofm[12][10]        |   6.630 (r) | SLOW    |   3.144 (r) | FAST    |    0.109 |
ofm[12][11]        |   6.522 (r) | SLOW    |   3.081 (r) | FAST    |    0.000 |
ofm[12][12]        |   6.541 (r) | SLOW    |   3.097 (r) | FAST    |    0.020 |
ofm[12][13]        |   6.644 (r) | SLOW    |   3.162 (r) | FAST    |    0.122 |
ofm[12][14]        |   6.721 (r) | SLOW    |   3.203 (r) | FAST    |    0.200 |
ofm[12][15]        |   6.726 (r) | SLOW    |   3.206 (r) | FAST    |    0.205 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.760 (r) | SLOW    |   3.081 (r) | FAST    |    0.239 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.194 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[13][0]         |   6.775 (r) | SLOW    |   3.227 (r) | FAST    |    0.181 |
ofm[13][1]         |   6.764 (r) | SLOW    |   3.233 (r) | FAST    |    0.170 |
ofm[13][2]         |   6.771 (r) | SLOW    |   3.214 (r) | FAST    |    0.178 |
ofm[13][3]         |   6.686 (r) | SLOW    |   3.166 (r) | FAST    |    0.093 |
ofm[13][4]         |   6.619 (r) | SLOW    |   3.139 (r) | FAST    |    0.025 |
ofm[13][5]         |   6.608 (r) | SLOW    |   3.131 (r) | FAST    |    0.014 |
ofm[13][6]         |   6.646 (r) | SLOW    |   3.159 (r) | FAST    |    0.052 |
ofm[13][7]         |   6.593 (r) | SLOW    |   3.121 (r) | FAST    |    0.000 |
ofm[13][8]         |   6.617 (r) | SLOW    |   3.136 (r) | FAST    |    0.023 |
ofm[13][9]         |   6.624 (r) | SLOW    |   3.151 (r) | FAST    |    0.030 |
ofm[13][10]        |   6.697 (r) | SLOW    |   3.188 (r) | FAST    |    0.104 |
ofm[13][11]        |   6.706 (r) | SLOW    |   3.193 (r) | FAST    |    0.113 |
ofm[13][12]        |   6.735 (r) | SLOW    |   3.213 (r) | FAST    |    0.142 |
ofm[13][13]        |   6.743 (r) | SLOW    |   3.208 (r) | FAST    |    0.150 |
ofm[13][14]        |   6.787 (r) | SLOW    |   3.242 (r) | FAST    |    0.194 |
ofm[13][15]        |   6.688 (r) | SLOW    |   3.189 (r) | FAST    |    0.095 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.787 (r) | SLOW    |   3.121 (r) | FAST    |    0.194 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.366 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[14][0]         |   6.708 (r) | SLOW    |   3.201 (r) | FAST    |    0.253 |
ofm[14][1]         |   6.541 (r) | SLOW    |   3.104 (r) | FAST    |    0.111 |
ofm[14][2]         |   6.455 (r) | SLOW    |   2.993 (r) | FAST    |    0.000 |
ofm[14][3]         |   6.561 (r) | SLOW    |   3.121 (r) | FAST    |    0.128 |
ofm[14][4]         |   6.778 (r) | SLOW    |   3.257 (r) | FAST    |    0.323 |
ofm[14][5]         |   6.736 (r) | SLOW    |   3.218 (r) | FAST    |    0.281 |
ofm[14][6]         |   6.780 (r) | SLOW    |   3.259 (r) | FAST    |    0.325 |
ofm[14][7]         |   6.700 (r) | SLOW    |   3.215 (r) | FAST    |    0.246 |
ofm[14][8]         |   6.637 (r) | SLOW    |   3.192 (r) | FAST    |    0.200 |
ofm[14][9]         |   6.596 (r) | SLOW    |   3.155 (r) | FAST    |    0.162 |
ofm[14][10]        |   6.677 (r) | SLOW    |   3.199 (r) | FAST    |    0.222 |
ofm[14][11]        |   6.679 (r) | SLOW    |   3.198 (r) | FAST    |    0.224 |
ofm[14][12]        |   6.684 (r) | SLOW    |   3.199 (r) | FAST    |    0.229 |
ofm[14][13]        |   6.748 (r) | SLOW    |   3.227 (r) | FAST    |    0.293 |
ofm[14][14]        |   6.821 (r) | SLOW    |   3.264 (r) | FAST    |    0.366 |
ofm[14][15]        |   6.776 (r) | SLOW    |   3.249 (r) | FAST    |    0.321 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.821 (r) | SLOW    |   2.993 (r) | FAST    |    0.366 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.216 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[15][0]         |   6.650 (r) | SLOW    |   3.111 (r) | FAST    |    0.080 |
ofm[15][1]         |   6.709 (r) | SLOW    |   3.117 (r) | FAST    |    0.139 |
ofm[15][2]         |   6.665 (r) | SLOW    |   3.087 (r) | FAST    |    0.095 |
ofm[15][3]         |   6.573 (r) | SLOW    |   3.033 (r) | FAST    |    0.003 |
ofm[15][4]         |   6.657 (r) | SLOW    |   3.078 (r) | FAST    |    0.086 |
ofm[15][5]         |   6.667 (r) | SLOW    |   3.152 (r) | FAST    |    0.120 |
ofm[15][6]         |   6.570 (r) | SLOW    |   3.032 (r) | FAST    |    0.000 |
ofm[15][7]         |   6.776 (r) | SLOW    |   3.218 (r) | FAST    |    0.206 |
ofm[15][8]         |   6.713 (r) | SLOW    |   3.195 (r) | FAST    |    0.163 |
ofm[15][9]         |   6.663 (r) | SLOW    |   3.148 (r) | FAST    |    0.117 |
ofm[15][10]        |   6.746 (r) | SLOW    |   3.196 (r) | FAST    |    0.176 |
ofm[15][11]        |   6.749 (r) | SLOW    |   3.195 (r) | FAST    |    0.179 |
ofm[15][12]        |   6.786 (r) | SLOW    |   3.227 (r) | FAST    |    0.216 |
ofm[15][13]        |   6.571 (r) | SLOW    |   3.032 (r) | FAST    |    0.001 |
ofm[15][14]        |   6.643 (r) | SLOW    |   3.065 (r) | FAST    |    0.073 |
ofm[15][15]        |   6.661 (r) | SLOW    |   3.150 (r) | FAST    |    0.118 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.786 (r) | SLOW    |   3.032 (r) | FAST    |    0.216 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.263 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[1][0]          |   6.642 (r) | SLOW    |   3.068 (r) | FAST    |    0.097 |
ofm[1][1]          |   6.546 (r) | SLOW    |   3.010 (r) | FAST    |    0.000 |
ofm[1][2]          |   6.621 (r) | SLOW    |   3.047 (r) | FAST    |    0.075 |
ofm[1][3]          |   6.809 (r) | SLOW    |   3.233 (r) | FAST    |    0.263 |
ofm[1][4]          |   6.631 (r) | SLOW    |   3.056 (r) | FAST    |    0.085 |
ofm[1][5]          |   6.560 (r) | SLOW    |   3.025 (r) | FAST    |    0.015 |
ofm[1][6]          |   6.564 (r) | SLOW    |   3.029 (r) | FAST    |    0.019 |
ofm[1][7]          |   6.564 (r) | SLOW    |   3.031 (r) | FAST    |    0.020 |
ofm[1][8]          |   6.788 (r) | SLOW    |   3.239 (r) | FAST    |    0.242 |
ofm[1][9]          |   6.740 (r) | SLOW    |   3.194 (r) | FAST    |    0.194 |
ofm[1][10]         |   6.756 (r) | SLOW    |   3.207 (r) | FAST    |    0.211 |
ofm[1][11]         |   6.689 (r) | SLOW    |   3.176 (r) | FAST    |    0.165 |
ofm[1][12]         |   6.706 (r) | SLOW    |   3.189 (r) | FAST    |    0.179 |
ofm[1][13]         |   6.782 (r) | SLOW    |   3.228 (r) | FAST    |    0.236 |
ofm[1][14]         |   6.677 (r) | SLOW    |   3.165 (r) | FAST    |    0.155 |
ofm[1][15]         |   6.594 (r) | SLOW    |   3.058 (r) | FAST    |    0.048 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.809 (r) | SLOW    |   3.010 (r) | FAST    |    0.263 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.262 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[2][0]          |   6.630 (r) | SLOW    |   3.075 (r) | FAST    |    0.061 |
ofm[2][1]          |   6.569 (r) | SLOW    |   3.033 (r) | FAST    |    0.000 |
ofm[2][2]          |   6.644 (r) | SLOW    |   3.070 (r) | FAST    |    0.075 |
ofm[2][3]          |   6.598 (r) | SLOW    |   3.061 (r) | FAST    |    0.029 |
ofm[2][4]          |   6.678 (r) | SLOW    |   3.102 (r) | FAST    |    0.109 |
ofm[2][5]          |   6.585 (r) | SLOW    |   3.046 (r) | FAST    |    0.016 |
ofm[2][6]          |   6.585 (r) | SLOW    |   3.047 (r) | FAST    |    0.016 |
ofm[2][7]          |   6.815 (r) | SLOW    |   3.256 (r) | FAST    |    0.246 |
ofm[2][8]          |   6.755 (r) | SLOW    |   3.237 (r) | FAST    |    0.204 |
ofm[2][9]          |   6.720 (r) | SLOW    |   3.205 (r) | FAST    |    0.172 |
ofm[2][10]         |   6.790 (r) | SLOW    |   3.240 (r) | FAST    |    0.221 |
ofm[2][11]         |   6.811 (r) | SLOW    |   3.254 (r) | FAST    |    0.242 |
ofm[2][12]         |   6.831 (r) | SLOW    |   3.271 (r) | FAST    |    0.262 |
ofm[2][13]         |   6.603 (r) | SLOW    |   3.063 (r) | FAST    |    0.034 |
ofm[2][14]         |   6.669 (r) | SLOW    |   3.090 (r) | FAST    |    0.100 |
ofm[2][15]         |   6.692 (r) | SLOW    |   3.113 (r) | FAST    |    0.123 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.831 (r) | SLOW    |   3.033 (r) | FAST    |    0.262 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.313 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[3][0]          |   6.504 (r) | SLOW    |   3.085 (r) | FAST    |    0.000 |
ofm[3][1]          |   6.592 (r) | SLOW    |   3.095 (r) | FAST    |    0.089 |
ofm[3][2]          |   6.602 (r) | SLOW    |   3.106 (r) | FAST    |    0.098 |
ofm[3][3]          |   6.796 (r) | SLOW    |   3.274 (r) | FAST    |    0.292 |
ofm[3][4]          |   6.817 (r) | SLOW    |   3.282 (r) | FAST    |    0.313 |
ofm[3][5]          |   6.787 (r) | SLOW    |   3.264 (r) | FAST    |    0.284 |
ofm[3][6]          |   6.708 (r) | SLOW    |   3.223 (r) | FAST    |    0.204 |
ofm[3][7]          |   6.740 (r) | SLOW    |   3.258 (r) | FAST    |    0.236 |
ofm[3][8]          |   6.730 (r) | SLOW    |   3.252 (r) | FAST    |    0.227 |
ofm[3][9]          |   6.770 (r) | SLOW    |   3.265 (r) | FAST    |    0.266 |
ofm[3][10]         |   6.748 (r) | SLOW    |   3.249 (r) | FAST    |    0.245 |
ofm[3][11]         |   6.660 (r) | SLOW    |   3.202 (r) | FAST    |    0.156 |
ofm[3][12]         |   6.629 (r) | SLOW    |   3.174 (r) | FAST    |    0.125 |
ofm[3][13]         |   6.629 (r) | SLOW    |   3.170 (r) | FAST    |    0.125 |
ofm[3][14]         |   6.547 (r) | SLOW    |   3.128 (r) | FAST    |    0.043 |
ofm[3][15]         |   6.619 (r) | SLOW    |   3.166 (r) | FAST    |    0.115 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.817 (r) | SLOW    |   3.085 (r) | FAST    |    0.313 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.186 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[4][0]          |   6.747 (r) | SLOW    |   3.230 (r) | FAST    |    0.155 |
ofm[4][1]          |   6.777 (r) | SLOW    |   3.247 (r) | FAST    |    0.186 |
ofm[4][2]          |   6.737 (r) | SLOW    |   3.218 (r) | FAST    |    0.146 |
ofm[4][3]          |   6.698 (r) | SLOW    |   3.218 (r) | FAST    |    0.107 |
ofm[4][4]          |   6.748 (r) | SLOW    |   3.271 (r) | FAST    |    0.157 |
ofm[4][5]          |   6.740 (r) | SLOW    |   3.267 (r) | FAST    |    0.149 |
ofm[4][6]          |   6.763 (r) | SLOW    |   3.263 (r) | FAST    |    0.172 |
ofm[4][7]          |   6.718 (r) | SLOW    |   3.224 (r) | FAST    |    0.127 |
ofm[4][8]          |   6.656 (r) | SLOW    |   3.203 (r) | FAST    |    0.065 |
ofm[4][9]          |   6.640 (r) | SLOW    |   3.189 (r) | FAST    |    0.048 |
ofm[4][10]         |   6.663 (r) | SLOW    |   3.203 (r) | FAST    |    0.072 |
ofm[4][11]         |   6.591 (r) | SLOW    |   3.174 (r) | FAST    |    0.000 |
ofm[4][12]         |   6.607 (r) | SLOW    |   3.186 (r) | FAST    |    0.016 |
ofm[4][13]         |   6.670 (r) | SLOW    |   3.212 (r) | FAST    |    0.079 |
ofm[4][14]         |   6.746 (r) | SLOW    |   3.252 (r) | FAST    |    0.155 |
ofm[4][15]         |   6.762 (r) | SLOW    |   3.266 (r) | FAST    |    0.171 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.777 (r) | SLOW    |   3.174 (r) | FAST    |    0.186 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.246 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[5][0]          |   6.828 (r) | SLOW    |   3.306 (r) | FAST    |    0.246 |
ofm[5][1]          |   6.582 (r) | SLOW    |   3.165 (r) | FAST    |    0.000 |
ofm[5][2]          |   6.804 (r) | SLOW    |   3.280 (r) | FAST    |    0.222 |
ofm[5][3]          |   6.759 (r) | SLOW    |   3.274 (r) | FAST    |    0.178 |
ofm[5][4]          |   6.797 (r) | SLOW    |   3.315 (r) | FAST    |    0.216 |
ofm[5][5]          |   6.779 (r) | SLOW    |   3.300 (r) | FAST    |    0.197 |
ofm[5][6]          |   6.780 (r) | SLOW    |   3.275 (r) | FAST    |    0.199 |
ofm[5][7]          |   6.766 (r) | SLOW    |   3.266 (r) | FAST    |    0.185 |
ofm[5][8]          |   6.696 (r) | SLOW    |   3.237 (r) | FAST    |    0.115 |
ofm[5][9]          |   6.666 (r) | SLOW    |   3.209 (r) | FAST    |    0.084 |
ofm[5][10]         |   6.678 (r) | SLOW    |   3.218 (r) | FAST    |    0.097 |
ofm[5][11]         |   6.629 (r) | SLOW    |   3.207 (r) | FAST    |    0.047 |
ofm[5][12]         |   6.648 (r) | SLOW    |   3.222 (r) | FAST    |    0.066 |
ofm[5][13]         |   6.705 (r) | SLOW    |   3.243 (r) | FAST    |    0.124 |
ofm[5][14]         |   6.771 (r) | SLOW    |   3.272 (r) | FAST    |    0.189 |
ofm[5][15]         |   6.798 (r) | SLOW    |   3.296 (r) | FAST    |    0.216 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.828 (r) | SLOW    |   3.165 (r) | FAST    |    0.246 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.093 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[6][0]          |   6.880 (r) | SLOW    |   3.210 (r) | FAST    |    0.039 |
ofm[6][1]          |   6.870 (r) | SLOW    |   3.179 (r) | FAST    |    0.029 |
ofm[6][2]          |   6.867 (r) | SLOW    |   3.177 (r) | FAST    |    0.026 |
ofm[6][3]          |   6.901 (r) | SLOW    |   3.209 (r) | FAST    |    0.060 |
ofm[6][4]          |   6.900 (r) | SLOW    |   3.208 (r) | FAST    |    0.059 |
ofm[6][5]          |   6.893 (r) | SLOW    |   3.202 (r) | FAST    |    0.052 |
ofm[6][6]          |   6.890 (r) | SLOW    |   3.199 (r) | FAST    |    0.049 |
ofm[6][7]          |   6.934 (r) | SLOW    |   3.225 (r) | FAST    |    0.093 |
ofm[6][8]          |   6.859 (r) | SLOW    |   3.189 (r) | FAST    |    0.018 |
ofm[6][9]          |   6.886 (r) | SLOW    |   3.195 (r) | FAST    |    0.044 |
ofm[6][10]         |   6.880 (r) | SLOW    |   3.189 (r) | FAST    |    0.039 |
ofm[6][11]         |   6.876 (r) | SLOW    |   3.186 (r) | FAST    |    0.034 |
ofm[6][12]         |   6.871 (r) | SLOW    |   3.181 (r) | FAST    |    0.030 |
ofm[6][13]         |   6.872 (r) | SLOW    |   3.181 (r) | FAST    |    0.030 |
ofm[6][14]         |   6.910 (r) | SLOW    |   3.200 (r) | FAST    |    0.069 |
ofm[6][15]         |   6.841 (r) | SLOW    |   3.174 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.934 (r) | SLOW    |   3.174 (r) | FAST    |    0.093 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.112 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[7][0]          |   6.853 (r) | SLOW    |   3.185 (r) | FAST    |    0.025 |
ofm[7][1]          |   6.862 (r) | SLOW    |   3.175 (r) | FAST    |    0.017 |
ofm[7][2]          |   6.866 (r) | SLOW    |   3.179 (r) | FAST    |    0.021 |
ofm[7][3]          |   6.877 (r) | SLOW    |   3.189 (r) | FAST    |    0.031 |
ofm[7][4]          |   6.876 (r) | SLOW    |   3.188 (r) | FAST    |    0.030 |
ofm[7][5]          |   6.861 (r) | SLOW    |   3.175 (r) | FAST    |    0.016 |
ofm[7][6]          |   6.860 (r) | SLOW    |   3.174 (r) | FAST    |    0.015 |
ofm[7][7]          |   6.847 (r) | SLOW    |   3.162 (r) | FAST    |    0.002 |
ofm[7][8]          |   6.845 (r) | SLOW    |   3.160 (r) | FAST    |    0.000 |
ofm[7][9]          |   6.958 (r) | SLOW    |   3.233 (r) | FAST    |    0.112 |
ofm[7][10]         |   6.864 (r) | SLOW    |   3.179 (r) | FAST    |    0.019 |
ofm[7][11]         |   6.868 (r) | SLOW    |   3.182 (r) | FAST    |    0.023 |
ofm[7][12]         |   6.873 (r) | SLOW    |   3.187 (r) | FAST    |    0.028 |
ofm[7][13]         |   6.866 (r) | SLOW    |   3.199 (r) | FAST    |    0.039 |
ofm[7][14]         |   6.851 (r) | SLOW    |   3.183 (r) | FAST    |    0.023 |
ofm[7][15]         |   6.872 (r) | SLOW    |   3.184 (r) | FAST    |    0.026 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.958 (r) | SLOW    |   3.160 (r) | FAST    |    0.112 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.099 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[8][0]          |   6.873 (r) | SLOW    |   3.186 (r) | FAST    |    0.047 |
ofm[8][1]          |   6.859 (r) | SLOW    |   3.191 (r) | FAST    |    0.052 |
ofm[8][2]          |   6.845 (r) | SLOW    |   3.177 (r) | FAST    |    0.038 |
ofm[8][3]          |   6.861 (r) | SLOW    |   3.192 (r) | FAST    |    0.053 |
ofm[8][4]          |   6.871 (r) | SLOW    |   3.200 (r) | FAST    |    0.061 |
ofm[8][5]          |   6.836 (r) | SLOW    |   3.145 (r) | FAST    |    0.006 |
ofm[8][6]          |   6.842 (r) | SLOW    |   3.152 (r) | FAST    |    0.013 |
ofm[8][7]          |   6.843 (r) | SLOW    |   3.152 (r) | FAST    |    0.014 |
ofm[8][8]          |   6.835 (r) | SLOW    |   3.144 (r) | FAST    |    0.006 |
ofm[8][9]          |   6.848 (r) | SLOW    |   3.158 (r) | FAST    |    0.019 |
ofm[8][10]         |   6.928 (r) | SLOW    |   3.199 (r) | FAST    |    0.099 |
ofm[8][11]         |   6.829 (r) | SLOW    |   3.139 (r) | FAST    |    0.000 |
ofm[8][12]         |   6.832 (r) | SLOW    |   3.141 (r) | FAST    |    0.003 |
ofm[8][13]         |   6.863 (r) | SLOW    |   3.172 (r) | FAST    |    0.034 |
ofm[8][14]         |   6.865 (r) | SLOW    |   3.173 (r) | FAST    |    0.036 |
ofm[8][15]         |   6.904 (r) | SLOW    |   3.174 (r) | FAST    |    0.074 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.928 (r) | SLOW    |   3.139 (r) | FAST    |    0.099 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk
Bus Skew: 0.111 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ofm[9][0]          |   6.981 (r) | SLOW    |   3.237 (r) | FAST    |    0.034 |
ofm[9][1]          |   6.984 (r) | SLOW    |   3.240 (r) | FAST    |    0.038 |
ofm[9][2]          |   6.972 (r) | SLOW    |   3.229 (r) | FAST    |    0.026 |
ofm[9][3]          |   6.965 (r) | SLOW    |   3.223 (r) | FAST    |    0.020 |
ofm[9][4]          |   6.979 (r) | SLOW    |   3.237 (r) | FAST    |    0.034 |
ofm[9][5]          |   6.981 (r) | SLOW    |   3.239 (r) | FAST    |    0.036 |
ofm[9][6]          |   7.058 (r) | SLOW    |   3.277 (r) | FAST    |    0.111 |
ofm[9][7]          |   6.961 (r) | SLOW    |   3.220 (r) | FAST    |    0.017 |
ofm[9][8]          |   6.957 (r) | SLOW    |   3.214 (r) | FAST    |    0.011 |
ofm[9][9]          |   6.958 (r) | SLOW    |   3.216 (r) | FAST    |    0.013 |
ofm[9][10]         |   6.967 (r) | SLOW    |   3.223 (r) | FAST    |    0.021 |
ofm[9][11]         |   6.952 (r) | SLOW    |   3.209 (r) | FAST    |    0.006 |
ofm[9][12]         |   6.946 (r) | SLOW    |   3.203 (r) | FAST    |    0.000 |
ofm[9][13]         |   6.947 (r) | SLOW    |   3.203 (r) | FAST    |    0.000 |
ofm[9][14]         |   6.972 (r) | SLOW    |   3.228 (r) | FAST    |    0.026 |
ofm[9][15]         |   6.966 (r) | SLOW    |   3.223 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.058 (r) | SLOW    |   3.203 (r) | FAST    |    0.111 |
-------------------+-------------+---------+-------------+---------+----------+



exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 23:03:58 2020...
