DIGEST 669f11e03fb96c591b78df3b515d0d24
FThieleUniversal.ThieleUniversal
R263:266 Coq.Lists.List <> <> lib
R268:270 Coq.micromega.Lia <> <> lib
R309:310 ThieleUniversal.TM <> <> lib
R312:320 ThieleUniversal.UTM_Rules <> <> lib
R322:332 ThieleUniversal.UTM_Program <> <> lib
R334:343 ThieleUniversal.UTM_Encode <> <> lib
R345:347 ThieleUniversal.CPU <> <> lib
R384:396 ThieleMachine.ThieleMachine <> <> lib
R398:407 ThieleMachine.Simulation <> <> lib
R409:422 ThieleMachine.EncodingBridge <> <> lib
R432:441 ThieleMachine.Simulation <> <> mod
R490:507 ThieleUniversal.TM <> <> modtype
mod 484:485 <> TU
R525:543 ThieleUniversal.CPU <> <> modtype
mod 517:520 <> UCPU
def 594:607 <> thiele_program
R611:614 ThieleMachine.ThieleMachine <> Prog rec
R619:640 ThieleMachine.Simulation <> utm_program def
def 655:671 <> cpu_program_words
R675:678 Coq.Init.Datatypes <> list ind
R680:682 Coq.Init.Datatypes <> nat ind
R689:696 Coq.Lists.List <> flat_map def
R728:753 ThieleUniversal.UTM_Program UTM_Program program_instrs def
R698:726 ThieleUniversal.UTM_Encode UTM_Encode encode_instr_words def
def 768:784 <> cpu_initial_state
R792:796 ThieleUniversal.ThieleUniversal <> TM rec
binder 787:788 <> tm:1
R807:817 ThieleUniversal.ThieleUniversal <> TMConfig def
binder 800:803 <> conf:2
R822:831 ThieleUniversal.ThieleUniversal <> State rec
R838:861 ThieleMachine.Simulation <> utm_cpu_state def
R863:864 ThieleUniversal.ThieleUniversal <> tm:1 var
R866:869 ThieleUniversal.ThieleUniversal <> conf:2 var
prf 932:951 <> cpu_rules_fit_window
binder 964:965 <> tm:3
R995:1002 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R972:991 ThieleMachine.Simulation <> rules_fit def
R993:994 ThieleUniversal.ThieleUniversal <> tm:3 var
R1057:1064 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R1003:1013 Coq.Lists.List <> length abbrev
R1016:1038 ThieleUniversal.UTM_Encode UTM_Encode encode_rules def
R1044:1054 ThieleUniversal.ThieleUniversal <> tm_rules proj
R1040:1041 ThieleUniversal.ThieleUniversal <> tm:3 var
R1092:1094 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R1065:1091 ThieleUniversal.UTM_Program UTM_Program TAPE_START_ADDR def
R1095:1122 ThieleUniversal.UTM_Program UTM_Program RULES_START_ADDR def
binder 1145:1148 <> Hfit:4
R1153:1156 ThieleUniversal.ThieleUniversal <> Hfit:4 var
binder 1145:1148 <> Hfit:5
R1153:1156 ThieleUniversal.ThieleUniversal <> Hfit:5 var
prf 1225:1244 <> cpu_program_is_blind
R1248:1263 ThieleMachine.Simulation <> Blind def
R1265:1278 ThieleUniversal.ThieleUniversal <> thiele_program def
R1294:1321 ThieleMachine.Simulation <> utm_program_blind thm
R1294:1321 ThieleMachine.Simulation <> utm_program_blind thm
prf 2045:2066 <> thiele_universal_recap
R2072:2078 Coq.Init.Logic <> ::type_scope:'exists'_x_'..'_x_','_x not
R2102:2107 Coq.Init.Logic <> ::type_scope:'exists'_x_'..'_x_','_x not
R2084:2101 ThieleMachine.ThieleMachine <> Prog rec
binder 2079:2080 <> tp:6
R2127:2134 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R2108:2123 ThieleMachine.Simulation <> Blind def
R2125:2126 ThieleUniversal.ThieleUniversal <> tp:6 var
R2148:2152 ThieleUniversal.ThieleUniversal <> TM rec
binder 2143:2144 <> tm:7
R2163:2173 ThieleUniversal.ThieleUniversal <> TMConfig def
binder 2156:2159 <> conf:8
R2181:2183 Coq.Init.Datatypes <> nat ind
binder 2177:2177 <> n:9
R2226:2235 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2193:2215 ThieleMachine.Simulation <> all_steps_ok def
R2217:2218 ThieleUniversal.ThieleUniversal <> tm:7 var
R2220:2223 ThieleUniversal.ThieleUniversal <> conf:8 var
R2225:2225 ThieleUniversal.ThieleUniversal <> n:9 var
R2259:2268 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2236:2255 ThieleMachine.Simulation <> rules_fit def
R2257:2258 ThieleUniversal.ThieleUniversal <> tm:7 var
R2376:2384 Coq.Init.Logic <> ::type_scope:x_'='_x not
R2269:2291 ThieleMachine.Simulation <> decode_state def
R2293:2294 ThieleUniversal.ThieleUniversal <> tm:7 var
R2305:2331 ThieleMachine.Simulation <> thiele_step_n_tm def
R2333:2334 ThieleUniversal.ThieleUniversal <> tm:7 var
R2336:2337 ThieleUniversal.ThieleUniversal <> tp:6 var
R2340:2363 ThieleMachine.Simulation <> encode_config def
R2365:2366 ThieleUniversal.ThieleUniversal <> tm:7 var
R2368:2371 ThieleUniversal.ThieleUniversal <> conf:8 var
R2374:2374 ThieleUniversal.ThieleUniversal <> n:9 var
R2385:2396 ThieleUniversal.ThieleUniversal <> tm_step_n def
R2398:2399 ThieleUniversal.ThieleUniversal <> tm:7 var
R2401:2404 ThieleUniversal.ThieleUniversal <> conf:8 var
R2406:2406 ThieleUniversal.ThieleUniversal <> n:9 var
R2425:2446 ThieleMachine.Simulation <> utm_program def
R2425:2446 ThieleMachine.Simulation <> utm_program def
R2468:2495 ThieleMachine.Simulation <> utm_program_blind thm
R2468:2495 ThieleMachine.Simulation <> utm_program_blind thm
R2540:2577 ThieleMachine.Simulation <> thiele_step_n_utm_simulates thm
R2540:2577 ThieleMachine.Simulation <> thiele_step_n_utm_simulates thm
prf 2669:2700 <> thiele_prefix_simulation_summary
binder 2713:2714 <> tm:10
binder 2716:2719 <> conf:11
binder 2721:2721 <> n:12
R2761:2768 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2728:2750 ThieleMachine.Simulation <> all_steps_ok def
R2752:2753 ThieleUniversal.ThieleUniversal <> tm:10 var
R2755:2758 ThieleUniversal.ThieleUniversal <> conf:11 var
R2760:2760 ThieleUniversal.ThieleUniversal <> n:12 var
R2792:2799 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2769:2788 ThieleMachine.Simulation <> rules_fit def
R2790:2791 ThieleUniversal.ThieleUniversal <> tm:10 var
R2934:2940 Coq.Init.Logic <> ::type_scope:x_'='_x not
R2800:2822 ThieleMachine.Simulation <> decode_state def
R2824:2825 ThieleUniversal.ThieleUniversal <> tm:10 var
R2834:2860 ThieleMachine.Simulation <> thiele_step_n_tm def
R2862:2863 ThieleUniversal.ThieleUniversal <> tm:10 var
R2865:2886 ThieleMachine.Simulation <> utm_program def
R2898:2921 ThieleMachine.Simulation <> encode_config def
R2923:2924 ThieleUniversal.ThieleUniversal <> tm:10 var
R2926:2929 ThieleUniversal.ThieleUniversal <> conf:11 var
R2932:2932 ThieleUniversal.ThieleUniversal <> n:12 var
R2941:2952 ThieleUniversal.ThieleUniversal <> tm_step_n def
R2954:2955 ThieleUniversal.ThieleUniversal <> tm:10 var
R2957:2960 ThieleUniversal.ThieleUniversal <> conf:11 var
R2962:2962 ThieleUniversal.ThieleUniversal <> n:12 var
R3010:3047 ThieleMachine.Simulation <> thiele_step_n_utm_simulates thm
R3010:3047 ThieleMachine.Simulation <> thiele_step_n_utm_simulates thm
rec 3127:3145 <> interpreter_witness
proj 3154:3169 <> interpreter_prog
proj 3181:3197 <> interpreter_blind
proj 3238:3254 <> interpreter_exact
R3173:3176 ThieleMachine.ThieleMachine <> Prog rec
R3201:3216 ThieleMachine.Simulation <> Blind def
R3218:3233 ThieleUniversal.ThieleUniversal <> interpreter_prog:14 meth
binder 3269:3270 <> tm:16
binder 3272:3275 <> conf:17
binder 3277:3277 <> n:18
R3319:3328 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3286:3308 ThieleMachine.Simulation <> all_steps_ok def
R3310:3311 ThieleUniversal.ThieleUniversal <> tm:16 var
R3313:3316 ThieleUniversal.ThieleUniversal <> conf:17 var
R3318:3318 ThieleUniversal.ThieleUniversal <> n:18 var
R3352:3361 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3329:3348 ThieleMachine.Simulation <> rules_fit def
R3350:3351 ThieleUniversal.ThieleUniversal <> tm:16 var
R3494:3502 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3362:3384 ThieleMachine.Simulation <> decode_state def
R3386:3387 ThieleUniversal.ThieleUniversal <> tm:16 var
R3398:3424 ThieleMachine.Simulation <> thiele_step_n_tm def
R3426:3427 ThieleUniversal.ThieleUniversal <> tm:16 var
R3429:3444 ThieleUniversal.ThieleUniversal <> interpreter_prog:14 meth
R3458:3481 ThieleMachine.Simulation <> encode_config def
R3483:3484 ThieleUniversal.ThieleUniversal <> tm:16 var
R3486:3489 ThieleUniversal.ThieleUniversal <> conf:17 var
R3492:3492 ThieleUniversal.ThieleUniversal <> n:18 var
R3503:3514 ThieleUniversal.ThieleUniversal <> tm_step_n def
R3516:3517 ThieleUniversal.ThieleUniversal <> tm:16 var
R3519:3522 ThieleUniversal.ThieleUniversal <> conf:17 var
R3524:3524 ThieleUniversal.ThieleUniversal <> n:18 var
def 3541:3564 <> thiele_universal_witness
R3568:3586 ThieleUniversal.ThieleUniversal <> interpreter_witness rec
R3608:3623 ThieleUniversal.ThieleUniversal <> interpreter_prog proj
R3608:3623 ThieleUniversal.ThieleUniversal <> interpreter_prog proj
R3608:3623 ThieleUniversal.ThieleUniversal <> interpreter_prog proj
R3656:3672 ThieleUniversal.ThieleUniversal <> interpreter_blind proj
R3656:3672 ThieleUniversal.ThieleUniversal <> interpreter_blind proj
R3628:3641 ThieleUniversal.ThieleUniversal <> thiele_program def
R3677:3696 ThieleUniversal.ThieleUniversal <> cpu_program_is_blind thm
R3608:3623 ThieleUniversal.ThieleUniversal <> interpreter_prog proj
R3608:3623 ThieleUniversal.ThieleUniversal <> interpreter_prog proj
R3608:3623 ThieleUniversal.ThieleUniversal <> interpreter_prog proj
R3656:3672 ThieleUniversal.ThieleUniversal <> interpreter_blind proj
R3656:3672 ThieleUniversal.ThieleUniversal <> interpreter_blind proj
R3628:3641 ThieleUniversal.ThieleUniversal <> thiele_program def
R3677:3696 ThieleUniversal.ThieleUniversal <> cpu_program_is_blind thm
R3740:3771 ThieleUniversal.ThieleUniversal <> thiele_prefix_simulation_summary thm
R3740:3771 ThieleUniversal.ThieleUniversal <> thiele_prefix_simulation_summary thm
prf 3865:3890 <> thiele_machine_subsumes_tm
binder 3903:3904 <> tm:20
binder 3906:3909 <> conf:21
binder 3911:3911 <> n:22
R3951:3958 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3918:3940 ThieleMachine.Simulation <> all_steps_ok def
R3942:3943 ThieleUniversal.ThieleUniversal <> tm:20 var
R3945:3948 ThieleUniversal.ThieleUniversal <> conf:21 var
R3950:3950 ThieleUniversal.ThieleUniversal <> n:22 var
R3982:3989 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3959:3978 ThieleMachine.Simulation <> rules_fit def
R3980:3981 ThieleUniversal.ThieleUniversal <> tm:20 var
R4145:4151 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3990:4012 ThieleMachine.Simulation <> decode_state def
R4014:4015 ThieleUniversal.ThieleUniversal <> tm:20 var
R4024:4050 ThieleMachine.Simulation <> thiele_step_n_tm def
R4052:4053 ThieleUniversal.ThieleUniversal <> tm:20 var
R4081:4096 ThieleUniversal.ThieleUniversal <> interpreter_prog proj
R4055:4078 ThieleUniversal.ThieleUniversal <> thiele_universal_witness def
R4109:4132 ThieleMachine.Simulation <> encode_config def
R4134:4135 ThieleUniversal.ThieleUniversal <> tm:20 var
R4137:4140 ThieleUniversal.ThieleUniversal <> conf:21 var
R4143:4143 ThieleUniversal.ThieleUniversal <> n:22 var
R4152:4163 ThieleUniversal.ThieleUniversal <> tm_step_n def
R4165:4166 ThieleUniversal.ThieleUniversal <> tm:20 var
R4168:4171 ThieleUniversal.ThieleUniversal <> conf:21 var
R4173:4173 ThieleUniversal.ThieleUniversal <> n:22 var
R4247:4263 ThieleUniversal.ThieleUniversal <> interpreter_exact proj
R4221:4244 ThieleUniversal.ThieleUniversal <> thiele_universal_witness def
R4247:4263 ThieleUniversal.ThieleUniversal <> interpreter_exact proj
R4221:4244 ThieleUniversal.ThieleUniversal <> thiele_universal_witness def
