# and-gate example

_A basic AND gate_

[GitHub Webpage](https://jeffdecola.github.io/my-systemverilog-examples/)

## VERILOG CODE

[and-gate.v](and-gate.v)
verilog code.

<p align="center">
    <img src="svgs/and-gate.svg"
    align="middle"
</p>

*I generated this figure using LaTeX in
[my-latex-graphs](https://github.com/JeffDeCola/my-latex-graphs/tree/master/electrical-engineering/logic/and-gate)
repo.*

## RUN

This will created a `.vcd` file.

```bash
sh run-test.sh
```

## CHECK WAVEFORM

Check you waveform using your `.vcd` file with a waveform viewer like
[GTKWave](https://github.com/JeffDeCola/my-cheat-sheets/tree/master/hardware/tools/simulation/gtkwave-cheat-sheet).
