{
    "code": "module TopModule (\n    input wire clk,\n    input wire reset,\n    input wire shift_ena,\n    input wire count_ena,\n    input wire data,\n    output reg [3:0] q\n);\n\n    always @(posedge clk) begin\n        if (reset) begin\n            q <= 4'b0000;\n        end else if (shift_ena && !count_ena) begin\n            q <= {data, q[3:1]};\n        end else if (count_ena && !shift_ena) begin\n            q <= q - 1'b1;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 1886,
        "passfail": "R"
    }
}