
AfficheurTournant_Partie3_Exo31.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001504  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080015c4  080015c4  000115c4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080015f4  080015f4  000115f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080015f8  080015f8  000115f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000c4  20000000  080015fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000ec  200000c4  080016c0  000200c4  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200001b0  080016c0  000201b0  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
  9 .debug_info   000099ee  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000018bd  00000000  00000000  00029ada  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005786  00000000  00000000  0002b397  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000708  00000000  00000000  00030b20  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000a28  00000000  00000000  00031228  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003a82  00000000  00000000  00031c50  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000287c  00000000  00000000  000356d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00037f4e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001580  00000000  00000000  00037fcc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000c4 	.word	0x200000c4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080015ac 	.word	0x080015ac

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000c8 	.word	0x200000c8
 8000104:	080015ac 	.word	0x080015ac

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80003f4:	b570      	push	{r4, r5, r6, lr}
 80003f6:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80003f8:	20fa      	movs	r0, #250	; 0xfa
 80003fa:	4b0d      	ldr	r3, [pc, #52]	; (8000430 <HAL_InitTick+0x3c>)
 80003fc:	0080      	lsls	r0, r0, #2
 80003fe:	7819      	ldrb	r1, [r3, #0]
 8000400:	f7ff fe82 	bl	8000108 <__udivsi3>
 8000404:	4b0b      	ldr	r3, [pc, #44]	; (8000434 <HAL_InitTick+0x40>)
 8000406:	0001      	movs	r1, r0
 8000408:	6818      	ldr	r0, [r3, #0]
 800040a:	f7ff fe7d 	bl	8000108 <__udivsi3>
 800040e:	f000 f873 	bl	80004f8 <HAL_SYSTICK_Config>
 8000412:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8000414:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000416:	2c00      	cmp	r4, #0
 8000418:	d109      	bne.n	800042e <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800041a:	2d03      	cmp	r5, #3
 800041c:	d807      	bhi.n	800042e <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800041e:	3802      	subs	r0, #2
 8000420:	0022      	movs	r2, r4
 8000422:	0029      	movs	r1, r5
 8000424:	f000 f82c 	bl	8000480 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000428:	0020      	movs	r0, r4
 800042a:	4b03      	ldr	r3, [pc, #12]	; (8000438 <HAL_InitTick+0x44>)
 800042c:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 800042e:	bd70      	pop	{r4, r5, r6, pc}
 8000430:	20000000 	.word	0x20000000
 8000434:	200000c0 	.word	0x200000c0
 8000438:	20000004 	.word	0x20000004

0800043c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800043c:	2310      	movs	r3, #16
 800043e:	4a06      	ldr	r2, [pc, #24]	; (8000458 <HAL_Init+0x1c>)
{
 8000440:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000442:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000444:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000446:	430b      	orrs	r3, r1
 8000448:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800044a:	f7ff ffd3 	bl	80003f4 <HAL_InitTick>
  HAL_MspInit();
 800044e:	f000 ff97 	bl	8001380 <HAL_MspInit>
}
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			; (mov r8, r8)
 8000458:	40022000 	.word	0x40022000

0800045c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800045c:	4a03      	ldr	r2, [pc, #12]	; (800046c <HAL_IncTick+0x10>)
 800045e:	4b04      	ldr	r3, [pc, #16]	; (8000470 <HAL_IncTick+0x14>)
 8000460:	6811      	ldr	r1, [r2, #0]
 8000462:	781b      	ldrb	r3, [r3, #0]
 8000464:	185b      	adds	r3, r3, r1
 8000466:	6013      	str	r3, [r2, #0]
}
 8000468:	4770      	bx	lr
 800046a:	46c0      	nop			; (mov r8, r8)
 800046c:	200000ec 	.word	0x200000ec
 8000470:	20000000 	.word	0x20000000

08000474 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000474:	4b01      	ldr	r3, [pc, #4]	; (800047c <HAL_GetTick+0x8>)
 8000476:	6818      	ldr	r0, [r3, #0]
}
 8000478:	4770      	bx	lr
 800047a:	46c0      	nop			; (mov r8, r8)
 800047c:	200000ec 	.word	0x200000ec

08000480 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000480:	b570      	push	{r4, r5, r6, lr}
 8000482:	0189      	lsls	r1, r1, #6
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000484:	2800      	cmp	r0, #0
 8000486:	db12      	blt.n	80004ae <HAL_NVIC_SetPriority+0x2e>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000488:	0883      	lsrs	r3, r0, #2
 800048a:	4a13      	ldr	r2, [pc, #76]	; (80004d8 <HAL_NVIC_SetPriority+0x58>)
 800048c:	2403      	movs	r4, #3
 800048e:	009b      	lsls	r3, r3, #2
 8000490:	189b      	adds	r3, r3, r2
 8000492:	22ff      	movs	r2, #255	; 0xff
 8000494:	4020      	ands	r0, r4
 8000496:	40a0      	lsls	r0, r4
 8000498:	0014      	movs	r4, r2
 800049a:	25c0      	movs	r5, #192	; 0xc0
 800049c:	4084      	lsls	r4, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800049e:	4011      	ands	r1, r2
 80004a0:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004a2:	00ad      	lsls	r5, r5, #2
 80004a4:	595e      	ldr	r6, [r3, r5]
 80004a6:	43a6      	bics	r6, r4
 80004a8:	4331      	orrs	r1, r6
 80004aa:	5159      	str	r1, [r3, r5]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80004ac:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004ae:	2403      	movs	r4, #3
 80004b0:	230f      	movs	r3, #15
 80004b2:	b2c0      	uxtb	r0, r0
 80004b4:	4003      	ands	r3, r0
 80004b6:	4020      	ands	r0, r4
 80004b8:	40a0      	lsls	r0, r4
 80004ba:	34fc      	adds	r4, #252	; 0xfc
 80004bc:	0025      	movs	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004be:	4021      	ands	r1, r4
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004c0:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004c2:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004c4:	3b08      	subs	r3, #8
 80004c6:	4a05      	ldr	r2, [pc, #20]	; (80004dc <HAL_NVIC_SetPriority+0x5c>)
 80004c8:	089b      	lsrs	r3, r3, #2
 80004ca:	009b      	lsls	r3, r3, #2
 80004cc:	189b      	adds	r3, r3, r2
 80004ce:	69da      	ldr	r2, [r3, #28]
 80004d0:	43aa      	bics	r2, r5
 80004d2:	4311      	orrs	r1, r2
 80004d4:	61d9      	str	r1, [r3, #28]
 80004d6:	e7e9      	b.n	80004ac <HAL_NVIC_SetPriority+0x2c>
 80004d8:	e000e100 	.word	0xe000e100
 80004dc:	e000ed00 	.word	0xe000ed00

080004e0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80004e0:	2800      	cmp	r0, #0
 80004e2:	db05      	blt.n	80004f0 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004e4:	231f      	movs	r3, #31
 80004e6:	4018      	ands	r0, r3
 80004e8:	3b1e      	subs	r3, #30
 80004ea:	4083      	lsls	r3, r0
 80004ec:	4a01      	ldr	r2, [pc, #4]	; (80004f4 <HAL_NVIC_EnableIRQ+0x14>)
 80004ee:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80004f0:	4770      	bx	lr
 80004f2:	46c0      	nop			; (mov r8, r8)
 80004f4:	e000e100 	.word	0xe000e100

080004f8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80004f8:	4a09      	ldr	r2, [pc, #36]	; (8000520 <HAL_SYSTICK_Config+0x28>)
 80004fa:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 80004fc:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80004fe:	4293      	cmp	r3, r2
 8000500:	d80d      	bhi.n	800051e <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000502:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000504:	4a07      	ldr	r2, [pc, #28]	; (8000524 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000506:	4808      	ldr	r0, [pc, #32]	; (8000528 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000508:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800050a:	6a03      	ldr	r3, [r0, #32]
 800050c:	0609      	lsls	r1, r1, #24
 800050e:	021b      	lsls	r3, r3, #8
 8000510:	0a1b      	lsrs	r3, r3, #8
 8000512:	430b      	orrs	r3, r1
 8000514:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000516:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000518:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800051a:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800051c:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800051e:	4770      	bx	lr
 8000520:	00ffffff 	.word	0x00ffffff
 8000524:	e000e010 	.word	0xe000e010
 8000528:	e000ed00 	.word	0xe000ed00

0800052c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800052c:	4b05      	ldr	r3, [pc, #20]	; (8000544 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800052e:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000530:	2804      	cmp	r0, #4
 8000532:	d102      	bne.n	800053a <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000534:	4310      	orrs	r0, r2
 8000536:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000538:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800053a:	2104      	movs	r1, #4
 800053c:	438a      	bics	r2, r1
 800053e:	601a      	str	r2, [r3, #0]
}
 8000540:	e7fa      	b.n	8000538 <HAL_SYSTICK_CLKSourceConfig+0xc>
 8000542:	46c0      	nop			; (mov r8, r8)
 8000544:	e000e010 	.word	0xe000e010

08000548 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000548:	4770      	bx	lr

0800054a <HAL_SYSTICK_IRQHandler>:
{
 800054a:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 800054c:	f7ff fffc 	bl	8000548 <HAL_SYSTICK_Callback>
}
 8000550:	bd10      	pop	{r4, pc}
	...

08000554 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000554:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000556:	680b      	ldr	r3, [r1, #0]
{ 
 8000558:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800055a:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00u;
 800055c:	2300      	movs	r3, #0
{ 
 800055e:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000560:	9a02      	ldr	r2, [sp, #8]
 8000562:	40da      	lsrs	r2, r3
 8000564:	d101      	bne.n	800056a <HAL_GPIO_Init+0x16>
      }
    }

    position++;
  } 
}
 8000566:	b007      	add	sp, #28
 8000568:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800056a:	2201      	movs	r2, #1
 800056c:	409a      	lsls	r2, r3
 800056e:	9203      	str	r2, [sp, #12]
 8000570:	9903      	ldr	r1, [sp, #12]
 8000572:	9a02      	ldr	r2, [sp, #8]
 8000574:	400a      	ands	r2, r1
 8000576:	9200      	str	r2, [sp, #0]
    if (iocurrent != 0x00u)
 8000578:	d100      	bne.n	800057c <HAL_GPIO_Init+0x28>
 800057a:	e08c      	b.n	8000696 <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800057c:	9a01      	ldr	r2, [sp, #4]
 800057e:	2110      	movs	r1, #16
 8000580:	6852      	ldr	r2, [r2, #4]
 8000582:	0016      	movs	r6, r2
 8000584:	438e      	bics	r6, r1
 8000586:	2e02      	cmp	r6, #2
 8000588:	d10e      	bne.n	80005a8 <HAL_GPIO_Init+0x54>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800058a:	2507      	movs	r5, #7
 800058c:	401d      	ands	r5, r3
 800058e:	00ad      	lsls	r5, r5, #2
 8000590:	3901      	subs	r1, #1
 8000592:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3u];
 8000594:	08dc      	lsrs	r4, r3, #3
 8000596:	00a4      	lsls	r4, r4, #2
 8000598:	1904      	adds	r4, r0, r4
 800059a:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800059c:	438f      	bics	r7, r1
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800059e:	9901      	ldr	r1, [sp, #4]
 80005a0:	6909      	ldr	r1, [r1, #16]
 80005a2:	40a9      	lsls	r1, r5
 80005a4:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3u] = temp;
 80005a6:	6227      	str	r7, [r4, #32]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80005a8:	2403      	movs	r4, #3
 80005aa:	005f      	lsls	r7, r3, #1
 80005ac:	40bc      	lsls	r4, r7
 80005ae:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 80005b0:	6805      	ldr	r5, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80005b2:	3e01      	subs	r6, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80005b4:	4025      	ands	r5, r4
 80005b6:	46ac      	mov	ip, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80005b8:	2503      	movs	r5, #3
 80005ba:	4015      	ands	r5, r2
 80005bc:	40bd      	lsls	r5, r7
 80005be:	4661      	mov	r1, ip
 80005c0:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 80005c2:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80005c4:	2e01      	cmp	r6, #1
 80005c6:	d80f      	bhi.n	80005e8 <HAL_GPIO_Init+0x94>
        temp |= (GPIO_Init->Speed << (position * 2u));
 80005c8:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR;
 80005ca:	6886      	ldr	r6, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80005cc:	68cd      	ldr	r5, [r1, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80005ce:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 80005d0:	40bd      	lsls	r5, r7
 80005d2:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 80005d4:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 80005d6:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80005d8:	9903      	ldr	r1, [sp, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80005da:	0915      	lsrs	r5, r2, #4
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80005dc:	438e      	bics	r6, r1
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80005de:	2101      	movs	r1, #1
 80005e0:	400d      	ands	r5, r1
 80005e2:	409d      	lsls	r5, r3
 80005e4:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 80005e6:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 80005e8:	68c5      	ldr	r5, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80005ea:	9901      	ldr	r1, [sp, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80005ec:	402c      	ands	r4, r5
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80005ee:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80005f0:	2180      	movs	r1, #128	; 0x80
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80005f2:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80005f4:	0549      	lsls	r1, r1, #21
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80005f6:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 80005f8:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80005fa:	420a      	tst	r2, r1
 80005fc:	d04b      	beq.n	8000696 <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005fe:	2101      	movs	r1, #1
 8000600:	4c26      	ldr	r4, [pc, #152]	; (800069c <HAL_GPIO_Init+0x148>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000602:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000604:	69a5      	ldr	r5, [r4, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000606:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000608:	430d      	orrs	r5, r1
 800060a:	61a5      	str	r5, [r4, #24]
 800060c:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 800060e:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000610:	400c      	ands	r4, r1
 8000612:	9405      	str	r4, [sp, #20]
 8000614:	9c05      	ldr	r4, [sp, #20]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000616:	240f      	movs	r4, #15
 8000618:	4921      	ldr	r1, [pc, #132]	; (80006a0 <HAL_GPIO_Init+0x14c>)
 800061a:	00ad      	lsls	r5, r5, #2
 800061c:	00b6      	lsls	r6, r6, #2
 800061e:	186d      	adds	r5, r5, r1
 8000620:	40b4      	lsls	r4, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000622:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2u];
 8000624:	68af      	ldr	r7, [r5, #8]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000626:	05c9      	lsls	r1, r1, #23
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000628:	43a7      	bics	r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800062a:	2400      	movs	r4, #0
 800062c:	4288      	cmp	r0, r1
 800062e:	d00c      	beq.n	800064a <HAL_GPIO_Init+0xf6>
 8000630:	491c      	ldr	r1, [pc, #112]	; (80006a4 <HAL_GPIO_Init+0x150>)
 8000632:	3401      	adds	r4, #1
 8000634:	4288      	cmp	r0, r1
 8000636:	d008      	beq.n	800064a <HAL_GPIO_Init+0xf6>
 8000638:	491b      	ldr	r1, [pc, #108]	; (80006a8 <HAL_GPIO_Init+0x154>)
 800063a:	3401      	adds	r4, #1
 800063c:	4288      	cmp	r0, r1
 800063e:	d004      	beq.n	800064a <HAL_GPIO_Init+0xf6>
 8000640:	491a      	ldr	r1, [pc, #104]	; (80006ac <HAL_GPIO_Init+0x158>)
 8000642:	3403      	adds	r4, #3
 8000644:	4288      	cmp	r0, r1
 8000646:	d100      	bne.n	800064a <HAL_GPIO_Init+0xf6>
 8000648:	3c02      	subs	r4, #2
 800064a:	40b4      	lsls	r4, r6
        temp &= ~(iocurrent);
 800064c:	9900      	ldr	r1, [sp, #0]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800064e:	433c      	orrs	r4, r7
          temp |= iocurrent;
 8000650:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000652:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 8000654:	4c16      	ldr	r4, [pc, #88]	; (80006b0 <HAL_GPIO_Init+0x15c>)
        temp &= ~(iocurrent);
 8000656:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 8000658:	6827      	ldr	r7, [r4, #0]
          temp |= iocurrent;
 800065a:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800065c:	03d1      	lsls	r1, r2, #15
 800065e:	d401      	bmi.n	8000664 <HAL_GPIO_Init+0x110>
        temp &= ~(iocurrent);
 8000660:	003e      	movs	r6, r7
 8000662:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 8000664:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 8000666:	6867      	ldr	r7, [r4, #4]
          temp |= iocurrent;
 8000668:	9e00      	ldr	r6, [sp, #0]
 800066a:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800066c:	0391      	lsls	r1, r2, #14
 800066e:	d401      	bmi.n	8000674 <HAL_GPIO_Init+0x120>
        temp &= ~(iocurrent);
 8000670:	003e      	movs	r6, r7
 8000672:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 8000674:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 8000676:	68a7      	ldr	r7, [r4, #8]
          temp |= iocurrent;
 8000678:	9e00      	ldr	r6, [sp, #0]
 800067a:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800067c:	02d1      	lsls	r1, r2, #11
 800067e:	d401      	bmi.n	8000684 <HAL_GPIO_Init+0x130>
        temp &= ~(iocurrent);
 8000680:	003e      	movs	r6, r7
 8000682:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 8000684:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 8000686:	68e6      	ldr	r6, [r4, #12]
          temp |= iocurrent;
 8000688:	9f00      	ldr	r7, [sp, #0]
 800068a:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800068c:	0292      	lsls	r2, r2, #10
 800068e:	d401      	bmi.n	8000694 <HAL_GPIO_Init+0x140>
        temp &= ~(iocurrent);
 8000690:	402e      	ands	r6, r5
 8000692:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 8000694:	60e7      	str	r7, [r4, #12]
    position++;
 8000696:	3301      	adds	r3, #1
 8000698:	e762      	b.n	8000560 <HAL_GPIO_Init+0xc>
 800069a:	46c0      	nop			; (mov r8, r8)
 800069c:	40021000 	.word	0x40021000
 80006a0:	40010000 	.word	0x40010000
 80006a4:	48000400 	.word	0x48000400
 80006a8:	48000800 	.word	0x48000800
 80006ac:	48000c00 	.word	0x48000c00
 80006b0:	40010400 	.word	0x40010400

080006b4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80006b4:	2a00      	cmp	r2, #0
 80006b6:	d001      	beq.n	80006bc <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80006b8:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80006ba:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80006bc:	6281      	str	r1, [r0, #40]	; 0x28
}
 80006be:	e7fc      	b.n	80006ba <HAL_GPIO_WritePin+0x6>

080006c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80006c0:	4b04      	ldr	r3, [pc, #16]	; (80006d4 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 80006c2:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80006c4:	695a      	ldr	r2, [r3, #20]
 80006c6:	4210      	tst	r0, r2
 80006c8:	d002      	beq.n	80006d0 <HAL_GPIO_EXTI_IRQHandler+0x10>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80006ca:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80006cc:	f000 fe2e 	bl	800132c <HAL_GPIO_EXTI_Callback>
  }
}
 80006d0:	bd10      	pop	{r4, pc}
 80006d2:	46c0      	nop			; (mov r8, r8)
 80006d4:	40010400 	.word	0x40010400

080006d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80006d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006da:	0004      	movs	r4, r0
 80006dc:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80006de:	2800      	cmp	r0, #0
 80006e0:	d102      	bne.n	80006e8 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80006e2:	2001      	movs	r0, #1
      }
    }
  }

  return HAL_OK;
}
 80006e4:	b005      	add	sp, #20
 80006e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80006e8:	6803      	ldr	r3, [r0, #0]
 80006ea:	07db      	lsls	r3, r3, #31
 80006ec:	d42e      	bmi.n	800074c <HAL_RCC_OscConfig+0x74>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80006ee:	6823      	ldr	r3, [r4, #0]
 80006f0:	079b      	lsls	r3, r3, #30
 80006f2:	d47e      	bmi.n	80007f2 <HAL_RCC_OscConfig+0x11a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80006f4:	6823      	ldr	r3, [r4, #0]
 80006f6:	071b      	lsls	r3, r3, #28
 80006f8:	d500      	bpl.n	80006fc <HAL_RCC_OscConfig+0x24>
 80006fa:	e0ba      	b.n	8000872 <HAL_RCC_OscConfig+0x19a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80006fc:	6823      	ldr	r3, [r4, #0]
 80006fe:	075b      	lsls	r3, r3, #29
 8000700:	d500      	bpl.n	8000704 <HAL_RCC_OscConfig+0x2c>
 8000702:	e0dd      	b.n	80008c0 <HAL_RCC_OscConfig+0x1e8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000704:	6823      	ldr	r3, [r4, #0]
 8000706:	06db      	lsls	r3, r3, #27
 8000708:	d51a      	bpl.n	8000740 <HAL_RCC_OscConfig+0x68>
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800070a:	6962      	ldr	r2, [r4, #20]
 800070c:	4db4      	ldr	r5, [pc, #720]	; (80009e0 <HAL_RCC_OscConfig+0x308>)
 800070e:	2304      	movs	r3, #4
 8000710:	2a01      	cmp	r2, #1
 8000712:	d000      	beq.n	8000716 <HAL_RCC_OscConfig+0x3e>
 8000714:	e149      	b.n	80009aa <HAL_RCC_OscConfig+0x2d2>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000716:	6b69      	ldr	r1, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000718:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800071a:	430b      	orrs	r3, r1
 800071c:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 800071e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000720:	431a      	orrs	r2, r3
 8000722:	636a      	str	r2, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000724:	f7ff fea6 	bl	8000474 <HAL_GetTick>
 8000728:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800072a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800072c:	4233      	tst	r3, r6
 800072e:	d100      	bne.n	8000732 <HAL_RCC_OscConfig+0x5a>
 8000730:	e134      	b.n	800099c <HAL_RCC_OscConfig+0x2c4>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000732:	21f8      	movs	r1, #248	; 0xf8
 8000734:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000736:	69a3      	ldr	r3, [r4, #24]
 8000738:	438a      	bics	r2, r1
 800073a:	00db      	lsls	r3, r3, #3
 800073c:	4313      	orrs	r3, r2
 800073e:	636b      	str	r3, [r5, #52]	; 0x34
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000740:	6a23      	ldr	r3, [r4, #32]
 8000742:	2b00      	cmp	r3, #0
 8000744:	d000      	beq.n	8000748 <HAL_RCC_OscConfig+0x70>
 8000746:	e157      	b.n	80009f8 <HAL_RCC_OscConfig+0x320>
  return HAL_OK;
 8000748:	2000      	movs	r0, #0
 800074a:	e7cb      	b.n	80006e4 <HAL_RCC_OscConfig+0xc>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800074c:	210c      	movs	r1, #12
 800074e:	4da4      	ldr	r5, [pc, #656]	; (80009e0 <HAL_RCC_OscConfig+0x308>)
 8000750:	686a      	ldr	r2, [r5, #4]
 8000752:	400a      	ands	r2, r1
 8000754:	2a04      	cmp	r2, #4
 8000756:	d006      	beq.n	8000766 <HAL_RCC_OscConfig+0x8e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000758:	686b      	ldr	r3, [r5, #4]
 800075a:	400b      	ands	r3, r1
 800075c:	2b08      	cmp	r3, #8
 800075e:	d109      	bne.n	8000774 <HAL_RCC_OscConfig+0x9c>
 8000760:	686b      	ldr	r3, [r5, #4]
 8000762:	03db      	lsls	r3, r3, #15
 8000764:	d506      	bpl.n	8000774 <HAL_RCC_OscConfig+0x9c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000766:	682b      	ldr	r3, [r5, #0]
 8000768:	039b      	lsls	r3, r3, #14
 800076a:	d5c0      	bpl.n	80006ee <HAL_RCC_OscConfig+0x16>
 800076c:	6863      	ldr	r3, [r4, #4]
 800076e:	2b00      	cmp	r3, #0
 8000770:	d1bd      	bne.n	80006ee <HAL_RCC_OscConfig+0x16>
 8000772:	e7b6      	b.n	80006e2 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000774:	6863      	ldr	r3, [r4, #4]
 8000776:	2b01      	cmp	r3, #1
 8000778:	d113      	bne.n	80007a2 <HAL_RCC_OscConfig+0xca>
 800077a:	2380      	movs	r3, #128	; 0x80
 800077c:	682a      	ldr	r2, [r5, #0]
 800077e:	025b      	lsls	r3, r3, #9
 8000780:	4313      	orrs	r3, r2
 8000782:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000784:	f7ff fe76 	bl	8000474 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000788:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 800078a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800078c:	02b6      	lsls	r6, r6, #10
 800078e:	682b      	ldr	r3, [r5, #0]
 8000790:	4233      	tst	r3, r6
 8000792:	d1ac      	bne.n	80006ee <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000794:	f7ff fe6e 	bl	8000474 <HAL_GetTick>
 8000798:	1bc0      	subs	r0, r0, r7
 800079a:	2864      	cmp	r0, #100	; 0x64
 800079c:	d9f7      	bls.n	800078e <HAL_RCC_OscConfig+0xb6>
            return HAL_TIMEOUT;
 800079e:	2003      	movs	r0, #3
 80007a0:	e7a0      	b.n	80006e4 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d115      	bne.n	80007d2 <HAL_RCC_OscConfig+0xfa>
 80007a6:	682b      	ldr	r3, [r5, #0]
 80007a8:	4a8e      	ldr	r2, [pc, #568]	; (80009e4 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007aa:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007ac:	4013      	ands	r3, r2
 80007ae:	602b      	str	r3, [r5, #0]
 80007b0:	682b      	ldr	r3, [r5, #0]
 80007b2:	4a8d      	ldr	r2, [pc, #564]	; (80009e8 <HAL_RCC_OscConfig+0x310>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007b4:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007b6:	4013      	ands	r3, r2
 80007b8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80007ba:	f7ff fe5b 	bl	8000474 <HAL_GetTick>
 80007be:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007c0:	682b      	ldr	r3, [r5, #0]
 80007c2:	4233      	tst	r3, r6
 80007c4:	d093      	beq.n	80006ee <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80007c6:	f7ff fe55 	bl	8000474 <HAL_GetTick>
 80007ca:	1bc0      	subs	r0, r0, r7
 80007cc:	2864      	cmp	r0, #100	; 0x64
 80007ce:	d9f7      	bls.n	80007c0 <HAL_RCC_OscConfig+0xe8>
 80007d0:	e7e5      	b.n	800079e <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007d2:	2b05      	cmp	r3, #5
 80007d4:	d105      	bne.n	80007e2 <HAL_RCC_OscConfig+0x10a>
 80007d6:	2380      	movs	r3, #128	; 0x80
 80007d8:	682a      	ldr	r2, [r5, #0]
 80007da:	02db      	lsls	r3, r3, #11
 80007dc:	4313      	orrs	r3, r2
 80007de:	602b      	str	r3, [r5, #0]
 80007e0:	e7cb      	b.n	800077a <HAL_RCC_OscConfig+0xa2>
 80007e2:	682b      	ldr	r3, [r5, #0]
 80007e4:	4a7f      	ldr	r2, [pc, #508]	; (80009e4 <HAL_RCC_OscConfig+0x30c>)
 80007e6:	4013      	ands	r3, r2
 80007e8:	602b      	str	r3, [r5, #0]
 80007ea:	682b      	ldr	r3, [r5, #0]
 80007ec:	4a7e      	ldr	r2, [pc, #504]	; (80009e8 <HAL_RCC_OscConfig+0x310>)
 80007ee:	4013      	ands	r3, r2
 80007f0:	e7c7      	b.n	8000782 <HAL_RCC_OscConfig+0xaa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80007f2:	220c      	movs	r2, #12
 80007f4:	4d7a      	ldr	r5, [pc, #488]	; (80009e0 <HAL_RCC_OscConfig+0x308>)
 80007f6:	686b      	ldr	r3, [r5, #4]
 80007f8:	4213      	tst	r3, r2
 80007fa:	d006      	beq.n	800080a <HAL_RCC_OscConfig+0x132>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80007fc:	686b      	ldr	r3, [r5, #4]
 80007fe:	4013      	ands	r3, r2
 8000800:	2b08      	cmp	r3, #8
 8000802:	d111      	bne.n	8000828 <HAL_RCC_OscConfig+0x150>
 8000804:	686b      	ldr	r3, [r5, #4]
 8000806:	03db      	lsls	r3, r3, #15
 8000808:	d40e      	bmi.n	8000828 <HAL_RCC_OscConfig+0x150>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800080a:	682b      	ldr	r3, [r5, #0]
 800080c:	079b      	lsls	r3, r3, #30
 800080e:	d503      	bpl.n	8000818 <HAL_RCC_OscConfig+0x140>
 8000810:	68e3      	ldr	r3, [r4, #12]
 8000812:	2b01      	cmp	r3, #1
 8000814:	d000      	beq.n	8000818 <HAL_RCC_OscConfig+0x140>
 8000816:	e764      	b.n	80006e2 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000818:	21f8      	movs	r1, #248	; 0xf8
 800081a:	682a      	ldr	r2, [r5, #0]
 800081c:	6923      	ldr	r3, [r4, #16]
 800081e:	438a      	bics	r2, r1
 8000820:	00db      	lsls	r3, r3, #3
 8000822:	4313      	orrs	r3, r2
 8000824:	602b      	str	r3, [r5, #0]
 8000826:	e765      	b.n	80006f4 <HAL_RCC_OscConfig+0x1c>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000828:	68e2      	ldr	r2, [r4, #12]
 800082a:	2301      	movs	r3, #1
 800082c:	2a00      	cmp	r2, #0
 800082e:	d00f      	beq.n	8000850 <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_ENABLE();
 8000830:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000832:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8000834:	4313      	orrs	r3, r2
 8000836:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000838:	f7ff fe1c 	bl	8000474 <HAL_GetTick>
 800083c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800083e:	682b      	ldr	r3, [r5, #0]
 8000840:	4233      	tst	r3, r6
 8000842:	d1e9      	bne.n	8000818 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000844:	f7ff fe16 	bl	8000474 <HAL_GetTick>
 8000848:	1bc0      	subs	r0, r0, r7
 800084a:	2802      	cmp	r0, #2
 800084c:	d9f7      	bls.n	800083e <HAL_RCC_OscConfig+0x166>
 800084e:	e7a6      	b.n	800079e <HAL_RCC_OscConfig+0xc6>
        __HAL_RCC_HSI_DISABLE();
 8000850:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000852:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8000854:	439a      	bics	r2, r3
 8000856:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 8000858:	f7ff fe0c 	bl	8000474 <HAL_GetTick>
 800085c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800085e:	682b      	ldr	r3, [r5, #0]
 8000860:	4233      	tst	r3, r6
 8000862:	d100      	bne.n	8000866 <HAL_RCC_OscConfig+0x18e>
 8000864:	e746      	b.n	80006f4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000866:	f7ff fe05 	bl	8000474 <HAL_GetTick>
 800086a:	1bc0      	subs	r0, r0, r7
 800086c:	2802      	cmp	r0, #2
 800086e:	d9f6      	bls.n	800085e <HAL_RCC_OscConfig+0x186>
 8000870:	e795      	b.n	800079e <HAL_RCC_OscConfig+0xc6>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000872:	69e2      	ldr	r2, [r4, #28]
 8000874:	2301      	movs	r3, #1
 8000876:	4d5a      	ldr	r5, [pc, #360]	; (80009e0 <HAL_RCC_OscConfig+0x308>)
 8000878:	2a00      	cmp	r2, #0
 800087a:	d010      	beq.n	800089e <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_LSI_ENABLE();
 800087c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800087e:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8000880:	4313      	orrs	r3, r2
 8000882:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000884:	f7ff fdf6 	bl	8000474 <HAL_GetTick>
 8000888:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800088a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800088c:	4233      	tst	r3, r6
 800088e:	d000      	beq.n	8000892 <HAL_RCC_OscConfig+0x1ba>
 8000890:	e734      	b.n	80006fc <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000892:	f7ff fdef 	bl	8000474 <HAL_GetTick>
 8000896:	1bc0      	subs	r0, r0, r7
 8000898:	2802      	cmp	r0, #2
 800089a:	d9f6      	bls.n	800088a <HAL_RCC_OscConfig+0x1b2>
 800089c:	e77f      	b.n	800079e <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_LSI_DISABLE();
 800089e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008a0:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 80008a2:	439a      	bics	r2, r3
 80008a4:	626a      	str	r2, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80008a6:	f7ff fde5 	bl	8000474 <HAL_GetTick>
 80008aa:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008ac:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80008ae:	4233      	tst	r3, r6
 80008b0:	d100      	bne.n	80008b4 <HAL_RCC_OscConfig+0x1dc>
 80008b2:	e723      	b.n	80006fc <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80008b4:	f7ff fdde 	bl	8000474 <HAL_GetTick>
 80008b8:	1bc0      	subs	r0, r0, r7
 80008ba:	2802      	cmp	r0, #2
 80008bc:	d9f6      	bls.n	80008ac <HAL_RCC_OscConfig+0x1d4>
 80008be:	e76e      	b.n	800079e <HAL_RCC_OscConfig+0xc6>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80008c0:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80008c2:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80008c4:	4d46      	ldr	r5, [pc, #280]	; (80009e0 <HAL_RCC_OscConfig+0x308>)
 80008c6:	0552      	lsls	r2, r2, #21
 80008c8:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 80008ca:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80008cc:	4213      	tst	r3, r2
 80008ce:	d108      	bne.n	80008e2 <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 80008d0:	69eb      	ldr	r3, [r5, #28]
 80008d2:	4313      	orrs	r3, r2
 80008d4:	61eb      	str	r3, [r5, #28]
 80008d6:	69eb      	ldr	r3, [r5, #28]
 80008d8:	4013      	ands	r3, r2
 80008da:	9303      	str	r3, [sp, #12]
 80008dc:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80008de:	2301      	movs	r3, #1
 80008e0:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80008e2:	2780      	movs	r7, #128	; 0x80
 80008e4:	4e41      	ldr	r6, [pc, #260]	; (80009ec <HAL_RCC_OscConfig+0x314>)
 80008e6:	007f      	lsls	r7, r7, #1
 80008e8:	6833      	ldr	r3, [r6, #0]
 80008ea:	423b      	tst	r3, r7
 80008ec:	d006      	beq.n	80008fc <HAL_RCC_OscConfig+0x224>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008ee:	68a3      	ldr	r3, [r4, #8]
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d113      	bne.n	800091c <HAL_RCC_OscConfig+0x244>
 80008f4:	6a2a      	ldr	r2, [r5, #32]
 80008f6:	4313      	orrs	r3, r2
 80008f8:	622b      	str	r3, [r5, #32]
 80008fa:	e030      	b.n	800095e <HAL_RCC_OscConfig+0x286>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80008fc:	6833      	ldr	r3, [r6, #0]
 80008fe:	433b      	orrs	r3, r7
 8000900:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000902:	f7ff fdb7 	bl	8000474 <HAL_GetTick>
 8000906:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000908:	6833      	ldr	r3, [r6, #0]
 800090a:	423b      	tst	r3, r7
 800090c:	d1ef      	bne.n	80008ee <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800090e:	f7ff fdb1 	bl	8000474 <HAL_GetTick>
 8000912:	9b01      	ldr	r3, [sp, #4]
 8000914:	1ac0      	subs	r0, r0, r3
 8000916:	2864      	cmp	r0, #100	; 0x64
 8000918:	d9f6      	bls.n	8000908 <HAL_RCC_OscConfig+0x230>
 800091a:	e740      	b.n	800079e <HAL_RCC_OscConfig+0xc6>
 800091c:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800091e:	2b00      	cmp	r3, #0
 8000920:	d114      	bne.n	800094c <HAL_RCC_OscConfig+0x274>
 8000922:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000924:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000926:	4393      	bics	r3, r2
 8000928:	622b      	str	r3, [r5, #32]
 800092a:	6a2b      	ldr	r3, [r5, #32]
 800092c:	3203      	adds	r2, #3
 800092e:	4393      	bics	r3, r2
 8000930:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8000932:	f7ff fd9f 	bl	8000474 <HAL_GetTick>
 8000936:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000938:	6a2b      	ldr	r3, [r5, #32]
 800093a:	423b      	tst	r3, r7
 800093c:	d025      	beq.n	800098a <HAL_RCC_OscConfig+0x2b2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800093e:	f7ff fd99 	bl	8000474 <HAL_GetTick>
 8000942:	4b2b      	ldr	r3, [pc, #172]	; (80009f0 <HAL_RCC_OscConfig+0x318>)
 8000944:	1b80      	subs	r0, r0, r6
 8000946:	4298      	cmp	r0, r3
 8000948:	d9f6      	bls.n	8000938 <HAL_RCC_OscConfig+0x260>
 800094a:	e728      	b.n	800079e <HAL_RCC_OscConfig+0xc6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800094c:	2b05      	cmp	r3, #5
 800094e:	d10b      	bne.n	8000968 <HAL_RCC_OscConfig+0x290>
 8000950:	6a29      	ldr	r1, [r5, #32]
 8000952:	3b01      	subs	r3, #1
 8000954:	430b      	orrs	r3, r1
 8000956:	622b      	str	r3, [r5, #32]
 8000958:	6a2b      	ldr	r3, [r5, #32]
 800095a:	431a      	orrs	r2, r3
 800095c:	622a      	str	r2, [r5, #32]
      tickstart = HAL_GetTick();
 800095e:	f7ff fd89 	bl	8000474 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000962:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8000964:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000966:	e00d      	b.n	8000984 <HAL_RCC_OscConfig+0x2ac>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000968:	6a2b      	ldr	r3, [r5, #32]
 800096a:	4393      	bics	r3, r2
 800096c:	2204      	movs	r2, #4
 800096e:	622b      	str	r3, [r5, #32]
 8000970:	6a2b      	ldr	r3, [r5, #32]
 8000972:	4393      	bics	r3, r2
 8000974:	e7c0      	b.n	80008f8 <HAL_RCC_OscConfig+0x220>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000976:	f7ff fd7d 	bl	8000474 <HAL_GetTick>
 800097a:	4b1d      	ldr	r3, [pc, #116]	; (80009f0 <HAL_RCC_OscConfig+0x318>)
 800097c:	1b80      	subs	r0, r0, r6
 800097e:	4298      	cmp	r0, r3
 8000980:	d900      	bls.n	8000984 <HAL_RCC_OscConfig+0x2ac>
 8000982:	e70c      	b.n	800079e <HAL_RCC_OscConfig+0xc6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000984:	6a2b      	ldr	r3, [r5, #32]
 8000986:	423b      	tst	r3, r7
 8000988:	d0f5      	beq.n	8000976 <HAL_RCC_OscConfig+0x29e>
    if(pwrclkchanged == SET)
 800098a:	9b00      	ldr	r3, [sp, #0]
 800098c:	2b01      	cmp	r3, #1
 800098e:	d000      	beq.n	8000992 <HAL_RCC_OscConfig+0x2ba>
 8000990:	e6b8      	b.n	8000704 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000992:	69eb      	ldr	r3, [r5, #28]
 8000994:	4a17      	ldr	r2, [pc, #92]	; (80009f4 <HAL_RCC_OscConfig+0x31c>)
 8000996:	4013      	ands	r3, r2
 8000998:	61eb      	str	r3, [r5, #28]
 800099a:	e6b3      	b.n	8000704 <HAL_RCC_OscConfig+0x2c>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800099c:	f7ff fd6a 	bl	8000474 <HAL_GetTick>
 80009a0:	1bc0      	subs	r0, r0, r7
 80009a2:	2802      	cmp	r0, #2
 80009a4:	d800      	bhi.n	80009a8 <HAL_RCC_OscConfig+0x2d0>
 80009a6:	e6c0      	b.n	800072a <HAL_RCC_OscConfig+0x52>
 80009a8:	e6f9      	b.n	800079e <HAL_RCC_OscConfig+0xc6>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80009aa:	3205      	adds	r2, #5
 80009ac:	d103      	bne.n	80009b6 <HAL_RCC_OscConfig+0x2de>
      __HAL_RCC_HSI14ADC_ENABLE();
 80009ae:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80009b0:	439a      	bics	r2, r3
 80009b2:	636a      	str	r2, [r5, #52]	; 0x34
 80009b4:	e6bd      	b.n	8000732 <HAL_RCC_OscConfig+0x5a>
      __HAL_RCC_HSI14ADC_DISABLE();
 80009b6:	6b6a      	ldr	r2, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80009b8:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80009ba:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 80009bc:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 80009be:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 80009c0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80009c2:	4393      	bics	r3, r2
 80009c4:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80009c6:	f7ff fd55 	bl	8000474 <HAL_GetTick>
 80009ca:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80009cc:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80009ce:	4233      	tst	r3, r6
 80009d0:	d100      	bne.n	80009d4 <HAL_RCC_OscConfig+0x2fc>
 80009d2:	e6b5      	b.n	8000740 <HAL_RCC_OscConfig+0x68>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80009d4:	f7ff fd4e 	bl	8000474 <HAL_GetTick>
 80009d8:	1bc0      	subs	r0, r0, r7
 80009da:	2802      	cmp	r0, #2
 80009dc:	d9f6      	bls.n	80009cc <HAL_RCC_OscConfig+0x2f4>
 80009de:	e6de      	b.n	800079e <HAL_RCC_OscConfig+0xc6>
 80009e0:	40021000 	.word	0x40021000
 80009e4:	fffeffff 	.word	0xfffeffff
 80009e8:	fffbffff 	.word	0xfffbffff
 80009ec:	40007000 	.word	0x40007000
 80009f0:	00001388 	.word	0x00001388
 80009f4:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80009f8:	200c      	movs	r0, #12
 80009fa:	4a35      	ldr	r2, [pc, #212]	; (8000ad0 <HAL_RCC_OscConfig+0x3f8>)
 80009fc:	6851      	ldr	r1, [r2, #4]
 80009fe:	0015      	movs	r5, r2
 8000a00:	4001      	ands	r1, r0
 8000a02:	2908      	cmp	r1, #8
 8000a04:	d047      	beq.n	8000a96 <HAL_RCC_OscConfig+0x3be>
 8000a06:	4a33      	ldr	r2, [pc, #204]	; (8000ad4 <HAL_RCC_OscConfig+0x3fc>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a08:	2b02      	cmp	r3, #2
 8000a0a:	d132      	bne.n	8000a72 <HAL_RCC_OscConfig+0x39a>
        __HAL_RCC_PLL_DISABLE();
 8000a0c:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a0e:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8000a10:	4013      	ands	r3, r2
 8000a12:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000a14:	f7ff fd2e 	bl	8000474 <HAL_GetTick>
 8000a18:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a1a:	04b6      	lsls	r6, r6, #18
 8000a1c:	682b      	ldr	r3, [r5, #0]
 8000a1e:	4233      	tst	r3, r6
 8000a20:	d121      	bne.n	8000a66 <HAL_RCC_OscConfig+0x38e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000a22:	220f      	movs	r2, #15
 8000a24:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8000a26:	4393      	bics	r3, r2
 8000a28:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000a2a:	4313      	orrs	r3, r2
 8000a2c:	62eb      	str	r3, [r5, #44]	; 0x2c
 8000a2e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000a30:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000a32:	686a      	ldr	r2, [r5, #4]
 8000a34:	430b      	orrs	r3, r1
 8000a36:	4928      	ldr	r1, [pc, #160]	; (8000ad8 <HAL_RCC_OscConfig+0x400>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a38:	2480      	movs	r4, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000a3a:	400a      	ands	r2, r1
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000a40:	2380      	movs	r3, #128	; 0x80
 8000a42:	682a      	ldr	r2, [r5, #0]
 8000a44:	045b      	lsls	r3, r3, #17
 8000a46:	4313      	orrs	r3, r2
 8000a48:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000a4a:	f7ff fd13 	bl	8000474 <HAL_GetTick>
 8000a4e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a50:	04a4      	lsls	r4, r4, #18
 8000a52:	682b      	ldr	r3, [r5, #0]
 8000a54:	4223      	tst	r3, r4
 8000a56:	d000      	beq.n	8000a5a <HAL_RCC_OscConfig+0x382>
 8000a58:	e676      	b.n	8000748 <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a5a:	f7ff fd0b 	bl	8000474 <HAL_GetTick>
 8000a5e:	1b80      	subs	r0, r0, r6
 8000a60:	2802      	cmp	r0, #2
 8000a62:	d9f6      	bls.n	8000a52 <HAL_RCC_OscConfig+0x37a>
 8000a64:	e69b      	b.n	800079e <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a66:	f7ff fd05 	bl	8000474 <HAL_GetTick>
 8000a6a:	1bc0      	subs	r0, r0, r7
 8000a6c:	2802      	cmp	r0, #2
 8000a6e:	d9d5      	bls.n	8000a1c <HAL_RCC_OscConfig+0x344>
 8000a70:	e695      	b.n	800079e <HAL_RCC_OscConfig+0xc6>
        __HAL_RCC_PLL_DISABLE();
 8000a72:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a74:	2480      	movs	r4, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8000a76:	4013      	ands	r3, r2
 8000a78:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000a7a:	f7ff fcfb 	bl	8000474 <HAL_GetTick>
 8000a7e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a80:	04a4      	lsls	r4, r4, #18
 8000a82:	682b      	ldr	r3, [r5, #0]
 8000a84:	4223      	tst	r3, r4
 8000a86:	d100      	bne.n	8000a8a <HAL_RCC_OscConfig+0x3b2>
 8000a88:	e65e      	b.n	8000748 <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a8a:	f7ff fcf3 	bl	8000474 <HAL_GetTick>
 8000a8e:	1b80      	subs	r0, r0, r6
 8000a90:	2802      	cmp	r0, #2
 8000a92:	d9f6      	bls.n	8000a82 <HAL_RCC_OscConfig+0x3aa>
 8000a94:	e683      	b.n	800079e <HAL_RCC_OscConfig+0xc6>
        return HAL_ERROR;
 8000a96:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000a98:	2b01      	cmp	r3, #1
 8000a9a:	d100      	bne.n	8000a9e <HAL_RCC_OscConfig+0x3c6>
 8000a9c:	e622      	b.n	80006e4 <HAL_RCC_OscConfig+0xc>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000a9e:	2180      	movs	r1, #128	; 0x80
        pll_config  = RCC->CFGR;
 8000aa0:	6853      	ldr	r3, [r2, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000aa2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8000aa4:	0249      	lsls	r1, r1, #9
        pll_config2 = RCC->CFGR2;
 8000aa6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000aa8:	4019      	ands	r1, r3
        return HAL_ERROR;
 8000aaa:	2001      	movs	r0, #1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000aac:	42a9      	cmp	r1, r5
 8000aae:	d000      	beq.n	8000ab2 <HAL_RCC_OscConfig+0x3da>
 8000ab0:	e618      	b.n	80006e4 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000ab2:	210f      	movs	r1, #15
 8000ab4:	400a      	ands	r2, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ab6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000ab8:	428a      	cmp	r2, r1
 8000aba:	d000      	beq.n	8000abe <HAL_RCC_OscConfig+0x3e6>
 8000abc:	e612      	b.n	80006e4 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8000abe:	20f0      	movs	r0, #240	; 0xf0
 8000ac0:	0380      	lsls	r0, r0, #14
 8000ac2:	4003      	ands	r3, r0
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000ac4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000ac6:	1a1b      	subs	r3, r3, r0
 8000ac8:	1e58      	subs	r0, r3, #1
 8000aca:	4183      	sbcs	r3, r0
    return HAL_ERROR;
 8000acc:	b2d8      	uxtb	r0, r3
 8000ace:	e609      	b.n	80006e4 <HAL_RCC_OscConfig+0xc>
 8000ad0:	40021000 	.word	0x40021000
 8000ad4:	feffffff 	.word	0xfeffffff
 8000ad8:	ffc2ffff 	.word	0xffc2ffff

08000adc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000adc:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000ade:	4c14      	ldr	r4, [pc, #80]	; (8000b30 <HAL_RCC_GetSysClockFreq+0x54>)
{
 8000ae0:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000ae2:	2210      	movs	r2, #16
 8000ae4:	0021      	movs	r1, r4
 8000ae6:	4668      	mov	r0, sp
 8000ae8:	f000 fd56 	bl	8001598 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000aec:	0021      	movs	r1, r4
 8000aee:	ad04      	add	r5, sp, #16
 8000af0:	2210      	movs	r2, #16
 8000af2:	3110      	adds	r1, #16
 8000af4:	0028      	movs	r0, r5
 8000af6:	f000 fd4f 	bl	8001598 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000afa:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000afc:	4e0d      	ldr	r6, [pc, #52]	; (8000b34 <HAL_RCC_GetSysClockFreq+0x58>)
 8000afe:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000b00:	401a      	ands	r2, r3
 8000b02:	2a08      	cmp	r2, #8
 8000b04:	d111      	bne.n	8000b2a <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000b06:	200f      	movs	r0, #15
 8000b08:	466a      	mov	r2, sp
 8000b0a:	0c99      	lsrs	r1, r3, #18
 8000b0c:	4001      	ands	r1, r0
 8000b0e:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000b10:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8000b12:	4002      	ands	r2, r0
 8000b14:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000b16:	03db      	lsls	r3, r3, #15
 8000b18:	d505      	bpl.n	8000b26 <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8000b1a:	4807      	ldr	r0, [pc, #28]	; (8000b38 <HAL_RCC_GetSysClockFreq+0x5c>)
 8000b1c:	f7ff faf4 	bl	8000108 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8000b20:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000b22:	b008      	add	sp, #32
 8000b24:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8000b26:	4805      	ldr	r0, [pc, #20]	; (8000b3c <HAL_RCC_GetSysClockFreq+0x60>)
 8000b28:	e7fa      	b.n	8000b20 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 8000b2a:	4803      	ldr	r0, [pc, #12]	; (8000b38 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 8000b2c:	e7f9      	b.n	8000b22 <HAL_RCC_GetSysClockFreq+0x46>
 8000b2e:	46c0      	nop			; (mov r8, r8)
 8000b30:	080015c4 	.word	0x080015c4
 8000b34:	40021000 	.word	0x40021000
 8000b38:	007a1200 	.word	0x007a1200
 8000b3c:	003d0900 	.word	0x003d0900

08000b40 <HAL_RCC_ClockConfig>:
{
 8000b40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000b42:	0005      	movs	r5, r0
 8000b44:	000f      	movs	r7, r1
  if(RCC_ClkInitStruct == NULL)
 8000b46:	2800      	cmp	r0, #0
 8000b48:	d101      	bne.n	8000b4e <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8000b4a:	2001      	movs	r0, #1
}
 8000b4c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000b4e:	2201      	movs	r2, #1
 8000b50:	4c37      	ldr	r4, [pc, #220]	; (8000c30 <HAL_RCC_ClockConfig+0xf0>)
 8000b52:	6823      	ldr	r3, [r4, #0]
 8000b54:	4013      	ands	r3, r2
 8000b56:	428b      	cmp	r3, r1
 8000b58:	d31c      	bcc.n	8000b94 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000b5a:	6829      	ldr	r1, [r5, #0]
 8000b5c:	078b      	lsls	r3, r1, #30
 8000b5e:	d422      	bmi.n	8000ba6 <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000b60:	07cb      	lsls	r3, r1, #31
 8000b62:	d42f      	bmi.n	8000bc4 <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000b64:	2301      	movs	r3, #1
 8000b66:	6822      	ldr	r2, [r4, #0]
 8000b68:	401a      	ands	r2, r3
 8000b6a:	4297      	cmp	r7, r2
 8000b6c:	d351      	bcc.n	8000c12 <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b6e:	682b      	ldr	r3, [r5, #0]
 8000b70:	4c30      	ldr	r4, [pc, #192]	; (8000c34 <HAL_RCC_ClockConfig+0xf4>)
 8000b72:	075b      	lsls	r3, r3, #29
 8000b74:	d454      	bmi.n	8000c20 <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000b76:	f7ff ffb1 	bl	8000adc <HAL_RCC_GetSysClockFreq>
 8000b7a:	6863      	ldr	r3, [r4, #4]
 8000b7c:	4a2e      	ldr	r2, [pc, #184]	; (8000c38 <HAL_RCC_ClockConfig+0xf8>)
 8000b7e:	061b      	lsls	r3, r3, #24
 8000b80:	0f1b      	lsrs	r3, r3, #28
 8000b82:	5cd3      	ldrb	r3, [r2, r3]
 8000b84:	40d8      	lsrs	r0, r3
 8000b86:	4b2d      	ldr	r3, [pc, #180]	; (8000c3c <HAL_RCC_ClockConfig+0xfc>)
 8000b88:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000b8a:	2000      	movs	r0, #0
 8000b8c:	f7ff fc32 	bl	80003f4 <HAL_InitTick>
  return HAL_OK;
 8000b90:	2000      	movs	r0, #0
 8000b92:	e7db      	b.n	8000b4c <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b94:	6823      	ldr	r3, [r4, #0]
 8000b96:	4393      	bics	r3, r2
 8000b98:	430b      	orrs	r3, r1
 8000b9a:	6023      	str	r3, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000b9c:	6823      	ldr	r3, [r4, #0]
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	4299      	cmp	r1, r3
 8000ba2:	d1d2      	bne.n	8000b4a <HAL_RCC_ClockConfig+0xa>
 8000ba4:	e7d9      	b.n	8000b5a <HAL_RCC_ClockConfig+0x1a>
 8000ba6:	4a23      	ldr	r2, [pc, #140]	; (8000c34 <HAL_RCC_ClockConfig+0xf4>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ba8:	074b      	lsls	r3, r1, #29
 8000baa:	d504      	bpl.n	8000bb6 <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8000bac:	23e0      	movs	r3, #224	; 0xe0
 8000bae:	6850      	ldr	r0, [r2, #4]
 8000bb0:	00db      	lsls	r3, r3, #3
 8000bb2:	4303      	orrs	r3, r0
 8000bb4:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000bb6:	20f0      	movs	r0, #240	; 0xf0
 8000bb8:	6853      	ldr	r3, [r2, #4]
 8000bba:	4383      	bics	r3, r0
 8000bbc:	68a8      	ldr	r0, [r5, #8]
 8000bbe:	4303      	orrs	r3, r0
 8000bc0:	6053      	str	r3, [r2, #4]
 8000bc2:	e7cd      	b.n	8000b60 <HAL_RCC_ClockConfig+0x20>
 8000bc4:	4e1b      	ldr	r6, [pc, #108]	; (8000c34 <HAL_RCC_ClockConfig+0xf4>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bc6:	686a      	ldr	r2, [r5, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bc8:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bca:	2a01      	cmp	r2, #1
 8000bcc:	d119      	bne.n	8000c02 <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bce:	039b      	lsls	r3, r3, #14
 8000bd0:	d5bb      	bpl.n	8000b4a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000bd2:	2103      	movs	r1, #3
 8000bd4:	6873      	ldr	r3, [r6, #4]
 8000bd6:	438b      	bics	r3, r1
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000bdc:	f7ff fc4a 	bl	8000474 <HAL_GetTick>
 8000be0:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000be2:	230c      	movs	r3, #12
 8000be4:	6872      	ldr	r2, [r6, #4]
 8000be6:	401a      	ands	r2, r3
 8000be8:	686b      	ldr	r3, [r5, #4]
 8000bea:	009b      	lsls	r3, r3, #2
 8000bec:	429a      	cmp	r2, r3
 8000bee:	d0b9      	beq.n	8000b64 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000bf0:	f7ff fc40 	bl	8000474 <HAL_GetTick>
 8000bf4:	9b01      	ldr	r3, [sp, #4]
 8000bf6:	1ac0      	subs	r0, r0, r3
 8000bf8:	4b11      	ldr	r3, [pc, #68]	; (8000c40 <HAL_RCC_ClockConfig+0x100>)
 8000bfa:	4298      	cmp	r0, r3
 8000bfc:	d9f1      	bls.n	8000be2 <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 8000bfe:	2003      	movs	r0, #3
 8000c00:	e7a4      	b.n	8000b4c <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000c02:	2a02      	cmp	r2, #2
 8000c04:	d102      	bne.n	8000c0c <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c06:	019b      	lsls	r3, r3, #6
 8000c08:	d4e3      	bmi.n	8000bd2 <HAL_RCC_ClockConfig+0x92>
 8000c0a:	e79e      	b.n	8000b4a <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c0c:	079b      	lsls	r3, r3, #30
 8000c0e:	d4e0      	bmi.n	8000bd2 <HAL_RCC_ClockConfig+0x92>
 8000c10:	e79b      	b.n	8000b4a <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c12:	6822      	ldr	r2, [r4, #0]
 8000c14:	439a      	bics	r2, r3
 8000c16:	6022      	str	r2, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c18:	6822      	ldr	r2, [r4, #0]
 8000c1a:	421a      	tst	r2, r3
 8000c1c:	d195      	bne.n	8000b4a <HAL_RCC_ClockConfig+0xa>
 8000c1e:	e7a6      	b.n	8000b6e <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000c20:	6863      	ldr	r3, [r4, #4]
 8000c22:	4a08      	ldr	r2, [pc, #32]	; (8000c44 <HAL_RCC_ClockConfig+0x104>)
 8000c24:	4013      	ands	r3, r2
 8000c26:	68ea      	ldr	r2, [r5, #12]
 8000c28:	4313      	orrs	r3, r2
 8000c2a:	6063      	str	r3, [r4, #4]
 8000c2c:	e7a3      	b.n	8000b76 <HAL_RCC_ClockConfig+0x36>
 8000c2e:	46c0      	nop			; (mov r8, r8)
 8000c30:	40022000 	.word	0x40022000
 8000c34:	40021000 	.word	0x40021000
 8000c38:	080015e4 	.word	0x080015e4
 8000c3c:	200000c0 	.word	0x200000c0
 8000c40:	00001388 	.word	0x00001388
 8000c44:	fffff8ff 	.word	0xfffff8ff

08000c48 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000c48:	4b01      	ldr	r3, [pc, #4]	; (8000c50 <HAL_RCC_GetHCLKFreq+0x8>)
 8000c4a:	6818      	ldr	r0, [r3, #0]
}
 8000c4c:	4770      	bx	lr
 8000c4e:	46c0      	nop			; (mov r8, r8)
 8000c50:	200000c0 	.word	0x200000c0

08000c54 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000c54:	2201      	movs	r2, #1
 8000c56:	6803      	ldr	r3, [r0, #0]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000c58:	2007      	movs	r0, #7
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000c5a:	68d9      	ldr	r1, [r3, #12]
 8000c5c:	4311      	orrs	r1, r2
 8000c5e:	60d9      	str	r1, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8000c60:	6899      	ldr	r1, [r3, #8]
 8000c62:	4001      	ands	r1, r0
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8000c64:	2906      	cmp	r1, #6
 8000c66:	d002      	beq.n	8000c6e <HAL_TIM_Base_Start_IT+0x1a>
  {
    __HAL_TIM_ENABLE(htim);
 8000c68:	6819      	ldr	r1, [r3, #0]
 8000c6a:	430a      	orrs	r2, r1
 8000c6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8000c6e:	2000      	movs	r0, #0
 8000c70:	4770      	bx	lr

08000c72 <HAL_TIM_OC_DelayElapsedCallback>:
 8000c72:	4770      	bx	lr

08000c74 <HAL_TIM_IC_CaptureCallback>:
 8000c74:	4770      	bx	lr

08000c76 <HAL_TIM_PWM_PulseFinishedCallback>:
 8000c76:	4770      	bx	lr

08000c78 <HAL_TIM_TriggerCallback>:
 8000c78:	4770      	bx	lr

08000c7a <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000c7a:	2202      	movs	r2, #2
 8000c7c:	6803      	ldr	r3, [r0, #0]
{
 8000c7e:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000c80:	6919      	ldr	r1, [r3, #16]
{
 8000c82:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000c84:	4211      	tst	r1, r2
 8000c86:	d00e      	beq.n	8000ca6 <HAL_TIM_IRQHandler+0x2c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8000c88:	68d9      	ldr	r1, [r3, #12]
 8000c8a:	4211      	tst	r1, r2
 8000c8c:	d00b      	beq.n	8000ca6 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000c8e:	3a05      	subs	r2, #5
 8000c90:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000c92:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000c94:	3204      	adds	r2, #4
 8000c96:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000c98:	079b      	lsls	r3, r3, #30
 8000c9a:	d100      	bne.n	8000c9e <HAL_TIM_IRQHandler+0x24>
 8000c9c:	e079      	b.n	8000d92 <HAL_TIM_IRQHandler+0x118>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8000c9e:	f7ff ffe9 	bl	8000c74 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000ca6:	2204      	movs	r2, #4
 8000ca8:	6823      	ldr	r3, [r4, #0]
 8000caa:	6919      	ldr	r1, [r3, #16]
 8000cac:	4211      	tst	r1, r2
 8000cae:	d010      	beq.n	8000cd2 <HAL_TIM_IRQHandler+0x58>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8000cb0:	68d9      	ldr	r1, [r3, #12]
 8000cb2:	4211      	tst	r1, r2
 8000cb4:	d00d      	beq.n	8000cd2 <HAL_TIM_IRQHandler+0x58>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000cb6:	3a09      	subs	r2, #9
 8000cb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000cba:	3207      	adds	r2, #7
 8000cbc:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000cbe:	699a      	ldr	r2, [r3, #24]
 8000cc0:	23c0      	movs	r3, #192	; 0xc0
 8000cc2:	009b      	lsls	r3, r3, #2
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000cc4:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000cc6:	421a      	tst	r2, r3
 8000cc8:	d069      	beq.n	8000d9e <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 8000cca:	f7ff ffd3 	bl	8000c74 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000cd2:	2208      	movs	r2, #8
 8000cd4:	6823      	ldr	r3, [r4, #0]
 8000cd6:	6919      	ldr	r1, [r3, #16]
 8000cd8:	4211      	tst	r1, r2
 8000cda:	d00e      	beq.n	8000cfa <HAL_TIM_IRQHandler+0x80>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8000cdc:	68d9      	ldr	r1, [r3, #12]
 8000cde:	4211      	tst	r1, r2
 8000ce0:	d00b      	beq.n	8000cfa <HAL_TIM_IRQHandler+0x80>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000ce2:	3a11      	subs	r2, #17
 8000ce4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000ce6:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000ce8:	320d      	adds	r2, #13
 8000cea:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000cec:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000cee:	079b      	lsls	r3, r3, #30
 8000cf0:	d05b      	beq.n	8000daa <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 8000cf2:	f7ff ffbf 	bl	8000c74 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000cfa:	2210      	movs	r2, #16
 8000cfc:	6823      	ldr	r3, [r4, #0]
 8000cfe:	6919      	ldr	r1, [r3, #16]
 8000d00:	4211      	tst	r1, r2
 8000d02:	d010      	beq.n	8000d26 <HAL_TIM_IRQHandler+0xac>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8000d04:	68d9      	ldr	r1, [r3, #12]
 8000d06:	4211      	tst	r1, r2
 8000d08:	d00d      	beq.n	8000d26 <HAL_TIM_IRQHandler+0xac>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000d0a:	3a21      	subs	r2, #33	; 0x21
 8000d0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000d0e:	3219      	adds	r2, #25
 8000d10:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000d12:	69da      	ldr	r2, [r3, #28]
 8000d14:	23c0      	movs	r3, #192	; 0xc0
 8000d16:	009b      	lsls	r3, r3, #2
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8000d18:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000d1a:	421a      	tst	r2, r3
 8000d1c:	d04b      	beq.n	8000db6 <HAL_TIM_IRQHandler+0x13c>
        HAL_TIM_IC_CaptureCallback(htim);
 8000d1e:	f7ff ffa9 	bl	8000c74 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000d22:	2300      	movs	r3, #0
 8000d24:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000d26:	2201      	movs	r2, #1
 8000d28:	6823      	ldr	r3, [r4, #0]
 8000d2a:	6919      	ldr	r1, [r3, #16]
 8000d2c:	4211      	tst	r1, r2
 8000d2e:	d007      	beq.n	8000d40 <HAL_TIM_IRQHandler+0xc6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8000d30:	68d9      	ldr	r1, [r3, #12]
 8000d32:	4211      	tst	r1, r2
 8000d34:	d004      	beq.n	8000d40 <HAL_TIM_IRQHandler+0xc6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000d36:	3a03      	subs	r2, #3
 8000d38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8000d3a:	0020      	movs	r0, r4
 8000d3c:	f000 fb00 	bl	8001340 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000d40:	2280      	movs	r2, #128	; 0x80
 8000d42:	6823      	ldr	r3, [r4, #0]
 8000d44:	6919      	ldr	r1, [r3, #16]
 8000d46:	4211      	tst	r1, r2
 8000d48:	d008      	beq.n	8000d5c <HAL_TIM_IRQHandler+0xe2>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8000d4a:	68d9      	ldr	r1, [r3, #12]
 8000d4c:	4211      	tst	r1, r2
 8000d4e:	d005      	beq.n	8000d5c <HAL_TIM_IRQHandler+0xe2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000d50:	3a02      	subs	r2, #2
 8000d52:	3aff      	subs	r2, #255	; 0xff
 8000d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8000d56:	0020      	movs	r0, r4
 8000d58:	f000 f977 	bl	800104a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000d5c:	2240      	movs	r2, #64	; 0x40
 8000d5e:	6823      	ldr	r3, [r4, #0]
 8000d60:	6919      	ldr	r1, [r3, #16]
 8000d62:	4211      	tst	r1, r2
 8000d64:	d007      	beq.n	8000d76 <HAL_TIM_IRQHandler+0xfc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8000d66:	68d9      	ldr	r1, [r3, #12]
 8000d68:	4211      	tst	r1, r2
 8000d6a:	d004      	beq.n	8000d76 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000d6c:	3a81      	subs	r2, #129	; 0x81
 8000d6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8000d70:	0020      	movs	r0, r4
 8000d72:	f7ff ff81 	bl	8000c78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000d76:	2220      	movs	r2, #32
 8000d78:	6823      	ldr	r3, [r4, #0]
 8000d7a:	6919      	ldr	r1, [r3, #16]
 8000d7c:	4211      	tst	r1, r2
 8000d7e:	d007      	beq.n	8000d90 <HAL_TIM_IRQHandler+0x116>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8000d80:	68d9      	ldr	r1, [r3, #12]
 8000d82:	4211      	tst	r1, r2
 8000d84:	d004      	beq.n	8000d90 <HAL_TIM_IRQHandler+0x116>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000d86:	3a41      	subs	r2, #65	; 0x41
 8000d88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8000d8a:	0020      	movs	r0, r4
 8000d8c:	f000 f95c 	bl	8001048 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8000d90:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000d92:	f7ff ff6e 	bl	8000c72 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000d96:	0020      	movs	r0, r4
 8000d98:	f7ff ff6d 	bl	8000c76 <HAL_TIM_PWM_PulseFinishedCallback>
 8000d9c:	e781      	b.n	8000ca2 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000d9e:	f7ff ff68 	bl	8000c72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000da2:	0020      	movs	r0, r4
 8000da4:	f7ff ff67 	bl	8000c76 <HAL_TIM_PWM_PulseFinishedCallback>
 8000da8:	e791      	b.n	8000cce <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000daa:	f7ff ff62 	bl	8000c72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000dae:	0020      	movs	r0, r4
 8000db0:	f7ff ff61 	bl	8000c76 <HAL_TIM_PWM_PulseFinishedCallback>
 8000db4:	e79f      	b.n	8000cf6 <HAL_TIM_IRQHandler+0x7c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000db6:	f7ff ff5c 	bl	8000c72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000dba:	0020      	movs	r0, r4
 8000dbc:	f7ff ff5b 	bl	8000c76 <HAL_TIM_PWM_PulseFinishedCallback>
 8000dc0:	e7af      	b.n	8000d22 <HAL_TIM_IRQHandler+0xa8>
	...

08000dc4 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000dc4:	4a20      	ldr	r2, [pc, #128]	; (8000e48 <TIM_Base_SetConfig+0x84>)
{
 8000dc6:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8000dc8:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000dca:	4290      	cmp	r0, r2
 8000dcc:	d006      	beq.n	8000ddc <TIM_Base_SetConfig+0x18>
 8000dce:	2480      	movs	r4, #128	; 0x80
 8000dd0:	05e4      	lsls	r4, r4, #23
 8000dd2:	42a0      	cmp	r0, r4
 8000dd4:	d002      	beq.n	8000ddc <TIM_Base_SetConfig+0x18>
 8000dd6:	4c1d      	ldr	r4, [pc, #116]	; (8000e4c <TIM_Base_SetConfig+0x88>)
 8000dd8:	42a0      	cmp	r0, r4
 8000dda:	d10c      	bne.n	8000df6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000ddc:	2470      	movs	r4, #112	; 0x70
 8000dde:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8000de0:	684c      	ldr	r4, [r1, #4]
 8000de2:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000de4:	4290      	cmp	r0, r2
 8000de6:	d012      	beq.n	8000e0e <TIM_Base_SetConfig+0x4a>
 8000de8:	2480      	movs	r4, #128	; 0x80
 8000dea:	05e4      	lsls	r4, r4, #23
 8000dec:	42a0      	cmp	r0, r4
 8000dee:	d00e      	beq.n	8000e0e <TIM_Base_SetConfig+0x4a>
 8000df0:	4c16      	ldr	r4, [pc, #88]	; (8000e4c <TIM_Base_SetConfig+0x88>)
 8000df2:	42a0      	cmp	r0, r4
 8000df4:	d00b      	beq.n	8000e0e <TIM_Base_SetConfig+0x4a>
 8000df6:	4c16      	ldr	r4, [pc, #88]	; (8000e50 <TIM_Base_SetConfig+0x8c>)
 8000df8:	42a0      	cmp	r0, r4
 8000dfa:	d008      	beq.n	8000e0e <TIM_Base_SetConfig+0x4a>
 8000dfc:	4c15      	ldr	r4, [pc, #84]	; (8000e54 <TIM_Base_SetConfig+0x90>)
 8000dfe:	42a0      	cmp	r0, r4
 8000e00:	d005      	beq.n	8000e0e <TIM_Base_SetConfig+0x4a>
 8000e02:	4c15      	ldr	r4, [pc, #84]	; (8000e58 <TIM_Base_SetConfig+0x94>)
 8000e04:	42a0      	cmp	r0, r4
 8000e06:	d002      	beq.n	8000e0e <TIM_Base_SetConfig+0x4a>
 8000e08:	4c14      	ldr	r4, [pc, #80]	; (8000e5c <TIM_Base_SetConfig+0x98>)
 8000e0a:	42a0      	cmp	r0, r4
 8000e0c:	d103      	bne.n	8000e16 <TIM_Base_SetConfig+0x52>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8000e0e:	4c14      	ldr	r4, [pc, #80]	; (8000e60 <TIM_Base_SetConfig+0x9c>)
 8000e10:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000e12:	68cc      	ldr	r4, [r1, #12]
 8000e14:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000e16:	2480      	movs	r4, #128	; 0x80
 8000e18:	43a3      	bics	r3, r4
 8000e1a:	694c      	ldr	r4, [r1, #20]
 8000e1c:	4323      	orrs	r3, r4

  TIMx->CR1 = tmpcr1;
 8000e1e:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000e20:	688b      	ldr	r3, [r1, #8]
 8000e22:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8000e24:	680b      	ldr	r3, [r1, #0]
 8000e26:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000e28:	4290      	cmp	r0, r2
 8000e2a:	d008      	beq.n	8000e3e <TIM_Base_SetConfig+0x7a>
 8000e2c:	4b09      	ldr	r3, [pc, #36]	; (8000e54 <TIM_Base_SetConfig+0x90>)
 8000e2e:	4298      	cmp	r0, r3
 8000e30:	d005      	beq.n	8000e3e <TIM_Base_SetConfig+0x7a>
 8000e32:	4b09      	ldr	r3, [pc, #36]	; (8000e58 <TIM_Base_SetConfig+0x94>)
 8000e34:	4298      	cmp	r0, r3
 8000e36:	d002      	beq.n	8000e3e <TIM_Base_SetConfig+0x7a>
 8000e38:	4b08      	ldr	r3, [pc, #32]	; (8000e5c <TIM_Base_SetConfig+0x98>)
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d101      	bne.n	8000e42 <TIM_Base_SetConfig+0x7e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000e3e:	690b      	ldr	r3, [r1, #16]
 8000e40:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8000e42:	2301      	movs	r3, #1
 8000e44:	6143      	str	r3, [r0, #20]
}
 8000e46:	bd10      	pop	{r4, pc}
 8000e48:	40012c00 	.word	0x40012c00
 8000e4c:	40000400 	.word	0x40000400
 8000e50:	40002000 	.word	0x40002000
 8000e54:	40014000 	.word	0x40014000
 8000e58:	40014400 	.word	0x40014400
 8000e5c:	40014800 	.word	0x40014800
 8000e60:	fffffcff 	.word	0xfffffcff

08000e64 <HAL_TIM_Base_Init>:
{
 8000e64:	b570      	push	{r4, r5, r6, lr}
 8000e66:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000e68:	2001      	movs	r0, #1
  if (htim == NULL)
 8000e6a:	2c00      	cmp	r4, #0
 8000e6c:	d014      	beq.n	8000e98 <HAL_TIM_Base_Init+0x34>
  if (htim->State == HAL_TIM_STATE_RESET)
 8000e6e:	0025      	movs	r5, r4
 8000e70:	353d      	adds	r5, #61	; 0x3d
 8000e72:	782b      	ldrb	r3, [r5, #0]
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d105      	bne.n	8000e86 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8000e7a:	0022      	movs	r2, r4
 8000e7c:	323c      	adds	r2, #60	; 0x3c
 8000e7e:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8000e80:	0020      	movs	r0, r4
 8000e82:	f000 fa9b 	bl	80013bc <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8000e86:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000e88:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000e8a:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000e8c:	1d21      	adds	r1, r4, #4
 8000e8e:	f7ff ff99 	bl	8000dc4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8000e92:	2301      	movs	r3, #1
  return HAL_OK;
 8000e94:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000e96:	702b      	strb	r3, [r5, #0]
}
 8000e98:	bd70      	pop	{r4, r5, r6, pc}
	...

08000e9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8000e9c:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8000e9e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000ea0:	4d03      	ldr	r5, [pc, #12]	; (8000eb0 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000ea2:	430a      	orrs	r2, r1
 8000ea4:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000ea6:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8000eac:	6083      	str	r3, [r0, #8]
}
 8000eae:	bd30      	pop	{r4, r5, pc}
 8000eb0:	ffff00ff 	.word	0xffff00ff

08000eb4 <HAL_TIM_ConfigClockSource>:
{
 8000eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8000eb6:	0005      	movs	r5, r0
 8000eb8:	2302      	movs	r3, #2
 8000eba:	353c      	adds	r5, #60	; 0x3c
 8000ebc:	782a      	ldrb	r2, [r5, #0]
{
 8000ebe:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	2a01      	cmp	r2, #1
 8000ec4:	d016      	beq.n	8000ef4 <HAL_TIM_ConfigClockSource+0x40>
  htim->State = HAL_TIM_STATE_BUSY;
 8000ec6:	0026      	movs	r6, r4
  __HAL_LOCK(htim);
 8000ec8:	2701      	movs	r7, #1
  tmpsmcr = htim->Instance->SMCR;
 8000eca:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000ecc:	363d      	adds	r6, #61	; 0x3d
  __HAL_LOCK(htim);
 8000ece:	702f      	strb	r7, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000ed0:	7033      	strb	r3, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8000ed2:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000ed4:	4a40      	ldr	r2, [pc, #256]	; (8000fd8 <HAL_TIM_ConfigClockSource+0x124>)
 8000ed6:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8000ed8:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8000eda:	680b      	ldr	r3, [r1, #0]
 8000edc:	2b40      	cmp	r3, #64	; 0x40
 8000ede:	d065      	beq.n	8000fac <HAL_TIM_ConfigClockSource+0xf8>
 8000ee0:	d814      	bhi.n	8000f0c <HAL_TIM_ConfigClockSource+0x58>
 8000ee2:	2b10      	cmp	r3, #16
 8000ee4:	d00b      	beq.n	8000efe <HAL_TIM_ConfigClockSource+0x4a>
 8000ee6:	d806      	bhi.n	8000ef6 <HAL_TIM_ConfigClockSource+0x42>
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d008      	beq.n	8000efe <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_READY;
 8000eec:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8000eee:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000ef0:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8000ef2:	7028      	strb	r0, [r5, #0]
}
 8000ef4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8000ef6:	2b20      	cmp	r3, #32
 8000ef8:	d001      	beq.n	8000efe <HAL_TIM_ConfigClockSource+0x4a>
 8000efa:	2b30      	cmp	r3, #48	; 0x30
 8000efc:	d1f6      	bne.n	8000eec <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr &= ~TIM_SMCR_TS;
 8000efe:	2270      	movs	r2, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8000f00:	6881      	ldr	r1, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000f02:	4391      	bics	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8000f04:	3a69      	subs	r2, #105	; 0x69
 8000f06:	4313      	orrs	r3, r2
 8000f08:	430b      	orrs	r3, r1
 8000f0a:	e01a      	b.n	8000f42 <HAL_TIM_ConfigClockSource+0x8e>
  switch (sClockSourceConfig->ClockSource)
 8000f0c:	2b60      	cmp	r3, #96	; 0x60
 8000f0e:	d035      	beq.n	8000f7c <HAL_TIM_ConfigClockSource+0xc8>
 8000f10:	d819      	bhi.n	8000f46 <HAL_TIM_ConfigClockSource+0x92>
 8000f12:	2b50      	cmp	r3, #80	; 0x50
 8000f14:	d1ea      	bne.n	8000eec <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000f16:	684a      	ldr	r2, [r1, #4]
 8000f18:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8000f1a:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f1c:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000f1e:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f20:	43bc      	bics	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000f22:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f24:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000f26:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000f28:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000f2a:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000f2c:	240a      	movs	r4, #10
 8000f2e:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8000f30:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8000f32:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8000f34:	6202      	str	r2, [r0, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000f36:	2270      	movs	r2, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8000f38:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000f3a:	4393      	bics	r3, r2
 8000f3c:	001a      	movs	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8000f3e:	2357      	movs	r3, #87	; 0x57
 8000f40:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 8000f42:	6083      	str	r3, [r0, #8]
 8000f44:	e7d2      	b.n	8000eec <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8000f46:	2b70      	cmp	r3, #112	; 0x70
 8000f48:	d00d      	beq.n	8000f66 <HAL_TIM_ConfigClockSource+0xb2>
 8000f4a:	2280      	movs	r2, #128	; 0x80
 8000f4c:	0192      	lsls	r2, r2, #6
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d1cc      	bne.n	8000eec <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8000f52:	68cb      	ldr	r3, [r1, #12]
 8000f54:	684a      	ldr	r2, [r1, #4]
 8000f56:	6889      	ldr	r1, [r1, #8]
 8000f58:	f7ff ffa0 	bl	8000e9c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000f5c:	2380      	movs	r3, #128	; 0x80
 8000f5e:	6822      	ldr	r2, [r4, #0]
 8000f60:	01db      	lsls	r3, r3, #7
 8000f62:	6891      	ldr	r1, [r2, #8]
 8000f64:	e007      	b.n	8000f76 <HAL_TIM_ConfigClockSource+0xc2>
      TIM_ETR_SetConfig(htim->Instance,
 8000f66:	68cb      	ldr	r3, [r1, #12]
 8000f68:	684a      	ldr	r2, [r1, #4]
 8000f6a:	6889      	ldr	r1, [r1, #8]
 8000f6c:	f7ff ff96 	bl	8000e9c <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8000f70:	2377      	movs	r3, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 8000f72:	6822      	ldr	r2, [r4, #0]
 8000f74:	6891      	ldr	r1, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000f76:	430b      	orrs	r3, r1
 8000f78:	6093      	str	r3, [r2, #8]
      break;
 8000f7a:	e7b7      	b.n	8000eec <HAL_TIM_ConfigClockSource+0x38>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000f7c:	2410      	movs	r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000f7e:	684b      	ldr	r3, [r1, #4]
 8000f80:	68ca      	ldr	r2, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000f82:	6a01      	ldr	r1, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000f84:	4f15      	ldr	r7, [pc, #84]	; (8000fdc <HAL_TIM_ConfigClockSource+0x128>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000f86:	43a1      	bics	r1, r4
 8000f88:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000f8a:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000f8c:	0312      	lsls	r2, r2, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000f8e:	403c      	ands	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000f90:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000f92:	24a0      	movs	r4, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8000f94:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8000f96:	6182      	str	r2, [r0, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000f98:	2270      	movs	r2, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000f9a:	43a1      	bics	r1, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8000f9c:	011b      	lsls	r3, r3, #4
 8000f9e:	430b      	orrs	r3, r1
  TIMx->CCER = tmpccer;
 8000fa0:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8000fa2:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000fa4:	4393      	bics	r3, r2
 8000fa6:	001a      	movs	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8000fa8:	2367      	movs	r3, #103	; 0x67
 8000faa:	e7c9      	b.n	8000f40 <HAL_TIM_ConfigClockSource+0x8c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000fac:	684a      	ldr	r2, [r1, #4]
 8000fae:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8000fb0:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000fb2:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000fb4:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000fb6:	43bc      	bics	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000fb8:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000fba:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000fbc:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000fbe:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000fc0:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000fc2:	240a      	movs	r4, #10
 8000fc4:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8000fc6:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8000fc8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8000fca:	6202      	str	r2, [r0, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000fcc:	2270      	movs	r2, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8000fce:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000fd0:	4393      	bics	r3, r2
 8000fd2:	001a      	movs	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8000fd4:	2347      	movs	r3, #71	; 0x47
 8000fd6:	e7b3      	b.n	8000f40 <HAL_TIM_ConfigClockSource+0x8c>
 8000fd8:	ffff0088 	.word	0xffff0088
 8000fdc:	ffff0fff 	.word	0xffff0fff

08000fe0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8000fe0:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8000fe2:	0004      	movs	r4, r0
 8000fe4:	2202      	movs	r2, #2
 8000fe6:	343c      	adds	r4, #60	; 0x3c
 8000fe8:	7825      	ldrb	r5, [r4, #0]
{
 8000fea:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8000fec:	0010      	movs	r0, r2
 8000fee:	2d01      	cmp	r5, #1
 8000ff0:	d022      	beq.n	8001038 <HAL_TIMEx_MasterConfigSynchronization+0x58>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8000ff2:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8000ff4:	2670      	movs	r6, #112	; 0x70
  tmpcr2 = htim->Instance->CR2;
 8000ff6:	681b      	ldr	r3, [r3, #0]
  __HAL_LOCK(htim);
 8000ff8:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8000ffa:	353d      	adds	r5, #61	; 0x3d
  __HAL_LOCK(htim);
 8000ffc:	7020      	strb	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000ffe:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 8001000:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8001002:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001004:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001006:	680e      	ldr	r6, [r1, #0]
 8001008:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800100a:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800100c:	480b      	ldr	r0, [pc, #44]	; (800103c <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 800100e:	4283      	cmp	r3, r0
 8001010:	d009      	beq.n	8001026 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8001012:	2080      	movs	r0, #128	; 0x80
 8001014:	05c0      	lsls	r0, r0, #23
 8001016:	4283      	cmp	r3, r0
 8001018:	d005      	beq.n	8001026 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800101a:	4809      	ldr	r0, [pc, #36]	; (8001040 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 800101c:	4283      	cmp	r3, r0
 800101e:	d002      	beq.n	8001026 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8001020:	4808      	ldr	r0, [pc, #32]	; (8001044 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8001022:	4283      	cmp	r3, r0
 8001024:	d104      	bne.n	8001030 <HAL_TIMEx_MasterConfigSynchronization+0x50>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001026:	2080      	movs	r0, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001028:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800102a:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800102c:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800102e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001030:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8001032:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001034:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8001036:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8001038:	bd70      	pop	{r4, r5, r6, pc}
 800103a:	46c0      	nop			; (mov r8, r8)
 800103c:	40012c00 	.word	0x40012c00
 8001040:	40000400 	.word	0x40000400
 8001044:	40014000 	.word	0x40014000

08001048 <HAL_TIMEx_CommutCallback>:
 8001048:	4770      	bx	lr

0800104a <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800104a:	4770      	bx	lr

0800104c <affiche_Colonne>:
}

/*
 * Affiche d'une colonne sur la plaquette tournante
*/
void affiche_Colonne(GPIO_TypeDef *GPIOx, int poids, unsigned const char Motif_Afficheur[], volatile int count_indice_lettre){
 800104c:	b513      	push	{r0, r1, r4, lr}
 800104e:	9301      	str	r3, [sp, #4]

	GPIOx->ODR |= (0xFF << poids);
 8001050:	23ff      	movs	r3, #255	; 0xff
 8001052:	408b      	lsls	r3, r1
 8001054:	6944      	ldr	r4, [r0, #20]
 8001056:	4323      	orrs	r3, r4
 8001058:	6143      	str	r3, [r0, #20]
	GPIOx->ODR &= (Motif_Afficheur[count_indice_lettre] << poids);
 800105a:	9c01      	ldr	r4, [sp, #4]
 800105c:	6943      	ldr	r3, [r0, #20]
 800105e:	5d12      	ldrb	r2, [r2, r4]
 8001060:	408a      	lsls	r2, r1
 8001062:	4013      	ands	r3, r2
 8001064:	6143      	str	r3, [r0, #20]

}
 8001066:	bd13      	pop	{r0, r1, r4, pc}

08001068 <SystemClock_Config>:

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001068:	2310      	movs	r3, #16
{
 800106a:	b530      	push	{r4, r5, lr}
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800106c:	22a0      	movs	r2, #160	; 0xa0
{
 800106e:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001070:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001072:	2501      	movs	r5, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001074:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001076:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001078:	0392      	lsls	r2, r2, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800107a:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800107c:	9404      	str	r4, [sp, #16]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800107e:	9507      	str	r5, [sp, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001080:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001082:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001084:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001086:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001088:	f7ff fb26 	bl	80006d8 <HAL_RCC_OscConfig>
 800108c:	2800      	cmp	r0, #0
 800108e:	d000      	beq.n	8001092 <SystemClock_Config+0x2a>
 8001090:	e7fe      	b.n	8001090 <SystemClock_Config+0x28>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001092:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001094:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001096:	9003      	str	r0, [sp, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001098:	0029      	movs	r1, r5
 800109a:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800109c:	9401      	str	r4, [sp, #4]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800109e:	9300      	str	r3, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80010a0:	f7ff fd4e 	bl	8000b40 <HAL_RCC_ClockConfig>
 80010a4:	1e04      	subs	r4, r0, #0
 80010a6:	d000      	beq.n	80010aa <SystemClock_Config+0x42>
 80010a8:	e7fe      	b.n	80010a8 <SystemClock_Config+0x40>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80010aa:	f7ff fdcd 	bl	8000c48 <HAL_RCC_GetHCLKFreq>
 80010ae:	21fa      	movs	r1, #250	; 0xfa
 80010b0:	0089      	lsls	r1, r1, #2
 80010b2:	f7ff f829 	bl	8000108 <__udivsi3>
 80010b6:	f7ff fa1f 	bl	80004f8 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80010ba:	2004      	movs	r0, #4
 80010bc:	f7ff fa36 	bl	800052c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80010c0:	2001      	movs	r0, #1
 80010c2:	0022      	movs	r2, r4
 80010c4:	0021      	movs	r1, r4
 80010c6:	4240      	negs	r0, r0
 80010c8:	f7ff f9da 	bl	8000480 <HAL_NVIC_SetPriority>
}
 80010cc:	b011      	add	sp, #68	; 0x44
 80010ce:	bd30      	pop	{r4, r5, pc}

080010d0 <main>:
{
 80010d0:	b5f0      	push	{r4, r5, r6, r7, lr}
	volatile int count_indice_lettre = 0;
 80010d2:	2400      	movs	r4, #0
{
 80010d4:	b093      	sub	sp, #76	; 0x4c
	volatile int count_indice_lettre = 0;
 80010d6:	9403      	str	r4, [sp, #12]
	volatile int count_i = 0;
 80010d8:	9404      	str	r4, [sp, #16]
  HAL_Init();
 80010da:	f7ff f9af 	bl	800043c <HAL_Init>
  SystemClock_Config();
 80010de:	f7ff ffc3 	bl	8001068 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e2:	2080      	movs	r0, #128	; 0x80
 80010e4:	4b7f      	ldr	r3, [pc, #508]	; (80012e4 <main+0x214>)
 80010e6:	0280      	lsls	r0, r0, #10
 80010e8:	6959      	ldr	r1, [r3, #20]
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
                          |LED5_Pin|LED6_Pin|LED7_Pin|LED8_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED11_Pin|LED12_Pin|LED13_Pin|LED14_Pin 
 80010ea:	27ff      	movs	r7, #255	; 0xff
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ec:	4301      	orrs	r1, r0
 80010ee:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f0:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f2:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f4:	02c9      	lsls	r1, r1, #11
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f6:	4002      	ands	r2, r0
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
 80010f8:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010fa:	9209      	str	r2, [sp, #36]	; 0x24
 80010fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010fe:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
 8001100:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001102:	430a      	orrs	r2, r1
 8001104:	615a      	str	r2, [r3, #20]
 8001106:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
 8001108:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800110a:	400b      	ands	r3, r1
 800110c:	930a      	str	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
 800110e:	21ff      	movs	r1, #255	; 0xff
  HAL_GPIO_WritePin(GPIOB, LED11_Pin|LED12_Pin|LED13_Pin|LED14_Pin 
 8001110:	023f      	lsls	r7, r7, #8
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001112:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
 8001114:	f7ff face 	bl	80006b4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LED11_Pin|LED12_Pin|LED13_Pin|LED14_Pin 
 8001118:	2201      	movs	r2, #1
 800111a:	0039      	movs	r1, r7
 800111c:	4872      	ldr	r0, [pc, #456]	; (80012e8 <main+0x218>)
 800111e:	f7ff fac9 	bl	80006b4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
                          |LED5_Pin|LED6_Pin|LED7_Pin|LED8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001122:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
 8001124:	23ff      	movs	r3, #255	; 0xff
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001126:	2601      	movs	r6, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001128:	2503      	movs	r5, #3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112a:	a90d      	add	r1, sp, #52	; 0x34
 800112c:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin 
 800112e:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001130:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001132:	9510      	str	r5, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001134:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001136:	f7ff fa0d 	bl	8000554 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED11_Pin|LED12_Pin|LED13_Pin|LED14_Pin 
                          |LED15_Pin|LED16_Pin|LED9_Pin|LED10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800113a:	a90d      	add	r1, sp, #52	; 0x34
 800113c:	486a      	ldr	r0, [pc, #424]	; (80012e8 <main+0x218>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800113e:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001140:	9510      	str	r5, [sp, #64]	; 0x40
  GPIO_InitStruct.Pin = LED11_Pin|LED12_Pin|LED13_Pin|LED14_Pin 
 8001142:	970d      	str	r7, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001146:	f7ff fa05 	bl	8000554 <HAL_GPIO_Init>

  /*Configure GPIO pin : Fourche_Pin */
  GPIO_InitStruct.Pin = Fourche_Pin;
 800114a:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(Fourche_GPIO_Port, &GPIO_InitStruct);
 800114c:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = Fourche_Pin;
 800114e:	021b      	lsls	r3, r3, #8
 8001150:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001152:	4b66      	ldr	r3, [pc, #408]	; (80012ec <main+0x21c>)
  HAL_GPIO_Init(Fourche_GPIO_Port, &GPIO_InitStruct);
 8001154:	a90d      	add	r1, sp, #52	; 0x34
 8001156:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001158:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115a:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(Fourche_GPIO_Port, &GPIO_InitStruct);
 800115c:	f7ff f9fa 	bl	8000554 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8001160:	0022      	movs	r2, r4
 8001162:	0021      	movs	r1, r4
 8001164:	2007      	movs	r0, #7
 8001166:	f7ff f98b 	bl	8000480 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800116a:	2007      	movs	r0, #7
 800116c:	f7ff f9b8 	bl	80004e0 <HAL_NVIC_EnableIRQ>
  htim3.Init.Prescaler = PSC_TIM3;
 8001170:	23b4      	movs	r3, #180	; 0xb4
  htim3.Instance = TIM3;
 8001172:	4d5f      	ldr	r5, [pc, #380]	; (80012f0 <main+0x220>)
 8001174:	4e5f      	ldr	r6, [pc, #380]	; (80012f4 <main+0x224>)
  htim3.Init.Prescaler = PSC_TIM3;
 8001176:	606b      	str	r3, [r5, #4]
  htim3.Init.Period = 350-1;
 8001178:	235e      	movs	r3, #94	; 0x5e
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800117a:	0028      	movs	r0, r5
  htim3.Init.Period = 350-1;
 800117c:	33ff      	adds	r3, #255	; 0xff
  htim3.Instance = TIM3;
 800117e:	602e      	str	r6, [r5, #0]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001180:	60ac      	str	r4, [r5, #8]
  htim3.Init.Period = 350-1;
 8001182:	60eb      	str	r3, [r5, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001184:	612c      	str	r4, [r5, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001186:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001188:	f7ff fe6c 	bl	8000e64 <HAL_TIM_Base_Init>
 800118c:	9601      	str	r6, [sp, #4]
 800118e:	42a0      	cmp	r0, r4
 8001190:	d000      	beq.n	8001194 <main+0xc4>
 8001192:	e7fe      	b.n	8001192 <main+0xc2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001194:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001196:	a90d      	add	r1, sp, #52	; 0x34
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001198:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800119a:	0028      	movs	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800119c:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800119e:	f7ff fe89 	bl	8000eb4 <HAL_TIM_ConfigClockSource>
 80011a2:	2800      	cmp	r0, #0
 80011a4:	d000      	beq.n	80011a8 <main+0xd8>
 80011a6:	e7fe      	b.n	80011a6 <main+0xd6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011a8:	900b      	str	r0, [sp, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011aa:	900c      	str	r0, [sp, #48]	; 0x30
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80011ac:	a90b      	add	r1, sp, #44	; 0x2c
 80011ae:	0028      	movs	r0, r5
 80011b0:	f7ff ff16 	bl	8000fe0 <HAL_TIMEx_MasterConfigSynchronization>
 80011b4:	2800      	cmp	r0, #0
 80011b6:	d000      	beq.n	80011ba <main+0xea>
 80011b8:	e7fe      	b.n	80011b8 <main+0xe8>
  htim17.Init.Prescaler = PSC_TIM17;
 80011ba:	232f      	movs	r3, #47	; 0x2f
  htim17.Instance = TIM17;
 80011bc:	4e4e      	ldr	r6, [pc, #312]	; (80012f8 <main+0x228>)
 80011be:	4c4f      	ldr	r4, [pc, #316]	; (80012fc <main+0x22c>)
  htim17.Init.Prescaler = PSC_TIM17;
 80011c0:	6073      	str	r3, [r6, #4]
  htim17.Init.Period = 0xFFFF;
 80011c2:	4b4f      	ldr	r3, [pc, #316]	; (8001300 <main+0x230>)
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011c4:	60b0      	str	r0, [r6, #8]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011c6:	6130      	str	r0, [r6, #16]
  htim17.Init.RepetitionCounter = 0;
 80011c8:	6170      	str	r0, [r6, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ca:	61b0      	str	r0, [r6, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80011cc:	0030      	movs	r0, r6
  htim17.Instance = TIM17;
 80011ce:	6034      	str	r4, [r6, #0]
  htim17.Init.Period = 0xFFFF;
 80011d0:	60f3      	str	r3, [r6, #12]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80011d2:	f7ff fe47 	bl	8000e64 <HAL_TIM_Base_Init>
 80011d6:	2800      	cmp	r0, #0
 80011d8:	d000      	beq.n	80011dc <main+0x10c>
 80011da:	e7fe      	b.n	80011da <main+0x10a>
  htim14.Instance = TIM14;
 80011dc:	4f49      	ldr	r7, [pc, #292]	; (8001304 <main+0x234>)
 80011de:	4b4a      	ldr	r3, [pc, #296]	; (8001308 <main+0x238>)
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011e0:	60b8      	str	r0, [r7, #8]
  htim14.Instance = TIM14;
 80011e2:	603b      	str	r3, [r7, #0]
  htim14.Init.Prescaler = 48000;
 80011e4:	4b49      	ldr	r3, [pc, #292]	; (800130c <main+0x23c>)
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011e6:	6138      	str	r0, [r7, #16]
  htim14.Init.Prescaler = 48000;
 80011e8:	607b      	str	r3, [r7, #4]
  htim14.Init.Period = 999;
 80011ea:	4b49      	ldr	r3, [pc, #292]	; (8001310 <main+0x240>)
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ec:	61b8      	str	r0, [r7, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80011ee:	0038      	movs	r0, r7
  htim14.Init.Period = 999;
 80011f0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80011f2:	f7ff fe37 	bl	8000e64 <HAL_TIM_Base_Init>
 80011f6:	9000      	str	r0, [sp, #0]
 80011f8:	2800      	cmp	r0, #0
 80011fa:	d000      	beq.n	80011fe <main+0x12e>
 80011fc:	e7fe      	b.n	80011fc <main+0x12c>
  HAL_TIM_Base_Start_IT(&htim3);
 80011fe:	0028      	movs	r0, r5
 8001200:	f7ff fd28 	bl	8000c54 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim17);
 8001204:	0030      	movs	r0, r6
 8001206:	f7ff fd25 	bl	8000c54 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim14);
 800120a:	0038      	movs	r0, r7
 800120c:	f7ff fd22 	bl	8000c54 <HAL_TIM_Base_Start_IT>
  volatile int heu_d = 0;
 8001210:	9b00      	ldr	r3, [sp, #0]
 8001212:	9305      	str	r3, [sp, #20]
  volatile int heu_u = 0;
 8001214:	9306      	str	r3, [sp, #24]
  volatile int min_d = 0;
 8001216:	9307      	str	r3, [sp, #28]
  volatile int min_u = 0;
 8001218:	9308      	str	r3, [sp, #32]
  volatile int sec_d = 0;
 800121a:	930b      	str	r3, [sp, #44]	; 0x2c
  volatile int sec_u = 0;
 800121c:	930d      	str	r3, [sp, #52]	; 0x34
	  if (flag_fourche == 1/* test si le drapeau interruption externe PA15 est a '1' */)
 800121e:	4b3d      	ldr	r3, [pc, #244]	; (8001314 <main+0x244>)
 8001220:	2280      	movs	r2, #128	; 0x80
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001222:	2780      	movs	r7, #128	; 0x80
 8001224:	469c      	mov	ip, r3
 8001226:	03d2      	lsls	r2, r2, #15
 8001228:	027f      	lsls	r7, r7, #9
 800122a:	4663      	mov	r3, ip
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2b01      	cmp	r3, #1
 8001230:	d10c      	bne.n	800124c <main+0x17c>
		  flag_fourche = 0;
 8001232:	4660      	mov	r0, ip
 8001234:	9900      	ldr	r1, [sp, #0]
 8001236:	6001      	str	r1, [r0, #0]
		  count_indice_lettre = 0;
 8001238:	2100      	movs	r1, #0
 800123a:	9103      	str	r1, [sp, #12]
		  if ( (TIM17->CR1 & (1<<0)) == 0/* verifier que le TIMER TIM17 n'est pas arreter */ ) // test si le bit b0 de TIM17_CR1 n'est pas mis  0
 800123c:	6820      	ldr	r0, [r4, #0]
 800123e:	4936      	ldr	r1, [pc, #216]	; (8001318 <main+0x248>)
 8001240:	4218      	tst	r0, r3
 8001242:	d129      	bne.n	8001298 <main+0x1c8>
			  TIM17->CR1 |= (1<<0);
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	4303      	orrs	r3, r0
 8001248:	6023      	str	r3, [r4, #0]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800124a:	600a      	str	r2, [r1, #0]
	  if (flag_Tour_Complet == 1/* test si le drapeau interruption Timer duree tour complet vaut '1' : TIM17 */)
 800124c:	4b33      	ldr	r3, [pc, #204]	; (800131c <main+0x24c>)
 800124e:	6819      	ldr	r1, [r3, #0]
 8001250:	2901      	cmp	r1, #1
 8001252:	d10a      	bne.n	800126a <main+0x19a>
		  flag_Tour_Complet = 0;
 8001254:	9800      	ldr	r0, [sp, #0]
 8001256:	6018      	str	r0, [r3, #0]
		  TIM17->CR1 &= ~(1<<0);
 8001258:	6823      	ldr	r3, [r4, #0]
 800125a:	438b      	bics	r3, r1
 800125c:	6023      	str	r3, [r4, #0]
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800125e:	4b30      	ldr	r3, [pc, #192]	; (8001320 <main+0x250>)
 8001260:	67da      	str	r2, [r3, #124]	; 0x7c
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001262:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001266:	f3bf 8f6f 	isb	sy
	  if (flag_Duree_Pixel == 1/* test si le drapeau interruption Timer duree Pixel a '1' : TIM3 */)
 800126a:	4b2e      	ldr	r3, [pc, #184]	; (8001324 <main+0x254>)
 800126c:	6819      	ldr	r1, [r3, #0]
 800126e:	2901      	cmp	r1, #1
 8001270:	d1db      	bne.n	800122a <main+0x15a>
		  affiche_Colonne(GPIOA, 0, Motif_EI2I3, count_indice_lettre);
 8001272:	2090      	movs	r0, #144	; 0x90
		  flag_Duree_Pixel = 0;
 8001274:	9a00      	ldr	r2, [sp, #0]
		  affiche_Colonne(GPIOA, 0, Motif_EI2I3, count_indice_lettre);
 8001276:	2100      	movs	r1, #0
		  flag_Duree_Pixel = 0;
 8001278:	601a      	str	r2, [r3, #0]
		  affiche_Colonne(GPIOA, 0, Motif_EI2I3, count_indice_lettre);
 800127a:	9b03      	ldr	r3, [sp, #12]
 800127c:	4a2a      	ldr	r2, [pc, #168]	; (8001328 <main+0x258>)
 800127e:	05c0      	lsls	r0, r0, #23
 8001280:	f7ff fee4 	bl	800104c <affiche_Colonne>
		  count_indice_lettre++;
 8001284:	9b03      	ldr	r3, [sp, #12]
		  count_i = (count_i+1) % 6;
 8001286:	2106      	movs	r1, #6
		  count_indice_lettre++;
 8001288:	3301      	adds	r3, #1
 800128a:	9303      	str	r3, [sp, #12]
		  count_i = (count_i+1) % 6;
 800128c:	9804      	ldr	r0, [sp, #16]
 800128e:	3001      	adds	r0, #1
 8001290:	f7ff f8aa 	bl	80003e8 <__aeabi_idivmod>
 8001294:	9104      	str	r1, [sp, #16]
 8001296:	e7c2      	b.n	800121e <main+0x14e>
			  TIM17->CR1 &= ~(1<<0);
 8001298:	6820      	ldr	r0, [r4, #0]
 800129a:	4e21      	ldr	r6, [pc, #132]	; (8001320 <main+0x250>)
 800129c:	4398      	bics	r0, r3
 800129e:	6020      	str	r0, [r4, #0]
 80012a0:	67f2      	str	r2, [r6, #124]	; 0x7c
  __ASM volatile ("dsb 0xF":::"memory");
 80012a2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80012a6:	f3bf 8f6f 	isb	sy
			  TIM3->CR1 &= ~(1<<0);
 80012aa:	9801      	ldr	r0, [sp, #4]
 80012ac:	9d01      	ldr	r5, [sp, #4]
 80012ae:	6800      	ldr	r0, [r0, #0]
 80012b0:	4398      	bics	r0, r3
 80012b2:	6028      	str	r0, [r5, #0]
 80012b4:	67f7      	str	r7, [r6, #124]	; 0x7c
  __ASM volatile ("dsb 0xF":::"memory");
 80012b6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80012ba:	f3bf 8f6f 	isb	sy
			  TIM3->ARR = TIM17->CNT;
 80012be:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80012c0:	9d01      	ldr	r5, [sp, #4]
 80012c2:	62e8      	str	r0, [r5, #44]	; 0x2c
			  TIM3->CNT &= 0;
 80012c4:	9801      	ldr	r0, [sp, #4]
 80012c6:	9d00      	ldr	r5, [sp, #0]
 80012c8:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80012ca:	9801      	ldr	r0, [sp, #4]
 80012cc:	6245      	str	r5, [r0, #36]	; 0x24
			  TIM3->CR1 |= (1<<0);
 80012ce:	9801      	ldr	r0, [sp, #4]
 80012d0:	9d01      	ldr	r5, [sp, #4]
 80012d2:	6800      	ldr	r0, [r0, #0]
 80012d4:	4318      	orrs	r0, r3
 80012d6:	6028      	str	r0, [r5, #0]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012d8:	600f      	str	r7, [r1, #0]
			  TIM17->CNT &= 0;
 80012da:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80012dc:	9800      	ldr	r0, [sp, #0]
 80012de:	6260      	str	r0, [r4, #36]	; 0x24
 80012e0:	e7b0      	b.n	8001244 <main+0x174>
 80012e2:	46c0      	nop			; (mov r8, r8)
 80012e4:	40021000 	.word	0x40021000
 80012e8:	48000400 	.word	0x48000400
 80012ec:	10110000 	.word	0x10110000
 80012f0:	20000130 	.word	0x20000130
 80012f4:	40000400 	.word	0x40000400
 80012f8:	200000f0 	.word	0x200000f0
 80012fc:	40014800 	.word	0x40014800
 8001300:	0000ffff 	.word	0x0000ffff
 8001304:	20000170 	.word	0x20000170
 8001308:	40002000 	.word	0x40002000
 800130c:	0000bb80 	.word	0x0000bb80
 8001310:	000003e7 	.word	0x000003e7
 8001314:	200000bc 	.word	0x200000bc
 8001318:	e000e100 	.word	0xe000e100
 800131c:	200000e4 	.word	0x200000e4
 8001320:	e000e104 	.word	0xe000e104
 8001324:	200000e0 	.word	0x200000e0
 8001328:	20000008 	.word	0x20000008

0800132c <HAL_GPIO_EXTI_Callback>:
  REQUIREMENTS: la patte doit etre configurer en interruption externe 
===============================================================================*/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if (GPIO_Pin==Fourche_Pin)  // Test si c'est la patte PA15 
 800132c:	2380      	movs	r3, #128	; 0x80
 800132e:	021b      	lsls	r3, r3, #8
 8001330:	4298      	cmp	r0, r3
 8001332:	d102      	bne.n	800133a <HAL_GPIO_EXTI_Callback+0xe>
	{
		/* Mettre a '1' le drapeau interruption externe de la Patte PA15 : fourche */
		// ecrire le code en dessous
		flag_fourche = 1;
 8001334:	2201      	movs	r2, #1
 8001336:	4b01      	ldr	r3, [pc, #4]	; (800133c <HAL_GPIO_EXTI_Callback+0x10>)
 8001338:	601a      	str	r2, [r3, #0]
	}
}
 800133a:	4770      	bx	lr
 800133c:	200000bc 	.word	0x200000bc

08001340 <HAL_TIM_PeriodElapsedCallback>:
  RETURNS:      rien   
  REQUIREMENTS: rien
===============================================================================*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if (htim->Instance == TIM3)
 8001340:	6803      	ldr	r3, [r0, #0]
 8001342:	4a09      	ldr	r2, [pc, #36]	; (8001368 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d103      	bne.n	8001350 <HAL_TIM_PeriodElapsedCallback+0x10>
	{
		/* Mettre a '1' le drapeau interruption duree pixel ou colonne : TIM3 */
		// ecrire le code en dessous
		flag_Duree_Pixel = 1;
 8001348:	2201      	movs	r2, #1
 800134a:	4b08      	ldr	r3, [pc, #32]	; (800136c <HAL_TIM_PeriodElapsedCallback+0x2c>)

	if (htim->Instance == TIM14)
	{
		/* Mettre a '1' le drapeau interruption seconde: TIM14 */
		// ecrire le code en dessous
		flag_sec = 1;
 800134c:	601a      	str	r2, [r3, #0]
	}
}
 800134e:	4770      	bx	lr
	if (htim->Instance == TIM17)
 8001350:	4a07      	ldr	r2, [pc, #28]	; (8001370 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d102      	bne.n	800135c <HAL_TIM_PeriodElapsedCallback+0x1c>
		flag_Tour_Complet = 1;
 8001356:	2201      	movs	r2, #1
 8001358:	4b06      	ldr	r3, [pc, #24]	; (8001374 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800135a:	e7f7      	b.n	800134c <HAL_TIM_PeriodElapsedCallback+0xc>
	if (htim->Instance == TIM14)
 800135c:	4a06      	ldr	r2, [pc, #24]	; (8001378 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d1f5      	bne.n	800134e <HAL_TIM_PeriodElapsedCallback+0xe>
		flag_sec = 1;
 8001362:	2201      	movs	r2, #1
 8001364:	4b05      	ldr	r3, [pc, #20]	; (800137c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001366:	e7f1      	b.n	800134c <HAL_TIM_PeriodElapsedCallback+0xc>
 8001368:	40000400 	.word	0x40000400
 800136c:	200000e0 	.word	0x200000e0
 8001370:	40014800 	.word	0x40014800
 8001374:	200000e4 	.word	0x200000e4
 8001378:	40002000 	.word	0x40002000
 800137c:	200000e8 	.word	0x200000e8

08001380 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001380:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001382:	2001      	movs	r0, #1
 8001384:	4a0c      	ldr	r2, [pc, #48]	; (80013b8 <HAL_MspInit+0x38>)
 8001386:	6991      	ldr	r1, [r2, #24]
 8001388:	4301      	orrs	r1, r0
 800138a:	6191      	str	r1, [r2, #24]
 800138c:	6993      	ldr	r3, [r2, #24]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 800138e:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001390:	4003      	ands	r3, r0
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001392:	0011      	movs	r1, r2
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001394:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001396:	3806      	subs	r0, #6
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001398:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 800139a:	f7ff f871 	bl	8000480 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800139e:	2200      	movs	r2, #0
 80013a0:	2002      	movs	r0, #2
 80013a2:	0011      	movs	r1, r2
 80013a4:	4240      	negs	r0, r0
 80013a6:	f7ff f86b 	bl	8000480 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80013aa:	2200      	movs	r2, #0
 80013ac:	2001      	movs	r0, #1
 80013ae:	0011      	movs	r1, r2
 80013b0:	4240      	negs	r0, r0
 80013b2:	f7ff f865 	bl	8000480 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013b6:	bd07      	pop	{r0, r1, r2, pc}
 80013b8:	40021000 	.word	0x40021000

080013bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(htim_base->Instance==TIM3)
 80013be:	6803      	ldr	r3, [r0, #0]
 80013c0:	4a1e      	ldr	r2, [pc, #120]	; (800143c <HAL_TIM_Base_MspInit+0x80>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d112      	bne.n	80013ec <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80013c6:	2002      	movs	r0, #2
 80013c8:	4a1d      	ldr	r2, [pc, #116]	; (8001440 <HAL_TIM_Base_MspInit+0x84>)
 80013ca:	69d1      	ldr	r1, [r2, #28]
 80013cc:	4301      	orrs	r1, r0
 80013ce:	61d1      	str	r1, [r2, #28]
 80013d0:	69d3      	ldr	r3, [r2, #28]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80013d2:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 80013d4:	4003      	ands	r3, r0
 80013d6:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80013d8:	300e      	adds	r0, #14
 80013da:	0011      	movs	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 80013dc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80013de:	f7ff f84f 	bl	8000480 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80013e2:	2010      	movs	r0, #16
  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 80013e4:	f7ff f87c 	bl	80004e0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80013e8:	b005      	add	sp, #20
 80013ea:	bd00      	pop	{pc}
  else if(htim_base->Instance==TIM14)
 80013ec:	4a15      	ldr	r2, [pc, #84]	; (8001444 <HAL_TIM_Base_MspInit+0x88>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d110      	bne.n	8001414 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80013f2:	2080      	movs	r0, #128	; 0x80
 80013f4:	4a12      	ldr	r2, [pc, #72]	; (8001440 <HAL_TIM_Base_MspInit+0x84>)
 80013f6:	0040      	lsls	r0, r0, #1
 80013f8:	69d1      	ldr	r1, [r2, #28]
 80013fa:	4301      	orrs	r1, r0
 80013fc:	61d1      	str	r1, [r2, #28]
 80013fe:	69d3      	ldr	r3, [r2, #28]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8001400:	2200      	movs	r2, #0
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001402:	4003      	ands	r3, r0
 8001404:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8001406:	38ed      	subs	r0, #237	; 0xed
 8001408:	0011      	movs	r1, r2
    __HAL_RCC_TIM14_CLK_ENABLE();
 800140a:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 800140c:	f7ff f838 	bl	8000480 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8001410:	2013      	movs	r0, #19
 8001412:	e7e7      	b.n	80013e4 <HAL_TIM_Base_MspInit+0x28>
  else if(htim_base->Instance==TIM17)
 8001414:	4a0c      	ldr	r2, [pc, #48]	; (8001448 <HAL_TIM_Base_MspInit+0x8c>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d1e6      	bne.n	80013e8 <HAL_TIM_Base_MspInit+0x2c>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800141a:	2080      	movs	r0, #128	; 0x80
 800141c:	4a08      	ldr	r2, [pc, #32]	; (8001440 <HAL_TIM_Base_MspInit+0x84>)
 800141e:	02c0      	lsls	r0, r0, #11
 8001420:	6991      	ldr	r1, [r2, #24]
 8001422:	4301      	orrs	r1, r0
 8001424:	6191      	str	r1, [r2, #24]
 8001426:	6993      	ldr	r3, [r2, #24]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8001428:	2200      	movs	r2, #0
    __HAL_RCC_TIM17_CLK_ENABLE();
 800142a:	4003      	ands	r3, r0
 800142c:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 800142e:	2016      	movs	r0, #22
 8001430:	0011      	movs	r1, r2
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001432:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8001434:	f7ff f824 	bl	8000480 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8001438:	2016      	movs	r0, #22
 800143a:	e7d3      	b.n	80013e4 <HAL_TIM_Base_MspInit+0x28>
 800143c:	40000400 	.word	0x40000400
 8001440:	40021000 	.word	0x40021000
 8001444:	40002000 	.word	0x40002000
 8001448:	40014800 	.word	0x40014800

0800144c <NMI_Handler>:
 800144c:	4770      	bx	lr

0800144e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800144e:	e7fe      	b.n	800144e <HardFault_Handler>

08001450 <SVC_Handler>:
 8001450:	4770      	bx	lr

08001452 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001452:	4770      	bx	lr

08001454 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001454:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001456:	f7ff f801 	bl	800045c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800145a:	f7ff f876 	bl	800054a <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800145e:	bd10      	pop	{r4, pc}

08001460 <EXTI4_15_IRQHandler>:
void EXTI4_15_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001460:	2080      	movs	r0, #128	; 0x80
{
 8001462:	b510      	push	{r4, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001464:	0200      	lsls	r0, r0, #8
 8001466:	f7ff f92b 	bl	80006c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800146a:	bd10      	pop	{r4, pc}

0800146c <TIM3_IRQHandler>:

/**
* @brief This function handles TIM3 global interrupt.
*/
void TIM3_IRQHandler(void)
{
 800146c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800146e:	4802      	ldr	r0, [pc, #8]	; (8001478 <TIM3_IRQHandler+0xc>)
 8001470:	f7ff fc03 	bl	8000c7a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001474:	bd10      	pop	{r4, pc}
 8001476:	46c0      	nop			; (mov r8, r8)
 8001478:	20000130 	.word	0x20000130

0800147c <TIM14_IRQHandler>:

/**
* @brief This function handles TIM14 global interrupt.
*/
void TIM14_IRQHandler(void)
{
 800147c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 800147e:	4802      	ldr	r0, [pc, #8]	; (8001488 <TIM14_IRQHandler+0xc>)
 8001480:	f7ff fbfb 	bl	8000c7a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8001484:	bd10      	pop	{r4, pc}
 8001486:	46c0      	nop			; (mov r8, r8)
 8001488:	20000170 	.word	0x20000170

0800148c <TIM17_IRQHandler>:

/**
* @brief This function handles TIM17 global interrupt.
*/
void TIM17_IRQHandler(void)
{
 800148c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800148e:	4802      	ldr	r0, [pc, #8]	; (8001498 <TIM17_IRQHandler+0xc>)
 8001490:	f7ff fbf3 	bl	8000c7a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8001494:	bd10      	pop	{r4, pc}
 8001496:	46c0      	nop			; (mov r8, r8)
 8001498:	200000f0 	.word	0x200000f0

0800149c <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 800149c:	2101      	movs	r1, #1
 800149e:	4b11      	ldr	r3, [pc, #68]	; (80014e4 <SystemInit+0x48>)

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 80014a0:	4811      	ldr	r0, [pc, #68]	; (80014e8 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	430a      	orrs	r2, r1
 80014a6:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 80014a8:	685a      	ldr	r2, [r3, #4]
 80014aa:	4002      	ands	r2, r0
 80014ac:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	480e      	ldr	r0, [pc, #56]	; (80014ec <SystemInit+0x50>)
 80014b2:	4002      	ands	r2, r0
 80014b4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	480d      	ldr	r0, [pc, #52]	; (80014f0 <SystemInit+0x54>)
 80014ba:	4002      	ands	r2, r0
 80014bc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80014be:	685a      	ldr	r2, [r3, #4]
 80014c0:	480c      	ldr	r0, [pc, #48]	; (80014f4 <SystemInit+0x58>)
 80014c2:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80014c4:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80014c6:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80014c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014ca:	4382      	bics	r2, r0
 80014cc:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 80014ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014d0:	4809      	ldr	r0, [pc, #36]	; (80014f8 <SystemInit+0x5c>)
 80014d2:	4002      	ands	r2, r0
 80014d4:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 80014d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014d8:	438a      	bics	r2, r1
 80014da:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80014dc:	2200      	movs	r2, #0
 80014de:	609a      	str	r2, [r3, #8]

}
 80014e0:	4770      	bx	lr
 80014e2:	46c0      	nop			; (mov r8, r8)
 80014e4:	40021000 	.word	0x40021000
 80014e8:	f8ffb80c 	.word	0xf8ffb80c
 80014ec:	fef6ffff 	.word	0xfef6ffff
 80014f0:	fffbffff 	.word	0xfffbffff
 80014f4:	ffc0ffff 	.word	0xffc0ffff
 80014f8:	fffffeac 	.word	0xfffffeac

080014fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80014fc:	480d      	ldr	r0, [pc, #52]	; (8001534 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80014fe:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001500:	480d      	ldr	r0, [pc, #52]	; (8001538 <LoopForever+0x6>)
  ldr r1, =_edata
 8001502:	490e      	ldr	r1, [pc, #56]	; (800153c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001504:	4a0e      	ldr	r2, [pc, #56]	; (8001540 <LoopForever+0xe>)
  movs r3, #0
 8001506:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001508:	e002      	b.n	8001510 <LoopCopyDataInit>

0800150a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800150a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800150c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800150e:	3304      	adds	r3, #4

08001510 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001510:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001512:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001514:	d3f9      	bcc.n	800150a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001516:	4a0b      	ldr	r2, [pc, #44]	; (8001544 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001518:	4c0b      	ldr	r4, [pc, #44]	; (8001548 <LoopForever+0x16>)
  movs r3, #0
 800151a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800151c:	e001      	b.n	8001522 <LoopFillZerobss>

0800151e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800151e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001520:	3204      	adds	r2, #4

08001522 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001522:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001524:	d3fb      	bcc.n	800151e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001526:	f7ff ffb9 	bl	800149c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800152a:	f000 f811 	bl	8001550 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800152e:	f7ff fdcf 	bl	80010d0 <main>

08001532 <LoopForever>:

LoopForever:
    b LoopForever
 8001532:	e7fe      	b.n	8001532 <LoopForever>
  ldr   r0, =_estack
 8001534:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001538:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800153c:	200000c4 	.word	0x200000c4
  ldr r2, =_sidata
 8001540:	080015fc 	.word	0x080015fc
  ldr r2, =_sbss
 8001544:	200000c4 	.word	0x200000c4
  ldr r4, =_ebss
 8001548:	200001b0 	.word	0x200001b0

0800154c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800154c:	e7fe      	b.n	800154c <ADC1_COMP_IRQHandler>
	...

08001550 <__libc_init_array>:
 8001550:	b570      	push	{r4, r5, r6, lr}
 8001552:	2600      	movs	r6, #0
 8001554:	4d0c      	ldr	r5, [pc, #48]	; (8001588 <__libc_init_array+0x38>)
 8001556:	4c0d      	ldr	r4, [pc, #52]	; (800158c <__libc_init_array+0x3c>)
 8001558:	1b64      	subs	r4, r4, r5
 800155a:	10a4      	asrs	r4, r4, #2
 800155c:	42a6      	cmp	r6, r4
 800155e:	d109      	bne.n	8001574 <__libc_init_array+0x24>
 8001560:	2600      	movs	r6, #0
 8001562:	f000 f823 	bl	80015ac <_init>
 8001566:	4d0a      	ldr	r5, [pc, #40]	; (8001590 <__libc_init_array+0x40>)
 8001568:	4c0a      	ldr	r4, [pc, #40]	; (8001594 <__libc_init_array+0x44>)
 800156a:	1b64      	subs	r4, r4, r5
 800156c:	10a4      	asrs	r4, r4, #2
 800156e:	42a6      	cmp	r6, r4
 8001570:	d105      	bne.n	800157e <__libc_init_array+0x2e>
 8001572:	bd70      	pop	{r4, r5, r6, pc}
 8001574:	00b3      	lsls	r3, r6, #2
 8001576:	58eb      	ldr	r3, [r5, r3]
 8001578:	4798      	blx	r3
 800157a:	3601      	adds	r6, #1
 800157c:	e7ee      	b.n	800155c <__libc_init_array+0xc>
 800157e:	00b3      	lsls	r3, r6, #2
 8001580:	58eb      	ldr	r3, [r5, r3]
 8001582:	4798      	blx	r3
 8001584:	3601      	adds	r6, #1
 8001586:	e7f2      	b.n	800156e <__libc_init_array+0x1e>
 8001588:	080015f4 	.word	0x080015f4
 800158c:	080015f4 	.word	0x080015f4
 8001590:	080015f4 	.word	0x080015f4
 8001594:	080015f8 	.word	0x080015f8

08001598 <memcpy>:
 8001598:	2300      	movs	r3, #0
 800159a:	b510      	push	{r4, lr}
 800159c:	429a      	cmp	r2, r3
 800159e:	d100      	bne.n	80015a2 <memcpy+0xa>
 80015a0:	bd10      	pop	{r4, pc}
 80015a2:	5ccc      	ldrb	r4, [r1, r3]
 80015a4:	54c4      	strb	r4, [r0, r3]
 80015a6:	3301      	adds	r3, #1
 80015a8:	e7f8      	b.n	800159c <memcpy+0x4>
	...

080015ac <_init>:
 80015ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015ae:	46c0      	nop			; (mov r8, r8)
 80015b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015b2:	bc08      	pop	{r3}
 80015b4:	469e      	mov	lr, r3
 80015b6:	4770      	bx	lr

080015b8 <_fini>:
 80015b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015ba:	46c0      	nop			; (mov r8, r8)
 80015bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015be:	bc08      	pop	{r3}
 80015c0:	469e      	mov	lr, r3
 80015c2:	4770      	bx	lr
