Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'Top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7k160t-ffg676-2L -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o Top_map.ncd Top.ngd Top.pcf 
Target Device  : xc7k160t
Target Package : ffg676
Target Speed   : -2l
Mapper Version : kintex7 -- $Revision: 1.55 $
Mapped Date    : Mon Jan 14 16:20:35 2019

Design Summary
--------------
Number of errors:      0
Number of warnings:   10
Slice Logic Utilization:
  Number of Slice Registers:                   562 out of 202,800    1%
    Number used as Flip Flops:                 440
    Number used as Latches:                    111
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               11
  Number of Slice LUTs:                      1,777 out of 101,400    1%
    Number used as logic:                    1,769 out of 101,400    1%
      Number using O6 output only:           1,251
      Number using O5 output only:             117
      Number using O5 and O6:                  401
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  35,000    0%
    Number used exclusively as route-thrus:      8
      Number with same-slice register load:      0
      Number with same-slice carry load:         8
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   879 out of  25,350    3%
  Number of LUT Flip Flop pairs used:        1,849
    Number with an unused Flip Flop:         1,302 out of   1,849   70%
    Number with an unused LUT:                  72 out of   1,849    3%
    Number of fully used LUT-FF pairs:         475 out of   1,849   25%
    Number of unique control sets:              61
    Number of slice register sites lost
      to control set restrictions:             321 out of 202,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        62 out of     400   15%
    Number of LOCed IOBs:                       62 out of      62  100%
    IOB Flip Flops:                              9

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                309 out of     325   95%
    Number using RAMB36E1 only:                309
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 13 out of     650    2%
    Number using RAMB18E1 only:                 13
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     400    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        9 out of     400    2%
    Number used as ILOGICE2s:                    9
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of     150    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     400    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      32    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      32    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFRs:                               0 out of      32    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            4 out of     600    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE2_CHANNELs:                      0 out of       8    0%
  Number of GTXE2_COMMONs:                       0 out of       2    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       8    0%
  Number of IN_FIFOs:                            0 out of      32    0%
  Number of MMCME2_ADVs:                         0 out of       8    0%
  Number of OUT_FIFOs:                           0 out of      32    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       8    0%
  Number of PHY_CONTROLs:                        0 out of       8    0%
  Number of PLLE2_ADVs:                          0 out of       8    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.08

Peak Memory Usage:  5312 MB
Total REAL time to MAP completion:  6 mins 32 secs 
Total CPU time to MAP completion:   6 mins 25 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:2912 - The LUT-1 inverter "k0/state_inv1_INV_0" failed to join the
   "OLOGICE2" comp matched to output buffer "BTN_Y_3_IOBUF/OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter k0/state_inv1_INV_0 drives
   multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "k0/state_inv1_INV_0" failed to join the
   "OLOGICE2" comp matched to output buffer "BTN_Y_2_IOBUF/OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter k0/state_inv1_INV_0 drives
   multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "k0/state_inv1_INV_0" failed to join the
   "OLOGICE2" comp matched to output buffer "BTN_Y_1_IOBUF/OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter k0/state_inv1_INV_0 drives
   multiple loads.
WARNING:Pack:2912 - The LUT-1 inverter "k0/state_inv1_INV_0" failed to join the
   "OLOGICE2" comp matched to output buffer "BTN_Y_0_IOBUF/OBUFT".  This may
   result in suboptimal timing.  The LUT-1 inverter k0/state_inv1_INV_0 drives
   multiple loads.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   h1/gamestart_gameover_AND_2438_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   h1/gamestart_gameover_AND_2296_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   h1/gamestart_gameover_AND_2369_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   h1/gamestart_gameover_AND_2332_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   h1/gamestart_gameover_AND_2521_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net h1/Mmux_vga_color112 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network rstn_IBUF has no load.
INFO:Pack:1716 - Initializing temperature to 100.000 Celsius. (default - Range:
   0.000 to 100.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.970 Volts. (default - Range: 0.970 to
   1.030 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  12 block(s) removed
  33 block(s) optimized away
  12 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "m0/XLXI_6/XLXI_2/XLXN_7" is unused and has been removed.
 Unused block "m0/XLXI_6/XLXI_2/XLXI_1" (BUF) removed.
The signal "m0/XLXI_6/XLXI_2/XLXN_15" is unused and has been removed.
 Unused block "m0/XLXI_6/XLXI_2/XLXI_5" (AND) removed.
  The signal "m0/XLXI_6/XLXI_2/XLXN_8" is unused and has been removed.
   Unused block "m0/XLXI_6/XLXI_2/XLXI_2" (BUF) removed.
The signal "m0/XLXI_6/XLXI_2/XLXN_16" is unused and has been removed.
 Unused block "m0/XLXI_6/XLXI_2/XLXI_6" (AND) removed.
The signal "m0/XLXI_6/XLXI_2/XLXN_14" is unused and has been removed.
 Unused block "m0/XLXI_6/XLXI_2/XLXI_4" (AND) removed.
The signal "m0/XLXI_6/XLXI_2/XLXN_13" is unused and has been removed.
 Unused block "m0/XLXI_6/XLXI_2/XLXI_3" (AND) removed.
The signal "m0/XLXI_6/XLXI_3/XLXN_7" is unused and has been removed.
 Unused block "m0/XLXI_6/XLXI_3/XLXI_1" (BUF) removed.
The signal "m0/XLXI_6/XLXI_3/XLXN_15" is unused and has been removed.
 Unused block "m0/XLXI_6/XLXI_3/XLXI_5" (AND) removed.
  The signal "m0/XLXI_6/XLXI_3/XLXN_8" is unused and has been removed.
   Unused block "m0/XLXI_6/XLXI_3/XLXI_2" (BUF) removed.
The signal "m0/XLXI_6/XLXI_3/XLXN_16" is unused and has been removed.
 Unused block "m0/XLXI_6/XLXI_3/XLXI_6" (AND) removed.
The signal "m0/XLXI_6/XLXI_3/XLXN_14" is unused and has been removed.
 Unused block "m0/XLXI_6/XLXI_3/XLXI_4" (AND) removed.
The signal "m0/XLXI_6/XLXI_3/XLXN_13" is unused and has been removed.
 Unused block "m0/XLXI_6/XLXI_3/XLXI_3" (AND) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
LUT2 		h1/Madd_n0537_Madd1
   optimized to 0
LUT2 		h1/Madd_n0537_Madd2
   optimized to 0
LUT2 		h1/Madd_n0537_Madd3
   optimized to 0
LUT2 		h1/Madd_n0537_Madd4
   optimized to 0
LUT2 		h1/Madd_n0537_Madd5
   optimized to 0
LUT2 		h1/Madd_n0537_Madd6
   optimized to 0
GND 		h1/Rom0/XST_GND
VCC 		h1/Rom0/XST_VCC
GND 		h1/Rom1/XST_GND
VCC 		h1/Rom1/XST_VCC
GND 		h1/Rom10/XST_GND
VCC 		h1/Rom10/XST_VCC
GND 		h1/Rom2/XST_GND
VCC 		h1/Rom2/XST_VCC
GND 		h1/Rom4/XST_GND
VCC 		h1/Rom4/XST_VCC
GND 		h1/Rom6/XST_GND
VCC 		h1/Rom6/XST_VCC
GND 		h1/Rom7/XST_GND
VCC 		h1/Rom7/XST_VCC
INV 		m0/XLXI_2/XLXI_95
AND2 		m0/XLXI_6/XLXI_2/XLXI_10
OR4 		m0/XLXI_6/XLXI_2/XLXI_11
AND2 		m0/XLXI_6/XLXI_2/XLXI_7
AND2 		m0/XLXI_6/XLXI_2/XLXI_8
AND2 		m0/XLXI_6/XLXI_2/XLXI_9
AND2 		m0/XLXI_6/XLXI_3/XLXI_10
OR4 		m0/XLXI_6/XLXI_3/XLXI_11
AND2 		m0/XLXI_6/XLXI_3/XLXI_7
AND2 		m0/XLXI_6/XLXI_3/XLXI_8
AND2 		m0/XLXI_6/XLXI_3/XLXI_9

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| AN<0>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AN<1>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AN<2>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AN<3>                              | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| BTN_X<0>                           | IOB              | BIDIR     | LVCMOS18             |       | 12       | SLOW | IFF          | PULLUP   |          |
| BTN_X<1>                           | IOB              | BIDIR     | LVCMOS18             |       | 12       | SLOW | IFF          | PULLUP   |          |
| BTN_X<2>                           | IOB              | BIDIR     | LVCMOS18             |       | 12       | SLOW | IFF          | PULLUP   |          |
| BTN_X<3>                           | IOB              | BIDIR     | LVCMOS18             |       | 12       | SLOW | IFF          | PULLUP   |          |
| BTN_X<4>                           | IOB              | BIDIR     | LVCMOS18             |       | 12       | SLOW | IFF          | PULLUP   |          |
| BTN_Y<0>                           | IOB              | BIDIR     | LVCMOS18             |       | 12       | SLOW | IFF          | PULLUP   |          |
| BTN_Y<1>                           | IOB              | BIDIR     | LVCMOS18             |       | 12       | SLOW | IFF          | PULLUP   |          |
| BTN_Y<2>                           | IOB              | BIDIR     | LVCMOS18             |       | 12       | SLOW | IFF          | PULLUP   |          |
| BTN_Y<3>                           | IOB              | BIDIR     | LVCMOS18             |       | 12       | SLOW | IFF          | PULLUP   |          |
| LED_CLK                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED_CLR                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED_DO                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| LED_PEN                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGLED_CLK                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGLED_CLR                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGLED_DO                          | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGLED_PEN                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<0>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<1>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<2>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<3>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<4>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<5>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<6>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SEGMENT<7>                         | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SW<0>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<1>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<2>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<3>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<4>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<5>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<6>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<7>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<8>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<9>                              | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<10>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<11>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<12>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<13>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<14>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| SW<15>                             | IOB              | INPUT     | LVCMOS15             |       |          |      |              |          |          |
| b<0>                               | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| b<1>                               | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| b<2>                               | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| b<3>                               | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| buzzer                             | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| clk                                | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| g<0>                               | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| g<1>                               | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| g<2>                               | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| g<3>                               | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| hs                                 | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| r<0>                               | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| r<1>                               | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| r<2>                               | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| r<3>                               | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| rstn                               | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| vs                                 | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
