vsim -voptargs=+acc +notimingchecks -noglitch work.conf_tb_siso_gen_sec_par
# vsim -voptargs="+acc" "+notimingchecks" -noglitch work.conf_tb_siso_gen_sec_par 
# Start time: 12:18:45 on Oct 03,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.conf_tb_siso_gen_sec_par#1
# Loading work.tb_siso_gen_top(top)#1
# Loading work.tb_siso_gen(structure)#1
# Loading work.siso_gen(sec_par)#1
# Loading work.tvc_siso_gen(file_io)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_siso_gen_top/tg/duv/scan_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_siso_gen_top/tg/tvc/scan_in has no driver.
# This port will contribute value (U) to the signal network.
add wave -position end  sim:/tb_siso_gen_top/tg/data_in
add wave -position end  sim:/tb_siso_gen_top/tg/data_out
add wave -position end  sim:/tb_siso_gen_top/tg/clk
add wave -position end  sim:/tb_siso_gen_top/tg/reset
add wave -position end  sim:/tb_siso_gen_top/tg/req
add wave -position end  sim:/tb_siso_gen_top/tg/ready
run -all
# ** Failure: OK! Simulation stopped at end of input file.
#    Time: 49500 ns  Iteration: 1  Process: /tb_siso_gen_top/tg/tvc/stimuli File: /home/s3310914/Documents/sec/tvc_siso_gen_file_io_arch.vhd
# Break in Process stimuli at /home/s3310914/Documents/sec/tvc_siso_gen_file_io_arch.vhd line 87
# End time: 16:01:29 on Oct 04,2023, Elapsed time: 27:42:44
# Errors: 1, Warnings: 3
