// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Dispatch(
  input          clock,
  input          reset,
  output         io_fromRename_0_ready,
  input          io_fromRename_0_valid,
  input  [31:0]  io_fromRename_0_bits_instr,
  input          io_fromRename_0_bits_exceptionVec_0,
  input          io_fromRename_0_bits_exceptionVec_1,
  input          io_fromRename_0_bits_exceptionVec_2,
  input          io_fromRename_0_bits_exceptionVec_3,
  input          io_fromRename_0_bits_exceptionVec_4,
  input          io_fromRename_0_bits_exceptionVec_5,
  input          io_fromRename_0_bits_exceptionVec_6,
  input          io_fromRename_0_bits_exceptionVec_7,
  input          io_fromRename_0_bits_exceptionVec_8,
  input          io_fromRename_0_bits_exceptionVec_9,
  input          io_fromRename_0_bits_exceptionVec_10,
  input          io_fromRename_0_bits_exceptionVec_11,
  input          io_fromRename_0_bits_exceptionVec_12,
  input          io_fromRename_0_bits_exceptionVec_13,
  input          io_fromRename_0_bits_exceptionVec_14,
  input          io_fromRename_0_bits_exceptionVec_15,
  input          io_fromRename_0_bits_exceptionVec_16,
  input          io_fromRename_0_bits_exceptionVec_17,
  input          io_fromRename_0_bits_exceptionVec_18,
  input          io_fromRename_0_bits_exceptionVec_19,
  input          io_fromRename_0_bits_exceptionVec_20,
  input          io_fromRename_0_bits_exceptionVec_21,
  input          io_fromRename_0_bits_exceptionVec_22,
  input          io_fromRename_0_bits_exceptionVec_23,
  input          io_fromRename_0_bits_hasException,
  input          io_fromRename_0_bits_trigger_frontendHit_0,
  input          io_fromRename_0_bits_trigger_frontendHit_1,
  input          io_fromRename_0_bits_trigger_frontendHit_2,
  input          io_fromRename_0_bits_trigger_frontendHit_3,
  input          io_fromRename_0_bits_trigger_frontendCanFire_0,
  input          io_fromRename_0_bits_trigger_frontendCanFire_1,
  input          io_fromRename_0_bits_trigger_frontendCanFire_2,
  input          io_fromRename_0_bits_trigger_frontendCanFire_3,
  input          io_fromRename_0_bits_preDecodeInfo_valid,
  input          io_fromRename_0_bits_preDecodeInfo_isRVC,
  input  [1:0]   io_fromRename_0_bits_preDecodeInfo_brType,
  input          io_fromRename_0_bits_preDecodeInfo_isCall,
  input          io_fromRename_0_bits_preDecodeInfo_isRet,
  input          io_fromRename_0_bits_pred_taken,
  input          io_fromRename_0_bits_crossPageIPFFix,
  input          io_fromRename_0_bits_ftqPtr_flag,
  input  [5:0]   io_fromRename_0_bits_ftqPtr_value,
  input  [3:0]   io_fromRename_0_bits_ftqOffset,
  input  [3:0]   io_fromRename_0_bits_srcType_0,
  input  [3:0]   io_fromRename_0_bits_srcType_1,
  input  [3:0]   io_fromRename_0_bits_srcType_2,
  input  [3:0]   io_fromRename_0_bits_srcType_3,
  input  [3:0]   io_fromRename_0_bits_srcType_4,
  input  [5:0]   io_fromRename_0_bits_ldest,
  input  [34:0]  io_fromRename_0_bits_fuType,
  input  [8:0]   io_fromRename_0_bits_fuOpType,
  input          io_fromRename_0_bits_rfWen,
  input          io_fromRename_0_bits_fpWen,
  input          io_fromRename_0_bits_vecWen,
  input          io_fromRename_0_bits_v0Wen,
  input          io_fromRename_0_bits_vlWen,
  input          io_fromRename_0_bits_waitForward,
  input          io_fromRename_0_bits_blockBackward,
  input          io_fromRename_0_bits_flushPipe,
  input  [3:0]   io_fromRename_0_bits_selImm,
  input  [31:0]  io_fromRename_0_bits_imm,
  input          io_fromRename_0_bits_fpu_typeTagOut,
  input          io_fromRename_0_bits_fpu_wflags,
  input  [1:0]   io_fromRename_0_bits_fpu_typ,
  input  [2:0]   io_fromRename_0_bits_fpu_rm,
  input          io_fromRename_0_bits_vpu_vill,
  input          io_fromRename_0_bits_vpu_vma,
  input          io_fromRename_0_bits_vpu_vta,
  input  [1:0]   io_fromRename_0_bits_vpu_vsew,
  input  [2:0]   io_fromRename_0_bits_vpu_vlmul,
  input          io_fromRename_0_bits_vpu_specVill,
  input          io_fromRename_0_bits_vpu_specVma,
  input          io_fromRename_0_bits_vpu_specVta,
  input  [1:0]   io_fromRename_0_bits_vpu_specVsew,
  input  [2:0]   io_fromRename_0_bits_vpu_specVlmul,
  input          io_fromRename_0_bits_vpu_vm,
  input  [7:0]   io_fromRename_0_bits_vpu_vstart,
  input          io_fromRename_0_bits_vpu_fpu_isFoldTo1_2,
  input          io_fromRename_0_bits_vpu_fpu_isFoldTo1_4,
  input          io_fromRename_0_bits_vpu_fpu_isFoldTo1_8,
  input  [127:0] io_fromRename_0_bits_vpu_vmask,
  input  [2:0]   io_fromRename_0_bits_vpu_nf,
  input  [1:0]   io_fromRename_0_bits_vpu_veew,
  input          io_fromRename_0_bits_vpu_isExt,
  input          io_fromRename_0_bits_vpu_isNarrow,
  input          io_fromRename_0_bits_vpu_isDstMask,
  input          io_fromRename_0_bits_vpu_isOpMask,
  input          io_fromRename_0_bits_vpu_isDependOldvd,
  input          io_fromRename_0_bits_vpu_isWritePartVd,
  input          io_fromRename_0_bits_vlsInstr,
  input          io_fromRename_0_bits_wfflags,
  input          io_fromRename_0_bits_isMove,
  input  [6:0]   io_fromRename_0_bits_uopIdx,
  input          io_fromRename_0_bits_isVset,
  input          io_fromRename_0_bits_firstUop,
  input          io_fromRename_0_bits_lastUop,
  input  [6:0]   io_fromRename_0_bits_numWB,
  input  [2:0]   io_fromRename_0_bits_commitType,
  input  [7:0]   io_fromRename_0_bits_psrc_0,
  input  [7:0]   io_fromRename_0_bits_psrc_1,
  input  [7:0]   io_fromRename_0_bits_psrc_2,
  input  [7:0]   io_fromRename_0_bits_psrc_3,
  input  [7:0]   io_fromRename_0_bits_psrc_4,
  input  [7:0]   io_fromRename_0_bits_pdest,
  input          io_fromRename_0_bits_robIdx_flag,
  input  [7:0]   io_fromRename_0_bits_robIdx_value,
  input  [2:0]   io_fromRename_0_bits_instrSize,
  input          io_fromRename_0_bits_dirtyFs,
  input          io_fromRename_0_bits_dirtyVs,
  input          io_fromRename_0_bits_eliminatedMove,
  input          io_fromRename_0_bits_snapshot,
  input          io_fromRename_0_bits_storeSetHit,
  input          io_fromRename_0_bits_loadWaitStrict,
  input  [4:0]   io_fromRename_0_bits_ssid,
  input  [4:0]   io_fromRename_0_bits_numLsElem,
  output         io_fromRename_1_ready,
  input          io_fromRename_1_valid,
  input  [31:0]  io_fromRename_1_bits_instr,
  input          io_fromRename_1_bits_exceptionVec_0,
  input          io_fromRename_1_bits_exceptionVec_1,
  input          io_fromRename_1_bits_exceptionVec_2,
  input          io_fromRename_1_bits_exceptionVec_3,
  input          io_fromRename_1_bits_exceptionVec_4,
  input          io_fromRename_1_bits_exceptionVec_5,
  input          io_fromRename_1_bits_exceptionVec_6,
  input          io_fromRename_1_bits_exceptionVec_7,
  input          io_fromRename_1_bits_exceptionVec_8,
  input          io_fromRename_1_bits_exceptionVec_9,
  input          io_fromRename_1_bits_exceptionVec_10,
  input          io_fromRename_1_bits_exceptionVec_11,
  input          io_fromRename_1_bits_exceptionVec_12,
  input          io_fromRename_1_bits_exceptionVec_13,
  input          io_fromRename_1_bits_exceptionVec_14,
  input          io_fromRename_1_bits_exceptionVec_15,
  input          io_fromRename_1_bits_exceptionVec_16,
  input          io_fromRename_1_bits_exceptionVec_17,
  input          io_fromRename_1_bits_exceptionVec_18,
  input          io_fromRename_1_bits_exceptionVec_19,
  input          io_fromRename_1_bits_exceptionVec_20,
  input          io_fromRename_1_bits_exceptionVec_21,
  input          io_fromRename_1_bits_exceptionVec_22,
  input          io_fromRename_1_bits_exceptionVec_23,
  input          io_fromRename_1_bits_hasException,
  input          io_fromRename_1_bits_trigger_frontendHit_0,
  input          io_fromRename_1_bits_trigger_frontendHit_1,
  input          io_fromRename_1_bits_trigger_frontendHit_2,
  input          io_fromRename_1_bits_trigger_frontendHit_3,
  input          io_fromRename_1_bits_trigger_frontendCanFire_0,
  input          io_fromRename_1_bits_trigger_frontendCanFire_1,
  input          io_fromRename_1_bits_trigger_frontendCanFire_2,
  input          io_fromRename_1_bits_trigger_frontendCanFire_3,
  input          io_fromRename_1_bits_preDecodeInfo_valid,
  input          io_fromRename_1_bits_preDecodeInfo_isRVC,
  input  [1:0]   io_fromRename_1_bits_preDecodeInfo_brType,
  input          io_fromRename_1_bits_preDecodeInfo_isCall,
  input          io_fromRename_1_bits_preDecodeInfo_isRet,
  input          io_fromRename_1_bits_pred_taken,
  input          io_fromRename_1_bits_crossPageIPFFix,
  input          io_fromRename_1_bits_ftqPtr_flag,
  input  [5:0]   io_fromRename_1_bits_ftqPtr_value,
  input  [3:0]   io_fromRename_1_bits_ftqOffset,
  input  [3:0]   io_fromRename_1_bits_srcType_0,
  input  [3:0]   io_fromRename_1_bits_srcType_1,
  input  [3:0]   io_fromRename_1_bits_srcType_2,
  input  [3:0]   io_fromRename_1_bits_srcType_3,
  input  [3:0]   io_fromRename_1_bits_srcType_4,
  input  [5:0]   io_fromRename_1_bits_ldest,
  input  [34:0]  io_fromRename_1_bits_fuType,
  input  [8:0]   io_fromRename_1_bits_fuOpType,
  input          io_fromRename_1_bits_rfWen,
  input          io_fromRename_1_bits_fpWen,
  input          io_fromRename_1_bits_vecWen,
  input          io_fromRename_1_bits_v0Wen,
  input          io_fromRename_1_bits_vlWen,
  input          io_fromRename_1_bits_waitForward,
  input          io_fromRename_1_bits_blockBackward,
  input          io_fromRename_1_bits_flushPipe,
  input  [3:0]   io_fromRename_1_bits_selImm,
  input  [31:0]  io_fromRename_1_bits_imm,
  input          io_fromRename_1_bits_fpu_typeTagOut,
  input          io_fromRename_1_bits_fpu_wflags,
  input  [1:0]   io_fromRename_1_bits_fpu_typ,
  input  [2:0]   io_fromRename_1_bits_fpu_rm,
  input          io_fromRename_1_bits_vpu_vill,
  input          io_fromRename_1_bits_vpu_vma,
  input          io_fromRename_1_bits_vpu_vta,
  input  [1:0]   io_fromRename_1_bits_vpu_vsew,
  input  [2:0]   io_fromRename_1_bits_vpu_vlmul,
  input          io_fromRename_1_bits_vpu_specVill,
  input          io_fromRename_1_bits_vpu_specVma,
  input          io_fromRename_1_bits_vpu_specVta,
  input  [1:0]   io_fromRename_1_bits_vpu_specVsew,
  input  [2:0]   io_fromRename_1_bits_vpu_specVlmul,
  input          io_fromRename_1_bits_vpu_vm,
  input  [7:0]   io_fromRename_1_bits_vpu_vstart,
  input          io_fromRename_1_bits_vpu_fpu_isFoldTo1_2,
  input          io_fromRename_1_bits_vpu_fpu_isFoldTo1_4,
  input          io_fromRename_1_bits_vpu_fpu_isFoldTo1_8,
  input  [127:0] io_fromRename_1_bits_vpu_vmask,
  input  [2:0]   io_fromRename_1_bits_vpu_nf,
  input  [1:0]   io_fromRename_1_bits_vpu_veew,
  input          io_fromRename_1_bits_vpu_isExt,
  input          io_fromRename_1_bits_vpu_isNarrow,
  input          io_fromRename_1_bits_vpu_isDstMask,
  input          io_fromRename_1_bits_vpu_isOpMask,
  input          io_fromRename_1_bits_vpu_isDependOldvd,
  input          io_fromRename_1_bits_vpu_isWritePartVd,
  input          io_fromRename_1_bits_vlsInstr,
  input          io_fromRename_1_bits_wfflags,
  input          io_fromRename_1_bits_isMove,
  input  [6:0]   io_fromRename_1_bits_uopIdx,
  input          io_fromRename_1_bits_isVset,
  input          io_fromRename_1_bits_firstUop,
  input          io_fromRename_1_bits_lastUop,
  input  [6:0]   io_fromRename_1_bits_numWB,
  input  [2:0]   io_fromRename_1_bits_commitType,
  input  [7:0]   io_fromRename_1_bits_psrc_0,
  input  [7:0]   io_fromRename_1_bits_psrc_1,
  input  [7:0]   io_fromRename_1_bits_psrc_2,
  input  [7:0]   io_fromRename_1_bits_psrc_3,
  input  [7:0]   io_fromRename_1_bits_psrc_4,
  input  [7:0]   io_fromRename_1_bits_pdest,
  input          io_fromRename_1_bits_robIdx_flag,
  input  [7:0]   io_fromRename_1_bits_robIdx_value,
  input  [2:0]   io_fromRename_1_bits_instrSize,
  input          io_fromRename_1_bits_dirtyFs,
  input          io_fromRename_1_bits_dirtyVs,
  input          io_fromRename_1_bits_eliminatedMove,
  input          io_fromRename_1_bits_storeSetHit,
  input          io_fromRename_1_bits_loadWaitStrict,
  input  [4:0]   io_fromRename_1_bits_ssid,
  input  [4:0]   io_fromRename_1_bits_numLsElem,
  output         io_fromRename_2_ready,
  input          io_fromRename_2_valid,
  input  [31:0]  io_fromRename_2_bits_instr,
  input          io_fromRename_2_bits_exceptionVec_0,
  input          io_fromRename_2_bits_exceptionVec_1,
  input          io_fromRename_2_bits_exceptionVec_2,
  input          io_fromRename_2_bits_exceptionVec_3,
  input          io_fromRename_2_bits_exceptionVec_4,
  input          io_fromRename_2_bits_exceptionVec_5,
  input          io_fromRename_2_bits_exceptionVec_6,
  input          io_fromRename_2_bits_exceptionVec_7,
  input          io_fromRename_2_bits_exceptionVec_8,
  input          io_fromRename_2_bits_exceptionVec_9,
  input          io_fromRename_2_bits_exceptionVec_10,
  input          io_fromRename_2_bits_exceptionVec_11,
  input          io_fromRename_2_bits_exceptionVec_12,
  input          io_fromRename_2_bits_exceptionVec_13,
  input          io_fromRename_2_bits_exceptionVec_14,
  input          io_fromRename_2_bits_exceptionVec_15,
  input          io_fromRename_2_bits_exceptionVec_16,
  input          io_fromRename_2_bits_exceptionVec_17,
  input          io_fromRename_2_bits_exceptionVec_18,
  input          io_fromRename_2_bits_exceptionVec_19,
  input          io_fromRename_2_bits_exceptionVec_20,
  input          io_fromRename_2_bits_exceptionVec_21,
  input          io_fromRename_2_bits_exceptionVec_22,
  input          io_fromRename_2_bits_exceptionVec_23,
  input          io_fromRename_2_bits_hasException,
  input          io_fromRename_2_bits_trigger_frontendHit_0,
  input          io_fromRename_2_bits_trigger_frontendHit_1,
  input          io_fromRename_2_bits_trigger_frontendHit_2,
  input          io_fromRename_2_bits_trigger_frontendHit_3,
  input          io_fromRename_2_bits_trigger_frontendCanFire_0,
  input          io_fromRename_2_bits_trigger_frontendCanFire_1,
  input          io_fromRename_2_bits_trigger_frontendCanFire_2,
  input          io_fromRename_2_bits_trigger_frontendCanFire_3,
  input          io_fromRename_2_bits_preDecodeInfo_valid,
  input          io_fromRename_2_bits_preDecodeInfo_isRVC,
  input  [1:0]   io_fromRename_2_bits_preDecodeInfo_brType,
  input          io_fromRename_2_bits_preDecodeInfo_isCall,
  input          io_fromRename_2_bits_preDecodeInfo_isRet,
  input          io_fromRename_2_bits_pred_taken,
  input          io_fromRename_2_bits_crossPageIPFFix,
  input          io_fromRename_2_bits_ftqPtr_flag,
  input  [5:0]   io_fromRename_2_bits_ftqPtr_value,
  input  [3:0]   io_fromRename_2_bits_ftqOffset,
  input  [3:0]   io_fromRename_2_bits_srcType_0,
  input  [3:0]   io_fromRename_2_bits_srcType_1,
  input  [3:0]   io_fromRename_2_bits_srcType_2,
  input  [3:0]   io_fromRename_2_bits_srcType_3,
  input  [3:0]   io_fromRename_2_bits_srcType_4,
  input  [5:0]   io_fromRename_2_bits_ldest,
  input  [34:0]  io_fromRename_2_bits_fuType,
  input  [8:0]   io_fromRename_2_bits_fuOpType,
  input          io_fromRename_2_bits_rfWen,
  input          io_fromRename_2_bits_fpWen,
  input          io_fromRename_2_bits_vecWen,
  input          io_fromRename_2_bits_v0Wen,
  input          io_fromRename_2_bits_vlWen,
  input          io_fromRename_2_bits_waitForward,
  input          io_fromRename_2_bits_blockBackward,
  input          io_fromRename_2_bits_flushPipe,
  input  [3:0]   io_fromRename_2_bits_selImm,
  input  [31:0]  io_fromRename_2_bits_imm,
  input          io_fromRename_2_bits_fpu_typeTagOut,
  input          io_fromRename_2_bits_fpu_wflags,
  input  [1:0]   io_fromRename_2_bits_fpu_typ,
  input  [2:0]   io_fromRename_2_bits_fpu_rm,
  input          io_fromRename_2_bits_vpu_vill,
  input          io_fromRename_2_bits_vpu_vma,
  input          io_fromRename_2_bits_vpu_vta,
  input  [1:0]   io_fromRename_2_bits_vpu_vsew,
  input  [2:0]   io_fromRename_2_bits_vpu_vlmul,
  input          io_fromRename_2_bits_vpu_specVill,
  input          io_fromRename_2_bits_vpu_specVma,
  input          io_fromRename_2_bits_vpu_specVta,
  input  [1:0]   io_fromRename_2_bits_vpu_specVsew,
  input  [2:0]   io_fromRename_2_bits_vpu_specVlmul,
  input          io_fromRename_2_bits_vpu_vm,
  input  [7:0]   io_fromRename_2_bits_vpu_vstart,
  input          io_fromRename_2_bits_vpu_fpu_isFoldTo1_2,
  input          io_fromRename_2_bits_vpu_fpu_isFoldTo1_4,
  input          io_fromRename_2_bits_vpu_fpu_isFoldTo1_8,
  input  [127:0] io_fromRename_2_bits_vpu_vmask,
  input  [2:0]   io_fromRename_2_bits_vpu_nf,
  input  [1:0]   io_fromRename_2_bits_vpu_veew,
  input          io_fromRename_2_bits_vpu_isExt,
  input          io_fromRename_2_bits_vpu_isNarrow,
  input          io_fromRename_2_bits_vpu_isDstMask,
  input          io_fromRename_2_bits_vpu_isOpMask,
  input          io_fromRename_2_bits_vpu_isDependOldvd,
  input          io_fromRename_2_bits_vpu_isWritePartVd,
  input          io_fromRename_2_bits_vlsInstr,
  input          io_fromRename_2_bits_wfflags,
  input          io_fromRename_2_bits_isMove,
  input  [6:0]   io_fromRename_2_bits_uopIdx,
  input          io_fromRename_2_bits_isVset,
  input          io_fromRename_2_bits_firstUop,
  input          io_fromRename_2_bits_lastUop,
  input  [6:0]   io_fromRename_2_bits_numWB,
  input  [2:0]   io_fromRename_2_bits_commitType,
  input  [7:0]   io_fromRename_2_bits_psrc_0,
  input  [7:0]   io_fromRename_2_bits_psrc_1,
  input  [7:0]   io_fromRename_2_bits_psrc_2,
  input  [7:0]   io_fromRename_2_bits_psrc_3,
  input  [7:0]   io_fromRename_2_bits_psrc_4,
  input  [7:0]   io_fromRename_2_bits_pdest,
  input          io_fromRename_2_bits_robIdx_flag,
  input  [7:0]   io_fromRename_2_bits_robIdx_value,
  input  [2:0]   io_fromRename_2_bits_instrSize,
  input          io_fromRename_2_bits_dirtyFs,
  input          io_fromRename_2_bits_dirtyVs,
  input          io_fromRename_2_bits_eliminatedMove,
  input          io_fromRename_2_bits_storeSetHit,
  input          io_fromRename_2_bits_loadWaitStrict,
  input  [4:0]   io_fromRename_2_bits_ssid,
  input  [4:0]   io_fromRename_2_bits_numLsElem,
  output         io_fromRename_3_ready,
  input          io_fromRename_3_valid,
  input  [31:0]  io_fromRename_3_bits_instr,
  input          io_fromRename_3_bits_exceptionVec_0,
  input          io_fromRename_3_bits_exceptionVec_1,
  input          io_fromRename_3_bits_exceptionVec_2,
  input          io_fromRename_3_bits_exceptionVec_3,
  input          io_fromRename_3_bits_exceptionVec_4,
  input          io_fromRename_3_bits_exceptionVec_5,
  input          io_fromRename_3_bits_exceptionVec_6,
  input          io_fromRename_3_bits_exceptionVec_7,
  input          io_fromRename_3_bits_exceptionVec_8,
  input          io_fromRename_3_bits_exceptionVec_9,
  input          io_fromRename_3_bits_exceptionVec_10,
  input          io_fromRename_3_bits_exceptionVec_11,
  input          io_fromRename_3_bits_exceptionVec_12,
  input          io_fromRename_3_bits_exceptionVec_13,
  input          io_fromRename_3_bits_exceptionVec_14,
  input          io_fromRename_3_bits_exceptionVec_15,
  input          io_fromRename_3_bits_exceptionVec_16,
  input          io_fromRename_3_bits_exceptionVec_17,
  input          io_fromRename_3_bits_exceptionVec_18,
  input          io_fromRename_3_bits_exceptionVec_19,
  input          io_fromRename_3_bits_exceptionVec_20,
  input          io_fromRename_3_bits_exceptionVec_21,
  input          io_fromRename_3_bits_exceptionVec_22,
  input          io_fromRename_3_bits_exceptionVec_23,
  input          io_fromRename_3_bits_hasException,
  input          io_fromRename_3_bits_trigger_frontendHit_0,
  input          io_fromRename_3_bits_trigger_frontendHit_1,
  input          io_fromRename_3_bits_trigger_frontendHit_2,
  input          io_fromRename_3_bits_trigger_frontendHit_3,
  input          io_fromRename_3_bits_trigger_frontendCanFire_0,
  input          io_fromRename_3_bits_trigger_frontendCanFire_1,
  input          io_fromRename_3_bits_trigger_frontendCanFire_2,
  input          io_fromRename_3_bits_trigger_frontendCanFire_3,
  input          io_fromRename_3_bits_preDecodeInfo_valid,
  input          io_fromRename_3_bits_preDecodeInfo_isRVC,
  input  [1:0]   io_fromRename_3_bits_preDecodeInfo_brType,
  input          io_fromRename_3_bits_preDecodeInfo_isCall,
  input          io_fromRename_3_bits_preDecodeInfo_isRet,
  input          io_fromRename_3_bits_pred_taken,
  input          io_fromRename_3_bits_crossPageIPFFix,
  input          io_fromRename_3_bits_ftqPtr_flag,
  input  [5:0]   io_fromRename_3_bits_ftqPtr_value,
  input  [3:0]   io_fromRename_3_bits_ftqOffset,
  input  [3:0]   io_fromRename_3_bits_srcType_0,
  input  [3:0]   io_fromRename_3_bits_srcType_1,
  input  [3:0]   io_fromRename_3_bits_srcType_2,
  input  [3:0]   io_fromRename_3_bits_srcType_3,
  input  [3:0]   io_fromRename_3_bits_srcType_4,
  input  [5:0]   io_fromRename_3_bits_ldest,
  input  [34:0]  io_fromRename_3_bits_fuType,
  input  [8:0]   io_fromRename_3_bits_fuOpType,
  input          io_fromRename_3_bits_rfWen,
  input          io_fromRename_3_bits_fpWen,
  input          io_fromRename_3_bits_vecWen,
  input          io_fromRename_3_bits_v0Wen,
  input          io_fromRename_3_bits_vlWen,
  input          io_fromRename_3_bits_waitForward,
  input          io_fromRename_3_bits_blockBackward,
  input          io_fromRename_3_bits_flushPipe,
  input  [3:0]   io_fromRename_3_bits_selImm,
  input  [31:0]  io_fromRename_3_bits_imm,
  input          io_fromRename_3_bits_fpu_typeTagOut,
  input          io_fromRename_3_bits_fpu_wflags,
  input  [1:0]   io_fromRename_3_bits_fpu_typ,
  input  [2:0]   io_fromRename_3_bits_fpu_rm,
  input          io_fromRename_3_bits_vpu_vill,
  input          io_fromRename_3_bits_vpu_vma,
  input          io_fromRename_3_bits_vpu_vta,
  input  [1:0]   io_fromRename_3_bits_vpu_vsew,
  input  [2:0]   io_fromRename_3_bits_vpu_vlmul,
  input          io_fromRename_3_bits_vpu_specVill,
  input          io_fromRename_3_bits_vpu_specVma,
  input          io_fromRename_3_bits_vpu_specVta,
  input  [1:0]   io_fromRename_3_bits_vpu_specVsew,
  input  [2:0]   io_fromRename_3_bits_vpu_specVlmul,
  input          io_fromRename_3_bits_vpu_vm,
  input  [7:0]   io_fromRename_3_bits_vpu_vstart,
  input          io_fromRename_3_bits_vpu_fpu_isFoldTo1_2,
  input          io_fromRename_3_bits_vpu_fpu_isFoldTo1_4,
  input          io_fromRename_3_bits_vpu_fpu_isFoldTo1_8,
  input  [127:0] io_fromRename_3_bits_vpu_vmask,
  input  [2:0]   io_fromRename_3_bits_vpu_nf,
  input  [1:0]   io_fromRename_3_bits_vpu_veew,
  input          io_fromRename_3_bits_vpu_isExt,
  input          io_fromRename_3_bits_vpu_isNarrow,
  input          io_fromRename_3_bits_vpu_isDstMask,
  input          io_fromRename_3_bits_vpu_isOpMask,
  input          io_fromRename_3_bits_vpu_isDependOldvd,
  input          io_fromRename_3_bits_vpu_isWritePartVd,
  input          io_fromRename_3_bits_vlsInstr,
  input          io_fromRename_3_bits_wfflags,
  input          io_fromRename_3_bits_isMove,
  input  [6:0]   io_fromRename_3_bits_uopIdx,
  input          io_fromRename_3_bits_isVset,
  input          io_fromRename_3_bits_firstUop,
  input          io_fromRename_3_bits_lastUop,
  input  [6:0]   io_fromRename_3_bits_numWB,
  input  [2:0]   io_fromRename_3_bits_commitType,
  input  [7:0]   io_fromRename_3_bits_psrc_0,
  input  [7:0]   io_fromRename_3_bits_psrc_1,
  input  [7:0]   io_fromRename_3_bits_psrc_2,
  input  [7:0]   io_fromRename_3_bits_psrc_3,
  input  [7:0]   io_fromRename_3_bits_psrc_4,
  input  [7:0]   io_fromRename_3_bits_pdest,
  input          io_fromRename_3_bits_robIdx_flag,
  input  [7:0]   io_fromRename_3_bits_robIdx_value,
  input  [2:0]   io_fromRename_3_bits_instrSize,
  input          io_fromRename_3_bits_dirtyFs,
  input          io_fromRename_3_bits_dirtyVs,
  input          io_fromRename_3_bits_eliminatedMove,
  input          io_fromRename_3_bits_storeSetHit,
  input          io_fromRename_3_bits_loadWaitStrict,
  input  [4:0]   io_fromRename_3_bits_ssid,
  input  [4:0]   io_fromRename_3_bits_numLsElem,
  output         io_fromRename_4_ready,
  input          io_fromRename_4_valid,
  input  [31:0]  io_fromRename_4_bits_instr,
  input          io_fromRename_4_bits_exceptionVec_0,
  input          io_fromRename_4_bits_exceptionVec_1,
  input          io_fromRename_4_bits_exceptionVec_2,
  input          io_fromRename_4_bits_exceptionVec_3,
  input          io_fromRename_4_bits_exceptionVec_4,
  input          io_fromRename_4_bits_exceptionVec_5,
  input          io_fromRename_4_bits_exceptionVec_6,
  input          io_fromRename_4_bits_exceptionVec_7,
  input          io_fromRename_4_bits_exceptionVec_8,
  input          io_fromRename_4_bits_exceptionVec_9,
  input          io_fromRename_4_bits_exceptionVec_10,
  input          io_fromRename_4_bits_exceptionVec_11,
  input          io_fromRename_4_bits_exceptionVec_12,
  input          io_fromRename_4_bits_exceptionVec_13,
  input          io_fromRename_4_bits_exceptionVec_14,
  input          io_fromRename_4_bits_exceptionVec_15,
  input          io_fromRename_4_bits_exceptionVec_16,
  input          io_fromRename_4_bits_exceptionVec_17,
  input          io_fromRename_4_bits_exceptionVec_18,
  input          io_fromRename_4_bits_exceptionVec_19,
  input          io_fromRename_4_bits_exceptionVec_20,
  input          io_fromRename_4_bits_exceptionVec_21,
  input          io_fromRename_4_bits_exceptionVec_22,
  input          io_fromRename_4_bits_exceptionVec_23,
  input          io_fromRename_4_bits_hasException,
  input          io_fromRename_4_bits_trigger_frontendHit_0,
  input          io_fromRename_4_bits_trigger_frontendHit_1,
  input          io_fromRename_4_bits_trigger_frontendHit_2,
  input          io_fromRename_4_bits_trigger_frontendHit_3,
  input          io_fromRename_4_bits_trigger_frontendCanFire_0,
  input          io_fromRename_4_bits_trigger_frontendCanFire_1,
  input          io_fromRename_4_bits_trigger_frontendCanFire_2,
  input          io_fromRename_4_bits_trigger_frontendCanFire_3,
  input          io_fromRename_4_bits_preDecodeInfo_valid,
  input          io_fromRename_4_bits_preDecodeInfo_isRVC,
  input  [1:0]   io_fromRename_4_bits_preDecodeInfo_brType,
  input          io_fromRename_4_bits_preDecodeInfo_isCall,
  input          io_fromRename_4_bits_preDecodeInfo_isRet,
  input          io_fromRename_4_bits_pred_taken,
  input          io_fromRename_4_bits_crossPageIPFFix,
  input          io_fromRename_4_bits_ftqPtr_flag,
  input  [5:0]   io_fromRename_4_bits_ftqPtr_value,
  input  [3:0]   io_fromRename_4_bits_ftqOffset,
  input  [3:0]   io_fromRename_4_bits_srcType_0,
  input  [3:0]   io_fromRename_4_bits_srcType_1,
  input  [3:0]   io_fromRename_4_bits_srcType_2,
  input  [3:0]   io_fromRename_4_bits_srcType_3,
  input  [3:0]   io_fromRename_4_bits_srcType_4,
  input  [5:0]   io_fromRename_4_bits_ldest,
  input  [34:0]  io_fromRename_4_bits_fuType,
  input  [8:0]   io_fromRename_4_bits_fuOpType,
  input          io_fromRename_4_bits_rfWen,
  input          io_fromRename_4_bits_fpWen,
  input          io_fromRename_4_bits_vecWen,
  input          io_fromRename_4_bits_v0Wen,
  input          io_fromRename_4_bits_vlWen,
  input          io_fromRename_4_bits_waitForward,
  input          io_fromRename_4_bits_blockBackward,
  input          io_fromRename_4_bits_flushPipe,
  input  [3:0]   io_fromRename_4_bits_selImm,
  input  [31:0]  io_fromRename_4_bits_imm,
  input          io_fromRename_4_bits_fpu_typeTagOut,
  input          io_fromRename_4_bits_fpu_wflags,
  input  [1:0]   io_fromRename_4_bits_fpu_typ,
  input  [2:0]   io_fromRename_4_bits_fpu_rm,
  input          io_fromRename_4_bits_vpu_vill,
  input          io_fromRename_4_bits_vpu_vma,
  input          io_fromRename_4_bits_vpu_vta,
  input  [1:0]   io_fromRename_4_bits_vpu_vsew,
  input  [2:0]   io_fromRename_4_bits_vpu_vlmul,
  input          io_fromRename_4_bits_vpu_specVill,
  input          io_fromRename_4_bits_vpu_specVma,
  input          io_fromRename_4_bits_vpu_specVta,
  input  [1:0]   io_fromRename_4_bits_vpu_specVsew,
  input  [2:0]   io_fromRename_4_bits_vpu_specVlmul,
  input          io_fromRename_4_bits_vpu_vm,
  input  [7:0]   io_fromRename_4_bits_vpu_vstart,
  input          io_fromRename_4_bits_vpu_fpu_isFoldTo1_2,
  input          io_fromRename_4_bits_vpu_fpu_isFoldTo1_4,
  input          io_fromRename_4_bits_vpu_fpu_isFoldTo1_8,
  input  [127:0] io_fromRename_4_bits_vpu_vmask,
  input  [2:0]   io_fromRename_4_bits_vpu_nf,
  input  [1:0]   io_fromRename_4_bits_vpu_veew,
  input          io_fromRename_4_bits_vpu_isExt,
  input          io_fromRename_4_bits_vpu_isNarrow,
  input          io_fromRename_4_bits_vpu_isDstMask,
  input          io_fromRename_4_bits_vpu_isOpMask,
  input          io_fromRename_4_bits_vpu_isDependOldvd,
  input          io_fromRename_4_bits_vpu_isWritePartVd,
  input          io_fromRename_4_bits_vlsInstr,
  input          io_fromRename_4_bits_wfflags,
  input          io_fromRename_4_bits_isMove,
  input  [6:0]   io_fromRename_4_bits_uopIdx,
  input          io_fromRename_4_bits_isVset,
  input          io_fromRename_4_bits_firstUop,
  input          io_fromRename_4_bits_lastUop,
  input  [6:0]   io_fromRename_4_bits_numWB,
  input  [2:0]   io_fromRename_4_bits_commitType,
  input  [7:0]   io_fromRename_4_bits_psrc_0,
  input  [7:0]   io_fromRename_4_bits_psrc_1,
  input  [7:0]   io_fromRename_4_bits_psrc_2,
  input  [7:0]   io_fromRename_4_bits_psrc_3,
  input  [7:0]   io_fromRename_4_bits_psrc_4,
  input  [7:0]   io_fromRename_4_bits_pdest,
  input          io_fromRename_4_bits_robIdx_flag,
  input  [7:0]   io_fromRename_4_bits_robIdx_value,
  input  [2:0]   io_fromRename_4_bits_instrSize,
  input          io_fromRename_4_bits_dirtyFs,
  input          io_fromRename_4_bits_dirtyVs,
  input          io_fromRename_4_bits_eliminatedMove,
  input          io_fromRename_4_bits_storeSetHit,
  input          io_fromRename_4_bits_loadWaitStrict,
  input  [4:0]   io_fromRename_4_bits_ssid,
  input  [4:0]   io_fromRename_4_bits_numLsElem,
  output         io_fromRename_5_ready,
  input          io_fromRename_5_valid,
  input  [31:0]  io_fromRename_5_bits_instr,
  input          io_fromRename_5_bits_exceptionVec_0,
  input          io_fromRename_5_bits_exceptionVec_1,
  input          io_fromRename_5_bits_exceptionVec_2,
  input          io_fromRename_5_bits_exceptionVec_3,
  input          io_fromRename_5_bits_exceptionVec_4,
  input          io_fromRename_5_bits_exceptionVec_5,
  input          io_fromRename_5_bits_exceptionVec_6,
  input          io_fromRename_5_bits_exceptionVec_7,
  input          io_fromRename_5_bits_exceptionVec_8,
  input          io_fromRename_5_bits_exceptionVec_9,
  input          io_fromRename_5_bits_exceptionVec_10,
  input          io_fromRename_5_bits_exceptionVec_11,
  input          io_fromRename_5_bits_exceptionVec_12,
  input          io_fromRename_5_bits_exceptionVec_13,
  input          io_fromRename_5_bits_exceptionVec_14,
  input          io_fromRename_5_bits_exceptionVec_15,
  input          io_fromRename_5_bits_exceptionVec_16,
  input          io_fromRename_5_bits_exceptionVec_17,
  input          io_fromRename_5_bits_exceptionVec_18,
  input          io_fromRename_5_bits_exceptionVec_19,
  input          io_fromRename_5_bits_exceptionVec_20,
  input          io_fromRename_5_bits_exceptionVec_21,
  input          io_fromRename_5_bits_exceptionVec_22,
  input          io_fromRename_5_bits_exceptionVec_23,
  input          io_fromRename_5_bits_hasException,
  input          io_fromRename_5_bits_trigger_frontendHit_0,
  input          io_fromRename_5_bits_trigger_frontendHit_1,
  input          io_fromRename_5_bits_trigger_frontendHit_2,
  input          io_fromRename_5_bits_trigger_frontendHit_3,
  input          io_fromRename_5_bits_trigger_frontendCanFire_0,
  input          io_fromRename_5_bits_trigger_frontendCanFire_1,
  input          io_fromRename_5_bits_trigger_frontendCanFire_2,
  input          io_fromRename_5_bits_trigger_frontendCanFire_3,
  input          io_fromRename_5_bits_preDecodeInfo_valid,
  input          io_fromRename_5_bits_preDecodeInfo_isRVC,
  input  [1:0]   io_fromRename_5_bits_preDecodeInfo_brType,
  input          io_fromRename_5_bits_preDecodeInfo_isCall,
  input          io_fromRename_5_bits_preDecodeInfo_isRet,
  input          io_fromRename_5_bits_pred_taken,
  input          io_fromRename_5_bits_crossPageIPFFix,
  input          io_fromRename_5_bits_ftqPtr_flag,
  input  [5:0]   io_fromRename_5_bits_ftqPtr_value,
  input  [3:0]   io_fromRename_5_bits_ftqOffset,
  input  [3:0]   io_fromRename_5_bits_srcType_0,
  input  [3:0]   io_fromRename_5_bits_srcType_1,
  input  [3:0]   io_fromRename_5_bits_srcType_2,
  input  [3:0]   io_fromRename_5_bits_srcType_3,
  input  [3:0]   io_fromRename_5_bits_srcType_4,
  input  [5:0]   io_fromRename_5_bits_ldest,
  input  [34:0]  io_fromRename_5_bits_fuType,
  input  [8:0]   io_fromRename_5_bits_fuOpType,
  input          io_fromRename_5_bits_rfWen,
  input          io_fromRename_5_bits_fpWen,
  input          io_fromRename_5_bits_vecWen,
  input          io_fromRename_5_bits_v0Wen,
  input          io_fromRename_5_bits_vlWen,
  input          io_fromRename_5_bits_waitForward,
  input          io_fromRename_5_bits_blockBackward,
  input          io_fromRename_5_bits_flushPipe,
  input  [3:0]   io_fromRename_5_bits_selImm,
  input  [31:0]  io_fromRename_5_bits_imm,
  input          io_fromRename_5_bits_fpu_typeTagOut,
  input          io_fromRename_5_bits_fpu_wflags,
  input  [1:0]   io_fromRename_5_bits_fpu_typ,
  input  [2:0]   io_fromRename_5_bits_fpu_rm,
  input          io_fromRename_5_bits_vpu_vill,
  input          io_fromRename_5_bits_vpu_vma,
  input          io_fromRename_5_bits_vpu_vta,
  input  [1:0]   io_fromRename_5_bits_vpu_vsew,
  input  [2:0]   io_fromRename_5_bits_vpu_vlmul,
  input          io_fromRename_5_bits_vpu_specVill,
  input          io_fromRename_5_bits_vpu_specVma,
  input          io_fromRename_5_bits_vpu_specVta,
  input  [1:0]   io_fromRename_5_bits_vpu_specVsew,
  input  [2:0]   io_fromRename_5_bits_vpu_specVlmul,
  input          io_fromRename_5_bits_vpu_vm,
  input  [7:0]   io_fromRename_5_bits_vpu_vstart,
  input          io_fromRename_5_bits_vpu_fpu_isFoldTo1_2,
  input          io_fromRename_5_bits_vpu_fpu_isFoldTo1_4,
  input          io_fromRename_5_bits_vpu_fpu_isFoldTo1_8,
  input  [127:0] io_fromRename_5_bits_vpu_vmask,
  input  [2:0]   io_fromRename_5_bits_vpu_nf,
  input  [1:0]   io_fromRename_5_bits_vpu_veew,
  input          io_fromRename_5_bits_vpu_isExt,
  input          io_fromRename_5_bits_vpu_isNarrow,
  input          io_fromRename_5_bits_vpu_isDstMask,
  input          io_fromRename_5_bits_vpu_isOpMask,
  input          io_fromRename_5_bits_vpu_isDependOldvd,
  input          io_fromRename_5_bits_vpu_isWritePartVd,
  input          io_fromRename_5_bits_vlsInstr,
  input          io_fromRename_5_bits_wfflags,
  input          io_fromRename_5_bits_isMove,
  input  [6:0]   io_fromRename_5_bits_uopIdx,
  input          io_fromRename_5_bits_isVset,
  input          io_fromRename_5_bits_firstUop,
  input          io_fromRename_5_bits_lastUop,
  input  [6:0]   io_fromRename_5_bits_numWB,
  input  [2:0]   io_fromRename_5_bits_commitType,
  input  [7:0]   io_fromRename_5_bits_psrc_0,
  input  [7:0]   io_fromRename_5_bits_psrc_1,
  input  [7:0]   io_fromRename_5_bits_psrc_2,
  input  [7:0]   io_fromRename_5_bits_psrc_3,
  input  [7:0]   io_fromRename_5_bits_psrc_4,
  input  [7:0]   io_fromRename_5_bits_pdest,
  input          io_fromRename_5_bits_robIdx_flag,
  input  [7:0]   io_fromRename_5_bits_robIdx_value,
  input  [2:0]   io_fromRename_5_bits_instrSize,
  input          io_fromRename_5_bits_dirtyFs,
  input          io_fromRename_5_bits_dirtyVs,
  input          io_fromRename_5_bits_eliminatedMove,
  input          io_fromRename_5_bits_storeSetHit,
  input          io_fromRename_5_bits_loadWaitStrict,
  input  [4:0]   io_fromRename_5_bits_ssid,
  input  [4:0]   io_fromRename_5_bits_numLsElem,
  output         io_toRenameAllFire,
  input          io_enqRob_canAccept,
  input          io_enqRob_isEmpty,
  output         io_enqRob_req_0_valid,
  output         io_enqRob_req_0_bits_exceptionVec_0,
  output         io_enqRob_req_0_bits_exceptionVec_1,
  output         io_enqRob_req_0_bits_exceptionVec_2,
  output         io_enqRob_req_0_bits_exceptionVec_12,
  output         io_enqRob_req_0_bits_exceptionVec_20,
  output         io_enqRob_req_0_bits_exceptionVec_22,
  output         io_enqRob_req_0_bits_hasException,
  output         io_enqRob_req_0_bits_trigger_frontendHit_0,
  output         io_enqRob_req_0_bits_trigger_frontendHit_1,
  output         io_enqRob_req_0_bits_trigger_frontendHit_2,
  output         io_enqRob_req_0_bits_trigger_frontendHit_3,
  output         io_enqRob_req_0_bits_trigger_frontendCanFire_0,
  output         io_enqRob_req_0_bits_trigger_frontendCanFire_1,
  output         io_enqRob_req_0_bits_trigger_frontendCanFire_2,
  output         io_enqRob_req_0_bits_trigger_frontendCanFire_3,
  output         io_enqRob_req_0_bits_preDecodeInfo_isRVC,
  output         io_enqRob_req_0_bits_crossPageIPFFix,
  output         io_enqRob_req_0_bits_ftqPtr_flag,
  output [5:0]   io_enqRob_req_0_bits_ftqPtr_value,
  output [3:0]   io_enqRob_req_0_bits_ftqOffset,
  output [5:0]   io_enqRob_req_0_bits_ldest,
  output [34:0]  io_enqRob_req_0_bits_fuType,
  output [8:0]   io_enqRob_req_0_bits_fuOpType,
  output         io_enqRob_req_0_bits_rfWen,
  output         io_enqRob_req_0_bits_fpWen,
  output         io_enqRob_req_0_bits_vecWen,
  output         io_enqRob_req_0_bits_v0Wen,
  output         io_enqRob_req_0_bits_vlWen,
  output         io_enqRob_req_0_bits_waitForward,
  output         io_enqRob_req_0_bits_blockBackward,
  output         io_enqRob_req_0_bits_flushPipe,
  output         io_enqRob_req_0_bits_vpu_vill,
  output         io_enqRob_req_0_bits_vpu_vma,
  output         io_enqRob_req_0_bits_vpu_vta,
  output [1:0]   io_enqRob_req_0_bits_vpu_vsew,
  output [2:0]   io_enqRob_req_0_bits_vpu_vlmul,
  output         io_enqRob_req_0_bits_vpu_specVill,
  output         io_enqRob_req_0_bits_vpu_specVma,
  output         io_enqRob_req_0_bits_vpu_specVta,
  output [1:0]   io_enqRob_req_0_bits_vpu_specVsew,
  output [2:0]   io_enqRob_req_0_bits_vpu_specVlmul,
  output         io_enqRob_req_0_bits_vlsInstr,
  output         io_enqRob_req_0_bits_wfflags,
  output         io_enqRob_req_0_bits_isMove,
  output         io_enqRob_req_0_bits_isVset,
  output         io_enqRob_req_0_bits_firstUop,
  output         io_enqRob_req_0_bits_lastUop,
  output [6:0]   io_enqRob_req_0_bits_numWB,
  output [2:0]   io_enqRob_req_0_bits_commitType,
  output [7:0]   io_enqRob_req_0_bits_pdest,
  output         io_enqRob_req_0_bits_robIdx_flag,
  output [7:0]   io_enqRob_req_0_bits_robIdx_value,
  output [2:0]   io_enqRob_req_0_bits_instrSize,
  output         io_enqRob_req_0_bits_dirtyFs,
  output         io_enqRob_req_0_bits_dirtyVs,
  output         io_enqRob_req_0_bits_eliminatedMove,
  output         io_enqRob_req_0_bits_snapshot,
  output         io_enqRob_req_0_bits_loadWaitBit,
  output         io_enqRob_req_0_bits_singleStep,
  output         io_enqRob_req_1_valid,
  output         io_enqRob_req_1_bits_exceptionVec_0,
  output         io_enqRob_req_1_bits_exceptionVec_1,
  output         io_enqRob_req_1_bits_exceptionVec_2,
  output         io_enqRob_req_1_bits_exceptionVec_12,
  output         io_enqRob_req_1_bits_exceptionVec_20,
  output         io_enqRob_req_1_bits_exceptionVec_22,
  output         io_enqRob_req_1_bits_hasException,
  output         io_enqRob_req_1_bits_trigger_frontendHit_0,
  output         io_enqRob_req_1_bits_trigger_frontendHit_1,
  output         io_enqRob_req_1_bits_trigger_frontendHit_2,
  output         io_enqRob_req_1_bits_trigger_frontendHit_3,
  output         io_enqRob_req_1_bits_trigger_frontendCanFire_0,
  output         io_enqRob_req_1_bits_trigger_frontendCanFire_1,
  output         io_enqRob_req_1_bits_trigger_frontendCanFire_2,
  output         io_enqRob_req_1_bits_trigger_frontendCanFire_3,
  output         io_enqRob_req_1_bits_preDecodeInfo_isRVC,
  output         io_enqRob_req_1_bits_crossPageIPFFix,
  output         io_enqRob_req_1_bits_ftqPtr_flag,
  output [5:0]   io_enqRob_req_1_bits_ftqPtr_value,
  output [3:0]   io_enqRob_req_1_bits_ftqOffset,
  output [5:0]   io_enqRob_req_1_bits_ldest,
  output [34:0]  io_enqRob_req_1_bits_fuType,
  output [8:0]   io_enqRob_req_1_bits_fuOpType,
  output         io_enqRob_req_1_bits_rfWen,
  output         io_enqRob_req_1_bits_fpWen,
  output         io_enqRob_req_1_bits_vecWen,
  output         io_enqRob_req_1_bits_v0Wen,
  output         io_enqRob_req_1_bits_vlWen,
  output         io_enqRob_req_1_bits_waitForward,
  output         io_enqRob_req_1_bits_blockBackward,
  output         io_enqRob_req_1_bits_flushPipe,
  output         io_enqRob_req_1_bits_vpu_vill,
  output         io_enqRob_req_1_bits_vpu_vma,
  output         io_enqRob_req_1_bits_vpu_vta,
  output [1:0]   io_enqRob_req_1_bits_vpu_vsew,
  output [2:0]   io_enqRob_req_1_bits_vpu_vlmul,
  output         io_enqRob_req_1_bits_vpu_specVill,
  output         io_enqRob_req_1_bits_vpu_specVma,
  output         io_enqRob_req_1_bits_vpu_specVta,
  output [1:0]   io_enqRob_req_1_bits_vpu_specVsew,
  output [2:0]   io_enqRob_req_1_bits_vpu_specVlmul,
  output         io_enqRob_req_1_bits_vlsInstr,
  output         io_enqRob_req_1_bits_wfflags,
  output         io_enqRob_req_1_bits_isMove,
  output         io_enqRob_req_1_bits_isVset,
  output         io_enqRob_req_1_bits_firstUop,
  output         io_enqRob_req_1_bits_lastUop,
  output [6:0]   io_enqRob_req_1_bits_numWB,
  output [2:0]   io_enqRob_req_1_bits_commitType,
  output [7:0]   io_enqRob_req_1_bits_pdest,
  output         io_enqRob_req_1_bits_robIdx_flag,
  output [7:0]   io_enqRob_req_1_bits_robIdx_value,
  output [2:0]   io_enqRob_req_1_bits_instrSize,
  output         io_enqRob_req_1_bits_dirtyFs,
  output         io_enqRob_req_1_bits_dirtyVs,
  output         io_enqRob_req_1_bits_eliminatedMove,
  output         io_enqRob_req_1_bits_loadWaitBit,
  output         io_enqRob_req_1_bits_singleStep,
  output         io_enqRob_req_2_valid,
  output         io_enqRob_req_2_bits_exceptionVec_0,
  output         io_enqRob_req_2_bits_exceptionVec_1,
  output         io_enqRob_req_2_bits_exceptionVec_2,
  output         io_enqRob_req_2_bits_exceptionVec_12,
  output         io_enqRob_req_2_bits_exceptionVec_20,
  output         io_enqRob_req_2_bits_exceptionVec_22,
  output         io_enqRob_req_2_bits_hasException,
  output         io_enqRob_req_2_bits_trigger_frontendHit_0,
  output         io_enqRob_req_2_bits_trigger_frontendHit_1,
  output         io_enqRob_req_2_bits_trigger_frontendHit_2,
  output         io_enqRob_req_2_bits_trigger_frontendHit_3,
  output         io_enqRob_req_2_bits_trigger_frontendCanFire_0,
  output         io_enqRob_req_2_bits_trigger_frontendCanFire_1,
  output         io_enqRob_req_2_bits_trigger_frontendCanFire_2,
  output         io_enqRob_req_2_bits_trigger_frontendCanFire_3,
  output         io_enqRob_req_2_bits_preDecodeInfo_isRVC,
  output         io_enqRob_req_2_bits_crossPageIPFFix,
  output         io_enqRob_req_2_bits_ftqPtr_flag,
  output [5:0]   io_enqRob_req_2_bits_ftqPtr_value,
  output [3:0]   io_enqRob_req_2_bits_ftqOffset,
  output [5:0]   io_enqRob_req_2_bits_ldest,
  output [34:0]  io_enqRob_req_2_bits_fuType,
  output [8:0]   io_enqRob_req_2_bits_fuOpType,
  output         io_enqRob_req_2_bits_rfWen,
  output         io_enqRob_req_2_bits_fpWen,
  output         io_enqRob_req_2_bits_vecWen,
  output         io_enqRob_req_2_bits_v0Wen,
  output         io_enqRob_req_2_bits_vlWen,
  output         io_enqRob_req_2_bits_waitForward,
  output         io_enqRob_req_2_bits_blockBackward,
  output         io_enqRob_req_2_bits_flushPipe,
  output         io_enqRob_req_2_bits_vpu_vill,
  output         io_enqRob_req_2_bits_vpu_vma,
  output         io_enqRob_req_2_bits_vpu_vta,
  output [1:0]   io_enqRob_req_2_bits_vpu_vsew,
  output [2:0]   io_enqRob_req_2_bits_vpu_vlmul,
  output         io_enqRob_req_2_bits_vpu_specVill,
  output         io_enqRob_req_2_bits_vpu_specVma,
  output         io_enqRob_req_2_bits_vpu_specVta,
  output [1:0]   io_enqRob_req_2_bits_vpu_specVsew,
  output [2:0]   io_enqRob_req_2_bits_vpu_specVlmul,
  output         io_enqRob_req_2_bits_vlsInstr,
  output         io_enqRob_req_2_bits_wfflags,
  output         io_enqRob_req_2_bits_isMove,
  output         io_enqRob_req_2_bits_isVset,
  output         io_enqRob_req_2_bits_firstUop,
  output         io_enqRob_req_2_bits_lastUop,
  output [6:0]   io_enqRob_req_2_bits_numWB,
  output [2:0]   io_enqRob_req_2_bits_commitType,
  output [7:0]   io_enqRob_req_2_bits_pdest,
  output         io_enqRob_req_2_bits_robIdx_flag,
  output [7:0]   io_enqRob_req_2_bits_robIdx_value,
  output [2:0]   io_enqRob_req_2_bits_instrSize,
  output         io_enqRob_req_2_bits_dirtyFs,
  output         io_enqRob_req_2_bits_dirtyVs,
  output         io_enqRob_req_2_bits_eliminatedMove,
  output         io_enqRob_req_2_bits_loadWaitBit,
  output         io_enqRob_req_3_valid,
  output         io_enqRob_req_3_bits_exceptionVec_0,
  output         io_enqRob_req_3_bits_exceptionVec_1,
  output         io_enqRob_req_3_bits_exceptionVec_2,
  output         io_enqRob_req_3_bits_exceptionVec_12,
  output         io_enqRob_req_3_bits_exceptionVec_20,
  output         io_enqRob_req_3_bits_exceptionVec_22,
  output         io_enqRob_req_3_bits_hasException,
  output         io_enqRob_req_3_bits_trigger_frontendHit_0,
  output         io_enqRob_req_3_bits_trigger_frontendHit_1,
  output         io_enqRob_req_3_bits_trigger_frontendHit_2,
  output         io_enqRob_req_3_bits_trigger_frontendHit_3,
  output         io_enqRob_req_3_bits_trigger_frontendCanFire_0,
  output         io_enqRob_req_3_bits_trigger_frontendCanFire_1,
  output         io_enqRob_req_3_bits_trigger_frontendCanFire_2,
  output         io_enqRob_req_3_bits_trigger_frontendCanFire_3,
  output         io_enqRob_req_3_bits_preDecodeInfo_isRVC,
  output         io_enqRob_req_3_bits_crossPageIPFFix,
  output         io_enqRob_req_3_bits_ftqPtr_flag,
  output [5:0]   io_enqRob_req_3_bits_ftqPtr_value,
  output [3:0]   io_enqRob_req_3_bits_ftqOffset,
  output [5:0]   io_enqRob_req_3_bits_ldest,
  output [34:0]  io_enqRob_req_3_bits_fuType,
  output [8:0]   io_enqRob_req_3_bits_fuOpType,
  output         io_enqRob_req_3_bits_rfWen,
  output         io_enqRob_req_3_bits_fpWen,
  output         io_enqRob_req_3_bits_vecWen,
  output         io_enqRob_req_3_bits_v0Wen,
  output         io_enqRob_req_3_bits_vlWen,
  output         io_enqRob_req_3_bits_waitForward,
  output         io_enqRob_req_3_bits_blockBackward,
  output         io_enqRob_req_3_bits_flushPipe,
  output         io_enqRob_req_3_bits_vpu_vill,
  output         io_enqRob_req_3_bits_vpu_vma,
  output         io_enqRob_req_3_bits_vpu_vta,
  output [1:0]   io_enqRob_req_3_bits_vpu_vsew,
  output [2:0]   io_enqRob_req_3_bits_vpu_vlmul,
  output         io_enqRob_req_3_bits_vpu_specVill,
  output         io_enqRob_req_3_bits_vpu_specVma,
  output         io_enqRob_req_3_bits_vpu_specVta,
  output [1:0]   io_enqRob_req_3_bits_vpu_specVsew,
  output [2:0]   io_enqRob_req_3_bits_vpu_specVlmul,
  output         io_enqRob_req_3_bits_vlsInstr,
  output         io_enqRob_req_3_bits_wfflags,
  output         io_enqRob_req_3_bits_isMove,
  output         io_enqRob_req_3_bits_isVset,
  output         io_enqRob_req_3_bits_firstUop,
  output         io_enqRob_req_3_bits_lastUop,
  output [6:0]   io_enqRob_req_3_bits_numWB,
  output [2:0]   io_enqRob_req_3_bits_commitType,
  output [7:0]   io_enqRob_req_3_bits_pdest,
  output         io_enqRob_req_3_bits_robIdx_flag,
  output [7:0]   io_enqRob_req_3_bits_robIdx_value,
  output [2:0]   io_enqRob_req_3_bits_instrSize,
  output         io_enqRob_req_3_bits_dirtyFs,
  output         io_enqRob_req_3_bits_dirtyVs,
  output         io_enqRob_req_3_bits_eliminatedMove,
  output         io_enqRob_req_3_bits_loadWaitBit,
  output         io_enqRob_req_4_valid,
  output         io_enqRob_req_4_bits_exceptionVec_0,
  output         io_enqRob_req_4_bits_exceptionVec_1,
  output         io_enqRob_req_4_bits_exceptionVec_2,
  output         io_enqRob_req_4_bits_exceptionVec_12,
  output         io_enqRob_req_4_bits_exceptionVec_20,
  output         io_enqRob_req_4_bits_exceptionVec_22,
  output         io_enqRob_req_4_bits_hasException,
  output         io_enqRob_req_4_bits_trigger_frontendHit_0,
  output         io_enqRob_req_4_bits_trigger_frontendHit_1,
  output         io_enqRob_req_4_bits_trigger_frontendHit_2,
  output         io_enqRob_req_4_bits_trigger_frontendHit_3,
  output         io_enqRob_req_4_bits_trigger_frontendCanFire_0,
  output         io_enqRob_req_4_bits_trigger_frontendCanFire_1,
  output         io_enqRob_req_4_bits_trigger_frontendCanFire_2,
  output         io_enqRob_req_4_bits_trigger_frontendCanFire_3,
  output         io_enqRob_req_4_bits_preDecodeInfo_isRVC,
  output         io_enqRob_req_4_bits_crossPageIPFFix,
  output         io_enqRob_req_4_bits_ftqPtr_flag,
  output [5:0]   io_enqRob_req_4_bits_ftqPtr_value,
  output [3:0]   io_enqRob_req_4_bits_ftqOffset,
  output [5:0]   io_enqRob_req_4_bits_ldest,
  output [34:0]  io_enqRob_req_4_bits_fuType,
  output [8:0]   io_enqRob_req_4_bits_fuOpType,
  output         io_enqRob_req_4_bits_rfWen,
  output         io_enqRob_req_4_bits_fpWen,
  output         io_enqRob_req_4_bits_vecWen,
  output         io_enqRob_req_4_bits_v0Wen,
  output         io_enqRob_req_4_bits_vlWen,
  output         io_enqRob_req_4_bits_waitForward,
  output         io_enqRob_req_4_bits_blockBackward,
  output         io_enqRob_req_4_bits_flushPipe,
  output         io_enqRob_req_4_bits_vpu_vill,
  output         io_enqRob_req_4_bits_vpu_vma,
  output         io_enqRob_req_4_bits_vpu_vta,
  output [1:0]   io_enqRob_req_4_bits_vpu_vsew,
  output [2:0]   io_enqRob_req_4_bits_vpu_vlmul,
  output         io_enqRob_req_4_bits_vpu_specVill,
  output         io_enqRob_req_4_bits_vpu_specVma,
  output         io_enqRob_req_4_bits_vpu_specVta,
  output [1:0]   io_enqRob_req_4_bits_vpu_specVsew,
  output [2:0]   io_enqRob_req_4_bits_vpu_specVlmul,
  output         io_enqRob_req_4_bits_vlsInstr,
  output         io_enqRob_req_4_bits_wfflags,
  output         io_enqRob_req_4_bits_isMove,
  output         io_enqRob_req_4_bits_isVset,
  output         io_enqRob_req_4_bits_firstUop,
  output         io_enqRob_req_4_bits_lastUop,
  output [6:0]   io_enqRob_req_4_bits_numWB,
  output [2:0]   io_enqRob_req_4_bits_commitType,
  output [7:0]   io_enqRob_req_4_bits_pdest,
  output         io_enqRob_req_4_bits_robIdx_flag,
  output [7:0]   io_enqRob_req_4_bits_robIdx_value,
  output [2:0]   io_enqRob_req_4_bits_instrSize,
  output         io_enqRob_req_4_bits_dirtyFs,
  output         io_enqRob_req_4_bits_dirtyVs,
  output         io_enqRob_req_4_bits_eliminatedMove,
  output         io_enqRob_req_4_bits_loadWaitBit,
  output         io_enqRob_req_5_valid,
  output         io_enqRob_req_5_bits_exceptionVec_0,
  output         io_enqRob_req_5_bits_exceptionVec_1,
  output         io_enqRob_req_5_bits_exceptionVec_2,
  output         io_enqRob_req_5_bits_exceptionVec_12,
  output         io_enqRob_req_5_bits_exceptionVec_20,
  output         io_enqRob_req_5_bits_exceptionVec_22,
  output         io_enqRob_req_5_bits_hasException,
  output         io_enqRob_req_5_bits_trigger_frontendHit_0,
  output         io_enqRob_req_5_bits_trigger_frontendHit_1,
  output         io_enqRob_req_5_bits_trigger_frontendHit_2,
  output         io_enqRob_req_5_bits_trigger_frontendHit_3,
  output         io_enqRob_req_5_bits_trigger_frontendCanFire_0,
  output         io_enqRob_req_5_bits_trigger_frontendCanFire_1,
  output         io_enqRob_req_5_bits_trigger_frontendCanFire_2,
  output         io_enqRob_req_5_bits_trigger_frontendCanFire_3,
  output         io_enqRob_req_5_bits_preDecodeInfo_isRVC,
  output         io_enqRob_req_5_bits_crossPageIPFFix,
  output         io_enqRob_req_5_bits_ftqPtr_flag,
  output [5:0]   io_enqRob_req_5_bits_ftqPtr_value,
  output [3:0]   io_enqRob_req_5_bits_ftqOffset,
  output [5:0]   io_enqRob_req_5_bits_ldest,
  output [34:0]  io_enqRob_req_5_bits_fuType,
  output [8:0]   io_enqRob_req_5_bits_fuOpType,
  output         io_enqRob_req_5_bits_rfWen,
  output         io_enqRob_req_5_bits_fpWen,
  output         io_enqRob_req_5_bits_vecWen,
  output         io_enqRob_req_5_bits_v0Wen,
  output         io_enqRob_req_5_bits_vlWen,
  output         io_enqRob_req_5_bits_waitForward,
  output         io_enqRob_req_5_bits_blockBackward,
  output         io_enqRob_req_5_bits_flushPipe,
  output         io_enqRob_req_5_bits_vpu_vill,
  output         io_enqRob_req_5_bits_vpu_vma,
  output         io_enqRob_req_5_bits_vpu_vta,
  output [1:0]   io_enqRob_req_5_bits_vpu_vsew,
  output [2:0]   io_enqRob_req_5_bits_vpu_vlmul,
  output         io_enqRob_req_5_bits_vpu_specVill,
  output         io_enqRob_req_5_bits_vpu_specVma,
  output         io_enqRob_req_5_bits_vpu_specVta,
  output [1:0]   io_enqRob_req_5_bits_vpu_specVsew,
  output [2:0]   io_enqRob_req_5_bits_vpu_specVlmul,
  output         io_enqRob_req_5_bits_vlsInstr,
  output         io_enqRob_req_5_bits_wfflags,
  output         io_enqRob_req_5_bits_isMove,
  output         io_enqRob_req_5_bits_isVset,
  output         io_enqRob_req_5_bits_firstUop,
  output         io_enqRob_req_5_bits_lastUop,
  output [6:0]   io_enqRob_req_5_bits_numWB,
  output [2:0]   io_enqRob_req_5_bits_commitType,
  output [7:0]   io_enqRob_req_5_bits_pdest,
  output         io_enqRob_req_5_bits_robIdx_flag,
  output [7:0]   io_enqRob_req_5_bits_robIdx_value,
  output [2:0]   io_enqRob_req_5_bits_instrSize,
  output         io_enqRob_req_5_bits_dirtyFs,
  output         io_enqRob_req_5_bits_dirtyVs,
  output         io_enqRob_req_5_bits_eliminatedMove,
  output         io_enqRob_req_5_bits_loadWaitBit,
  output         io_allocPregs_0_isInt,
  output         io_allocPregs_0_isFp,
  output         io_allocPregs_0_isVec,
  output         io_allocPregs_0_isV0,
  output         io_allocPregs_0_isVl,
  output [7:0]   io_allocPregs_0_preg,
  output         io_allocPregs_1_isInt,
  output         io_allocPregs_1_isFp,
  output         io_allocPregs_1_isVec,
  output         io_allocPregs_1_isV0,
  output         io_allocPregs_1_isVl,
  output [7:0]   io_allocPregs_1_preg,
  output         io_allocPregs_2_isInt,
  output         io_allocPregs_2_isFp,
  output         io_allocPregs_2_isVec,
  output         io_allocPregs_2_isV0,
  output         io_allocPregs_2_isVl,
  output [7:0]   io_allocPregs_2_preg,
  output         io_allocPregs_3_isInt,
  output         io_allocPregs_3_isFp,
  output         io_allocPregs_3_isVec,
  output         io_allocPregs_3_isV0,
  output         io_allocPregs_3_isVl,
  output [7:0]   io_allocPregs_3_preg,
  output         io_allocPregs_4_isInt,
  output         io_allocPregs_4_isFp,
  output         io_allocPregs_4_isVec,
  output         io_allocPregs_4_isV0,
  output         io_allocPregs_4_isVl,
  output [7:0]   io_allocPregs_4_preg,
  output         io_allocPregs_5_isInt,
  output         io_allocPregs_5_isFp,
  output         io_allocPregs_5_isVec,
  output         io_allocPregs_5_isV0,
  output         io_allocPregs_5_isVl,
  output [7:0]   io_allocPregs_5_preg,
  input          io_toIntDq0_canAccept,
  output         io_toIntDq0_needAlloc_0,
  output         io_toIntDq0_needAlloc_1,
  output         io_toIntDq0_needAlloc_2,
  output         io_toIntDq0_needAlloc_3,
  output         io_toIntDq0_needAlloc_4,
  output         io_toIntDq0_needAlloc_5,
  output         io_toIntDq0_req_0_valid,
  output         io_toIntDq0_req_0_bits_preDecodeInfo_valid,
  output         io_toIntDq0_req_0_bits_preDecodeInfo_isRVC,
  output [1:0]   io_toIntDq0_req_0_bits_preDecodeInfo_brType,
  output         io_toIntDq0_req_0_bits_preDecodeInfo_isCall,
  output         io_toIntDq0_req_0_bits_preDecodeInfo_isRet,
  output         io_toIntDq0_req_0_bits_pred_taken,
  output         io_toIntDq0_req_0_bits_ftqPtr_flag,
  output [5:0]   io_toIntDq0_req_0_bits_ftqPtr_value,
  output [3:0]   io_toIntDq0_req_0_bits_ftqOffset,
  output [3:0]   io_toIntDq0_req_0_bits_srcType_0,
  output [3:0]   io_toIntDq0_req_0_bits_srcType_1,
  output [34:0]  io_toIntDq0_req_0_bits_fuType,
  output [8:0]   io_toIntDq0_req_0_bits_fuOpType,
  output         io_toIntDq0_req_0_bits_rfWen,
  output         io_toIntDq0_req_0_bits_fpWen,
  output         io_toIntDq0_req_0_bits_vecWen,
  output         io_toIntDq0_req_0_bits_v0Wen,
  output         io_toIntDq0_req_0_bits_vlWen,
  output         io_toIntDq0_req_0_bits_flushPipe,
  output [3:0]   io_toIntDq0_req_0_bits_selImm,
  output [31:0]  io_toIntDq0_req_0_bits_imm,
  output         io_toIntDq0_req_0_bits_fpu_typeTagOut,
  output         io_toIntDq0_req_0_bits_fpu_wflags,
  output [1:0]   io_toIntDq0_req_0_bits_fpu_typ,
  output [2:0]   io_toIntDq0_req_0_bits_fpu_rm,
  output [7:0]   io_toIntDq0_req_0_bits_psrc_0,
  output [7:0]   io_toIntDq0_req_0_bits_psrc_1,
  output [7:0]   io_toIntDq0_req_0_bits_pdest,
  output         io_toIntDq0_req_0_bits_robIdx_flag,
  output [7:0]   io_toIntDq0_req_0_bits_robIdx_value,
  output         io_toIntDq0_req_1_valid,
  output         io_toIntDq0_req_1_bits_preDecodeInfo_valid,
  output         io_toIntDq0_req_1_bits_preDecodeInfo_isRVC,
  output [1:0]   io_toIntDq0_req_1_bits_preDecodeInfo_brType,
  output         io_toIntDq0_req_1_bits_preDecodeInfo_isCall,
  output         io_toIntDq0_req_1_bits_preDecodeInfo_isRet,
  output         io_toIntDq0_req_1_bits_pred_taken,
  output         io_toIntDq0_req_1_bits_ftqPtr_flag,
  output [5:0]   io_toIntDq0_req_1_bits_ftqPtr_value,
  output [3:0]   io_toIntDq0_req_1_bits_ftqOffset,
  output [3:0]   io_toIntDq0_req_1_bits_srcType_0,
  output [3:0]   io_toIntDq0_req_1_bits_srcType_1,
  output [34:0]  io_toIntDq0_req_1_bits_fuType,
  output [8:0]   io_toIntDq0_req_1_bits_fuOpType,
  output         io_toIntDq0_req_1_bits_rfWen,
  output         io_toIntDq0_req_1_bits_fpWen,
  output         io_toIntDq0_req_1_bits_vecWen,
  output         io_toIntDq0_req_1_bits_v0Wen,
  output         io_toIntDq0_req_1_bits_vlWen,
  output         io_toIntDq0_req_1_bits_flushPipe,
  output [3:0]   io_toIntDq0_req_1_bits_selImm,
  output [31:0]  io_toIntDq0_req_1_bits_imm,
  output         io_toIntDq0_req_1_bits_fpu_typeTagOut,
  output         io_toIntDq0_req_1_bits_fpu_wflags,
  output [1:0]   io_toIntDq0_req_1_bits_fpu_typ,
  output [2:0]   io_toIntDq0_req_1_bits_fpu_rm,
  output [7:0]   io_toIntDq0_req_1_bits_psrc_0,
  output [7:0]   io_toIntDq0_req_1_bits_psrc_1,
  output [7:0]   io_toIntDq0_req_1_bits_pdest,
  output         io_toIntDq0_req_1_bits_robIdx_flag,
  output [7:0]   io_toIntDq0_req_1_bits_robIdx_value,
  output         io_toIntDq0_req_2_valid,
  output         io_toIntDq0_req_2_bits_preDecodeInfo_valid,
  output         io_toIntDq0_req_2_bits_preDecodeInfo_isRVC,
  output [1:0]   io_toIntDq0_req_2_bits_preDecodeInfo_brType,
  output         io_toIntDq0_req_2_bits_preDecodeInfo_isCall,
  output         io_toIntDq0_req_2_bits_preDecodeInfo_isRet,
  output         io_toIntDq0_req_2_bits_pred_taken,
  output         io_toIntDq0_req_2_bits_ftqPtr_flag,
  output [5:0]   io_toIntDq0_req_2_bits_ftqPtr_value,
  output [3:0]   io_toIntDq0_req_2_bits_ftqOffset,
  output [3:0]   io_toIntDq0_req_2_bits_srcType_0,
  output [3:0]   io_toIntDq0_req_2_bits_srcType_1,
  output [34:0]  io_toIntDq0_req_2_bits_fuType,
  output [8:0]   io_toIntDq0_req_2_bits_fuOpType,
  output         io_toIntDq0_req_2_bits_rfWen,
  output         io_toIntDq0_req_2_bits_fpWen,
  output         io_toIntDq0_req_2_bits_vecWen,
  output         io_toIntDq0_req_2_bits_v0Wen,
  output         io_toIntDq0_req_2_bits_vlWen,
  output         io_toIntDq0_req_2_bits_flushPipe,
  output [3:0]   io_toIntDq0_req_2_bits_selImm,
  output [31:0]  io_toIntDq0_req_2_bits_imm,
  output         io_toIntDq0_req_2_bits_fpu_typeTagOut,
  output         io_toIntDq0_req_2_bits_fpu_wflags,
  output [1:0]   io_toIntDq0_req_2_bits_fpu_typ,
  output [2:0]   io_toIntDq0_req_2_bits_fpu_rm,
  output [7:0]   io_toIntDq0_req_2_bits_psrc_0,
  output [7:0]   io_toIntDq0_req_2_bits_psrc_1,
  output [7:0]   io_toIntDq0_req_2_bits_pdest,
  output         io_toIntDq0_req_2_bits_robIdx_flag,
  output [7:0]   io_toIntDq0_req_2_bits_robIdx_value,
  output         io_toIntDq0_req_3_valid,
  output         io_toIntDq0_req_3_bits_preDecodeInfo_valid,
  output         io_toIntDq0_req_3_bits_preDecodeInfo_isRVC,
  output [1:0]   io_toIntDq0_req_3_bits_preDecodeInfo_brType,
  output         io_toIntDq0_req_3_bits_preDecodeInfo_isCall,
  output         io_toIntDq0_req_3_bits_preDecodeInfo_isRet,
  output         io_toIntDq0_req_3_bits_pred_taken,
  output         io_toIntDq0_req_3_bits_ftqPtr_flag,
  output [5:0]   io_toIntDq0_req_3_bits_ftqPtr_value,
  output [3:0]   io_toIntDq0_req_3_bits_ftqOffset,
  output [3:0]   io_toIntDq0_req_3_bits_srcType_0,
  output [3:0]   io_toIntDq0_req_3_bits_srcType_1,
  output [34:0]  io_toIntDq0_req_3_bits_fuType,
  output [8:0]   io_toIntDq0_req_3_bits_fuOpType,
  output         io_toIntDq0_req_3_bits_rfWen,
  output         io_toIntDq0_req_3_bits_fpWen,
  output         io_toIntDq0_req_3_bits_vecWen,
  output         io_toIntDq0_req_3_bits_v0Wen,
  output         io_toIntDq0_req_3_bits_vlWen,
  output         io_toIntDq0_req_3_bits_flushPipe,
  output [3:0]   io_toIntDq0_req_3_bits_selImm,
  output [31:0]  io_toIntDq0_req_3_bits_imm,
  output         io_toIntDq0_req_3_bits_fpu_typeTagOut,
  output         io_toIntDq0_req_3_bits_fpu_wflags,
  output [1:0]   io_toIntDq0_req_3_bits_fpu_typ,
  output [2:0]   io_toIntDq0_req_3_bits_fpu_rm,
  output [7:0]   io_toIntDq0_req_3_bits_psrc_0,
  output [7:0]   io_toIntDq0_req_3_bits_psrc_1,
  output [7:0]   io_toIntDq0_req_3_bits_pdest,
  output         io_toIntDq0_req_3_bits_robIdx_flag,
  output [7:0]   io_toIntDq0_req_3_bits_robIdx_value,
  output         io_toIntDq0_req_4_valid,
  output         io_toIntDq0_req_4_bits_preDecodeInfo_valid,
  output         io_toIntDq0_req_4_bits_preDecodeInfo_isRVC,
  output [1:0]   io_toIntDq0_req_4_bits_preDecodeInfo_brType,
  output         io_toIntDq0_req_4_bits_preDecodeInfo_isCall,
  output         io_toIntDq0_req_4_bits_preDecodeInfo_isRet,
  output         io_toIntDq0_req_4_bits_pred_taken,
  output         io_toIntDq0_req_4_bits_ftqPtr_flag,
  output [5:0]   io_toIntDq0_req_4_bits_ftqPtr_value,
  output [3:0]   io_toIntDq0_req_4_bits_ftqOffset,
  output [3:0]   io_toIntDq0_req_4_bits_srcType_0,
  output [3:0]   io_toIntDq0_req_4_bits_srcType_1,
  output [34:0]  io_toIntDq0_req_4_bits_fuType,
  output [8:0]   io_toIntDq0_req_4_bits_fuOpType,
  output         io_toIntDq0_req_4_bits_rfWen,
  output         io_toIntDq0_req_4_bits_fpWen,
  output         io_toIntDq0_req_4_bits_vecWen,
  output         io_toIntDq0_req_4_bits_v0Wen,
  output         io_toIntDq0_req_4_bits_vlWen,
  output         io_toIntDq0_req_4_bits_flushPipe,
  output [3:0]   io_toIntDq0_req_4_bits_selImm,
  output [31:0]  io_toIntDq0_req_4_bits_imm,
  output         io_toIntDq0_req_4_bits_fpu_typeTagOut,
  output         io_toIntDq0_req_4_bits_fpu_wflags,
  output [1:0]   io_toIntDq0_req_4_bits_fpu_typ,
  output [2:0]   io_toIntDq0_req_4_bits_fpu_rm,
  output [7:0]   io_toIntDq0_req_4_bits_psrc_0,
  output [7:0]   io_toIntDq0_req_4_bits_psrc_1,
  output [7:0]   io_toIntDq0_req_4_bits_pdest,
  output         io_toIntDq0_req_4_bits_robIdx_flag,
  output [7:0]   io_toIntDq0_req_4_bits_robIdx_value,
  output         io_toIntDq0_req_5_valid,
  output         io_toIntDq0_req_5_bits_preDecodeInfo_valid,
  output         io_toIntDq0_req_5_bits_preDecodeInfo_isRVC,
  output [1:0]   io_toIntDq0_req_5_bits_preDecodeInfo_brType,
  output         io_toIntDq0_req_5_bits_preDecodeInfo_isCall,
  output         io_toIntDq0_req_5_bits_preDecodeInfo_isRet,
  output         io_toIntDq0_req_5_bits_pred_taken,
  output         io_toIntDq0_req_5_bits_ftqPtr_flag,
  output [5:0]   io_toIntDq0_req_5_bits_ftqPtr_value,
  output [3:0]   io_toIntDq0_req_5_bits_ftqOffset,
  output [3:0]   io_toIntDq0_req_5_bits_srcType_0,
  output [3:0]   io_toIntDq0_req_5_bits_srcType_1,
  output [34:0]  io_toIntDq0_req_5_bits_fuType,
  output [8:0]   io_toIntDq0_req_5_bits_fuOpType,
  output         io_toIntDq0_req_5_bits_rfWen,
  output         io_toIntDq0_req_5_bits_fpWen,
  output         io_toIntDq0_req_5_bits_vecWen,
  output         io_toIntDq0_req_5_bits_v0Wen,
  output         io_toIntDq0_req_5_bits_vlWen,
  output         io_toIntDq0_req_5_bits_flushPipe,
  output [3:0]   io_toIntDq0_req_5_bits_selImm,
  output [31:0]  io_toIntDq0_req_5_bits_imm,
  output         io_toIntDq0_req_5_bits_fpu_typeTagOut,
  output         io_toIntDq0_req_5_bits_fpu_wflags,
  output [1:0]   io_toIntDq0_req_5_bits_fpu_typ,
  output [2:0]   io_toIntDq0_req_5_bits_fpu_rm,
  output [7:0]   io_toIntDq0_req_5_bits_psrc_0,
  output [7:0]   io_toIntDq0_req_5_bits_psrc_1,
  output [7:0]   io_toIntDq0_req_5_bits_pdest,
  output         io_toIntDq0_req_5_bits_robIdx_flag,
  output [7:0]   io_toIntDq0_req_5_bits_robIdx_value,
  input          io_toIntDq1_canAccept,
  output         io_toIntDq1_needAlloc_0,
  output         io_toIntDq1_needAlloc_1,
  output         io_toIntDq1_needAlloc_2,
  output         io_toIntDq1_needAlloc_3,
  output         io_toIntDq1_needAlloc_4,
  output         io_toIntDq1_needAlloc_5,
  output         io_toIntDq1_req_0_valid,
  output         io_toIntDq1_req_0_bits_preDecodeInfo_valid,
  output         io_toIntDq1_req_0_bits_preDecodeInfo_isRVC,
  output [1:0]   io_toIntDq1_req_0_bits_preDecodeInfo_brType,
  output         io_toIntDq1_req_0_bits_preDecodeInfo_isCall,
  output         io_toIntDq1_req_0_bits_preDecodeInfo_isRet,
  output         io_toIntDq1_req_0_bits_pred_taken,
  output         io_toIntDq1_req_0_bits_ftqPtr_flag,
  output [5:0]   io_toIntDq1_req_0_bits_ftqPtr_value,
  output [3:0]   io_toIntDq1_req_0_bits_ftqOffset,
  output [3:0]   io_toIntDq1_req_0_bits_srcType_0,
  output [3:0]   io_toIntDq1_req_0_bits_srcType_1,
  output [34:0]  io_toIntDq1_req_0_bits_fuType,
  output [8:0]   io_toIntDq1_req_0_bits_fuOpType,
  output         io_toIntDq1_req_0_bits_rfWen,
  output         io_toIntDq1_req_0_bits_fpWen,
  output         io_toIntDq1_req_0_bits_vecWen,
  output         io_toIntDq1_req_0_bits_v0Wen,
  output         io_toIntDq1_req_0_bits_vlWen,
  output         io_toIntDq1_req_0_bits_flushPipe,
  output [3:0]   io_toIntDq1_req_0_bits_selImm,
  output [31:0]  io_toIntDq1_req_0_bits_imm,
  output         io_toIntDq1_req_0_bits_fpu_typeTagOut,
  output         io_toIntDq1_req_0_bits_fpu_wflags,
  output [1:0]   io_toIntDq1_req_0_bits_fpu_typ,
  output [2:0]   io_toIntDq1_req_0_bits_fpu_rm,
  output [7:0]   io_toIntDq1_req_0_bits_psrc_0,
  output [7:0]   io_toIntDq1_req_0_bits_psrc_1,
  output [7:0]   io_toIntDq1_req_0_bits_pdest,
  output         io_toIntDq1_req_0_bits_robIdx_flag,
  output [7:0]   io_toIntDq1_req_0_bits_robIdx_value,
  output         io_toIntDq1_req_1_valid,
  output         io_toIntDq1_req_1_bits_preDecodeInfo_valid,
  output         io_toIntDq1_req_1_bits_preDecodeInfo_isRVC,
  output [1:0]   io_toIntDq1_req_1_bits_preDecodeInfo_brType,
  output         io_toIntDq1_req_1_bits_preDecodeInfo_isCall,
  output         io_toIntDq1_req_1_bits_preDecodeInfo_isRet,
  output         io_toIntDq1_req_1_bits_pred_taken,
  output         io_toIntDq1_req_1_bits_ftqPtr_flag,
  output [5:0]   io_toIntDq1_req_1_bits_ftqPtr_value,
  output [3:0]   io_toIntDq1_req_1_bits_ftqOffset,
  output [3:0]   io_toIntDq1_req_1_bits_srcType_0,
  output [3:0]   io_toIntDq1_req_1_bits_srcType_1,
  output [34:0]  io_toIntDq1_req_1_bits_fuType,
  output [8:0]   io_toIntDq1_req_1_bits_fuOpType,
  output         io_toIntDq1_req_1_bits_rfWen,
  output         io_toIntDq1_req_1_bits_fpWen,
  output         io_toIntDq1_req_1_bits_vecWen,
  output         io_toIntDq1_req_1_bits_v0Wen,
  output         io_toIntDq1_req_1_bits_vlWen,
  output         io_toIntDq1_req_1_bits_flushPipe,
  output [3:0]   io_toIntDq1_req_1_bits_selImm,
  output [31:0]  io_toIntDq1_req_1_bits_imm,
  output         io_toIntDq1_req_1_bits_fpu_typeTagOut,
  output         io_toIntDq1_req_1_bits_fpu_wflags,
  output [1:0]   io_toIntDq1_req_1_bits_fpu_typ,
  output [2:0]   io_toIntDq1_req_1_bits_fpu_rm,
  output [7:0]   io_toIntDq1_req_1_bits_psrc_0,
  output [7:0]   io_toIntDq1_req_1_bits_psrc_1,
  output [7:0]   io_toIntDq1_req_1_bits_pdest,
  output         io_toIntDq1_req_1_bits_robIdx_flag,
  output [7:0]   io_toIntDq1_req_1_bits_robIdx_value,
  output         io_toIntDq1_req_2_valid,
  output         io_toIntDq1_req_2_bits_preDecodeInfo_valid,
  output         io_toIntDq1_req_2_bits_preDecodeInfo_isRVC,
  output [1:0]   io_toIntDq1_req_2_bits_preDecodeInfo_brType,
  output         io_toIntDq1_req_2_bits_preDecodeInfo_isCall,
  output         io_toIntDq1_req_2_bits_preDecodeInfo_isRet,
  output         io_toIntDq1_req_2_bits_pred_taken,
  output         io_toIntDq1_req_2_bits_ftqPtr_flag,
  output [5:0]   io_toIntDq1_req_2_bits_ftqPtr_value,
  output [3:0]   io_toIntDq1_req_2_bits_ftqOffset,
  output [3:0]   io_toIntDq1_req_2_bits_srcType_0,
  output [3:0]   io_toIntDq1_req_2_bits_srcType_1,
  output [34:0]  io_toIntDq1_req_2_bits_fuType,
  output [8:0]   io_toIntDq1_req_2_bits_fuOpType,
  output         io_toIntDq1_req_2_bits_rfWen,
  output         io_toIntDq1_req_2_bits_fpWen,
  output         io_toIntDq1_req_2_bits_vecWen,
  output         io_toIntDq1_req_2_bits_v0Wen,
  output         io_toIntDq1_req_2_bits_vlWen,
  output         io_toIntDq1_req_2_bits_flushPipe,
  output [3:0]   io_toIntDq1_req_2_bits_selImm,
  output [31:0]  io_toIntDq1_req_2_bits_imm,
  output         io_toIntDq1_req_2_bits_fpu_typeTagOut,
  output         io_toIntDq1_req_2_bits_fpu_wflags,
  output [1:0]   io_toIntDq1_req_2_bits_fpu_typ,
  output [2:0]   io_toIntDq1_req_2_bits_fpu_rm,
  output [7:0]   io_toIntDq1_req_2_bits_psrc_0,
  output [7:0]   io_toIntDq1_req_2_bits_psrc_1,
  output [7:0]   io_toIntDq1_req_2_bits_pdest,
  output         io_toIntDq1_req_2_bits_robIdx_flag,
  output [7:0]   io_toIntDq1_req_2_bits_robIdx_value,
  output         io_toIntDq1_req_3_valid,
  output         io_toIntDq1_req_3_bits_preDecodeInfo_valid,
  output         io_toIntDq1_req_3_bits_preDecodeInfo_isRVC,
  output [1:0]   io_toIntDq1_req_3_bits_preDecodeInfo_brType,
  output         io_toIntDq1_req_3_bits_preDecodeInfo_isCall,
  output         io_toIntDq1_req_3_bits_preDecodeInfo_isRet,
  output         io_toIntDq1_req_3_bits_pred_taken,
  output         io_toIntDq1_req_3_bits_ftqPtr_flag,
  output [5:0]   io_toIntDq1_req_3_bits_ftqPtr_value,
  output [3:0]   io_toIntDq1_req_3_bits_ftqOffset,
  output [3:0]   io_toIntDq1_req_3_bits_srcType_0,
  output [3:0]   io_toIntDq1_req_3_bits_srcType_1,
  output [34:0]  io_toIntDq1_req_3_bits_fuType,
  output [8:0]   io_toIntDq1_req_3_bits_fuOpType,
  output         io_toIntDq1_req_3_bits_rfWen,
  output         io_toIntDq1_req_3_bits_fpWen,
  output         io_toIntDq1_req_3_bits_vecWen,
  output         io_toIntDq1_req_3_bits_v0Wen,
  output         io_toIntDq1_req_3_bits_vlWen,
  output         io_toIntDq1_req_3_bits_flushPipe,
  output [3:0]   io_toIntDq1_req_3_bits_selImm,
  output [31:0]  io_toIntDq1_req_3_bits_imm,
  output         io_toIntDq1_req_3_bits_fpu_typeTagOut,
  output         io_toIntDq1_req_3_bits_fpu_wflags,
  output [1:0]   io_toIntDq1_req_3_bits_fpu_typ,
  output [2:0]   io_toIntDq1_req_3_bits_fpu_rm,
  output [7:0]   io_toIntDq1_req_3_bits_psrc_0,
  output [7:0]   io_toIntDq1_req_3_bits_psrc_1,
  output [7:0]   io_toIntDq1_req_3_bits_pdest,
  output         io_toIntDq1_req_3_bits_robIdx_flag,
  output [7:0]   io_toIntDq1_req_3_bits_robIdx_value,
  output         io_toIntDq1_req_4_valid,
  output         io_toIntDq1_req_4_bits_preDecodeInfo_valid,
  output         io_toIntDq1_req_4_bits_preDecodeInfo_isRVC,
  output [1:0]   io_toIntDq1_req_4_bits_preDecodeInfo_brType,
  output         io_toIntDq1_req_4_bits_preDecodeInfo_isCall,
  output         io_toIntDq1_req_4_bits_preDecodeInfo_isRet,
  output         io_toIntDq1_req_4_bits_pred_taken,
  output         io_toIntDq1_req_4_bits_ftqPtr_flag,
  output [5:0]   io_toIntDq1_req_4_bits_ftqPtr_value,
  output [3:0]   io_toIntDq1_req_4_bits_ftqOffset,
  output [3:0]   io_toIntDq1_req_4_bits_srcType_0,
  output [3:0]   io_toIntDq1_req_4_bits_srcType_1,
  output [34:0]  io_toIntDq1_req_4_bits_fuType,
  output [8:0]   io_toIntDq1_req_4_bits_fuOpType,
  output         io_toIntDq1_req_4_bits_rfWen,
  output         io_toIntDq1_req_4_bits_fpWen,
  output         io_toIntDq1_req_4_bits_vecWen,
  output         io_toIntDq1_req_4_bits_v0Wen,
  output         io_toIntDq1_req_4_bits_vlWen,
  output         io_toIntDq1_req_4_bits_flushPipe,
  output [3:0]   io_toIntDq1_req_4_bits_selImm,
  output [31:0]  io_toIntDq1_req_4_bits_imm,
  output         io_toIntDq1_req_4_bits_fpu_typeTagOut,
  output         io_toIntDq1_req_4_bits_fpu_wflags,
  output [1:0]   io_toIntDq1_req_4_bits_fpu_typ,
  output [2:0]   io_toIntDq1_req_4_bits_fpu_rm,
  output [7:0]   io_toIntDq1_req_4_bits_psrc_0,
  output [7:0]   io_toIntDq1_req_4_bits_psrc_1,
  output [7:0]   io_toIntDq1_req_4_bits_pdest,
  output         io_toIntDq1_req_4_bits_robIdx_flag,
  output [7:0]   io_toIntDq1_req_4_bits_robIdx_value,
  output         io_toIntDq1_req_5_valid,
  output         io_toIntDq1_req_5_bits_preDecodeInfo_valid,
  output         io_toIntDq1_req_5_bits_preDecodeInfo_isRVC,
  output [1:0]   io_toIntDq1_req_5_bits_preDecodeInfo_brType,
  output         io_toIntDq1_req_5_bits_preDecodeInfo_isCall,
  output         io_toIntDq1_req_5_bits_preDecodeInfo_isRet,
  output         io_toIntDq1_req_5_bits_pred_taken,
  output         io_toIntDq1_req_5_bits_ftqPtr_flag,
  output [5:0]   io_toIntDq1_req_5_bits_ftqPtr_value,
  output [3:0]   io_toIntDq1_req_5_bits_ftqOffset,
  output [3:0]   io_toIntDq1_req_5_bits_srcType_0,
  output [3:0]   io_toIntDq1_req_5_bits_srcType_1,
  output [34:0]  io_toIntDq1_req_5_bits_fuType,
  output [8:0]   io_toIntDq1_req_5_bits_fuOpType,
  output         io_toIntDq1_req_5_bits_rfWen,
  output         io_toIntDq1_req_5_bits_fpWen,
  output         io_toIntDq1_req_5_bits_vecWen,
  output         io_toIntDq1_req_5_bits_v0Wen,
  output         io_toIntDq1_req_5_bits_vlWen,
  output         io_toIntDq1_req_5_bits_flushPipe,
  output [3:0]   io_toIntDq1_req_5_bits_selImm,
  output [31:0]  io_toIntDq1_req_5_bits_imm,
  output         io_toIntDq1_req_5_bits_fpu_typeTagOut,
  output         io_toIntDq1_req_5_bits_fpu_wflags,
  output [1:0]   io_toIntDq1_req_5_bits_fpu_typ,
  output [2:0]   io_toIntDq1_req_5_bits_fpu_rm,
  output [7:0]   io_toIntDq1_req_5_bits_psrc_0,
  output [7:0]   io_toIntDq1_req_5_bits_psrc_1,
  output [7:0]   io_toIntDq1_req_5_bits_pdest,
  output         io_toIntDq1_req_5_bits_robIdx_flag,
  output [7:0]   io_toIntDq1_req_5_bits_robIdx_value,
  input  [4:0]   io_intIQValidNumVec_3_0,
  input  [4:0]   io_intIQValidNumVec_3_1,
  input  [4:0]   io_intIQValidNumVec_2_0,
  input  [4:0]   io_intIQValidNumVec_2_1,
  input  [4:0]   io_intIQValidNumVec_1_0,
  input  [4:0]   io_intIQValidNumVec_1_1,
  input  [4:0]   io_intIQValidNumVec_0_0,
  input  [4:0]   io_intIQValidNumVec_0_1,
  input  [4:0]   io_fromIntDQ_intDQ0ValidDeq0Num,
  input  [4:0]   io_fromIntDQ_intDQ0ValidDeq1Num,
  input  [4:0]   io_fromIntDQ_intDQ1ValidDeq0Num,
  input  [4:0]   io_fromIntDQ_intDQ1ValidDeq1Num,
  input          io_toFpDq_canAccept,
  output         io_toFpDq_needAlloc_0,
  output         io_toFpDq_needAlloc_1,
  output         io_toFpDq_needAlloc_2,
  output         io_toFpDq_needAlloc_3,
  output         io_toFpDq_needAlloc_4,
  output         io_toFpDq_needAlloc_5,
  output         io_toFpDq_req_0_valid,
  output [31:0]  io_toFpDq_req_0_bits_instr,
  output         io_toFpDq_req_0_bits_exceptionVec_0,
  output         io_toFpDq_req_0_bits_exceptionVec_1,
  output         io_toFpDq_req_0_bits_exceptionVec_2,
  output         io_toFpDq_req_0_bits_exceptionVec_3,
  output         io_toFpDq_req_0_bits_exceptionVec_4,
  output         io_toFpDq_req_0_bits_exceptionVec_5,
  output         io_toFpDq_req_0_bits_exceptionVec_6,
  output         io_toFpDq_req_0_bits_exceptionVec_7,
  output         io_toFpDq_req_0_bits_exceptionVec_8,
  output         io_toFpDq_req_0_bits_exceptionVec_9,
  output         io_toFpDq_req_0_bits_exceptionVec_10,
  output         io_toFpDq_req_0_bits_exceptionVec_11,
  output         io_toFpDq_req_0_bits_exceptionVec_12,
  output         io_toFpDq_req_0_bits_exceptionVec_13,
  output         io_toFpDq_req_0_bits_exceptionVec_14,
  output         io_toFpDq_req_0_bits_exceptionVec_15,
  output         io_toFpDq_req_0_bits_exceptionVec_16,
  output         io_toFpDq_req_0_bits_exceptionVec_17,
  output         io_toFpDq_req_0_bits_exceptionVec_18,
  output         io_toFpDq_req_0_bits_exceptionVec_19,
  output         io_toFpDq_req_0_bits_exceptionVec_20,
  output         io_toFpDq_req_0_bits_exceptionVec_21,
  output         io_toFpDq_req_0_bits_exceptionVec_22,
  output         io_toFpDq_req_0_bits_exceptionVec_23,
  output         io_toFpDq_req_0_bits_preDecodeInfo_isRVC,
  output         io_toFpDq_req_0_bits_ftqPtr_flag,
  output [5:0]   io_toFpDq_req_0_bits_ftqPtr_value,
  output [3:0]   io_toFpDq_req_0_bits_ftqOffset,
  output [3:0]   io_toFpDq_req_0_bits_srcType_0,
  output [3:0]   io_toFpDq_req_0_bits_srcType_1,
  output [3:0]   io_toFpDq_req_0_bits_srcType_2,
  output [3:0]   io_toFpDq_req_0_bits_srcType_3,
  output [3:0]   io_toFpDq_req_0_bits_srcType_4,
  output [34:0]  io_toFpDq_req_0_bits_fuType,
  output [8:0]   io_toFpDq_req_0_bits_fuOpType,
  output         io_toFpDq_req_0_bits_rfWen,
  output         io_toFpDq_req_0_bits_fpWen,
  output         io_toFpDq_req_0_bits_vecWen,
  output         io_toFpDq_req_0_bits_v0Wen,
  output         io_toFpDq_req_0_bits_vlWen,
  output [3:0]   io_toFpDq_req_0_bits_selImm,
  output [31:0]  io_toFpDq_req_0_bits_imm,
  output         io_toFpDq_req_0_bits_fpu_wflags,
  output [2:0]   io_toFpDq_req_0_bits_fpu_rm,
  output         io_toFpDq_req_0_bits_vpu_vma,
  output         io_toFpDq_req_0_bits_vpu_vta,
  output [1:0]   io_toFpDq_req_0_bits_vpu_vsew,
  output [2:0]   io_toFpDq_req_0_bits_vpu_vlmul,
  output         io_toFpDq_req_0_bits_vpu_vm,
  output [7:0]   io_toFpDq_req_0_bits_vpu_vstart,
  output         io_toFpDq_req_0_bits_vpu_fpu_isFoldTo1_2,
  output         io_toFpDq_req_0_bits_vpu_fpu_isFoldTo1_4,
  output         io_toFpDq_req_0_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_toFpDq_req_0_bits_vpu_vmask,
  output [2:0]   io_toFpDq_req_0_bits_vpu_nf,
  output [1:0]   io_toFpDq_req_0_bits_vpu_veew,
  output         io_toFpDq_req_0_bits_vpu_isExt,
  output         io_toFpDq_req_0_bits_vpu_isNarrow,
  output         io_toFpDq_req_0_bits_vpu_isDstMask,
  output         io_toFpDq_req_0_bits_vpu_isOpMask,
  output         io_toFpDq_req_0_bits_vpu_isDependOldvd,
  output         io_toFpDq_req_0_bits_vpu_isWritePartVd,
  output [6:0]   io_toFpDq_req_0_bits_uopIdx,
  output         io_toFpDq_req_0_bits_lastUop,
  output [7:0]   io_toFpDq_req_0_bits_psrc_0,
  output [7:0]   io_toFpDq_req_0_bits_psrc_1,
  output [7:0]   io_toFpDq_req_0_bits_psrc_2,
  output [7:0]   io_toFpDq_req_0_bits_psrc_3,
  output [7:0]   io_toFpDq_req_0_bits_psrc_4,
  output [7:0]   io_toFpDq_req_0_bits_pdest,
  output         io_toFpDq_req_0_bits_robIdx_flag,
  output [7:0]   io_toFpDq_req_0_bits_robIdx_value,
  output         io_toFpDq_req_0_bits_storeSetHit,
  output         io_toFpDq_req_0_bits_waitForRobIdx_flag,
  output [7:0]   io_toFpDq_req_0_bits_waitForRobIdx_value,
  output         io_toFpDq_req_0_bits_loadWaitBit,
  output         io_toFpDq_req_0_bits_loadWaitStrict,
  output [4:0]   io_toFpDq_req_0_bits_numLsElem,
  output         io_toFpDq_req_1_valid,
  output [31:0]  io_toFpDq_req_1_bits_instr,
  output         io_toFpDq_req_1_bits_exceptionVec_0,
  output         io_toFpDq_req_1_bits_exceptionVec_1,
  output         io_toFpDq_req_1_bits_exceptionVec_2,
  output         io_toFpDq_req_1_bits_exceptionVec_3,
  output         io_toFpDq_req_1_bits_exceptionVec_4,
  output         io_toFpDq_req_1_bits_exceptionVec_5,
  output         io_toFpDq_req_1_bits_exceptionVec_6,
  output         io_toFpDq_req_1_bits_exceptionVec_7,
  output         io_toFpDq_req_1_bits_exceptionVec_8,
  output         io_toFpDq_req_1_bits_exceptionVec_9,
  output         io_toFpDq_req_1_bits_exceptionVec_10,
  output         io_toFpDq_req_1_bits_exceptionVec_11,
  output         io_toFpDq_req_1_bits_exceptionVec_12,
  output         io_toFpDq_req_1_bits_exceptionVec_13,
  output         io_toFpDq_req_1_bits_exceptionVec_14,
  output         io_toFpDq_req_1_bits_exceptionVec_15,
  output         io_toFpDq_req_1_bits_exceptionVec_16,
  output         io_toFpDq_req_1_bits_exceptionVec_17,
  output         io_toFpDq_req_1_bits_exceptionVec_18,
  output         io_toFpDq_req_1_bits_exceptionVec_19,
  output         io_toFpDq_req_1_bits_exceptionVec_20,
  output         io_toFpDq_req_1_bits_exceptionVec_21,
  output         io_toFpDq_req_1_bits_exceptionVec_22,
  output         io_toFpDq_req_1_bits_exceptionVec_23,
  output         io_toFpDq_req_1_bits_preDecodeInfo_isRVC,
  output         io_toFpDq_req_1_bits_ftqPtr_flag,
  output [5:0]   io_toFpDq_req_1_bits_ftqPtr_value,
  output [3:0]   io_toFpDq_req_1_bits_ftqOffset,
  output [3:0]   io_toFpDq_req_1_bits_srcType_0,
  output [3:0]   io_toFpDq_req_1_bits_srcType_1,
  output [3:0]   io_toFpDq_req_1_bits_srcType_2,
  output [3:0]   io_toFpDq_req_1_bits_srcType_3,
  output [3:0]   io_toFpDq_req_1_bits_srcType_4,
  output [34:0]  io_toFpDq_req_1_bits_fuType,
  output [8:0]   io_toFpDq_req_1_bits_fuOpType,
  output         io_toFpDq_req_1_bits_rfWen,
  output         io_toFpDq_req_1_bits_fpWen,
  output         io_toFpDq_req_1_bits_vecWen,
  output         io_toFpDq_req_1_bits_v0Wen,
  output         io_toFpDq_req_1_bits_vlWen,
  output [3:0]   io_toFpDq_req_1_bits_selImm,
  output [31:0]  io_toFpDq_req_1_bits_imm,
  output         io_toFpDq_req_1_bits_fpu_wflags,
  output [2:0]   io_toFpDq_req_1_bits_fpu_rm,
  output         io_toFpDq_req_1_bits_vpu_vma,
  output         io_toFpDq_req_1_bits_vpu_vta,
  output [1:0]   io_toFpDq_req_1_bits_vpu_vsew,
  output [2:0]   io_toFpDq_req_1_bits_vpu_vlmul,
  output         io_toFpDq_req_1_bits_vpu_vm,
  output [7:0]   io_toFpDq_req_1_bits_vpu_vstart,
  output         io_toFpDq_req_1_bits_vpu_fpu_isFoldTo1_2,
  output         io_toFpDq_req_1_bits_vpu_fpu_isFoldTo1_4,
  output         io_toFpDq_req_1_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_toFpDq_req_1_bits_vpu_vmask,
  output [2:0]   io_toFpDq_req_1_bits_vpu_nf,
  output [1:0]   io_toFpDq_req_1_bits_vpu_veew,
  output         io_toFpDq_req_1_bits_vpu_isExt,
  output         io_toFpDq_req_1_bits_vpu_isNarrow,
  output         io_toFpDq_req_1_bits_vpu_isDstMask,
  output         io_toFpDq_req_1_bits_vpu_isOpMask,
  output         io_toFpDq_req_1_bits_vpu_isDependOldvd,
  output         io_toFpDq_req_1_bits_vpu_isWritePartVd,
  output [6:0]   io_toFpDq_req_1_bits_uopIdx,
  output         io_toFpDq_req_1_bits_lastUop,
  output [7:0]   io_toFpDq_req_1_bits_psrc_0,
  output [7:0]   io_toFpDq_req_1_bits_psrc_1,
  output [7:0]   io_toFpDq_req_1_bits_psrc_2,
  output [7:0]   io_toFpDq_req_1_bits_psrc_3,
  output [7:0]   io_toFpDq_req_1_bits_psrc_4,
  output [7:0]   io_toFpDq_req_1_bits_pdest,
  output         io_toFpDq_req_1_bits_robIdx_flag,
  output [7:0]   io_toFpDq_req_1_bits_robIdx_value,
  output         io_toFpDq_req_1_bits_storeSetHit,
  output         io_toFpDq_req_1_bits_waitForRobIdx_flag,
  output [7:0]   io_toFpDq_req_1_bits_waitForRobIdx_value,
  output         io_toFpDq_req_1_bits_loadWaitBit,
  output         io_toFpDq_req_1_bits_loadWaitStrict,
  output [4:0]   io_toFpDq_req_1_bits_numLsElem,
  output         io_toFpDq_req_2_valid,
  output [31:0]  io_toFpDq_req_2_bits_instr,
  output         io_toFpDq_req_2_bits_exceptionVec_0,
  output         io_toFpDq_req_2_bits_exceptionVec_1,
  output         io_toFpDq_req_2_bits_exceptionVec_2,
  output         io_toFpDq_req_2_bits_exceptionVec_3,
  output         io_toFpDq_req_2_bits_exceptionVec_4,
  output         io_toFpDq_req_2_bits_exceptionVec_5,
  output         io_toFpDq_req_2_bits_exceptionVec_6,
  output         io_toFpDq_req_2_bits_exceptionVec_7,
  output         io_toFpDq_req_2_bits_exceptionVec_8,
  output         io_toFpDq_req_2_bits_exceptionVec_9,
  output         io_toFpDq_req_2_bits_exceptionVec_10,
  output         io_toFpDq_req_2_bits_exceptionVec_11,
  output         io_toFpDq_req_2_bits_exceptionVec_12,
  output         io_toFpDq_req_2_bits_exceptionVec_13,
  output         io_toFpDq_req_2_bits_exceptionVec_14,
  output         io_toFpDq_req_2_bits_exceptionVec_15,
  output         io_toFpDq_req_2_bits_exceptionVec_16,
  output         io_toFpDq_req_2_bits_exceptionVec_17,
  output         io_toFpDq_req_2_bits_exceptionVec_18,
  output         io_toFpDq_req_2_bits_exceptionVec_19,
  output         io_toFpDq_req_2_bits_exceptionVec_20,
  output         io_toFpDq_req_2_bits_exceptionVec_21,
  output         io_toFpDq_req_2_bits_exceptionVec_22,
  output         io_toFpDq_req_2_bits_exceptionVec_23,
  output         io_toFpDq_req_2_bits_preDecodeInfo_isRVC,
  output         io_toFpDq_req_2_bits_ftqPtr_flag,
  output [5:0]   io_toFpDq_req_2_bits_ftqPtr_value,
  output [3:0]   io_toFpDq_req_2_bits_ftqOffset,
  output [3:0]   io_toFpDq_req_2_bits_srcType_0,
  output [3:0]   io_toFpDq_req_2_bits_srcType_1,
  output [3:0]   io_toFpDq_req_2_bits_srcType_2,
  output [3:0]   io_toFpDq_req_2_bits_srcType_3,
  output [3:0]   io_toFpDq_req_2_bits_srcType_4,
  output [34:0]  io_toFpDq_req_2_bits_fuType,
  output [8:0]   io_toFpDq_req_2_bits_fuOpType,
  output         io_toFpDq_req_2_bits_rfWen,
  output         io_toFpDq_req_2_bits_fpWen,
  output         io_toFpDq_req_2_bits_vecWen,
  output         io_toFpDq_req_2_bits_v0Wen,
  output         io_toFpDq_req_2_bits_vlWen,
  output [3:0]   io_toFpDq_req_2_bits_selImm,
  output [31:0]  io_toFpDq_req_2_bits_imm,
  output         io_toFpDq_req_2_bits_fpu_wflags,
  output [2:0]   io_toFpDq_req_2_bits_fpu_rm,
  output         io_toFpDq_req_2_bits_vpu_vma,
  output         io_toFpDq_req_2_bits_vpu_vta,
  output [1:0]   io_toFpDq_req_2_bits_vpu_vsew,
  output [2:0]   io_toFpDq_req_2_bits_vpu_vlmul,
  output         io_toFpDq_req_2_bits_vpu_vm,
  output [7:0]   io_toFpDq_req_2_bits_vpu_vstart,
  output         io_toFpDq_req_2_bits_vpu_fpu_isFoldTo1_2,
  output         io_toFpDq_req_2_bits_vpu_fpu_isFoldTo1_4,
  output         io_toFpDq_req_2_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_toFpDq_req_2_bits_vpu_vmask,
  output [2:0]   io_toFpDq_req_2_bits_vpu_nf,
  output [1:0]   io_toFpDq_req_2_bits_vpu_veew,
  output         io_toFpDq_req_2_bits_vpu_isExt,
  output         io_toFpDq_req_2_bits_vpu_isNarrow,
  output         io_toFpDq_req_2_bits_vpu_isDstMask,
  output         io_toFpDq_req_2_bits_vpu_isOpMask,
  output         io_toFpDq_req_2_bits_vpu_isDependOldvd,
  output         io_toFpDq_req_2_bits_vpu_isWritePartVd,
  output [6:0]   io_toFpDq_req_2_bits_uopIdx,
  output         io_toFpDq_req_2_bits_lastUop,
  output [7:0]   io_toFpDq_req_2_bits_psrc_0,
  output [7:0]   io_toFpDq_req_2_bits_psrc_1,
  output [7:0]   io_toFpDq_req_2_bits_psrc_2,
  output [7:0]   io_toFpDq_req_2_bits_psrc_3,
  output [7:0]   io_toFpDq_req_2_bits_psrc_4,
  output [7:0]   io_toFpDq_req_2_bits_pdest,
  output         io_toFpDq_req_2_bits_robIdx_flag,
  output [7:0]   io_toFpDq_req_2_bits_robIdx_value,
  output         io_toFpDq_req_2_bits_storeSetHit,
  output         io_toFpDq_req_2_bits_waitForRobIdx_flag,
  output [7:0]   io_toFpDq_req_2_bits_waitForRobIdx_value,
  output         io_toFpDq_req_2_bits_loadWaitBit,
  output         io_toFpDq_req_2_bits_loadWaitStrict,
  output [4:0]   io_toFpDq_req_2_bits_numLsElem,
  output         io_toFpDq_req_3_valid,
  output [31:0]  io_toFpDq_req_3_bits_instr,
  output         io_toFpDq_req_3_bits_exceptionVec_0,
  output         io_toFpDq_req_3_bits_exceptionVec_1,
  output         io_toFpDq_req_3_bits_exceptionVec_2,
  output         io_toFpDq_req_3_bits_exceptionVec_3,
  output         io_toFpDq_req_3_bits_exceptionVec_4,
  output         io_toFpDq_req_3_bits_exceptionVec_5,
  output         io_toFpDq_req_3_bits_exceptionVec_6,
  output         io_toFpDq_req_3_bits_exceptionVec_7,
  output         io_toFpDq_req_3_bits_exceptionVec_8,
  output         io_toFpDq_req_3_bits_exceptionVec_9,
  output         io_toFpDq_req_3_bits_exceptionVec_10,
  output         io_toFpDq_req_3_bits_exceptionVec_11,
  output         io_toFpDq_req_3_bits_exceptionVec_12,
  output         io_toFpDq_req_3_bits_exceptionVec_13,
  output         io_toFpDq_req_3_bits_exceptionVec_14,
  output         io_toFpDq_req_3_bits_exceptionVec_15,
  output         io_toFpDq_req_3_bits_exceptionVec_16,
  output         io_toFpDq_req_3_bits_exceptionVec_17,
  output         io_toFpDq_req_3_bits_exceptionVec_18,
  output         io_toFpDq_req_3_bits_exceptionVec_19,
  output         io_toFpDq_req_3_bits_exceptionVec_20,
  output         io_toFpDq_req_3_bits_exceptionVec_21,
  output         io_toFpDq_req_3_bits_exceptionVec_22,
  output         io_toFpDq_req_3_bits_exceptionVec_23,
  output         io_toFpDq_req_3_bits_preDecodeInfo_isRVC,
  output         io_toFpDq_req_3_bits_ftqPtr_flag,
  output [5:0]   io_toFpDq_req_3_bits_ftqPtr_value,
  output [3:0]   io_toFpDq_req_3_bits_ftqOffset,
  output [3:0]   io_toFpDq_req_3_bits_srcType_0,
  output [3:0]   io_toFpDq_req_3_bits_srcType_1,
  output [3:0]   io_toFpDq_req_3_bits_srcType_2,
  output [3:0]   io_toFpDq_req_3_bits_srcType_3,
  output [3:0]   io_toFpDq_req_3_bits_srcType_4,
  output [34:0]  io_toFpDq_req_3_bits_fuType,
  output [8:0]   io_toFpDq_req_3_bits_fuOpType,
  output         io_toFpDq_req_3_bits_rfWen,
  output         io_toFpDq_req_3_bits_fpWen,
  output         io_toFpDq_req_3_bits_vecWen,
  output         io_toFpDq_req_3_bits_v0Wen,
  output         io_toFpDq_req_3_bits_vlWen,
  output [3:0]   io_toFpDq_req_3_bits_selImm,
  output [31:0]  io_toFpDq_req_3_bits_imm,
  output         io_toFpDq_req_3_bits_fpu_wflags,
  output [2:0]   io_toFpDq_req_3_bits_fpu_rm,
  output         io_toFpDq_req_3_bits_vpu_vma,
  output         io_toFpDq_req_3_bits_vpu_vta,
  output [1:0]   io_toFpDq_req_3_bits_vpu_vsew,
  output [2:0]   io_toFpDq_req_3_bits_vpu_vlmul,
  output         io_toFpDq_req_3_bits_vpu_vm,
  output [7:0]   io_toFpDq_req_3_bits_vpu_vstart,
  output         io_toFpDq_req_3_bits_vpu_fpu_isFoldTo1_2,
  output         io_toFpDq_req_3_bits_vpu_fpu_isFoldTo1_4,
  output         io_toFpDq_req_3_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_toFpDq_req_3_bits_vpu_vmask,
  output [2:0]   io_toFpDq_req_3_bits_vpu_nf,
  output [1:0]   io_toFpDq_req_3_bits_vpu_veew,
  output         io_toFpDq_req_3_bits_vpu_isExt,
  output         io_toFpDq_req_3_bits_vpu_isNarrow,
  output         io_toFpDq_req_3_bits_vpu_isDstMask,
  output         io_toFpDq_req_3_bits_vpu_isOpMask,
  output         io_toFpDq_req_3_bits_vpu_isDependOldvd,
  output         io_toFpDq_req_3_bits_vpu_isWritePartVd,
  output [6:0]   io_toFpDq_req_3_bits_uopIdx,
  output         io_toFpDq_req_3_bits_lastUop,
  output [7:0]   io_toFpDq_req_3_bits_psrc_0,
  output [7:0]   io_toFpDq_req_3_bits_psrc_1,
  output [7:0]   io_toFpDq_req_3_bits_psrc_2,
  output [7:0]   io_toFpDq_req_3_bits_psrc_3,
  output [7:0]   io_toFpDq_req_3_bits_psrc_4,
  output [7:0]   io_toFpDq_req_3_bits_pdest,
  output         io_toFpDq_req_3_bits_robIdx_flag,
  output [7:0]   io_toFpDq_req_3_bits_robIdx_value,
  output         io_toFpDq_req_3_bits_storeSetHit,
  output         io_toFpDq_req_3_bits_waitForRobIdx_flag,
  output [7:0]   io_toFpDq_req_3_bits_waitForRobIdx_value,
  output         io_toFpDq_req_3_bits_loadWaitBit,
  output         io_toFpDq_req_3_bits_loadWaitStrict,
  output [4:0]   io_toFpDq_req_3_bits_numLsElem,
  output         io_toFpDq_req_4_valid,
  output [31:0]  io_toFpDq_req_4_bits_instr,
  output         io_toFpDq_req_4_bits_exceptionVec_0,
  output         io_toFpDq_req_4_bits_exceptionVec_1,
  output         io_toFpDq_req_4_bits_exceptionVec_2,
  output         io_toFpDq_req_4_bits_exceptionVec_3,
  output         io_toFpDq_req_4_bits_exceptionVec_4,
  output         io_toFpDq_req_4_bits_exceptionVec_5,
  output         io_toFpDq_req_4_bits_exceptionVec_6,
  output         io_toFpDq_req_4_bits_exceptionVec_7,
  output         io_toFpDq_req_4_bits_exceptionVec_8,
  output         io_toFpDq_req_4_bits_exceptionVec_9,
  output         io_toFpDq_req_4_bits_exceptionVec_10,
  output         io_toFpDq_req_4_bits_exceptionVec_11,
  output         io_toFpDq_req_4_bits_exceptionVec_12,
  output         io_toFpDq_req_4_bits_exceptionVec_13,
  output         io_toFpDq_req_4_bits_exceptionVec_14,
  output         io_toFpDq_req_4_bits_exceptionVec_15,
  output         io_toFpDq_req_4_bits_exceptionVec_16,
  output         io_toFpDq_req_4_bits_exceptionVec_17,
  output         io_toFpDq_req_4_bits_exceptionVec_18,
  output         io_toFpDq_req_4_bits_exceptionVec_19,
  output         io_toFpDq_req_4_bits_exceptionVec_20,
  output         io_toFpDq_req_4_bits_exceptionVec_21,
  output         io_toFpDq_req_4_bits_exceptionVec_22,
  output         io_toFpDq_req_4_bits_exceptionVec_23,
  output         io_toFpDq_req_4_bits_preDecodeInfo_isRVC,
  output         io_toFpDq_req_4_bits_ftqPtr_flag,
  output [5:0]   io_toFpDq_req_4_bits_ftqPtr_value,
  output [3:0]   io_toFpDq_req_4_bits_ftqOffset,
  output [3:0]   io_toFpDq_req_4_bits_srcType_0,
  output [3:0]   io_toFpDq_req_4_bits_srcType_1,
  output [3:0]   io_toFpDq_req_4_bits_srcType_2,
  output [3:0]   io_toFpDq_req_4_bits_srcType_3,
  output [3:0]   io_toFpDq_req_4_bits_srcType_4,
  output [34:0]  io_toFpDq_req_4_bits_fuType,
  output [8:0]   io_toFpDq_req_4_bits_fuOpType,
  output         io_toFpDq_req_4_bits_rfWen,
  output         io_toFpDq_req_4_bits_fpWen,
  output         io_toFpDq_req_4_bits_vecWen,
  output         io_toFpDq_req_4_bits_v0Wen,
  output         io_toFpDq_req_4_bits_vlWen,
  output [3:0]   io_toFpDq_req_4_bits_selImm,
  output [31:0]  io_toFpDq_req_4_bits_imm,
  output         io_toFpDq_req_4_bits_fpu_wflags,
  output [2:0]   io_toFpDq_req_4_bits_fpu_rm,
  output         io_toFpDq_req_4_bits_vpu_vma,
  output         io_toFpDq_req_4_bits_vpu_vta,
  output [1:0]   io_toFpDq_req_4_bits_vpu_vsew,
  output [2:0]   io_toFpDq_req_4_bits_vpu_vlmul,
  output         io_toFpDq_req_4_bits_vpu_vm,
  output [7:0]   io_toFpDq_req_4_bits_vpu_vstart,
  output         io_toFpDq_req_4_bits_vpu_fpu_isFoldTo1_2,
  output         io_toFpDq_req_4_bits_vpu_fpu_isFoldTo1_4,
  output         io_toFpDq_req_4_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_toFpDq_req_4_bits_vpu_vmask,
  output [2:0]   io_toFpDq_req_4_bits_vpu_nf,
  output [1:0]   io_toFpDq_req_4_bits_vpu_veew,
  output         io_toFpDq_req_4_bits_vpu_isExt,
  output         io_toFpDq_req_4_bits_vpu_isNarrow,
  output         io_toFpDq_req_4_bits_vpu_isDstMask,
  output         io_toFpDq_req_4_bits_vpu_isOpMask,
  output         io_toFpDq_req_4_bits_vpu_isDependOldvd,
  output         io_toFpDq_req_4_bits_vpu_isWritePartVd,
  output [6:0]   io_toFpDq_req_4_bits_uopIdx,
  output         io_toFpDq_req_4_bits_lastUop,
  output [7:0]   io_toFpDq_req_4_bits_psrc_0,
  output [7:0]   io_toFpDq_req_4_bits_psrc_1,
  output [7:0]   io_toFpDq_req_4_bits_psrc_2,
  output [7:0]   io_toFpDq_req_4_bits_psrc_3,
  output [7:0]   io_toFpDq_req_4_bits_psrc_4,
  output [7:0]   io_toFpDq_req_4_bits_pdest,
  output         io_toFpDq_req_4_bits_robIdx_flag,
  output [7:0]   io_toFpDq_req_4_bits_robIdx_value,
  output         io_toFpDq_req_4_bits_storeSetHit,
  output         io_toFpDq_req_4_bits_waitForRobIdx_flag,
  output [7:0]   io_toFpDq_req_4_bits_waitForRobIdx_value,
  output         io_toFpDq_req_4_bits_loadWaitBit,
  output         io_toFpDq_req_4_bits_loadWaitStrict,
  output [4:0]   io_toFpDq_req_4_bits_numLsElem,
  output         io_toFpDq_req_5_valid,
  output [31:0]  io_toFpDq_req_5_bits_instr,
  output         io_toFpDq_req_5_bits_exceptionVec_0,
  output         io_toFpDq_req_5_bits_exceptionVec_1,
  output         io_toFpDq_req_5_bits_exceptionVec_2,
  output         io_toFpDq_req_5_bits_exceptionVec_3,
  output         io_toFpDq_req_5_bits_exceptionVec_4,
  output         io_toFpDq_req_5_bits_exceptionVec_5,
  output         io_toFpDq_req_5_bits_exceptionVec_6,
  output         io_toFpDq_req_5_bits_exceptionVec_7,
  output         io_toFpDq_req_5_bits_exceptionVec_8,
  output         io_toFpDq_req_5_bits_exceptionVec_9,
  output         io_toFpDq_req_5_bits_exceptionVec_10,
  output         io_toFpDq_req_5_bits_exceptionVec_11,
  output         io_toFpDq_req_5_bits_exceptionVec_12,
  output         io_toFpDq_req_5_bits_exceptionVec_13,
  output         io_toFpDq_req_5_bits_exceptionVec_14,
  output         io_toFpDq_req_5_bits_exceptionVec_15,
  output         io_toFpDq_req_5_bits_exceptionVec_16,
  output         io_toFpDq_req_5_bits_exceptionVec_17,
  output         io_toFpDq_req_5_bits_exceptionVec_18,
  output         io_toFpDq_req_5_bits_exceptionVec_19,
  output         io_toFpDq_req_5_bits_exceptionVec_20,
  output         io_toFpDq_req_5_bits_exceptionVec_21,
  output         io_toFpDq_req_5_bits_exceptionVec_22,
  output         io_toFpDq_req_5_bits_exceptionVec_23,
  output         io_toFpDq_req_5_bits_preDecodeInfo_isRVC,
  output         io_toFpDq_req_5_bits_ftqPtr_flag,
  output [5:0]   io_toFpDq_req_5_bits_ftqPtr_value,
  output [3:0]   io_toFpDq_req_5_bits_ftqOffset,
  output [3:0]   io_toFpDq_req_5_bits_srcType_0,
  output [3:0]   io_toFpDq_req_5_bits_srcType_1,
  output [3:0]   io_toFpDq_req_5_bits_srcType_2,
  output [3:0]   io_toFpDq_req_5_bits_srcType_3,
  output [3:0]   io_toFpDq_req_5_bits_srcType_4,
  output [34:0]  io_toFpDq_req_5_bits_fuType,
  output [8:0]   io_toFpDq_req_5_bits_fuOpType,
  output         io_toFpDq_req_5_bits_rfWen,
  output         io_toFpDq_req_5_bits_fpWen,
  output         io_toFpDq_req_5_bits_vecWen,
  output         io_toFpDq_req_5_bits_v0Wen,
  output         io_toFpDq_req_5_bits_vlWen,
  output [3:0]   io_toFpDq_req_5_bits_selImm,
  output [31:0]  io_toFpDq_req_5_bits_imm,
  output         io_toFpDq_req_5_bits_fpu_wflags,
  output [2:0]   io_toFpDq_req_5_bits_fpu_rm,
  output         io_toFpDq_req_5_bits_vpu_vma,
  output         io_toFpDq_req_5_bits_vpu_vta,
  output [1:0]   io_toFpDq_req_5_bits_vpu_vsew,
  output [2:0]   io_toFpDq_req_5_bits_vpu_vlmul,
  output         io_toFpDq_req_5_bits_vpu_vm,
  output [7:0]   io_toFpDq_req_5_bits_vpu_vstart,
  output         io_toFpDq_req_5_bits_vpu_fpu_isFoldTo1_2,
  output         io_toFpDq_req_5_bits_vpu_fpu_isFoldTo1_4,
  output         io_toFpDq_req_5_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_toFpDq_req_5_bits_vpu_vmask,
  output [2:0]   io_toFpDq_req_5_bits_vpu_nf,
  output [1:0]   io_toFpDq_req_5_bits_vpu_veew,
  output         io_toFpDq_req_5_bits_vpu_isExt,
  output         io_toFpDq_req_5_bits_vpu_isNarrow,
  output         io_toFpDq_req_5_bits_vpu_isDstMask,
  output         io_toFpDq_req_5_bits_vpu_isOpMask,
  output         io_toFpDq_req_5_bits_vpu_isDependOldvd,
  output         io_toFpDq_req_5_bits_vpu_isWritePartVd,
  output [6:0]   io_toFpDq_req_5_bits_uopIdx,
  output         io_toFpDq_req_5_bits_lastUop,
  output [7:0]   io_toFpDq_req_5_bits_psrc_0,
  output [7:0]   io_toFpDq_req_5_bits_psrc_1,
  output [7:0]   io_toFpDq_req_5_bits_psrc_2,
  output [7:0]   io_toFpDq_req_5_bits_psrc_3,
  output [7:0]   io_toFpDq_req_5_bits_psrc_4,
  output [7:0]   io_toFpDq_req_5_bits_pdest,
  output         io_toFpDq_req_5_bits_robIdx_flag,
  output [7:0]   io_toFpDq_req_5_bits_robIdx_value,
  output         io_toFpDq_req_5_bits_storeSetHit,
  output         io_toFpDq_req_5_bits_waitForRobIdx_flag,
  output [7:0]   io_toFpDq_req_5_bits_waitForRobIdx_value,
  output         io_toFpDq_req_5_bits_loadWaitBit,
  output         io_toFpDq_req_5_bits_loadWaitStrict,
  output [4:0]   io_toFpDq_req_5_bits_numLsElem,
  input          io_toVecDq_canAccept,
  output         io_toVecDq_needAlloc_0,
  output         io_toVecDq_needAlloc_1,
  output         io_toVecDq_needAlloc_2,
  output         io_toVecDq_needAlloc_3,
  output         io_toVecDq_needAlloc_4,
  output         io_toVecDq_needAlloc_5,
  output         io_toVecDq_req_0_valid,
  output [31:0]  io_toVecDq_req_0_bits_instr,
  output         io_toVecDq_req_0_bits_exceptionVec_0,
  output         io_toVecDq_req_0_bits_exceptionVec_1,
  output         io_toVecDq_req_0_bits_exceptionVec_2,
  output         io_toVecDq_req_0_bits_exceptionVec_3,
  output         io_toVecDq_req_0_bits_exceptionVec_4,
  output         io_toVecDq_req_0_bits_exceptionVec_5,
  output         io_toVecDq_req_0_bits_exceptionVec_6,
  output         io_toVecDq_req_0_bits_exceptionVec_7,
  output         io_toVecDq_req_0_bits_exceptionVec_8,
  output         io_toVecDq_req_0_bits_exceptionVec_9,
  output         io_toVecDq_req_0_bits_exceptionVec_10,
  output         io_toVecDq_req_0_bits_exceptionVec_11,
  output         io_toVecDq_req_0_bits_exceptionVec_12,
  output         io_toVecDq_req_0_bits_exceptionVec_13,
  output         io_toVecDq_req_0_bits_exceptionVec_14,
  output         io_toVecDq_req_0_bits_exceptionVec_15,
  output         io_toVecDq_req_0_bits_exceptionVec_16,
  output         io_toVecDq_req_0_bits_exceptionVec_17,
  output         io_toVecDq_req_0_bits_exceptionVec_18,
  output         io_toVecDq_req_0_bits_exceptionVec_19,
  output         io_toVecDq_req_0_bits_exceptionVec_20,
  output         io_toVecDq_req_0_bits_exceptionVec_21,
  output         io_toVecDq_req_0_bits_exceptionVec_22,
  output         io_toVecDq_req_0_bits_exceptionVec_23,
  output         io_toVecDq_req_0_bits_preDecodeInfo_isRVC,
  output         io_toVecDq_req_0_bits_ftqPtr_flag,
  output [5:0]   io_toVecDq_req_0_bits_ftqPtr_value,
  output [3:0]   io_toVecDq_req_0_bits_ftqOffset,
  output [3:0]   io_toVecDq_req_0_bits_srcType_0,
  output [3:0]   io_toVecDq_req_0_bits_srcType_1,
  output [3:0]   io_toVecDq_req_0_bits_srcType_2,
  output [3:0]   io_toVecDq_req_0_bits_srcType_3,
  output [3:0]   io_toVecDq_req_0_bits_srcType_4,
  output [34:0]  io_toVecDq_req_0_bits_fuType,
  output [8:0]   io_toVecDq_req_0_bits_fuOpType,
  output         io_toVecDq_req_0_bits_rfWen,
  output         io_toVecDq_req_0_bits_fpWen,
  output         io_toVecDq_req_0_bits_vecWen,
  output         io_toVecDq_req_0_bits_v0Wen,
  output         io_toVecDq_req_0_bits_vlWen,
  output [3:0]   io_toVecDq_req_0_bits_selImm,
  output [31:0]  io_toVecDq_req_0_bits_imm,
  output         io_toVecDq_req_0_bits_fpu_wflags,
  output [2:0]   io_toVecDq_req_0_bits_fpu_rm,
  output         io_toVecDq_req_0_bits_vpu_vma,
  output         io_toVecDq_req_0_bits_vpu_vta,
  output [1:0]   io_toVecDq_req_0_bits_vpu_vsew,
  output [2:0]   io_toVecDq_req_0_bits_vpu_vlmul,
  output         io_toVecDq_req_0_bits_vpu_vm,
  output [7:0]   io_toVecDq_req_0_bits_vpu_vstart,
  output         io_toVecDq_req_0_bits_vpu_fpu_isFoldTo1_2,
  output         io_toVecDq_req_0_bits_vpu_fpu_isFoldTo1_4,
  output         io_toVecDq_req_0_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_toVecDq_req_0_bits_vpu_vmask,
  output [2:0]   io_toVecDq_req_0_bits_vpu_nf,
  output [1:0]   io_toVecDq_req_0_bits_vpu_veew,
  output         io_toVecDq_req_0_bits_vpu_isExt,
  output         io_toVecDq_req_0_bits_vpu_isNarrow,
  output         io_toVecDq_req_0_bits_vpu_isDstMask,
  output         io_toVecDq_req_0_bits_vpu_isOpMask,
  output         io_toVecDq_req_0_bits_vpu_isDependOldvd,
  output         io_toVecDq_req_0_bits_vpu_isWritePartVd,
  output [6:0]   io_toVecDq_req_0_bits_uopIdx,
  output         io_toVecDq_req_0_bits_lastUop,
  output [7:0]   io_toVecDq_req_0_bits_psrc_0,
  output [7:0]   io_toVecDq_req_0_bits_psrc_1,
  output [7:0]   io_toVecDq_req_0_bits_psrc_2,
  output [7:0]   io_toVecDq_req_0_bits_psrc_3,
  output [7:0]   io_toVecDq_req_0_bits_psrc_4,
  output [7:0]   io_toVecDq_req_0_bits_pdest,
  output         io_toVecDq_req_0_bits_robIdx_flag,
  output [7:0]   io_toVecDq_req_0_bits_robIdx_value,
  output         io_toVecDq_req_0_bits_storeSetHit,
  output         io_toVecDq_req_0_bits_waitForRobIdx_flag,
  output [7:0]   io_toVecDq_req_0_bits_waitForRobIdx_value,
  output         io_toVecDq_req_0_bits_loadWaitBit,
  output         io_toVecDq_req_0_bits_loadWaitStrict,
  output [4:0]   io_toVecDq_req_0_bits_numLsElem,
  output         io_toVecDq_req_1_valid,
  output [31:0]  io_toVecDq_req_1_bits_instr,
  output         io_toVecDq_req_1_bits_exceptionVec_0,
  output         io_toVecDq_req_1_bits_exceptionVec_1,
  output         io_toVecDq_req_1_bits_exceptionVec_2,
  output         io_toVecDq_req_1_bits_exceptionVec_3,
  output         io_toVecDq_req_1_bits_exceptionVec_4,
  output         io_toVecDq_req_1_bits_exceptionVec_5,
  output         io_toVecDq_req_1_bits_exceptionVec_6,
  output         io_toVecDq_req_1_bits_exceptionVec_7,
  output         io_toVecDq_req_1_bits_exceptionVec_8,
  output         io_toVecDq_req_1_bits_exceptionVec_9,
  output         io_toVecDq_req_1_bits_exceptionVec_10,
  output         io_toVecDq_req_1_bits_exceptionVec_11,
  output         io_toVecDq_req_1_bits_exceptionVec_12,
  output         io_toVecDq_req_1_bits_exceptionVec_13,
  output         io_toVecDq_req_1_bits_exceptionVec_14,
  output         io_toVecDq_req_1_bits_exceptionVec_15,
  output         io_toVecDq_req_1_bits_exceptionVec_16,
  output         io_toVecDq_req_1_bits_exceptionVec_17,
  output         io_toVecDq_req_1_bits_exceptionVec_18,
  output         io_toVecDq_req_1_bits_exceptionVec_19,
  output         io_toVecDq_req_1_bits_exceptionVec_20,
  output         io_toVecDq_req_1_bits_exceptionVec_21,
  output         io_toVecDq_req_1_bits_exceptionVec_22,
  output         io_toVecDq_req_1_bits_exceptionVec_23,
  output         io_toVecDq_req_1_bits_preDecodeInfo_isRVC,
  output         io_toVecDq_req_1_bits_ftqPtr_flag,
  output [5:0]   io_toVecDq_req_1_bits_ftqPtr_value,
  output [3:0]   io_toVecDq_req_1_bits_ftqOffset,
  output [3:0]   io_toVecDq_req_1_bits_srcType_0,
  output [3:0]   io_toVecDq_req_1_bits_srcType_1,
  output [3:0]   io_toVecDq_req_1_bits_srcType_2,
  output [3:0]   io_toVecDq_req_1_bits_srcType_3,
  output [3:0]   io_toVecDq_req_1_bits_srcType_4,
  output [34:0]  io_toVecDq_req_1_bits_fuType,
  output [8:0]   io_toVecDq_req_1_bits_fuOpType,
  output         io_toVecDq_req_1_bits_rfWen,
  output         io_toVecDq_req_1_bits_fpWen,
  output         io_toVecDq_req_1_bits_vecWen,
  output         io_toVecDq_req_1_bits_v0Wen,
  output         io_toVecDq_req_1_bits_vlWen,
  output [3:0]   io_toVecDq_req_1_bits_selImm,
  output [31:0]  io_toVecDq_req_1_bits_imm,
  output         io_toVecDq_req_1_bits_fpu_wflags,
  output [2:0]   io_toVecDq_req_1_bits_fpu_rm,
  output         io_toVecDq_req_1_bits_vpu_vma,
  output         io_toVecDq_req_1_bits_vpu_vta,
  output [1:0]   io_toVecDq_req_1_bits_vpu_vsew,
  output [2:0]   io_toVecDq_req_1_bits_vpu_vlmul,
  output         io_toVecDq_req_1_bits_vpu_vm,
  output [7:0]   io_toVecDq_req_1_bits_vpu_vstart,
  output         io_toVecDq_req_1_bits_vpu_fpu_isFoldTo1_2,
  output         io_toVecDq_req_1_bits_vpu_fpu_isFoldTo1_4,
  output         io_toVecDq_req_1_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_toVecDq_req_1_bits_vpu_vmask,
  output [2:0]   io_toVecDq_req_1_bits_vpu_nf,
  output [1:0]   io_toVecDq_req_1_bits_vpu_veew,
  output         io_toVecDq_req_1_bits_vpu_isExt,
  output         io_toVecDq_req_1_bits_vpu_isNarrow,
  output         io_toVecDq_req_1_bits_vpu_isDstMask,
  output         io_toVecDq_req_1_bits_vpu_isOpMask,
  output         io_toVecDq_req_1_bits_vpu_isDependOldvd,
  output         io_toVecDq_req_1_bits_vpu_isWritePartVd,
  output [6:0]   io_toVecDq_req_1_bits_uopIdx,
  output         io_toVecDq_req_1_bits_lastUop,
  output [7:0]   io_toVecDq_req_1_bits_psrc_0,
  output [7:0]   io_toVecDq_req_1_bits_psrc_1,
  output [7:0]   io_toVecDq_req_1_bits_psrc_2,
  output [7:0]   io_toVecDq_req_1_bits_psrc_3,
  output [7:0]   io_toVecDq_req_1_bits_psrc_4,
  output [7:0]   io_toVecDq_req_1_bits_pdest,
  output         io_toVecDq_req_1_bits_robIdx_flag,
  output [7:0]   io_toVecDq_req_1_bits_robIdx_value,
  output         io_toVecDq_req_1_bits_storeSetHit,
  output         io_toVecDq_req_1_bits_waitForRobIdx_flag,
  output [7:0]   io_toVecDq_req_1_bits_waitForRobIdx_value,
  output         io_toVecDq_req_1_bits_loadWaitBit,
  output         io_toVecDq_req_1_bits_loadWaitStrict,
  output [4:0]   io_toVecDq_req_1_bits_numLsElem,
  output         io_toVecDq_req_2_valid,
  output [31:0]  io_toVecDq_req_2_bits_instr,
  output         io_toVecDq_req_2_bits_exceptionVec_0,
  output         io_toVecDq_req_2_bits_exceptionVec_1,
  output         io_toVecDq_req_2_bits_exceptionVec_2,
  output         io_toVecDq_req_2_bits_exceptionVec_3,
  output         io_toVecDq_req_2_bits_exceptionVec_4,
  output         io_toVecDq_req_2_bits_exceptionVec_5,
  output         io_toVecDq_req_2_bits_exceptionVec_6,
  output         io_toVecDq_req_2_bits_exceptionVec_7,
  output         io_toVecDq_req_2_bits_exceptionVec_8,
  output         io_toVecDq_req_2_bits_exceptionVec_9,
  output         io_toVecDq_req_2_bits_exceptionVec_10,
  output         io_toVecDq_req_2_bits_exceptionVec_11,
  output         io_toVecDq_req_2_bits_exceptionVec_12,
  output         io_toVecDq_req_2_bits_exceptionVec_13,
  output         io_toVecDq_req_2_bits_exceptionVec_14,
  output         io_toVecDq_req_2_bits_exceptionVec_15,
  output         io_toVecDq_req_2_bits_exceptionVec_16,
  output         io_toVecDq_req_2_bits_exceptionVec_17,
  output         io_toVecDq_req_2_bits_exceptionVec_18,
  output         io_toVecDq_req_2_bits_exceptionVec_19,
  output         io_toVecDq_req_2_bits_exceptionVec_20,
  output         io_toVecDq_req_2_bits_exceptionVec_21,
  output         io_toVecDq_req_2_bits_exceptionVec_22,
  output         io_toVecDq_req_2_bits_exceptionVec_23,
  output         io_toVecDq_req_2_bits_preDecodeInfo_isRVC,
  output         io_toVecDq_req_2_bits_ftqPtr_flag,
  output [5:0]   io_toVecDq_req_2_bits_ftqPtr_value,
  output [3:0]   io_toVecDq_req_2_bits_ftqOffset,
  output [3:0]   io_toVecDq_req_2_bits_srcType_0,
  output [3:0]   io_toVecDq_req_2_bits_srcType_1,
  output [3:0]   io_toVecDq_req_2_bits_srcType_2,
  output [3:0]   io_toVecDq_req_2_bits_srcType_3,
  output [3:0]   io_toVecDq_req_2_bits_srcType_4,
  output [34:0]  io_toVecDq_req_2_bits_fuType,
  output [8:0]   io_toVecDq_req_2_bits_fuOpType,
  output         io_toVecDq_req_2_bits_rfWen,
  output         io_toVecDq_req_2_bits_fpWen,
  output         io_toVecDq_req_2_bits_vecWen,
  output         io_toVecDq_req_2_bits_v0Wen,
  output         io_toVecDq_req_2_bits_vlWen,
  output [3:0]   io_toVecDq_req_2_bits_selImm,
  output [31:0]  io_toVecDq_req_2_bits_imm,
  output         io_toVecDq_req_2_bits_fpu_wflags,
  output [2:0]   io_toVecDq_req_2_bits_fpu_rm,
  output         io_toVecDq_req_2_bits_vpu_vma,
  output         io_toVecDq_req_2_bits_vpu_vta,
  output [1:0]   io_toVecDq_req_2_bits_vpu_vsew,
  output [2:0]   io_toVecDq_req_2_bits_vpu_vlmul,
  output         io_toVecDq_req_2_bits_vpu_vm,
  output [7:0]   io_toVecDq_req_2_bits_vpu_vstart,
  output         io_toVecDq_req_2_bits_vpu_fpu_isFoldTo1_2,
  output         io_toVecDq_req_2_bits_vpu_fpu_isFoldTo1_4,
  output         io_toVecDq_req_2_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_toVecDq_req_2_bits_vpu_vmask,
  output [2:0]   io_toVecDq_req_2_bits_vpu_nf,
  output [1:0]   io_toVecDq_req_2_bits_vpu_veew,
  output         io_toVecDq_req_2_bits_vpu_isExt,
  output         io_toVecDq_req_2_bits_vpu_isNarrow,
  output         io_toVecDq_req_2_bits_vpu_isDstMask,
  output         io_toVecDq_req_2_bits_vpu_isOpMask,
  output         io_toVecDq_req_2_bits_vpu_isDependOldvd,
  output         io_toVecDq_req_2_bits_vpu_isWritePartVd,
  output [6:0]   io_toVecDq_req_2_bits_uopIdx,
  output         io_toVecDq_req_2_bits_lastUop,
  output [7:0]   io_toVecDq_req_2_bits_psrc_0,
  output [7:0]   io_toVecDq_req_2_bits_psrc_1,
  output [7:0]   io_toVecDq_req_2_bits_psrc_2,
  output [7:0]   io_toVecDq_req_2_bits_psrc_3,
  output [7:0]   io_toVecDq_req_2_bits_psrc_4,
  output [7:0]   io_toVecDq_req_2_bits_pdest,
  output         io_toVecDq_req_2_bits_robIdx_flag,
  output [7:0]   io_toVecDq_req_2_bits_robIdx_value,
  output         io_toVecDq_req_2_bits_storeSetHit,
  output         io_toVecDq_req_2_bits_waitForRobIdx_flag,
  output [7:0]   io_toVecDq_req_2_bits_waitForRobIdx_value,
  output         io_toVecDq_req_2_bits_loadWaitBit,
  output         io_toVecDq_req_2_bits_loadWaitStrict,
  output [4:0]   io_toVecDq_req_2_bits_numLsElem,
  output         io_toVecDq_req_3_valid,
  output [31:0]  io_toVecDq_req_3_bits_instr,
  output         io_toVecDq_req_3_bits_exceptionVec_0,
  output         io_toVecDq_req_3_bits_exceptionVec_1,
  output         io_toVecDq_req_3_bits_exceptionVec_2,
  output         io_toVecDq_req_3_bits_exceptionVec_3,
  output         io_toVecDq_req_3_bits_exceptionVec_4,
  output         io_toVecDq_req_3_bits_exceptionVec_5,
  output         io_toVecDq_req_3_bits_exceptionVec_6,
  output         io_toVecDq_req_3_bits_exceptionVec_7,
  output         io_toVecDq_req_3_bits_exceptionVec_8,
  output         io_toVecDq_req_3_bits_exceptionVec_9,
  output         io_toVecDq_req_3_bits_exceptionVec_10,
  output         io_toVecDq_req_3_bits_exceptionVec_11,
  output         io_toVecDq_req_3_bits_exceptionVec_12,
  output         io_toVecDq_req_3_bits_exceptionVec_13,
  output         io_toVecDq_req_3_bits_exceptionVec_14,
  output         io_toVecDq_req_3_bits_exceptionVec_15,
  output         io_toVecDq_req_3_bits_exceptionVec_16,
  output         io_toVecDq_req_3_bits_exceptionVec_17,
  output         io_toVecDq_req_3_bits_exceptionVec_18,
  output         io_toVecDq_req_3_bits_exceptionVec_19,
  output         io_toVecDq_req_3_bits_exceptionVec_20,
  output         io_toVecDq_req_3_bits_exceptionVec_21,
  output         io_toVecDq_req_3_bits_exceptionVec_22,
  output         io_toVecDq_req_3_bits_exceptionVec_23,
  output         io_toVecDq_req_3_bits_preDecodeInfo_isRVC,
  output         io_toVecDq_req_3_bits_ftqPtr_flag,
  output [5:0]   io_toVecDq_req_3_bits_ftqPtr_value,
  output [3:0]   io_toVecDq_req_3_bits_ftqOffset,
  output [3:0]   io_toVecDq_req_3_bits_srcType_0,
  output [3:0]   io_toVecDq_req_3_bits_srcType_1,
  output [3:0]   io_toVecDq_req_3_bits_srcType_2,
  output [3:0]   io_toVecDq_req_3_bits_srcType_3,
  output [3:0]   io_toVecDq_req_3_bits_srcType_4,
  output [34:0]  io_toVecDq_req_3_bits_fuType,
  output [8:0]   io_toVecDq_req_3_bits_fuOpType,
  output         io_toVecDq_req_3_bits_rfWen,
  output         io_toVecDq_req_3_bits_fpWen,
  output         io_toVecDq_req_3_bits_vecWen,
  output         io_toVecDq_req_3_bits_v0Wen,
  output         io_toVecDq_req_3_bits_vlWen,
  output [3:0]   io_toVecDq_req_3_bits_selImm,
  output [31:0]  io_toVecDq_req_3_bits_imm,
  output         io_toVecDq_req_3_bits_fpu_wflags,
  output [2:0]   io_toVecDq_req_3_bits_fpu_rm,
  output         io_toVecDq_req_3_bits_vpu_vma,
  output         io_toVecDq_req_3_bits_vpu_vta,
  output [1:0]   io_toVecDq_req_3_bits_vpu_vsew,
  output [2:0]   io_toVecDq_req_3_bits_vpu_vlmul,
  output         io_toVecDq_req_3_bits_vpu_vm,
  output [7:0]   io_toVecDq_req_3_bits_vpu_vstart,
  output         io_toVecDq_req_3_bits_vpu_fpu_isFoldTo1_2,
  output         io_toVecDq_req_3_bits_vpu_fpu_isFoldTo1_4,
  output         io_toVecDq_req_3_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_toVecDq_req_3_bits_vpu_vmask,
  output [2:0]   io_toVecDq_req_3_bits_vpu_nf,
  output [1:0]   io_toVecDq_req_3_bits_vpu_veew,
  output         io_toVecDq_req_3_bits_vpu_isExt,
  output         io_toVecDq_req_3_bits_vpu_isNarrow,
  output         io_toVecDq_req_3_bits_vpu_isDstMask,
  output         io_toVecDq_req_3_bits_vpu_isOpMask,
  output         io_toVecDq_req_3_bits_vpu_isDependOldvd,
  output         io_toVecDq_req_3_bits_vpu_isWritePartVd,
  output [6:0]   io_toVecDq_req_3_bits_uopIdx,
  output         io_toVecDq_req_3_bits_lastUop,
  output [7:0]   io_toVecDq_req_3_bits_psrc_0,
  output [7:0]   io_toVecDq_req_3_bits_psrc_1,
  output [7:0]   io_toVecDq_req_3_bits_psrc_2,
  output [7:0]   io_toVecDq_req_3_bits_psrc_3,
  output [7:0]   io_toVecDq_req_3_bits_psrc_4,
  output [7:0]   io_toVecDq_req_3_bits_pdest,
  output         io_toVecDq_req_3_bits_robIdx_flag,
  output [7:0]   io_toVecDq_req_3_bits_robIdx_value,
  output         io_toVecDq_req_3_bits_storeSetHit,
  output         io_toVecDq_req_3_bits_waitForRobIdx_flag,
  output [7:0]   io_toVecDq_req_3_bits_waitForRobIdx_value,
  output         io_toVecDq_req_3_bits_loadWaitBit,
  output         io_toVecDq_req_3_bits_loadWaitStrict,
  output [4:0]   io_toVecDq_req_3_bits_numLsElem,
  output         io_toVecDq_req_4_valid,
  output [31:0]  io_toVecDq_req_4_bits_instr,
  output         io_toVecDq_req_4_bits_exceptionVec_0,
  output         io_toVecDq_req_4_bits_exceptionVec_1,
  output         io_toVecDq_req_4_bits_exceptionVec_2,
  output         io_toVecDq_req_4_bits_exceptionVec_3,
  output         io_toVecDq_req_4_bits_exceptionVec_4,
  output         io_toVecDq_req_4_bits_exceptionVec_5,
  output         io_toVecDq_req_4_bits_exceptionVec_6,
  output         io_toVecDq_req_4_bits_exceptionVec_7,
  output         io_toVecDq_req_4_bits_exceptionVec_8,
  output         io_toVecDq_req_4_bits_exceptionVec_9,
  output         io_toVecDq_req_4_bits_exceptionVec_10,
  output         io_toVecDq_req_4_bits_exceptionVec_11,
  output         io_toVecDq_req_4_bits_exceptionVec_12,
  output         io_toVecDq_req_4_bits_exceptionVec_13,
  output         io_toVecDq_req_4_bits_exceptionVec_14,
  output         io_toVecDq_req_4_bits_exceptionVec_15,
  output         io_toVecDq_req_4_bits_exceptionVec_16,
  output         io_toVecDq_req_4_bits_exceptionVec_17,
  output         io_toVecDq_req_4_bits_exceptionVec_18,
  output         io_toVecDq_req_4_bits_exceptionVec_19,
  output         io_toVecDq_req_4_bits_exceptionVec_20,
  output         io_toVecDq_req_4_bits_exceptionVec_21,
  output         io_toVecDq_req_4_bits_exceptionVec_22,
  output         io_toVecDq_req_4_bits_exceptionVec_23,
  output         io_toVecDq_req_4_bits_preDecodeInfo_isRVC,
  output         io_toVecDq_req_4_bits_ftqPtr_flag,
  output [5:0]   io_toVecDq_req_4_bits_ftqPtr_value,
  output [3:0]   io_toVecDq_req_4_bits_ftqOffset,
  output [3:0]   io_toVecDq_req_4_bits_srcType_0,
  output [3:0]   io_toVecDq_req_4_bits_srcType_1,
  output [3:0]   io_toVecDq_req_4_bits_srcType_2,
  output [3:0]   io_toVecDq_req_4_bits_srcType_3,
  output [3:0]   io_toVecDq_req_4_bits_srcType_4,
  output [34:0]  io_toVecDq_req_4_bits_fuType,
  output [8:0]   io_toVecDq_req_4_bits_fuOpType,
  output         io_toVecDq_req_4_bits_rfWen,
  output         io_toVecDq_req_4_bits_fpWen,
  output         io_toVecDq_req_4_bits_vecWen,
  output         io_toVecDq_req_4_bits_v0Wen,
  output         io_toVecDq_req_4_bits_vlWen,
  output [3:0]   io_toVecDq_req_4_bits_selImm,
  output [31:0]  io_toVecDq_req_4_bits_imm,
  output         io_toVecDq_req_4_bits_fpu_wflags,
  output [2:0]   io_toVecDq_req_4_bits_fpu_rm,
  output         io_toVecDq_req_4_bits_vpu_vma,
  output         io_toVecDq_req_4_bits_vpu_vta,
  output [1:0]   io_toVecDq_req_4_bits_vpu_vsew,
  output [2:0]   io_toVecDq_req_4_bits_vpu_vlmul,
  output         io_toVecDq_req_4_bits_vpu_vm,
  output [7:0]   io_toVecDq_req_4_bits_vpu_vstart,
  output         io_toVecDq_req_4_bits_vpu_fpu_isFoldTo1_2,
  output         io_toVecDq_req_4_bits_vpu_fpu_isFoldTo1_4,
  output         io_toVecDq_req_4_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_toVecDq_req_4_bits_vpu_vmask,
  output [2:0]   io_toVecDq_req_4_bits_vpu_nf,
  output [1:0]   io_toVecDq_req_4_bits_vpu_veew,
  output         io_toVecDq_req_4_bits_vpu_isExt,
  output         io_toVecDq_req_4_bits_vpu_isNarrow,
  output         io_toVecDq_req_4_bits_vpu_isDstMask,
  output         io_toVecDq_req_4_bits_vpu_isOpMask,
  output         io_toVecDq_req_4_bits_vpu_isDependOldvd,
  output         io_toVecDq_req_4_bits_vpu_isWritePartVd,
  output [6:0]   io_toVecDq_req_4_bits_uopIdx,
  output         io_toVecDq_req_4_bits_lastUop,
  output [7:0]   io_toVecDq_req_4_bits_psrc_0,
  output [7:0]   io_toVecDq_req_4_bits_psrc_1,
  output [7:0]   io_toVecDq_req_4_bits_psrc_2,
  output [7:0]   io_toVecDq_req_4_bits_psrc_3,
  output [7:0]   io_toVecDq_req_4_bits_psrc_4,
  output [7:0]   io_toVecDq_req_4_bits_pdest,
  output         io_toVecDq_req_4_bits_robIdx_flag,
  output [7:0]   io_toVecDq_req_4_bits_robIdx_value,
  output         io_toVecDq_req_4_bits_storeSetHit,
  output         io_toVecDq_req_4_bits_waitForRobIdx_flag,
  output [7:0]   io_toVecDq_req_4_bits_waitForRobIdx_value,
  output         io_toVecDq_req_4_bits_loadWaitBit,
  output         io_toVecDq_req_4_bits_loadWaitStrict,
  output [4:0]   io_toVecDq_req_4_bits_numLsElem,
  output         io_toVecDq_req_5_valid,
  output [31:0]  io_toVecDq_req_5_bits_instr,
  output         io_toVecDq_req_5_bits_exceptionVec_0,
  output         io_toVecDq_req_5_bits_exceptionVec_1,
  output         io_toVecDq_req_5_bits_exceptionVec_2,
  output         io_toVecDq_req_5_bits_exceptionVec_3,
  output         io_toVecDq_req_5_bits_exceptionVec_4,
  output         io_toVecDq_req_5_bits_exceptionVec_5,
  output         io_toVecDq_req_5_bits_exceptionVec_6,
  output         io_toVecDq_req_5_bits_exceptionVec_7,
  output         io_toVecDq_req_5_bits_exceptionVec_8,
  output         io_toVecDq_req_5_bits_exceptionVec_9,
  output         io_toVecDq_req_5_bits_exceptionVec_10,
  output         io_toVecDq_req_5_bits_exceptionVec_11,
  output         io_toVecDq_req_5_bits_exceptionVec_12,
  output         io_toVecDq_req_5_bits_exceptionVec_13,
  output         io_toVecDq_req_5_bits_exceptionVec_14,
  output         io_toVecDq_req_5_bits_exceptionVec_15,
  output         io_toVecDq_req_5_bits_exceptionVec_16,
  output         io_toVecDq_req_5_bits_exceptionVec_17,
  output         io_toVecDq_req_5_bits_exceptionVec_18,
  output         io_toVecDq_req_5_bits_exceptionVec_19,
  output         io_toVecDq_req_5_bits_exceptionVec_20,
  output         io_toVecDq_req_5_bits_exceptionVec_21,
  output         io_toVecDq_req_5_bits_exceptionVec_22,
  output         io_toVecDq_req_5_bits_exceptionVec_23,
  output         io_toVecDq_req_5_bits_preDecodeInfo_isRVC,
  output         io_toVecDq_req_5_bits_ftqPtr_flag,
  output [5:0]   io_toVecDq_req_5_bits_ftqPtr_value,
  output [3:0]   io_toVecDq_req_5_bits_ftqOffset,
  output [3:0]   io_toVecDq_req_5_bits_srcType_0,
  output [3:0]   io_toVecDq_req_5_bits_srcType_1,
  output [3:0]   io_toVecDq_req_5_bits_srcType_2,
  output [3:0]   io_toVecDq_req_5_bits_srcType_3,
  output [3:0]   io_toVecDq_req_5_bits_srcType_4,
  output [34:0]  io_toVecDq_req_5_bits_fuType,
  output [8:0]   io_toVecDq_req_5_bits_fuOpType,
  output         io_toVecDq_req_5_bits_rfWen,
  output         io_toVecDq_req_5_bits_fpWen,
  output         io_toVecDq_req_5_bits_vecWen,
  output         io_toVecDq_req_5_bits_v0Wen,
  output         io_toVecDq_req_5_bits_vlWen,
  output [3:0]   io_toVecDq_req_5_bits_selImm,
  output [31:0]  io_toVecDq_req_5_bits_imm,
  output         io_toVecDq_req_5_bits_fpu_wflags,
  output [2:0]   io_toVecDq_req_5_bits_fpu_rm,
  output         io_toVecDq_req_5_bits_vpu_vma,
  output         io_toVecDq_req_5_bits_vpu_vta,
  output [1:0]   io_toVecDq_req_5_bits_vpu_vsew,
  output [2:0]   io_toVecDq_req_5_bits_vpu_vlmul,
  output         io_toVecDq_req_5_bits_vpu_vm,
  output [7:0]   io_toVecDq_req_5_bits_vpu_vstart,
  output         io_toVecDq_req_5_bits_vpu_fpu_isFoldTo1_2,
  output         io_toVecDq_req_5_bits_vpu_fpu_isFoldTo1_4,
  output         io_toVecDq_req_5_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_toVecDq_req_5_bits_vpu_vmask,
  output [2:0]   io_toVecDq_req_5_bits_vpu_nf,
  output [1:0]   io_toVecDq_req_5_bits_vpu_veew,
  output         io_toVecDq_req_5_bits_vpu_isExt,
  output         io_toVecDq_req_5_bits_vpu_isNarrow,
  output         io_toVecDq_req_5_bits_vpu_isDstMask,
  output         io_toVecDq_req_5_bits_vpu_isOpMask,
  output         io_toVecDq_req_5_bits_vpu_isDependOldvd,
  output         io_toVecDq_req_5_bits_vpu_isWritePartVd,
  output [6:0]   io_toVecDq_req_5_bits_uopIdx,
  output         io_toVecDq_req_5_bits_lastUop,
  output [7:0]   io_toVecDq_req_5_bits_psrc_0,
  output [7:0]   io_toVecDq_req_5_bits_psrc_1,
  output [7:0]   io_toVecDq_req_5_bits_psrc_2,
  output [7:0]   io_toVecDq_req_5_bits_psrc_3,
  output [7:0]   io_toVecDq_req_5_bits_psrc_4,
  output [7:0]   io_toVecDq_req_5_bits_pdest,
  output         io_toVecDq_req_5_bits_robIdx_flag,
  output [7:0]   io_toVecDq_req_5_bits_robIdx_value,
  output         io_toVecDq_req_5_bits_storeSetHit,
  output         io_toVecDq_req_5_bits_waitForRobIdx_flag,
  output [7:0]   io_toVecDq_req_5_bits_waitForRobIdx_value,
  output         io_toVecDq_req_5_bits_loadWaitBit,
  output         io_toVecDq_req_5_bits_loadWaitStrict,
  output [4:0]   io_toVecDq_req_5_bits_numLsElem,
  input          io_toLsDq_canAccept,
  output         io_toLsDq_needAlloc_0,
  output         io_toLsDq_needAlloc_1,
  output         io_toLsDq_needAlloc_2,
  output         io_toLsDq_needAlloc_3,
  output         io_toLsDq_needAlloc_4,
  output         io_toLsDq_needAlloc_5,
  output         io_toLsDq_req_0_valid,
  output [31:0]  io_toLsDq_req_0_bits_instr,
  output         io_toLsDq_req_0_bits_exceptionVec_0,
  output         io_toLsDq_req_0_bits_exceptionVec_1,
  output         io_toLsDq_req_0_bits_exceptionVec_2,
  output         io_toLsDq_req_0_bits_exceptionVec_3,
  output         io_toLsDq_req_0_bits_exceptionVec_4,
  output         io_toLsDq_req_0_bits_exceptionVec_5,
  output         io_toLsDq_req_0_bits_exceptionVec_6,
  output         io_toLsDq_req_0_bits_exceptionVec_7,
  output         io_toLsDq_req_0_bits_exceptionVec_8,
  output         io_toLsDq_req_0_bits_exceptionVec_9,
  output         io_toLsDq_req_0_bits_exceptionVec_10,
  output         io_toLsDq_req_0_bits_exceptionVec_11,
  output         io_toLsDq_req_0_bits_exceptionVec_12,
  output         io_toLsDq_req_0_bits_exceptionVec_13,
  output         io_toLsDq_req_0_bits_exceptionVec_14,
  output         io_toLsDq_req_0_bits_exceptionVec_15,
  output         io_toLsDq_req_0_bits_exceptionVec_16,
  output         io_toLsDq_req_0_bits_exceptionVec_17,
  output         io_toLsDq_req_0_bits_exceptionVec_18,
  output         io_toLsDq_req_0_bits_exceptionVec_19,
  output         io_toLsDq_req_0_bits_exceptionVec_20,
  output         io_toLsDq_req_0_bits_exceptionVec_21,
  output         io_toLsDq_req_0_bits_exceptionVec_22,
  output         io_toLsDq_req_0_bits_exceptionVec_23,
  output         io_toLsDq_req_0_bits_preDecodeInfo_isRVC,
  output         io_toLsDq_req_0_bits_ftqPtr_flag,
  output [5:0]   io_toLsDq_req_0_bits_ftqPtr_value,
  output [3:0]   io_toLsDq_req_0_bits_ftqOffset,
  output [3:0]   io_toLsDq_req_0_bits_srcType_0,
  output [3:0]   io_toLsDq_req_0_bits_srcType_1,
  output [3:0]   io_toLsDq_req_0_bits_srcType_2,
  output [3:0]   io_toLsDq_req_0_bits_srcType_3,
  output [3:0]   io_toLsDq_req_0_bits_srcType_4,
  output [34:0]  io_toLsDq_req_0_bits_fuType,
  output [8:0]   io_toLsDq_req_0_bits_fuOpType,
  output         io_toLsDq_req_0_bits_rfWen,
  output         io_toLsDq_req_0_bits_fpWen,
  output         io_toLsDq_req_0_bits_vecWen,
  output         io_toLsDq_req_0_bits_v0Wen,
  output         io_toLsDq_req_0_bits_vlWen,
  output [3:0]   io_toLsDq_req_0_bits_selImm,
  output [31:0]  io_toLsDq_req_0_bits_imm,
  output         io_toLsDq_req_0_bits_fpu_wflags,
  output [2:0]   io_toLsDq_req_0_bits_fpu_rm,
  output         io_toLsDq_req_0_bits_vpu_vma,
  output         io_toLsDq_req_0_bits_vpu_vta,
  output [1:0]   io_toLsDq_req_0_bits_vpu_vsew,
  output [2:0]   io_toLsDq_req_0_bits_vpu_vlmul,
  output         io_toLsDq_req_0_bits_vpu_vm,
  output [7:0]   io_toLsDq_req_0_bits_vpu_vstart,
  output         io_toLsDq_req_0_bits_vpu_fpu_isFoldTo1_2,
  output         io_toLsDq_req_0_bits_vpu_fpu_isFoldTo1_4,
  output         io_toLsDq_req_0_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_toLsDq_req_0_bits_vpu_vmask,
  output [2:0]   io_toLsDq_req_0_bits_vpu_nf,
  output [1:0]   io_toLsDq_req_0_bits_vpu_veew,
  output         io_toLsDq_req_0_bits_vpu_isExt,
  output         io_toLsDq_req_0_bits_vpu_isNarrow,
  output         io_toLsDq_req_0_bits_vpu_isDstMask,
  output         io_toLsDq_req_0_bits_vpu_isOpMask,
  output         io_toLsDq_req_0_bits_vpu_isDependOldvd,
  output         io_toLsDq_req_0_bits_vpu_isWritePartVd,
  output [6:0]   io_toLsDq_req_0_bits_uopIdx,
  output         io_toLsDq_req_0_bits_lastUop,
  output [7:0]   io_toLsDq_req_0_bits_psrc_0,
  output [7:0]   io_toLsDq_req_0_bits_psrc_1,
  output [7:0]   io_toLsDq_req_0_bits_psrc_2,
  output [7:0]   io_toLsDq_req_0_bits_psrc_3,
  output [7:0]   io_toLsDq_req_0_bits_psrc_4,
  output [7:0]   io_toLsDq_req_0_bits_pdest,
  output         io_toLsDq_req_0_bits_robIdx_flag,
  output [7:0]   io_toLsDq_req_0_bits_robIdx_value,
  output         io_toLsDq_req_0_bits_storeSetHit,
  output         io_toLsDq_req_0_bits_waitForRobIdx_flag,
  output [7:0]   io_toLsDq_req_0_bits_waitForRobIdx_value,
  output         io_toLsDq_req_0_bits_loadWaitBit,
  output         io_toLsDq_req_0_bits_loadWaitStrict,
  output [4:0]   io_toLsDq_req_0_bits_numLsElem,
  output         io_toLsDq_req_1_valid,
  output [31:0]  io_toLsDq_req_1_bits_instr,
  output         io_toLsDq_req_1_bits_exceptionVec_0,
  output         io_toLsDq_req_1_bits_exceptionVec_1,
  output         io_toLsDq_req_1_bits_exceptionVec_2,
  output         io_toLsDq_req_1_bits_exceptionVec_3,
  output         io_toLsDq_req_1_bits_exceptionVec_4,
  output         io_toLsDq_req_1_bits_exceptionVec_5,
  output         io_toLsDq_req_1_bits_exceptionVec_6,
  output         io_toLsDq_req_1_bits_exceptionVec_7,
  output         io_toLsDq_req_1_bits_exceptionVec_8,
  output         io_toLsDq_req_1_bits_exceptionVec_9,
  output         io_toLsDq_req_1_bits_exceptionVec_10,
  output         io_toLsDq_req_1_bits_exceptionVec_11,
  output         io_toLsDq_req_1_bits_exceptionVec_12,
  output         io_toLsDq_req_1_bits_exceptionVec_13,
  output         io_toLsDq_req_1_bits_exceptionVec_14,
  output         io_toLsDq_req_1_bits_exceptionVec_15,
  output         io_toLsDq_req_1_bits_exceptionVec_16,
  output         io_toLsDq_req_1_bits_exceptionVec_17,
  output         io_toLsDq_req_1_bits_exceptionVec_18,
  output         io_toLsDq_req_1_bits_exceptionVec_19,
  output         io_toLsDq_req_1_bits_exceptionVec_20,
  output         io_toLsDq_req_1_bits_exceptionVec_21,
  output         io_toLsDq_req_1_bits_exceptionVec_22,
  output         io_toLsDq_req_1_bits_exceptionVec_23,
  output         io_toLsDq_req_1_bits_preDecodeInfo_isRVC,
  output         io_toLsDq_req_1_bits_ftqPtr_flag,
  output [5:0]   io_toLsDq_req_1_bits_ftqPtr_value,
  output [3:0]   io_toLsDq_req_1_bits_ftqOffset,
  output [3:0]   io_toLsDq_req_1_bits_srcType_0,
  output [3:0]   io_toLsDq_req_1_bits_srcType_1,
  output [3:0]   io_toLsDq_req_1_bits_srcType_2,
  output [3:0]   io_toLsDq_req_1_bits_srcType_3,
  output [3:0]   io_toLsDq_req_1_bits_srcType_4,
  output [34:0]  io_toLsDq_req_1_bits_fuType,
  output [8:0]   io_toLsDq_req_1_bits_fuOpType,
  output         io_toLsDq_req_1_bits_rfWen,
  output         io_toLsDq_req_1_bits_fpWen,
  output         io_toLsDq_req_1_bits_vecWen,
  output         io_toLsDq_req_1_bits_v0Wen,
  output         io_toLsDq_req_1_bits_vlWen,
  output [3:0]   io_toLsDq_req_1_bits_selImm,
  output [31:0]  io_toLsDq_req_1_bits_imm,
  output         io_toLsDq_req_1_bits_fpu_wflags,
  output [2:0]   io_toLsDq_req_1_bits_fpu_rm,
  output         io_toLsDq_req_1_bits_vpu_vma,
  output         io_toLsDq_req_1_bits_vpu_vta,
  output [1:0]   io_toLsDq_req_1_bits_vpu_vsew,
  output [2:0]   io_toLsDq_req_1_bits_vpu_vlmul,
  output         io_toLsDq_req_1_bits_vpu_vm,
  output [7:0]   io_toLsDq_req_1_bits_vpu_vstart,
  output         io_toLsDq_req_1_bits_vpu_fpu_isFoldTo1_2,
  output         io_toLsDq_req_1_bits_vpu_fpu_isFoldTo1_4,
  output         io_toLsDq_req_1_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_toLsDq_req_1_bits_vpu_vmask,
  output [2:0]   io_toLsDq_req_1_bits_vpu_nf,
  output [1:0]   io_toLsDq_req_1_bits_vpu_veew,
  output         io_toLsDq_req_1_bits_vpu_isExt,
  output         io_toLsDq_req_1_bits_vpu_isNarrow,
  output         io_toLsDq_req_1_bits_vpu_isDstMask,
  output         io_toLsDq_req_1_bits_vpu_isOpMask,
  output         io_toLsDq_req_1_bits_vpu_isDependOldvd,
  output         io_toLsDq_req_1_bits_vpu_isWritePartVd,
  output [6:0]   io_toLsDq_req_1_bits_uopIdx,
  output         io_toLsDq_req_1_bits_lastUop,
  output [7:0]   io_toLsDq_req_1_bits_psrc_0,
  output [7:0]   io_toLsDq_req_1_bits_psrc_1,
  output [7:0]   io_toLsDq_req_1_bits_psrc_2,
  output [7:0]   io_toLsDq_req_1_bits_psrc_3,
  output [7:0]   io_toLsDq_req_1_bits_psrc_4,
  output [7:0]   io_toLsDq_req_1_bits_pdest,
  output         io_toLsDq_req_1_bits_robIdx_flag,
  output [7:0]   io_toLsDq_req_1_bits_robIdx_value,
  output         io_toLsDq_req_1_bits_storeSetHit,
  output         io_toLsDq_req_1_bits_waitForRobIdx_flag,
  output [7:0]   io_toLsDq_req_1_bits_waitForRobIdx_value,
  output         io_toLsDq_req_1_bits_loadWaitBit,
  output         io_toLsDq_req_1_bits_loadWaitStrict,
  output [4:0]   io_toLsDq_req_1_bits_numLsElem,
  output         io_toLsDq_req_2_valid,
  output [31:0]  io_toLsDq_req_2_bits_instr,
  output         io_toLsDq_req_2_bits_exceptionVec_0,
  output         io_toLsDq_req_2_bits_exceptionVec_1,
  output         io_toLsDq_req_2_bits_exceptionVec_2,
  output         io_toLsDq_req_2_bits_exceptionVec_3,
  output         io_toLsDq_req_2_bits_exceptionVec_4,
  output         io_toLsDq_req_2_bits_exceptionVec_5,
  output         io_toLsDq_req_2_bits_exceptionVec_6,
  output         io_toLsDq_req_2_bits_exceptionVec_7,
  output         io_toLsDq_req_2_bits_exceptionVec_8,
  output         io_toLsDq_req_2_bits_exceptionVec_9,
  output         io_toLsDq_req_2_bits_exceptionVec_10,
  output         io_toLsDq_req_2_bits_exceptionVec_11,
  output         io_toLsDq_req_2_bits_exceptionVec_12,
  output         io_toLsDq_req_2_bits_exceptionVec_13,
  output         io_toLsDq_req_2_bits_exceptionVec_14,
  output         io_toLsDq_req_2_bits_exceptionVec_15,
  output         io_toLsDq_req_2_bits_exceptionVec_16,
  output         io_toLsDq_req_2_bits_exceptionVec_17,
  output         io_toLsDq_req_2_bits_exceptionVec_18,
  output         io_toLsDq_req_2_bits_exceptionVec_19,
  output         io_toLsDq_req_2_bits_exceptionVec_20,
  output         io_toLsDq_req_2_bits_exceptionVec_21,
  output         io_toLsDq_req_2_bits_exceptionVec_22,
  output         io_toLsDq_req_2_bits_exceptionVec_23,
  output         io_toLsDq_req_2_bits_preDecodeInfo_isRVC,
  output         io_toLsDq_req_2_bits_ftqPtr_flag,
  output [5:0]   io_toLsDq_req_2_bits_ftqPtr_value,
  output [3:0]   io_toLsDq_req_2_bits_ftqOffset,
  output [3:0]   io_toLsDq_req_2_bits_srcType_0,
  output [3:0]   io_toLsDq_req_2_bits_srcType_1,
  output [3:0]   io_toLsDq_req_2_bits_srcType_2,
  output [3:0]   io_toLsDq_req_2_bits_srcType_3,
  output [3:0]   io_toLsDq_req_2_bits_srcType_4,
  output [34:0]  io_toLsDq_req_2_bits_fuType,
  output [8:0]   io_toLsDq_req_2_bits_fuOpType,
  output         io_toLsDq_req_2_bits_rfWen,
  output         io_toLsDq_req_2_bits_fpWen,
  output         io_toLsDq_req_2_bits_vecWen,
  output         io_toLsDq_req_2_bits_v0Wen,
  output         io_toLsDq_req_2_bits_vlWen,
  output [3:0]   io_toLsDq_req_2_bits_selImm,
  output [31:0]  io_toLsDq_req_2_bits_imm,
  output         io_toLsDq_req_2_bits_fpu_wflags,
  output [2:0]   io_toLsDq_req_2_bits_fpu_rm,
  output         io_toLsDq_req_2_bits_vpu_vma,
  output         io_toLsDq_req_2_bits_vpu_vta,
  output [1:0]   io_toLsDq_req_2_bits_vpu_vsew,
  output [2:0]   io_toLsDq_req_2_bits_vpu_vlmul,
  output         io_toLsDq_req_2_bits_vpu_vm,
  output [7:0]   io_toLsDq_req_2_bits_vpu_vstart,
  output         io_toLsDq_req_2_bits_vpu_fpu_isFoldTo1_2,
  output         io_toLsDq_req_2_bits_vpu_fpu_isFoldTo1_4,
  output         io_toLsDq_req_2_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_toLsDq_req_2_bits_vpu_vmask,
  output [2:0]   io_toLsDq_req_2_bits_vpu_nf,
  output [1:0]   io_toLsDq_req_2_bits_vpu_veew,
  output         io_toLsDq_req_2_bits_vpu_isExt,
  output         io_toLsDq_req_2_bits_vpu_isNarrow,
  output         io_toLsDq_req_2_bits_vpu_isDstMask,
  output         io_toLsDq_req_2_bits_vpu_isOpMask,
  output         io_toLsDq_req_2_bits_vpu_isDependOldvd,
  output         io_toLsDq_req_2_bits_vpu_isWritePartVd,
  output [6:0]   io_toLsDq_req_2_bits_uopIdx,
  output         io_toLsDq_req_2_bits_lastUop,
  output [7:0]   io_toLsDq_req_2_bits_psrc_0,
  output [7:0]   io_toLsDq_req_2_bits_psrc_1,
  output [7:0]   io_toLsDq_req_2_bits_psrc_2,
  output [7:0]   io_toLsDq_req_2_bits_psrc_3,
  output [7:0]   io_toLsDq_req_2_bits_psrc_4,
  output [7:0]   io_toLsDq_req_2_bits_pdest,
  output         io_toLsDq_req_2_bits_robIdx_flag,
  output [7:0]   io_toLsDq_req_2_bits_robIdx_value,
  output         io_toLsDq_req_2_bits_storeSetHit,
  output         io_toLsDq_req_2_bits_waitForRobIdx_flag,
  output [7:0]   io_toLsDq_req_2_bits_waitForRobIdx_value,
  output         io_toLsDq_req_2_bits_loadWaitBit,
  output         io_toLsDq_req_2_bits_loadWaitStrict,
  output [4:0]   io_toLsDq_req_2_bits_numLsElem,
  output         io_toLsDq_req_3_valid,
  output [31:0]  io_toLsDq_req_3_bits_instr,
  output         io_toLsDq_req_3_bits_exceptionVec_0,
  output         io_toLsDq_req_3_bits_exceptionVec_1,
  output         io_toLsDq_req_3_bits_exceptionVec_2,
  output         io_toLsDq_req_3_bits_exceptionVec_3,
  output         io_toLsDq_req_3_bits_exceptionVec_4,
  output         io_toLsDq_req_3_bits_exceptionVec_5,
  output         io_toLsDq_req_3_bits_exceptionVec_6,
  output         io_toLsDq_req_3_bits_exceptionVec_7,
  output         io_toLsDq_req_3_bits_exceptionVec_8,
  output         io_toLsDq_req_3_bits_exceptionVec_9,
  output         io_toLsDq_req_3_bits_exceptionVec_10,
  output         io_toLsDq_req_3_bits_exceptionVec_11,
  output         io_toLsDq_req_3_bits_exceptionVec_12,
  output         io_toLsDq_req_3_bits_exceptionVec_13,
  output         io_toLsDq_req_3_bits_exceptionVec_14,
  output         io_toLsDq_req_3_bits_exceptionVec_15,
  output         io_toLsDq_req_3_bits_exceptionVec_16,
  output         io_toLsDq_req_3_bits_exceptionVec_17,
  output         io_toLsDq_req_3_bits_exceptionVec_18,
  output         io_toLsDq_req_3_bits_exceptionVec_19,
  output         io_toLsDq_req_3_bits_exceptionVec_20,
  output         io_toLsDq_req_3_bits_exceptionVec_21,
  output         io_toLsDq_req_3_bits_exceptionVec_22,
  output         io_toLsDq_req_3_bits_exceptionVec_23,
  output         io_toLsDq_req_3_bits_preDecodeInfo_isRVC,
  output         io_toLsDq_req_3_bits_ftqPtr_flag,
  output [5:0]   io_toLsDq_req_3_bits_ftqPtr_value,
  output [3:0]   io_toLsDq_req_3_bits_ftqOffset,
  output [3:0]   io_toLsDq_req_3_bits_srcType_0,
  output [3:0]   io_toLsDq_req_3_bits_srcType_1,
  output [3:0]   io_toLsDq_req_3_bits_srcType_2,
  output [3:0]   io_toLsDq_req_3_bits_srcType_3,
  output [3:0]   io_toLsDq_req_3_bits_srcType_4,
  output [34:0]  io_toLsDq_req_3_bits_fuType,
  output [8:0]   io_toLsDq_req_3_bits_fuOpType,
  output         io_toLsDq_req_3_bits_rfWen,
  output         io_toLsDq_req_3_bits_fpWen,
  output         io_toLsDq_req_3_bits_vecWen,
  output         io_toLsDq_req_3_bits_v0Wen,
  output         io_toLsDq_req_3_bits_vlWen,
  output [3:0]   io_toLsDq_req_3_bits_selImm,
  output [31:0]  io_toLsDq_req_3_bits_imm,
  output         io_toLsDq_req_3_bits_fpu_wflags,
  output [2:0]   io_toLsDq_req_3_bits_fpu_rm,
  output         io_toLsDq_req_3_bits_vpu_vma,
  output         io_toLsDq_req_3_bits_vpu_vta,
  output [1:0]   io_toLsDq_req_3_bits_vpu_vsew,
  output [2:0]   io_toLsDq_req_3_bits_vpu_vlmul,
  output         io_toLsDq_req_3_bits_vpu_vm,
  output [7:0]   io_toLsDq_req_3_bits_vpu_vstart,
  output         io_toLsDq_req_3_bits_vpu_fpu_isFoldTo1_2,
  output         io_toLsDq_req_3_bits_vpu_fpu_isFoldTo1_4,
  output         io_toLsDq_req_3_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_toLsDq_req_3_bits_vpu_vmask,
  output [2:0]   io_toLsDq_req_3_bits_vpu_nf,
  output [1:0]   io_toLsDq_req_3_bits_vpu_veew,
  output         io_toLsDq_req_3_bits_vpu_isExt,
  output         io_toLsDq_req_3_bits_vpu_isNarrow,
  output         io_toLsDq_req_3_bits_vpu_isDstMask,
  output         io_toLsDq_req_3_bits_vpu_isOpMask,
  output         io_toLsDq_req_3_bits_vpu_isDependOldvd,
  output         io_toLsDq_req_3_bits_vpu_isWritePartVd,
  output [6:0]   io_toLsDq_req_3_bits_uopIdx,
  output         io_toLsDq_req_3_bits_lastUop,
  output [7:0]   io_toLsDq_req_3_bits_psrc_0,
  output [7:0]   io_toLsDq_req_3_bits_psrc_1,
  output [7:0]   io_toLsDq_req_3_bits_psrc_2,
  output [7:0]   io_toLsDq_req_3_bits_psrc_3,
  output [7:0]   io_toLsDq_req_3_bits_psrc_4,
  output [7:0]   io_toLsDq_req_3_bits_pdest,
  output         io_toLsDq_req_3_bits_robIdx_flag,
  output [7:0]   io_toLsDq_req_3_bits_robIdx_value,
  output         io_toLsDq_req_3_bits_storeSetHit,
  output         io_toLsDq_req_3_bits_waitForRobIdx_flag,
  output [7:0]   io_toLsDq_req_3_bits_waitForRobIdx_value,
  output         io_toLsDq_req_3_bits_loadWaitBit,
  output         io_toLsDq_req_3_bits_loadWaitStrict,
  output [4:0]   io_toLsDq_req_3_bits_numLsElem,
  output         io_toLsDq_req_4_valid,
  output [31:0]  io_toLsDq_req_4_bits_instr,
  output         io_toLsDq_req_4_bits_exceptionVec_0,
  output         io_toLsDq_req_4_bits_exceptionVec_1,
  output         io_toLsDq_req_4_bits_exceptionVec_2,
  output         io_toLsDq_req_4_bits_exceptionVec_3,
  output         io_toLsDq_req_4_bits_exceptionVec_4,
  output         io_toLsDq_req_4_bits_exceptionVec_5,
  output         io_toLsDq_req_4_bits_exceptionVec_6,
  output         io_toLsDq_req_4_bits_exceptionVec_7,
  output         io_toLsDq_req_4_bits_exceptionVec_8,
  output         io_toLsDq_req_4_bits_exceptionVec_9,
  output         io_toLsDq_req_4_bits_exceptionVec_10,
  output         io_toLsDq_req_4_bits_exceptionVec_11,
  output         io_toLsDq_req_4_bits_exceptionVec_12,
  output         io_toLsDq_req_4_bits_exceptionVec_13,
  output         io_toLsDq_req_4_bits_exceptionVec_14,
  output         io_toLsDq_req_4_bits_exceptionVec_15,
  output         io_toLsDq_req_4_bits_exceptionVec_16,
  output         io_toLsDq_req_4_bits_exceptionVec_17,
  output         io_toLsDq_req_4_bits_exceptionVec_18,
  output         io_toLsDq_req_4_bits_exceptionVec_19,
  output         io_toLsDq_req_4_bits_exceptionVec_20,
  output         io_toLsDq_req_4_bits_exceptionVec_21,
  output         io_toLsDq_req_4_bits_exceptionVec_22,
  output         io_toLsDq_req_4_bits_exceptionVec_23,
  output         io_toLsDq_req_4_bits_preDecodeInfo_isRVC,
  output         io_toLsDq_req_4_bits_ftqPtr_flag,
  output [5:0]   io_toLsDq_req_4_bits_ftqPtr_value,
  output [3:0]   io_toLsDq_req_4_bits_ftqOffset,
  output [3:0]   io_toLsDq_req_4_bits_srcType_0,
  output [3:0]   io_toLsDq_req_4_bits_srcType_1,
  output [3:0]   io_toLsDq_req_4_bits_srcType_2,
  output [3:0]   io_toLsDq_req_4_bits_srcType_3,
  output [3:0]   io_toLsDq_req_4_bits_srcType_4,
  output [34:0]  io_toLsDq_req_4_bits_fuType,
  output [8:0]   io_toLsDq_req_4_bits_fuOpType,
  output         io_toLsDq_req_4_bits_rfWen,
  output         io_toLsDq_req_4_bits_fpWen,
  output         io_toLsDq_req_4_bits_vecWen,
  output         io_toLsDq_req_4_bits_v0Wen,
  output         io_toLsDq_req_4_bits_vlWen,
  output [3:0]   io_toLsDq_req_4_bits_selImm,
  output [31:0]  io_toLsDq_req_4_bits_imm,
  output         io_toLsDq_req_4_bits_fpu_wflags,
  output [2:0]   io_toLsDq_req_4_bits_fpu_rm,
  output         io_toLsDq_req_4_bits_vpu_vma,
  output         io_toLsDq_req_4_bits_vpu_vta,
  output [1:0]   io_toLsDq_req_4_bits_vpu_vsew,
  output [2:0]   io_toLsDq_req_4_bits_vpu_vlmul,
  output         io_toLsDq_req_4_bits_vpu_vm,
  output [7:0]   io_toLsDq_req_4_bits_vpu_vstart,
  output         io_toLsDq_req_4_bits_vpu_fpu_isFoldTo1_2,
  output         io_toLsDq_req_4_bits_vpu_fpu_isFoldTo1_4,
  output         io_toLsDq_req_4_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_toLsDq_req_4_bits_vpu_vmask,
  output [2:0]   io_toLsDq_req_4_bits_vpu_nf,
  output [1:0]   io_toLsDq_req_4_bits_vpu_veew,
  output         io_toLsDq_req_4_bits_vpu_isExt,
  output         io_toLsDq_req_4_bits_vpu_isNarrow,
  output         io_toLsDq_req_4_bits_vpu_isDstMask,
  output         io_toLsDq_req_4_bits_vpu_isOpMask,
  output         io_toLsDq_req_4_bits_vpu_isDependOldvd,
  output         io_toLsDq_req_4_bits_vpu_isWritePartVd,
  output [6:0]   io_toLsDq_req_4_bits_uopIdx,
  output         io_toLsDq_req_4_bits_lastUop,
  output [7:0]   io_toLsDq_req_4_bits_psrc_0,
  output [7:0]   io_toLsDq_req_4_bits_psrc_1,
  output [7:0]   io_toLsDq_req_4_bits_psrc_2,
  output [7:0]   io_toLsDq_req_4_bits_psrc_3,
  output [7:0]   io_toLsDq_req_4_bits_psrc_4,
  output [7:0]   io_toLsDq_req_4_bits_pdest,
  output         io_toLsDq_req_4_bits_robIdx_flag,
  output [7:0]   io_toLsDq_req_4_bits_robIdx_value,
  output         io_toLsDq_req_4_bits_storeSetHit,
  output         io_toLsDq_req_4_bits_waitForRobIdx_flag,
  output [7:0]   io_toLsDq_req_4_bits_waitForRobIdx_value,
  output         io_toLsDq_req_4_bits_loadWaitBit,
  output         io_toLsDq_req_4_bits_loadWaitStrict,
  output [4:0]   io_toLsDq_req_4_bits_numLsElem,
  output         io_toLsDq_req_5_valid,
  output [31:0]  io_toLsDq_req_5_bits_instr,
  output         io_toLsDq_req_5_bits_exceptionVec_0,
  output         io_toLsDq_req_5_bits_exceptionVec_1,
  output         io_toLsDq_req_5_bits_exceptionVec_2,
  output         io_toLsDq_req_5_bits_exceptionVec_3,
  output         io_toLsDq_req_5_bits_exceptionVec_4,
  output         io_toLsDq_req_5_bits_exceptionVec_5,
  output         io_toLsDq_req_5_bits_exceptionVec_6,
  output         io_toLsDq_req_5_bits_exceptionVec_7,
  output         io_toLsDq_req_5_bits_exceptionVec_8,
  output         io_toLsDq_req_5_bits_exceptionVec_9,
  output         io_toLsDq_req_5_bits_exceptionVec_10,
  output         io_toLsDq_req_5_bits_exceptionVec_11,
  output         io_toLsDq_req_5_bits_exceptionVec_12,
  output         io_toLsDq_req_5_bits_exceptionVec_13,
  output         io_toLsDq_req_5_bits_exceptionVec_14,
  output         io_toLsDq_req_5_bits_exceptionVec_15,
  output         io_toLsDq_req_5_bits_exceptionVec_16,
  output         io_toLsDq_req_5_bits_exceptionVec_17,
  output         io_toLsDq_req_5_bits_exceptionVec_18,
  output         io_toLsDq_req_5_bits_exceptionVec_19,
  output         io_toLsDq_req_5_bits_exceptionVec_20,
  output         io_toLsDq_req_5_bits_exceptionVec_21,
  output         io_toLsDq_req_5_bits_exceptionVec_22,
  output         io_toLsDq_req_5_bits_exceptionVec_23,
  output         io_toLsDq_req_5_bits_preDecodeInfo_isRVC,
  output         io_toLsDq_req_5_bits_ftqPtr_flag,
  output [5:0]   io_toLsDq_req_5_bits_ftqPtr_value,
  output [3:0]   io_toLsDq_req_5_bits_ftqOffset,
  output [3:0]   io_toLsDq_req_5_bits_srcType_0,
  output [3:0]   io_toLsDq_req_5_bits_srcType_1,
  output [3:0]   io_toLsDq_req_5_bits_srcType_2,
  output [3:0]   io_toLsDq_req_5_bits_srcType_3,
  output [3:0]   io_toLsDq_req_5_bits_srcType_4,
  output [34:0]  io_toLsDq_req_5_bits_fuType,
  output [8:0]   io_toLsDq_req_5_bits_fuOpType,
  output         io_toLsDq_req_5_bits_rfWen,
  output         io_toLsDq_req_5_bits_fpWen,
  output         io_toLsDq_req_5_bits_vecWen,
  output         io_toLsDq_req_5_bits_v0Wen,
  output         io_toLsDq_req_5_bits_vlWen,
  output [3:0]   io_toLsDq_req_5_bits_selImm,
  output [31:0]  io_toLsDq_req_5_bits_imm,
  output         io_toLsDq_req_5_bits_fpu_wflags,
  output [2:0]   io_toLsDq_req_5_bits_fpu_rm,
  output         io_toLsDq_req_5_bits_vpu_vma,
  output         io_toLsDq_req_5_bits_vpu_vta,
  output [1:0]   io_toLsDq_req_5_bits_vpu_vsew,
  output [2:0]   io_toLsDq_req_5_bits_vpu_vlmul,
  output         io_toLsDq_req_5_bits_vpu_vm,
  output [7:0]   io_toLsDq_req_5_bits_vpu_vstart,
  output         io_toLsDq_req_5_bits_vpu_fpu_isFoldTo1_2,
  output         io_toLsDq_req_5_bits_vpu_fpu_isFoldTo1_4,
  output         io_toLsDq_req_5_bits_vpu_fpu_isFoldTo1_8,
  output [127:0] io_toLsDq_req_5_bits_vpu_vmask,
  output [2:0]   io_toLsDq_req_5_bits_vpu_nf,
  output [1:0]   io_toLsDq_req_5_bits_vpu_veew,
  output         io_toLsDq_req_5_bits_vpu_isExt,
  output         io_toLsDq_req_5_bits_vpu_isNarrow,
  output         io_toLsDq_req_5_bits_vpu_isDstMask,
  output         io_toLsDq_req_5_bits_vpu_isOpMask,
  output         io_toLsDq_req_5_bits_vpu_isDependOldvd,
  output         io_toLsDq_req_5_bits_vpu_isWritePartVd,
  output [6:0]   io_toLsDq_req_5_bits_uopIdx,
  output         io_toLsDq_req_5_bits_lastUop,
  output [7:0]   io_toLsDq_req_5_bits_psrc_0,
  output [7:0]   io_toLsDq_req_5_bits_psrc_1,
  output [7:0]   io_toLsDq_req_5_bits_psrc_2,
  output [7:0]   io_toLsDq_req_5_bits_psrc_3,
  output [7:0]   io_toLsDq_req_5_bits_psrc_4,
  output [7:0]   io_toLsDq_req_5_bits_pdest,
  output         io_toLsDq_req_5_bits_robIdx_flag,
  output [7:0]   io_toLsDq_req_5_bits_robIdx_value,
  output         io_toLsDq_req_5_bits_storeSetHit,
  output         io_toLsDq_req_5_bits_waitForRobIdx_flag,
  output [7:0]   io_toLsDq_req_5_bits_waitForRobIdx_value,
  output         io_toLsDq_req_5_bits_loadWaitBit,
  output         io_toLsDq_req_5_bits_loadWaitStrict,
  output [4:0]   io_toLsDq_req_5_bits_numLsElem,
  input          io_redirect_valid,
  input          io_singleStep,
  output         io_lfst_req_0_valid,
  output         io_lfst_req_0_bits_isstore,
  output [4:0]   io_lfst_req_0_bits_ssid,
  output         io_lfst_req_0_bits_robIdx_flag,
  output [7:0]   io_lfst_req_0_bits_robIdx_value,
  output         io_lfst_req_1_valid,
  output         io_lfst_req_1_bits_isstore,
  output [4:0]   io_lfst_req_1_bits_ssid,
  output         io_lfst_req_1_bits_robIdx_flag,
  output [7:0]   io_lfst_req_1_bits_robIdx_value,
  output         io_lfst_req_2_valid,
  output         io_lfst_req_2_bits_isstore,
  output [4:0]   io_lfst_req_2_bits_ssid,
  output         io_lfst_req_2_bits_robIdx_flag,
  output [7:0]   io_lfst_req_2_bits_robIdx_value,
  output         io_lfst_req_3_valid,
  output         io_lfst_req_3_bits_isstore,
  output [4:0]   io_lfst_req_3_bits_ssid,
  output         io_lfst_req_3_bits_robIdx_flag,
  output [7:0]   io_lfst_req_3_bits_robIdx_value,
  output         io_lfst_req_4_valid,
  output         io_lfst_req_4_bits_isstore,
  output [4:0]   io_lfst_req_4_bits_ssid,
  output         io_lfst_req_4_bits_robIdx_flag,
  output [7:0]   io_lfst_req_4_bits_robIdx_value,
  output         io_lfst_req_5_valid,
  output         io_lfst_req_5_bits_isstore,
  output [4:0]   io_lfst_req_5_bits_ssid,
  output         io_lfst_req_5_bits_robIdx_flag,
  output [7:0]   io_lfst_req_5_bits_robIdx_value,
  input          io_lfst_resp_0_bits_shouldWait,
  input          io_lfst_resp_0_bits_robIdx_flag,
  input  [7:0]   io_lfst_resp_0_bits_robIdx_value,
  input          io_lfst_resp_1_bits_shouldWait,
  input          io_lfst_resp_1_bits_robIdx_flag,
  input  [7:0]   io_lfst_resp_1_bits_robIdx_value,
  input          io_lfst_resp_2_bits_shouldWait,
  input          io_lfst_resp_2_bits_robIdx_flag,
  input  [7:0]   io_lfst_resp_2_bits_robIdx_value,
  input          io_lfst_resp_3_bits_shouldWait,
  input          io_lfst_resp_3_bits_robIdx_flag,
  input  [7:0]   io_lfst_resp_3_bits_robIdx_value,
  input          io_lfst_resp_4_bits_shouldWait,
  input          io_lfst_resp_4_bits_robIdx_flag,
  input  [7:0]   io_lfst_resp_4_bits_robIdx_value,
  input          io_lfst_resp_5_bits_shouldWait,
  input          io_lfst_resp_5_bits_robIdx_flag,
  input  [7:0]   io_lfst_resp_5_bits_robIdx_value,
  output [5:0]   io_perf_0_value,
  output [5:0]   io_perf_1_value,
  output [5:0]   io_perf_2_value,
  output [5:0]   io_perf_3_value,
  output [5:0]   io_perf_5_value,
  output [5:0]   io_perf_6_value,
  output [5:0]   io_perf_7_value,
  output [5:0]   io_perf_8_value
);

  wire       io_fromRename_5_ready_0;
  wire       io_fromRename_4_ready_0;
  wire       io_fromRename_3_ready_0;
  wire       io_fromRename_2_ready_0;
  wire       io_fromRename_1_ready_0;
  wire       io_fromRename_0_ready_0;
  wire       isIntDq0_0 =
    io_fromRename_0_valid
    & (io_fromRename_0_bits_fuType[6] | io_fromRename_0_bits_fuType[7]
       | io_fromRename_0_bits_fuType[10] | io_fromRename_0_bits_fuType[1]
       | io_fromRename_0_bits_fuType[0]);
  wire       isIntDq0_1 =
    io_fromRename_1_valid
    & (io_fromRename_1_bits_fuType[6] | io_fromRename_1_bits_fuType[7]
       | io_fromRename_1_bits_fuType[10] | io_fromRename_1_bits_fuType[1]
       | io_fromRename_1_bits_fuType[0]);
  wire       isIntDq0_2 =
    io_fromRename_2_valid
    & (io_fromRename_2_bits_fuType[6] | io_fromRename_2_bits_fuType[7]
       | io_fromRename_2_bits_fuType[10] | io_fromRename_2_bits_fuType[1]
       | io_fromRename_2_bits_fuType[0]);
  wire       isIntDq0_3 =
    io_fromRename_3_valid
    & (io_fromRename_3_bits_fuType[6] | io_fromRename_3_bits_fuType[7]
       | io_fromRename_3_bits_fuType[10] | io_fromRename_3_bits_fuType[1]
       | io_fromRename_3_bits_fuType[0]);
  wire       isIntDq0_4 =
    io_fromRename_4_valid
    & (io_fromRename_4_bits_fuType[6] | io_fromRename_4_bits_fuType[7]
       | io_fromRename_4_bits_fuType[10] | io_fromRename_4_bits_fuType[1]
       | io_fromRename_4_bits_fuType[0]);
  wire       isIntDq0_5 =
    io_fromRename_5_valid
    & (io_fromRename_5_bits_fuType[6] | io_fromRename_5_bits_fuType[7]
       | io_fromRename_5_bits_fuType[10] | io_fromRename_5_bits_fuType[1]
       | io_fromRename_5_bits_fuType[0]);
  wire       isIntDq1_0 =
    io_fromRename_0_valid
    & (io_fromRename_0_bits_fuType[6] | io_fromRename_0_bits_fuType[1]
       | io_fromRename_0_bits_fuType[0] | io_fromRename_0_bits_fuType[2]
       | io_fromRename_0_bits_fuType[28] | io_fromRename_0_bits_fuType[29]
       | io_fromRename_0_bits_fuType[3] | io_fromRename_0_bits_fuType[5]
       | io_fromRename_0_bits_fuType[9] | io_fromRename_0_bits_fuType[8]);
  wire       isIntDq1_1 =
    io_fromRename_1_valid
    & (io_fromRename_1_bits_fuType[6] | io_fromRename_1_bits_fuType[1]
       | io_fromRename_1_bits_fuType[0] | io_fromRename_1_bits_fuType[2]
       | io_fromRename_1_bits_fuType[28] | io_fromRename_1_bits_fuType[29]
       | io_fromRename_1_bits_fuType[3] | io_fromRename_1_bits_fuType[5]
       | io_fromRename_1_bits_fuType[9] | io_fromRename_1_bits_fuType[8]);
  wire       isIntDq1_2 =
    io_fromRename_2_valid
    & (io_fromRename_2_bits_fuType[6] | io_fromRename_2_bits_fuType[1]
       | io_fromRename_2_bits_fuType[0] | io_fromRename_2_bits_fuType[2]
       | io_fromRename_2_bits_fuType[28] | io_fromRename_2_bits_fuType[29]
       | io_fromRename_2_bits_fuType[3] | io_fromRename_2_bits_fuType[5]
       | io_fromRename_2_bits_fuType[9] | io_fromRename_2_bits_fuType[8]);
  wire       isIntDq1_3 =
    io_fromRename_3_valid
    & (io_fromRename_3_bits_fuType[6] | io_fromRename_3_bits_fuType[1]
       | io_fromRename_3_bits_fuType[0] | io_fromRename_3_bits_fuType[2]
       | io_fromRename_3_bits_fuType[28] | io_fromRename_3_bits_fuType[29]
       | io_fromRename_3_bits_fuType[3] | io_fromRename_3_bits_fuType[5]
       | io_fromRename_3_bits_fuType[9] | io_fromRename_3_bits_fuType[8]);
  wire       isIntDq1_4 =
    io_fromRename_4_valid
    & (io_fromRename_4_bits_fuType[6] | io_fromRename_4_bits_fuType[1]
       | io_fromRename_4_bits_fuType[0] | io_fromRename_4_bits_fuType[2]
       | io_fromRename_4_bits_fuType[28] | io_fromRename_4_bits_fuType[29]
       | io_fromRename_4_bits_fuType[3] | io_fromRename_4_bits_fuType[5]
       | io_fromRename_4_bits_fuType[9] | io_fromRename_4_bits_fuType[8]);
  wire       isIntDq1_5 =
    io_fromRename_5_valid
    & (io_fromRename_5_bits_fuType[6] | io_fromRename_5_bits_fuType[1]
       | io_fromRename_5_bits_fuType[0] | io_fromRename_5_bits_fuType[2]
       | io_fromRename_5_bits_fuType[28] | io_fromRename_5_bits_fuType[29]
       | io_fromRename_5_bits_fuType[3] | io_fromRename_5_bits_fuType[5]
       | io_fromRename_5_bits_fuType[9] | io_fromRename_5_bits_fuType[8]);
  wire       isAlu_0 = io_fromRename_0_valid & io_fromRename_0_bits_fuType[6];
  wire       isAlu_1 = io_fromRename_1_valid & io_fromRename_1_bits_fuType[6];
  wire       isAlu_2 = io_fromRename_2_valid & io_fromRename_2_bits_fuType[6];
  wire       isAlu_3 = io_fromRename_3_valid & io_fromRename_3_bits_fuType[6];
  wire       isAlu_4 = io_fromRename_4_valid & io_fromRename_4_bits_fuType[6];
  wire       isAlu_5 = io_fromRename_5_valid & io_fromRename_5_bits_fuType[6];
  wire       isBrh_0 =
    io_fromRename_0_valid
    & (io_fromRename_0_bits_fuType[1] | io_fromRename_0_bits_fuType[0]);
  wire       isBrh_1 =
    io_fromRename_1_valid
    & (io_fromRename_1_bits_fuType[1] | io_fromRename_1_bits_fuType[0]);
  wire       isBrh_2 =
    io_fromRename_2_valid
    & (io_fromRename_2_bits_fuType[1] | io_fromRename_2_bits_fuType[0]);
  wire       isBrh_3 =
    io_fromRename_3_valid
    & (io_fromRename_3_bits_fuType[1] | io_fromRename_3_bits_fuType[0]);
  wire       isBrh_4 =
    io_fromRename_4_valid
    & (io_fromRename_4_bits_fuType[1] | io_fromRename_4_bits_fuType[0]);
  wire       isBrh_5 =
    io_fromRename_5_valid
    & (io_fromRename_5_bits_fuType[1] | io_fromRename_5_bits_fuType[0]);
  wire       popAlu_1 = 1'(isAlu_0 + isAlu_1);
  wire       _popAlu_T_17 = 1'(isAlu_1 + isAlu_2);
  wire [1:0] _GEN = {1'h0, isBrh_0};
  wire [1:0] _GEN_0 = {1'h0, isBrh_1};
  wire [1:0] popBrh_1 = 2'(_GEN + _GEN_0);
  wire [1:0] _GEN_1 = {1'h0, isBrh_2};
  wire [1:0] _popBrh_T_17 = 2'(_GEN_0 + _GEN_1);
  wire [1:0] _popBrh_T_3 = 2'(_GEN + _popBrh_T_17);
  wire [1:0] _GEN_2 = {1'h0, isBrh_3};
  wire [2:0] _GEN_3 = {1'h0, popBrh_1};
  wire [2:0] popBrh_3 = 3'(_GEN_3 + {1'h0, 2'(_GEN_1 + _GEN_2)});
  wire [1:0] _GEN_4 = {1'h0, isBrh_4};
  wire [2:0] popBrh_4 = 3'(_GEN_3 + {1'h0, 2'(_GEN_1 + 2'(_GEN_2 + _GEN_4))});
  wire [2:0] popBrh_5 =
    3'({1'h0, 2'(_GEN + _popBrh_T_17)}
       + {1'h0, 2'(_GEN_2 + 2'(_GEN_4 + {1'h0, isBrh_5}))});
  wire       isOnlyDq0_0 = isIntDq0_0 & ~isIntDq1_0;
  wire       isOnlyDq0_1 = isIntDq0_1 & ~isIntDq1_1;
  wire       isOnlyDq0_2 = isIntDq0_2 & ~isIntDq1_2;
  wire       isOnlyDq0_3 = isIntDq0_3 & ~isIntDq1_3;
  wire       isOnlyDq0_4 = isIntDq0_4 & ~isIntDq1_4;
  wire       isOnlyDq0_5 = isIntDq0_5 & ~isIntDq1_5;
  wire       isOnlyDq1_0 = isIntDq1_0 & ~isIntDq0_0;
  wire       isOnlyDq1_1 = isIntDq1_1 & ~isIntDq0_1;
  wire       isOnlyDq1_2 = isIntDq1_2 & ~isIntDq0_2;
  wire       isOnlyDq1_3 = isIntDq1_3 & ~isIntDq0_3;
  wire       isOnlyDq1_4 = isIntDq1_4 & ~isIntDq0_4;
  wire       isOnlyDq1_5 = isIntDq1_5 & ~isIntDq0_5;
  wire       isBothDq01_0 = isIntDq0_0 | isIntDq1_0;
  wire       isBothDq01_1 = isIntDq0_1 | isIntDq1_1;
  wire       isBothDq01_2 = isIntDq0_2 | isIntDq1_2;
  wire       isBothDq01_3 = isIntDq0_3 | isIntDq1_3;
  wire       isBothDq01_4 = isIntDq0_4 | isIntDq1_4;
  wire       isBothDq01_5 = isIntDq0_5 | isIntDq1_5;
  reg        lastLastAluSelectDq0;
  reg        lastLastBrhSelectDq0;
  wire       aluSelectDq0_0 = isAlu_0 & (isAlu_0 ^ lastLastAluSelectDq0);
  wire       aluSelectDq0_1 = isAlu_1 & (popAlu_1 ^ lastLastAluSelectDq0);
  wire       aluSelectDq0_2 =
    isAlu_2 & (1'(isAlu_0 + _popAlu_T_17) ^ lastLastAluSelectDq0);
  wire       aluSelectDq0_3 =
    isAlu_3 & (1'(popAlu_1 + 1'(isAlu_2 + isAlu_3)) ^ lastLastAluSelectDq0);
  wire       aluSelectDq0_4 =
    isAlu_4 & (1'(1'(popAlu_1 + isAlu_2) + 1'(isAlu_3 + isAlu_4)) ^ lastLastAluSelectDq0);
  wire       aluSelectDq0_5 =
    isAlu_5
    & (1'(1'(isAlu_0 + _popAlu_T_17) + 1'(isAlu_3 + 1'(isAlu_4 + isAlu_5)))
       ^ lastLastAluSelectDq0);
  wire       brhSelectDq0_0 = isBrh_0 & ~(lastLastBrhSelectDq0 & isBrh_0);
  wire       brhSelectDq0_1 =
    isBrh_1
    & ~(lastLastBrhSelectDq0 & popBrh_1 == 2'h1 | ~lastLastBrhSelectDq0 & (&popBrh_1));
  wire       brhSelectDq0_2 =
    isBrh_2
    & ~(lastLastBrhSelectDq0 & _popBrh_T_3 == 2'h1 | ~lastLastBrhSelectDq0
        & (&_popBrh_T_3));
  wire       brhSelectDq0_3 =
    isBrh_3
    & ~(lastLastBrhSelectDq0 & (popBrh_3 == 3'h1 | popBrh_3 == 3'h4)
        | ~lastLastBrhSelectDq0 & (popBrh_3 == 3'h3 | popBrh_3 == 3'h6));
  wire       brhSelectDq0_4 =
    isBrh_4
    & ~(lastLastBrhSelectDq0 & (popBrh_4 == 3'h1 | popBrh_4 == 3'h4)
        | ~lastLastBrhSelectDq0 & (popBrh_4 == 3'h3 | popBrh_4 == 3'h6));
  wire       brhSelectDq0_5 =
    isBrh_5
    & ~(lastLastBrhSelectDq0 & (popBrh_5 == 3'h1 | popBrh_5 == 3'h4)
        | ~lastLastBrhSelectDq0 & (popBrh_5 == 3'h3 | popBrh_5 == 3'h6));
  wire       toIntDq0Valid_0 =
    io_toIntDq0_canAccept
    & (io_toIntDq1_canAccept
         ? isOnlyDq0_0 | aluSelectDq0_0 | brhSelectDq0_0
         : isOnlyDq0_0 | isBothDq01_0);
  wire       toIntDq0Valid_1 =
    io_toIntDq0_canAccept
    & (io_toIntDq1_canAccept
         ? isOnlyDq0_1 | aluSelectDq0_1 | brhSelectDq0_1
         : isOnlyDq0_1 | isBothDq01_1);
  wire       toIntDq0Valid_2 =
    io_toIntDq0_canAccept
    & (io_toIntDq1_canAccept
         ? isOnlyDq0_2 | aluSelectDq0_2 | brhSelectDq0_2
         : isOnlyDq0_2 | isBothDq01_2);
  wire       toIntDq0Valid_3 =
    io_toIntDq0_canAccept
    & (io_toIntDq1_canAccept
         ? isOnlyDq0_3 | aluSelectDq0_3 | brhSelectDq0_3
         : isOnlyDq0_3 | isBothDq01_3);
  wire       toIntDq0Valid_4 =
    io_toIntDq0_canAccept
    & (io_toIntDq1_canAccept
         ? isOnlyDq0_4 | aluSelectDq0_4 | brhSelectDq0_4
         : isOnlyDq0_4 | isBothDq01_4);
  wire       toIntDq0Valid_5 =
    io_toIntDq0_canAccept
    & (io_toIntDq1_canAccept
         ? isOnlyDq0_5 | aluSelectDq0_5 | brhSelectDq0_5
         : isOnlyDq0_5 | isBothDq01_5);
  wire       toIntDq1Valid_0 =
    io_toIntDq1_canAccept
    & (io_toIntDq0_canAccept
         ? isOnlyDq1_0 | isAlu_0 ^ aluSelectDq0_0 | isBrh_0 & ~brhSelectDq0_0
         : isOnlyDq1_0 | isBothDq01_0);
  wire       toIntDq1Valid_1 =
    io_toIntDq1_canAccept
    & (io_toIntDq0_canAccept
         ? isOnlyDq1_1 | isAlu_1 ^ aluSelectDq0_1 | isBrh_1 & ~brhSelectDq0_1
         : isOnlyDq1_1 | isBothDq01_1);
  wire       toIntDq1Valid_2 =
    io_toIntDq1_canAccept
    & (io_toIntDq0_canAccept
         ? isOnlyDq1_2 | isAlu_2 ^ aluSelectDq0_2 | isBrh_2 & ~brhSelectDq0_2
         : isOnlyDq1_2 | isBothDq01_2);
  wire       toIntDq1Valid_3 =
    io_toIntDq1_canAccept
    & (io_toIntDq0_canAccept
         ? isOnlyDq1_3 | isAlu_3 ^ aluSelectDq0_3 | isBrh_3 & ~brhSelectDq0_3
         : isOnlyDq1_3 | isBothDq01_3);
  wire       toIntDq1Valid_4 =
    io_toIntDq1_canAccept
    & (io_toIntDq0_canAccept
         ? isOnlyDq1_4 | isAlu_4 ^ aluSelectDq0_4 | isBrh_4 & ~brhSelectDq0_4
         : isOnlyDq1_4 | isBothDq01_4);
  wire       toIntDq1Valid_5 =
    io_toIntDq1_canAccept
    & (io_toIntDq0_canAccept
         ? isOnlyDq1_5 | isAlu_5 ^ aluSelectDq0_5 | isBrh_5 & ~brhSelectDq0_5
         : isOnlyDq1_5 | isBothDq01_5);
  wire       isBlockBackward_0 =
    io_fromRename_0_valid & io_fromRename_0_bits_blockBackward;
  wire       isBlockBackward_1 =
    io_fromRename_1_valid & io_fromRename_1_bits_blockBackward;
  wire       isBlockBackward_2 =
    io_fromRename_2_valid & io_fromRename_2_bits_blockBackward;
  wire       isBlockBackward_3 =
    io_fromRename_3_valid & io_fromRename_3_bits_blockBackward;
  wire       isBlockBackward_4 =
    io_fromRename_4_valid & io_fromRename_4_bits_blockBackward;
  wire       isBlockBackward_5 =
    io_fromRename_5_valid & io_fromRename_5_bits_blockBackward;
  wire       isWaitForward_0 = io_fromRename_0_valid & io_fromRename_0_bits_waitForward;
  wire       isWaitForward_1 = io_fromRename_1_valid & io_fromRename_1_bits_waitForward;
  wire       isWaitForward_2 = io_fromRename_2_valid & io_fromRename_2_bits_waitForward;
  wire       isWaitForward_3 = io_fromRename_3_valid & io_fromRename_3_bits_waitForward;
  wire       isWaitForward_4 = io_fromRename_4_valid & io_fromRename_4_bits_waitForward;
  wire       isWaitForward_5 = io_fromRename_5_valid & io_fromRename_5_bits_waitForward;
  reg        singleStepStatus;
  wire [7:0] updatedUop_0_psrc_0 =
    io_fromRename_0_bits_fuType == 35'h40
    & (io_fromRename_0_bits_selImm == 4'h2 | io_fromRename_0_bits_selImm == 4'hB)
      ? 8'h0
      : io_fromRename_0_bits_psrc_0;
  wire       updatedUop_0_singleStep = io_singleStep & singleStepStatus;
  wire [7:0] updatedUop_1_psrc_0 =
    io_fromRename_1_bits_fuType == 35'h40
    & (io_fromRename_1_bits_selImm == 4'h2 | io_fromRename_1_bits_selImm == 4'hB)
      ? 8'h0
      : io_fromRename_1_bits_psrc_0;
  wire [7:0] updatedUop_2_psrc_0 =
    io_fromRename_2_bits_fuType == 35'h40
    & (io_fromRename_2_bits_selImm == 4'h2 | io_fromRename_2_bits_selImm == 4'hB)
      ? 8'h0
      : io_fromRename_2_bits_psrc_0;
  wire [7:0] updatedUop_3_psrc_0 =
    io_fromRename_3_bits_fuType == 35'h40
    & (io_fromRename_3_bits_selImm == 4'h2 | io_fromRename_3_bits_selImm == 4'hB)
      ? 8'h0
      : io_fromRename_3_bits_psrc_0;
  wire [7:0] updatedUop_4_psrc_0 =
    io_fromRename_4_bits_fuType == 35'h40
    & (io_fromRename_4_bits_selImm == 4'h2 | io_fromRename_4_bits_selImm == 4'hB)
      ? 8'h0
      : io_fromRename_4_bits_psrc_0;
  wire [7:0] updatedUop_5_psrc_0 =
    io_fromRename_5_bits_fuType == 35'h40
    & (io_fromRename_5_bits_selImm == 4'h2 | io_fromRename_5_bits_selImm == 4'hB)
      ? 8'h0
      : io_fromRename_5_bits_psrc_0;
  wire       toIntDqCanAccept = io_toIntDq0_canAccept & io_toIntDq1_canAccept;
  wire       hasException_0 = io_fromRename_0_bits_hasException | updatedUop_0_singleStep;
  wire       hasException_1 = io_fromRename_1_bits_hasException | io_singleStep;
  wire       blockedByWaitForward_0 = ~io_enqRob_isEmpty & isWaitForward_0;
  wire       blockedByWaitForward_1 =
    blockedByWaitForward_0 | (~io_enqRob_isEmpty | io_fromRename_0_valid)
    & isWaitForward_1;
  wire       blockedByWaitForward_2 =
    blockedByWaitForward_1
    | (~io_enqRob_isEmpty | (|{io_fromRename_0_valid, io_fromRename_1_valid}))
    & isWaitForward_2;
  wire       blockedByWaitForward_3 =
    blockedByWaitForward_2
    | (~io_enqRob_isEmpty
       | (|{io_fromRename_0_valid, io_fromRename_1_valid, io_fromRename_2_valid}))
    & isWaitForward_3;
  wire       blockedByWaitForward_4 =
    blockedByWaitForward_3
    | (~io_enqRob_isEmpty
       | (|{io_fromRename_0_valid,
            io_fromRename_1_valid,
            io_fromRename_2_valid,
            io_fromRename_3_valid})) & isWaitForward_4;
  wire       thisCanActualOut_1 = ~blockedByWaitForward_1 & ~isBlockBackward_0;
  wire       thisCanActualOut_2 =
    ~blockedByWaitForward_2 & (&{~isBlockBackward_0, ~isBlockBackward_1});
  wire       thisCanActualOut_3 =
    ~blockedByWaitForward_3
    & (&{~isBlockBackward_0, ~isBlockBackward_1, ~isBlockBackward_2});
  wire       thisCanActualOut_4 =
    ~blockedByWaitForward_4
    & (&{~isBlockBackward_0, ~isBlockBackward_1, ~isBlockBackward_2, ~isBlockBackward_3});
  wire       thisCanActualOut_5 =
    ~(blockedByWaitForward_4
      | (~io_enqRob_isEmpty
         | (|{io_fromRename_0_valid,
              io_fromRename_1_valid,
              io_fromRename_2_valid,
              io_fromRename_3_valid,
              io_fromRename_4_valid})) & isWaitForward_5)
    & (&{~isBlockBackward_0,
         ~isBlockBackward_1,
         ~isBlockBackward_2,
         ~isBlockBackward_3,
         ~isBlockBackward_4});
  wire       previousHasException = io_fromRename_0_valid & hasException_0;
  wire       hasValidException_1 = io_fromRename_1_valid & hasException_1;
  wire       hasValidException_2 =
    io_fromRename_2_valid & io_fromRename_2_bits_hasException;
  wire       hasValidException_3 =
    io_fromRename_3_valid & io_fromRename_3_bits_hasException;
  wire       dqCanAccept =
    toIntDqCanAccept & io_toFpDq_canAccept & io_toVecDq_canAccept & io_toLsDq_canAccept;
  wire       io_enqRob_req_0_valid_0 =
    io_fromRename_0_valid & ~blockedByWaitForward_0 & dqCanAccept;
  wire       canEnterDpq =
    ~hasException_0 & ~blockedByWaitForward_0 & io_enqRob_canAccept;
  wire       _io_toIntDq0_req_0_valid_T = io_fromRename_0_valid & isIntDq0_0;
  wire       _io_toIntDq1_req_0_valid_T = io_fromRename_0_valid & isIntDq1_0;
  wire       io_toFpDq_needAlloc_0_0 =
    io_fromRename_0_valid
    & (io_fromRename_0_bits_fuType[11] | io_fromRename_0_bits_fuType[13]
       | io_fromRename_0_bits_fuType[12] | io_fromRename_0_bits_fuType[14]
       | io_fromRename_0_bits_fuType[4]);
  wire       io_toVecDq_needAlloc_0_0 =
    io_fromRename_0_valid
    & (io_fromRename_0_bits_fuType[18] | io_fromRename_0_bits_fuType[19]
       | io_fromRename_0_bits_fuType[20] | io_fromRename_0_bits_fuType[21]
       | io_fromRename_0_bits_fuType[22] | io_fromRename_0_bits_fuType[23]
       | io_fromRename_0_bits_fuType[24] | io_fromRename_0_bits_fuType[25]
       | io_fromRename_0_bits_fuType[26] | io_fromRename_0_bits_fuType[27]
       | io_fromRename_0_bits_fuType[30]);
  wire       io_toLsDq_needAlloc_0_0 =
    io_fromRename_0_valid
    & (io_fromRename_0_bits_fuType[15] | io_fromRename_0_bits_fuType[16]
       | io_fromRename_0_bits_fuType[17] | io_fromRename_0_bits_fuType[31]
       | io_fromRename_0_bits_fuType[32] | io_fromRename_0_bits_fuType[33]
       | io_fromRename_0_bits_fuType[34]);
  wire       canEnterDpq_1 =
    ~hasException_1 & thisCanActualOut_1 & ~previousHasException & io_enqRob_canAccept;
  wire       _io_toIntDq0_req_1_valid_T = io_fromRename_1_valid & isIntDq0_1;
  wire       _io_toIntDq1_req_1_valid_T = io_fromRename_1_valid & isIntDq1_1;
  wire       io_toFpDq_needAlloc_1_0 =
    io_fromRename_1_valid
    & (io_fromRename_1_bits_fuType[11] | io_fromRename_1_bits_fuType[13]
       | io_fromRename_1_bits_fuType[12] | io_fromRename_1_bits_fuType[14]
       | io_fromRename_1_bits_fuType[4]);
  wire       io_toVecDq_needAlloc_1_0 =
    io_fromRename_1_valid
    & (io_fromRename_1_bits_fuType[18] | io_fromRename_1_bits_fuType[19]
       | io_fromRename_1_bits_fuType[20] | io_fromRename_1_bits_fuType[21]
       | io_fromRename_1_bits_fuType[22] | io_fromRename_1_bits_fuType[23]
       | io_fromRename_1_bits_fuType[24] | io_fromRename_1_bits_fuType[25]
       | io_fromRename_1_bits_fuType[26] | io_fromRename_1_bits_fuType[27]
       | io_fromRename_1_bits_fuType[30]);
  wire       io_toLsDq_needAlloc_1_0 =
    io_fromRename_1_valid
    & (io_fromRename_1_bits_fuType[15] | io_fromRename_1_bits_fuType[16]
       | io_fromRename_1_bits_fuType[17] | io_fromRename_1_bits_fuType[31]
       | io_fromRename_1_bits_fuType[32] | io_fromRename_1_bits_fuType[33]
       | io_fromRename_1_bits_fuType[34]);
  wire       canEnterDpq_2 =
    ~io_fromRename_2_bits_hasException & thisCanActualOut_2
    & {hasValidException_1, previousHasException} == 2'h0 & io_enqRob_canAccept;
  wire       _io_toIntDq0_req_2_valid_T = io_fromRename_2_valid & isIntDq0_2;
  wire       _io_toIntDq1_req_2_valid_T = io_fromRename_2_valid & isIntDq1_2;
  wire       io_toFpDq_needAlloc_2_0 =
    io_fromRename_2_valid
    & (io_fromRename_2_bits_fuType[11] | io_fromRename_2_bits_fuType[13]
       | io_fromRename_2_bits_fuType[12] | io_fromRename_2_bits_fuType[14]
       | io_fromRename_2_bits_fuType[4]);
  wire       io_toVecDq_needAlloc_2_0 =
    io_fromRename_2_valid
    & (io_fromRename_2_bits_fuType[18] | io_fromRename_2_bits_fuType[19]
       | io_fromRename_2_bits_fuType[20] | io_fromRename_2_bits_fuType[21]
       | io_fromRename_2_bits_fuType[22] | io_fromRename_2_bits_fuType[23]
       | io_fromRename_2_bits_fuType[24] | io_fromRename_2_bits_fuType[25]
       | io_fromRename_2_bits_fuType[26] | io_fromRename_2_bits_fuType[27]
       | io_fromRename_2_bits_fuType[30]);
  wire       io_toLsDq_needAlloc_2_0 =
    io_fromRename_2_valid
    & (io_fromRename_2_bits_fuType[15] | io_fromRename_2_bits_fuType[16]
       | io_fromRename_2_bits_fuType[17] | io_fromRename_2_bits_fuType[31]
       | io_fromRename_2_bits_fuType[32] | io_fromRename_2_bits_fuType[33]
       | io_fromRename_2_bits_fuType[34]);
  wire       canEnterDpq_3 =
    ~io_fromRename_3_bits_hasException & thisCanActualOut_3
    & {hasValidException_2, hasValidException_1, previousHasException} == 3'h0
    & io_enqRob_canAccept;
  wire       _io_toIntDq0_req_3_valid_T = io_fromRename_3_valid & isIntDq0_3;
  wire       _io_toIntDq1_req_3_valid_T = io_fromRename_3_valid & isIntDq1_3;
  wire       io_toFpDq_needAlloc_3_0 =
    io_fromRename_3_valid
    & (io_fromRename_3_bits_fuType[11] | io_fromRename_3_bits_fuType[13]
       | io_fromRename_3_bits_fuType[12] | io_fromRename_3_bits_fuType[14]
       | io_fromRename_3_bits_fuType[4]);
  wire       io_toVecDq_needAlloc_3_0 =
    io_fromRename_3_valid
    & (io_fromRename_3_bits_fuType[18] | io_fromRename_3_bits_fuType[19]
       | io_fromRename_3_bits_fuType[20] | io_fromRename_3_bits_fuType[21]
       | io_fromRename_3_bits_fuType[22] | io_fromRename_3_bits_fuType[23]
       | io_fromRename_3_bits_fuType[24] | io_fromRename_3_bits_fuType[25]
       | io_fromRename_3_bits_fuType[26] | io_fromRename_3_bits_fuType[27]
       | io_fromRename_3_bits_fuType[30]);
  wire       io_toLsDq_needAlloc_3_0 =
    io_fromRename_3_valid
    & (io_fromRename_3_bits_fuType[15] | io_fromRename_3_bits_fuType[16]
       | io_fromRename_3_bits_fuType[17] | io_fromRename_3_bits_fuType[31]
       | io_fromRename_3_bits_fuType[32] | io_fromRename_3_bits_fuType[33]
       | io_fromRename_3_bits_fuType[34]);
  wire       canEnterDpq_4 =
    ~io_fromRename_4_bits_hasException & thisCanActualOut_4
    & {hasValidException_3,
       hasValidException_2,
       hasValidException_1,
       previousHasException} == 4'h0 & io_enqRob_canAccept;
  wire       _io_toIntDq0_req_4_valid_T = io_fromRename_4_valid & isIntDq0_4;
  wire       _io_toIntDq1_req_4_valid_T = io_fromRename_4_valid & isIntDq1_4;
  wire       io_toFpDq_needAlloc_4_0 =
    io_fromRename_4_valid
    & (io_fromRename_4_bits_fuType[11] | io_fromRename_4_bits_fuType[13]
       | io_fromRename_4_bits_fuType[12] | io_fromRename_4_bits_fuType[14]
       | io_fromRename_4_bits_fuType[4]);
  wire       io_toVecDq_needAlloc_4_0 =
    io_fromRename_4_valid
    & (io_fromRename_4_bits_fuType[18] | io_fromRename_4_bits_fuType[19]
       | io_fromRename_4_bits_fuType[20] | io_fromRename_4_bits_fuType[21]
       | io_fromRename_4_bits_fuType[22] | io_fromRename_4_bits_fuType[23]
       | io_fromRename_4_bits_fuType[24] | io_fromRename_4_bits_fuType[25]
       | io_fromRename_4_bits_fuType[26] | io_fromRename_4_bits_fuType[27]
       | io_fromRename_4_bits_fuType[30]);
  wire       io_toLsDq_needAlloc_4_0 =
    io_fromRename_4_valid
    & (io_fromRename_4_bits_fuType[15] | io_fromRename_4_bits_fuType[16]
       | io_fromRename_4_bits_fuType[17] | io_fromRename_4_bits_fuType[31]
       | io_fromRename_4_bits_fuType[32] | io_fromRename_4_bits_fuType[33]
       | io_fromRename_4_bits_fuType[34]);
  wire       canEnterDpq_5 =
    ~io_fromRename_5_bits_hasException & thisCanActualOut_5
    & {io_fromRename_4_valid & io_fromRename_4_bits_hasException,
       hasValidException_3,
       hasValidException_2,
       hasValidException_1,
       previousHasException} == 5'h0 & io_enqRob_canAccept;
  wire       _io_toIntDq0_req_5_valid_T = io_fromRename_5_valid & isIntDq0_5;
  wire       _io_toIntDq1_req_5_valid_T = io_fromRename_5_valid & isIntDq1_5;
  wire       io_toFpDq_needAlloc_5_0 =
    io_fromRename_5_valid
    & (io_fromRename_5_bits_fuType[11] | io_fromRename_5_bits_fuType[13]
       | io_fromRename_5_bits_fuType[12] | io_fromRename_5_bits_fuType[14]
       | io_fromRename_5_bits_fuType[4]);
  wire       io_toVecDq_needAlloc_5_0 =
    io_fromRename_5_valid
    & (io_fromRename_5_bits_fuType[18] | io_fromRename_5_bits_fuType[19]
       | io_fromRename_5_bits_fuType[20] | io_fromRename_5_bits_fuType[21]
       | io_fromRename_5_bits_fuType[22] | io_fromRename_5_bits_fuType[23]
       | io_fromRename_5_bits_fuType[24] | io_fromRename_5_bits_fuType[25]
       | io_fromRename_5_bits_fuType[26] | io_fromRename_5_bits_fuType[27]
       | io_fromRename_5_bits_fuType[30]);
  wire       io_toLsDq_needAlloc_5_0 =
    io_fromRename_5_valid
    & (io_fromRename_5_bits_fuType[15] | io_fromRename_5_bits_fuType[16]
       | io_fromRename_5_bits_fuType[17] | io_fromRename_5_bits_fuType[31]
       | io_fromRename_5_bits_fuType[32] | io_fromRename_5_bits_fuType[33]
       | io_fromRename_5_bits_fuType[34]);
  assign io_fromRename_0_ready_0 =
    ~blockedByWaitForward_0 & io_enqRob_canAccept & dqCanAccept;
  assign io_fromRename_1_ready_0 = thisCanActualOut_1 & io_enqRob_canAccept & dqCanAccept;
  assign io_fromRename_2_ready_0 = thisCanActualOut_2 & io_enqRob_canAccept & dqCanAccept;
  assign io_fromRename_3_ready_0 = thisCanActualOut_3 & io_enqRob_canAccept & dqCanAccept;
  assign io_fromRename_4_ready_0 = thisCanActualOut_4 & io_enqRob_canAccept & dqCanAccept;
  assign io_fromRename_5_ready_0 = thisCanActualOut_5 & io_enqRob_canAccept & dqCanAccept;
  reg  [2:0] io_perf_0_value_REG;
  reg  [2:0] io_perf_0_value_REG_1;
  reg        io_perf_1_value_REG;
  reg        io_perf_1_value_REG_1;
  reg  [2:0] io_perf_2_value_REG;
  reg  [2:0] io_perf_2_value_REG_1;
  reg  [2:0] io_perf_3_value_REG;
  reg  [2:0] io_perf_3_value_REG_1;
  reg        io_perf_5_value_REG;
  reg        io_perf_5_value_REG_1;
  reg        io_perf_6_value_REG;
  reg        io_perf_6_value_REG_1;
  reg        io_perf_7_value_REG;
  reg        io_perf_7_value_REG_1;
  reg        io_perf_8_value_REG;
  reg        io_perf_8_value_REG_1;
  wire [7:0] Dq0SumDeq0 =
    8'({1'h0,
        7'({2'h0, io_fromIntDQ_intDQ0ValidDeq0Num}
           + {1'h0,
              6'({1'h0, io_intIQValidNumVec_0_0} + {1'h0, io_intIQValidNumVec_1_0})})}
       + {5'h0,
          3'({1'h0,
              2'({1'h0, isOnlyDq0_0} + 2'({1'h0, isOnlyDq0_1} + {1'h0, isOnlyDq0_2}))}
             + {1'h0,
                2'({1'h0, isOnlyDq0_3}
                   + 2'({1'h0, isOnlyDq0_4} + {1'h0, isOnlyDq0_5}))})});
  wire [7:0] _GEN_5 =
    {1'h0,
     7'({2'h0, io_fromIntDQ_intDQ1ValidDeq0Num}
        + {1'h0, 6'({1'h0, io_intIQValidNumVec_2_0} + {1'h0, io_intIQValidNumVec_3_0})})};
  wire [8:0] _equalDeq1IsDq0_T =
    {8'({1'h0,
         7'({2'h0, io_fromIntDQ_intDQ1ValidDeq1Num}
            + {1'h0,
               6'({1'h0, io_intIQValidNumVec_2_1} + {1'h0, io_intIQValidNumVec_3_1})})}
        + {5'h0,
           3'({1'h0,
               2'({1'h0, isOnlyDq1_0} + 2'({1'h0, isOnlyDq1_1} + {1'h0, isOnlyDq1_2}))}
              + {1'h0,
                 2'({1'h0, isOnlyDq1_3}
                    + 2'({1'h0, isOnlyDq1_4} + {1'h0, isOnlyDq1_5}))})}),
     1'h0};
  wire [8:0] _GEN_6 =
    {2'h0,
     7'({2'h0, io_fromIntDQ_intDQ0ValidDeq1Num}
        + {1'h0, 6'({1'h0, io_intIQValidNumVec_0_1} + {1'h0, io_intIQValidNumVec_1_1})})};
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      lastLastAluSelectDq0 <= 1'h0;
      lastLastBrhSelectDq0 <= 1'h0;
      singleStepStatus <= 1'h0;
    end
    else begin
      if ((|{isAlu_5, isAlu_4, isAlu_3, isAlu_2, isAlu_1, isAlu_0})
          & io_toIntDq0_canAccept & io_toIntDq1_canAccept) begin
        if (_GEN_5 == Dq0SumDeq0) begin
          if (isAlu_5)
            lastLastAluSelectDq0 <= aluSelectDq0_5;
          else if (isAlu_4)
            lastLastAluSelectDq0 <= aluSelectDq0_4;
          else if (isAlu_3)
            lastLastAluSelectDq0 <= aluSelectDq0_3;
          else if (isAlu_2)
            lastLastAluSelectDq0 <= aluSelectDq0_2;
          else if (isAlu_1)
            lastLastAluSelectDq0 <= aluSelectDq0_1;
          else if (isAlu_0)
            lastLastAluSelectDq0 <= aluSelectDq0_0;
        end
        else
          lastLastAluSelectDq0 <= _GEN_5 <= Dq0SumDeq0;
      end
      if ((|{isBrh_5, isBrh_4, isBrh_3, isBrh_2, isBrh_1, isBrh_0})
          & io_toIntDq0_canAccept & io_toIntDq1_canAccept) begin
        if (_equalDeq1IsDq0_T == _GEN_6) begin
          if (isBrh_5)
            lastLastBrhSelectDq0 <= brhSelectDq0_5;
          else if (isBrh_4)
            lastLastBrhSelectDq0 <= brhSelectDq0_4;
          else if (isBrh_3)
            lastLastBrhSelectDq0 <= brhSelectDq0_3;
          else if (isBrh_2)
            lastLastBrhSelectDq0 <= brhSelectDq0_2;
          else if (isBrh_1)
            lastLastBrhSelectDq0 <= brhSelectDq0_1;
          else if (isBrh_0)
            lastLastBrhSelectDq0 <= brhSelectDq0_0;
        end
        else
          lastLastBrhSelectDq0 <= _equalDeq1IsDq0_T <= _GEN_6;
      end
      singleStepStatus <=
        ~io_redirect_valid
        & (io_singleStep & io_fromRename_0_ready_0 & io_fromRename_0_valid
           & io_enqRob_req_0_valid_0 | singleStepStatus);
    end
  end // always @(posedge, posedge)
  wire [5:0] _hasValidInstr_T =
    {io_fromRename_5_valid,
     io_fromRename_4_valid,
     io_fromRename_3_valid,
     io_fromRename_2_valid,
     io_fromRename_1_valid,
     io_fromRename_0_valid};
  wire       canAccept =
    ~(|_hasValidInstr_T)
    | {isBlockBackward_0,
       isBlockBackward_1,
       isBlockBackward_2,
       isBlockBackward_3,
       isBlockBackward_4,
       isBlockBackward_5} == 6'h0 & io_enqRob_canAccept & dqCanAccept;
  wire       _stall_ls_dq_T = (|_hasValidInstr_T) & io_enqRob_canAccept;
  always @(posedge clock) begin
    io_perf_0_value_REG <=
      3'({1'h0,
          2'({1'h0, io_fromRename_0_valid & io_fromRename_0_ready_0}
             + 2'({1'h0, io_fromRename_1_valid & io_fromRename_0_ready_0}
                  + {1'h0, io_fromRename_2_valid & io_fromRename_0_ready_0}))}
         + {1'h0,
            2'({1'h0, io_fromRename_3_valid & io_fromRename_0_ready_0}
               + 2'({1'h0, io_fromRename_4_valid & io_fromRename_0_ready_0}
                    + {1'h0, io_fromRename_5_valid & io_fromRename_0_ready_0}))});
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
    io_perf_1_value_REG <= ~(|_hasValidInstr_T);
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;
    io_perf_2_value_REG <=
      3'({1'h0,
          2'({1'h0, io_fromRename_0_valid}
             + 2'({1'h0, io_fromRename_1_valid} + {1'h0, io_fromRename_2_valid}))}
         + {1'h0,
            2'({1'h0, io_fromRename_3_valid}
               + 2'({1'h0, io_fromRename_4_valid} + {1'h0, io_fromRename_5_valid}))});
    io_perf_2_value_REG_1 <= io_perf_2_value_REG;
    io_perf_3_value_REG <=
      3'({1'h0,
          2'({1'h0, ~io_fromRename_0_valid & canAccept}
             + 2'({1'h0, ~io_fromRename_1_valid & canAccept}
                  + {1'h0, ~io_fromRename_2_valid & canAccept}))}
         + {1'h0,
            2'({1'h0, ~io_fromRename_3_valid & canAccept}
               + 2'({1'h0, ~io_fromRename_4_valid & canAccept}
                    + {1'h0, ~io_fromRename_5_valid & canAccept}))});
    io_perf_3_value_REG_1 <= io_perf_3_value_REG;
    io_perf_5_value_REG <= (|_hasValidInstr_T) & ~io_enqRob_canAccept & dqCanAccept;
    io_perf_5_value_REG_1 <= io_perf_5_value_REG;
    io_perf_6_value_REG <=
      _stall_ls_dq_T & ~toIntDqCanAccept & io_toVecDq_canAccept & io_toLsDq_canAccept;
    io_perf_6_value_REG_1 <= io_perf_6_value_REG;
    io_perf_7_value_REG <=
      _stall_ls_dq_T & toIntDqCanAccept & ~io_toVecDq_canAccept & io_toLsDq_canAccept;
    io_perf_7_value_REG_1 <= io_perf_7_value_REG;
    io_perf_8_value_REG <=
      _stall_ls_dq_T & toIntDqCanAccept & io_toVecDq_canAccept & ~io_toLsDq_canAccept;
    io_perf_8_value_REG_1 <= io_perf_8_value_REG;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        lastLastAluSelectDq0 = _RANDOM[3'h0][0];
        lastLastBrhSelectDq0 = _RANDOM[3'h0][1];
        singleStepStatus = _RANDOM[3'h0][2];
        io_perf_0_value_REG = _RANDOM[3'h5][17:15];
        io_perf_0_value_REG_1 = _RANDOM[3'h5][20:18];
        io_perf_1_value_REG = _RANDOM[3'h5][21];
        io_perf_1_value_REG_1 = _RANDOM[3'h5][22];
        io_perf_2_value_REG = _RANDOM[3'h5][25:23];
        io_perf_2_value_REG_1 = _RANDOM[3'h5][28:26];
        io_perf_3_value_REG = _RANDOM[3'h5][31:29];
        io_perf_3_value_REG_1 = _RANDOM[3'h6][2:0];
        io_perf_5_value_REG = _RANDOM[3'h6][5];
        io_perf_5_value_REG_1 = _RANDOM[3'h6][6];
        io_perf_6_value_REG = _RANDOM[3'h6][7];
        io_perf_6_value_REG_1 = _RANDOM[3'h6][8];
        io_perf_7_value_REG = _RANDOM[3'h6][9];
        io_perf_7_value_REG_1 = _RANDOM[3'h6][10];
        io_perf_8_value_REG = _RANDOM[3'h6][11];
        io_perf_8_value_REG_1 = _RANDOM[3'h6][12];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        lastLastAluSelectDq0 = 1'h0;
        lastLastBrhSelectDq0 = 1'h0;
        singleStepStatus = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_fromRename_0_ready = io_fromRename_0_ready_0;
  assign io_fromRename_1_ready = io_fromRename_1_ready_0;
  assign io_fromRename_2_ready = io_fromRename_2_ready_0;
  assign io_fromRename_3_ready = io_fromRename_3_ready_0;
  assign io_fromRename_4_ready = io_fromRename_4_ready_0;
  assign io_fromRename_5_ready = io_fromRename_5_ready_0;
  assign io_toRenameAllFire =
    ~((|{isWaitForward_5,
         isWaitForward_4,
         isWaitForward_3,
         isWaitForward_2,
         isWaitForward_1,
         isWaitForward_0})
      | (|{isBlockBackward_5,
           isBlockBackward_4,
           isBlockBackward_3,
           isBlockBackward_2,
           isBlockBackward_1,
           isBlockBackward_0})) & io_enqRob_canAccept & dqCanAccept;
  assign io_enqRob_req_0_valid = io_enqRob_req_0_valid_0;
  assign io_enqRob_req_0_bits_exceptionVec_0 = io_fromRename_0_bits_exceptionVec_0;
  assign io_enqRob_req_0_bits_exceptionVec_1 = io_fromRename_0_bits_exceptionVec_1;
  assign io_enqRob_req_0_bits_exceptionVec_2 = io_fromRename_0_bits_exceptionVec_2;
  assign io_enqRob_req_0_bits_exceptionVec_12 = io_fromRename_0_bits_exceptionVec_12;
  assign io_enqRob_req_0_bits_exceptionVec_20 = io_fromRename_0_bits_exceptionVec_20;
  assign io_enqRob_req_0_bits_exceptionVec_22 = io_fromRename_0_bits_exceptionVec_22;
  assign io_enqRob_req_0_bits_hasException =
    io_fromRename_0_bits_hasException | updatedUop_0_singleStep;
  assign io_enqRob_req_0_bits_trigger_frontendHit_0 =
    io_fromRename_0_bits_trigger_frontendHit_0;
  assign io_enqRob_req_0_bits_trigger_frontendHit_1 =
    io_fromRename_0_bits_trigger_frontendHit_1;
  assign io_enqRob_req_0_bits_trigger_frontendHit_2 =
    io_fromRename_0_bits_trigger_frontendHit_2;
  assign io_enqRob_req_0_bits_trigger_frontendHit_3 =
    io_fromRename_0_bits_trigger_frontendHit_3;
  assign io_enqRob_req_0_bits_trigger_frontendCanFire_0 =
    io_fromRename_0_bits_trigger_frontendCanFire_0;
  assign io_enqRob_req_0_bits_trigger_frontendCanFire_1 =
    io_fromRename_0_bits_trigger_frontendCanFire_1;
  assign io_enqRob_req_0_bits_trigger_frontendCanFire_2 =
    io_fromRename_0_bits_trigger_frontendCanFire_2;
  assign io_enqRob_req_0_bits_trigger_frontendCanFire_3 =
    io_fromRename_0_bits_trigger_frontendCanFire_3;
  assign io_enqRob_req_0_bits_preDecodeInfo_isRVC =
    io_fromRename_0_bits_preDecodeInfo_isRVC;
  assign io_enqRob_req_0_bits_crossPageIPFFix = io_fromRename_0_bits_crossPageIPFFix;
  assign io_enqRob_req_0_bits_ftqPtr_flag = io_fromRename_0_bits_ftqPtr_flag;
  assign io_enqRob_req_0_bits_ftqPtr_value = io_fromRename_0_bits_ftqPtr_value;
  assign io_enqRob_req_0_bits_ftqOffset = io_fromRename_0_bits_ftqOffset;
  assign io_enqRob_req_0_bits_ldest = io_fromRename_0_bits_ldest;
  assign io_enqRob_req_0_bits_fuType = io_fromRename_0_bits_fuType;
  assign io_enqRob_req_0_bits_fuOpType = io_fromRename_0_bits_fuOpType;
  assign io_enqRob_req_0_bits_rfWen = io_fromRename_0_bits_rfWen;
  assign io_enqRob_req_0_bits_fpWen = io_fromRename_0_bits_fpWen;
  assign io_enqRob_req_0_bits_vecWen = io_fromRename_0_bits_vecWen;
  assign io_enqRob_req_0_bits_v0Wen = io_fromRename_0_bits_v0Wen;
  assign io_enqRob_req_0_bits_vlWen = io_fromRename_0_bits_vlWen;
  assign io_enqRob_req_0_bits_waitForward = io_fromRename_0_bits_waitForward;
  assign io_enqRob_req_0_bits_blockBackward = io_fromRename_0_bits_blockBackward;
  assign io_enqRob_req_0_bits_flushPipe = io_fromRename_0_bits_flushPipe;
  assign io_enqRob_req_0_bits_vpu_vill = io_fromRename_0_bits_vpu_vill;
  assign io_enqRob_req_0_bits_vpu_vma = io_fromRename_0_bits_vpu_vma;
  assign io_enqRob_req_0_bits_vpu_vta = io_fromRename_0_bits_vpu_vta;
  assign io_enqRob_req_0_bits_vpu_vsew = io_fromRename_0_bits_vpu_vsew;
  assign io_enqRob_req_0_bits_vpu_vlmul = io_fromRename_0_bits_vpu_vlmul;
  assign io_enqRob_req_0_bits_vpu_specVill = io_fromRename_0_bits_vpu_specVill;
  assign io_enqRob_req_0_bits_vpu_specVma = io_fromRename_0_bits_vpu_specVma;
  assign io_enqRob_req_0_bits_vpu_specVta = io_fromRename_0_bits_vpu_specVta;
  assign io_enqRob_req_0_bits_vpu_specVsew = io_fromRename_0_bits_vpu_specVsew;
  assign io_enqRob_req_0_bits_vpu_specVlmul = io_fromRename_0_bits_vpu_specVlmul;
  assign io_enqRob_req_0_bits_vlsInstr = io_fromRename_0_bits_vlsInstr;
  assign io_enqRob_req_0_bits_wfflags = io_fromRename_0_bits_wfflags;
  assign io_enqRob_req_0_bits_isMove = io_fromRename_0_bits_isMove;
  assign io_enqRob_req_0_bits_isVset = io_fromRename_0_bits_isVset;
  assign io_enqRob_req_0_bits_firstUop = io_fromRename_0_bits_firstUop;
  assign io_enqRob_req_0_bits_lastUop = io_fromRename_0_bits_lastUop;
  assign io_enqRob_req_0_bits_numWB =
    updatedUop_0_singleStep ? 7'h0 : io_fromRename_0_bits_numWB;
  assign io_enqRob_req_0_bits_commitType = io_fromRename_0_bits_commitType;
  assign io_enqRob_req_0_bits_pdest = io_fromRename_0_bits_pdest;
  assign io_enqRob_req_0_bits_robIdx_flag = io_fromRename_0_bits_robIdx_flag;
  assign io_enqRob_req_0_bits_robIdx_value = io_fromRename_0_bits_robIdx_value;
  assign io_enqRob_req_0_bits_instrSize = io_fromRename_0_bits_instrSize;
  assign io_enqRob_req_0_bits_dirtyFs = io_fromRename_0_bits_dirtyFs;
  assign io_enqRob_req_0_bits_dirtyVs = io_fromRename_0_bits_dirtyVs;
  assign io_enqRob_req_0_bits_eliminatedMove = io_fromRename_0_bits_eliminatedMove;
  assign io_enqRob_req_0_bits_snapshot = io_fromRename_0_bits_snapshot;
  assign io_enqRob_req_0_bits_loadWaitBit = io_lfst_resp_0_bits_shouldWait;
  assign io_enqRob_req_0_bits_singleStep = updatedUop_0_singleStep;
  assign io_enqRob_req_1_valid = io_fromRename_1_valid & thisCanActualOut_1 & dqCanAccept;
  assign io_enqRob_req_1_bits_exceptionVec_0 = io_fromRename_1_bits_exceptionVec_0;
  assign io_enqRob_req_1_bits_exceptionVec_1 = io_fromRename_1_bits_exceptionVec_1;
  assign io_enqRob_req_1_bits_exceptionVec_2 = io_fromRename_1_bits_exceptionVec_2;
  assign io_enqRob_req_1_bits_exceptionVec_12 = io_fromRename_1_bits_exceptionVec_12;
  assign io_enqRob_req_1_bits_exceptionVec_20 = io_fromRename_1_bits_exceptionVec_20;
  assign io_enqRob_req_1_bits_exceptionVec_22 = io_fromRename_1_bits_exceptionVec_22;
  assign io_enqRob_req_1_bits_hasException =
    io_fromRename_1_bits_hasException | io_singleStep;
  assign io_enqRob_req_1_bits_trigger_frontendHit_0 =
    io_fromRename_1_bits_trigger_frontendHit_0;
  assign io_enqRob_req_1_bits_trigger_frontendHit_1 =
    io_fromRename_1_bits_trigger_frontendHit_1;
  assign io_enqRob_req_1_bits_trigger_frontendHit_2 =
    io_fromRename_1_bits_trigger_frontendHit_2;
  assign io_enqRob_req_1_bits_trigger_frontendHit_3 =
    io_fromRename_1_bits_trigger_frontendHit_3;
  assign io_enqRob_req_1_bits_trigger_frontendCanFire_0 =
    io_fromRename_1_bits_trigger_frontendCanFire_0;
  assign io_enqRob_req_1_bits_trigger_frontendCanFire_1 =
    io_fromRename_1_bits_trigger_frontendCanFire_1;
  assign io_enqRob_req_1_bits_trigger_frontendCanFire_2 =
    io_fromRename_1_bits_trigger_frontendCanFire_2;
  assign io_enqRob_req_1_bits_trigger_frontendCanFire_3 =
    io_fromRename_1_bits_trigger_frontendCanFire_3;
  assign io_enqRob_req_1_bits_preDecodeInfo_isRVC =
    io_fromRename_1_bits_preDecodeInfo_isRVC;
  assign io_enqRob_req_1_bits_crossPageIPFFix = io_fromRename_1_bits_crossPageIPFFix;
  assign io_enqRob_req_1_bits_ftqPtr_flag = io_fromRename_1_bits_ftqPtr_flag;
  assign io_enqRob_req_1_bits_ftqPtr_value = io_fromRename_1_bits_ftqPtr_value;
  assign io_enqRob_req_1_bits_ftqOffset = io_fromRename_1_bits_ftqOffset;
  assign io_enqRob_req_1_bits_ldest = io_fromRename_1_bits_ldest;
  assign io_enqRob_req_1_bits_fuType = io_fromRename_1_bits_fuType;
  assign io_enqRob_req_1_bits_fuOpType = io_fromRename_1_bits_fuOpType;
  assign io_enqRob_req_1_bits_rfWen = io_fromRename_1_bits_rfWen;
  assign io_enqRob_req_1_bits_fpWen = io_fromRename_1_bits_fpWen;
  assign io_enqRob_req_1_bits_vecWen = io_fromRename_1_bits_vecWen;
  assign io_enqRob_req_1_bits_v0Wen = io_fromRename_1_bits_v0Wen;
  assign io_enqRob_req_1_bits_vlWen = io_fromRename_1_bits_vlWen;
  assign io_enqRob_req_1_bits_waitForward = io_fromRename_1_bits_waitForward;
  assign io_enqRob_req_1_bits_blockBackward = io_fromRename_1_bits_blockBackward;
  assign io_enqRob_req_1_bits_flushPipe = io_fromRename_1_bits_flushPipe;
  assign io_enqRob_req_1_bits_vpu_vill = io_fromRename_1_bits_vpu_vill;
  assign io_enqRob_req_1_bits_vpu_vma = io_fromRename_1_bits_vpu_vma;
  assign io_enqRob_req_1_bits_vpu_vta = io_fromRename_1_bits_vpu_vta;
  assign io_enqRob_req_1_bits_vpu_vsew = io_fromRename_1_bits_vpu_vsew;
  assign io_enqRob_req_1_bits_vpu_vlmul = io_fromRename_1_bits_vpu_vlmul;
  assign io_enqRob_req_1_bits_vpu_specVill = io_fromRename_1_bits_vpu_specVill;
  assign io_enqRob_req_1_bits_vpu_specVma = io_fromRename_1_bits_vpu_specVma;
  assign io_enqRob_req_1_bits_vpu_specVta = io_fromRename_1_bits_vpu_specVta;
  assign io_enqRob_req_1_bits_vpu_specVsew = io_fromRename_1_bits_vpu_specVsew;
  assign io_enqRob_req_1_bits_vpu_specVlmul = io_fromRename_1_bits_vpu_specVlmul;
  assign io_enqRob_req_1_bits_vlsInstr = io_fromRename_1_bits_vlsInstr;
  assign io_enqRob_req_1_bits_wfflags = io_fromRename_1_bits_wfflags;
  assign io_enqRob_req_1_bits_isMove = io_fromRename_1_bits_isMove;
  assign io_enqRob_req_1_bits_isVset = io_fromRename_1_bits_isVset;
  assign io_enqRob_req_1_bits_firstUop = io_fromRename_1_bits_firstUop;
  assign io_enqRob_req_1_bits_lastUop = io_fromRename_1_bits_lastUop;
  assign io_enqRob_req_1_bits_numWB = io_singleStep ? 7'h0 : io_fromRename_1_bits_numWB;
  assign io_enqRob_req_1_bits_commitType = io_fromRename_1_bits_commitType;
  assign io_enqRob_req_1_bits_pdest = io_fromRename_1_bits_pdest;
  assign io_enqRob_req_1_bits_robIdx_flag = io_fromRename_1_bits_robIdx_flag;
  assign io_enqRob_req_1_bits_robIdx_value = io_fromRename_1_bits_robIdx_value;
  assign io_enqRob_req_1_bits_instrSize = io_fromRename_1_bits_instrSize;
  assign io_enqRob_req_1_bits_dirtyFs = io_fromRename_1_bits_dirtyFs;
  assign io_enqRob_req_1_bits_dirtyVs = io_fromRename_1_bits_dirtyVs;
  assign io_enqRob_req_1_bits_eliminatedMove = io_fromRename_1_bits_eliminatedMove;
  assign io_enqRob_req_1_bits_loadWaitBit = io_lfst_resp_1_bits_shouldWait;
  assign io_enqRob_req_1_bits_singleStep = io_singleStep;
  assign io_enqRob_req_2_valid = io_fromRename_2_valid & thisCanActualOut_2 & dqCanAccept;
  assign io_enqRob_req_2_bits_exceptionVec_0 = io_fromRename_2_bits_exceptionVec_0;
  assign io_enqRob_req_2_bits_exceptionVec_1 = io_fromRename_2_bits_exceptionVec_1;
  assign io_enqRob_req_2_bits_exceptionVec_2 = io_fromRename_2_bits_exceptionVec_2;
  assign io_enqRob_req_2_bits_exceptionVec_12 = io_fromRename_2_bits_exceptionVec_12;
  assign io_enqRob_req_2_bits_exceptionVec_20 = io_fromRename_2_bits_exceptionVec_20;
  assign io_enqRob_req_2_bits_exceptionVec_22 = io_fromRename_2_bits_exceptionVec_22;
  assign io_enqRob_req_2_bits_hasException = io_fromRename_2_bits_hasException;
  assign io_enqRob_req_2_bits_trigger_frontendHit_0 =
    io_fromRename_2_bits_trigger_frontendHit_0;
  assign io_enqRob_req_2_bits_trigger_frontendHit_1 =
    io_fromRename_2_bits_trigger_frontendHit_1;
  assign io_enqRob_req_2_bits_trigger_frontendHit_2 =
    io_fromRename_2_bits_trigger_frontendHit_2;
  assign io_enqRob_req_2_bits_trigger_frontendHit_3 =
    io_fromRename_2_bits_trigger_frontendHit_3;
  assign io_enqRob_req_2_bits_trigger_frontendCanFire_0 =
    io_fromRename_2_bits_trigger_frontendCanFire_0;
  assign io_enqRob_req_2_bits_trigger_frontendCanFire_1 =
    io_fromRename_2_bits_trigger_frontendCanFire_1;
  assign io_enqRob_req_2_bits_trigger_frontendCanFire_2 =
    io_fromRename_2_bits_trigger_frontendCanFire_2;
  assign io_enqRob_req_2_bits_trigger_frontendCanFire_3 =
    io_fromRename_2_bits_trigger_frontendCanFire_3;
  assign io_enqRob_req_2_bits_preDecodeInfo_isRVC =
    io_fromRename_2_bits_preDecodeInfo_isRVC;
  assign io_enqRob_req_2_bits_crossPageIPFFix = io_fromRename_2_bits_crossPageIPFFix;
  assign io_enqRob_req_2_bits_ftqPtr_flag = io_fromRename_2_bits_ftqPtr_flag;
  assign io_enqRob_req_2_bits_ftqPtr_value = io_fromRename_2_bits_ftqPtr_value;
  assign io_enqRob_req_2_bits_ftqOffset = io_fromRename_2_bits_ftqOffset;
  assign io_enqRob_req_2_bits_ldest = io_fromRename_2_bits_ldest;
  assign io_enqRob_req_2_bits_fuType = io_fromRename_2_bits_fuType;
  assign io_enqRob_req_2_bits_fuOpType = io_fromRename_2_bits_fuOpType;
  assign io_enqRob_req_2_bits_rfWen = io_fromRename_2_bits_rfWen;
  assign io_enqRob_req_2_bits_fpWen = io_fromRename_2_bits_fpWen;
  assign io_enqRob_req_2_bits_vecWen = io_fromRename_2_bits_vecWen;
  assign io_enqRob_req_2_bits_v0Wen = io_fromRename_2_bits_v0Wen;
  assign io_enqRob_req_2_bits_vlWen = io_fromRename_2_bits_vlWen;
  assign io_enqRob_req_2_bits_waitForward = io_fromRename_2_bits_waitForward;
  assign io_enqRob_req_2_bits_blockBackward = io_fromRename_2_bits_blockBackward;
  assign io_enqRob_req_2_bits_flushPipe = io_fromRename_2_bits_flushPipe;
  assign io_enqRob_req_2_bits_vpu_vill = io_fromRename_2_bits_vpu_vill;
  assign io_enqRob_req_2_bits_vpu_vma = io_fromRename_2_bits_vpu_vma;
  assign io_enqRob_req_2_bits_vpu_vta = io_fromRename_2_bits_vpu_vta;
  assign io_enqRob_req_2_bits_vpu_vsew = io_fromRename_2_bits_vpu_vsew;
  assign io_enqRob_req_2_bits_vpu_vlmul = io_fromRename_2_bits_vpu_vlmul;
  assign io_enqRob_req_2_bits_vpu_specVill = io_fromRename_2_bits_vpu_specVill;
  assign io_enqRob_req_2_bits_vpu_specVma = io_fromRename_2_bits_vpu_specVma;
  assign io_enqRob_req_2_bits_vpu_specVta = io_fromRename_2_bits_vpu_specVta;
  assign io_enqRob_req_2_bits_vpu_specVsew = io_fromRename_2_bits_vpu_specVsew;
  assign io_enqRob_req_2_bits_vpu_specVlmul = io_fromRename_2_bits_vpu_specVlmul;
  assign io_enqRob_req_2_bits_vlsInstr = io_fromRename_2_bits_vlsInstr;
  assign io_enqRob_req_2_bits_wfflags = io_fromRename_2_bits_wfflags;
  assign io_enqRob_req_2_bits_isMove = io_fromRename_2_bits_isMove;
  assign io_enqRob_req_2_bits_isVset = io_fromRename_2_bits_isVset;
  assign io_enqRob_req_2_bits_firstUop = io_fromRename_2_bits_firstUop;
  assign io_enqRob_req_2_bits_lastUop = io_fromRename_2_bits_lastUop;
  assign io_enqRob_req_2_bits_numWB = io_fromRename_2_bits_numWB;
  assign io_enqRob_req_2_bits_commitType = io_fromRename_2_bits_commitType;
  assign io_enqRob_req_2_bits_pdest = io_fromRename_2_bits_pdest;
  assign io_enqRob_req_2_bits_robIdx_flag = io_fromRename_2_bits_robIdx_flag;
  assign io_enqRob_req_2_bits_robIdx_value = io_fromRename_2_bits_robIdx_value;
  assign io_enqRob_req_2_bits_instrSize = io_fromRename_2_bits_instrSize;
  assign io_enqRob_req_2_bits_dirtyFs = io_fromRename_2_bits_dirtyFs;
  assign io_enqRob_req_2_bits_dirtyVs = io_fromRename_2_bits_dirtyVs;
  assign io_enqRob_req_2_bits_eliminatedMove = io_fromRename_2_bits_eliminatedMove;
  assign io_enqRob_req_2_bits_loadWaitBit = io_lfst_resp_2_bits_shouldWait;
  assign io_enqRob_req_3_valid = io_fromRename_3_valid & thisCanActualOut_3 & dqCanAccept;
  assign io_enqRob_req_3_bits_exceptionVec_0 = io_fromRename_3_bits_exceptionVec_0;
  assign io_enqRob_req_3_bits_exceptionVec_1 = io_fromRename_3_bits_exceptionVec_1;
  assign io_enqRob_req_3_bits_exceptionVec_2 = io_fromRename_3_bits_exceptionVec_2;
  assign io_enqRob_req_3_bits_exceptionVec_12 = io_fromRename_3_bits_exceptionVec_12;
  assign io_enqRob_req_3_bits_exceptionVec_20 = io_fromRename_3_bits_exceptionVec_20;
  assign io_enqRob_req_3_bits_exceptionVec_22 = io_fromRename_3_bits_exceptionVec_22;
  assign io_enqRob_req_3_bits_hasException = io_fromRename_3_bits_hasException;
  assign io_enqRob_req_3_bits_trigger_frontendHit_0 =
    io_fromRename_3_bits_trigger_frontendHit_0;
  assign io_enqRob_req_3_bits_trigger_frontendHit_1 =
    io_fromRename_3_bits_trigger_frontendHit_1;
  assign io_enqRob_req_3_bits_trigger_frontendHit_2 =
    io_fromRename_3_bits_trigger_frontendHit_2;
  assign io_enqRob_req_3_bits_trigger_frontendHit_3 =
    io_fromRename_3_bits_trigger_frontendHit_3;
  assign io_enqRob_req_3_bits_trigger_frontendCanFire_0 =
    io_fromRename_3_bits_trigger_frontendCanFire_0;
  assign io_enqRob_req_3_bits_trigger_frontendCanFire_1 =
    io_fromRename_3_bits_trigger_frontendCanFire_1;
  assign io_enqRob_req_3_bits_trigger_frontendCanFire_2 =
    io_fromRename_3_bits_trigger_frontendCanFire_2;
  assign io_enqRob_req_3_bits_trigger_frontendCanFire_3 =
    io_fromRename_3_bits_trigger_frontendCanFire_3;
  assign io_enqRob_req_3_bits_preDecodeInfo_isRVC =
    io_fromRename_3_bits_preDecodeInfo_isRVC;
  assign io_enqRob_req_3_bits_crossPageIPFFix = io_fromRename_3_bits_crossPageIPFFix;
  assign io_enqRob_req_3_bits_ftqPtr_flag = io_fromRename_3_bits_ftqPtr_flag;
  assign io_enqRob_req_3_bits_ftqPtr_value = io_fromRename_3_bits_ftqPtr_value;
  assign io_enqRob_req_3_bits_ftqOffset = io_fromRename_3_bits_ftqOffset;
  assign io_enqRob_req_3_bits_ldest = io_fromRename_3_bits_ldest;
  assign io_enqRob_req_3_bits_fuType = io_fromRename_3_bits_fuType;
  assign io_enqRob_req_3_bits_fuOpType = io_fromRename_3_bits_fuOpType;
  assign io_enqRob_req_3_bits_rfWen = io_fromRename_3_bits_rfWen;
  assign io_enqRob_req_3_bits_fpWen = io_fromRename_3_bits_fpWen;
  assign io_enqRob_req_3_bits_vecWen = io_fromRename_3_bits_vecWen;
  assign io_enqRob_req_3_bits_v0Wen = io_fromRename_3_bits_v0Wen;
  assign io_enqRob_req_3_bits_vlWen = io_fromRename_3_bits_vlWen;
  assign io_enqRob_req_3_bits_waitForward = io_fromRename_3_bits_waitForward;
  assign io_enqRob_req_3_bits_blockBackward = io_fromRename_3_bits_blockBackward;
  assign io_enqRob_req_3_bits_flushPipe = io_fromRename_3_bits_flushPipe;
  assign io_enqRob_req_3_bits_vpu_vill = io_fromRename_3_bits_vpu_vill;
  assign io_enqRob_req_3_bits_vpu_vma = io_fromRename_3_bits_vpu_vma;
  assign io_enqRob_req_3_bits_vpu_vta = io_fromRename_3_bits_vpu_vta;
  assign io_enqRob_req_3_bits_vpu_vsew = io_fromRename_3_bits_vpu_vsew;
  assign io_enqRob_req_3_bits_vpu_vlmul = io_fromRename_3_bits_vpu_vlmul;
  assign io_enqRob_req_3_bits_vpu_specVill = io_fromRename_3_bits_vpu_specVill;
  assign io_enqRob_req_3_bits_vpu_specVma = io_fromRename_3_bits_vpu_specVma;
  assign io_enqRob_req_3_bits_vpu_specVta = io_fromRename_3_bits_vpu_specVta;
  assign io_enqRob_req_3_bits_vpu_specVsew = io_fromRename_3_bits_vpu_specVsew;
  assign io_enqRob_req_3_bits_vpu_specVlmul = io_fromRename_3_bits_vpu_specVlmul;
  assign io_enqRob_req_3_bits_vlsInstr = io_fromRename_3_bits_vlsInstr;
  assign io_enqRob_req_3_bits_wfflags = io_fromRename_3_bits_wfflags;
  assign io_enqRob_req_3_bits_isMove = io_fromRename_3_bits_isMove;
  assign io_enqRob_req_3_bits_isVset = io_fromRename_3_bits_isVset;
  assign io_enqRob_req_3_bits_firstUop = io_fromRename_3_bits_firstUop;
  assign io_enqRob_req_3_bits_lastUop = io_fromRename_3_bits_lastUop;
  assign io_enqRob_req_3_bits_numWB = io_fromRename_3_bits_numWB;
  assign io_enqRob_req_3_bits_commitType = io_fromRename_3_bits_commitType;
  assign io_enqRob_req_3_bits_pdest = io_fromRename_3_bits_pdest;
  assign io_enqRob_req_3_bits_robIdx_flag = io_fromRename_3_bits_robIdx_flag;
  assign io_enqRob_req_3_bits_robIdx_value = io_fromRename_3_bits_robIdx_value;
  assign io_enqRob_req_3_bits_instrSize = io_fromRename_3_bits_instrSize;
  assign io_enqRob_req_3_bits_dirtyFs = io_fromRename_3_bits_dirtyFs;
  assign io_enqRob_req_3_bits_dirtyVs = io_fromRename_3_bits_dirtyVs;
  assign io_enqRob_req_3_bits_eliminatedMove = io_fromRename_3_bits_eliminatedMove;
  assign io_enqRob_req_3_bits_loadWaitBit = io_lfst_resp_3_bits_shouldWait;
  assign io_enqRob_req_4_valid = io_fromRename_4_valid & thisCanActualOut_4 & dqCanAccept;
  assign io_enqRob_req_4_bits_exceptionVec_0 = io_fromRename_4_bits_exceptionVec_0;
  assign io_enqRob_req_4_bits_exceptionVec_1 = io_fromRename_4_bits_exceptionVec_1;
  assign io_enqRob_req_4_bits_exceptionVec_2 = io_fromRename_4_bits_exceptionVec_2;
  assign io_enqRob_req_4_bits_exceptionVec_12 = io_fromRename_4_bits_exceptionVec_12;
  assign io_enqRob_req_4_bits_exceptionVec_20 = io_fromRename_4_bits_exceptionVec_20;
  assign io_enqRob_req_4_bits_exceptionVec_22 = io_fromRename_4_bits_exceptionVec_22;
  assign io_enqRob_req_4_bits_hasException = io_fromRename_4_bits_hasException;
  assign io_enqRob_req_4_bits_trigger_frontendHit_0 =
    io_fromRename_4_bits_trigger_frontendHit_0;
  assign io_enqRob_req_4_bits_trigger_frontendHit_1 =
    io_fromRename_4_bits_trigger_frontendHit_1;
  assign io_enqRob_req_4_bits_trigger_frontendHit_2 =
    io_fromRename_4_bits_trigger_frontendHit_2;
  assign io_enqRob_req_4_bits_trigger_frontendHit_3 =
    io_fromRename_4_bits_trigger_frontendHit_3;
  assign io_enqRob_req_4_bits_trigger_frontendCanFire_0 =
    io_fromRename_4_bits_trigger_frontendCanFire_0;
  assign io_enqRob_req_4_bits_trigger_frontendCanFire_1 =
    io_fromRename_4_bits_trigger_frontendCanFire_1;
  assign io_enqRob_req_4_bits_trigger_frontendCanFire_2 =
    io_fromRename_4_bits_trigger_frontendCanFire_2;
  assign io_enqRob_req_4_bits_trigger_frontendCanFire_3 =
    io_fromRename_4_bits_trigger_frontendCanFire_3;
  assign io_enqRob_req_4_bits_preDecodeInfo_isRVC =
    io_fromRename_4_bits_preDecodeInfo_isRVC;
  assign io_enqRob_req_4_bits_crossPageIPFFix = io_fromRename_4_bits_crossPageIPFFix;
  assign io_enqRob_req_4_bits_ftqPtr_flag = io_fromRename_4_bits_ftqPtr_flag;
  assign io_enqRob_req_4_bits_ftqPtr_value = io_fromRename_4_bits_ftqPtr_value;
  assign io_enqRob_req_4_bits_ftqOffset = io_fromRename_4_bits_ftqOffset;
  assign io_enqRob_req_4_bits_ldest = io_fromRename_4_bits_ldest;
  assign io_enqRob_req_4_bits_fuType = io_fromRename_4_bits_fuType;
  assign io_enqRob_req_4_bits_fuOpType = io_fromRename_4_bits_fuOpType;
  assign io_enqRob_req_4_bits_rfWen = io_fromRename_4_bits_rfWen;
  assign io_enqRob_req_4_bits_fpWen = io_fromRename_4_bits_fpWen;
  assign io_enqRob_req_4_bits_vecWen = io_fromRename_4_bits_vecWen;
  assign io_enqRob_req_4_bits_v0Wen = io_fromRename_4_bits_v0Wen;
  assign io_enqRob_req_4_bits_vlWen = io_fromRename_4_bits_vlWen;
  assign io_enqRob_req_4_bits_waitForward = io_fromRename_4_bits_waitForward;
  assign io_enqRob_req_4_bits_blockBackward = io_fromRename_4_bits_blockBackward;
  assign io_enqRob_req_4_bits_flushPipe = io_fromRename_4_bits_flushPipe;
  assign io_enqRob_req_4_bits_vpu_vill = io_fromRename_4_bits_vpu_vill;
  assign io_enqRob_req_4_bits_vpu_vma = io_fromRename_4_bits_vpu_vma;
  assign io_enqRob_req_4_bits_vpu_vta = io_fromRename_4_bits_vpu_vta;
  assign io_enqRob_req_4_bits_vpu_vsew = io_fromRename_4_bits_vpu_vsew;
  assign io_enqRob_req_4_bits_vpu_vlmul = io_fromRename_4_bits_vpu_vlmul;
  assign io_enqRob_req_4_bits_vpu_specVill = io_fromRename_4_bits_vpu_specVill;
  assign io_enqRob_req_4_bits_vpu_specVma = io_fromRename_4_bits_vpu_specVma;
  assign io_enqRob_req_4_bits_vpu_specVta = io_fromRename_4_bits_vpu_specVta;
  assign io_enqRob_req_4_bits_vpu_specVsew = io_fromRename_4_bits_vpu_specVsew;
  assign io_enqRob_req_4_bits_vpu_specVlmul = io_fromRename_4_bits_vpu_specVlmul;
  assign io_enqRob_req_4_bits_vlsInstr = io_fromRename_4_bits_vlsInstr;
  assign io_enqRob_req_4_bits_wfflags = io_fromRename_4_bits_wfflags;
  assign io_enqRob_req_4_bits_isMove = io_fromRename_4_bits_isMove;
  assign io_enqRob_req_4_bits_isVset = io_fromRename_4_bits_isVset;
  assign io_enqRob_req_4_bits_firstUop = io_fromRename_4_bits_firstUop;
  assign io_enqRob_req_4_bits_lastUop = io_fromRename_4_bits_lastUop;
  assign io_enqRob_req_4_bits_numWB = io_fromRename_4_bits_numWB;
  assign io_enqRob_req_4_bits_commitType = io_fromRename_4_bits_commitType;
  assign io_enqRob_req_4_bits_pdest = io_fromRename_4_bits_pdest;
  assign io_enqRob_req_4_bits_robIdx_flag = io_fromRename_4_bits_robIdx_flag;
  assign io_enqRob_req_4_bits_robIdx_value = io_fromRename_4_bits_robIdx_value;
  assign io_enqRob_req_4_bits_instrSize = io_fromRename_4_bits_instrSize;
  assign io_enqRob_req_4_bits_dirtyFs = io_fromRename_4_bits_dirtyFs;
  assign io_enqRob_req_4_bits_dirtyVs = io_fromRename_4_bits_dirtyVs;
  assign io_enqRob_req_4_bits_eliminatedMove = io_fromRename_4_bits_eliminatedMove;
  assign io_enqRob_req_4_bits_loadWaitBit = io_lfst_resp_4_bits_shouldWait;
  assign io_enqRob_req_5_valid = io_fromRename_5_valid & thisCanActualOut_5 & dqCanAccept;
  assign io_enqRob_req_5_bits_exceptionVec_0 = io_fromRename_5_bits_exceptionVec_0;
  assign io_enqRob_req_5_bits_exceptionVec_1 = io_fromRename_5_bits_exceptionVec_1;
  assign io_enqRob_req_5_bits_exceptionVec_2 = io_fromRename_5_bits_exceptionVec_2;
  assign io_enqRob_req_5_bits_exceptionVec_12 = io_fromRename_5_bits_exceptionVec_12;
  assign io_enqRob_req_5_bits_exceptionVec_20 = io_fromRename_5_bits_exceptionVec_20;
  assign io_enqRob_req_5_bits_exceptionVec_22 = io_fromRename_5_bits_exceptionVec_22;
  assign io_enqRob_req_5_bits_hasException = io_fromRename_5_bits_hasException;
  assign io_enqRob_req_5_bits_trigger_frontendHit_0 =
    io_fromRename_5_bits_trigger_frontendHit_0;
  assign io_enqRob_req_5_bits_trigger_frontendHit_1 =
    io_fromRename_5_bits_trigger_frontendHit_1;
  assign io_enqRob_req_5_bits_trigger_frontendHit_2 =
    io_fromRename_5_bits_trigger_frontendHit_2;
  assign io_enqRob_req_5_bits_trigger_frontendHit_3 =
    io_fromRename_5_bits_trigger_frontendHit_3;
  assign io_enqRob_req_5_bits_trigger_frontendCanFire_0 =
    io_fromRename_5_bits_trigger_frontendCanFire_0;
  assign io_enqRob_req_5_bits_trigger_frontendCanFire_1 =
    io_fromRename_5_bits_trigger_frontendCanFire_1;
  assign io_enqRob_req_5_bits_trigger_frontendCanFire_2 =
    io_fromRename_5_bits_trigger_frontendCanFire_2;
  assign io_enqRob_req_5_bits_trigger_frontendCanFire_3 =
    io_fromRename_5_bits_trigger_frontendCanFire_3;
  assign io_enqRob_req_5_bits_preDecodeInfo_isRVC =
    io_fromRename_5_bits_preDecodeInfo_isRVC;
  assign io_enqRob_req_5_bits_crossPageIPFFix = io_fromRename_5_bits_crossPageIPFFix;
  assign io_enqRob_req_5_bits_ftqPtr_flag = io_fromRename_5_bits_ftqPtr_flag;
  assign io_enqRob_req_5_bits_ftqPtr_value = io_fromRename_5_bits_ftqPtr_value;
  assign io_enqRob_req_5_bits_ftqOffset = io_fromRename_5_bits_ftqOffset;
  assign io_enqRob_req_5_bits_ldest = io_fromRename_5_bits_ldest;
  assign io_enqRob_req_5_bits_fuType = io_fromRename_5_bits_fuType;
  assign io_enqRob_req_5_bits_fuOpType = io_fromRename_5_bits_fuOpType;
  assign io_enqRob_req_5_bits_rfWen = io_fromRename_5_bits_rfWen;
  assign io_enqRob_req_5_bits_fpWen = io_fromRename_5_bits_fpWen;
  assign io_enqRob_req_5_bits_vecWen = io_fromRename_5_bits_vecWen;
  assign io_enqRob_req_5_bits_v0Wen = io_fromRename_5_bits_v0Wen;
  assign io_enqRob_req_5_bits_vlWen = io_fromRename_5_bits_vlWen;
  assign io_enqRob_req_5_bits_waitForward = io_fromRename_5_bits_waitForward;
  assign io_enqRob_req_5_bits_blockBackward = io_fromRename_5_bits_blockBackward;
  assign io_enqRob_req_5_bits_flushPipe = io_fromRename_5_bits_flushPipe;
  assign io_enqRob_req_5_bits_vpu_vill = io_fromRename_5_bits_vpu_vill;
  assign io_enqRob_req_5_bits_vpu_vma = io_fromRename_5_bits_vpu_vma;
  assign io_enqRob_req_5_bits_vpu_vta = io_fromRename_5_bits_vpu_vta;
  assign io_enqRob_req_5_bits_vpu_vsew = io_fromRename_5_bits_vpu_vsew;
  assign io_enqRob_req_5_bits_vpu_vlmul = io_fromRename_5_bits_vpu_vlmul;
  assign io_enqRob_req_5_bits_vpu_specVill = io_fromRename_5_bits_vpu_specVill;
  assign io_enqRob_req_5_bits_vpu_specVma = io_fromRename_5_bits_vpu_specVma;
  assign io_enqRob_req_5_bits_vpu_specVta = io_fromRename_5_bits_vpu_specVta;
  assign io_enqRob_req_5_bits_vpu_specVsew = io_fromRename_5_bits_vpu_specVsew;
  assign io_enqRob_req_5_bits_vpu_specVlmul = io_fromRename_5_bits_vpu_specVlmul;
  assign io_enqRob_req_5_bits_vlsInstr = io_fromRename_5_bits_vlsInstr;
  assign io_enqRob_req_5_bits_wfflags = io_fromRename_5_bits_wfflags;
  assign io_enqRob_req_5_bits_isMove = io_fromRename_5_bits_isMove;
  assign io_enqRob_req_5_bits_isVset = io_fromRename_5_bits_isVset;
  assign io_enqRob_req_5_bits_firstUop = io_fromRename_5_bits_firstUop;
  assign io_enqRob_req_5_bits_lastUop = io_fromRename_5_bits_lastUop;
  assign io_enqRob_req_5_bits_numWB = io_fromRename_5_bits_numWB;
  assign io_enqRob_req_5_bits_commitType = io_fromRename_5_bits_commitType;
  assign io_enqRob_req_5_bits_pdest = io_fromRename_5_bits_pdest;
  assign io_enqRob_req_5_bits_robIdx_flag = io_fromRename_5_bits_robIdx_flag;
  assign io_enqRob_req_5_bits_robIdx_value = io_fromRename_5_bits_robIdx_value;
  assign io_enqRob_req_5_bits_instrSize = io_fromRename_5_bits_instrSize;
  assign io_enqRob_req_5_bits_dirtyFs = io_fromRename_5_bits_dirtyFs;
  assign io_enqRob_req_5_bits_dirtyVs = io_fromRename_5_bits_dirtyVs;
  assign io_enqRob_req_5_bits_eliminatedMove = io_fromRename_5_bits_eliminatedMove;
  assign io_enqRob_req_5_bits_loadWaitBit = io_lfst_resp_5_bits_shouldWait;
  assign io_allocPregs_0_isInt =
    io_fromRename_0_valid & io_fromRename_0_bits_rfWen & (|io_fromRename_0_bits_ldest)
    & ~io_fromRename_0_bits_eliminatedMove;
  assign io_allocPregs_0_isFp = io_fromRename_0_valid & io_fromRename_0_bits_fpWen;
  assign io_allocPregs_0_isVec = io_fromRename_0_valid & io_fromRename_0_bits_vecWen;
  assign io_allocPregs_0_isV0 = io_fromRename_0_valid & io_fromRename_0_bits_v0Wen;
  assign io_allocPregs_0_isVl = io_fromRename_0_valid & io_fromRename_0_bits_vlWen;
  assign io_allocPregs_0_preg = io_fromRename_0_bits_pdest;
  assign io_allocPregs_1_isInt =
    io_fromRename_1_valid & io_fromRename_1_bits_rfWen & (|io_fromRename_1_bits_ldest)
    & ~io_fromRename_1_bits_eliminatedMove;
  assign io_allocPregs_1_isFp = io_fromRename_1_valid & io_fromRename_1_bits_fpWen;
  assign io_allocPregs_1_isVec = io_fromRename_1_valid & io_fromRename_1_bits_vecWen;
  assign io_allocPregs_1_isV0 = io_fromRename_1_valid & io_fromRename_1_bits_v0Wen;
  assign io_allocPregs_1_isVl = io_fromRename_1_valid & io_fromRename_1_bits_vlWen;
  assign io_allocPregs_1_preg = io_fromRename_1_bits_pdest;
  assign io_allocPregs_2_isInt =
    io_fromRename_2_valid & io_fromRename_2_bits_rfWen & (|io_fromRename_2_bits_ldest)
    & ~io_fromRename_2_bits_eliminatedMove;
  assign io_allocPregs_2_isFp = io_fromRename_2_valid & io_fromRename_2_bits_fpWen;
  assign io_allocPregs_2_isVec = io_fromRename_2_valid & io_fromRename_2_bits_vecWen;
  assign io_allocPregs_2_isV0 = io_fromRename_2_valid & io_fromRename_2_bits_v0Wen;
  assign io_allocPregs_2_isVl = io_fromRename_2_valid & io_fromRename_2_bits_vlWen;
  assign io_allocPregs_2_preg = io_fromRename_2_bits_pdest;
  assign io_allocPregs_3_isInt =
    io_fromRename_3_valid & io_fromRename_3_bits_rfWen & (|io_fromRename_3_bits_ldest)
    & ~io_fromRename_3_bits_eliminatedMove;
  assign io_allocPregs_3_isFp = io_fromRename_3_valid & io_fromRename_3_bits_fpWen;
  assign io_allocPregs_3_isVec = io_fromRename_3_valid & io_fromRename_3_bits_vecWen;
  assign io_allocPregs_3_isV0 = io_fromRename_3_valid & io_fromRename_3_bits_v0Wen;
  assign io_allocPregs_3_isVl = io_fromRename_3_valid & io_fromRename_3_bits_vlWen;
  assign io_allocPregs_3_preg = io_fromRename_3_bits_pdest;
  assign io_allocPregs_4_isInt =
    io_fromRename_4_valid & io_fromRename_4_bits_rfWen & (|io_fromRename_4_bits_ldest)
    & ~io_fromRename_4_bits_eliminatedMove;
  assign io_allocPregs_4_isFp = io_fromRename_4_valid & io_fromRename_4_bits_fpWen;
  assign io_allocPregs_4_isVec = io_fromRename_4_valid & io_fromRename_4_bits_vecWen;
  assign io_allocPregs_4_isV0 = io_fromRename_4_valid & io_fromRename_4_bits_v0Wen;
  assign io_allocPregs_4_isVl = io_fromRename_4_valid & io_fromRename_4_bits_vlWen;
  assign io_allocPregs_4_preg = io_fromRename_4_bits_pdest;
  assign io_allocPregs_5_isInt =
    io_fromRename_5_valid & io_fromRename_5_bits_rfWen & (|io_fromRename_5_bits_ldest)
    & ~io_fromRename_5_bits_eliminatedMove;
  assign io_allocPregs_5_isFp = io_fromRename_5_valid & io_fromRename_5_bits_fpWen;
  assign io_allocPregs_5_isVec = io_fromRename_5_valid & io_fromRename_5_bits_vecWen;
  assign io_allocPregs_5_isV0 = io_fromRename_5_valid & io_fromRename_5_bits_v0Wen;
  assign io_allocPregs_5_isVl = io_fromRename_5_valid & io_fromRename_5_bits_vlWen;
  assign io_allocPregs_5_preg = io_fromRename_5_bits_pdest;
  assign io_toIntDq0_needAlloc_0 =
    _io_toIntDq0_req_0_valid_T & ~io_fromRename_0_bits_eliminatedMove & toIntDq0Valid_0;
  assign io_toIntDq0_needAlloc_1 =
    _io_toIntDq0_req_1_valid_T & ~io_fromRename_1_bits_eliminatedMove & toIntDq0Valid_1;
  assign io_toIntDq0_needAlloc_2 =
    _io_toIntDq0_req_2_valid_T & ~io_fromRename_2_bits_eliminatedMove & toIntDq0Valid_2;
  assign io_toIntDq0_needAlloc_3 =
    _io_toIntDq0_req_3_valid_T & ~io_fromRename_3_bits_eliminatedMove & toIntDq0Valid_3;
  assign io_toIntDq0_needAlloc_4 =
    _io_toIntDq0_req_4_valid_T & ~io_fromRename_4_bits_eliminatedMove & toIntDq0Valid_4;
  assign io_toIntDq0_needAlloc_5 =
    _io_toIntDq0_req_5_valid_T & ~io_fromRename_5_bits_eliminatedMove & toIntDq0Valid_5;
  assign io_toIntDq0_req_0_valid =
    _io_toIntDq0_req_0_valid_T & ~io_fromRename_0_bits_eliminatedMove & toIntDq0Valid_0
    & canEnterDpq & dqCanAccept;
  assign io_toIntDq0_req_0_bits_preDecodeInfo_valid =
    io_fromRename_0_bits_preDecodeInfo_valid;
  assign io_toIntDq0_req_0_bits_preDecodeInfo_isRVC =
    io_fromRename_0_bits_preDecodeInfo_isRVC;
  assign io_toIntDq0_req_0_bits_preDecodeInfo_brType =
    io_fromRename_0_bits_preDecodeInfo_brType;
  assign io_toIntDq0_req_0_bits_preDecodeInfo_isCall =
    io_fromRename_0_bits_preDecodeInfo_isCall;
  assign io_toIntDq0_req_0_bits_preDecodeInfo_isRet =
    io_fromRename_0_bits_preDecodeInfo_isRet;
  assign io_toIntDq0_req_0_bits_pred_taken = io_fromRename_0_bits_pred_taken;
  assign io_toIntDq0_req_0_bits_ftqPtr_flag = io_fromRename_0_bits_ftqPtr_flag;
  assign io_toIntDq0_req_0_bits_ftqPtr_value = io_fromRename_0_bits_ftqPtr_value;
  assign io_toIntDq0_req_0_bits_ftqOffset = io_fromRename_0_bits_ftqOffset;
  assign io_toIntDq0_req_0_bits_srcType_0 = io_fromRename_0_bits_srcType_0;
  assign io_toIntDq0_req_0_bits_srcType_1 = io_fromRename_0_bits_srcType_1;
  assign io_toIntDq0_req_0_bits_fuType = io_fromRename_0_bits_fuType;
  assign io_toIntDq0_req_0_bits_fuOpType = io_fromRename_0_bits_fuOpType;
  assign io_toIntDq0_req_0_bits_rfWen = io_fromRename_0_bits_rfWen;
  assign io_toIntDq0_req_0_bits_fpWen = io_fromRename_0_bits_fpWen;
  assign io_toIntDq0_req_0_bits_vecWen = io_fromRename_0_bits_vecWen;
  assign io_toIntDq0_req_0_bits_v0Wen = io_fromRename_0_bits_v0Wen;
  assign io_toIntDq0_req_0_bits_vlWen = io_fromRename_0_bits_vlWen;
  assign io_toIntDq0_req_0_bits_flushPipe = io_fromRename_0_bits_flushPipe;
  assign io_toIntDq0_req_0_bits_selImm = io_fromRename_0_bits_selImm;
  assign io_toIntDq0_req_0_bits_imm = io_fromRename_0_bits_imm;
  assign io_toIntDq0_req_0_bits_fpu_typeTagOut = io_fromRename_0_bits_fpu_typeTagOut;
  assign io_toIntDq0_req_0_bits_fpu_wflags = io_fromRename_0_bits_fpu_wflags;
  assign io_toIntDq0_req_0_bits_fpu_typ = io_fromRename_0_bits_fpu_typ;
  assign io_toIntDq0_req_0_bits_fpu_rm = io_fromRename_0_bits_fpu_rm;
  assign io_toIntDq0_req_0_bits_psrc_0 = updatedUop_0_psrc_0;
  assign io_toIntDq0_req_0_bits_psrc_1 = io_fromRename_0_bits_psrc_1;
  assign io_toIntDq0_req_0_bits_pdest = io_fromRename_0_bits_pdest;
  assign io_toIntDq0_req_0_bits_robIdx_flag = io_fromRename_0_bits_robIdx_flag;
  assign io_toIntDq0_req_0_bits_robIdx_value = io_fromRename_0_bits_robIdx_value;
  assign io_toIntDq0_req_1_valid =
    _io_toIntDq0_req_1_valid_T & ~io_fromRename_1_bits_eliminatedMove & toIntDq0Valid_1
    & canEnterDpq_1 & dqCanAccept;
  assign io_toIntDq0_req_1_bits_preDecodeInfo_valid =
    io_fromRename_1_bits_preDecodeInfo_valid;
  assign io_toIntDq0_req_1_bits_preDecodeInfo_isRVC =
    io_fromRename_1_bits_preDecodeInfo_isRVC;
  assign io_toIntDq0_req_1_bits_preDecodeInfo_brType =
    io_fromRename_1_bits_preDecodeInfo_brType;
  assign io_toIntDq0_req_1_bits_preDecodeInfo_isCall =
    io_fromRename_1_bits_preDecodeInfo_isCall;
  assign io_toIntDq0_req_1_bits_preDecodeInfo_isRet =
    io_fromRename_1_bits_preDecodeInfo_isRet;
  assign io_toIntDq0_req_1_bits_pred_taken = io_fromRename_1_bits_pred_taken;
  assign io_toIntDq0_req_1_bits_ftqPtr_flag = io_fromRename_1_bits_ftqPtr_flag;
  assign io_toIntDq0_req_1_bits_ftqPtr_value = io_fromRename_1_bits_ftqPtr_value;
  assign io_toIntDq0_req_1_bits_ftqOffset = io_fromRename_1_bits_ftqOffset;
  assign io_toIntDq0_req_1_bits_srcType_0 = io_fromRename_1_bits_srcType_0;
  assign io_toIntDq0_req_1_bits_srcType_1 = io_fromRename_1_bits_srcType_1;
  assign io_toIntDq0_req_1_bits_fuType = io_fromRename_1_bits_fuType;
  assign io_toIntDq0_req_1_bits_fuOpType = io_fromRename_1_bits_fuOpType;
  assign io_toIntDq0_req_1_bits_rfWen = io_fromRename_1_bits_rfWen;
  assign io_toIntDq0_req_1_bits_fpWen = io_fromRename_1_bits_fpWen;
  assign io_toIntDq0_req_1_bits_vecWen = io_fromRename_1_bits_vecWen;
  assign io_toIntDq0_req_1_bits_v0Wen = io_fromRename_1_bits_v0Wen;
  assign io_toIntDq0_req_1_bits_vlWen = io_fromRename_1_bits_vlWen;
  assign io_toIntDq0_req_1_bits_flushPipe = io_fromRename_1_bits_flushPipe;
  assign io_toIntDq0_req_1_bits_selImm = io_fromRename_1_bits_selImm;
  assign io_toIntDq0_req_1_bits_imm = io_fromRename_1_bits_imm;
  assign io_toIntDq0_req_1_bits_fpu_typeTagOut = io_fromRename_1_bits_fpu_typeTagOut;
  assign io_toIntDq0_req_1_bits_fpu_wflags = io_fromRename_1_bits_fpu_wflags;
  assign io_toIntDq0_req_1_bits_fpu_typ = io_fromRename_1_bits_fpu_typ;
  assign io_toIntDq0_req_1_bits_fpu_rm = io_fromRename_1_bits_fpu_rm;
  assign io_toIntDq0_req_1_bits_psrc_0 = updatedUop_1_psrc_0;
  assign io_toIntDq0_req_1_bits_psrc_1 = io_fromRename_1_bits_psrc_1;
  assign io_toIntDq0_req_1_bits_pdest = io_fromRename_1_bits_pdest;
  assign io_toIntDq0_req_1_bits_robIdx_flag = io_fromRename_1_bits_robIdx_flag;
  assign io_toIntDq0_req_1_bits_robIdx_value = io_fromRename_1_bits_robIdx_value;
  assign io_toIntDq0_req_2_valid =
    _io_toIntDq0_req_2_valid_T & ~io_fromRename_2_bits_eliminatedMove & toIntDq0Valid_2
    & canEnterDpq_2 & dqCanAccept;
  assign io_toIntDq0_req_2_bits_preDecodeInfo_valid =
    io_fromRename_2_bits_preDecodeInfo_valid;
  assign io_toIntDq0_req_2_bits_preDecodeInfo_isRVC =
    io_fromRename_2_bits_preDecodeInfo_isRVC;
  assign io_toIntDq0_req_2_bits_preDecodeInfo_brType =
    io_fromRename_2_bits_preDecodeInfo_brType;
  assign io_toIntDq0_req_2_bits_preDecodeInfo_isCall =
    io_fromRename_2_bits_preDecodeInfo_isCall;
  assign io_toIntDq0_req_2_bits_preDecodeInfo_isRet =
    io_fromRename_2_bits_preDecodeInfo_isRet;
  assign io_toIntDq0_req_2_bits_pred_taken = io_fromRename_2_bits_pred_taken;
  assign io_toIntDq0_req_2_bits_ftqPtr_flag = io_fromRename_2_bits_ftqPtr_flag;
  assign io_toIntDq0_req_2_bits_ftqPtr_value = io_fromRename_2_bits_ftqPtr_value;
  assign io_toIntDq0_req_2_bits_ftqOffset = io_fromRename_2_bits_ftqOffset;
  assign io_toIntDq0_req_2_bits_srcType_0 = io_fromRename_2_bits_srcType_0;
  assign io_toIntDq0_req_2_bits_srcType_1 = io_fromRename_2_bits_srcType_1;
  assign io_toIntDq0_req_2_bits_fuType = io_fromRename_2_bits_fuType;
  assign io_toIntDq0_req_2_bits_fuOpType = io_fromRename_2_bits_fuOpType;
  assign io_toIntDq0_req_2_bits_rfWen = io_fromRename_2_bits_rfWen;
  assign io_toIntDq0_req_2_bits_fpWen = io_fromRename_2_bits_fpWen;
  assign io_toIntDq0_req_2_bits_vecWen = io_fromRename_2_bits_vecWen;
  assign io_toIntDq0_req_2_bits_v0Wen = io_fromRename_2_bits_v0Wen;
  assign io_toIntDq0_req_2_bits_vlWen = io_fromRename_2_bits_vlWen;
  assign io_toIntDq0_req_2_bits_flushPipe = io_fromRename_2_bits_flushPipe;
  assign io_toIntDq0_req_2_bits_selImm = io_fromRename_2_bits_selImm;
  assign io_toIntDq0_req_2_bits_imm = io_fromRename_2_bits_imm;
  assign io_toIntDq0_req_2_bits_fpu_typeTagOut = io_fromRename_2_bits_fpu_typeTagOut;
  assign io_toIntDq0_req_2_bits_fpu_wflags = io_fromRename_2_bits_fpu_wflags;
  assign io_toIntDq0_req_2_bits_fpu_typ = io_fromRename_2_bits_fpu_typ;
  assign io_toIntDq0_req_2_bits_fpu_rm = io_fromRename_2_bits_fpu_rm;
  assign io_toIntDq0_req_2_bits_psrc_0 = updatedUop_2_psrc_0;
  assign io_toIntDq0_req_2_bits_psrc_1 = io_fromRename_2_bits_psrc_1;
  assign io_toIntDq0_req_2_bits_pdest = io_fromRename_2_bits_pdest;
  assign io_toIntDq0_req_2_bits_robIdx_flag = io_fromRename_2_bits_robIdx_flag;
  assign io_toIntDq0_req_2_bits_robIdx_value = io_fromRename_2_bits_robIdx_value;
  assign io_toIntDq0_req_3_valid =
    _io_toIntDq0_req_3_valid_T & ~io_fromRename_3_bits_eliminatedMove & toIntDq0Valid_3
    & canEnterDpq_3 & dqCanAccept;
  assign io_toIntDq0_req_3_bits_preDecodeInfo_valid =
    io_fromRename_3_bits_preDecodeInfo_valid;
  assign io_toIntDq0_req_3_bits_preDecodeInfo_isRVC =
    io_fromRename_3_bits_preDecodeInfo_isRVC;
  assign io_toIntDq0_req_3_bits_preDecodeInfo_brType =
    io_fromRename_3_bits_preDecodeInfo_brType;
  assign io_toIntDq0_req_3_bits_preDecodeInfo_isCall =
    io_fromRename_3_bits_preDecodeInfo_isCall;
  assign io_toIntDq0_req_3_bits_preDecodeInfo_isRet =
    io_fromRename_3_bits_preDecodeInfo_isRet;
  assign io_toIntDq0_req_3_bits_pred_taken = io_fromRename_3_bits_pred_taken;
  assign io_toIntDq0_req_3_bits_ftqPtr_flag = io_fromRename_3_bits_ftqPtr_flag;
  assign io_toIntDq0_req_3_bits_ftqPtr_value = io_fromRename_3_bits_ftqPtr_value;
  assign io_toIntDq0_req_3_bits_ftqOffset = io_fromRename_3_bits_ftqOffset;
  assign io_toIntDq0_req_3_bits_srcType_0 = io_fromRename_3_bits_srcType_0;
  assign io_toIntDq0_req_3_bits_srcType_1 = io_fromRename_3_bits_srcType_1;
  assign io_toIntDq0_req_3_bits_fuType = io_fromRename_3_bits_fuType;
  assign io_toIntDq0_req_3_bits_fuOpType = io_fromRename_3_bits_fuOpType;
  assign io_toIntDq0_req_3_bits_rfWen = io_fromRename_3_bits_rfWen;
  assign io_toIntDq0_req_3_bits_fpWen = io_fromRename_3_bits_fpWen;
  assign io_toIntDq0_req_3_bits_vecWen = io_fromRename_3_bits_vecWen;
  assign io_toIntDq0_req_3_bits_v0Wen = io_fromRename_3_bits_v0Wen;
  assign io_toIntDq0_req_3_bits_vlWen = io_fromRename_3_bits_vlWen;
  assign io_toIntDq0_req_3_bits_flushPipe = io_fromRename_3_bits_flushPipe;
  assign io_toIntDq0_req_3_bits_selImm = io_fromRename_3_bits_selImm;
  assign io_toIntDq0_req_3_bits_imm = io_fromRename_3_bits_imm;
  assign io_toIntDq0_req_3_bits_fpu_typeTagOut = io_fromRename_3_bits_fpu_typeTagOut;
  assign io_toIntDq0_req_3_bits_fpu_wflags = io_fromRename_3_bits_fpu_wflags;
  assign io_toIntDq0_req_3_bits_fpu_typ = io_fromRename_3_bits_fpu_typ;
  assign io_toIntDq0_req_3_bits_fpu_rm = io_fromRename_3_bits_fpu_rm;
  assign io_toIntDq0_req_3_bits_psrc_0 = updatedUop_3_psrc_0;
  assign io_toIntDq0_req_3_bits_psrc_1 = io_fromRename_3_bits_psrc_1;
  assign io_toIntDq0_req_3_bits_pdest = io_fromRename_3_bits_pdest;
  assign io_toIntDq0_req_3_bits_robIdx_flag = io_fromRename_3_bits_robIdx_flag;
  assign io_toIntDq0_req_3_bits_robIdx_value = io_fromRename_3_bits_robIdx_value;
  assign io_toIntDq0_req_4_valid =
    _io_toIntDq0_req_4_valid_T & ~io_fromRename_4_bits_eliminatedMove & toIntDq0Valid_4
    & canEnterDpq_4 & dqCanAccept;
  assign io_toIntDq0_req_4_bits_preDecodeInfo_valid =
    io_fromRename_4_bits_preDecodeInfo_valid;
  assign io_toIntDq0_req_4_bits_preDecodeInfo_isRVC =
    io_fromRename_4_bits_preDecodeInfo_isRVC;
  assign io_toIntDq0_req_4_bits_preDecodeInfo_brType =
    io_fromRename_4_bits_preDecodeInfo_brType;
  assign io_toIntDq0_req_4_bits_preDecodeInfo_isCall =
    io_fromRename_4_bits_preDecodeInfo_isCall;
  assign io_toIntDq0_req_4_bits_preDecodeInfo_isRet =
    io_fromRename_4_bits_preDecodeInfo_isRet;
  assign io_toIntDq0_req_4_bits_pred_taken = io_fromRename_4_bits_pred_taken;
  assign io_toIntDq0_req_4_bits_ftqPtr_flag = io_fromRename_4_bits_ftqPtr_flag;
  assign io_toIntDq0_req_4_bits_ftqPtr_value = io_fromRename_4_bits_ftqPtr_value;
  assign io_toIntDq0_req_4_bits_ftqOffset = io_fromRename_4_bits_ftqOffset;
  assign io_toIntDq0_req_4_bits_srcType_0 = io_fromRename_4_bits_srcType_0;
  assign io_toIntDq0_req_4_bits_srcType_1 = io_fromRename_4_bits_srcType_1;
  assign io_toIntDq0_req_4_bits_fuType = io_fromRename_4_bits_fuType;
  assign io_toIntDq0_req_4_bits_fuOpType = io_fromRename_4_bits_fuOpType;
  assign io_toIntDq0_req_4_bits_rfWen = io_fromRename_4_bits_rfWen;
  assign io_toIntDq0_req_4_bits_fpWen = io_fromRename_4_bits_fpWen;
  assign io_toIntDq0_req_4_bits_vecWen = io_fromRename_4_bits_vecWen;
  assign io_toIntDq0_req_4_bits_v0Wen = io_fromRename_4_bits_v0Wen;
  assign io_toIntDq0_req_4_bits_vlWen = io_fromRename_4_bits_vlWen;
  assign io_toIntDq0_req_4_bits_flushPipe = io_fromRename_4_bits_flushPipe;
  assign io_toIntDq0_req_4_bits_selImm = io_fromRename_4_bits_selImm;
  assign io_toIntDq0_req_4_bits_imm = io_fromRename_4_bits_imm;
  assign io_toIntDq0_req_4_bits_fpu_typeTagOut = io_fromRename_4_bits_fpu_typeTagOut;
  assign io_toIntDq0_req_4_bits_fpu_wflags = io_fromRename_4_bits_fpu_wflags;
  assign io_toIntDq0_req_4_bits_fpu_typ = io_fromRename_4_bits_fpu_typ;
  assign io_toIntDq0_req_4_bits_fpu_rm = io_fromRename_4_bits_fpu_rm;
  assign io_toIntDq0_req_4_bits_psrc_0 = updatedUop_4_psrc_0;
  assign io_toIntDq0_req_4_bits_psrc_1 = io_fromRename_4_bits_psrc_1;
  assign io_toIntDq0_req_4_bits_pdest = io_fromRename_4_bits_pdest;
  assign io_toIntDq0_req_4_bits_robIdx_flag = io_fromRename_4_bits_robIdx_flag;
  assign io_toIntDq0_req_4_bits_robIdx_value = io_fromRename_4_bits_robIdx_value;
  assign io_toIntDq0_req_5_valid =
    _io_toIntDq0_req_5_valid_T & ~io_fromRename_5_bits_eliminatedMove & toIntDq0Valid_5
    & canEnterDpq_5 & dqCanAccept;
  assign io_toIntDq0_req_5_bits_preDecodeInfo_valid =
    io_fromRename_5_bits_preDecodeInfo_valid;
  assign io_toIntDq0_req_5_bits_preDecodeInfo_isRVC =
    io_fromRename_5_bits_preDecodeInfo_isRVC;
  assign io_toIntDq0_req_5_bits_preDecodeInfo_brType =
    io_fromRename_5_bits_preDecodeInfo_brType;
  assign io_toIntDq0_req_5_bits_preDecodeInfo_isCall =
    io_fromRename_5_bits_preDecodeInfo_isCall;
  assign io_toIntDq0_req_5_bits_preDecodeInfo_isRet =
    io_fromRename_5_bits_preDecodeInfo_isRet;
  assign io_toIntDq0_req_5_bits_pred_taken = io_fromRename_5_bits_pred_taken;
  assign io_toIntDq0_req_5_bits_ftqPtr_flag = io_fromRename_5_bits_ftqPtr_flag;
  assign io_toIntDq0_req_5_bits_ftqPtr_value = io_fromRename_5_bits_ftqPtr_value;
  assign io_toIntDq0_req_5_bits_ftqOffset = io_fromRename_5_bits_ftqOffset;
  assign io_toIntDq0_req_5_bits_srcType_0 = io_fromRename_5_bits_srcType_0;
  assign io_toIntDq0_req_5_bits_srcType_1 = io_fromRename_5_bits_srcType_1;
  assign io_toIntDq0_req_5_bits_fuType = io_fromRename_5_bits_fuType;
  assign io_toIntDq0_req_5_bits_fuOpType = io_fromRename_5_bits_fuOpType;
  assign io_toIntDq0_req_5_bits_rfWen = io_fromRename_5_bits_rfWen;
  assign io_toIntDq0_req_5_bits_fpWen = io_fromRename_5_bits_fpWen;
  assign io_toIntDq0_req_5_bits_vecWen = io_fromRename_5_bits_vecWen;
  assign io_toIntDq0_req_5_bits_v0Wen = io_fromRename_5_bits_v0Wen;
  assign io_toIntDq0_req_5_bits_vlWen = io_fromRename_5_bits_vlWen;
  assign io_toIntDq0_req_5_bits_flushPipe = io_fromRename_5_bits_flushPipe;
  assign io_toIntDq0_req_5_bits_selImm = io_fromRename_5_bits_selImm;
  assign io_toIntDq0_req_5_bits_imm = io_fromRename_5_bits_imm;
  assign io_toIntDq0_req_5_bits_fpu_typeTagOut = io_fromRename_5_bits_fpu_typeTagOut;
  assign io_toIntDq0_req_5_bits_fpu_wflags = io_fromRename_5_bits_fpu_wflags;
  assign io_toIntDq0_req_5_bits_fpu_typ = io_fromRename_5_bits_fpu_typ;
  assign io_toIntDq0_req_5_bits_fpu_rm = io_fromRename_5_bits_fpu_rm;
  assign io_toIntDq0_req_5_bits_psrc_0 = updatedUop_5_psrc_0;
  assign io_toIntDq0_req_5_bits_psrc_1 = io_fromRename_5_bits_psrc_1;
  assign io_toIntDq0_req_5_bits_pdest = io_fromRename_5_bits_pdest;
  assign io_toIntDq0_req_5_bits_robIdx_flag = io_fromRename_5_bits_robIdx_flag;
  assign io_toIntDq0_req_5_bits_robIdx_value = io_fromRename_5_bits_robIdx_value;
  assign io_toIntDq1_needAlloc_0 =
    _io_toIntDq1_req_0_valid_T & ~io_fromRename_0_bits_eliminatedMove & toIntDq1Valid_0;
  assign io_toIntDq1_needAlloc_1 =
    _io_toIntDq1_req_1_valid_T & ~io_fromRename_1_bits_eliminatedMove & toIntDq1Valid_1;
  assign io_toIntDq1_needAlloc_2 =
    _io_toIntDq1_req_2_valid_T & ~io_fromRename_2_bits_eliminatedMove & toIntDq1Valid_2;
  assign io_toIntDq1_needAlloc_3 =
    _io_toIntDq1_req_3_valid_T & ~io_fromRename_3_bits_eliminatedMove & toIntDq1Valid_3;
  assign io_toIntDq1_needAlloc_4 =
    _io_toIntDq1_req_4_valid_T & ~io_fromRename_4_bits_eliminatedMove & toIntDq1Valid_4;
  assign io_toIntDq1_needAlloc_5 =
    _io_toIntDq1_req_5_valid_T & ~io_fromRename_5_bits_eliminatedMove & toIntDq1Valid_5;
  assign io_toIntDq1_req_0_valid =
    _io_toIntDq1_req_0_valid_T & ~io_fromRename_0_bits_eliminatedMove & toIntDq1Valid_0
    & canEnterDpq & dqCanAccept;
  assign io_toIntDq1_req_0_bits_preDecodeInfo_valid =
    io_fromRename_0_bits_preDecodeInfo_valid;
  assign io_toIntDq1_req_0_bits_preDecodeInfo_isRVC =
    io_fromRename_0_bits_preDecodeInfo_isRVC;
  assign io_toIntDq1_req_0_bits_preDecodeInfo_brType =
    io_fromRename_0_bits_preDecodeInfo_brType;
  assign io_toIntDq1_req_0_bits_preDecodeInfo_isCall =
    io_fromRename_0_bits_preDecodeInfo_isCall;
  assign io_toIntDq1_req_0_bits_preDecodeInfo_isRet =
    io_fromRename_0_bits_preDecodeInfo_isRet;
  assign io_toIntDq1_req_0_bits_pred_taken = io_fromRename_0_bits_pred_taken;
  assign io_toIntDq1_req_0_bits_ftqPtr_flag = io_fromRename_0_bits_ftqPtr_flag;
  assign io_toIntDq1_req_0_bits_ftqPtr_value = io_fromRename_0_bits_ftqPtr_value;
  assign io_toIntDq1_req_0_bits_ftqOffset = io_fromRename_0_bits_ftqOffset;
  assign io_toIntDq1_req_0_bits_srcType_0 = io_fromRename_0_bits_srcType_0;
  assign io_toIntDq1_req_0_bits_srcType_1 = io_fromRename_0_bits_srcType_1;
  assign io_toIntDq1_req_0_bits_fuType = io_fromRename_0_bits_fuType;
  assign io_toIntDq1_req_0_bits_fuOpType = io_fromRename_0_bits_fuOpType;
  assign io_toIntDq1_req_0_bits_rfWen = io_fromRename_0_bits_rfWen;
  assign io_toIntDq1_req_0_bits_fpWen = io_fromRename_0_bits_fpWen;
  assign io_toIntDq1_req_0_bits_vecWen = io_fromRename_0_bits_vecWen;
  assign io_toIntDq1_req_0_bits_v0Wen = io_fromRename_0_bits_v0Wen;
  assign io_toIntDq1_req_0_bits_vlWen = io_fromRename_0_bits_vlWen;
  assign io_toIntDq1_req_0_bits_flushPipe = io_fromRename_0_bits_flushPipe;
  assign io_toIntDq1_req_0_bits_selImm = io_fromRename_0_bits_selImm;
  assign io_toIntDq1_req_0_bits_imm = io_fromRename_0_bits_imm;
  assign io_toIntDq1_req_0_bits_fpu_typeTagOut = io_fromRename_0_bits_fpu_typeTagOut;
  assign io_toIntDq1_req_0_bits_fpu_wflags = io_fromRename_0_bits_fpu_wflags;
  assign io_toIntDq1_req_0_bits_fpu_typ = io_fromRename_0_bits_fpu_typ;
  assign io_toIntDq1_req_0_bits_fpu_rm = io_fromRename_0_bits_fpu_rm;
  assign io_toIntDq1_req_0_bits_psrc_0 = updatedUop_0_psrc_0;
  assign io_toIntDq1_req_0_bits_psrc_1 = io_fromRename_0_bits_psrc_1;
  assign io_toIntDq1_req_0_bits_pdest = io_fromRename_0_bits_pdest;
  assign io_toIntDq1_req_0_bits_robIdx_flag = io_fromRename_0_bits_robIdx_flag;
  assign io_toIntDq1_req_0_bits_robIdx_value = io_fromRename_0_bits_robIdx_value;
  assign io_toIntDq1_req_1_valid =
    _io_toIntDq1_req_1_valid_T & ~io_fromRename_1_bits_eliminatedMove & toIntDq1Valid_1
    & canEnterDpq_1 & dqCanAccept;
  assign io_toIntDq1_req_1_bits_preDecodeInfo_valid =
    io_fromRename_1_bits_preDecodeInfo_valid;
  assign io_toIntDq1_req_1_bits_preDecodeInfo_isRVC =
    io_fromRename_1_bits_preDecodeInfo_isRVC;
  assign io_toIntDq1_req_1_bits_preDecodeInfo_brType =
    io_fromRename_1_bits_preDecodeInfo_brType;
  assign io_toIntDq1_req_1_bits_preDecodeInfo_isCall =
    io_fromRename_1_bits_preDecodeInfo_isCall;
  assign io_toIntDq1_req_1_bits_preDecodeInfo_isRet =
    io_fromRename_1_bits_preDecodeInfo_isRet;
  assign io_toIntDq1_req_1_bits_pred_taken = io_fromRename_1_bits_pred_taken;
  assign io_toIntDq1_req_1_bits_ftqPtr_flag = io_fromRename_1_bits_ftqPtr_flag;
  assign io_toIntDq1_req_1_bits_ftqPtr_value = io_fromRename_1_bits_ftqPtr_value;
  assign io_toIntDq1_req_1_bits_ftqOffset = io_fromRename_1_bits_ftqOffset;
  assign io_toIntDq1_req_1_bits_srcType_0 = io_fromRename_1_bits_srcType_0;
  assign io_toIntDq1_req_1_bits_srcType_1 = io_fromRename_1_bits_srcType_1;
  assign io_toIntDq1_req_1_bits_fuType = io_fromRename_1_bits_fuType;
  assign io_toIntDq1_req_1_bits_fuOpType = io_fromRename_1_bits_fuOpType;
  assign io_toIntDq1_req_1_bits_rfWen = io_fromRename_1_bits_rfWen;
  assign io_toIntDq1_req_1_bits_fpWen = io_fromRename_1_bits_fpWen;
  assign io_toIntDq1_req_1_bits_vecWen = io_fromRename_1_bits_vecWen;
  assign io_toIntDq1_req_1_bits_v0Wen = io_fromRename_1_bits_v0Wen;
  assign io_toIntDq1_req_1_bits_vlWen = io_fromRename_1_bits_vlWen;
  assign io_toIntDq1_req_1_bits_flushPipe = io_fromRename_1_bits_flushPipe;
  assign io_toIntDq1_req_1_bits_selImm = io_fromRename_1_bits_selImm;
  assign io_toIntDq1_req_1_bits_imm = io_fromRename_1_bits_imm;
  assign io_toIntDq1_req_1_bits_fpu_typeTagOut = io_fromRename_1_bits_fpu_typeTagOut;
  assign io_toIntDq1_req_1_bits_fpu_wflags = io_fromRename_1_bits_fpu_wflags;
  assign io_toIntDq1_req_1_bits_fpu_typ = io_fromRename_1_bits_fpu_typ;
  assign io_toIntDq1_req_1_bits_fpu_rm = io_fromRename_1_bits_fpu_rm;
  assign io_toIntDq1_req_1_bits_psrc_0 = updatedUop_1_psrc_0;
  assign io_toIntDq1_req_1_bits_psrc_1 = io_fromRename_1_bits_psrc_1;
  assign io_toIntDq1_req_1_bits_pdest = io_fromRename_1_bits_pdest;
  assign io_toIntDq1_req_1_bits_robIdx_flag = io_fromRename_1_bits_robIdx_flag;
  assign io_toIntDq1_req_1_bits_robIdx_value = io_fromRename_1_bits_robIdx_value;
  assign io_toIntDq1_req_2_valid =
    _io_toIntDq1_req_2_valid_T & ~io_fromRename_2_bits_eliminatedMove & toIntDq1Valid_2
    & canEnterDpq_2 & dqCanAccept;
  assign io_toIntDq1_req_2_bits_preDecodeInfo_valid =
    io_fromRename_2_bits_preDecodeInfo_valid;
  assign io_toIntDq1_req_2_bits_preDecodeInfo_isRVC =
    io_fromRename_2_bits_preDecodeInfo_isRVC;
  assign io_toIntDq1_req_2_bits_preDecodeInfo_brType =
    io_fromRename_2_bits_preDecodeInfo_brType;
  assign io_toIntDq1_req_2_bits_preDecodeInfo_isCall =
    io_fromRename_2_bits_preDecodeInfo_isCall;
  assign io_toIntDq1_req_2_bits_preDecodeInfo_isRet =
    io_fromRename_2_bits_preDecodeInfo_isRet;
  assign io_toIntDq1_req_2_bits_pred_taken = io_fromRename_2_bits_pred_taken;
  assign io_toIntDq1_req_2_bits_ftqPtr_flag = io_fromRename_2_bits_ftqPtr_flag;
  assign io_toIntDq1_req_2_bits_ftqPtr_value = io_fromRename_2_bits_ftqPtr_value;
  assign io_toIntDq1_req_2_bits_ftqOffset = io_fromRename_2_bits_ftqOffset;
  assign io_toIntDq1_req_2_bits_srcType_0 = io_fromRename_2_bits_srcType_0;
  assign io_toIntDq1_req_2_bits_srcType_1 = io_fromRename_2_bits_srcType_1;
  assign io_toIntDq1_req_2_bits_fuType = io_fromRename_2_bits_fuType;
  assign io_toIntDq1_req_2_bits_fuOpType = io_fromRename_2_bits_fuOpType;
  assign io_toIntDq1_req_2_bits_rfWen = io_fromRename_2_bits_rfWen;
  assign io_toIntDq1_req_2_bits_fpWen = io_fromRename_2_bits_fpWen;
  assign io_toIntDq1_req_2_bits_vecWen = io_fromRename_2_bits_vecWen;
  assign io_toIntDq1_req_2_bits_v0Wen = io_fromRename_2_bits_v0Wen;
  assign io_toIntDq1_req_2_bits_vlWen = io_fromRename_2_bits_vlWen;
  assign io_toIntDq1_req_2_bits_flushPipe = io_fromRename_2_bits_flushPipe;
  assign io_toIntDq1_req_2_bits_selImm = io_fromRename_2_bits_selImm;
  assign io_toIntDq1_req_2_bits_imm = io_fromRename_2_bits_imm;
  assign io_toIntDq1_req_2_bits_fpu_typeTagOut = io_fromRename_2_bits_fpu_typeTagOut;
  assign io_toIntDq1_req_2_bits_fpu_wflags = io_fromRename_2_bits_fpu_wflags;
  assign io_toIntDq1_req_2_bits_fpu_typ = io_fromRename_2_bits_fpu_typ;
  assign io_toIntDq1_req_2_bits_fpu_rm = io_fromRename_2_bits_fpu_rm;
  assign io_toIntDq1_req_2_bits_psrc_0 = updatedUop_2_psrc_0;
  assign io_toIntDq1_req_2_bits_psrc_1 = io_fromRename_2_bits_psrc_1;
  assign io_toIntDq1_req_2_bits_pdest = io_fromRename_2_bits_pdest;
  assign io_toIntDq1_req_2_bits_robIdx_flag = io_fromRename_2_bits_robIdx_flag;
  assign io_toIntDq1_req_2_bits_robIdx_value = io_fromRename_2_bits_robIdx_value;
  assign io_toIntDq1_req_3_valid =
    _io_toIntDq1_req_3_valid_T & ~io_fromRename_3_bits_eliminatedMove & toIntDq1Valid_3
    & canEnterDpq_3 & dqCanAccept;
  assign io_toIntDq1_req_3_bits_preDecodeInfo_valid =
    io_fromRename_3_bits_preDecodeInfo_valid;
  assign io_toIntDq1_req_3_bits_preDecodeInfo_isRVC =
    io_fromRename_3_bits_preDecodeInfo_isRVC;
  assign io_toIntDq1_req_3_bits_preDecodeInfo_brType =
    io_fromRename_3_bits_preDecodeInfo_brType;
  assign io_toIntDq1_req_3_bits_preDecodeInfo_isCall =
    io_fromRename_3_bits_preDecodeInfo_isCall;
  assign io_toIntDq1_req_3_bits_preDecodeInfo_isRet =
    io_fromRename_3_bits_preDecodeInfo_isRet;
  assign io_toIntDq1_req_3_bits_pred_taken = io_fromRename_3_bits_pred_taken;
  assign io_toIntDq1_req_3_bits_ftqPtr_flag = io_fromRename_3_bits_ftqPtr_flag;
  assign io_toIntDq1_req_3_bits_ftqPtr_value = io_fromRename_3_bits_ftqPtr_value;
  assign io_toIntDq1_req_3_bits_ftqOffset = io_fromRename_3_bits_ftqOffset;
  assign io_toIntDq1_req_3_bits_srcType_0 = io_fromRename_3_bits_srcType_0;
  assign io_toIntDq1_req_3_bits_srcType_1 = io_fromRename_3_bits_srcType_1;
  assign io_toIntDq1_req_3_bits_fuType = io_fromRename_3_bits_fuType;
  assign io_toIntDq1_req_3_bits_fuOpType = io_fromRename_3_bits_fuOpType;
  assign io_toIntDq1_req_3_bits_rfWen = io_fromRename_3_bits_rfWen;
  assign io_toIntDq1_req_3_bits_fpWen = io_fromRename_3_bits_fpWen;
  assign io_toIntDq1_req_3_bits_vecWen = io_fromRename_3_bits_vecWen;
  assign io_toIntDq1_req_3_bits_v0Wen = io_fromRename_3_bits_v0Wen;
  assign io_toIntDq1_req_3_bits_vlWen = io_fromRename_3_bits_vlWen;
  assign io_toIntDq1_req_3_bits_flushPipe = io_fromRename_3_bits_flushPipe;
  assign io_toIntDq1_req_3_bits_selImm = io_fromRename_3_bits_selImm;
  assign io_toIntDq1_req_3_bits_imm = io_fromRename_3_bits_imm;
  assign io_toIntDq1_req_3_bits_fpu_typeTagOut = io_fromRename_3_bits_fpu_typeTagOut;
  assign io_toIntDq1_req_3_bits_fpu_wflags = io_fromRename_3_bits_fpu_wflags;
  assign io_toIntDq1_req_3_bits_fpu_typ = io_fromRename_3_bits_fpu_typ;
  assign io_toIntDq1_req_3_bits_fpu_rm = io_fromRename_3_bits_fpu_rm;
  assign io_toIntDq1_req_3_bits_psrc_0 = updatedUop_3_psrc_0;
  assign io_toIntDq1_req_3_bits_psrc_1 = io_fromRename_3_bits_psrc_1;
  assign io_toIntDq1_req_3_bits_pdest = io_fromRename_3_bits_pdest;
  assign io_toIntDq1_req_3_bits_robIdx_flag = io_fromRename_3_bits_robIdx_flag;
  assign io_toIntDq1_req_3_bits_robIdx_value = io_fromRename_3_bits_robIdx_value;
  assign io_toIntDq1_req_4_valid =
    _io_toIntDq1_req_4_valid_T & ~io_fromRename_4_bits_eliminatedMove & toIntDq1Valid_4
    & canEnterDpq_4 & dqCanAccept;
  assign io_toIntDq1_req_4_bits_preDecodeInfo_valid =
    io_fromRename_4_bits_preDecodeInfo_valid;
  assign io_toIntDq1_req_4_bits_preDecodeInfo_isRVC =
    io_fromRename_4_bits_preDecodeInfo_isRVC;
  assign io_toIntDq1_req_4_bits_preDecodeInfo_brType =
    io_fromRename_4_bits_preDecodeInfo_brType;
  assign io_toIntDq1_req_4_bits_preDecodeInfo_isCall =
    io_fromRename_4_bits_preDecodeInfo_isCall;
  assign io_toIntDq1_req_4_bits_preDecodeInfo_isRet =
    io_fromRename_4_bits_preDecodeInfo_isRet;
  assign io_toIntDq1_req_4_bits_pred_taken = io_fromRename_4_bits_pred_taken;
  assign io_toIntDq1_req_4_bits_ftqPtr_flag = io_fromRename_4_bits_ftqPtr_flag;
  assign io_toIntDq1_req_4_bits_ftqPtr_value = io_fromRename_4_bits_ftqPtr_value;
  assign io_toIntDq1_req_4_bits_ftqOffset = io_fromRename_4_bits_ftqOffset;
  assign io_toIntDq1_req_4_bits_srcType_0 = io_fromRename_4_bits_srcType_0;
  assign io_toIntDq1_req_4_bits_srcType_1 = io_fromRename_4_bits_srcType_1;
  assign io_toIntDq1_req_4_bits_fuType = io_fromRename_4_bits_fuType;
  assign io_toIntDq1_req_4_bits_fuOpType = io_fromRename_4_bits_fuOpType;
  assign io_toIntDq1_req_4_bits_rfWen = io_fromRename_4_bits_rfWen;
  assign io_toIntDq1_req_4_bits_fpWen = io_fromRename_4_bits_fpWen;
  assign io_toIntDq1_req_4_bits_vecWen = io_fromRename_4_bits_vecWen;
  assign io_toIntDq1_req_4_bits_v0Wen = io_fromRename_4_bits_v0Wen;
  assign io_toIntDq1_req_4_bits_vlWen = io_fromRename_4_bits_vlWen;
  assign io_toIntDq1_req_4_bits_flushPipe = io_fromRename_4_bits_flushPipe;
  assign io_toIntDq1_req_4_bits_selImm = io_fromRename_4_bits_selImm;
  assign io_toIntDq1_req_4_bits_imm = io_fromRename_4_bits_imm;
  assign io_toIntDq1_req_4_bits_fpu_typeTagOut = io_fromRename_4_bits_fpu_typeTagOut;
  assign io_toIntDq1_req_4_bits_fpu_wflags = io_fromRename_4_bits_fpu_wflags;
  assign io_toIntDq1_req_4_bits_fpu_typ = io_fromRename_4_bits_fpu_typ;
  assign io_toIntDq1_req_4_bits_fpu_rm = io_fromRename_4_bits_fpu_rm;
  assign io_toIntDq1_req_4_bits_psrc_0 = updatedUop_4_psrc_0;
  assign io_toIntDq1_req_4_bits_psrc_1 = io_fromRename_4_bits_psrc_1;
  assign io_toIntDq1_req_4_bits_pdest = io_fromRename_4_bits_pdest;
  assign io_toIntDq1_req_4_bits_robIdx_flag = io_fromRename_4_bits_robIdx_flag;
  assign io_toIntDq1_req_4_bits_robIdx_value = io_fromRename_4_bits_robIdx_value;
  assign io_toIntDq1_req_5_valid =
    _io_toIntDq1_req_5_valid_T & ~io_fromRename_5_bits_eliminatedMove & toIntDq1Valid_5
    & canEnterDpq_5 & dqCanAccept;
  assign io_toIntDq1_req_5_bits_preDecodeInfo_valid =
    io_fromRename_5_bits_preDecodeInfo_valid;
  assign io_toIntDq1_req_5_bits_preDecodeInfo_isRVC =
    io_fromRename_5_bits_preDecodeInfo_isRVC;
  assign io_toIntDq1_req_5_bits_preDecodeInfo_brType =
    io_fromRename_5_bits_preDecodeInfo_brType;
  assign io_toIntDq1_req_5_bits_preDecodeInfo_isCall =
    io_fromRename_5_bits_preDecodeInfo_isCall;
  assign io_toIntDq1_req_5_bits_preDecodeInfo_isRet =
    io_fromRename_5_bits_preDecodeInfo_isRet;
  assign io_toIntDq1_req_5_bits_pred_taken = io_fromRename_5_bits_pred_taken;
  assign io_toIntDq1_req_5_bits_ftqPtr_flag = io_fromRename_5_bits_ftqPtr_flag;
  assign io_toIntDq1_req_5_bits_ftqPtr_value = io_fromRename_5_bits_ftqPtr_value;
  assign io_toIntDq1_req_5_bits_ftqOffset = io_fromRename_5_bits_ftqOffset;
  assign io_toIntDq1_req_5_bits_srcType_0 = io_fromRename_5_bits_srcType_0;
  assign io_toIntDq1_req_5_bits_srcType_1 = io_fromRename_5_bits_srcType_1;
  assign io_toIntDq1_req_5_bits_fuType = io_fromRename_5_bits_fuType;
  assign io_toIntDq1_req_5_bits_fuOpType = io_fromRename_5_bits_fuOpType;
  assign io_toIntDq1_req_5_bits_rfWen = io_fromRename_5_bits_rfWen;
  assign io_toIntDq1_req_5_bits_fpWen = io_fromRename_5_bits_fpWen;
  assign io_toIntDq1_req_5_bits_vecWen = io_fromRename_5_bits_vecWen;
  assign io_toIntDq1_req_5_bits_v0Wen = io_fromRename_5_bits_v0Wen;
  assign io_toIntDq1_req_5_bits_vlWen = io_fromRename_5_bits_vlWen;
  assign io_toIntDq1_req_5_bits_flushPipe = io_fromRename_5_bits_flushPipe;
  assign io_toIntDq1_req_5_bits_selImm = io_fromRename_5_bits_selImm;
  assign io_toIntDq1_req_5_bits_imm = io_fromRename_5_bits_imm;
  assign io_toIntDq1_req_5_bits_fpu_typeTagOut = io_fromRename_5_bits_fpu_typeTagOut;
  assign io_toIntDq1_req_5_bits_fpu_wflags = io_fromRename_5_bits_fpu_wflags;
  assign io_toIntDq1_req_5_bits_fpu_typ = io_fromRename_5_bits_fpu_typ;
  assign io_toIntDq1_req_5_bits_fpu_rm = io_fromRename_5_bits_fpu_rm;
  assign io_toIntDq1_req_5_bits_psrc_0 = updatedUop_5_psrc_0;
  assign io_toIntDq1_req_5_bits_psrc_1 = io_fromRename_5_bits_psrc_1;
  assign io_toIntDq1_req_5_bits_pdest = io_fromRename_5_bits_pdest;
  assign io_toIntDq1_req_5_bits_robIdx_flag = io_fromRename_5_bits_robIdx_flag;
  assign io_toIntDq1_req_5_bits_robIdx_value = io_fromRename_5_bits_robIdx_value;
  assign io_toFpDq_needAlloc_0 = io_toFpDq_needAlloc_0_0;
  assign io_toFpDq_needAlloc_1 = io_toFpDq_needAlloc_1_0;
  assign io_toFpDq_needAlloc_2 = io_toFpDq_needAlloc_2_0;
  assign io_toFpDq_needAlloc_3 = io_toFpDq_needAlloc_3_0;
  assign io_toFpDq_needAlloc_4 = io_toFpDq_needAlloc_4_0;
  assign io_toFpDq_needAlloc_5 = io_toFpDq_needAlloc_5_0;
  assign io_toFpDq_req_0_valid = io_toFpDq_needAlloc_0_0 & canEnterDpq & dqCanAccept;
  assign io_toFpDq_req_0_bits_instr = io_fromRename_0_bits_instr;
  assign io_toFpDq_req_0_bits_exceptionVec_0 = io_fromRename_0_bits_exceptionVec_0;
  assign io_toFpDq_req_0_bits_exceptionVec_1 = io_fromRename_0_bits_exceptionVec_1;
  assign io_toFpDq_req_0_bits_exceptionVec_2 = io_fromRename_0_bits_exceptionVec_2;
  assign io_toFpDq_req_0_bits_exceptionVec_3 = io_fromRename_0_bits_exceptionVec_3;
  assign io_toFpDq_req_0_bits_exceptionVec_4 = io_fromRename_0_bits_exceptionVec_4;
  assign io_toFpDq_req_0_bits_exceptionVec_5 = io_fromRename_0_bits_exceptionVec_5;
  assign io_toFpDq_req_0_bits_exceptionVec_6 = io_fromRename_0_bits_exceptionVec_6;
  assign io_toFpDq_req_0_bits_exceptionVec_7 = io_fromRename_0_bits_exceptionVec_7;
  assign io_toFpDq_req_0_bits_exceptionVec_8 = io_fromRename_0_bits_exceptionVec_8;
  assign io_toFpDq_req_0_bits_exceptionVec_9 = io_fromRename_0_bits_exceptionVec_9;
  assign io_toFpDq_req_0_bits_exceptionVec_10 = io_fromRename_0_bits_exceptionVec_10;
  assign io_toFpDq_req_0_bits_exceptionVec_11 = io_fromRename_0_bits_exceptionVec_11;
  assign io_toFpDq_req_0_bits_exceptionVec_12 = io_fromRename_0_bits_exceptionVec_12;
  assign io_toFpDq_req_0_bits_exceptionVec_13 = io_fromRename_0_bits_exceptionVec_13;
  assign io_toFpDq_req_0_bits_exceptionVec_14 = io_fromRename_0_bits_exceptionVec_14;
  assign io_toFpDq_req_0_bits_exceptionVec_15 = io_fromRename_0_bits_exceptionVec_15;
  assign io_toFpDq_req_0_bits_exceptionVec_16 = io_fromRename_0_bits_exceptionVec_16;
  assign io_toFpDq_req_0_bits_exceptionVec_17 = io_fromRename_0_bits_exceptionVec_17;
  assign io_toFpDq_req_0_bits_exceptionVec_18 = io_fromRename_0_bits_exceptionVec_18;
  assign io_toFpDq_req_0_bits_exceptionVec_19 = io_fromRename_0_bits_exceptionVec_19;
  assign io_toFpDq_req_0_bits_exceptionVec_20 = io_fromRename_0_bits_exceptionVec_20;
  assign io_toFpDq_req_0_bits_exceptionVec_21 = io_fromRename_0_bits_exceptionVec_21;
  assign io_toFpDq_req_0_bits_exceptionVec_22 = io_fromRename_0_bits_exceptionVec_22;
  assign io_toFpDq_req_0_bits_exceptionVec_23 = io_fromRename_0_bits_exceptionVec_23;
  assign io_toFpDq_req_0_bits_preDecodeInfo_isRVC =
    io_fromRename_0_bits_preDecodeInfo_isRVC;
  assign io_toFpDq_req_0_bits_ftqPtr_flag = io_fromRename_0_bits_ftqPtr_flag;
  assign io_toFpDq_req_0_bits_ftqPtr_value = io_fromRename_0_bits_ftqPtr_value;
  assign io_toFpDq_req_0_bits_ftqOffset = io_fromRename_0_bits_ftqOffset;
  assign io_toFpDq_req_0_bits_srcType_0 = io_fromRename_0_bits_srcType_0;
  assign io_toFpDq_req_0_bits_srcType_1 = io_fromRename_0_bits_srcType_1;
  assign io_toFpDq_req_0_bits_srcType_2 = io_fromRename_0_bits_srcType_2;
  assign io_toFpDq_req_0_bits_srcType_3 = io_fromRename_0_bits_srcType_3;
  assign io_toFpDq_req_0_bits_srcType_4 = io_fromRename_0_bits_srcType_4;
  assign io_toFpDq_req_0_bits_fuType = io_fromRename_0_bits_fuType;
  assign io_toFpDq_req_0_bits_fuOpType = io_fromRename_0_bits_fuOpType;
  assign io_toFpDq_req_0_bits_rfWen = io_fromRename_0_bits_rfWen;
  assign io_toFpDq_req_0_bits_fpWen = io_fromRename_0_bits_fpWen;
  assign io_toFpDq_req_0_bits_vecWen = io_fromRename_0_bits_vecWen;
  assign io_toFpDq_req_0_bits_v0Wen = io_fromRename_0_bits_v0Wen;
  assign io_toFpDq_req_0_bits_vlWen = io_fromRename_0_bits_vlWen;
  assign io_toFpDq_req_0_bits_selImm = io_fromRename_0_bits_selImm;
  assign io_toFpDq_req_0_bits_imm = io_fromRename_0_bits_imm;
  assign io_toFpDq_req_0_bits_fpu_wflags = io_fromRename_0_bits_fpu_wflags;
  assign io_toFpDq_req_0_bits_fpu_rm = io_fromRename_0_bits_fpu_rm;
  assign io_toFpDq_req_0_bits_vpu_vma = io_fromRename_0_bits_vpu_vma;
  assign io_toFpDq_req_0_bits_vpu_vta = io_fromRename_0_bits_vpu_vta;
  assign io_toFpDq_req_0_bits_vpu_vsew = io_fromRename_0_bits_vpu_vsew;
  assign io_toFpDq_req_0_bits_vpu_vlmul = io_fromRename_0_bits_vpu_vlmul;
  assign io_toFpDq_req_0_bits_vpu_vm = io_fromRename_0_bits_vpu_vm;
  assign io_toFpDq_req_0_bits_vpu_vstart = io_fromRename_0_bits_vpu_vstart;
  assign io_toFpDq_req_0_bits_vpu_fpu_isFoldTo1_2 =
    io_fromRename_0_bits_vpu_fpu_isFoldTo1_2;
  assign io_toFpDq_req_0_bits_vpu_fpu_isFoldTo1_4 =
    io_fromRename_0_bits_vpu_fpu_isFoldTo1_4;
  assign io_toFpDq_req_0_bits_vpu_fpu_isFoldTo1_8 =
    io_fromRename_0_bits_vpu_fpu_isFoldTo1_8;
  assign io_toFpDq_req_0_bits_vpu_vmask = io_fromRename_0_bits_vpu_vmask;
  assign io_toFpDq_req_0_bits_vpu_nf = io_fromRename_0_bits_vpu_nf;
  assign io_toFpDq_req_0_bits_vpu_veew = io_fromRename_0_bits_vpu_veew;
  assign io_toFpDq_req_0_bits_vpu_isExt = io_fromRename_0_bits_vpu_isExt;
  assign io_toFpDq_req_0_bits_vpu_isNarrow = io_fromRename_0_bits_vpu_isNarrow;
  assign io_toFpDq_req_0_bits_vpu_isDstMask = io_fromRename_0_bits_vpu_isDstMask;
  assign io_toFpDq_req_0_bits_vpu_isOpMask = io_fromRename_0_bits_vpu_isOpMask;
  assign io_toFpDq_req_0_bits_vpu_isDependOldvd = io_fromRename_0_bits_vpu_isDependOldvd;
  assign io_toFpDq_req_0_bits_vpu_isWritePartVd = io_fromRename_0_bits_vpu_isWritePartVd;
  assign io_toFpDq_req_0_bits_uopIdx = io_fromRename_0_bits_uopIdx;
  assign io_toFpDq_req_0_bits_lastUop = io_fromRename_0_bits_lastUop;
  assign io_toFpDq_req_0_bits_psrc_0 = updatedUop_0_psrc_0;
  assign io_toFpDq_req_0_bits_psrc_1 = io_fromRename_0_bits_psrc_1;
  assign io_toFpDq_req_0_bits_psrc_2 = io_fromRename_0_bits_psrc_2;
  assign io_toFpDq_req_0_bits_psrc_3 = io_fromRename_0_bits_psrc_3;
  assign io_toFpDq_req_0_bits_psrc_4 = io_fromRename_0_bits_psrc_4;
  assign io_toFpDq_req_0_bits_pdest = io_fromRename_0_bits_pdest;
  assign io_toFpDq_req_0_bits_robIdx_flag = io_fromRename_0_bits_robIdx_flag;
  assign io_toFpDq_req_0_bits_robIdx_value = io_fromRename_0_bits_robIdx_value;
  assign io_toFpDq_req_0_bits_storeSetHit = io_fromRename_0_bits_storeSetHit;
  assign io_toFpDq_req_0_bits_waitForRobIdx_flag = io_lfst_resp_0_bits_robIdx_flag;
  assign io_toFpDq_req_0_bits_waitForRobIdx_value = io_lfst_resp_0_bits_robIdx_value;
  assign io_toFpDq_req_0_bits_loadWaitBit = io_lfst_resp_0_bits_shouldWait;
  assign io_toFpDq_req_0_bits_loadWaitStrict = io_fromRename_0_bits_loadWaitStrict;
  assign io_toFpDq_req_0_bits_numLsElem = io_fromRename_0_bits_numLsElem;
  assign io_toFpDq_req_1_valid = io_toFpDq_needAlloc_1_0 & canEnterDpq_1 & dqCanAccept;
  assign io_toFpDq_req_1_bits_instr = io_fromRename_1_bits_instr;
  assign io_toFpDq_req_1_bits_exceptionVec_0 = io_fromRename_1_bits_exceptionVec_0;
  assign io_toFpDq_req_1_bits_exceptionVec_1 = io_fromRename_1_bits_exceptionVec_1;
  assign io_toFpDq_req_1_bits_exceptionVec_2 = io_fromRename_1_bits_exceptionVec_2;
  assign io_toFpDq_req_1_bits_exceptionVec_3 = io_fromRename_1_bits_exceptionVec_3;
  assign io_toFpDq_req_1_bits_exceptionVec_4 = io_fromRename_1_bits_exceptionVec_4;
  assign io_toFpDq_req_1_bits_exceptionVec_5 = io_fromRename_1_bits_exceptionVec_5;
  assign io_toFpDq_req_1_bits_exceptionVec_6 = io_fromRename_1_bits_exceptionVec_6;
  assign io_toFpDq_req_1_bits_exceptionVec_7 = io_fromRename_1_bits_exceptionVec_7;
  assign io_toFpDq_req_1_bits_exceptionVec_8 = io_fromRename_1_bits_exceptionVec_8;
  assign io_toFpDq_req_1_bits_exceptionVec_9 = io_fromRename_1_bits_exceptionVec_9;
  assign io_toFpDq_req_1_bits_exceptionVec_10 = io_fromRename_1_bits_exceptionVec_10;
  assign io_toFpDq_req_1_bits_exceptionVec_11 = io_fromRename_1_bits_exceptionVec_11;
  assign io_toFpDq_req_1_bits_exceptionVec_12 = io_fromRename_1_bits_exceptionVec_12;
  assign io_toFpDq_req_1_bits_exceptionVec_13 = io_fromRename_1_bits_exceptionVec_13;
  assign io_toFpDq_req_1_bits_exceptionVec_14 = io_fromRename_1_bits_exceptionVec_14;
  assign io_toFpDq_req_1_bits_exceptionVec_15 = io_fromRename_1_bits_exceptionVec_15;
  assign io_toFpDq_req_1_bits_exceptionVec_16 = io_fromRename_1_bits_exceptionVec_16;
  assign io_toFpDq_req_1_bits_exceptionVec_17 = io_fromRename_1_bits_exceptionVec_17;
  assign io_toFpDq_req_1_bits_exceptionVec_18 = io_fromRename_1_bits_exceptionVec_18;
  assign io_toFpDq_req_1_bits_exceptionVec_19 = io_fromRename_1_bits_exceptionVec_19;
  assign io_toFpDq_req_1_bits_exceptionVec_20 = io_fromRename_1_bits_exceptionVec_20;
  assign io_toFpDq_req_1_bits_exceptionVec_21 = io_fromRename_1_bits_exceptionVec_21;
  assign io_toFpDq_req_1_bits_exceptionVec_22 = io_fromRename_1_bits_exceptionVec_22;
  assign io_toFpDq_req_1_bits_exceptionVec_23 = io_fromRename_1_bits_exceptionVec_23;
  assign io_toFpDq_req_1_bits_preDecodeInfo_isRVC =
    io_fromRename_1_bits_preDecodeInfo_isRVC;
  assign io_toFpDq_req_1_bits_ftqPtr_flag = io_fromRename_1_bits_ftqPtr_flag;
  assign io_toFpDq_req_1_bits_ftqPtr_value = io_fromRename_1_bits_ftqPtr_value;
  assign io_toFpDq_req_1_bits_ftqOffset = io_fromRename_1_bits_ftqOffset;
  assign io_toFpDq_req_1_bits_srcType_0 = io_fromRename_1_bits_srcType_0;
  assign io_toFpDq_req_1_bits_srcType_1 = io_fromRename_1_bits_srcType_1;
  assign io_toFpDq_req_1_bits_srcType_2 = io_fromRename_1_bits_srcType_2;
  assign io_toFpDq_req_1_bits_srcType_3 = io_fromRename_1_bits_srcType_3;
  assign io_toFpDq_req_1_bits_srcType_4 = io_fromRename_1_bits_srcType_4;
  assign io_toFpDq_req_1_bits_fuType = io_fromRename_1_bits_fuType;
  assign io_toFpDq_req_1_bits_fuOpType = io_fromRename_1_bits_fuOpType;
  assign io_toFpDq_req_1_bits_rfWen = io_fromRename_1_bits_rfWen;
  assign io_toFpDq_req_1_bits_fpWen = io_fromRename_1_bits_fpWen;
  assign io_toFpDq_req_1_bits_vecWen = io_fromRename_1_bits_vecWen;
  assign io_toFpDq_req_1_bits_v0Wen = io_fromRename_1_bits_v0Wen;
  assign io_toFpDq_req_1_bits_vlWen = io_fromRename_1_bits_vlWen;
  assign io_toFpDq_req_1_bits_selImm = io_fromRename_1_bits_selImm;
  assign io_toFpDq_req_1_bits_imm = io_fromRename_1_bits_imm;
  assign io_toFpDq_req_1_bits_fpu_wflags = io_fromRename_1_bits_fpu_wflags;
  assign io_toFpDq_req_1_bits_fpu_rm = io_fromRename_1_bits_fpu_rm;
  assign io_toFpDq_req_1_bits_vpu_vma = io_fromRename_1_bits_vpu_vma;
  assign io_toFpDq_req_1_bits_vpu_vta = io_fromRename_1_bits_vpu_vta;
  assign io_toFpDq_req_1_bits_vpu_vsew = io_fromRename_1_bits_vpu_vsew;
  assign io_toFpDq_req_1_bits_vpu_vlmul = io_fromRename_1_bits_vpu_vlmul;
  assign io_toFpDq_req_1_bits_vpu_vm = io_fromRename_1_bits_vpu_vm;
  assign io_toFpDq_req_1_bits_vpu_vstart = io_fromRename_1_bits_vpu_vstart;
  assign io_toFpDq_req_1_bits_vpu_fpu_isFoldTo1_2 =
    io_fromRename_1_bits_vpu_fpu_isFoldTo1_2;
  assign io_toFpDq_req_1_bits_vpu_fpu_isFoldTo1_4 =
    io_fromRename_1_bits_vpu_fpu_isFoldTo1_4;
  assign io_toFpDq_req_1_bits_vpu_fpu_isFoldTo1_8 =
    io_fromRename_1_bits_vpu_fpu_isFoldTo1_8;
  assign io_toFpDq_req_1_bits_vpu_vmask = io_fromRename_1_bits_vpu_vmask;
  assign io_toFpDq_req_1_bits_vpu_nf = io_fromRename_1_bits_vpu_nf;
  assign io_toFpDq_req_1_bits_vpu_veew = io_fromRename_1_bits_vpu_veew;
  assign io_toFpDq_req_1_bits_vpu_isExt = io_fromRename_1_bits_vpu_isExt;
  assign io_toFpDq_req_1_bits_vpu_isNarrow = io_fromRename_1_bits_vpu_isNarrow;
  assign io_toFpDq_req_1_bits_vpu_isDstMask = io_fromRename_1_bits_vpu_isDstMask;
  assign io_toFpDq_req_1_bits_vpu_isOpMask = io_fromRename_1_bits_vpu_isOpMask;
  assign io_toFpDq_req_1_bits_vpu_isDependOldvd = io_fromRename_1_bits_vpu_isDependOldvd;
  assign io_toFpDq_req_1_bits_vpu_isWritePartVd = io_fromRename_1_bits_vpu_isWritePartVd;
  assign io_toFpDq_req_1_bits_uopIdx = io_fromRename_1_bits_uopIdx;
  assign io_toFpDq_req_1_bits_lastUop = io_fromRename_1_bits_lastUop;
  assign io_toFpDq_req_1_bits_psrc_0 = updatedUop_1_psrc_0;
  assign io_toFpDq_req_1_bits_psrc_1 = io_fromRename_1_bits_psrc_1;
  assign io_toFpDq_req_1_bits_psrc_2 = io_fromRename_1_bits_psrc_2;
  assign io_toFpDq_req_1_bits_psrc_3 = io_fromRename_1_bits_psrc_3;
  assign io_toFpDq_req_1_bits_psrc_4 = io_fromRename_1_bits_psrc_4;
  assign io_toFpDq_req_1_bits_pdest = io_fromRename_1_bits_pdest;
  assign io_toFpDq_req_1_bits_robIdx_flag = io_fromRename_1_bits_robIdx_flag;
  assign io_toFpDq_req_1_bits_robIdx_value = io_fromRename_1_bits_robIdx_value;
  assign io_toFpDq_req_1_bits_storeSetHit = io_fromRename_1_bits_storeSetHit;
  assign io_toFpDq_req_1_bits_waitForRobIdx_flag = io_lfst_resp_1_bits_robIdx_flag;
  assign io_toFpDq_req_1_bits_waitForRobIdx_value = io_lfst_resp_1_bits_robIdx_value;
  assign io_toFpDq_req_1_bits_loadWaitBit = io_lfst_resp_1_bits_shouldWait;
  assign io_toFpDq_req_1_bits_loadWaitStrict = io_fromRename_1_bits_loadWaitStrict;
  assign io_toFpDq_req_1_bits_numLsElem = io_fromRename_1_bits_numLsElem;
  assign io_toFpDq_req_2_valid = io_toFpDq_needAlloc_2_0 & canEnterDpq_2 & dqCanAccept;
  assign io_toFpDq_req_2_bits_instr = io_fromRename_2_bits_instr;
  assign io_toFpDq_req_2_bits_exceptionVec_0 = io_fromRename_2_bits_exceptionVec_0;
  assign io_toFpDq_req_2_bits_exceptionVec_1 = io_fromRename_2_bits_exceptionVec_1;
  assign io_toFpDq_req_2_bits_exceptionVec_2 = io_fromRename_2_bits_exceptionVec_2;
  assign io_toFpDq_req_2_bits_exceptionVec_3 = io_fromRename_2_bits_exceptionVec_3;
  assign io_toFpDq_req_2_bits_exceptionVec_4 = io_fromRename_2_bits_exceptionVec_4;
  assign io_toFpDq_req_2_bits_exceptionVec_5 = io_fromRename_2_bits_exceptionVec_5;
  assign io_toFpDq_req_2_bits_exceptionVec_6 = io_fromRename_2_bits_exceptionVec_6;
  assign io_toFpDq_req_2_bits_exceptionVec_7 = io_fromRename_2_bits_exceptionVec_7;
  assign io_toFpDq_req_2_bits_exceptionVec_8 = io_fromRename_2_bits_exceptionVec_8;
  assign io_toFpDq_req_2_bits_exceptionVec_9 = io_fromRename_2_bits_exceptionVec_9;
  assign io_toFpDq_req_2_bits_exceptionVec_10 = io_fromRename_2_bits_exceptionVec_10;
  assign io_toFpDq_req_2_bits_exceptionVec_11 = io_fromRename_2_bits_exceptionVec_11;
  assign io_toFpDq_req_2_bits_exceptionVec_12 = io_fromRename_2_bits_exceptionVec_12;
  assign io_toFpDq_req_2_bits_exceptionVec_13 = io_fromRename_2_bits_exceptionVec_13;
  assign io_toFpDq_req_2_bits_exceptionVec_14 = io_fromRename_2_bits_exceptionVec_14;
  assign io_toFpDq_req_2_bits_exceptionVec_15 = io_fromRename_2_bits_exceptionVec_15;
  assign io_toFpDq_req_2_bits_exceptionVec_16 = io_fromRename_2_bits_exceptionVec_16;
  assign io_toFpDq_req_2_bits_exceptionVec_17 = io_fromRename_2_bits_exceptionVec_17;
  assign io_toFpDq_req_2_bits_exceptionVec_18 = io_fromRename_2_bits_exceptionVec_18;
  assign io_toFpDq_req_2_bits_exceptionVec_19 = io_fromRename_2_bits_exceptionVec_19;
  assign io_toFpDq_req_2_bits_exceptionVec_20 = io_fromRename_2_bits_exceptionVec_20;
  assign io_toFpDq_req_2_bits_exceptionVec_21 = io_fromRename_2_bits_exceptionVec_21;
  assign io_toFpDq_req_2_bits_exceptionVec_22 = io_fromRename_2_bits_exceptionVec_22;
  assign io_toFpDq_req_2_bits_exceptionVec_23 = io_fromRename_2_bits_exceptionVec_23;
  assign io_toFpDq_req_2_bits_preDecodeInfo_isRVC =
    io_fromRename_2_bits_preDecodeInfo_isRVC;
  assign io_toFpDq_req_2_bits_ftqPtr_flag = io_fromRename_2_bits_ftqPtr_flag;
  assign io_toFpDq_req_2_bits_ftqPtr_value = io_fromRename_2_bits_ftqPtr_value;
  assign io_toFpDq_req_2_bits_ftqOffset = io_fromRename_2_bits_ftqOffset;
  assign io_toFpDq_req_2_bits_srcType_0 = io_fromRename_2_bits_srcType_0;
  assign io_toFpDq_req_2_bits_srcType_1 = io_fromRename_2_bits_srcType_1;
  assign io_toFpDq_req_2_bits_srcType_2 = io_fromRename_2_bits_srcType_2;
  assign io_toFpDq_req_2_bits_srcType_3 = io_fromRename_2_bits_srcType_3;
  assign io_toFpDq_req_2_bits_srcType_4 = io_fromRename_2_bits_srcType_4;
  assign io_toFpDq_req_2_bits_fuType = io_fromRename_2_bits_fuType;
  assign io_toFpDq_req_2_bits_fuOpType = io_fromRename_2_bits_fuOpType;
  assign io_toFpDq_req_2_bits_rfWen = io_fromRename_2_bits_rfWen;
  assign io_toFpDq_req_2_bits_fpWen = io_fromRename_2_bits_fpWen;
  assign io_toFpDq_req_2_bits_vecWen = io_fromRename_2_bits_vecWen;
  assign io_toFpDq_req_2_bits_v0Wen = io_fromRename_2_bits_v0Wen;
  assign io_toFpDq_req_2_bits_vlWen = io_fromRename_2_bits_vlWen;
  assign io_toFpDq_req_2_bits_selImm = io_fromRename_2_bits_selImm;
  assign io_toFpDq_req_2_bits_imm = io_fromRename_2_bits_imm;
  assign io_toFpDq_req_2_bits_fpu_wflags = io_fromRename_2_bits_fpu_wflags;
  assign io_toFpDq_req_2_bits_fpu_rm = io_fromRename_2_bits_fpu_rm;
  assign io_toFpDq_req_2_bits_vpu_vma = io_fromRename_2_bits_vpu_vma;
  assign io_toFpDq_req_2_bits_vpu_vta = io_fromRename_2_bits_vpu_vta;
  assign io_toFpDq_req_2_bits_vpu_vsew = io_fromRename_2_bits_vpu_vsew;
  assign io_toFpDq_req_2_bits_vpu_vlmul = io_fromRename_2_bits_vpu_vlmul;
  assign io_toFpDq_req_2_bits_vpu_vm = io_fromRename_2_bits_vpu_vm;
  assign io_toFpDq_req_2_bits_vpu_vstart = io_fromRename_2_bits_vpu_vstart;
  assign io_toFpDq_req_2_bits_vpu_fpu_isFoldTo1_2 =
    io_fromRename_2_bits_vpu_fpu_isFoldTo1_2;
  assign io_toFpDq_req_2_bits_vpu_fpu_isFoldTo1_4 =
    io_fromRename_2_bits_vpu_fpu_isFoldTo1_4;
  assign io_toFpDq_req_2_bits_vpu_fpu_isFoldTo1_8 =
    io_fromRename_2_bits_vpu_fpu_isFoldTo1_8;
  assign io_toFpDq_req_2_bits_vpu_vmask = io_fromRename_2_bits_vpu_vmask;
  assign io_toFpDq_req_2_bits_vpu_nf = io_fromRename_2_bits_vpu_nf;
  assign io_toFpDq_req_2_bits_vpu_veew = io_fromRename_2_bits_vpu_veew;
  assign io_toFpDq_req_2_bits_vpu_isExt = io_fromRename_2_bits_vpu_isExt;
  assign io_toFpDq_req_2_bits_vpu_isNarrow = io_fromRename_2_bits_vpu_isNarrow;
  assign io_toFpDq_req_2_bits_vpu_isDstMask = io_fromRename_2_bits_vpu_isDstMask;
  assign io_toFpDq_req_2_bits_vpu_isOpMask = io_fromRename_2_bits_vpu_isOpMask;
  assign io_toFpDq_req_2_bits_vpu_isDependOldvd = io_fromRename_2_bits_vpu_isDependOldvd;
  assign io_toFpDq_req_2_bits_vpu_isWritePartVd = io_fromRename_2_bits_vpu_isWritePartVd;
  assign io_toFpDq_req_2_bits_uopIdx = io_fromRename_2_bits_uopIdx;
  assign io_toFpDq_req_2_bits_lastUop = io_fromRename_2_bits_lastUop;
  assign io_toFpDq_req_2_bits_psrc_0 = updatedUop_2_psrc_0;
  assign io_toFpDq_req_2_bits_psrc_1 = io_fromRename_2_bits_psrc_1;
  assign io_toFpDq_req_2_bits_psrc_2 = io_fromRename_2_bits_psrc_2;
  assign io_toFpDq_req_2_bits_psrc_3 = io_fromRename_2_bits_psrc_3;
  assign io_toFpDq_req_2_bits_psrc_4 = io_fromRename_2_bits_psrc_4;
  assign io_toFpDq_req_2_bits_pdest = io_fromRename_2_bits_pdest;
  assign io_toFpDq_req_2_bits_robIdx_flag = io_fromRename_2_bits_robIdx_flag;
  assign io_toFpDq_req_2_bits_robIdx_value = io_fromRename_2_bits_robIdx_value;
  assign io_toFpDq_req_2_bits_storeSetHit = io_fromRename_2_bits_storeSetHit;
  assign io_toFpDq_req_2_bits_waitForRobIdx_flag = io_lfst_resp_2_bits_robIdx_flag;
  assign io_toFpDq_req_2_bits_waitForRobIdx_value = io_lfst_resp_2_bits_robIdx_value;
  assign io_toFpDq_req_2_bits_loadWaitBit = io_lfst_resp_2_bits_shouldWait;
  assign io_toFpDq_req_2_bits_loadWaitStrict = io_fromRename_2_bits_loadWaitStrict;
  assign io_toFpDq_req_2_bits_numLsElem = io_fromRename_2_bits_numLsElem;
  assign io_toFpDq_req_3_valid = io_toFpDq_needAlloc_3_0 & canEnterDpq_3 & dqCanAccept;
  assign io_toFpDq_req_3_bits_instr = io_fromRename_3_bits_instr;
  assign io_toFpDq_req_3_bits_exceptionVec_0 = io_fromRename_3_bits_exceptionVec_0;
  assign io_toFpDq_req_3_bits_exceptionVec_1 = io_fromRename_3_bits_exceptionVec_1;
  assign io_toFpDq_req_3_bits_exceptionVec_2 = io_fromRename_3_bits_exceptionVec_2;
  assign io_toFpDq_req_3_bits_exceptionVec_3 = io_fromRename_3_bits_exceptionVec_3;
  assign io_toFpDq_req_3_bits_exceptionVec_4 = io_fromRename_3_bits_exceptionVec_4;
  assign io_toFpDq_req_3_bits_exceptionVec_5 = io_fromRename_3_bits_exceptionVec_5;
  assign io_toFpDq_req_3_bits_exceptionVec_6 = io_fromRename_3_bits_exceptionVec_6;
  assign io_toFpDq_req_3_bits_exceptionVec_7 = io_fromRename_3_bits_exceptionVec_7;
  assign io_toFpDq_req_3_bits_exceptionVec_8 = io_fromRename_3_bits_exceptionVec_8;
  assign io_toFpDq_req_3_bits_exceptionVec_9 = io_fromRename_3_bits_exceptionVec_9;
  assign io_toFpDq_req_3_bits_exceptionVec_10 = io_fromRename_3_bits_exceptionVec_10;
  assign io_toFpDq_req_3_bits_exceptionVec_11 = io_fromRename_3_bits_exceptionVec_11;
  assign io_toFpDq_req_3_bits_exceptionVec_12 = io_fromRename_3_bits_exceptionVec_12;
  assign io_toFpDq_req_3_bits_exceptionVec_13 = io_fromRename_3_bits_exceptionVec_13;
  assign io_toFpDq_req_3_bits_exceptionVec_14 = io_fromRename_3_bits_exceptionVec_14;
  assign io_toFpDq_req_3_bits_exceptionVec_15 = io_fromRename_3_bits_exceptionVec_15;
  assign io_toFpDq_req_3_bits_exceptionVec_16 = io_fromRename_3_bits_exceptionVec_16;
  assign io_toFpDq_req_3_bits_exceptionVec_17 = io_fromRename_3_bits_exceptionVec_17;
  assign io_toFpDq_req_3_bits_exceptionVec_18 = io_fromRename_3_bits_exceptionVec_18;
  assign io_toFpDq_req_3_bits_exceptionVec_19 = io_fromRename_3_bits_exceptionVec_19;
  assign io_toFpDq_req_3_bits_exceptionVec_20 = io_fromRename_3_bits_exceptionVec_20;
  assign io_toFpDq_req_3_bits_exceptionVec_21 = io_fromRename_3_bits_exceptionVec_21;
  assign io_toFpDq_req_3_bits_exceptionVec_22 = io_fromRename_3_bits_exceptionVec_22;
  assign io_toFpDq_req_3_bits_exceptionVec_23 = io_fromRename_3_bits_exceptionVec_23;
  assign io_toFpDq_req_3_bits_preDecodeInfo_isRVC =
    io_fromRename_3_bits_preDecodeInfo_isRVC;
  assign io_toFpDq_req_3_bits_ftqPtr_flag = io_fromRename_3_bits_ftqPtr_flag;
  assign io_toFpDq_req_3_bits_ftqPtr_value = io_fromRename_3_bits_ftqPtr_value;
  assign io_toFpDq_req_3_bits_ftqOffset = io_fromRename_3_bits_ftqOffset;
  assign io_toFpDq_req_3_bits_srcType_0 = io_fromRename_3_bits_srcType_0;
  assign io_toFpDq_req_3_bits_srcType_1 = io_fromRename_3_bits_srcType_1;
  assign io_toFpDq_req_3_bits_srcType_2 = io_fromRename_3_bits_srcType_2;
  assign io_toFpDq_req_3_bits_srcType_3 = io_fromRename_3_bits_srcType_3;
  assign io_toFpDq_req_3_bits_srcType_4 = io_fromRename_3_bits_srcType_4;
  assign io_toFpDq_req_3_bits_fuType = io_fromRename_3_bits_fuType;
  assign io_toFpDq_req_3_bits_fuOpType = io_fromRename_3_bits_fuOpType;
  assign io_toFpDq_req_3_bits_rfWen = io_fromRename_3_bits_rfWen;
  assign io_toFpDq_req_3_bits_fpWen = io_fromRename_3_bits_fpWen;
  assign io_toFpDq_req_3_bits_vecWen = io_fromRename_3_bits_vecWen;
  assign io_toFpDq_req_3_bits_v0Wen = io_fromRename_3_bits_v0Wen;
  assign io_toFpDq_req_3_bits_vlWen = io_fromRename_3_bits_vlWen;
  assign io_toFpDq_req_3_bits_selImm = io_fromRename_3_bits_selImm;
  assign io_toFpDq_req_3_bits_imm = io_fromRename_3_bits_imm;
  assign io_toFpDq_req_3_bits_fpu_wflags = io_fromRename_3_bits_fpu_wflags;
  assign io_toFpDq_req_3_bits_fpu_rm = io_fromRename_3_bits_fpu_rm;
  assign io_toFpDq_req_3_bits_vpu_vma = io_fromRename_3_bits_vpu_vma;
  assign io_toFpDq_req_3_bits_vpu_vta = io_fromRename_3_bits_vpu_vta;
  assign io_toFpDq_req_3_bits_vpu_vsew = io_fromRename_3_bits_vpu_vsew;
  assign io_toFpDq_req_3_bits_vpu_vlmul = io_fromRename_3_bits_vpu_vlmul;
  assign io_toFpDq_req_3_bits_vpu_vm = io_fromRename_3_bits_vpu_vm;
  assign io_toFpDq_req_3_bits_vpu_vstart = io_fromRename_3_bits_vpu_vstart;
  assign io_toFpDq_req_3_bits_vpu_fpu_isFoldTo1_2 =
    io_fromRename_3_bits_vpu_fpu_isFoldTo1_2;
  assign io_toFpDq_req_3_bits_vpu_fpu_isFoldTo1_4 =
    io_fromRename_3_bits_vpu_fpu_isFoldTo1_4;
  assign io_toFpDq_req_3_bits_vpu_fpu_isFoldTo1_8 =
    io_fromRename_3_bits_vpu_fpu_isFoldTo1_8;
  assign io_toFpDq_req_3_bits_vpu_vmask = io_fromRename_3_bits_vpu_vmask;
  assign io_toFpDq_req_3_bits_vpu_nf = io_fromRename_3_bits_vpu_nf;
  assign io_toFpDq_req_3_bits_vpu_veew = io_fromRename_3_bits_vpu_veew;
  assign io_toFpDq_req_3_bits_vpu_isExt = io_fromRename_3_bits_vpu_isExt;
  assign io_toFpDq_req_3_bits_vpu_isNarrow = io_fromRename_3_bits_vpu_isNarrow;
  assign io_toFpDq_req_3_bits_vpu_isDstMask = io_fromRename_3_bits_vpu_isDstMask;
  assign io_toFpDq_req_3_bits_vpu_isOpMask = io_fromRename_3_bits_vpu_isOpMask;
  assign io_toFpDq_req_3_bits_vpu_isDependOldvd = io_fromRename_3_bits_vpu_isDependOldvd;
  assign io_toFpDq_req_3_bits_vpu_isWritePartVd = io_fromRename_3_bits_vpu_isWritePartVd;
  assign io_toFpDq_req_3_bits_uopIdx = io_fromRename_3_bits_uopIdx;
  assign io_toFpDq_req_3_bits_lastUop = io_fromRename_3_bits_lastUop;
  assign io_toFpDq_req_3_bits_psrc_0 = updatedUop_3_psrc_0;
  assign io_toFpDq_req_3_bits_psrc_1 = io_fromRename_3_bits_psrc_1;
  assign io_toFpDq_req_3_bits_psrc_2 = io_fromRename_3_bits_psrc_2;
  assign io_toFpDq_req_3_bits_psrc_3 = io_fromRename_3_bits_psrc_3;
  assign io_toFpDq_req_3_bits_psrc_4 = io_fromRename_3_bits_psrc_4;
  assign io_toFpDq_req_3_bits_pdest = io_fromRename_3_bits_pdest;
  assign io_toFpDq_req_3_bits_robIdx_flag = io_fromRename_3_bits_robIdx_flag;
  assign io_toFpDq_req_3_bits_robIdx_value = io_fromRename_3_bits_robIdx_value;
  assign io_toFpDq_req_3_bits_storeSetHit = io_fromRename_3_bits_storeSetHit;
  assign io_toFpDq_req_3_bits_waitForRobIdx_flag = io_lfst_resp_3_bits_robIdx_flag;
  assign io_toFpDq_req_3_bits_waitForRobIdx_value = io_lfst_resp_3_bits_robIdx_value;
  assign io_toFpDq_req_3_bits_loadWaitBit = io_lfst_resp_3_bits_shouldWait;
  assign io_toFpDq_req_3_bits_loadWaitStrict = io_fromRename_3_bits_loadWaitStrict;
  assign io_toFpDq_req_3_bits_numLsElem = io_fromRename_3_bits_numLsElem;
  assign io_toFpDq_req_4_valid = io_toFpDq_needAlloc_4_0 & canEnterDpq_4 & dqCanAccept;
  assign io_toFpDq_req_4_bits_instr = io_fromRename_4_bits_instr;
  assign io_toFpDq_req_4_bits_exceptionVec_0 = io_fromRename_4_bits_exceptionVec_0;
  assign io_toFpDq_req_4_bits_exceptionVec_1 = io_fromRename_4_bits_exceptionVec_1;
  assign io_toFpDq_req_4_bits_exceptionVec_2 = io_fromRename_4_bits_exceptionVec_2;
  assign io_toFpDq_req_4_bits_exceptionVec_3 = io_fromRename_4_bits_exceptionVec_3;
  assign io_toFpDq_req_4_bits_exceptionVec_4 = io_fromRename_4_bits_exceptionVec_4;
  assign io_toFpDq_req_4_bits_exceptionVec_5 = io_fromRename_4_bits_exceptionVec_5;
  assign io_toFpDq_req_4_bits_exceptionVec_6 = io_fromRename_4_bits_exceptionVec_6;
  assign io_toFpDq_req_4_bits_exceptionVec_7 = io_fromRename_4_bits_exceptionVec_7;
  assign io_toFpDq_req_4_bits_exceptionVec_8 = io_fromRename_4_bits_exceptionVec_8;
  assign io_toFpDq_req_4_bits_exceptionVec_9 = io_fromRename_4_bits_exceptionVec_9;
  assign io_toFpDq_req_4_bits_exceptionVec_10 = io_fromRename_4_bits_exceptionVec_10;
  assign io_toFpDq_req_4_bits_exceptionVec_11 = io_fromRename_4_bits_exceptionVec_11;
  assign io_toFpDq_req_4_bits_exceptionVec_12 = io_fromRename_4_bits_exceptionVec_12;
  assign io_toFpDq_req_4_bits_exceptionVec_13 = io_fromRename_4_bits_exceptionVec_13;
  assign io_toFpDq_req_4_bits_exceptionVec_14 = io_fromRename_4_bits_exceptionVec_14;
  assign io_toFpDq_req_4_bits_exceptionVec_15 = io_fromRename_4_bits_exceptionVec_15;
  assign io_toFpDq_req_4_bits_exceptionVec_16 = io_fromRename_4_bits_exceptionVec_16;
  assign io_toFpDq_req_4_bits_exceptionVec_17 = io_fromRename_4_bits_exceptionVec_17;
  assign io_toFpDq_req_4_bits_exceptionVec_18 = io_fromRename_4_bits_exceptionVec_18;
  assign io_toFpDq_req_4_bits_exceptionVec_19 = io_fromRename_4_bits_exceptionVec_19;
  assign io_toFpDq_req_4_bits_exceptionVec_20 = io_fromRename_4_bits_exceptionVec_20;
  assign io_toFpDq_req_4_bits_exceptionVec_21 = io_fromRename_4_bits_exceptionVec_21;
  assign io_toFpDq_req_4_bits_exceptionVec_22 = io_fromRename_4_bits_exceptionVec_22;
  assign io_toFpDq_req_4_bits_exceptionVec_23 = io_fromRename_4_bits_exceptionVec_23;
  assign io_toFpDq_req_4_bits_preDecodeInfo_isRVC =
    io_fromRename_4_bits_preDecodeInfo_isRVC;
  assign io_toFpDq_req_4_bits_ftqPtr_flag = io_fromRename_4_bits_ftqPtr_flag;
  assign io_toFpDq_req_4_bits_ftqPtr_value = io_fromRename_4_bits_ftqPtr_value;
  assign io_toFpDq_req_4_bits_ftqOffset = io_fromRename_4_bits_ftqOffset;
  assign io_toFpDq_req_4_bits_srcType_0 = io_fromRename_4_bits_srcType_0;
  assign io_toFpDq_req_4_bits_srcType_1 = io_fromRename_4_bits_srcType_1;
  assign io_toFpDq_req_4_bits_srcType_2 = io_fromRename_4_bits_srcType_2;
  assign io_toFpDq_req_4_bits_srcType_3 = io_fromRename_4_bits_srcType_3;
  assign io_toFpDq_req_4_bits_srcType_4 = io_fromRename_4_bits_srcType_4;
  assign io_toFpDq_req_4_bits_fuType = io_fromRename_4_bits_fuType;
  assign io_toFpDq_req_4_bits_fuOpType = io_fromRename_4_bits_fuOpType;
  assign io_toFpDq_req_4_bits_rfWen = io_fromRename_4_bits_rfWen;
  assign io_toFpDq_req_4_bits_fpWen = io_fromRename_4_bits_fpWen;
  assign io_toFpDq_req_4_bits_vecWen = io_fromRename_4_bits_vecWen;
  assign io_toFpDq_req_4_bits_v0Wen = io_fromRename_4_bits_v0Wen;
  assign io_toFpDq_req_4_bits_vlWen = io_fromRename_4_bits_vlWen;
  assign io_toFpDq_req_4_bits_selImm = io_fromRename_4_bits_selImm;
  assign io_toFpDq_req_4_bits_imm = io_fromRename_4_bits_imm;
  assign io_toFpDq_req_4_bits_fpu_wflags = io_fromRename_4_bits_fpu_wflags;
  assign io_toFpDq_req_4_bits_fpu_rm = io_fromRename_4_bits_fpu_rm;
  assign io_toFpDq_req_4_bits_vpu_vma = io_fromRename_4_bits_vpu_vma;
  assign io_toFpDq_req_4_bits_vpu_vta = io_fromRename_4_bits_vpu_vta;
  assign io_toFpDq_req_4_bits_vpu_vsew = io_fromRename_4_bits_vpu_vsew;
  assign io_toFpDq_req_4_bits_vpu_vlmul = io_fromRename_4_bits_vpu_vlmul;
  assign io_toFpDq_req_4_bits_vpu_vm = io_fromRename_4_bits_vpu_vm;
  assign io_toFpDq_req_4_bits_vpu_vstart = io_fromRename_4_bits_vpu_vstart;
  assign io_toFpDq_req_4_bits_vpu_fpu_isFoldTo1_2 =
    io_fromRename_4_bits_vpu_fpu_isFoldTo1_2;
  assign io_toFpDq_req_4_bits_vpu_fpu_isFoldTo1_4 =
    io_fromRename_4_bits_vpu_fpu_isFoldTo1_4;
  assign io_toFpDq_req_4_bits_vpu_fpu_isFoldTo1_8 =
    io_fromRename_4_bits_vpu_fpu_isFoldTo1_8;
  assign io_toFpDq_req_4_bits_vpu_vmask = io_fromRename_4_bits_vpu_vmask;
  assign io_toFpDq_req_4_bits_vpu_nf = io_fromRename_4_bits_vpu_nf;
  assign io_toFpDq_req_4_bits_vpu_veew = io_fromRename_4_bits_vpu_veew;
  assign io_toFpDq_req_4_bits_vpu_isExt = io_fromRename_4_bits_vpu_isExt;
  assign io_toFpDq_req_4_bits_vpu_isNarrow = io_fromRename_4_bits_vpu_isNarrow;
  assign io_toFpDq_req_4_bits_vpu_isDstMask = io_fromRename_4_bits_vpu_isDstMask;
  assign io_toFpDq_req_4_bits_vpu_isOpMask = io_fromRename_4_bits_vpu_isOpMask;
  assign io_toFpDq_req_4_bits_vpu_isDependOldvd = io_fromRename_4_bits_vpu_isDependOldvd;
  assign io_toFpDq_req_4_bits_vpu_isWritePartVd = io_fromRename_4_bits_vpu_isWritePartVd;
  assign io_toFpDq_req_4_bits_uopIdx = io_fromRename_4_bits_uopIdx;
  assign io_toFpDq_req_4_bits_lastUop = io_fromRename_4_bits_lastUop;
  assign io_toFpDq_req_4_bits_psrc_0 = updatedUop_4_psrc_0;
  assign io_toFpDq_req_4_bits_psrc_1 = io_fromRename_4_bits_psrc_1;
  assign io_toFpDq_req_4_bits_psrc_2 = io_fromRename_4_bits_psrc_2;
  assign io_toFpDq_req_4_bits_psrc_3 = io_fromRename_4_bits_psrc_3;
  assign io_toFpDq_req_4_bits_psrc_4 = io_fromRename_4_bits_psrc_4;
  assign io_toFpDq_req_4_bits_pdest = io_fromRename_4_bits_pdest;
  assign io_toFpDq_req_4_bits_robIdx_flag = io_fromRename_4_bits_robIdx_flag;
  assign io_toFpDq_req_4_bits_robIdx_value = io_fromRename_4_bits_robIdx_value;
  assign io_toFpDq_req_4_bits_storeSetHit = io_fromRename_4_bits_storeSetHit;
  assign io_toFpDq_req_4_bits_waitForRobIdx_flag = io_lfst_resp_4_bits_robIdx_flag;
  assign io_toFpDq_req_4_bits_waitForRobIdx_value = io_lfst_resp_4_bits_robIdx_value;
  assign io_toFpDq_req_4_bits_loadWaitBit = io_lfst_resp_4_bits_shouldWait;
  assign io_toFpDq_req_4_bits_loadWaitStrict = io_fromRename_4_bits_loadWaitStrict;
  assign io_toFpDq_req_4_bits_numLsElem = io_fromRename_4_bits_numLsElem;
  assign io_toFpDq_req_5_valid = io_toFpDq_needAlloc_5_0 & canEnterDpq_5 & dqCanAccept;
  assign io_toFpDq_req_5_bits_instr = io_fromRename_5_bits_instr;
  assign io_toFpDq_req_5_bits_exceptionVec_0 = io_fromRename_5_bits_exceptionVec_0;
  assign io_toFpDq_req_5_bits_exceptionVec_1 = io_fromRename_5_bits_exceptionVec_1;
  assign io_toFpDq_req_5_bits_exceptionVec_2 = io_fromRename_5_bits_exceptionVec_2;
  assign io_toFpDq_req_5_bits_exceptionVec_3 = io_fromRename_5_bits_exceptionVec_3;
  assign io_toFpDq_req_5_bits_exceptionVec_4 = io_fromRename_5_bits_exceptionVec_4;
  assign io_toFpDq_req_5_bits_exceptionVec_5 = io_fromRename_5_bits_exceptionVec_5;
  assign io_toFpDq_req_5_bits_exceptionVec_6 = io_fromRename_5_bits_exceptionVec_6;
  assign io_toFpDq_req_5_bits_exceptionVec_7 = io_fromRename_5_bits_exceptionVec_7;
  assign io_toFpDq_req_5_bits_exceptionVec_8 = io_fromRename_5_bits_exceptionVec_8;
  assign io_toFpDq_req_5_bits_exceptionVec_9 = io_fromRename_5_bits_exceptionVec_9;
  assign io_toFpDq_req_5_bits_exceptionVec_10 = io_fromRename_5_bits_exceptionVec_10;
  assign io_toFpDq_req_5_bits_exceptionVec_11 = io_fromRename_5_bits_exceptionVec_11;
  assign io_toFpDq_req_5_bits_exceptionVec_12 = io_fromRename_5_bits_exceptionVec_12;
  assign io_toFpDq_req_5_bits_exceptionVec_13 = io_fromRename_5_bits_exceptionVec_13;
  assign io_toFpDq_req_5_bits_exceptionVec_14 = io_fromRename_5_bits_exceptionVec_14;
  assign io_toFpDq_req_5_bits_exceptionVec_15 = io_fromRename_5_bits_exceptionVec_15;
  assign io_toFpDq_req_5_bits_exceptionVec_16 = io_fromRename_5_bits_exceptionVec_16;
  assign io_toFpDq_req_5_bits_exceptionVec_17 = io_fromRename_5_bits_exceptionVec_17;
  assign io_toFpDq_req_5_bits_exceptionVec_18 = io_fromRename_5_bits_exceptionVec_18;
  assign io_toFpDq_req_5_bits_exceptionVec_19 = io_fromRename_5_bits_exceptionVec_19;
  assign io_toFpDq_req_5_bits_exceptionVec_20 = io_fromRename_5_bits_exceptionVec_20;
  assign io_toFpDq_req_5_bits_exceptionVec_21 = io_fromRename_5_bits_exceptionVec_21;
  assign io_toFpDq_req_5_bits_exceptionVec_22 = io_fromRename_5_bits_exceptionVec_22;
  assign io_toFpDq_req_5_bits_exceptionVec_23 = io_fromRename_5_bits_exceptionVec_23;
  assign io_toFpDq_req_5_bits_preDecodeInfo_isRVC =
    io_fromRename_5_bits_preDecodeInfo_isRVC;
  assign io_toFpDq_req_5_bits_ftqPtr_flag = io_fromRename_5_bits_ftqPtr_flag;
  assign io_toFpDq_req_5_bits_ftqPtr_value = io_fromRename_5_bits_ftqPtr_value;
  assign io_toFpDq_req_5_bits_ftqOffset = io_fromRename_5_bits_ftqOffset;
  assign io_toFpDq_req_5_bits_srcType_0 = io_fromRename_5_bits_srcType_0;
  assign io_toFpDq_req_5_bits_srcType_1 = io_fromRename_5_bits_srcType_1;
  assign io_toFpDq_req_5_bits_srcType_2 = io_fromRename_5_bits_srcType_2;
  assign io_toFpDq_req_5_bits_srcType_3 = io_fromRename_5_bits_srcType_3;
  assign io_toFpDq_req_5_bits_srcType_4 = io_fromRename_5_bits_srcType_4;
  assign io_toFpDq_req_5_bits_fuType = io_fromRename_5_bits_fuType;
  assign io_toFpDq_req_5_bits_fuOpType = io_fromRename_5_bits_fuOpType;
  assign io_toFpDq_req_5_bits_rfWen = io_fromRename_5_bits_rfWen;
  assign io_toFpDq_req_5_bits_fpWen = io_fromRename_5_bits_fpWen;
  assign io_toFpDq_req_5_bits_vecWen = io_fromRename_5_bits_vecWen;
  assign io_toFpDq_req_5_bits_v0Wen = io_fromRename_5_bits_v0Wen;
  assign io_toFpDq_req_5_bits_vlWen = io_fromRename_5_bits_vlWen;
  assign io_toFpDq_req_5_bits_selImm = io_fromRename_5_bits_selImm;
  assign io_toFpDq_req_5_bits_imm = io_fromRename_5_bits_imm;
  assign io_toFpDq_req_5_bits_fpu_wflags = io_fromRename_5_bits_fpu_wflags;
  assign io_toFpDq_req_5_bits_fpu_rm = io_fromRename_5_bits_fpu_rm;
  assign io_toFpDq_req_5_bits_vpu_vma = io_fromRename_5_bits_vpu_vma;
  assign io_toFpDq_req_5_bits_vpu_vta = io_fromRename_5_bits_vpu_vta;
  assign io_toFpDq_req_5_bits_vpu_vsew = io_fromRename_5_bits_vpu_vsew;
  assign io_toFpDq_req_5_bits_vpu_vlmul = io_fromRename_5_bits_vpu_vlmul;
  assign io_toFpDq_req_5_bits_vpu_vm = io_fromRename_5_bits_vpu_vm;
  assign io_toFpDq_req_5_bits_vpu_vstart = io_fromRename_5_bits_vpu_vstart;
  assign io_toFpDq_req_5_bits_vpu_fpu_isFoldTo1_2 =
    io_fromRename_5_bits_vpu_fpu_isFoldTo1_2;
  assign io_toFpDq_req_5_bits_vpu_fpu_isFoldTo1_4 =
    io_fromRename_5_bits_vpu_fpu_isFoldTo1_4;
  assign io_toFpDq_req_5_bits_vpu_fpu_isFoldTo1_8 =
    io_fromRename_5_bits_vpu_fpu_isFoldTo1_8;
  assign io_toFpDq_req_5_bits_vpu_vmask = io_fromRename_5_bits_vpu_vmask;
  assign io_toFpDq_req_5_bits_vpu_nf = io_fromRename_5_bits_vpu_nf;
  assign io_toFpDq_req_5_bits_vpu_veew = io_fromRename_5_bits_vpu_veew;
  assign io_toFpDq_req_5_bits_vpu_isExt = io_fromRename_5_bits_vpu_isExt;
  assign io_toFpDq_req_5_bits_vpu_isNarrow = io_fromRename_5_bits_vpu_isNarrow;
  assign io_toFpDq_req_5_bits_vpu_isDstMask = io_fromRename_5_bits_vpu_isDstMask;
  assign io_toFpDq_req_5_bits_vpu_isOpMask = io_fromRename_5_bits_vpu_isOpMask;
  assign io_toFpDq_req_5_bits_vpu_isDependOldvd = io_fromRename_5_bits_vpu_isDependOldvd;
  assign io_toFpDq_req_5_bits_vpu_isWritePartVd = io_fromRename_5_bits_vpu_isWritePartVd;
  assign io_toFpDq_req_5_bits_uopIdx = io_fromRename_5_bits_uopIdx;
  assign io_toFpDq_req_5_bits_lastUop = io_fromRename_5_bits_lastUop;
  assign io_toFpDq_req_5_bits_psrc_0 = updatedUop_5_psrc_0;
  assign io_toFpDq_req_5_bits_psrc_1 = io_fromRename_5_bits_psrc_1;
  assign io_toFpDq_req_5_bits_psrc_2 = io_fromRename_5_bits_psrc_2;
  assign io_toFpDq_req_5_bits_psrc_3 = io_fromRename_5_bits_psrc_3;
  assign io_toFpDq_req_5_bits_psrc_4 = io_fromRename_5_bits_psrc_4;
  assign io_toFpDq_req_5_bits_pdest = io_fromRename_5_bits_pdest;
  assign io_toFpDq_req_5_bits_robIdx_flag = io_fromRename_5_bits_robIdx_flag;
  assign io_toFpDq_req_5_bits_robIdx_value = io_fromRename_5_bits_robIdx_value;
  assign io_toFpDq_req_5_bits_storeSetHit = io_fromRename_5_bits_storeSetHit;
  assign io_toFpDq_req_5_bits_waitForRobIdx_flag = io_lfst_resp_5_bits_robIdx_flag;
  assign io_toFpDq_req_5_bits_waitForRobIdx_value = io_lfst_resp_5_bits_robIdx_value;
  assign io_toFpDq_req_5_bits_loadWaitBit = io_lfst_resp_5_bits_shouldWait;
  assign io_toFpDq_req_5_bits_loadWaitStrict = io_fromRename_5_bits_loadWaitStrict;
  assign io_toFpDq_req_5_bits_numLsElem = io_fromRename_5_bits_numLsElem;
  assign io_toVecDq_needAlloc_0 = io_toVecDq_needAlloc_0_0;
  assign io_toVecDq_needAlloc_1 = io_toVecDq_needAlloc_1_0;
  assign io_toVecDq_needAlloc_2 = io_toVecDq_needAlloc_2_0;
  assign io_toVecDq_needAlloc_3 = io_toVecDq_needAlloc_3_0;
  assign io_toVecDq_needAlloc_4 = io_toVecDq_needAlloc_4_0;
  assign io_toVecDq_needAlloc_5 = io_toVecDq_needAlloc_5_0;
  assign io_toVecDq_req_0_valid = io_toVecDq_needAlloc_0_0 & canEnterDpq & dqCanAccept;
  assign io_toVecDq_req_0_bits_instr = io_fromRename_0_bits_instr;
  assign io_toVecDq_req_0_bits_exceptionVec_0 = io_fromRename_0_bits_exceptionVec_0;
  assign io_toVecDq_req_0_bits_exceptionVec_1 = io_fromRename_0_bits_exceptionVec_1;
  assign io_toVecDq_req_0_bits_exceptionVec_2 = io_fromRename_0_bits_exceptionVec_2;
  assign io_toVecDq_req_0_bits_exceptionVec_3 = io_fromRename_0_bits_exceptionVec_3;
  assign io_toVecDq_req_0_bits_exceptionVec_4 = io_fromRename_0_bits_exceptionVec_4;
  assign io_toVecDq_req_0_bits_exceptionVec_5 = io_fromRename_0_bits_exceptionVec_5;
  assign io_toVecDq_req_0_bits_exceptionVec_6 = io_fromRename_0_bits_exceptionVec_6;
  assign io_toVecDq_req_0_bits_exceptionVec_7 = io_fromRename_0_bits_exceptionVec_7;
  assign io_toVecDq_req_0_bits_exceptionVec_8 = io_fromRename_0_bits_exceptionVec_8;
  assign io_toVecDq_req_0_bits_exceptionVec_9 = io_fromRename_0_bits_exceptionVec_9;
  assign io_toVecDq_req_0_bits_exceptionVec_10 = io_fromRename_0_bits_exceptionVec_10;
  assign io_toVecDq_req_0_bits_exceptionVec_11 = io_fromRename_0_bits_exceptionVec_11;
  assign io_toVecDq_req_0_bits_exceptionVec_12 = io_fromRename_0_bits_exceptionVec_12;
  assign io_toVecDq_req_0_bits_exceptionVec_13 = io_fromRename_0_bits_exceptionVec_13;
  assign io_toVecDq_req_0_bits_exceptionVec_14 = io_fromRename_0_bits_exceptionVec_14;
  assign io_toVecDq_req_0_bits_exceptionVec_15 = io_fromRename_0_bits_exceptionVec_15;
  assign io_toVecDq_req_0_bits_exceptionVec_16 = io_fromRename_0_bits_exceptionVec_16;
  assign io_toVecDq_req_0_bits_exceptionVec_17 = io_fromRename_0_bits_exceptionVec_17;
  assign io_toVecDq_req_0_bits_exceptionVec_18 = io_fromRename_0_bits_exceptionVec_18;
  assign io_toVecDq_req_0_bits_exceptionVec_19 = io_fromRename_0_bits_exceptionVec_19;
  assign io_toVecDq_req_0_bits_exceptionVec_20 = io_fromRename_0_bits_exceptionVec_20;
  assign io_toVecDq_req_0_bits_exceptionVec_21 = io_fromRename_0_bits_exceptionVec_21;
  assign io_toVecDq_req_0_bits_exceptionVec_22 = io_fromRename_0_bits_exceptionVec_22;
  assign io_toVecDq_req_0_bits_exceptionVec_23 = io_fromRename_0_bits_exceptionVec_23;
  assign io_toVecDq_req_0_bits_preDecodeInfo_isRVC =
    io_fromRename_0_bits_preDecodeInfo_isRVC;
  assign io_toVecDq_req_0_bits_ftqPtr_flag = io_fromRename_0_bits_ftqPtr_flag;
  assign io_toVecDq_req_0_bits_ftqPtr_value = io_fromRename_0_bits_ftqPtr_value;
  assign io_toVecDq_req_0_bits_ftqOffset = io_fromRename_0_bits_ftqOffset;
  assign io_toVecDq_req_0_bits_srcType_0 = io_fromRename_0_bits_srcType_0;
  assign io_toVecDq_req_0_bits_srcType_1 = io_fromRename_0_bits_srcType_1;
  assign io_toVecDq_req_0_bits_srcType_2 = io_fromRename_0_bits_srcType_2;
  assign io_toVecDq_req_0_bits_srcType_3 = io_fromRename_0_bits_srcType_3;
  assign io_toVecDq_req_0_bits_srcType_4 = io_fromRename_0_bits_srcType_4;
  assign io_toVecDq_req_0_bits_fuType = io_fromRename_0_bits_fuType;
  assign io_toVecDq_req_0_bits_fuOpType = io_fromRename_0_bits_fuOpType;
  assign io_toVecDq_req_0_bits_rfWen = io_fromRename_0_bits_rfWen;
  assign io_toVecDq_req_0_bits_fpWen = io_fromRename_0_bits_fpWen;
  assign io_toVecDq_req_0_bits_vecWen = io_fromRename_0_bits_vecWen;
  assign io_toVecDq_req_0_bits_v0Wen = io_fromRename_0_bits_v0Wen;
  assign io_toVecDq_req_0_bits_vlWen = io_fromRename_0_bits_vlWen;
  assign io_toVecDq_req_0_bits_selImm = io_fromRename_0_bits_selImm;
  assign io_toVecDq_req_0_bits_imm = io_fromRename_0_bits_imm;
  assign io_toVecDq_req_0_bits_fpu_wflags = io_fromRename_0_bits_fpu_wflags;
  assign io_toVecDq_req_0_bits_fpu_rm = io_fromRename_0_bits_fpu_rm;
  assign io_toVecDq_req_0_bits_vpu_vma = io_fromRename_0_bits_vpu_vma;
  assign io_toVecDq_req_0_bits_vpu_vta = io_fromRename_0_bits_vpu_vta;
  assign io_toVecDq_req_0_bits_vpu_vsew = io_fromRename_0_bits_vpu_vsew;
  assign io_toVecDq_req_0_bits_vpu_vlmul = io_fromRename_0_bits_vpu_vlmul;
  assign io_toVecDq_req_0_bits_vpu_vm = io_fromRename_0_bits_vpu_vm;
  assign io_toVecDq_req_0_bits_vpu_vstart = io_fromRename_0_bits_vpu_vstart;
  assign io_toVecDq_req_0_bits_vpu_fpu_isFoldTo1_2 =
    io_fromRename_0_bits_vpu_fpu_isFoldTo1_2;
  assign io_toVecDq_req_0_bits_vpu_fpu_isFoldTo1_4 =
    io_fromRename_0_bits_vpu_fpu_isFoldTo1_4;
  assign io_toVecDq_req_0_bits_vpu_fpu_isFoldTo1_8 =
    io_fromRename_0_bits_vpu_fpu_isFoldTo1_8;
  assign io_toVecDq_req_0_bits_vpu_vmask = io_fromRename_0_bits_vpu_vmask;
  assign io_toVecDq_req_0_bits_vpu_nf = io_fromRename_0_bits_vpu_nf;
  assign io_toVecDq_req_0_bits_vpu_veew = io_fromRename_0_bits_vpu_veew;
  assign io_toVecDq_req_0_bits_vpu_isExt = io_fromRename_0_bits_vpu_isExt;
  assign io_toVecDq_req_0_bits_vpu_isNarrow = io_fromRename_0_bits_vpu_isNarrow;
  assign io_toVecDq_req_0_bits_vpu_isDstMask = io_fromRename_0_bits_vpu_isDstMask;
  assign io_toVecDq_req_0_bits_vpu_isOpMask = io_fromRename_0_bits_vpu_isOpMask;
  assign io_toVecDq_req_0_bits_vpu_isDependOldvd = io_fromRename_0_bits_vpu_isDependOldvd;
  assign io_toVecDq_req_0_bits_vpu_isWritePartVd = io_fromRename_0_bits_vpu_isWritePartVd;
  assign io_toVecDq_req_0_bits_uopIdx = io_fromRename_0_bits_uopIdx;
  assign io_toVecDq_req_0_bits_lastUop = io_fromRename_0_bits_lastUop;
  assign io_toVecDq_req_0_bits_psrc_0 = updatedUop_0_psrc_0;
  assign io_toVecDq_req_0_bits_psrc_1 = io_fromRename_0_bits_psrc_1;
  assign io_toVecDq_req_0_bits_psrc_2 = io_fromRename_0_bits_psrc_2;
  assign io_toVecDq_req_0_bits_psrc_3 = io_fromRename_0_bits_psrc_3;
  assign io_toVecDq_req_0_bits_psrc_4 = io_fromRename_0_bits_psrc_4;
  assign io_toVecDq_req_0_bits_pdest = io_fromRename_0_bits_pdest;
  assign io_toVecDq_req_0_bits_robIdx_flag = io_fromRename_0_bits_robIdx_flag;
  assign io_toVecDq_req_0_bits_robIdx_value = io_fromRename_0_bits_robIdx_value;
  assign io_toVecDq_req_0_bits_storeSetHit = io_fromRename_0_bits_storeSetHit;
  assign io_toVecDq_req_0_bits_waitForRobIdx_flag = io_lfst_resp_0_bits_robIdx_flag;
  assign io_toVecDq_req_0_bits_waitForRobIdx_value = io_lfst_resp_0_bits_robIdx_value;
  assign io_toVecDq_req_0_bits_loadWaitBit = io_lfst_resp_0_bits_shouldWait;
  assign io_toVecDq_req_0_bits_loadWaitStrict = io_fromRename_0_bits_loadWaitStrict;
  assign io_toVecDq_req_0_bits_numLsElem = io_fromRename_0_bits_numLsElem;
  assign io_toVecDq_req_1_valid = io_toVecDq_needAlloc_1_0 & canEnterDpq_1 & dqCanAccept;
  assign io_toVecDq_req_1_bits_instr = io_fromRename_1_bits_instr;
  assign io_toVecDq_req_1_bits_exceptionVec_0 = io_fromRename_1_bits_exceptionVec_0;
  assign io_toVecDq_req_1_bits_exceptionVec_1 = io_fromRename_1_bits_exceptionVec_1;
  assign io_toVecDq_req_1_bits_exceptionVec_2 = io_fromRename_1_bits_exceptionVec_2;
  assign io_toVecDq_req_1_bits_exceptionVec_3 = io_fromRename_1_bits_exceptionVec_3;
  assign io_toVecDq_req_1_bits_exceptionVec_4 = io_fromRename_1_bits_exceptionVec_4;
  assign io_toVecDq_req_1_bits_exceptionVec_5 = io_fromRename_1_bits_exceptionVec_5;
  assign io_toVecDq_req_1_bits_exceptionVec_6 = io_fromRename_1_bits_exceptionVec_6;
  assign io_toVecDq_req_1_bits_exceptionVec_7 = io_fromRename_1_bits_exceptionVec_7;
  assign io_toVecDq_req_1_bits_exceptionVec_8 = io_fromRename_1_bits_exceptionVec_8;
  assign io_toVecDq_req_1_bits_exceptionVec_9 = io_fromRename_1_bits_exceptionVec_9;
  assign io_toVecDq_req_1_bits_exceptionVec_10 = io_fromRename_1_bits_exceptionVec_10;
  assign io_toVecDq_req_1_bits_exceptionVec_11 = io_fromRename_1_bits_exceptionVec_11;
  assign io_toVecDq_req_1_bits_exceptionVec_12 = io_fromRename_1_bits_exceptionVec_12;
  assign io_toVecDq_req_1_bits_exceptionVec_13 = io_fromRename_1_bits_exceptionVec_13;
  assign io_toVecDq_req_1_bits_exceptionVec_14 = io_fromRename_1_bits_exceptionVec_14;
  assign io_toVecDq_req_1_bits_exceptionVec_15 = io_fromRename_1_bits_exceptionVec_15;
  assign io_toVecDq_req_1_bits_exceptionVec_16 = io_fromRename_1_bits_exceptionVec_16;
  assign io_toVecDq_req_1_bits_exceptionVec_17 = io_fromRename_1_bits_exceptionVec_17;
  assign io_toVecDq_req_1_bits_exceptionVec_18 = io_fromRename_1_bits_exceptionVec_18;
  assign io_toVecDq_req_1_bits_exceptionVec_19 = io_fromRename_1_bits_exceptionVec_19;
  assign io_toVecDq_req_1_bits_exceptionVec_20 = io_fromRename_1_bits_exceptionVec_20;
  assign io_toVecDq_req_1_bits_exceptionVec_21 = io_fromRename_1_bits_exceptionVec_21;
  assign io_toVecDq_req_1_bits_exceptionVec_22 = io_fromRename_1_bits_exceptionVec_22;
  assign io_toVecDq_req_1_bits_exceptionVec_23 = io_fromRename_1_bits_exceptionVec_23;
  assign io_toVecDq_req_1_bits_preDecodeInfo_isRVC =
    io_fromRename_1_bits_preDecodeInfo_isRVC;
  assign io_toVecDq_req_1_bits_ftqPtr_flag = io_fromRename_1_bits_ftqPtr_flag;
  assign io_toVecDq_req_1_bits_ftqPtr_value = io_fromRename_1_bits_ftqPtr_value;
  assign io_toVecDq_req_1_bits_ftqOffset = io_fromRename_1_bits_ftqOffset;
  assign io_toVecDq_req_1_bits_srcType_0 = io_fromRename_1_bits_srcType_0;
  assign io_toVecDq_req_1_bits_srcType_1 = io_fromRename_1_bits_srcType_1;
  assign io_toVecDq_req_1_bits_srcType_2 = io_fromRename_1_bits_srcType_2;
  assign io_toVecDq_req_1_bits_srcType_3 = io_fromRename_1_bits_srcType_3;
  assign io_toVecDq_req_1_bits_srcType_4 = io_fromRename_1_bits_srcType_4;
  assign io_toVecDq_req_1_bits_fuType = io_fromRename_1_bits_fuType;
  assign io_toVecDq_req_1_bits_fuOpType = io_fromRename_1_bits_fuOpType;
  assign io_toVecDq_req_1_bits_rfWen = io_fromRename_1_bits_rfWen;
  assign io_toVecDq_req_1_bits_fpWen = io_fromRename_1_bits_fpWen;
  assign io_toVecDq_req_1_bits_vecWen = io_fromRename_1_bits_vecWen;
  assign io_toVecDq_req_1_bits_v0Wen = io_fromRename_1_bits_v0Wen;
  assign io_toVecDq_req_1_bits_vlWen = io_fromRename_1_bits_vlWen;
  assign io_toVecDq_req_1_bits_selImm = io_fromRename_1_bits_selImm;
  assign io_toVecDq_req_1_bits_imm = io_fromRename_1_bits_imm;
  assign io_toVecDq_req_1_bits_fpu_wflags = io_fromRename_1_bits_fpu_wflags;
  assign io_toVecDq_req_1_bits_fpu_rm = io_fromRename_1_bits_fpu_rm;
  assign io_toVecDq_req_1_bits_vpu_vma = io_fromRename_1_bits_vpu_vma;
  assign io_toVecDq_req_1_bits_vpu_vta = io_fromRename_1_bits_vpu_vta;
  assign io_toVecDq_req_1_bits_vpu_vsew = io_fromRename_1_bits_vpu_vsew;
  assign io_toVecDq_req_1_bits_vpu_vlmul = io_fromRename_1_bits_vpu_vlmul;
  assign io_toVecDq_req_1_bits_vpu_vm = io_fromRename_1_bits_vpu_vm;
  assign io_toVecDq_req_1_bits_vpu_vstart = io_fromRename_1_bits_vpu_vstart;
  assign io_toVecDq_req_1_bits_vpu_fpu_isFoldTo1_2 =
    io_fromRename_1_bits_vpu_fpu_isFoldTo1_2;
  assign io_toVecDq_req_1_bits_vpu_fpu_isFoldTo1_4 =
    io_fromRename_1_bits_vpu_fpu_isFoldTo1_4;
  assign io_toVecDq_req_1_bits_vpu_fpu_isFoldTo1_8 =
    io_fromRename_1_bits_vpu_fpu_isFoldTo1_8;
  assign io_toVecDq_req_1_bits_vpu_vmask = io_fromRename_1_bits_vpu_vmask;
  assign io_toVecDq_req_1_bits_vpu_nf = io_fromRename_1_bits_vpu_nf;
  assign io_toVecDq_req_1_bits_vpu_veew = io_fromRename_1_bits_vpu_veew;
  assign io_toVecDq_req_1_bits_vpu_isExt = io_fromRename_1_bits_vpu_isExt;
  assign io_toVecDq_req_1_bits_vpu_isNarrow = io_fromRename_1_bits_vpu_isNarrow;
  assign io_toVecDq_req_1_bits_vpu_isDstMask = io_fromRename_1_bits_vpu_isDstMask;
  assign io_toVecDq_req_1_bits_vpu_isOpMask = io_fromRename_1_bits_vpu_isOpMask;
  assign io_toVecDq_req_1_bits_vpu_isDependOldvd = io_fromRename_1_bits_vpu_isDependOldvd;
  assign io_toVecDq_req_1_bits_vpu_isWritePartVd = io_fromRename_1_bits_vpu_isWritePartVd;
  assign io_toVecDq_req_1_bits_uopIdx = io_fromRename_1_bits_uopIdx;
  assign io_toVecDq_req_1_bits_lastUop = io_fromRename_1_bits_lastUop;
  assign io_toVecDq_req_1_bits_psrc_0 = updatedUop_1_psrc_0;
  assign io_toVecDq_req_1_bits_psrc_1 = io_fromRename_1_bits_psrc_1;
  assign io_toVecDq_req_1_bits_psrc_2 = io_fromRename_1_bits_psrc_2;
  assign io_toVecDq_req_1_bits_psrc_3 = io_fromRename_1_bits_psrc_3;
  assign io_toVecDq_req_1_bits_psrc_4 = io_fromRename_1_bits_psrc_4;
  assign io_toVecDq_req_1_bits_pdest = io_fromRename_1_bits_pdest;
  assign io_toVecDq_req_1_bits_robIdx_flag = io_fromRename_1_bits_robIdx_flag;
  assign io_toVecDq_req_1_bits_robIdx_value = io_fromRename_1_bits_robIdx_value;
  assign io_toVecDq_req_1_bits_storeSetHit = io_fromRename_1_bits_storeSetHit;
  assign io_toVecDq_req_1_bits_waitForRobIdx_flag = io_lfst_resp_1_bits_robIdx_flag;
  assign io_toVecDq_req_1_bits_waitForRobIdx_value = io_lfst_resp_1_bits_robIdx_value;
  assign io_toVecDq_req_1_bits_loadWaitBit = io_lfst_resp_1_bits_shouldWait;
  assign io_toVecDq_req_1_bits_loadWaitStrict = io_fromRename_1_bits_loadWaitStrict;
  assign io_toVecDq_req_1_bits_numLsElem = io_fromRename_1_bits_numLsElem;
  assign io_toVecDq_req_2_valid = io_toVecDq_needAlloc_2_0 & canEnterDpq_2 & dqCanAccept;
  assign io_toVecDq_req_2_bits_instr = io_fromRename_2_bits_instr;
  assign io_toVecDq_req_2_bits_exceptionVec_0 = io_fromRename_2_bits_exceptionVec_0;
  assign io_toVecDq_req_2_bits_exceptionVec_1 = io_fromRename_2_bits_exceptionVec_1;
  assign io_toVecDq_req_2_bits_exceptionVec_2 = io_fromRename_2_bits_exceptionVec_2;
  assign io_toVecDq_req_2_bits_exceptionVec_3 = io_fromRename_2_bits_exceptionVec_3;
  assign io_toVecDq_req_2_bits_exceptionVec_4 = io_fromRename_2_bits_exceptionVec_4;
  assign io_toVecDq_req_2_bits_exceptionVec_5 = io_fromRename_2_bits_exceptionVec_5;
  assign io_toVecDq_req_2_bits_exceptionVec_6 = io_fromRename_2_bits_exceptionVec_6;
  assign io_toVecDq_req_2_bits_exceptionVec_7 = io_fromRename_2_bits_exceptionVec_7;
  assign io_toVecDq_req_2_bits_exceptionVec_8 = io_fromRename_2_bits_exceptionVec_8;
  assign io_toVecDq_req_2_bits_exceptionVec_9 = io_fromRename_2_bits_exceptionVec_9;
  assign io_toVecDq_req_2_bits_exceptionVec_10 = io_fromRename_2_bits_exceptionVec_10;
  assign io_toVecDq_req_2_bits_exceptionVec_11 = io_fromRename_2_bits_exceptionVec_11;
  assign io_toVecDq_req_2_bits_exceptionVec_12 = io_fromRename_2_bits_exceptionVec_12;
  assign io_toVecDq_req_2_bits_exceptionVec_13 = io_fromRename_2_bits_exceptionVec_13;
  assign io_toVecDq_req_2_bits_exceptionVec_14 = io_fromRename_2_bits_exceptionVec_14;
  assign io_toVecDq_req_2_bits_exceptionVec_15 = io_fromRename_2_bits_exceptionVec_15;
  assign io_toVecDq_req_2_bits_exceptionVec_16 = io_fromRename_2_bits_exceptionVec_16;
  assign io_toVecDq_req_2_bits_exceptionVec_17 = io_fromRename_2_bits_exceptionVec_17;
  assign io_toVecDq_req_2_bits_exceptionVec_18 = io_fromRename_2_bits_exceptionVec_18;
  assign io_toVecDq_req_2_bits_exceptionVec_19 = io_fromRename_2_bits_exceptionVec_19;
  assign io_toVecDq_req_2_bits_exceptionVec_20 = io_fromRename_2_bits_exceptionVec_20;
  assign io_toVecDq_req_2_bits_exceptionVec_21 = io_fromRename_2_bits_exceptionVec_21;
  assign io_toVecDq_req_2_bits_exceptionVec_22 = io_fromRename_2_bits_exceptionVec_22;
  assign io_toVecDq_req_2_bits_exceptionVec_23 = io_fromRename_2_bits_exceptionVec_23;
  assign io_toVecDq_req_2_bits_preDecodeInfo_isRVC =
    io_fromRename_2_bits_preDecodeInfo_isRVC;
  assign io_toVecDq_req_2_bits_ftqPtr_flag = io_fromRename_2_bits_ftqPtr_flag;
  assign io_toVecDq_req_2_bits_ftqPtr_value = io_fromRename_2_bits_ftqPtr_value;
  assign io_toVecDq_req_2_bits_ftqOffset = io_fromRename_2_bits_ftqOffset;
  assign io_toVecDq_req_2_bits_srcType_0 = io_fromRename_2_bits_srcType_0;
  assign io_toVecDq_req_2_bits_srcType_1 = io_fromRename_2_bits_srcType_1;
  assign io_toVecDq_req_2_bits_srcType_2 = io_fromRename_2_bits_srcType_2;
  assign io_toVecDq_req_2_bits_srcType_3 = io_fromRename_2_bits_srcType_3;
  assign io_toVecDq_req_2_bits_srcType_4 = io_fromRename_2_bits_srcType_4;
  assign io_toVecDq_req_2_bits_fuType = io_fromRename_2_bits_fuType;
  assign io_toVecDq_req_2_bits_fuOpType = io_fromRename_2_bits_fuOpType;
  assign io_toVecDq_req_2_bits_rfWen = io_fromRename_2_bits_rfWen;
  assign io_toVecDq_req_2_bits_fpWen = io_fromRename_2_bits_fpWen;
  assign io_toVecDq_req_2_bits_vecWen = io_fromRename_2_bits_vecWen;
  assign io_toVecDq_req_2_bits_v0Wen = io_fromRename_2_bits_v0Wen;
  assign io_toVecDq_req_2_bits_vlWen = io_fromRename_2_bits_vlWen;
  assign io_toVecDq_req_2_bits_selImm = io_fromRename_2_bits_selImm;
  assign io_toVecDq_req_2_bits_imm = io_fromRename_2_bits_imm;
  assign io_toVecDq_req_2_bits_fpu_wflags = io_fromRename_2_bits_fpu_wflags;
  assign io_toVecDq_req_2_bits_fpu_rm = io_fromRename_2_bits_fpu_rm;
  assign io_toVecDq_req_2_bits_vpu_vma = io_fromRename_2_bits_vpu_vma;
  assign io_toVecDq_req_2_bits_vpu_vta = io_fromRename_2_bits_vpu_vta;
  assign io_toVecDq_req_2_bits_vpu_vsew = io_fromRename_2_bits_vpu_vsew;
  assign io_toVecDq_req_2_bits_vpu_vlmul = io_fromRename_2_bits_vpu_vlmul;
  assign io_toVecDq_req_2_bits_vpu_vm = io_fromRename_2_bits_vpu_vm;
  assign io_toVecDq_req_2_bits_vpu_vstart = io_fromRename_2_bits_vpu_vstart;
  assign io_toVecDq_req_2_bits_vpu_fpu_isFoldTo1_2 =
    io_fromRename_2_bits_vpu_fpu_isFoldTo1_2;
  assign io_toVecDq_req_2_bits_vpu_fpu_isFoldTo1_4 =
    io_fromRename_2_bits_vpu_fpu_isFoldTo1_4;
  assign io_toVecDq_req_2_bits_vpu_fpu_isFoldTo1_8 =
    io_fromRename_2_bits_vpu_fpu_isFoldTo1_8;
  assign io_toVecDq_req_2_bits_vpu_vmask = io_fromRename_2_bits_vpu_vmask;
  assign io_toVecDq_req_2_bits_vpu_nf = io_fromRename_2_bits_vpu_nf;
  assign io_toVecDq_req_2_bits_vpu_veew = io_fromRename_2_bits_vpu_veew;
  assign io_toVecDq_req_2_bits_vpu_isExt = io_fromRename_2_bits_vpu_isExt;
  assign io_toVecDq_req_2_bits_vpu_isNarrow = io_fromRename_2_bits_vpu_isNarrow;
  assign io_toVecDq_req_2_bits_vpu_isDstMask = io_fromRename_2_bits_vpu_isDstMask;
  assign io_toVecDq_req_2_bits_vpu_isOpMask = io_fromRename_2_bits_vpu_isOpMask;
  assign io_toVecDq_req_2_bits_vpu_isDependOldvd = io_fromRename_2_bits_vpu_isDependOldvd;
  assign io_toVecDq_req_2_bits_vpu_isWritePartVd = io_fromRename_2_bits_vpu_isWritePartVd;
  assign io_toVecDq_req_2_bits_uopIdx = io_fromRename_2_bits_uopIdx;
  assign io_toVecDq_req_2_bits_lastUop = io_fromRename_2_bits_lastUop;
  assign io_toVecDq_req_2_bits_psrc_0 = updatedUop_2_psrc_0;
  assign io_toVecDq_req_2_bits_psrc_1 = io_fromRename_2_bits_psrc_1;
  assign io_toVecDq_req_2_bits_psrc_2 = io_fromRename_2_bits_psrc_2;
  assign io_toVecDq_req_2_bits_psrc_3 = io_fromRename_2_bits_psrc_3;
  assign io_toVecDq_req_2_bits_psrc_4 = io_fromRename_2_bits_psrc_4;
  assign io_toVecDq_req_2_bits_pdest = io_fromRename_2_bits_pdest;
  assign io_toVecDq_req_2_bits_robIdx_flag = io_fromRename_2_bits_robIdx_flag;
  assign io_toVecDq_req_2_bits_robIdx_value = io_fromRename_2_bits_robIdx_value;
  assign io_toVecDq_req_2_bits_storeSetHit = io_fromRename_2_bits_storeSetHit;
  assign io_toVecDq_req_2_bits_waitForRobIdx_flag = io_lfst_resp_2_bits_robIdx_flag;
  assign io_toVecDq_req_2_bits_waitForRobIdx_value = io_lfst_resp_2_bits_robIdx_value;
  assign io_toVecDq_req_2_bits_loadWaitBit = io_lfst_resp_2_bits_shouldWait;
  assign io_toVecDq_req_2_bits_loadWaitStrict = io_fromRename_2_bits_loadWaitStrict;
  assign io_toVecDq_req_2_bits_numLsElem = io_fromRename_2_bits_numLsElem;
  assign io_toVecDq_req_3_valid = io_toVecDq_needAlloc_3_0 & canEnterDpq_3 & dqCanAccept;
  assign io_toVecDq_req_3_bits_instr = io_fromRename_3_bits_instr;
  assign io_toVecDq_req_3_bits_exceptionVec_0 = io_fromRename_3_bits_exceptionVec_0;
  assign io_toVecDq_req_3_bits_exceptionVec_1 = io_fromRename_3_bits_exceptionVec_1;
  assign io_toVecDq_req_3_bits_exceptionVec_2 = io_fromRename_3_bits_exceptionVec_2;
  assign io_toVecDq_req_3_bits_exceptionVec_3 = io_fromRename_3_bits_exceptionVec_3;
  assign io_toVecDq_req_3_bits_exceptionVec_4 = io_fromRename_3_bits_exceptionVec_4;
  assign io_toVecDq_req_3_bits_exceptionVec_5 = io_fromRename_3_bits_exceptionVec_5;
  assign io_toVecDq_req_3_bits_exceptionVec_6 = io_fromRename_3_bits_exceptionVec_6;
  assign io_toVecDq_req_3_bits_exceptionVec_7 = io_fromRename_3_bits_exceptionVec_7;
  assign io_toVecDq_req_3_bits_exceptionVec_8 = io_fromRename_3_bits_exceptionVec_8;
  assign io_toVecDq_req_3_bits_exceptionVec_9 = io_fromRename_3_bits_exceptionVec_9;
  assign io_toVecDq_req_3_bits_exceptionVec_10 = io_fromRename_3_bits_exceptionVec_10;
  assign io_toVecDq_req_3_bits_exceptionVec_11 = io_fromRename_3_bits_exceptionVec_11;
  assign io_toVecDq_req_3_bits_exceptionVec_12 = io_fromRename_3_bits_exceptionVec_12;
  assign io_toVecDq_req_3_bits_exceptionVec_13 = io_fromRename_3_bits_exceptionVec_13;
  assign io_toVecDq_req_3_bits_exceptionVec_14 = io_fromRename_3_bits_exceptionVec_14;
  assign io_toVecDq_req_3_bits_exceptionVec_15 = io_fromRename_3_bits_exceptionVec_15;
  assign io_toVecDq_req_3_bits_exceptionVec_16 = io_fromRename_3_bits_exceptionVec_16;
  assign io_toVecDq_req_3_bits_exceptionVec_17 = io_fromRename_3_bits_exceptionVec_17;
  assign io_toVecDq_req_3_bits_exceptionVec_18 = io_fromRename_3_bits_exceptionVec_18;
  assign io_toVecDq_req_3_bits_exceptionVec_19 = io_fromRename_3_bits_exceptionVec_19;
  assign io_toVecDq_req_3_bits_exceptionVec_20 = io_fromRename_3_bits_exceptionVec_20;
  assign io_toVecDq_req_3_bits_exceptionVec_21 = io_fromRename_3_bits_exceptionVec_21;
  assign io_toVecDq_req_3_bits_exceptionVec_22 = io_fromRename_3_bits_exceptionVec_22;
  assign io_toVecDq_req_3_bits_exceptionVec_23 = io_fromRename_3_bits_exceptionVec_23;
  assign io_toVecDq_req_3_bits_preDecodeInfo_isRVC =
    io_fromRename_3_bits_preDecodeInfo_isRVC;
  assign io_toVecDq_req_3_bits_ftqPtr_flag = io_fromRename_3_bits_ftqPtr_flag;
  assign io_toVecDq_req_3_bits_ftqPtr_value = io_fromRename_3_bits_ftqPtr_value;
  assign io_toVecDq_req_3_bits_ftqOffset = io_fromRename_3_bits_ftqOffset;
  assign io_toVecDq_req_3_bits_srcType_0 = io_fromRename_3_bits_srcType_0;
  assign io_toVecDq_req_3_bits_srcType_1 = io_fromRename_3_bits_srcType_1;
  assign io_toVecDq_req_3_bits_srcType_2 = io_fromRename_3_bits_srcType_2;
  assign io_toVecDq_req_3_bits_srcType_3 = io_fromRename_3_bits_srcType_3;
  assign io_toVecDq_req_3_bits_srcType_4 = io_fromRename_3_bits_srcType_4;
  assign io_toVecDq_req_3_bits_fuType = io_fromRename_3_bits_fuType;
  assign io_toVecDq_req_3_bits_fuOpType = io_fromRename_3_bits_fuOpType;
  assign io_toVecDq_req_3_bits_rfWen = io_fromRename_3_bits_rfWen;
  assign io_toVecDq_req_3_bits_fpWen = io_fromRename_3_bits_fpWen;
  assign io_toVecDq_req_3_bits_vecWen = io_fromRename_3_bits_vecWen;
  assign io_toVecDq_req_3_bits_v0Wen = io_fromRename_3_bits_v0Wen;
  assign io_toVecDq_req_3_bits_vlWen = io_fromRename_3_bits_vlWen;
  assign io_toVecDq_req_3_bits_selImm = io_fromRename_3_bits_selImm;
  assign io_toVecDq_req_3_bits_imm = io_fromRename_3_bits_imm;
  assign io_toVecDq_req_3_bits_fpu_wflags = io_fromRename_3_bits_fpu_wflags;
  assign io_toVecDq_req_3_bits_fpu_rm = io_fromRename_3_bits_fpu_rm;
  assign io_toVecDq_req_3_bits_vpu_vma = io_fromRename_3_bits_vpu_vma;
  assign io_toVecDq_req_3_bits_vpu_vta = io_fromRename_3_bits_vpu_vta;
  assign io_toVecDq_req_3_bits_vpu_vsew = io_fromRename_3_bits_vpu_vsew;
  assign io_toVecDq_req_3_bits_vpu_vlmul = io_fromRename_3_bits_vpu_vlmul;
  assign io_toVecDq_req_3_bits_vpu_vm = io_fromRename_3_bits_vpu_vm;
  assign io_toVecDq_req_3_bits_vpu_vstart = io_fromRename_3_bits_vpu_vstart;
  assign io_toVecDq_req_3_bits_vpu_fpu_isFoldTo1_2 =
    io_fromRename_3_bits_vpu_fpu_isFoldTo1_2;
  assign io_toVecDq_req_3_bits_vpu_fpu_isFoldTo1_4 =
    io_fromRename_3_bits_vpu_fpu_isFoldTo1_4;
  assign io_toVecDq_req_3_bits_vpu_fpu_isFoldTo1_8 =
    io_fromRename_3_bits_vpu_fpu_isFoldTo1_8;
  assign io_toVecDq_req_3_bits_vpu_vmask = io_fromRename_3_bits_vpu_vmask;
  assign io_toVecDq_req_3_bits_vpu_nf = io_fromRename_3_bits_vpu_nf;
  assign io_toVecDq_req_3_bits_vpu_veew = io_fromRename_3_bits_vpu_veew;
  assign io_toVecDq_req_3_bits_vpu_isExt = io_fromRename_3_bits_vpu_isExt;
  assign io_toVecDq_req_3_bits_vpu_isNarrow = io_fromRename_3_bits_vpu_isNarrow;
  assign io_toVecDq_req_3_bits_vpu_isDstMask = io_fromRename_3_bits_vpu_isDstMask;
  assign io_toVecDq_req_3_bits_vpu_isOpMask = io_fromRename_3_bits_vpu_isOpMask;
  assign io_toVecDq_req_3_bits_vpu_isDependOldvd = io_fromRename_3_bits_vpu_isDependOldvd;
  assign io_toVecDq_req_3_bits_vpu_isWritePartVd = io_fromRename_3_bits_vpu_isWritePartVd;
  assign io_toVecDq_req_3_bits_uopIdx = io_fromRename_3_bits_uopIdx;
  assign io_toVecDq_req_3_bits_lastUop = io_fromRename_3_bits_lastUop;
  assign io_toVecDq_req_3_bits_psrc_0 = updatedUop_3_psrc_0;
  assign io_toVecDq_req_3_bits_psrc_1 = io_fromRename_3_bits_psrc_1;
  assign io_toVecDq_req_3_bits_psrc_2 = io_fromRename_3_bits_psrc_2;
  assign io_toVecDq_req_3_bits_psrc_3 = io_fromRename_3_bits_psrc_3;
  assign io_toVecDq_req_3_bits_psrc_4 = io_fromRename_3_bits_psrc_4;
  assign io_toVecDq_req_3_bits_pdest = io_fromRename_3_bits_pdest;
  assign io_toVecDq_req_3_bits_robIdx_flag = io_fromRename_3_bits_robIdx_flag;
  assign io_toVecDq_req_3_bits_robIdx_value = io_fromRename_3_bits_robIdx_value;
  assign io_toVecDq_req_3_bits_storeSetHit = io_fromRename_3_bits_storeSetHit;
  assign io_toVecDq_req_3_bits_waitForRobIdx_flag = io_lfst_resp_3_bits_robIdx_flag;
  assign io_toVecDq_req_3_bits_waitForRobIdx_value = io_lfst_resp_3_bits_robIdx_value;
  assign io_toVecDq_req_3_bits_loadWaitBit = io_lfst_resp_3_bits_shouldWait;
  assign io_toVecDq_req_3_bits_loadWaitStrict = io_fromRename_3_bits_loadWaitStrict;
  assign io_toVecDq_req_3_bits_numLsElem = io_fromRename_3_bits_numLsElem;
  assign io_toVecDq_req_4_valid = io_toVecDq_needAlloc_4_0 & canEnterDpq_4 & dqCanAccept;
  assign io_toVecDq_req_4_bits_instr = io_fromRename_4_bits_instr;
  assign io_toVecDq_req_4_bits_exceptionVec_0 = io_fromRename_4_bits_exceptionVec_0;
  assign io_toVecDq_req_4_bits_exceptionVec_1 = io_fromRename_4_bits_exceptionVec_1;
  assign io_toVecDq_req_4_bits_exceptionVec_2 = io_fromRename_4_bits_exceptionVec_2;
  assign io_toVecDq_req_4_bits_exceptionVec_3 = io_fromRename_4_bits_exceptionVec_3;
  assign io_toVecDq_req_4_bits_exceptionVec_4 = io_fromRename_4_bits_exceptionVec_4;
  assign io_toVecDq_req_4_bits_exceptionVec_5 = io_fromRename_4_bits_exceptionVec_5;
  assign io_toVecDq_req_4_bits_exceptionVec_6 = io_fromRename_4_bits_exceptionVec_6;
  assign io_toVecDq_req_4_bits_exceptionVec_7 = io_fromRename_4_bits_exceptionVec_7;
  assign io_toVecDq_req_4_bits_exceptionVec_8 = io_fromRename_4_bits_exceptionVec_8;
  assign io_toVecDq_req_4_bits_exceptionVec_9 = io_fromRename_4_bits_exceptionVec_9;
  assign io_toVecDq_req_4_bits_exceptionVec_10 = io_fromRename_4_bits_exceptionVec_10;
  assign io_toVecDq_req_4_bits_exceptionVec_11 = io_fromRename_4_bits_exceptionVec_11;
  assign io_toVecDq_req_4_bits_exceptionVec_12 = io_fromRename_4_bits_exceptionVec_12;
  assign io_toVecDq_req_4_bits_exceptionVec_13 = io_fromRename_4_bits_exceptionVec_13;
  assign io_toVecDq_req_4_bits_exceptionVec_14 = io_fromRename_4_bits_exceptionVec_14;
  assign io_toVecDq_req_4_bits_exceptionVec_15 = io_fromRename_4_bits_exceptionVec_15;
  assign io_toVecDq_req_4_bits_exceptionVec_16 = io_fromRename_4_bits_exceptionVec_16;
  assign io_toVecDq_req_4_bits_exceptionVec_17 = io_fromRename_4_bits_exceptionVec_17;
  assign io_toVecDq_req_4_bits_exceptionVec_18 = io_fromRename_4_bits_exceptionVec_18;
  assign io_toVecDq_req_4_bits_exceptionVec_19 = io_fromRename_4_bits_exceptionVec_19;
  assign io_toVecDq_req_4_bits_exceptionVec_20 = io_fromRename_4_bits_exceptionVec_20;
  assign io_toVecDq_req_4_bits_exceptionVec_21 = io_fromRename_4_bits_exceptionVec_21;
  assign io_toVecDq_req_4_bits_exceptionVec_22 = io_fromRename_4_bits_exceptionVec_22;
  assign io_toVecDq_req_4_bits_exceptionVec_23 = io_fromRename_4_bits_exceptionVec_23;
  assign io_toVecDq_req_4_bits_preDecodeInfo_isRVC =
    io_fromRename_4_bits_preDecodeInfo_isRVC;
  assign io_toVecDq_req_4_bits_ftqPtr_flag = io_fromRename_4_bits_ftqPtr_flag;
  assign io_toVecDq_req_4_bits_ftqPtr_value = io_fromRename_4_bits_ftqPtr_value;
  assign io_toVecDq_req_4_bits_ftqOffset = io_fromRename_4_bits_ftqOffset;
  assign io_toVecDq_req_4_bits_srcType_0 = io_fromRename_4_bits_srcType_0;
  assign io_toVecDq_req_4_bits_srcType_1 = io_fromRename_4_bits_srcType_1;
  assign io_toVecDq_req_4_bits_srcType_2 = io_fromRename_4_bits_srcType_2;
  assign io_toVecDq_req_4_bits_srcType_3 = io_fromRename_4_bits_srcType_3;
  assign io_toVecDq_req_4_bits_srcType_4 = io_fromRename_4_bits_srcType_4;
  assign io_toVecDq_req_4_bits_fuType = io_fromRename_4_bits_fuType;
  assign io_toVecDq_req_4_bits_fuOpType = io_fromRename_4_bits_fuOpType;
  assign io_toVecDq_req_4_bits_rfWen = io_fromRename_4_bits_rfWen;
  assign io_toVecDq_req_4_bits_fpWen = io_fromRename_4_bits_fpWen;
  assign io_toVecDq_req_4_bits_vecWen = io_fromRename_4_bits_vecWen;
  assign io_toVecDq_req_4_bits_v0Wen = io_fromRename_4_bits_v0Wen;
  assign io_toVecDq_req_4_bits_vlWen = io_fromRename_4_bits_vlWen;
  assign io_toVecDq_req_4_bits_selImm = io_fromRename_4_bits_selImm;
  assign io_toVecDq_req_4_bits_imm = io_fromRename_4_bits_imm;
  assign io_toVecDq_req_4_bits_fpu_wflags = io_fromRename_4_bits_fpu_wflags;
  assign io_toVecDq_req_4_bits_fpu_rm = io_fromRename_4_bits_fpu_rm;
  assign io_toVecDq_req_4_bits_vpu_vma = io_fromRename_4_bits_vpu_vma;
  assign io_toVecDq_req_4_bits_vpu_vta = io_fromRename_4_bits_vpu_vta;
  assign io_toVecDq_req_4_bits_vpu_vsew = io_fromRename_4_bits_vpu_vsew;
  assign io_toVecDq_req_4_bits_vpu_vlmul = io_fromRename_4_bits_vpu_vlmul;
  assign io_toVecDq_req_4_bits_vpu_vm = io_fromRename_4_bits_vpu_vm;
  assign io_toVecDq_req_4_bits_vpu_vstart = io_fromRename_4_bits_vpu_vstart;
  assign io_toVecDq_req_4_bits_vpu_fpu_isFoldTo1_2 =
    io_fromRename_4_bits_vpu_fpu_isFoldTo1_2;
  assign io_toVecDq_req_4_bits_vpu_fpu_isFoldTo1_4 =
    io_fromRename_4_bits_vpu_fpu_isFoldTo1_4;
  assign io_toVecDq_req_4_bits_vpu_fpu_isFoldTo1_8 =
    io_fromRename_4_bits_vpu_fpu_isFoldTo1_8;
  assign io_toVecDq_req_4_bits_vpu_vmask = io_fromRename_4_bits_vpu_vmask;
  assign io_toVecDq_req_4_bits_vpu_nf = io_fromRename_4_bits_vpu_nf;
  assign io_toVecDq_req_4_bits_vpu_veew = io_fromRename_4_bits_vpu_veew;
  assign io_toVecDq_req_4_bits_vpu_isExt = io_fromRename_4_bits_vpu_isExt;
  assign io_toVecDq_req_4_bits_vpu_isNarrow = io_fromRename_4_bits_vpu_isNarrow;
  assign io_toVecDq_req_4_bits_vpu_isDstMask = io_fromRename_4_bits_vpu_isDstMask;
  assign io_toVecDq_req_4_bits_vpu_isOpMask = io_fromRename_4_bits_vpu_isOpMask;
  assign io_toVecDq_req_4_bits_vpu_isDependOldvd = io_fromRename_4_bits_vpu_isDependOldvd;
  assign io_toVecDq_req_4_bits_vpu_isWritePartVd = io_fromRename_4_bits_vpu_isWritePartVd;
  assign io_toVecDq_req_4_bits_uopIdx = io_fromRename_4_bits_uopIdx;
  assign io_toVecDq_req_4_bits_lastUop = io_fromRename_4_bits_lastUop;
  assign io_toVecDq_req_4_bits_psrc_0 = updatedUop_4_psrc_0;
  assign io_toVecDq_req_4_bits_psrc_1 = io_fromRename_4_bits_psrc_1;
  assign io_toVecDq_req_4_bits_psrc_2 = io_fromRename_4_bits_psrc_2;
  assign io_toVecDq_req_4_bits_psrc_3 = io_fromRename_4_bits_psrc_3;
  assign io_toVecDq_req_4_bits_psrc_4 = io_fromRename_4_bits_psrc_4;
  assign io_toVecDq_req_4_bits_pdest = io_fromRename_4_bits_pdest;
  assign io_toVecDq_req_4_bits_robIdx_flag = io_fromRename_4_bits_robIdx_flag;
  assign io_toVecDq_req_4_bits_robIdx_value = io_fromRename_4_bits_robIdx_value;
  assign io_toVecDq_req_4_bits_storeSetHit = io_fromRename_4_bits_storeSetHit;
  assign io_toVecDq_req_4_bits_waitForRobIdx_flag = io_lfst_resp_4_bits_robIdx_flag;
  assign io_toVecDq_req_4_bits_waitForRobIdx_value = io_lfst_resp_4_bits_robIdx_value;
  assign io_toVecDq_req_4_bits_loadWaitBit = io_lfst_resp_4_bits_shouldWait;
  assign io_toVecDq_req_4_bits_loadWaitStrict = io_fromRename_4_bits_loadWaitStrict;
  assign io_toVecDq_req_4_bits_numLsElem = io_fromRename_4_bits_numLsElem;
  assign io_toVecDq_req_5_valid = io_toVecDq_needAlloc_5_0 & canEnterDpq_5 & dqCanAccept;
  assign io_toVecDq_req_5_bits_instr = io_fromRename_5_bits_instr;
  assign io_toVecDq_req_5_bits_exceptionVec_0 = io_fromRename_5_bits_exceptionVec_0;
  assign io_toVecDq_req_5_bits_exceptionVec_1 = io_fromRename_5_bits_exceptionVec_1;
  assign io_toVecDq_req_5_bits_exceptionVec_2 = io_fromRename_5_bits_exceptionVec_2;
  assign io_toVecDq_req_5_bits_exceptionVec_3 = io_fromRename_5_bits_exceptionVec_3;
  assign io_toVecDq_req_5_bits_exceptionVec_4 = io_fromRename_5_bits_exceptionVec_4;
  assign io_toVecDq_req_5_bits_exceptionVec_5 = io_fromRename_5_bits_exceptionVec_5;
  assign io_toVecDq_req_5_bits_exceptionVec_6 = io_fromRename_5_bits_exceptionVec_6;
  assign io_toVecDq_req_5_bits_exceptionVec_7 = io_fromRename_5_bits_exceptionVec_7;
  assign io_toVecDq_req_5_bits_exceptionVec_8 = io_fromRename_5_bits_exceptionVec_8;
  assign io_toVecDq_req_5_bits_exceptionVec_9 = io_fromRename_5_bits_exceptionVec_9;
  assign io_toVecDq_req_5_bits_exceptionVec_10 = io_fromRename_5_bits_exceptionVec_10;
  assign io_toVecDq_req_5_bits_exceptionVec_11 = io_fromRename_5_bits_exceptionVec_11;
  assign io_toVecDq_req_5_bits_exceptionVec_12 = io_fromRename_5_bits_exceptionVec_12;
  assign io_toVecDq_req_5_bits_exceptionVec_13 = io_fromRename_5_bits_exceptionVec_13;
  assign io_toVecDq_req_5_bits_exceptionVec_14 = io_fromRename_5_bits_exceptionVec_14;
  assign io_toVecDq_req_5_bits_exceptionVec_15 = io_fromRename_5_bits_exceptionVec_15;
  assign io_toVecDq_req_5_bits_exceptionVec_16 = io_fromRename_5_bits_exceptionVec_16;
  assign io_toVecDq_req_5_bits_exceptionVec_17 = io_fromRename_5_bits_exceptionVec_17;
  assign io_toVecDq_req_5_bits_exceptionVec_18 = io_fromRename_5_bits_exceptionVec_18;
  assign io_toVecDq_req_5_bits_exceptionVec_19 = io_fromRename_5_bits_exceptionVec_19;
  assign io_toVecDq_req_5_bits_exceptionVec_20 = io_fromRename_5_bits_exceptionVec_20;
  assign io_toVecDq_req_5_bits_exceptionVec_21 = io_fromRename_5_bits_exceptionVec_21;
  assign io_toVecDq_req_5_bits_exceptionVec_22 = io_fromRename_5_bits_exceptionVec_22;
  assign io_toVecDq_req_5_bits_exceptionVec_23 = io_fromRename_5_bits_exceptionVec_23;
  assign io_toVecDq_req_5_bits_preDecodeInfo_isRVC =
    io_fromRename_5_bits_preDecodeInfo_isRVC;
  assign io_toVecDq_req_5_bits_ftqPtr_flag = io_fromRename_5_bits_ftqPtr_flag;
  assign io_toVecDq_req_5_bits_ftqPtr_value = io_fromRename_5_bits_ftqPtr_value;
  assign io_toVecDq_req_5_bits_ftqOffset = io_fromRename_5_bits_ftqOffset;
  assign io_toVecDq_req_5_bits_srcType_0 = io_fromRename_5_bits_srcType_0;
  assign io_toVecDq_req_5_bits_srcType_1 = io_fromRename_5_bits_srcType_1;
  assign io_toVecDq_req_5_bits_srcType_2 = io_fromRename_5_bits_srcType_2;
  assign io_toVecDq_req_5_bits_srcType_3 = io_fromRename_5_bits_srcType_3;
  assign io_toVecDq_req_5_bits_srcType_4 = io_fromRename_5_bits_srcType_4;
  assign io_toVecDq_req_5_bits_fuType = io_fromRename_5_bits_fuType;
  assign io_toVecDq_req_5_bits_fuOpType = io_fromRename_5_bits_fuOpType;
  assign io_toVecDq_req_5_bits_rfWen = io_fromRename_5_bits_rfWen;
  assign io_toVecDq_req_5_bits_fpWen = io_fromRename_5_bits_fpWen;
  assign io_toVecDq_req_5_bits_vecWen = io_fromRename_5_bits_vecWen;
  assign io_toVecDq_req_5_bits_v0Wen = io_fromRename_5_bits_v0Wen;
  assign io_toVecDq_req_5_bits_vlWen = io_fromRename_5_bits_vlWen;
  assign io_toVecDq_req_5_bits_selImm = io_fromRename_5_bits_selImm;
  assign io_toVecDq_req_5_bits_imm = io_fromRename_5_bits_imm;
  assign io_toVecDq_req_5_bits_fpu_wflags = io_fromRename_5_bits_fpu_wflags;
  assign io_toVecDq_req_5_bits_fpu_rm = io_fromRename_5_bits_fpu_rm;
  assign io_toVecDq_req_5_bits_vpu_vma = io_fromRename_5_bits_vpu_vma;
  assign io_toVecDq_req_5_bits_vpu_vta = io_fromRename_5_bits_vpu_vta;
  assign io_toVecDq_req_5_bits_vpu_vsew = io_fromRename_5_bits_vpu_vsew;
  assign io_toVecDq_req_5_bits_vpu_vlmul = io_fromRename_5_bits_vpu_vlmul;
  assign io_toVecDq_req_5_bits_vpu_vm = io_fromRename_5_bits_vpu_vm;
  assign io_toVecDq_req_5_bits_vpu_vstart = io_fromRename_5_bits_vpu_vstart;
  assign io_toVecDq_req_5_bits_vpu_fpu_isFoldTo1_2 =
    io_fromRename_5_bits_vpu_fpu_isFoldTo1_2;
  assign io_toVecDq_req_5_bits_vpu_fpu_isFoldTo1_4 =
    io_fromRename_5_bits_vpu_fpu_isFoldTo1_4;
  assign io_toVecDq_req_5_bits_vpu_fpu_isFoldTo1_8 =
    io_fromRename_5_bits_vpu_fpu_isFoldTo1_8;
  assign io_toVecDq_req_5_bits_vpu_vmask = io_fromRename_5_bits_vpu_vmask;
  assign io_toVecDq_req_5_bits_vpu_nf = io_fromRename_5_bits_vpu_nf;
  assign io_toVecDq_req_5_bits_vpu_veew = io_fromRename_5_bits_vpu_veew;
  assign io_toVecDq_req_5_bits_vpu_isExt = io_fromRename_5_bits_vpu_isExt;
  assign io_toVecDq_req_5_bits_vpu_isNarrow = io_fromRename_5_bits_vpu_isNarrow;
  assign io_toVecDq_req_5_bits_vpu_isDstMask = io_fromRename_5_bits_vpu_isDstMask;
  assign io_toVecDq_req_5_bits_vpu_isOpMask = io_fromRename_5_bits_vpu_isOpMask;
  assign io_toVecDq_req_5_bits_vpu_isDependOldvd = io_fromRename_5_bits_vpu_isDependOldvd;
  assign io_toVecDq_req_5_bits_vpu_isWritePartVd = io_fromRename_5_bits_vpu_isWritePartVd;
  assign io_toVecDq_req_5_bits_uopIdx = io_fromRename_5_bits_uopIdx;
  assign io_toVecDq_req_5_bits_lastUop = io_fromRename_5_bits_lastUop;
  assign io_toVecDq_req_5_bits_psrc_0 = updatedUop_5_psrc_0;
  assign io_toVecDq_req_5_bits_psrc_1 = io_fromRename_5_bits_psrc_1;
  assign io_toVecDq_req_5_bits_psrc_2 = io_fromRename_5_bits_psrc_2;
  assign io_toVecDq_req_5_bits_psrc_3 = io_fromRename_5_bits_psrc_3;
  assign io_toVecDq_req_5_bits_psrc_4 = io_fromRename_5_bits_psrc_4;
  assign io_toVecDq_req_5_bits_pdest = io_fromRename_5_bits_pdest;
  assign io_toVecDq_req_5_bits_robIdx_flag = io_fromRename_5_bits_robIdx_flag;
  assign io_toVecDq_req_5_bits_robIdx_value = io_fromRename_5_bits_robIdx_value;
  assign io_toVecDq_req_5_bits_storeSetHit = io_fromRename_5_bits_storeSetHit;
  assign io_toVecDq_req_5_bits_waitForRobIdx_flag = io_lfst_resp_5_bits_robIdx_flag;
  assign io_toVecDq_req_5_bits_waitForRobIdx_value = io_lfst_resp_5_bits_robIdx_value;
  assign io_toVecDq_req_5_bits_loadWaitBit = io_lfst_resp_5_bits_shouldWait;
  assign io_toVecDq_req_5_bits_loadWaitStrict = io_fromRename_5_bits_loadWaitStrict;
  assign io_toVecDq_req_5_bits_numLsElem = io_fromRename_5_bits_numLsElem;
  assign io_toLsDq_needAlloc_0 = io_toLsDq_needAlloc_0_0;
  assign io_toLsDq_needAlloc_1 = io_toLsDq_needAlloc_1_0;
  assign io_toLsDq_needAlloc_2 = io_toLsDq_needAlloc_2_0;
  assign io_toLsDq_needAlloc_3 = io_toLsDq_needAlloc_3_0;
  assign io_toLsDq_needAlloc_4 = io_toLsDq_needAlloc_4_0;
  assign io_toLsDq_needAlloc_5 = io_toLsDq_needAlloc_5_0;
  assign io_toLsDq_req_0_valid = io_toLsDq_needAlloc_0_0 & canEnterDpq & dqCanAccept;
  assign io_toLsDq_req_0_bits_instr = io_fromRename_0_bits_instr;
  assign io_toLsDq_req_0_bits_exceptionVec_0 = io_fromRename_0_bits_exceptionVec_0;
  assign io_toLsDq_req_0_bits_exceptionVec_1 = io_fromRename_0_bits_exceptionVec_1;
  assign io_toLsDq_req_0_bits_exceptionVec_2 = io_fromRename_0_bits_exceptionVec_2;
  assign io_toLsDq_req_0_bits_exceptionVec_3 = io_fromRename_0_bits_exceptionVec_3;
  assign io_toLsDq_req_0_bits_exceptionVec_4 = io_fromRename_0_bits_exceptionVec_4;
  assign io_toLsDq_req_0_bits_exceptionVec_5 = io_fromRename_0_bits_exceptionVec_5;
  assign io_toLsDq_req_0_bits_exceptionVec_6 = io_fromRename_0_bits_exceptionVec_6;
  assign io_toLsDq_req_0_bits_exceptionVec_7 = io_fromRename_0_bits_exceptionVec_7;
  assign io_toLsDq_req_0_bits_exceptionVec_8 = io_fromRename_0_bits_exceptionVec_8;
  assign io_toLsDq_req_0_bits_exceptionVec_9 = io_fromRename_0_bits_exceptionVec_9;
  assign io_toLsDq_req_0_bits_exceptionVec_10 = io_fromRename_0_bits_exceptionVec_10;
  assign io_toLsDq_req_0_bits_exceptionVec_11 = io_fromRename_0_bits_exceptionVec_11;
  assign io_toLsDq_req_0_bits_exceptionVec_12 = io_fromRename_0_bits_exceptionVec_12;
  assign io_toLsDq_req_0_bits_exceptionVec_13 = io_fromRename_0_bits_exceptionVec_13;
  assign io_toLsDq_req_0_bits_exceptionVec_14 = io_fromRename_0_bits_exceptionVec_14;
  assign io_toLsDq_req_0_bits_exceptionVec_15 = io_fromRename_0_bits_exceptionVec_15;
  assign io_toLsDq_req_0_bits_exceptionVec_16 = io_fromRename_0_bits_exceptionVec_16;
  assign io_toLsDq_req_0_bits_exceptionVec_17 = io_fromRename_0_bits_exceptionVec_17;
  assign io_toLsDq_req_0_bits_exceptionVec_18 = io_fromRename_0_bits_exceptionVec_18;
  assign io_toLsDq_req_0_bits_exceptionVec_19 = io_fromRename_0_bits_exceptionVec_19;
  assign io_toLsDq_req_0_bits_exceptionVec_20 = io_fromRename_0_bits_exceptionVec_20;
  assign io_toLsDq_req_0_bits_exceptionVec_21 = io_fromRename_0_bits_exceptionVec_21;
  assign io_toLsDq_req_0_bits_exceptionVec_22 = io_fromRename_0_bits_exceptionVec_22;
  assign io_toLsDq_req_0_bits_exceptionVec_23 = io_fromRename_0_bits_exceptionVec_23;
  assign io_toLsDq_req_0_bits_preDecodeInfo_isRVC =
    io_fromRename_0_bits_preDecodeInfo_isRVC;
  assign io_toLsDq_req_0_bits_ftqPtr_flag = io_fromRename_0_bits_ftqPtr_flag;
  assign io_toLsDq_req_0_bits_ftqPtr_value = io_fromRename_0_bits_ftqPtr_value;
  assign io_toLsDq_req_0_bits_ftqOffset = io_fromRename_0_bits_ftqOffset;
  assign io_toLsDq_req_0_bits_srcType_0 = io_fromRename_0_bits_srcType_0;
  assign io_toLsDq_req_0_bits_srcType_1 = io_fromRename_0_bits_srcType_1;
  assign io_toLsDq_req_0_bits_srcType_2 = io_fromRename_0_bits_srcType_2;
  assign io_toLsDq_req_0_bits_srcType_3 = io_fromRename_0_bits_srcType_3;
  assign io_toLsDq_req_0_bits_srcType_4 = io_fromRename_0_bits_srcType_4;
  assign io_toLsDq_req_0_bits_fuType = io_fromRename_0_bits_fuType;
  assign io_toLsDq_req_0_bits_fuOpType = io_fromRename_0_bits_fuOpType;
  assign io_toLsDq_req_0_bits_rfWen = io_fromRename_0_bits_rfWen;
  assign io_toLsDq_req_0_bits_fpWen = io_fromRename_0_bits_fpWen;
  assign io_toLsDq_req_0_bits_vecWen = io_fromRename_0_bits_vecWen;
  assign io_toLsDq_req_0_bits_v0Wen = io_fromRename_0_bits_v0Wen;
  assign io_toLsDq_req_0_bits_vlWen = io_fromRename_0_bits_vlWen;
  assign io_toLsDq_req_0_bits_selImm = io_fromRename_0_bits_selImm;
  assign io_toLsDq_req_0_bits_imm = io_fromRename_0_bits_imm;
  assign io_toLsDq_req_0_bits_fpu_wflags = io_fromRename_0_bits_fpu_wflags;
  assign io_toLsDq_req_0_bits_fpu_rm = io_fromRename_0_bits_fpu_rm;
  assign io_toLsDq_req_0_bits_vpu_vma = io_fromRename_0_bits_vpu_vma;
  assign io_toLsDq_req_0_bits_vpu_vta = io_fromRename_0_bits_vpu_vta;
  assign io_toLsDq_req_0_bits_vpu_vsew = io_fromRename_0_bits_vpu_vsew;
  assign io_toLsDq_req_0_bits_vpu_vlmul = io_fromRename_0_bits_vpu_vlmul;
  assign io_toLsDq_req_0_bits_vpu_vm = io_fromRename_0_bits_vpu_vm;
  assign io_toLsDq_req_0_bits_vpu_vstart = io_fromRename_0_bits_vpu_vstart;
  assign io_toLsDq_req_0_bits_vpu_fpu_isFoldTo1_2 =
    io_fromRename_0_bits_vpu_fpu_isFoldTo1_2;
  assign io_toLsDq_req_0_bits_vpu_fpu_isFoldTo1_4 =
    io_fromRename_0_bits_vpu_fpu_isFoldTo1_4;
  assign io_toLsDq_req_0_bits_vpu_fpu_isFoldTo1_8 =
    io_fromRename_0_bits_vpu_fpu_isFoldTo1_8;
  assign io_toLsDq_req_0_bits_vpu_vmask = io_fromRename_0_bits_vpu_vmask;
  assign io_toLsDq_req_0_bits_vpu_nf = io_fromRename_0_bits_vpu_nf;
  assign io_toLsDq_req_0_bits_vpu_veew = io_fromRename_0_bits_vpu_veew;
  assign io_toLsDq_req_0_bits_vpu_isExt = io_fromRename_0_bits_vpu_isExt;
  assign io_toLsDq_req_0_bits_vpu_isNarrow = io_fromRename_0_bits_vpu_isNarrow;
  assign io_toLsDq_req_0_bits_vpu_isDstMask = io_fromRename_0_bits_vpu_isDstMask;
  assign io_toLsDq_req_0_bits_vpu_isOpMask = io_fromRename_0_bits_vpu_isOpMask;
  assign io_toLsDq_req_0_bits_vpu_isDependOldvd = io_fromRename_0_bits_vpu_isDependOldvd;
  assign io_toLsDq_req_0_bits_vpu_isWritePartVd = io_fromRename_0_bits_vpu_isWritePartVd;
  assign io_toLsDq_req_0_bits_uopIdx = io_fromRename_0_bits_uopIdx;
  assign io_toLsDq_req_0_bits_lastUop = io_fromRename_0_bits_lastUop;
  assign io_toLsDq_req_0_bits_psrc_0 = updatedUop_0_psrc_0;
  assign io_toLsDq_req_0_bits_psrc_1 = io_fromRename_0_bits_psrc_1;
  assign io_toLsDq_req_0_bits_psrc_2 = io_fromRename_0_bits_psrc_2;
  assign io_toLsDq_req_0_bits_psrc_3 = io_fromRename_0_bits_psrc_3;
  assign io_toLsDq_req_0_bits_psrc_4 = io_fromRename_0_bits_psrc_4;
  assign io_toLsDq_req_0_bits_pdest = io_fromRename_0_bits_pdest;
  assign io_toLsDq_req_0_bits_robIdx_flag = io_fromRename_0_bits_robIdx_flag;
  assign io_toLsDq_req_0_bits_robIdx_value = io_fromRename_0_bits_robIdx_value;
  assign io_toLsDq_req_0_bits_storeSetHit = io_fromRename_0_bits_storeSetHit;
  assign io_toLsDq_req_0_bits_waitForRobIdx_flag = io_lfst_resp_0_bits_robIdx_flag;
  assign io_toLsDq_req_0_bits_waitForRobIdx_value = io_lfst_resp_0_bits_robIdx_value;
  assign io_toLsDq_req_0_bits_loadWaitBit = io_lfst_resp_0_bits_shouldWait;
  assign io_toLsDq_req_0_bits_loadWaitStrict = io_fromRename_0_bits_loadWaitStrict;
  assign io_toLsDq_req_0_bits_numLsElem = io_fromRename_0_bits_numLsElem;
  assign io_toLsDq_req_1_valid = io_toLsDq_needAlloc_1_0 & canEnterDpq_1 & dqCanAccept;
  assign io_toLsDq_req_1_bits_instr = io_fromRename_1_bits_instr;
  assign io_toLsDq_req_1_bits_exceptionVec_0 = io_fromRename_1_bits_exceptionVec_0;
  assign io_toLsDq_req_1_bits_exceptionVec_1 = io_fromRename_1_bits_exceptionVec_1;
  assign io_toLsDq_req_1_bits_exceptionVec_2 = io_fromRename_1_bits_exceptionVec_2;
  assign io_toLsDq_req_1_bits_exceptionVec_3 = io_fromRename_1_bits_exceptionVec_3;
  assign io_toLsDq_req_1_bits_exceptionVec_4 = io_fromRename_1_bits_exceptionVec_4;
  assign io_toLsDq_req_1_bits_exceptionVec_5 = io_fromRename_1_bits_exceptionVec_5;
  assign io_toLsDq_req_1_bits_exceptionVec_6 = io_fromRename_1_bits_exceptionVec_6;
  assign io_toLsDq_req_1_bits_exceptionVec_7 = io_fromRename_1_bits_exceptionVec_7;
  assign io_toLsDq_req_1_bits_exceptionVec_8 = io_fromRename_1_bits_exceptionVec_8;
  assign io_toLsDq_req_1_bits_exceptionVec_9 = io_fromRename_1_bits_exceptionVec_9;
  assign io_toLsDq_req_1_bits_exceptionVec_10 = io_fromRename_1_bits_exceptionVec_10;
  assign io_toLsDq_req_1_bits_exceptionVec_11 = io_fromRename_1_bits_exceptionVec_11;
  assign io_toLsDq_req_1_bits_exceptionVec_12 = io_fromRename_1_bits_exceptionVec_12;
  assign io_toLsDq_req_1_bits_exceptionVec_13 = io_fromRename_1_bits_exceptionVec_13;
  assign io_toLsDq_req_1_bits_exceptionVec_14 = io_fromRename_1_bits_exceptionVec_14;
  assign io_toLsDq_req_1_bits_exceptionVec_15 = io_fromRename_1_bits_exceptionVec_15;
  assign io_toLsDq_req_1_bits_exceptionVec_16 = io_fromRename_1_bits_exceptionVec_16;
  assign io_toLsDq_req_1_bits_exceptionVec_17 = io_fromRename_1_bits_exceptionVec_17;
  assign io_toLsDq_req_1_bits_exceptionVec_18 = io_fromRename_1_bits_exceptionVec_18;
  assign io_toLsDq_req_1_bits_exceptionVec_19 = io_fromRename_1_bits_exceptionVec_19;
  assign io_toLsDq_req_1_bits_exceptionVec_20 = io_fromRename_1_bits_exceptionVec_20;
  assign io_toLsDq_req_1_bits_exceptionVec_21 = io_fromRename_1_bits_exceptionVec_21;
  assign io_toLsDq_req_1_bits_exceptionVec_22 = io_fromRename_1_bits_exceptionVec_22;
  assign io_toLsDq_req_1_bits_exceptionVec_23 = io_fromRename_1_bits_exceptionVec_23;
  assign io_toLsDq_req_1_bits_preDecodeInfo_isRVC =
    io_fromRename_1_bits_preDecodeInfo_isRVC;
  assign io_toLsDq_req_1_bits_ftqPtr_flag = io_fromRename_1_bits_ftqPtr_flag;
  assign io_toLsDq_req_1_bits_ftqPtr_value = io_fromRename_1_bits_ftqPtr_value;
  assign io_toLsDq_req_1_bits_ftqOffset = io_fromRename_1_bits_ftqOffset;
  assign io_toLsDq_req_1_bits_srcType_0 = io_fromRename_1_bits_srcType_0;
  assign io_toLsDq_req_1_bits_srcType_1 = io_fromRename_1_bits_srcType_1;
  assign io_toLsDq_req_1_bits_srcType_2 = io_fromRename_1_bits_srcType_2;
  assign io_toLsDq_req_1_bits_srcType_3 = io_fromRename_1_bits_srcType_3;
  assign io_toLsDq_req_1_bits_srcType_4 = io_fromRename_1_bits_srcType_4;
  assign io_toLsDq_req_1_bits_fuType = io_fromRename_1_bits_fuType;
  assign io_toLsDq_req_1_bits_fuOpType = io_fromRename_1_bits_fuOpType;
  assign io_toLsDq_req_1_bits_rfWen = io_fromRename_1_bits_rfWen;
  assign io_toLsDq_req_1_bits_fpWen = io_fromRename_1_bits_fpWen;
  assign io_toLsDq_req_1_bits_vecWen = io_fromRename_1_bits_vecWen;
  assign io_toLsDq_req_1_bits_v0Wen = io_fromRename_1_bits_v0Wen;
  assign io_toLsDq_req_1_bits_vlWen = io_fromRename_1_bits_vlWen;
  assign io_toLsDq_req_1_bits_selImm = io_fromRename_1_bits_selImm;
  assign io_toLsDq_req_1_bits_imm = io_fromRename_1_bits_imm;
  assign io_toLsDq_req_1_bits_fpu_wflags = io_fromRename_1_bits_fpu_wflags;
  assign io_toLsDq_req_1_bits_fpu_rm = io_fromRename_1_bits_fpu_rm;
  assign io_toLsDq_req_1_bits_vpu_vma = io_fromRename_1_bits_vpu_vma;
  assign io_toLsDq_req_1_bits_vpu_vta = io_fromRename_1_bits_vpu_vta;
  assign io_toLsDq_req_1_bits_vpu_vsew = io_fromRename_1_bits_vpu_vsew;
  assign io_toLsDq_req_1_bits_vpu_vlmul = io_fromRename_1_bits_vpu_vlmul;
  assign io_toLsDq_req_1_bits_vpu_vm = io_fromRename_1_bits_vpu_vm;
  assign io_toLsDq_req_1_bits_vpu_vstart = io_fromRename_1_bits_vpu_vstart;
  assign io_toLsDq_req_1_bits_vpu_fpu_isFoldTo1_2 =
    io_fromRename_1_bits_vpu_fpu_isFoldTo1_2;
  assign io_toLsDq_req_1_bits_vpu_fpu_isFoldTo1_4 =
    io_fromRename_1_bits_vpu_fpu_isFoldTo1_4;
  assign io_toLsDq_req_1_bits_vpu_fpu_isFoldTo1_8 =
    io_fromRename_1_bits_vpu_fpu_isFoldTo1_8;
  assign io_toLsDq_req_1_bits_vpu_vmask = io_fromRename_1_bits_vpu_vmask;
  assign io_toLsDq_req_1_bits_vpu_nf = io_fromRename_1_bits_vpu_nf;
  assign io_toLsDq_req_1_bits_vpu_veew = io_fromRename_1_bits_vpu_veew;
  assign io_toLsDq_req_1_bits_vpu_isExt = io_fromRename_1_bits_vpu_isExt;
  assign io_toLsDq_req_1_bits_vpu_isNarrow = io_fromRename_1_bits_vpu_isNarrow;
  assign io_toLsDq_req_1_bits_vpu_isDstMask = io_fromRename_1_bits_vpu_isDstMask;
  assign io_toLsDq_req_1_bits_vpu_isOpMask = io_fromRename_1_bits_vpu_isOpMask;
  assign io_toLsDq_req_1_bits_vpu_isDependOldvd = io_fromRename_1_bits_vpu_isDependOldvd;
  assign io_toLsDq_req_1_bits_vpu_isWritePartVd = io_fromRename_1_bits_vpu_isWritePartVd;
  assign io_toLsDq_req_1_bits_uopIdx = io_fromRename_1_bits_uopIdx;
  assign io_toLsDq_req_1_bits_lastUop = io_fromRename_1_bits_lastUop;
  assign io_toLsDq_req_1_bits_psrc_0 = updatedUop_1_psrc_0;
  assign io_toLsDq_req_1_bits_psrc_1 = io_fromRename_1_bits_psrc_1;
  assign io_toLsDq_req_1_bits_psrc_2 = io_fromRename_1_bits_psrc_2;
  assign io_toLsDq_req_1_bits_psrc_3 = io_fromRename_1_bits_psrc_3;
  assign io_toLsDq_req_1_bits_psrc_4 = io_fromRename_1_bits_psrc_4;
  assign io_toLsDq_req_1_bits_pdest = io_fromRename_1_bits_pdest;
  assign io_toLsDq_req_1_bits_robIdx_flag = io_fromRename_1_bits_robIdx_flag;
  assign io_toLsDq_req_1_bits_robIdx_value = io_fromRename_1_bits_robIdx_value;
  assign io_toLsDq_req_1_bits_storeSetHit = io_fromRename_1_bits_storeSetHit;
  assign io_toLsDq_req_1_bits_waitForRobIdx_flag = io_lfst_resp_1_bits_robIdx_flag;
  assign io_toLsDq_req_1_bits_waitForRobIdx_value = io_lfst_resp_1_bits_robIdx_value;
  assign io_toLsDq_req_1_bits_loadWaitBit = io_lfst_resp_1_bits_shouldWait;
  assign io_toLsDq_req_1_bits_loadWaitStrict = io_fromRename_1_bits_loadWaitStrict;
  assign io_toLsDq_req_1_bits_numLsElem = io_fromRename_1_bits_numLsElem;
  assign io_toLsDq_req_2_valid = io_toLsDq_needAlloc_2_0 & canEnterDpq_2 & dqCanAccept;
  assign io_toLsDq_req_2_bits_instr = io_fromRename_2_bits_instr;
  assign io_toLsDq_req_2_bits_exceptionVec_0 = io_fromRename_2_bits_exceptionVec_0;
  assign io_toLsDq_req_2_bits_exceptionVec_1 = io_fromRename_2_bits_exceptionVec_1;
  assign io_toLsDq_req_2_bits_exceptionVec_2 = io_fromRename_2_bits_exceptionVec_2;
  assign io_toLsDq_req_2_bits_exceptionVec_3 = io_fromRename_2_bits_exceptionVec_3;
  assign io_toLsDq_req_2_bits_exceptionVec_4 = io_fromRename_2_bits_exceptionVec_4;
  assign io_toLsDq_req_2_bits_exceptionVec_5 = io_fromRename_2_bits_exceptionVec_5;
  assign io_toLsDq_req_2_bits_exceptionVec_6 = io_fromRename_2_bits_exceptionVec_6;
  assign io_toLsDq_req_2_bits_exceptionVec_7 = io_fromRename_2_bits_exceptionVec_7;
  assign io_toLsDq_req_2_bits_exceptionVec_8 = io_fromRename_2_bits_exceptionVec_8;
  assign io_toLsDq_req_2_bits_exceptionVec_9 = io_fromRename_2_bits_exceptionVec_9;
  assign io_toLsDq_req_2_bits_exceptionVec_10 = io_fromRename_2_bits_exceptionVec_10;
  assign io_toLsDq_req_2_bits_exceptionVec_11 = io_fromRename_2_bits_exceptionVec_11;
  assign io_toLsDq_req_2_bits_exceptionVec_12 = io_fromRename_2_bits_exceptionVec_12;
  assign io_toLsDq_req_2_bits_exceptionVec_13 = io_fromRename_2_bits_exceptionVec_13;
  assign io_toLsDq_req_2_bits_exceptionVec_14 = io_fromRename_2_bits_exceptionVec_14;
  assign io_toLsDq_req_2_bits_exceptionVec_15 = io_fromRename_2_bits_exceptionVec_15;
  assign io_toLsDq_req_2_bits_exceptionVec_16 = io_fromRename_2_bits_exceptionVec_16;
  assign io_toLsDq_req_2_bits_exceptionVec_17 = io_fromRename_2_bits_exceptionVec_17;
  assign io_toLsDq_req_2_bits_exceptionVec_18 = io_fromRename_2_bits_exceptionVec_18;
  assign io_toLsDq_req_2_bits_exceptionVec_19 = io_fromRename_2_bits_exceptionVec_19;
  assign io_toLsDq_req_2_bits_exceptionVec_20 = io_fromRename_2_bits_exceptionVec_20;
  assign io_toLsDq_req_2_bits_exceptionVec_21 = io_fromRename_2_bits_exceptionVec_21;
  assign io_toLsDq_req_2_bits_exceptionVec_22 = io_fromRename_2_bits_exceptionVec_22;
  assign io_toLsDq_req_2_bits_exceptionVec_23 = io_fromRename_2_bits_exceptionVec_23;
  assign io_toLsDq_req_2_bits_preDecodeInfo_isRVC =
    io_fromRename_2_bits_preDecodeInfo_isRVC;
  assign io_toLsDq_req_2_bits_ftqPtr_flag = io_fromRename_2_bits_ftqPtr_flag;
  assign io_toLsDq_req_2_bits_ftqPtr_value = io_fromRename_2_bits_ftqPtr_value;
  assign io_toLsDq_req_2_bits_ftqOffset = io_fromRename_2_bits_ftqOffset;
  assign io_toLsDq_req_2_bits_srcType_0 = io_fromRename_2_bits_srcType_0;
  assign io_toLsDq_req_2_bits_srcType_1 = io_fromRename_2_bits_srcType_1;
  assign io_toLsDq_req_2_bits_srcType_2 = io_fromRename_2_bits_srcType_2;
  assign io_toLsDq_req_2_bits_srcType_3 = io_fromRename_2_bits_srcType_3;
  assign io_toLsDq_req_2_bits_srcType_4 = io_fromRename_2_bits_srcType_4;
  assign io_toLsDq_req_2_bits_fuType = io_fromRename_2_bits_fuType;
  assign io_toLsDq_req_2_bits_fuOpType = io_fromRename_2_bits_fuOpType;
  assign io_toLsDq_req_2_bits_rfWen = io_fromRename_2_bits_rfWen;
  assign io_toLsDq_req_2_bits_fpWen = io_fromRename_2_bits_fpWen;
  assign io_toLsDq_req_2_bits_vecWen = io_fromRename_2_bits_vecWen;
  assign io_toLsDq_req_2_bits_v0Wen = io_fromRename_2_bits_v0Wen;
  assign io_toLsDq_req_2_bits_vlWen = io_fromRename_2_bits_vlWen;
  assign io_toLsDq_req_2_bits_selImm = io_fromRename_2_bits_selImm;
  assign io_toLsDq_req_2_bits_imm = io_fromRename_2_bits_imm;
  assign io_toLsDq_req_2_bits_fpu_wflags = io_fromRename_2_bits_fpu_wflags;
  assign io_toLsDq_req_2_bits_fpu_rm = io_fromRename_2_bits_fpu_rm;
  assign io_toLsDq_req_2_bits_vpu_vma = io_fromRename_2_bits_vpu_vma;
  assign io_toLsDq_req_2_bits_vpu_vta = io_fromRename_2_bits_vpu_vta;
  assign io_toLsDq_req_2_bits_vpu_vsew = io_fromRename_2_bits_vpu_vsew;
  assign io_toLsDq_req_2_bits_vpu_vlmul = io_fromRename_2_bits_vpu_vlmul;
  assign io_toLsDq_req_2_bits_vpu_vm = io_fromRename_2_bits_vpu_vm;
  assign io_toLsDq_req_2_bits_vpu_vstart = io_fromRename_2_bits_vpu_vstart;
  assign io_toLsDq_req_2_bits_vpu_fpu_isFoldTo1_2 =
    io_fromRename_2_bits_vpu_fpu_isFoldTo1_2;
  assign io_toLsDq_req_2_bits_vpu_fpu_isFoldTo1_4 =
    io_fromRename_2_bits_vpu_fpu_isFoldTo1_4;
  assign io_toLsDq_req_2_bits_vpu_fpu_isFoldTo1_8 =
    io_fromRename_2_bits_vpu_fpu_isFoldTo1_8;
  assign io_toLsDq_req_2_bits_vpu_vmask = io_fromRename_2_bits_vpu_vmask;
  assign io_toLsDq_req_2_bits_vpu_nf = io_fromRename_2_bits_vpu_nf;
  assign io_toLsDq_req_2_bits_vpu_veew = io_fromRename_2_bits_vpu_veew;
  assign io_toLsDq_req_2_bits_vpu_isExt = io_fromRename_2_bits_vpu_isExt;
  assign io_toLsDq_req_2_bits_vpu_isNarrow = io_fromRename_2_bits_vpu_isNarrow;
  assign io_toLsDq_req_2_bits_vpu_isDstMask = io_fromRename_2_bits_vpu_isDstMask;
  assign io_toLsDq_req_2_bits_vpu_isOpMask = io_fromRename_2_bits_vpu_isOpMask;
  assign io_toLsDq_req_2_bits_vpu_isDependOldvd = io_fromRename_2_bits_vpu_isDependOldvd;
  assign io_toLsDq_req_2_bits_vpu_isWritePartVd = io_fromRename_2_bits_vpu_isWritePartVd;
  assign io_toLsDq_req_2_bits_uopIdx = io_fromRename_2_bits_uopIdx;
  assign io_toLsDq_req_2_bits_lastUop = io_fromRename_2_bits_lastUop;
  assign io_toLsDq_req_2_bits_psrc_0 = updatedUop_2_psrc_0;
  assign io_toLsDq_req_2_bits_psrc_1 = io_fromRename_2_bits_psrc_1;
  assign io_toLsDq_req_2_bits_psrc_2 = io_fromRename_2_bits_psrc_2;
  assign io_toLsDq_req_2_bits_psrc_3 = io_fromRename_2_bits_psrc_3;
  assign io_toLsDq_req_2_bits_psrc_4 = io_fromRename_2_bits_psrc_4;
  assign io_toLsDq_req_2_bits_pdest = io_fromRename_2_bits_pdest;
  assign io_toLsDq_req_2_bits_robIdx_flag = io_fromRename_2_bits_robIdx_flag;
  assign io_toLsDq_req_2_bits_robIdx_value = io_fromRename_2_bits_robIdx_value;
  assign io_toLsDq_req_2_bits_storeSetHit = io_fromRename_2_bits_storeSetHit;
  assign io_toLsDq_req_2_bits_waitForRobIdx_flag = io_lfst_resp_2_bits_robIdx_flag;
  assign io_toLsDq_req_2_bits_waitForRobIdx_value = io_lfst_resp_2_bits_robIdx_value;
  assign io_toLsDq_req_2_bits_loadWaitBit = io_lfst_resp_2_bits_shouldWait;
  assign io_toLsDq_req_2_bits_loadWaitStrict = io_fromRename_2_bits_loadWaitStrict;
  assign io_toLsDq_req_2_bits_numLsElem = io_fromRename_2_bits_numLsElem;
  assign io_toLsDq_req_3_valid = io_toLsDq_needAlloc_3_0 & canEnterDpq_3 & dqCanAccept;
  assign io_toLsDq_req_3_bits_instr = io_fromRename_3_bits_instr;
  assign io_toLsDq_req_3_bits_exceptionVec_0 = io_fromRename_3_bits_exceptionVec_0;
  assign io_toLsDq_req_3_bits_exceptionVec_1 = io_fromRename_3_bits_exceptionVec_1;
  assign io_toLsDq_req_3_bits_exceptionVec_2 = io_fromRename_3_bits_exceptionVec_2;
  assign io_toLsDq_req_3_bits_exceptionVec_3 = io_fromRename_3_bits_exceptionVec_3;
  assign io_toLsDq_req_3_bits_exceptionVec_4 = io_fromRename_3_bits_exceptionVec_4;
  assign io_toLsDq_req_3_bits_exceptionVec_5 = io_fromRename_3_bits_exceptionVec_5;
  assign io_toLsDq_req_3_bits_exceptionVec_6 = io_fromRename_3_bits_exceptionVec_6;
  assign io_toLsDq_req_3_bits_exceptionVec_7 = io_fromRename_3_bits_exceptionVec_7;
  assign io_toLsDq_req_3_bits_exceptionVec_8 = io_fromRename_3_bits_exceptionVec_8;
  assign io_toLsDq_req_3_bits_exceptionVec_9 = io_fromRename_3_bits_exceptionVec_9;
  assign io_toLsDq_req_3_bits_exceptionVec_10 = io_fromRename_3_bits_exceptionVec_10;
  assign io_toLsDq_req_3_bits_exceptionVec_11 = io_fromRename_3_bits_exceptionVec_11;
  assign io_toLsDq_req_3_bits_exceptionVec_12 = io_fromRename_3_bits_exceptionVec_12;
  assign io_toLsDq_req_3_bits_exceptionVec_13 = io_fromRename_3_bits_exceptionVec_13;
  assign io_toLsDq_req_3_bits_exceptionVec_14 = io_fromRename_3_bits_exceptionVec_14;
  assign io_toLsDq_req_3_bits_exceptionVec_15 = io_fromRename_3_bits_exceptionVec_15;
  assign io_toLsDq_req_3_bits_exceptionVec_16 = io_fromRename_3_bits_exceptionVec_16;
  assign io_toLsDq_req_3_bits_exceptionVec_17 = io_fromRename_3_bits_exceptionVec_17;
  assign io_toLsDq_req_3_bits_exceptionVec_18 = io_fromRename_3_bits_exceptionVec_18;
  assign io_toLsDq_req_3_bits_exceptionVec_19 = io_fromRename_3_bits_exceptionVec_19;
  assign io_toLsDq_req_3_bits_exceptionVec_20 = io_fromRename_3_bits_exceptionVec_20;
  assign io_toLsDq_req_3_bits_exceptionVec_21 = io_fromRename_3_bits_exceptionVec_21;
  assign io_toLsDq_req_3_bits_exceptionVec_22 = io_fromRename_3_bits_exceptionVec_22;
  assign io_toLsDq_req_3_bits_exceptionVec_23 = io_fromRename_3_bits_exceptionVec_23;
  assign io_toLsDq_req_3_bits_preDecodeInfo_isRVC =
    io_fromRename_3_bits_preDecodeInfo_isRVC;
  assign io_toLsDq_req_3_bits_ftqPtr_flag = io_fromRename_3_bits_ftqPtr_flag;
  assign io_toLsDq_req_3_bits_ftqPtr_value = io_fromRename_3_bits_ftqPtr_value;
  assign io_toLsDq_req_3_bits_ftqOffset = io_fromRename_3_bits_ftqOffset;
  assign io_toLsDq_req_3_bits_srcType_0 = io_fromRename_3_bits_srcType_0;
  assign io_toLsDq_req_3_bits_srcType_1 = io_fromRename_3_bits_srcType_1;
  assign io_toLsDq_req_3_bits_srcType_2 = io_fromRename_3_bits_srcType_2;
  assign io_toLsDq_req_3_bits_srcType_3 = io_fromRename_3_bits_srcType_3;
  assign io_toLsDq_req_3_bits_srcType_4 = io_fromRename_3_bits_srcType_4;
  assign io_toLsDq_req_3_bits_fuType = io_fromRename_3_bits_fuType;
  assign io_toLsDq_req_3_bits_fuOpType = io_fromRename_3_bits_fuOpType;
  assign io_toLsDq_req_3_bits_rfWen = io_fromRename_3_bits_rfWen;
  assign io_toLsDq_req_3_bits_fpWen = io_fromRename_3_bits_fpWen;
  assign io_toLsDq_req_3_bits_vecWen = io_fromRename_3_bits_vecWen;
  assign io_toLsDq_req_3_bits_v0Wen = io_fromRename_3_bits_v0Wen;
  assign io_toLsDq_req_3_bits_vlWen = io_fromRename_3_bits_vlWen;
  assign io_toLsDq_req_3_bits_selImm = io_fromRename_3_bits_selImm;
  assign io_toLsDq_req_3_bits_imm = io_fromRename_3_bits_imm;
  assign io_toLsDq_req_3_bits_fpu_wflags = io_fromRename_3_bits_fpu_wflags;
  assign io_toLsDq_req_3_bits_fpu_rm = io_fromRename_3_bits_fpu_rm;
  assign io_toLsDq_req_3_bits_vpu_vma = io_fromRename_3_bits_vpu_vma;
  assign io_toLsDq_req_3_bits_vpu_vta = io_fromRename_3_bits_vpu_vta;
  assign io_toLsDq_req_3_bits_vpu_vsew = io_fromRename_3_bits_vpu_vsew;
  assign io_toLsDq_req_3_bits_vpu_vlmul = io_fromRename_3_bits_vpu_vlmul;
  assign io_toLsDq_req_3_bits_vpu_vm = io_fromRename_3_bits_vpu_vm;
  assign io_toLsDq_req_3_bits_vpu_vstart = io_fromRename_3_bits_vpu_vstart;
  assign io_toLsDq_req_3_bits_vpu_fpu_isFoldTo1_2 =
    io_fromRename_3_bits_vpu_fpu_isFoldTo1_2;
  assign io_toLsDq_req_3_bits_vpu_fpu_isFoldTo1_4 =
    io_fromRename_3_bits_vpu_fpu_isFoldTo1_4;
  assign io_toLsDq_req_3_bits_vpu_fpu_isFoldTo1_8 =
    io_fromRename_3_bits_vpu_fpu_isFoldTo1_8;
  assign io_toLsDq_req_3_bits_vpu_vmask = io_fromRename_3_bits_vpu_vmask;
  assign io_toLsDq_req_3_bits_vpu_nf = io_fromRename_3_bits_vpu_nf;
  assign io_toLsDq_req_3_bits_vpu_veew = io_fromRename_3_bits_vpu_veew;
  assign io_toLsDq_req_3_bits_vpu_isExt = io_fromRename_3_bits_vpu_isExt;
  assign io_toLsDq_req_3_bits_vpu_isNarrow = io_fromRename_3_bits_vpu_isNarrow;
  assign io_toLsDq_req_3_bits_vpu_isDstMask = io_fromRename_3_bits_vpu_isDstMask;
  assign io_toLsDq_req_3_bits_vpu_isOpMask = io_fromRename_3_bits_vpu_isOpMask;
  assign io_toLsDq_req_3_bits_vpu_isDependOldvd = io_fromRename_3_bits_vpu_isDependOldvd;
  assign io_toLsDq_req_3_bits_vpu_isWritePartVd = io_fromRename_3_bits_vpu_isWritePartVd;
  assign io_toLsDq_req_3_bits_uopIdx = io_fromRename_3_bits_uopIdx;
  assign io_toLsDq_req_3_bits_lastUop = io_fromRename_3_bits_lastUop;
  assign io_toLsDq_req_3_bits_psrc_0 = updatedUop_3_psrc_0;
  assign io_toLsDq_req_3_bits_psrc_1 = io_fromRename_3_bits_psrc_1;
  assign io_toLsDq_req_3_bits_psrc_2 = io_fromRename_3_bits_psrc_2;
  assign io_toLsDq_req_3_bits_psrc_3 = io_fromRename_3_bits_psrc_3;
  assign io_toLsDq_req_3_bits_psrc_4 = io_fromRename_3_bits_psrc_4;
  assign io_toLsDq_req_3_bits_pdest = io_fromRename_3_bits_pdest;
  assign io_toLsDq_req_3_bits_robIdx_flag = io_fromRename_3_bits_robIdx_flag;
  assign io_toLsDq_req_3_bits_robIdx_value = io_fromRename_3_bits_robIdx_value;
  assign io_toLsDq_req_3_bits_storeSetHit = io_fromRename_3_bits_storeSetHit;
  assign io_toLsDq_req_3_bits_waitForRobIdx_flag = io_lfst_resp_3_bits_robIdx_flag;
  assign io_toLsDq_req_3_bits_waitForRobIdx_value = io_lfst_resp_3_bits_robIdx_value;
  assign io_toLsDq_req_3_bits_loadWaitBit = io_lfst_resp_3_bits_shouldWait;
  assign io_toLsDq_req_3_bits_loadWaitStrict = io_fromRename_3_bits_loadWaitStrict;
  assign io_toLsDq_req_3_bits_numLsElem = io_fromRename_3_bits_numLsElem;
  assign io_toLsDq_req_4_valid = io_toLsDq_needAlloc_4_0 & canEnterDpq_4 & dqCanAccept;
  assign io_toLsDq_req_4_bits_instr = io_fromRename_4_bits_instr;
  assign io_toLsDq_req_4_bits_exceptionVec_0 = io_fromRename_4_bits_exceptionVec_0;
  assign io_toLsDq_req_4_bits_exceptionVec_1 = io_fromRename_4_bits_exceptionVec_1;
  assign io_toLsDq_req_4_bits_exceptionVec_2 = io_fromRename_4_bits_exceptionVec_2;
  assign io_toLsDq_req_4_bits_exceptionVec_3 = io_fromRename_4_bits_exceptionVec_3;
  assign io_toLsDq_req_4_bits_exceptionVec_4 = io_fromRename_4_bits_exceptionVec_4;
  assign io_toLsDq_req_4_bits_exceptionVec_5 = io_fromRename_4_bits_exceptionVec_5;
  assign io_toLsDq_req_4_bits_exceptionVec_6 = io_fromRename_4_bits_exceptionVec_6;
  assign io_toLsDq_req_4_bits_exceptionVec_7 = io_fromRename_4_bits_exceptionVec_7;
  assign io_toLsDq_req_4_bits_exceptionVec_8 = io_fromRename_4_bits_exceptionVec_8;
  assign io_toLsDq_req_4_bits_exceptionVec_9 = io_fromRename_4_bits_exceptionVec_9;
  assign io_toLsDq_req_4_bits_exceptionVec_10 = io_fromRename_4_bits_exceptionVec_10;
  assign io_toLsDq_req_4_bits_exceptionVec_11 = io_fromRename_4_bits_exceptionVec_11;
  assign io_toLsDq_req_4_bits_exceptionVec_12 = io_fromRename_4_bits_exceptionVec_12;
  assign io_toLsDq_req_4_bits_exceptionVec_13 = io_fromRename_4_bits_exceptionVec_13;
  assign io_toLsDq_req_4_bits_exceptionVec_14 = io_fromRename_4_bits_exceptionVec_14;
  assign io_toLsDq_req_4_bits_exceptionVec_15 = io_fromRename_4_bits_exceptionVec_15;
  assign io_toLsDq_req_4_bits_exceptionVec_16 = io_fromRename_4_bits_exceptionVec_16;
  assign io_toLsDq_req_4_bits_exceptionVec_17 = io_fromRename_4_bits_exceptionVec_17;
  assign io_toLsDq_req_4_bits_exceptionVec_18 = io_fromRename_4_bits_exceptionVec_18;
  assign io_toLsDq_req_4_bits_exceptionVec_19 = io_fromRename_4_bits_exceptionVec_19;
  assign io_toLsDq_req_4_bits_exceptionVec_20 = io_fromRename_4_bits_exceptionVec_20;
  assign io_toLsDq_req_4_bits_exceptionVec_21 = io_fromRename_4_bits_exceptionVec_21;
  assign io_toLsDq_req_4_bits_exceptionVec_22 = io_fromRename_4_bits_exceptionVec_22;
  assign io_toLsDq_req_4_bits_exceptionVec_23 = io_fromRename_4_bits_exceptionVec_23;
  assign io_toLsDq_req_4_bits_preDecodeInfo_isRVC =
    io_fromRename_4_bits_preDecodeInfo_isRVC;
  assign io_toLsDq_req_4_bits_ftqPtr_flag = io_fromRename_4_bits_ftqPtr_flag;
  assign io_toLsDq_req_4_bits_ftqPtr_value = io_fromRename_4_bits_ftqPtr_value;
  assign io_toLsDq_req_4_bits_ftqOffset = io_fromRename_4_bits_ftqOffset;
  assign io_toLsDq_req_4_bits_srcType_0 = io_fromRename_4_bits_srcType_0;
  assign io_toLsDq_req_4_bits_srcType_1 = io_fromRename_4_bits_srcType_1;
  assign io_toLsDq_req_4_bits_srcType_2 = io_fromRename_4_bits_srcType_2;
  assign io_toLsDq_req_4_bits_srcType_3 = io_fromRename_4_bits_srcType_3;
  assign io_toLsDq_req_4_bits_srcType_4 = io_fromRename_4_bits_srcType_4;
  assign io_toLsDq_req_4_bits_fuType = io_fromRename_4_bits_fuType;
  assign io_toLsDq_req_4_bits_fuOpType = io_fromRename_4_bits_fuOpType;
  assign io_toLsDq_req_4_bits_rfWen = io_fromRename_4_bits_rfWen;
  assign io_toLsDq_req_4_bits_fpWen = io_fromRename_4_bits_fpWen;
  assign io_toLsDq_req_4_bits_vecWen = io_fromRename_4_bits_vecWen;
  assign io_toLsDq_req_4_bits_v0Wen = io_fromRename_4_bits_v0Wen;
  assign io_toLsDq_req_4_bits_vlWen = io_fromRename_4_bits_vlWen;
  assign io_toLsDq_req_4_bits_selImm = io_fromRename_4_bits_selImm;
  assign io_toLsDq_req_4_bits_imm = io_fromRename_4_bits_imm;
  assign io_toLsDq_req_4_bits_fpu_wflags = io_fromRename_4_bits_fpu_wflags;
  assign io_toLsDq_req_4_bits_fpu_rm = io_fromRename_4_bits_fpu_rm;
  assign io_toLsDq_req_4_bits_vpu_vma = io_fromRename_4_bits_vpu_vma;
  assign io_toLsDq_req_4_bits_vpu_vta = io_fromRename_4_bits_vpu_vta;
  assign io_toLsDq_req_4_bits_vpu_vsew = io_fromRename_4_bits_vpu_vsew;
  assign io_toLsDq_req_4_bits_vpu_vlmul = io_fromRename_4_bits_vpu_vlmul;
  assign io_toLsDq_req_4_bits_vpu_vm = io_fromRename_4_bits_vpu_vm;
  assign io_toLsDq_req_4_bits_vpu_vstart = io_fromRename_4_bits_vpu_vstart;
  assign io_toLsDq_req_4_bits_vpu_fpu_isFoldTo1_2 =
    io_fromRename_4_bits_vpu_fpu_isFoldTo1_2;
  assign io_toLsDq_req_4_bits_vpu_fpu_isFoldTo1_4 =
    io_fromRename_4_bits_vpu_fpu_isFoldTo1_4;
  assign io_toLsDq_req_4_bits_vpu_fpu_isFoldTo1_8 =
    io_fromRename_4_bits_vpu_fpu_isFoldTo1_8;
  assign io_toLsDq_req_4_bits_vpu_vmask = io_fromRename_4_bits_vpu_vmask;
  assign io_toLsDq_req_4_bits_vpu_nf = io_fromRename_4_bits_vpu_nf;
  assign io_toLsDq_req_4_bits_vpu_veew = io_fromRename_4_bits_vpu_veew;
  assign io_toLsDq_req_4_bits_vpu_isExt = io_fromRename_4_bits_vpu_isExt;
  assign io_toLsDq_req_4_bits_vpu_isNarrow = io_fromRename_4_bits_vpu_isNarrow;
  assign io_toLsDq_req_4_bits_vpu_isDstMask = io_fromRename_4_bits_vpu_isDstMask;
  assign io_toLsDq_req_4_bits_vpu_isOpMask = io_fromRename_4_bits_vpu_isOpMask;
  assign io_toLsDq_req_4_bits_vpu_isDependOldvd = io_fromRename_4_bits_vpu_isDependOldvd;
  assign io_toLsDq_req_4_bits_vpu_isWritePartVd = io_fromRename_4_bits_vpu_isWritePartVd;
  assign io_toLsDq_req_4_bits_uopIdx = io_fromRename_4_bits_uopIdx;
  assign io_toLsDq_req_4_bits_lastUop = io_fromRename_4_bits_lastUop;
  assign io_toLsDq_req_4_bits_psrc_0 = updatedUop_4_psrc_0;
  assign io_toLsDq_req_4_bits_psrc_1 = io_fromRename_4_bits_psrc_1;
  assign io_toLsDq_req_4_bits_psrc_2 = io_fromRename_4_bits_psrc_2;
  assign io_toLsDq_req_4_bits_psrc_3 = io_fromRename_4_bits_psrc_3;
  assign io_toLsDq_req_4_bits_psrc_4 = io_fromRename_4_bits_psrc_4;
  assign io_toLsDq_req_4_bits_pdest = io_fromRename_4_bits_pdest;
  assign io_toLsDq_req_4_bits_robIdx_flag = io_fromRename_4_bits_robIdx_flag;
  assign io_toLsDq_req_4_bits_robIdx_value = io_fromRename_4_bits_robIdx_value;
  assign io_toLsDq_req_4_bits_storeSetHit = io_fromRename_4_bits_storeSetHit;
  assign io_toLsDq_req_4_bits_waitForRobIdx_flag = io_lfst_resp_4_bits_robIdx_flag;
  assign io_toLsDq_req_4_bits_waitForRobIdx_value = io_lfst_resp_4_bits_robIdx_value;
  assign io_toLsDq_req_4_bits_loadWaitBit = io_lfst_resp_4_bits_shouldWait;
  assign io_toLsDq_req_4_bits_loadWaitStrict = io_fromRename_4_bits_loadWaitStrict;
  assign io_toLsDq_req_4_bits_numLsElem = io_fromRename_4_bits_numLsElem;
  assign io_toLsDq_req_5_valid = io_toLsDq_needAlloc_5_0 & canEnterDpq_5 & dqCanAccept;
  assign io_toLsDq_req_5_bits_instr = io_fromRename_5_bits_instr;
  assign io_toLsDq_req_5_bits_exceptionVec_0 = io_fromRename_5_bits_exceptionVec_0;
  assign io_toLsDq_req_5_bits_exceptionVec_1 = io_fromRename_5_bits_exceptionVec_1;
  assign io_toLsDq_req_5_bits_exceptionVec_2 = io_fromRename_5_bits_exceptionVec_2;
  assign io_toLsDq_req_5_bits_exceptionVec_3 = io_fromRename_5_bits_exceptionVec_3;
  assign io_toLsDq_req_5_bits_exceptionVec_4 = io_fromRename_5_bits_exceptionVec_4;
  assign io_toLsDq_req_5_bits_exceptionVec_5 = io_fromRename_5_bits_exceptionVec_5;
  assign io_toLsDq_req_5_bits_exceptionVec_6 = io_fromRename_5_bits_exceptionVec_6;
  assign io_toLsDq_req_5_bits_exceptionVec_7 = io_fromRename_5_bits_exceptionVec_7;
  assign io_toLsDq_req_5_bits_exceptionVec_8 = io_fromRename_5_bits_exceptionVec_8;
  assign io_toLsDq_req_5_bits_exceptionVec_9 = io_fromRename_5_bits_exceptionVec_9;
  assign io_toLsDq_req_5_bits_exceptionVec_10 = io_fromRename_5_bits_exceptionVec_10;
  assign io_toLsDq_req_5_bits_exceptionVec_11 = io_fromRename_5_bits_exceptionVec_11;
  assign io_toLsDq_req_5_bits_exceptionVec_12 = io_fromRename_5_bits_exceptionVec_12;
  assign io_toLsDq_req_5_bits_exceptionVec_13 = io_fromRename_5_bits_exceptionVec_13;
  assign io_toLsDq_req_5_bits_exceptionVec_14 = io_fromRename_5_bits_exceptionVec_14;
  assign io_toLsDq_req_5_bits_exceptionVec_15 = io_fromRename_5_bits_exceptionVec_15;
  assign io_toLsDq_req_5_bits_exceptionVec_16 = io_fromRename_5_bits_exceptionVec_16;
  assign io_toLsDq_req_5_bits_exceptionVec_17 = io_fromRename_5_bits_exceptionVec_17;
  assign io_toLsDq_req_5_bits_exceptionVec_18 = io_fromRename_5_bits_exceptionVec_18;
  assign io_toLsDq_req_5_bits_exceptionVec_19 = io_fromRename_5_bits_exceptionVec_19;
  assign io_toLsDq_req_5_bits_exceptionVec_20 = io_fromRename_5_bits_exceptionVec_20;
  assign io_toLsDq_req_5_bits_exceptionVec_21 = io_fromRename_5_bits_exceptionVec_21;
  assign io_toLsDq_req_5_bits_exceptionVec_22 = io_fromRename_5_bits_exceptionVec_22;
  assign io_toLsDq_req_5_bits_exceptionVec_23 = io_fromRename_5_bits_exceptionVec_23;
  assign io_toLsDq_req_5_bits_preDecodeInfo_isRVC =
    io_fromRename_5_bits_preDecodeInfo_isRVC;
  assign io_toLsDq_req_5_bits_ftqPtr_flag = io_fromRename_5_bits_ftqPtr_flag;
  assign io_toLsDq_req_5_bits_ftqPtr_value = io_fromRename_5_bits_ftqPtr_value;
  assign io_toLsDq_req_5_bits_ftqOffset = io_fromRename_5_bits_ftqOffset;
  assign io_toLsDq_req_5_bits_srcType_0 = io_fromRename_5_bits_srcType_0;
  assign io_toLsDq_req_5_bits_srcType_1 = io_fromRename_5_bits_srcType_1;
  assign io_toLsDq_req_5_bits_srcType_2 = io_fromRename_5_bits_srcType_2;
  assign io_toLsDq_req_5_bits_srcType_3 = io_fromRename_5_bits_srcType_3;
  assign io_toLsDq_req_5_bits_srcType_4 = io_fromRename_5_bits_srcType_4;
  assign io_toLsDq_req_5_bits_fuType = io_fromRename_5_bits_fuType;
  assign io_toLsDq_req_5_bits_fuOpType = io_fromRename_5_bits_fuOpType;
  assign io_toLsDq_req_5_bits_rfWen = io_fromRename_5_bits_rfWen;
  assign io_toLsDq_req_5_bits_fpWen = io_fromRename_5_bits_fpWen;
  assign io_toLsDq_req_5_bits_vecWen = io_fromRename_5_bits_vecWen;
  assign io_toLsDq_req_5_bits_v0Wen = io_fromRename_5_bits_v0Wen;
  assign io_toLsDq_req_5_bits_vlWen = io_fromRename_5_bits_vlWen;
  assign io_toLsDq_req_5_bits_selImm = io_fromRename_5_bits_selImm;
  assign io_toLsDq_req_5_bits_imm = io_fromRename_5_bits_imm;
  assign io_toLsDq_req_5_bits_fpu_wflags = io_fromRename_5_bits_fpu_wflags;
  assign io_toLsDq_req_5_bits_fpu_rm = io_fromRename_5_bits_fpu_rm;
  assign io_toLsDq_req_5_bits_vpu_vma = io_fromRename_5_bits_vpu_vma;
  assign io_toLsDq_req_5_bits_vpu_vta = io_fromRename_5_bits_vpu_vta;
  assign io_toLsDq_req_5_bits_vpu_vsew = io_fromRename_5_bits_vpu_vsew;
  assign io_toLsDq_req_5_bits_vpu_vlmul = io_fromRename_5_bits_vpu_vlmul;
  assign io_toLsDq_req_5_bits_vpu_vm = io_fromRename_5_bits_vpu_vm;
  assign io_toLsDq_req_5_bits_vpu_vstart = io_fromRename_5_bits_vpu_vstart;
  assign io_toLsDq_req_5_bits_vpu_fpu_isFoldTo1_2 =
    io_fromRename_5_bits_vpu_fpu_isFoldTo1_2;
  assign io_toLsDq_req_5_bits_vpu_fpu_isFoldTo1_4 =
    io_fromRename_5_bits_vpu_fpu_isFoldTo1_4;
  assign io_toLsDq_req_5_bits_vpu_fpu_isFoldTo1_8 =
    io_fromRename_5_bits_vpu_fpu_isFoldTo1_8;
  assign io_toLsDq_req_5_bits_vpu_vmask = io_fromRename_5_bits_vpu_vmask;
  assign io_toLsDq_req_5_bits_vpu_nf = io_fromRename_5_bits_vpu_nf;
  assign io_toLsDq_req_5_bits_vpu_veew = io_fromRename_5_bits_vpu_veew;
  assign io_toLsDq_req_5_bits_vpu_isExt = io_fromRename_5_bits_vpu_isExt;
  assign io_toLsDq_req_5_bits_vpu_isNarrow = io_fromRename_5_bits_vpu_isNarrow;
  assign io_toLsDq_req_5_bits_vpu_isDstMask = io_fromRename_5_bits_vpu_isDstMask;
  assign io_toLsDq_req_5_bits_vpu_isOpMask = io_fromRename_5_bits_vpu_isOpMask;
  assign io_toLsDq_req_5_bits_vpu_isDependOldvd = io_fromRename_5_bits_vpu_isDependOldvd;
  assign io_toLsDq_req_5_bits_vpu_isWritePartVd = io_fromRename_5_bits_vpu_isWritePartVd;
  assign io_toLsDq_req_5_bits_uopIdx = io_fromRename_5_bits_uopIdx;
  assign io_toLsDq_req_5_bits_lastUop = io_fromRename_5_bits_lastUop;
  assign io_toLsDq_req_5_bits_psrc_0 = updatedUop_5_psrc_0;
  assign io_toLsDq_req_5_bits_psrc_1 = io_fromRename_5_bits_psrc_1;
  assign io_toLsDq_req_5_bits_psrc_2 = io_fromRename_5_bits_psrc_2;
  assign io_toLsDq_req_5_bits_psrc_3 = io_fromRename_5_bits_psrc_3;
  assign io_toLsDq_req_5_bits_psrc_4 = io_fromRename_5_bits_psrc_4;
  assign io_toLsDq_req_5_bits_pdest = io_fromRename_5_bits_pdest;
  assign io_toLsDq_req_5_bits_robIdx_flag = io_fromRename_5_bits_robIdx_flag;
  assign io_toLsDq_req_5_bits_robIdx_value = io_fromRename_5_bits_robIdx_value;
  assign io_toLsDq_req_5_bits_storeSetHit = io_fromRename_5_bits_storeSetHit;
  assign io_toLsDq_req_5_bits_waitForRobIdx_flag = io_lfst_resp_5_bits_robIdx_flag;
  assign io_toLsDq_req_5_bits_waitForRobIdx_value = io_lfst_resp_5_bits_robIdx_value;
  assign io_toLsDq_req_5_bits_loadWaitBit = io_lfst_resp_5_bits_shouldWait;
  assign io_toLsDq_req_5_bits_loadWaitStrict = io_fromRename_5_bits_loadWaitStrict;
  assign io_toLsDq_req_5_bits_numLsElem = io_fromRename_5_bits_numLsElem;
  assign io_lfst_req_0_valid =
    io_fromRename_0_ready_0 & io_fromRename_0_valid & io_fromRename_0_bits_storeSetHit;
  assign io_lfst_req_0_bits_isstore = io_fromRename_0_bits_fuType[16];
  assign io_lfst_req_0_bits_ssid = io_fromRename_0_bits_ssid;
  assign io_lfst_req_0_bits_robIdx_flag = io_fromRename_0_bits_robIdx_flag;
  assign io_lfst_req_0_bits_robIdx_value = io_fromRename_0_bits_robIdx_value;
  assign io_lfst_req_1_valid =
    io_fromRename_1_ready_0 & io_fromRename_1_valid & io_fromRename_1_bits_storeSetHit;
  assign io_lfst_req_1_bits_isstore = io_fromRename_1_bits_fuType[16];
  assign io_lfst_req_1_bits_ssid = io_fromRename_1_bits_ssid;
  assign io_lfst_req_1_bits_robIdx_flag = io_fromRename_1_bits_robIdx_flag;
  assign io_lfst_req_1_bits_robIdx_value = io_fromRename_1_bits_robIdx_value;
  assign io_lfst_req_2_valid =
    io_fromRename_2_ready_0 & io_fromRename_2_valid & io_fromRename_2_bits_storeSetHit;
  assign io_lfst_req_2_bits_isstore = io_fromRename_2_bits_fuType[16];
  assign io_lfst_req_2_bits_ssid = io_fromRename_2_bits_ssid;
  assign io_lfst_req_2_bits_robIdx_flag = io_fromRename_2_bits_robIdx_flag;
  assign io_lfst_req_2_bits_robIdx_value = io_fromRename_2_bits_robIdx_value;
  assign io_lfst_req_3_valid =
    io_fromRename_3_ready_0 & io_fromRename_3_valid & io_fromRename_3_bits_storeSetHit;
  assign io_lfst_req_3_bits_isstore = io_fromRename_3_bits_fuType[16];
  assign io_lfst_req_3_bits_ssid = io_fromRename_3_bits_ssid;
  assign io_lfst_req_3_bits_robIdx_flag = io_fromRename_3_bits_robIdx_flag;
  assign io_lfst_req_3_bits_robIdx_value = io_fromRename_3_bits_robIdx_value;
  assign io_lfst_req_4_valid =
    io_fromRename_4_ready_0 & io_fromRename_4_valid & io_fromRename_4_bits_storeSetHit;
  assign io_lfst_req_4_bits_isstore = io_fromRename_4_bits_fuType[16];
  assign io_lfst_req_4_bits_ssid = io_fromRename_4_bits_ssid;
  assign io_lfst_req_4_bits_robIdx_flag = io_fromRename_4_bits_robIdx_flag;
  assign io_lfst_req_4_bits_robIdx_value = io_fromRename_4_bits_robIdx_value;
  assign io_lfst_req_5_valid =
    io_fromRename_5_ready_0 & io_fromRename_5_valid & io_fromRename_5_bits_storeSetHit;
  assign io_lfst_req_5_bits_isstore = io_fromRename_5_bits_fuType[16];
  assign io_lfst_req_5_bits_ssid = io_fromRename_5_bits_ssid;
  assign io_lfst_req_5_bits_robIdx_flag = io_fromRename_5_bits_robIdx_flag;
  assign io_lfst_req_5_bits_robIdx_value = io_fromRename_5_bits_robIdx_value;
  assign io_perf_0_value = {3'h0, io_perf_0_value_REG_1};
  assign io_perf_1_value = {5'h0, io_perf_1_value_REG_1};
  assign io_perf_2_value = {3'h0, io_perf_2_value_REG_1};
  assign io_perf_3_value = {3'h0, io_perf_3_value_REG_1};
  assign io_perf_5_value = {5'h0, io_perf_5_value_REG_1};
  assign io_perf_6_value = {5'h0, io_perf_6_value_REG_1};
  assign io_perf_7_value = {5'h0, io_perf_7_value_REG_1};
  assign io_perf_8_value = {5'h0, io_perf_8_value_REG_1};
endmodule

