/*
 * Copyright (C) 2016 ASR MICROELECTRONICS Inc.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 *************************************************
 * Automatically generated C header: do not edit *
 *************************************************
 */

#ifndef __ASR_CHIP_REGS_H__
#error  "Don't include this file directly, Pls include asr_chip_regs.h"
#endif


#ifndef __H_REGS_TWSI0TWSI1TWSI2TWSI3TWSI4BASETWSI5TWSI6TWSI7TWSI8_HEADFILE_H__
#define __H_REGS_TWSI0TWSI1TWSI2TWSI3TWSI4BASETWSI5TWSI6TWSI7TWSI8_HEADFILE_H__ __FILE__

#define	REGS_TWSI0,TWSI1,TWSI2,TWSI3,TWSI4BASE,TWSI5,TWSI6,TWSI7,TWSI8

/* registers definitions for TWSI0TWSI1TWSI2TWSI3TWSI4BASETWSI5TWSI6TWSI7TWSI8 */
#define REG_TWSI0_TWSI_CR                                 ASR_ADDR(REGS_TWSI0_BASE, 0X00)/*Standard TWSI Register*/
#define REG_TWSI1_TWSI_CR                                 ASR_ADDR(REGS_TWSI1_BASE, 0X00)/*Standard TWSI Register*/
#define REG_TWSI2_TWSI_CR                                 ASR_ADDR(REGS_TWSI2_BASE, 0X00)/*Standard TWSI Register*/
#define REG_TWSI3_TWSI_CR                                 ASR_ADDR(REGS_TWSI3_BASE, 0X00)/*Standard TWSI Register*/
#define REG_TWSI4BASE_TWSI_CR                             ASR_ADDR(REGS_TWSI4BASE_BASE, 0X00)/*Standard TWSI Register*/
#define REG_TWSI5_TWSI_CR                                 ASR_ADDR(REGS_TWSI5_BASE, 0X00)/*Standard TWSI Register*/
#define REG_TWSI6_TWSI_CR                                 ASR_ADDR(REGS_TWSI6_BASE, 0X00)/*Standard TWSI Register*/
#define REG_TWSI7_TWSI_CR                                 ASR_ADDR(REGS_TWSI7_BASE, 0X00)/*Standard TWSI Register*/
#define REG_TWSI8_TWSI_CR                                 ASR_ADDR(REGS_TWSI8_BASE, 0X00)/*Standard TWSI Register*/
#define REG_TWSI0_TWSI_SR                                 ASR_ADDR(REGS_TWSI0_BASE, 0X04)/*TWSI Status Register*/
#define REG_TWSI1_TWSI_SR                                 ASR_ADDR(REGS_TWSI1_BASE, 0X04)/*TWSI Status Register*/
#define REG_TWSI2_TWSI_SR                                 ASR_ADDR(REGS_TWSI2_BASE, 0X04)/*TWSI Status Register*/
#define REG_TWSI3_TWSI_SR                                 ASR_ADDR(REGS_TWSI3_BASE, 0X04)/*TWSI Status Register*/
#define REG_TWSI4BASE_TWSI_SR                             ASR_ADDR(REGS_TWSI4BASE_BASE, 0X04)/*TWSI Status Register*/
#define REG_TWSI5_TWSI_SR                                 ASR_ADDR(REGS_TWSI5_BASE, 0X04)/*TWSI Status Register*/
#define REG_TWSI6_TWSI_SR                                 ASR_ADDR(REGS_TWSI6_BASE, 0X04)/*TWSI Status Register*/
#define REG_TWSI7_TWSI_SR                                 ASR_ADDR(REGS_TWSI7_BASE, 0X04)/*TWSI Status Register*/
#define REG_TWSI8_TWSI_SR                                 ASR_ADDR(REGS_TWSI8_BASE, 0X04)/*TWSI Status Register*/
#define REG_TWSI0_TWSI_SAR                                ASR_ADDR(REGS_TWSI0_BASE, 0X08)/*TWSI Slave Address Register*/
#define REG_TWSI1_TWSI_SAR                                ASR_ADDR(REGS_TWSI1_BASE, 0X08)/*TWSI Slave Address Register*/
#define REG_TWSI2_TWSI_SAR                                ASR_ADDR(REGS_TWSI2_BASE, 0X08)/*TWSI Slave Address Register*/
#define REG_TWSI3_TWSI_SAR                                ASR_ADDR(REGS_TWSI3_BASE, 0X08)/*TWSI Slave Address Register*/
#define REG_TWSI4BASE_TWSI_SAR                            ASR_ADDR(REGS_TWSI4BASE_BASE, 0X08)/*TWSI Slave Address Register*/
#define REG_TWSI5_TWSI_SAR                                ASR_ADDR(REGS_TWSI5_BASE, 0X08)/*TWSI Slave Address Register*/
#define REG_TWSI6_TWSI_SAR                                ASR_ADDR(REGS_TWSI6_BASE, 0X08)/*TWSI Slave Address Register*/
#define REG_TWSI7_TWSI_SAR                                ASR_ADDR(REGS_TWSI7_BASE, 0X08)/*TWSI Slave Address Register*/
#define REG_TWSI8_TWSI_SAR                                ASR_ADDR(REGS_TWSI8_BASE, 0X08)/*TWSI Slave Address Register*/
#define REG_TWSI0_TWSI_DBR                                ASR_ADDR(REGS_TWSI0_BASE, 0X0C)/*TWSI Data Buffer Register*/
#define REG_TWSI1_TWSI_DBR                                ASR_ADDR(REGS_TWSI1_BASE, 0X0C)/*TWSI Data Buffer Register*/
#define REG_TWSI2_TWSI_DBR                                ASR_ADDR(REGS_TWSI2_BASE, 0X0C)/*TWSI Data Buffer Register*/
#define REG_TWSI3_TWSI_DBR                                ASR_ADDR(REGS_TWSI3_BASE, 0X0C)/*TWSI Data Buffer Register*/
#define REG_TWSI4BASE_TWSI_DBR                            ASR_ADDR(REGS_TWSI4BASE_BASE, 0X0C)/*TWSI Data Buffer Register*/
#define REG_TWSI5_TWSI_DBR                                ASR_ADDR(REGS_TWSI5_BASE, 0X0C)/*TWSI Data Buffer Register*/
#define REG_TWSI6_TWSI_DBR                                ASR_ADDR(REGS_TWSI6_BASE, 0X0C)/*TWSI Data Buffer Register*/
#define REG_TWSI7_TWSI_DBR                                ASR_ADDR(REGS_TWSI7_BASE, 0X0C)/*TWSI Data Buffer Register*/
#define REG_TWSI8_TWSI_DBR                                ASR_ADDR(REGS_TWSI8_BASE, 0X0C)/*TWSI Data Buffer Register*/
#define REG_TWSI0_TWSI_LCR                                ASR_ADDR(REGS_TWSI0_BASE, 0X10)/*TWSI Load Count Register*/
#define REG_TWSI1_TWSI_LCR                                ASR_ADDR(REGS_TWSI1_BASE, 0X10)/*TWSI Load Count Register*/
#define REG_TWSI2_TWSI_LCR                                ASR_ADDR(REGS_TWSI2_BASE, 0X10)/*TWSI Load Count Register*/
#define REG_TWSI3_TWSI_LCR                                ASR_ADDR(REGS_TWSI3_BASE, 0X10)/*TWSI Load Count Register*/
#define REG_TWSI4BASE_TWSI_LCR                            ASR_ADDR(REGS_TWSI4BASE_BASE, 0X10)/*TWSI Load Count Register*/
#define REG_TWSI5_TWSI_LCR                                ASR_ADDR(REGS_TWSI5_BASE, 0X10)/*TWSI Load Count Register*/
#define REG_TWSI6_TWSI_LCR                                ASR_ADDR(REGS_TWSI6_BASE, 0X10)/*TWSI Load Count Register*/
#define REG_TWSI7_TWSI_LCR                                ASR_ADDR(REGS_TWSI7_BASE, 0X10)/*TWSI Load Count Register*/
#define REG_TWSI8_TWSI_LCR                                ASR_ADDR(REGS_TWSI8_BASE, 0X10)/*TWSI Load Count Register*/
#define REG_TWSI0_TWSI_WCR                                ASR_ADDR(REGS_TWSI0_BASE, 0X14)/*TWSI Wait Count Register*/
#define REG_TWSI1_TWSI_WCR                                ASR_ADDR(REGS_TWSI1_BASE, 0X14)/*TWSI Wait Count Register*/
#define REG_TWSI2_TWSI_WCR                                ASR_ADDR(REGS_TWSI2_BASE, 0X14)/*TWSI Wait Count Register*/
#define REG_TWSI3_TWSI_WCR                                ASR_ADDR(REGS_TWSI3_BASE, 0X14)/*TWSI Wait Count Register*/
#define REG_TWSI4BASE_TWSI_WCR                            ASR_ADDR(REGS_TWSI4BASE_BASE, 0X14)/*TWSI Wait Count Register*/
#define REG_TWSI5_TWSI_WCR                                ASR_ADDR(REGS_TWSI5_BASE, 0X14)/*TWSI Wait Count Register*/
#define REG_TWSI6_TWSI_WCR                                ASR_ADDR(REGS_TWSI6_BASE, 0X14)/*TWSI Wait Count Register*/
#define REG_TWSI7_TWSI_WCR                                ASR_ADDR(REGS_TWSI7_BASE, 0X14)/*TWSI Wait Count Register*/
#define REG_TWSI8_TWSI_WCR                                ASR_ADDR(REGS_TWSI8_BASE, 0X14)/*TWSI Wait Count Register*/
#define REG_TWSI0_TWSI_RST_CYC                            ASR_ADDR(REGS_TWSI0_BASE, 0X18)/*TWSI Bus reset cycle counter*/
#define REG_TWSI1_TWSI_RST_CYC                            ASR_ADDR(REGS_TWSI1_BASE, 0X18)/*TWSI Bus reset cycle counter*/
#define REG_TWSI2_TWSI_RST_CYC                            ASR_ADDR(REGS_TWSI2_BASE, 0X18)/*TWSI Bus reset cycle counter*/
#define REG_TWSI3_TWSI_RST_CYC                            ASR_ADDR(REGS_TWSI3_BASE, 0X18)/*TWSI Bus reset cycle counter*/
#define REG_TWSI4BASE_TWSI_RST_CYC                        ASR_ADDR(REGS_TWSI4BASE_BASE, 0X18)/*TWSI Bus reset cycle counter*/
#define REG_TWSI5_TWSI_RST_CYC                            ASR_ADDR(REGS_TWSI5_BASE, 0X18)/*TWSI Bus reset cycle counter*/
#define REG_TWSI6_TWSI_RST_CYC                            ASR_ADDR(REGS_TWSI6_BASE, 0X18)/*TWSI Bus reset cycle counter*/
#define REG_TWSI7_TWSI_RST_CYC                            ASR_ADDR(REGS_TWSI7_BASE, 0X18)/*TWSI Bus reset cycle counter*/
#define REG_TWSI8_TWSI_RST_CYC                            ASR_ADDR(REGS_TWSI8_BASE, 0X18)/*TWSI Bus reset cycle counter*/
#define REG_TWSI0_TWSI_BMR                                ASR_ADDR(REGS_TWSI0_BASE, 0X1C)/*TWSI Bus Monitor Register*/
#define REG_TWSI1_TWSI_BMR                                ASR_ADDR(REGS_TWSI1_BASE, 0X1C)/*TWSI Bus Monitor Register*/
#define REG_TWSI2_TWSI_BMR                                ASR_ADDR(REGS_TWSI2_BASE, 0X1C)/*TWSI Bus Monitor Register*/
#define REG_TWSI3_TWSI_BMR                                ASR_ADDR(REGS_TWSI3_BASE, 0X1C)/*TWSI Bus Monitor Register*/
#define REG_TWSI4BASE_TWSI_BMR                            ASR_ADDR(REGS_TWSI4BASE_BASE, 0X1C)/*TWSI Bus Monitor Register*/
#define REG_TWSI5_TWSI_BMR                                ASR_ADDR(REGS_TWSI5_BASE, 0X1C)/*TWSI Bus Monitor Register*/
#define REG_TWSI6_TWSI_BMR                                ASR_ADDR(REGS_TWSI6_BASE, 0X1C)/*TWSI Bus Monitor Register*/
#define REG_TWSI7_TWSI_BMR                                ASR_ADDR(REGS_TWSI7_BASE, 0X1C)/*TWSI Bus Monitor Register*/
#define REG_TWSI8_TWSI_BMR                                ASR_ADDR(REGS_TWSI8_BASE, 0X1C)/*TWSI Bus Monitor Register*/
#define REG_TWSI0_TWSI_WFIFO                              ASR_ADDR(REGS_TWSI0_BASE, 0X20)/*TWSI Write FIFO Register*/
#define REG_TWSI1_TWSI_WFIFO                              ASR_ADDR(REGS_TWSI1_BASE, 0X20)/*TWSI Write FIFO Register*/
#define REG_TWSI2_TWSI_WFIFO                              ASR_ADDR(REGS_TWSI2_BASE, 0X20)/*TWSI Write FIFO Register*/
#define REG_TWSI3_TWSI_WFIFO                              ASR_ADDR(REGS_TWSI3_BASE, 0X20)/*TWSI Write FIFO Register*/
#define REG_TWSI4BASE_TWSI_WFIFO                          ASR_ADDR(REGS_TWSI4BASE_BASE, 0X20)/*TWSI Write FIFO Register*/
#define REG_TWSI5_TWSI_WFIFO                              ASR_ADDR(REGS_TWSI5_BASE, 0X20)/*TWSI Write FIFO Register*/
#define REG_TWSI6_TWSI_WFIFO                              ASR_ADDR(REGS_TWSI6_BASE, 0X20)/*TWSI Write FIFO Register*/
#define REG_TWSI7_TWSI_WFIFO                              ASR_ADDR(REGS_TWSI7_BASE, 0X20)/*TWSI Write FIFO Register*/
#define REG_TWSI8_TWSI_WFIFO                              ASR_ADDR(REGS_TWSI8_BASE, 0X20)/*TWSI Write FIFO Register*/
#define REG_TWSI0_TWSI_WFIFO_WPTR                         ASR_ADDR(REGS_TWSI0_BASE, 0X24)/*TWSI Write FIFO Write Pointer Register*/
#define REG_TWSI1_TWSI_WFIFO_WPTR                         ASR_ADDR(REGS_TWSI1_BASE, 0X24)/*TWSI Write FIFO Write Pointer Register*/
#define REG_TWSI2_TWSI_WFIFO_WPTR                         ASR_ADDR(REGS_TWSI2_BASE, 0X24)/*TWSI Write FIFO Write Pointer Register*/
#define REG_TWSI3_TWSI_WFIFO_WPTR                         ASR_ADDR(REGS_TWSI3_BASE, 0X24)/*TWSI Write FIFO Write Pointer Register*/
#define REG_TWSI4BASE_TWSI_WFIFO_WPTR                     ASR_ADDR(REGS_TWSI4BASE_BASE, 0X24)/*TWSI Write FIFO Write Pointer Register*/
#define REG_TWSI5_TWSI_WFIFO_WPTR                         ASR_ADDR(REGS_TWSI5_BASE, 0X24)/*TWSI Write FIFO Write Pointer Register*/
#define REG_TWSI6_TWSI_WFIFO_WPTR                         ASR_ADDR(REGS_TWSI6_BASE, 0X24)/*TWSI Write FIFO Write Pointer Register*/
#define REG_TWSI7_TWSI_WFIFO_WPTR                         ASR_ADDR(REGS_TWSI7_BASE, 0X24)/*TWSI Write FIFO Write Pointer Register*/
#define REG_TWSI8_TWSI_WFIFO_WPTR                         ASR_ADDR(REGS_TWSI8_BASE, 0X24)/*TWSI Write FIFO Write Pointer Register*/
#define REG_TWSI0_TWSI_WFIFO_RPTR                         ASR_ADDR(REGS_TWSI0_BASE, 0X28)/*TWSI Write FIFO Read Pointer Register*/
#define REG_TWSI1_TWSI_WFIFO_RPTR                         ASR_ADDR(REGS_TWSI1_BASE, 0X28)/*TWSI Write FIFO Read Pointer Register*/
#define REG_TWSI2_TWSI_WFIFO_RPTR                         ASR_ADDR(REGS_TWSI2_BASE, 0X28)/*TWSI Write FIFO Read Pointer Register*/
#define REG_TWSI3_TWSI_WFIFO_RPTR                         ASR_ADDR(REGS_TWSI3_BASE, 0X28)/*TWSI Write FIFO Read Pointer Register*/
#define REG_TWSI4BASE_TWSI_WFIFO_RPTR                     ASR_ADDR(REGS_TWSI4BASE_BASE, 0X28)/*TWSI Write FIFO Read Pointer Register*/
#define REG_TWSI5_TWSI_WFIFO_RPTR                         ASR_ADDR(REGS_TWSI5_BASE, 0X28)/*TWSI Write FIFO Read Pointer Register*/
#define REG_TWSI6_TWSI_WFIFO_RPTR                         ASR_ADDR(REGS_TWSI6_BASE, 0X28)/*TWSI Write FIFO Read Pointer Register*/
#define REG_TWSI7_TWSI_WFIFO_RPTR                         ASR_ADDR(REGS_TWSI7_BASE, 0X28)/*TWSI Write FIFO Read Pointer Register*/
#define REG_TWSI8_TWSI_WFIFO_RPTR                         ASR_ADDR(REGS_TWSI8_BASE, 0X28)/*TWSI Write FIFO Read Pointer Register*/
#define REG_TWSI0_TWSI_RFIFO                              ASR_ADDR(REGS_TWSI0_BASE, 0X2C)/*TWSI Read FIFO Register*/
#define REG_TWSI1_TWSI_RFIFO                              ASR_ADDR(REGS_TWSI1_BASE, 0X2C)/*TWSI Read FIFO Register*/
#define REG_TWSI2_TWSI_RFIFO                              ASR_ADDR(REGS_TWSI2_BASE, 0X2C)/*TWSI Read FIFO Register*/
#define REG_TWSI3_TWSI_RFIFO                              ASR_ADDR(REGS_TWSI3_BASE, 0X2C)/*TWSI Read FIFO Register*/
#define REG_TWSI4BASE_TWSI_RFIFO                          ASR_ADDR(REGS_TWSI4BASE_BASE, 0X2C)/*TWSI Read FIFO Register*/
#define REG_TWSI5_TWSI_RFIFO                              ASR_ADDR(REGS_TWSI5_BASE, 0X2C)/*TWSI Read FIFO Register*/
#define REG_TWSI6_TWSI_RFIFO                              ASR_ADDR(REGS_TWSI6_BASE, 0X2C)/*TWSI Read FIFO Register*/
#define REG_TWSI7_TWSI_RFIFO                              ASR_ADDR(REGS_TWSI7_BASE, 0X2C)/*TWSI Read FIFO Register*/
#define REG_TWSI8_TWSI_RFIFO                              ASR_ADDR(REGS_TWSI8_BASE, 0X2C)/*TWSI Read FIFO Register*/
#define REG_TWSI0_TWSI_RFIFO_WPTR                         ASR_ADDR(REGS_TWSI0_BASE, 0X30)/*TWSI Read FIFO Write Pointer Register*/
#define REG_TWSI1_TWSI_RFIFO_WPTR                         ASR_ADDR(REGS_TWSI1_BASE, 0X30)/*TWSI Read FIFO Write Pointer Register*/
#define REG_TWSI2_TWSI_RFIFO_WPTR                         ASR_ADDR(REGS_TWSI2_BASE, 0X30)/*TWSI Read FIFO Write Pointer Register*/
#define REG_TWSI3_TWSI_RFIFO_WPTR                         ASR_ADDR(REGS_TWSI3_BASE, 0X30)/*TWSI Read FIFO Write Pointer Register*/
#define REG_TWSI4BASE_TWSI_RFIFO_WPTR                     ASR_ADDR(REGS_TWSI4BASE_BASE, 0X30)/*TWSI Read FIFO Write Pointer Register*/
#define REG_TWSI5_TWSI_RFIFO_WPTR                         ASR_ADDR(REGS_TWSI5_BASE, 0X30)/*TWSI Read FIFO Write Pointer Register*/
#define REG_TWSI6_TWSI_RFIFO_WPTR                         ASR_ADDR(REGS_TWSI6_BASE, 0X30)/*TWSI Read FIFO Write Pointer Register*/
#define REG_TWSI7_TWSI_RFIFO_WPTR                         ASR_ADDR(REGS_TWSI7_BASE, 0X30)/*TWSI Read FIFO Write Pointer Register*/
#define REG_TWSI8_TWSI_RFIFO_WPTR                         ASR_ADDR(REGS_TWSI8_BASE, 0X30)/*TWSI Read FIFO Write Pointer Register*/
#define REG_TWSI0_TWSI_RFIFO_RPTR                         ASR_ADDR(REGS_TWSI0_BASE, 0X34)/*TWSI Read FIFO Read Pointer Register*/
#define REG_TWSI1_TWSI_RFIFO_RPTR                         ASR_ADDR(REGS_TWSI1_BASE, 0X34)/*TWSI Read FIFO Read Pointer Register*/
#define REG_TWSI2_TWSI_RFIFO_RPTR                         ASR_ADDR(REGS_TWSI2_BASE, 0X34)/*TWSI Read FIFO Read Pointer Register*/
#define REG_TWSI3_TWSI_RFIFO_RPTR                         ASR_ADDR(REGS_TWSI3_BASE, 0X34)/*TWSI Read FIFO Read Pointer Register*/
#define REG_TWSI4BASE_TWSI_RFIFO_RPTR                     ASR_ADDR(REGS_TWSI4BASE_BASE, 0X34)/*TWSI Read FIFO Read Pointer Register*/
#define REG_TWSI5_TWSI_RFIFO_RPTR                         ASR_ADDR(REGS_TWSI5_BASE, 0X34)/*TWSI Read FIFO Read Pointer Register*/
#define REG_TWSI6_TWSI_RFIFO_RPTR                         ASR_ADDR(REGS_TWSI6_BASE, 0X34)/*TWSI Read FIFO Read Pointer Register*/
#define REG_TWSI7_TWSI_RFIFO_RPTR                         ASR_ADDR(REGS_TWSI7_BASE, 0X34)/*TWSI Read FIFO Read Pointer Register*/
#define REG_TWSI8_TWSI_RFIFO_RPTR                         ASR_ADDR(REGS_TWSI8_BASE, 0X34)/*TWSI Read FIFO Read Pointer Register*/



/* bits definitions for register REG_TWSI8_TWSI_CR */
#define BIT_RXOV_IE                                       ( BIT(31) )
#define BIT_RXF_IE                                        ( BIT(30) )
#define BIT_RXHF_IE                                       ( BIT(29) )
#define BIT_TXE_IE                                        ( BIT(28) )
#define BIT_TXDONE_IE                                     ( BIT(27) )
#define BIT_MSDE                                          ( BIT(26) )
#define BIT_MSDIE                                         ( BIT(25) )
#define BIT_SSDIE                                         ( BIT(24) )
#define BIT_SADIE                                         ( BIT(23) )
#define BIT_BEIE                                          ( BIT(22) )
#define BIT_GCD                                           ( BIT(21) )
#define BIT_DRFIE                                         ( BIT(20) )
#define BIT_ITEIE                                         ( BIT(19) )
#define BIT_ALDIE                                         ( BIT(18) )
#define BITS_TWSI0_41(_X_)                                ( (_X_) << 15 & (BIT(15)|BIT(16)|BIT(17)) )
#define BIT_IUE                                           ( BIT(14) )
#define BIT_SCLE                                          ( BIT(13) )
#define BIT_MA                                            ( BIT(12) )
#define BIT_I2C_BUS_RESET_REQ                             ( BIT(11) )
#define BIT_UR                                            ( BIT(10) )
#define BITS_MODE(_X_)                                    ( (_X_) << 8 & (BIT(8)|BIT(9)) )
#define BIT_TWSI0_DMA_EN49                                ( BIT(7) )
#define BIT_GPIOEN                                        ( BIT(6) )
#define BIT_FIFOEN                                        ( BIT(5) )
#define BIT_TXBEGIN                                       ( BIT(4) )
#define BIT_TWSI0_TB55                                    ( BIT(3) )
#define BIT_ACKNAK56                                      ( BIT(2) )
#define BIT_TWSI0_STOP57                                  ( BIT(1) )
#define BIT_START                                         ( BIT(0) )

/* bits definitions for register REG_TWSI8_TWSI_SR */
#define BIT_RXOV                                          ( BIT(31) )
#define BIT_RXF                                           ( BIT(30) )
#define BIT_RXHF                                          ( BIT(29) )
#define BIT_TWSI0_TXE77                                   ( BIT(28) )
#define BIT_TXDONE                                        ( BIT(27) )
#define BIT_MSD                                           ( BIT(26) )
#define BIT_TWSI0_83                                      ( BIT(25) )
#define BIT_SSD                                           ( BIT(24) )
#define BIT_SAD                                           ( BIT(23) )
#define BIT_BED                                           ( BIT(22) )
#define BIT_GCAD                                          ( BIT(21) )
#define BIT_IRF                                           ( BIT(20) )
#define BIT_ITE                                           ( BIT(19) )
#define BIT_ALD                                           ( BIT(18) )
#define BIT_EBB                                           ( BIT(17) )
#define BIT_IBB                                           ( BIT(16) )
#define BIT_UB                                            ( BIT(15) )
#define BIT_ACKNAK95                                      ( BIT(14) )
#define BIT_RWM                                           ( BIT(13) )
#define BITS_TWSI0_97(_X_)                                ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )

/* bits definitions for register REG_TWSI8_TWSI_SAR */
#define BITS_TWSI0_106(_X_)                               ( (_X_) << 7 & (BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_SLAVE_ADDRESS(_X_)                           ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for register REG_TWSI8_TWSI_DBR */
#define BITS_TWSI0_118(_X_)                               ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_DATA_BUFFER(_X_)                             ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register REG_TWSI8_TWSI_LCR */
#define BITS_HLVL(_X_)                                    ( (_X_) << 27 & (BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_HLVH(_X_)                                    ( (_X_) << 18 & (BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)) )
#define BITS_FLV(_X_)                                     ( (_X_) << 9 & (BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
#define BITS_SLV(_X_)                                     ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for register REG_TWSI8_TWSI_WCR */
#define BITS_TWSI0_142(_X_)                               ( (_X_) << 15 & (BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_HS_COUNT2(_X_)                               ( (_X_) << 10 & (BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BITS_HS_COUNT1(_X_)                               ( (_X_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
#define BITS_TWSI0_COUNT147(_X_)                          ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register REG_TWSI8_TWSI_RST_CYC */
#define BITS_RST_CYC(_X_)                                 ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for register REG_TWSI8_TWSI_BMR */
#define BITS_TWSI0_168(_X_)                               ( (_X_) << 2 & (BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BIT_SCL                                           ( BIT(1) )
#define BIT_TWSI0_SDA170                                  ( BIT(0) )

/* bits definitions for register REG_TWSI8_TWSI_WFIFO */
#define BITS_TWSI0_179(_X_)                               ( (_X_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_CONTROL(_X_)                                 ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BITS_TWSI0_DATA181(_X_)                           ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register REG_TWSI8_TWSI_WFIFO_WPTR */
#define BITS_TWSI0_189(_X_)                               ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_TWSI0_DATA190(_X_)                           ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for register REG_TWSI8_TWSI_WFIFO_RPTR */
#define BITS_TWSI0_198(_X_)                               ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
#define BITS_TWSI0_DATA199(_X_)                           ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for register REG_TWSI8_TWSI_RFIFO */
#define BITS_TWSI0_DATA208(_X_)                           ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for register REG_TWSI8_TWSI_RFIFO_WPTR */
#define BITS_TWSI0_DATA217(_X_)                           ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for register REG_TWSI8_TWSI_RFIFO_RPTR */
#define BITS_TWSI0_DATA226(_X_)                           ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

#endif
