{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1729722477041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1729722477042 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ConsoleFPGA EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ConsoleFPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1729722477113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729722477168 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729722477168 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_pll_altpll1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/clock_pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 5768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1729722477349 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clock_pll_altpll1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/clock_pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 5769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1729722477349 ""}  } { { "db/clock_pll_altpll1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/clock_pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 5768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1729722477349 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1729722477583 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1729722477600 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729722478078 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729722478078 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1729722478078 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1729722478078 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 28072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729722478111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 28074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729722478111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 28076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729722478111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 28078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729722478111 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 28080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1729722478111 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1729722478111 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1729722478118 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1729722478575 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 37 " "No exact pin location assignment(s) for 4 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1729722479481 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_doi1 " "Entity dcfifo_doi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from **fiforam\|cells** -to **fiforam\|xq**  " "set_false_path -from **fiforam\|cells** -to **fiforam\|xq** " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1729722481903 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1729722481903 ""}
{ "Info" "ISTA_SDC_FOUND" "ConsoleFPGA.sdc " "Reading SDC File: 'ConsoleFPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1729722481994 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1729722482003 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1729722482003 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1729722482003 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1729722482004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 36 direction_analogic\[0\] port " "Ignored filter at ConsoleFPGA.sdc(36): direction_analogic\[0\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1729722482004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 36 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(36): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[0\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[0\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722482004 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1729722482004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 37 direction_analogic\[1\] port " "Ignored filter at ConsoleFPGA.sdc(37): direction_analogic\[1\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1729722482005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 37 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[1\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[1\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722482005 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1729722482005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 38 direction_analogic\[2\] port " "Ignored filter at ConsoleFPGA.sdc(38): direction_analogic\[2\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1729722482005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 38 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[2\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[2\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722482005 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1729722482005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 39 direction_analogic\[3\] port " "Ignored filter at ConsoleFPGA.sdc(39): direction_analogic\[3\] could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1729722482005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 39 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(39): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[3\]\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports direction_analogic\[3\]\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722482005 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1729722482005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 40 select_button port " "Ignored filter at ConsoleFPGA.sdc(40): select_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1729722482005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 40 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(40): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports select_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports select_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722482005 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1729722482005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 41 start_button port " "Ignored filter at ConsoleFPGA.sdc(41): start_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1729722482005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 41 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports start_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports start_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722482005 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1729722482005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 42 x_button port " "Ignored filter at ConsoleFPGA.sdc(42): x_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1729722482006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 42 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports x_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports x_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722482006 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1729722482006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 43 y_button port " "Ignored filter at ConsoleFPGA.sdc(43): y_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1729722482006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 43 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports y_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports y_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722482006 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1729722482006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 44 b_button port " "Ignored filter at ConsoleFPGA.sdc(44): b_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1729722482006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 44 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(44): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports b_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports b_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722482006 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1729722482006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 45 a_button port " "Ignored filter at ConsoleFPGA.sdc(45): a_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1729722482006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 45 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(45): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports a_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports a_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722482006 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1729722482006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 46 tr_button port " "Ignored filter at ConsoleFPGA.sdc(46): tr_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1729722482006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 46 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(46): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports tr_button\] " "set_input_delay -clock main_clk -add_delay 0 \[get_ports tr_button\]" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722482007 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1729722482007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ConsoleFPGA.sdc 47 tl_button port " "Ignored filter at ConsoleFPGA.sdc(47): tl_button could not be matched with a port" {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1729722482007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ConsoleFPGA.sdc 47 Argument <targets> is an empty collection " "Ignored set_input_delay at ConsoleFPGA.sdc(47): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock main_clk -add_delay 0 \[get_ports tl_button\]  " "set_input_delay -clock main_clk -add_delay 0 \[get_ports tl_button\] " {  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729722482007 ""}  } { { "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/ConsoleFPGA.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1729722482007 ""}
{ "Info" "ISTA_SDC_FOUND" "Arquitetura/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Arquitetura/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1729722482007 ""}
{ "Info" "ISTA_SDC_FOUND" "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1729722482026 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Node: io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[5\].sb_inst\|edge_detector:ed\|reg_d\[0\] io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Register io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|select_data:sb_inst\[5\].sb_inst\|edge_detector:ed\|reg_d\[0\] is being clocked by io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1729722482099 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1729722482099 "|ArquiteturaCollenda|io_avalon_interface:ioai|top_input_controller:tbc|i_o_data:io_data_inst|div[19]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1729722482266 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1729722482269 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729722482272 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729722482272 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729722482272 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729722482272 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  40.000 b2v_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729722482272 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     main_clk " "  20.000     main_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729722482272 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1729722482272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729722483305 ""}  } { { "db/clock_pll_altpll1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/clock_pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 5768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729722483305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node clock_pll:b2v_inst2\|altpll:altpll_component\|clock_pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729722483305 ""}  } { { "db/clock_pll_altpll1.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/db/clock_pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 5768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729722483305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node main_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729722483305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " "Destination node io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]" {  } { { "modulos/module_io/i_o_data.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/i_o_data.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729722483305 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1729722483305 ""}  } { { "Arquitetura/ArquiteturaCollenda.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/ArquiteturaCollenda.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 28049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729722483305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729722483305 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 27584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729722483305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]  " "Automatically promoted node io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729722483305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]~55 " "Destination node io_avalon_interface:ioai\|top_input_controller:tbc\|i_o_data:io_data_inst\|div\[19\]~55" {  } { { "modulos/module_io/i_o_data.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/i_o_data.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 12692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729722483305 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1729722483305 ""}  } { { "modulos/module_io/i_o_data.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/i_o_data.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729722483305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_processor:b2v_inst5\|controlUnit:controlUnit_inst\|reset_rsd  " "Automatically promoted node video_processor:b2v_inst5\|controlUnit:controlUnit_inst\|reset_rsd " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729722483305 ""}  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/ControlUnit/controlUnit.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 5572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729722483305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729722483305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/Arquitetura_nios2_gen2_0_cpu.v" 3472 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 2325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729722483305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 13892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729722483305 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arquitetura:b2v_inst9\|Arquitetura_nios2_gen2_0:nios2_gen2_0\|Arquitetura_nios2_gen2_0_cpu:cpu\|Arquitetura_nios2_gen2_0_cpu_nios2_oci:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci\|Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug:the_Arquitetura_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 1567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729722483305 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1729722483305 ""}  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729722483305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|controls_pipeline:controls_pipeline_inst\|registers_reset  " "Automatically promoted node video_processor:b2v_inst5\|geometric_Forms_Processor:geometric_Forms_Processor_inst\|controls_pipeline:controls_pipeline_inst\|registers_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729722483306 ""}  } { { "modulos/Co_Processor/controls_pipeline.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/Co_Processor/controls_pipeline.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 4219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729722483306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729722483306 ""}  } { { "Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 6456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729722483306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_processor:b2v_inst5\|controlUnit:controlUnit_inst\|reset_modules  " "Automatically promoted node video_processor:b2v_inst5\|controlUnit:controlUnit_inst\|reset_modules " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729722483306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video_processor:b2v_inst5\|VGA_sync:VGA_sync_inst\|printting " "Destination node video_processor:b2v_inst5\|VGA_sync:VGA_sync_inst\|printting" {  } { { "modulos/VGA_Controller/VGA_sync.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/VGA_Controller/VGA_sync.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 2699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1729722483306 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1729722483306 ""}  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/ControlUnit/controlUnit.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 5574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729722483306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "io_avalon_interface:ioai\|top_input_controller:tbc\|rst_aux  " "Automatically promoted node io_avalon_interface:ioai\|top_input_controller:tbc\|rst_aux " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729722483306 ""}  } { { "modulos/module_io/top_input_controller.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/modulos/module_io/top_input_controller.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729722483306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node Arquitetura:b2v_inst9\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1729722483306 ""}  } { { "Arquitetura/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/Arquitetura/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 0 { 0 ""} 0 20917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1729722483306 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1729722484636 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1729722484655 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1729722484656 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729722484680 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729722484721 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1729722484756 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1729722485582 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1729722485600 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "770 Embedded multiplier block " "Packed 770 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1729722485600 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "110 Embedded multiplier output " "Packed 110 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1729722485600 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "55 " "Created 55 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1729722485600 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1729722485600 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1729722485684 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1729722485684 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1729722485684 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 7 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1729722485684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 1 15 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1729722485684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1729722485684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 7 13 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1729722485684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 5 13 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1729722485684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1729722485684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 15 9 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1729722485684 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1729722485684 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1729722485684 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1729722485684 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729722486279 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1729722486310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1729722487814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729722489829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1729722489942 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1729722509432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729722509432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1729722511256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1729722517708 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1729722517708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1729722523540 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1729722523540 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1729722523540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729722523549 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.53 " "Total time spent on timing analysis during the Fitter is 11.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1729722523931 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729722524033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729722524753 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729722524759 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729722525416 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729722528049 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/output_files/ConsoleFPGA.fit.smsg " "Generated suppressed messages file C:/Users/thiag/Downloads/CoLendaFPGA/CoLendaFPGA/DE0-Nano/output_files/ConsoleFPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1729722529602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6694 " "Peak virtual memory: 6694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729722531565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 19:28:51 2024 " "Processing ended: Wed Oct 23 19:28:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729722531565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729722531565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729722531565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1729722531565 ""}
