/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
runnervmw9dnm
+ date
Fri Nov  7 19:56:14 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1762545374
+ CACTUS_STARTTIME=1762545374
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Nov 07 2025 (19:48:48)
Run date:          Nov 07 2025 (19:56:15+0000)
Run host:          runnervmw9dnm.w41skhc0wtbelfhr5so31abmxd.cx.internal.cloudapp.net (pid=131651)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: runnervmw9dnm
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379472KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=7f5dc1ce-db74-2945-be52-26d067c7a6b0, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=runnervmw9dnm, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379472KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00124911 sec
      iterations=10000000... time=0.0125181 sec
      iterations=100000000... time=0.124417 sec
      iterations=900000000... time=1.11959 sec
      iterations=900000000... time=0.841222 sec
      result: 6.46625 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00199066 sec
      iterations=10000000... time=0.0198215 sec
      iterations=100000000... time=0.198505 sec
      iterations=600000000... time=1.18985 sec
      result: 16.1365 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00158223 sec
      iterations=10000000... time=0.0155298 sec
      iterations=100000000... time=0.155373 sec
      iterations=700000000... time=1.08765 sec
      result: 10.2975 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000128791 sec
      iterations=10000... time=0.001248 sec
      iterations=100000... time=0.012424 sec
      iterations=1000000... time=0.12445 sec
      iterations=9000000... time=1.11826 sec
      result: 1.24251 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000479423 sec
      iterations=10000... time=0.00473038 sec
      iterations=100000... time=0.0466692 sec
      iterations=1000000... time=0.467067 sec
      iterations=2000000... time=0.932337 sec
      iterations=4000000... time=1.86588 sec
      result: 4.66471 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.4e-07 sec
      iterations=10... time=2.595e-06 sec
      iterations=100... time=2.4325e-05 sec
      iterations=1000... time=0.000244696 sec
      iterations=10000... time=0.00246502 sec
      iterations=100000... time=0.0244868 sec
      iterations=1000000... time=0.245887 sec
      iterations=4000000... time=0.980153 sec
      iterations=8000000... time=1.96384 sec
      result: 100.114 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=5.41e-06 sec
      iterations=10... time=6.2116e-05 sec
      iterations=100... time=0.000529016 sec
      iterations=1000... time=0.00508466 sec
      iterations=10000... time=0.0498685 sec
      iterations=100000... time=0.490096 sec
      iterations=200000... time=0.979842 sec
      iterations=400000... time=1.95782 sec
      result: 80.3374 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.534e-06 sec
      iterations=10000... time=2.4756e-05 sec
      iterations=100000... time=0.000246689 sec
      iterations=1000000... time=0.00248831 sec
      iterations=10000000... time=0.0253808 sec
      iterations=100000000... time=0.248663 sec
      iterations=400000000... time=0.995053 sec
      iterations=800000000... time=1.98914 sec
      result: 0.310803 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=9.057e-06 sec
      iterations=10000... time=8.9697e-05 sec
      iterations=100000... time=0.000949889 sec
      iterations=1000000... time=0.00943778 sec
      iterations=10000000... time=0.0961382 sec
      iterations=100000000... time=0.967264 sec
      iterations=200000000... time=1.93678 sec
      result: 1.21049 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.11e-07 sec
      iterations=10... time=2.805e-06 sec
      iterations=100... time=2.7662e-05 sec
      iterations=1000... time=0.000275894 sec
      iterations=10000... time=0.00278136 sec
      iterations=100000... time=0.0278313 sec
      iterations=1000000... time=0.278225 sec
      iterations=4000000... time=1.11297 sec
      result: 88.3257 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=5.962e-06 sec
      iterations=10... time=4.6446e-05 sec
      iterations=100... time=0.000477389 sec
      iterations=1000... time=0.00461082 sec
      iterations=10000... time=0.0460824 sec
      iterations=100000... time=0.461589 sec
      iterations=200000... time=0.937012 sec
      iterations=400000... time=1.84369 sec
      result: 85.3105 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.7892e-05 sec
      iterations=10... time=0.000362536 sec
      iterations=100... time=0.00317946 sec
      iterations=1000... time=0.0311757 sec
      iterations=10000... time=0.311603 sec
      iterations=40000... time=1.24803 sec
      result: 0.0553831 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000153816 sec
      iterations=10... time=0.00153097 sec
      iterations=100... time=0.0153318 sec
      iterations=1000... time=0.152962 sec
      iterations=7000... time=1.07343 sec
      result: 0.159044 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00384173 sec
      iterations=10... time=0.037724 sec
      iterations=100... time=0.387323 sec
      iterations=300... time=1.15099 sec
      result: 0.406841 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00134861 sec
      iterations=10000000... time=0.0124589 sec
      iterations=100000000... time=0.124394 sec
      iterations=900000000... time=1.11999 sec
      iterations=900000000... time=0.840785 sec
      result: 6.44687 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198739 sec
      iterations=10000000... time=0.0198307 sec
      iterations=100000000... time=0.198349 sec
      iterations=600000000... time=1.19122 sec
      result: 16.1179 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00156811 sec
      iterations=10000000... time=0.015592 sec
      iterations=100000000... time=0.155619 sec
      iterations=700000000... time=1.08812 sec
      result: 10.293 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124452 sec
      iterations=10000... time=0.00124618 sec
      iterations=100000... time=0.0124206 sec
      iterations=1000000... time=0.124291 sec
      iterations=9000000... time=1.1188 sec
      result: 1.24311 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000488324 sec
      iterations=10000... time=0.0046965 sec
      iterations=100000... time=0.0469583 sec
      iterations=1000000... time=0.467447 sec
      iterations=2000000... time=0.930728 sec
      iterations=4000000... time=1.8614 sec
      result: 4.6535 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=3.755e-07 sec
      iterations=10... time=2.7855e-06 sec
      iterations=100... time=2.96e-05 sec
      iterations=1000... time=0.000254915 sec
      iterations=10000... time=0.00246653 sec
      iterations=100000... time=0.0244899 sec
      iterations=1000000... time=0.245171 sec
      iterations=4000000... time=0.980673 sec
      iterations=8000000... time=1.96113 sec
      result: 100.252 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=7.629e-06 sec
      iterations=10... time=5.5734e-05 sec
      iterations=100... time=0.000525694 sec
      iterations=1000... time=0.00537046 sec
      iterations=10000... time=0.0506866 sec
      iterations=100000... time=0.498344 sec
      iterations=200000... time=0.997902 sec
      iterations=400000... time=1.99232 sec
      result: 78.9464 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.1505e-06 sec
      iterations=10000... time=3.17645e-05 sec
      iterations=100000... time=0.0002957 sec
      iterations=1000000... time=0.00252446 sec
      iterations=10000000... time=0.0248851 sec
      iterations=100000000... time=0.248643 sec
      iterations=400000000... time=0.99484 sec
      iterations=800000000... time=1.99155 sec
      result: 0.311179 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.061e-05 sec
      iterations=10000... time=9.79925e-05 sec
      iterations=100000... time=0.00091817 sec
      iterations=1000000... time=0.00923235 sec
      iterations=10000000... time=0.0917653 sec
      iterations=100000000... time=0.92073 sec
      iterations=200000000... time=1.84165 sec
      result: 1.15103 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.555e-07 sec
      iterations=10... time=3.5115e-06 sec
      iterations=100... time=3.51805e-05 sec
      iterations=1000... time=0.00032503 sec
      iterations=10000... time=0.00270838 sec
      iterations=100000... time=0.0270446 sec
      iterations=1000000... time=0.270454 sec
      iterations=4000000... time=1.08333 sec
      result: 90.7422 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.0775e-05 sec
      iterations=10... time=8.6711e-05 sec
      iterations=100... time=0.000561897 sec
      iterations=1000... time=0.00514771 sec
      iterations=10000... time=0.0481198 sec
      iterations=100000... time=0.470924 sec
      iterations=200000... time=0.94125 sec
      iterations=400000... time=1.88135 sec
      result: 83.6031 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.691e-06 sec
      iterations=10... time=8.4748e-05 sec
      iterations=100... time=0.000870737 sec
      iterations=1000... time=0.00848207 sec
      iterations=10000... time=0.0832278 sec
      iterations=100000... time=0.848616 sec
      iterations=200000... time=1.68336 sec
      result: 0.205304 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.95485e-05 sec
      iterations=10... time=0.000396002 sec
      iterations=100... time=0.00392145 sec
      iterations=1000... time=0.0396754 sec
      iterations=10000... time=0.400986 sec
      iterations=30000... time=1.18664 sec
      result: 0.616589 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000930878 sec
      iterations=10... time=0.0107067 sec
      iterations=100... time=0.107565 sec
      iterations=1000... time=1.06398 sec
      result: 1.46703 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Nov  7 19:57:25 UTC 2025
+ echo Done.
Done.
  Elapsed time: 70.3 s
