
*** Running vivado
    with args -log mopshub_board_v1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mopshub_board_v1_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source mopshub_board_v1_wrapper.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-311}  -string {{WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [/home/dcs/git/mopshub/mopshub_lib/hdl/buffer_rec_spi.v:27]}}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {Synth 8-2507}  -string {{WARNING: [Synth 8-2507] parameter declaration becomes local in elink_data_gen_SM with formal parameter declaration list [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_data_gen_sm_fsm.v:95]}}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: link_design -top mopshub_board_v1_wrapper -part xc7a200tfbg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_0_0/mopshub_board_v1_clk_wiz_0_0.dcp' for cell 'mopshub_board_v1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_s1_0/mopshub_board_v1_clk_wiz_s1_0.dcp' for cell 'mopshub_board_v1_i/clk_wiz_s1'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_ila_0_0/mopshub_board_v1_ila_0_0.dcp' for cell 'mopshub_board_v1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_mopshub_top_board_16_0_0/mopshub_board_v1_mopshub_top_board_16_0_0.dcp' for cell 'mopshub_board_v1_i/mopshub_top_board_16_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_proc_sys_reset_0_0/mopshub_board_v1_proc_sys_reset_0_0.dcp' for cell 'mopshub_board_v1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_selectio_wiz_0_0/mopshub_board_v1_selectio_wiz_0_0.dcp' for cell 'mopshub_board_v1_i/selectio_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_selectio_wiz_2_0/mopshub_board_v1_selectio_wiz_2_0.dcp' for cell 'mopshub_board_v1_i/selectio_wiz_2'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_sem_controller_wrapp_0_0/mopshub_board_v1_sem_controller_wrapp_0_0.dcp' for cell 'mopshub_board_v1_i/sem_controller_wrapp_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2622.406 ; gain = 0.000 ; free physical = 10861 ; free virtual = 13099
INFO: [Netlist 29-17] Analyzing 1389 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: mopshub_board_v1_i/ila_0 UUID: 8a0d8176-6eaa-53fb-a1d6-b15a1759d774 
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/ip_repo/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'mopshub_board_v1_i/mopshub_top_board_16_0/inst/ip_xadc_wrapper0/xadc_wiz_inst/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/ip_repo/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'mopshub_board_v1_i/mopshub_top_board_16_0/inst/ip_xadc_wrapper0/xadc_wiz_inst/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_0_0/mopshub_board_v1_clk_wiz_0_0_board.xdc] for cell 'mopshub_board_v1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_0_0/mopshub_board_v1_clk_wiz_0_0_board.xdc] for cell 'mopshub_board_v1_i/clk_wiz_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_0_0/mopshub_board_v1_clk_wiz_0_0.xdc] for cell 'mopshub_board_v1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_0_0/mopshub_board_v1_clk_wiz_0_0.xdc] for cell 'mopshub_board_v1_i/clk_wiz_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_s1_0/mopshub_board_v1_clk_wiz_s1_0_board.xdc] for cell 'mopshub_board_v1_i/clk_wiz_s1/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_s1_0/mopshub_board_v1_clk_wiz_s1_0_board.xdc] for cell 'mopshub_board_v1_i/clk_wiz_s1/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_s1_0/mopshub_board_v1_clk_wiz_s1_0.xdc] for cell 'mopshub_board_v1_i/clk_wiz_s1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_s1_0/mopshub_board_v1_clk_wiz_s1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_s1_0/mopshub_board_v1_clk_wiz_s1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3129.680 ; gain = 507.273 ; free physical = 9814 ; free virtual = 12074
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_clk_wiz_s1_0/mopshub_board_v1_clk_wiz_s1_0.xdc] for cell 'mopshub_board_v1_i/clk_wiz_s1/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mopshub_board_v1_i/ila_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mopshub_board_v1_i/ila_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'mopshub_board_v1_i/ila_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'mopshub_board_v1_i/ila_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_proc_sys_reset_0_0/mopshub_board_v1_proc_sys_reset_0_0_board.xdc] for cell 'mopshub_board_v1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_proc_sys_reset_0_0/mopshub_board_v1_proc_sys_reset_0_0_board.xdc] for cell 'mopshub_board_v1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_proc_sys_reset_0_0/mopshub_board_v1_proc_sys_reset_0_0.xdc] for cell 'mopshub_board_v1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_proc_sys_reset_0_0/mopshub_board_v1_proc_sys_reset_0_0.xdc] for cell 'mopshub_board_v1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_selectio_wiz_0_0/mopshub_board_v1_selectio_wiz_0_0.xdc] for cell 'mopshub_board_v1_i/selectio_wiz_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_selectio_wiz_0_0/mopshub_board_v1_selectio_wiz_0_0.xdc] for cell 'mopshub_board_v1_i/selectio_wiz_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_selectio_wiz_2_0/mopshub_board_v1_selectio_wiz_2_0.xdc] for cell 'mopshub_board_v1_i/selectio_wiz_2/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.gen/sources_1/bd/mopshub_board_v1/ip/mopshub_board_v1_selectio_wiz_2_0/mopshub_board_v1_selectio_wiz_2_0.xdc] for cell 'mopshub_board_v1_i/selectio_wiz_2/inst'
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'current_project' is not supported in the xdc constraint file. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc:5]
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG_MODE' because the property does not exist. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc:15]
Resolution: Create this property using create_property command before setting it.
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'mopshub_design_16bus_new_i/sem_controller_wrapp_0/inst/sem_0_sem_controller0'. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc:29]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'mopshub_design_16bus_new_i/sem_controller_wrapp_0/inst/sem_0_sem_cfg0/frame_ecc_init0'. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'mopshub_design_16bus_new_i/sem_controller_wrapp_0/inst/sem_0_sem_cfg0/icap_init0'. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/multiboot_specifications.xdc]
Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'get_portsclk_sys_clk_p' is not supported in the xdc constraint file. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc:61]
CRITICAL WARNING: [Designutils 20-1307] Command 'current_project' is not supported in the xdc constraint file. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc:229]
CRITICAL WARNING: [Vivado 12-795] Pblock 'SEM_CONTROLLER' already exists. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc:250]
INFO: [Vivado 12-3520] Assignment of 'inst, GND, and VCC' to a pblock 'SEM_CONTROLLER' means that all children of 'sem_0_sem_controller0' are in the pblock. Changing the pblock assignment to 'sem_0_sem_controller0'. [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc:251]
Finished Parsing XDC File [/home/dcs/git/mopshub/Vivado/mopshub_v1/src/constrs_1/mopshub_board_16bus_v1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3129.680 ; gain = 0.000 ; free physical = 9846 ; free virtual = 12105
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 60 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM32X1S => RAM32X1S (RAMS32): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

19 Infos, 7 Warnings, 9 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3129.680 ; gain = 507.273 ; free physical = 9845 ; free virtual = 12104
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3193.715 ; gain = 64.031 ; free physical = 9788 ; free virtual = 12050

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14ea2b0a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3193.715 ; gain = 0.000 ; free physical = 9715 ; free virtual = 11978

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3397.250 ; gain = 0.000 ; free physical = 8854 ; free virtual = 11271
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1d01c5e69

Time (s): cpu = 00:01:16 ; elapsed = 00:02:27 . Memory (MB): peak = 3397.250 ; gain = 43.777 ; free physical = 8854 ; free virtual = 11271

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 176 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 23c2833cc

Time (s): cpu = 00:01:19 ; elapsed = 00:02:29 . Memory (MB): peak = 3397.250 ; gain = 43.777 ; free physical = 8906 ; free virtual = 11322
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 61 cells
INFO: [Opt 31-1021] In phase Retarget, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 21aaac744

Time (s): cpu = 00:01:20 ; elapsed = 00:02:29 . Memory (MB): peak = 3397.250 ; gain = 43.777 ; free physical = 8903 ; free virtual = 11319
INFO: [Opt 31-389] Phase Constant propagation created 22 cells and removed 54 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1709acb6c

Time (s): cpu = 00:01:20 ; elapsed = 00:02:30 . Memory (MB): peak = 3397.250 ; gain = 43.777 ; free physical = 8892 ; free virtual = 11308
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 83 cells
INFO: [Opt 31-1021] In phase Sweep, 867 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clk_BUFG_inst to drive 95 load(s) on clock net mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clk_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 15ae4b4f6

Time (s): cpu = 00:01:21 ; elapsed = 00:02:31 . Memory (MB): peak = 3397.250 ; gain = 43.777 ; free physical = 8905 ; free virtual = 11322
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 156b355e2

Time (s): cpu = 00:01:21 ; elapsed = 00:02:31 . Memory (MB): peak = 3397.250 ; gain = 43.777 ; free physical = 8896 ; free virtual = 11312
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1a7ec2e26

Time (s): cpu = 00:01:21 ; elapsed = 00:02:31 . Memory (MB): peak = 3397.250 ; gain = 43.777 ; free physical = 8902 ; free virtual = 11319
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |              61  |                                             64  |
|  Constant propagation         |              22  |              54  |                                             47  |
|  Sweep                        |               0  |              83  |                                            867  |
|  BUFG optimization            |               1  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3397.250 ; gain = 0.000 ; free physical = 8913 ; free virtual = 11330
Ending Logic Optimization Task | Checksum: 193189c0d

Time (s): cpu = 00:01:22 ; elapsed = 00:02:32 . Memory (MB): peak = 3397.250 ; gain = 43.777 ; free physical = 8913 ; free virtual = 11330

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for frame_ecc_init0
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 187 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 80 WE to EN ports
Number of BRAM Ports augmented: 177 newly gated: 80 Total Ports: 374
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: 16c205bef

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8710 ; free virtual = 11129
Ending Power Optimization Task | Checksum: 16c205bef

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3925.301 ; gain = 528.051 ; free physical = 8742 ; free virtual = 11162

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 191c8e041

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8736 ; free virtual = 11155
Ending Final Cleanup Task | Checksum: 191c8e041

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8730 ; free virtual = 11149

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8725 ; free virtual = 11145
Ending Netlist Obfuscation Task | Checksum: 191c8e041

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8724 ; free virtual = 11144
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 7 Warnings, 9 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:58 . Memory (MB): peak = 3925.301 ; gain = 795.617 ; free physical = 8721 ; free virtual = 11141
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8693 ; free virtual = 11116
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/mopshub_board_v1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8714 ; free virtual = 11161
INFO: [runtcl-4] Executing : report_drc -file mopshub_board_v1_wrapper_drc_opted.rpt -pb mopshub_board_v1_wrapper_drc_opted.pb -rpx mopshub_board_v1_wrapper_drc_opted.rpx
Command: report_drc -file mopshub_board_v1_wrapper_drc_opted.rpt -pb mopshub_board_v1_wrapper_drc_opted.pb -rpx mopshub_board_v1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/mopshub_board_v1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8811 ; free virtual = 11273
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8793 ; free virtual = 11261
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 177e8e217

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8793 ; free virtual = 11261
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8793 ; free virtual = 11261

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clkbuf (IBUF.O) is locked to IOB_X0Y107
	mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clk_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y8
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1dc6f243e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8822 ; free virtual = 11294

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ce3ea60c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 10766 ; free virtual = 13206

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ce3ea60c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 10766 ; free virtual = 13206
Phase 1 Placer Initialization | Checksum: 1ce3ea60c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 10761 ; free virtual = 13201

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2340eaabd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 10701 ; free virtual = 13147

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a50b9a36

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 10697 ; free virtual = 13144

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 930 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 1
INFO: [Physopt 32-775] End 1 Pass. Optimized 428 nets or cells. Created 1 new cell, deleted 427 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset. Replicated 11 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 11 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 11 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 10291 ; free virtual = 12744
INFO: [Physopt 32-117] Net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/WEA[0] could not be optimized because driver mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/mem_reg_0_0_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/reset_0 could not be optimized because driver mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/rptr_empty/mem_reg_0_0_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data could not be optimized because driver mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/mem_reg_0_0_i_3 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 10291 ; free virtual = 12743

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            427  |                   428  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |           11  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           12  |            427  |                   429  |           0  |           9  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 160a405ce

Time (s): cpu = 00:01:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 10230 ; free virtual = 12696
Phase 2.3 Global Placement Core | Checksum: 162b42598

Time (s): cpu = 00:01:47 ; elapsed = 00:00:43 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 10206 ; free virtual = 12684
Phase 2 Global Placement | Checksum: 162b42598

Time (s): cpu = 00:01:47 ; elapsed = 00:00:43 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 10228 ; free virtual = 12705

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e1f2284d

Time (s): cpu = 00:01:54 ; elapsed = 00:00:45 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 10229 ; free virtual = 12706

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 155ee06ff

Time (s): cpu = 00:02:06 ; elapsed = 00:00:48 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 10225 ; free virtual = 12702

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11e4070ed

Time (s): cpu = 00:02:07 ; elapsed = 00:00:49 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 10225 ; free virtual = 12703

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 142e09372

Time (s): cpu = 00:02:07 ; elapsed = 00:00:49 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 10225 ; free virtual = 12703

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 12881d4f0

Time (s): cpu = 00:02:17 ; elapsed = 00:00:51 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 10206 ; free virtual = 12684

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12c7ff665

Time (s): cpu = 00:02:29 ; elapsed = 00:01:02 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9859 ; free virtual = 12348

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d83379fb

Time (s): cpu = 00:02:31 ; elapsed = 00:01:04 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9815 ; free virtual = 12305

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: a69ee337

Time (s): cpu = 00:02:31 ; elapsed = 00:01:04 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9676 ; free virtual = 12166

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 138a25216

Time (s): cpu = 00:02:51 ; elapsed = 00:01:09 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9567 ; free virtual = 12057
Phase 3 Detail Placement | Checksum: 138a25216

Time (s): cpu = 00:02:52 ; elapsed = 00:01:09 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9567 ; free virtual = 12057

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2665504d6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.191 | TNS=-237.519 |
Phase 1 Physical Synthesis Initialization | Checksum: 296386f79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9495 ; free virtual = 11985
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2436da4d7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9472 ; free virtual = 11962
Phase 4.1.1.1 BUFG Insertion | Checksum: 2665504d6

Time (s): cpu = 00:03:14 ; elapsed = 00:01:16 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9464 ; free virtual = 11954
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.133. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:03:54 ; elapsed = 00:01:42 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9116 ; free virtual = 11612
Phase 4.1 Post Commit Optimization | Checksum: 2535936f2

Time (s): cpu = 00:03:54 ; elapsed = 00:01:42 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9119 ; free virtual = 11615

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2535936f2

Time (s): cpu = 00:03:55 ; elapsed = 00:01:42 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9122 ; free virtual = 11617

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2535936f2

Time (s): cpu = 00:03:55 ; elapsed = 00:01:43 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9110 ; free virtual = 11606
Phase 4.3 Placer Reporting | Checksum: 2535936f2

Time (s): cpu = 00:03:55 ; elapsed = 00:01:43 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9098 ; free virtual = 11593

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9092 ; free virtual = 11588

Time (s): cpu = 00:03:55 ; elapsed = 00:01:43 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9092 ; free virtual = 11588
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 208b2ac42

Time (s): cpu = 00:03:56 ; elapsed = 00:01:43 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9104 ; free virtual = 11599
Ending Placer Task | Checksum: 1174ccae1

Time (s): cpu = 00:03:56 ; elapsed = 00:01:43 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9103 ; free virtual = 11599
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 8 Warnings, 9 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:00 ; elapsed = 00:01:45 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9188 ; free virtual = 11684
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9091 ; free virtual = 11648
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/mopshub_board_v1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9090 ; free virtual = 11605
INFO: [runtcl-4] Executing : report_io -file mopshub_board_v1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9075 ; free virtual = 11591
INFO: [runtcl-4] Executing : report_utilization -file mopshub_board_v1_wrapper_utilization_placed.rpt -pb mopshub_board_v1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mopshub_board_v1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9079 ; free virtual = 11595
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9016 ; free virtual = 11533

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.399 | TNS=-253.951 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f3e84174

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8934 ; free virtual = 11454
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.399 | TNS=-253.951 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1f3e84174

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8927 ; free virtual = 11447

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.399 | TNS=-253.951 |
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/dout_fifo_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[5].  Re-placed instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_5_i_1__1
INFO: [Physopt 32-735] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.133 | TNS=-253.650 |
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/dout_fifo_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[7].  Re-placed instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_7_i_1__1
INFO: [Physopt 32-735] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.102 | TNS=-253.575 |
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[5].  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_5_i_1__1
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_2. Replicated 6 times.
INFO: [Physopt 32-735] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.058 | TNS=-225.222 |
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[7].  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_7_i_1__1
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN.  Re-placed instance mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica
INFO: [Physopt 32-735] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.019 | TNS=-224.581 |
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/rdata_r[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/WEA[0].  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/mem_reg_0_0_i_1__2
INFO: [Physopt 32-81] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/WEA[0]. Replicated 5 times.
INFO: [Physopt 32-735] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/WEA[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.002 | TNS=-224.306 |
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/WEA[0].  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/mem_reg_0_0_i_1__2
INFO: [Physopt 32-81] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/WEA[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/WEA[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.950 | TNS=-224.340 |
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/dout_fifo_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[6].  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_6_i_1__0
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN. Replicated 3 times.
INFO: [Physopt 32-735] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.928 | TNS=-222.361 |
INFO: [Physopt 32-663] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/WEA[0]_repN_5.  Re-placed instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/mem_reg_0_0_i_1__2_replica_5
INFO: [Physopt 32-735] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/wptr_full/WEA[0]_repN_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.861 | TNS=-222.192 |
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async1/fifomem/r_Tx_Data__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data.  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/mem_reg_0_0_i_3
INFO: [Physopt 32-81] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.858 | TNS=-222.747 |
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_17.  Did not re-place instance mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_17
INFO: [Physopt 32-81] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_17. Replicated 4 times.
INFO: [Physopt 32-735] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_17. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.830 | TNS=-220.841 |
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/dout_fifo_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[4].  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_4_i_1__1
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_12. Replicated 2 times.
INFO: [Physopt 32-735] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_12. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.807 | TNS=-216.892 |
INFO: [Physopt 32-572] Net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_12 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_12.  Did not re-place instance mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12
INFO: [Physopt 32-572] Net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_12 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/Q[2].  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[5]_i_1_n_0.  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[5]_i_1
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[5]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/w_tx_done.  Re-placed instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg
INFO: [Physopt 32-735] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/w_tx_done. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.807 | TNS=-216.538 |
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/w_tx_done.  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg
INFO: [Physopt 32-81] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/w_tx_done. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/w_tx_done. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.807 | TNS=-216.523 |
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/w_tx_done_repN.  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg_replica
INFO: [Physopt 32-572] Net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/w_tx_done_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/w_tx_done_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/dout_fifo_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[4].  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_4_i_1__1
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_12.  Did not re-place instance mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/Q[2].  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[5]_i_1_n_0.  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[5]_i_1
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[5]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/w_tx_done_repN.  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg_replica
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/w_tx_done_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.807 | TNS=-216.523 |
Phase 3 Critical Path Optimization | Checksum: 1f3e84174

Time (s): cpu = 00:00:55 ; elapsed = 00:00:15 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8766 ; free virtual = 11286

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.807 | TNS=-216.523 |
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/dout_fifo_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[4].  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_4_i_1__1
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_12 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_12.  Did not re-place instance mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12
INFO: [Physopt 32-572] Net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_12 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/Q[2].  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[5]_i_1_n_0.  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[5]_i_1
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[5]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/w_tx_done_repN.  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg_replica
INFO: [Physopt 32-572] Net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/w_tx_done_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/w_tx_done_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/dout_fifo_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/clk_wiz_s1/inst/clk_40_mopshub_board_v1_clk_wiz_s1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[4].  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/mem_reg_0_4_i_1__1
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_receiver0/p_1_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_12.  Did not re-place instance mopshub_board_v1_i/proc_sys_reset_0/U0/FDRE_inst_replica_12
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/proc_sys_reset_0/U0/mb_reset_repN_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/Q[2].  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/clk_wiz_s1/inst/clk_uart_mopshub_board_v1_clk_wiz_s1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[5]_i_1_n_0.  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[5]_i_1
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[5]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/w_tx_done_repN.  Did not re-place instance mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/r_Tx_Done_reg_replica
INFO: [Physopt 32-702] Processed net mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/debug_uart_transmitter0/w_tx_done_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.807 | TNS=-216.523 |
Phase 4 Critical Path Optimization | Checksum: 1f3e84174

Time (s): cpu = 00:01:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8763 ; free virtual = 11283
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8764 ; free virtual = 11284
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.807 | TNS=-216.523 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.592  |         37.428  |           24  |              0  |                    13  |           0  |           2  |  00:00:12  |
|  Total          |          0.592  |         37.428  |           24  |              0  |                    13  |           0  |           3  |  00:00:12  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8764 ; free virtual = 11284
Ending Physical Synthesis Task | Checksum: 16872b917

Time (s): cpu = 00:01:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8769 ; free virtual = 11289
INFO: [Common 17-83] Releasing license: Implementation
233 Infos, 8 Warnings, 9 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8791 ; free virtual = 11311
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8694 ; free virtual = 11279
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/mopshub_board_v1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 8698 ; free virtual = 11256
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clkbuf (IBUF.O) is locked to IOB_X0Y107
	mopshub_board_v1_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clk_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y8
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c65205c4 ConstDB: 0 ShapeSum: 51b0205f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15b629eb6

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 10026 ; free virtual = 12613
Post Restoration Checksum: NetGraph: e6370cf1 NumContArr: 752b91c5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15b629eb6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 10017 ; free virtual = 12603

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15b629eb6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9962 ; free virtual = 12546

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15b629eb6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9958 ; free virtual = 12542
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12effe893

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9716 ; free virtual = 12356
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.732 | TNS=-204.092| WHS=-0.520 | THS=-822.044|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1d04311b9

Time (s): cpu = 00:01:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9704 ; free virtual = 12344
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.732 | TNS=-203.935| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1bde36012

Time (s): cpu = 00:01:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9703 ; free virtual = 12343
Phase 2 Router Initialization | Checksum: 1438e88a8

Time (s): cpu = 00:01:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9704 ; free virtual = 12344

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00119445 %
  Global Horizontal Routing Utilization  = 0.00327165 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 35684
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 35684
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1438e88a8

Time (s): cpu = 00:01:30 ; elapsed = 00:00:47 . Memory (MB): peak = 3925.301 ; gain = 0.000 ; free physical = 9701 ; free virtual = 12341
Phase 3 Initial Routing | Checksum: 15d93fb57

Time (s): cpu = 00:02:27 ; elapsed = 00:01:07 . Memory (MB): peak = 4057.781 ; gain = 132.480 ; free physical = 9762 ; free virtual = 12388
INFO: [Route 35-580] Design has 244 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_40_mopshub_board_v1_clk_wiz_s1_0 |clk_uart_mopshub_board_v1_clk_wiz_s1_0 |mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_3/DIADI[0]|
| clk_40_mopshub_board_v1_clk_wiz_s1_0 |clk_uart_mopshub_board_v1_clk_wiz_s1_0 |mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_2/DIADI[0]|
| clk_40_mopshub_board_v1_clk_wiz_s1_0 |clk_uart_mopshub_board_v1_clk_wiz_s1_0 |mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_6/DIADI[0]|
| clk_40_mopshub_board_v1_clk_wiz_s1_0 |clk_uart_mopshub_board_v1_clk_wiz_s1_0 |mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_0/DIADI[0]|
| clk_40_mopshub_board_v1_clk_wiz_s1_0 |clk_uart_mopshub_board_v1_clk_wiz_s1_0 |mopshub_board_v1_i/mopshub_top_board_16_0/inst/mopshub_top_16bus0/debug_uart_core0/fifo_async0/fifomem/mem_reg_0_1/DIADI[0]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4065
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.533 | TNS=-350.852| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18bc199de

Time (s): cpu = 00:04:12 ; elapsed = 00:02:30 . Memory (MB): peak = 4064.781 ; gain = 139.480 ; free physical = 9611 ; free virtual = 12277

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.603 | TNS=-352.664| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ffccbdbc

Time (s): cpu = 00:04:25 ; elapsed = 00:02:43 . Memory (MB): peak = 4064.781 ; gain = 139.480 ; free physical = 9621 ; free virtual = 12283
Phase 4 Rip-up And Reroute | Checksum: ffccbdbc

Time (s): cpu = 00:04:25 ; elapsed = 00:02:43 . Memory (MB): peak = 4064.781 ; gain = 139.480 ; free physical = 9621 ; free virtual = 12283

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14aff8ba5

Time (s): cpu = 00:04:30 ; elapsed = 00:02:44 . Memory (MB): peak = 4064.781 ; gain = 139.480 ; free physical = 9618 ; free virtual = 12281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.533 | TNS=-350.852| WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1984a3c43

Time (s): cpu = 00:04:31 ; elapsed = 00:02:45 . Memory (MB): peak = 4064.781 ; gain = 139.480 ; free physical = 9615 ; free virtual = 12279

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1984a3c43

Time (s): cpu = 00:04:31 ; elapsed = 00:02:45 . Memory (MB): peak = 4064.781 ; gain = 139.480 ; free physical = 9612 ; free virtual = 12275
Phase 5 Delay and Skew Optimization | Checksum: 1984a3c43

Time (s): cpu = 00:04:31 ; elapsed = 00:02:45 . Memory (MB): peak = 4064.781 ; gain = 139.480 ; free physical = 9615 ; free virtual = 12278

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1382525ac

Time (s): cpu = 00:04:37 ; elapsed = 00:02:47 . Memory (MB): peak = 4064.781 ; gain = 139.480 ; free physical = 9622 ; free virtual = 12286
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.533 | TNS=-350.852| WHS=0.056  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19aed70ef

Time (s): cpu = 00:04:38 ; elapsed = 00:02:47 . Memory (MB): peak = 4064.781 ; gain = 139.480 ; free physical = 9620 ; free virtual = 12284
Phase 6 Post Hold Fix | Checksum: 19aed70ef

Time (s): cpu = 00:04:38 ; elapsed = 00:02:47 . Memory (MB): peak = 4064.781 ; gain = 139.480 ; free physical = 9620 ; free virtual = 12284

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.60903 %
  Global Horizontal Routing Utilization  = 4.52442 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 19c3dfdef

Time (s): cpu = 00:04:38 ; elapsed = 00:02:47 . Memory (MB): peak = 4064.781 ; gain = 139.480 ; free physical = 9621 ; free virtual = 12285

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19c3dfdef

Time (s): cpu = 00:04:38 ; elapsed = 00:02:48 . Memory (MB): peak = 4064.781 ; gain = 139.480 ; free physical = 9620 ; free virtual = 12284

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17ca31d52

Time (s): cpu = 00:04:42 ; elapsed = 00:02:50 . Memory (MB): peak = 4096.793 ; gain = 171.492 ; free physical = 9619 ; free virtual = 12283

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.533 | TNS=-350.852| WHS=0.056  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17ca31d52

Time (s): cpu = 00:04:42 ; elapsed = 00:02:50 . Memory (MB): peak = 4096.793 ; gain = 171.492 ; free physical = 9621 ; free virtual = 12285
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:42 ; elapsed = 00:02:50 . Memory (MB): peak = 4096.793 ; gain = 171.492 ; free physical = 9708 ; free virtual = 12375

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
253 Infos, 10 Warnings, 9 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:04 ; elapsed = 00:02:56 . Memory (MB): peak = 4096.793 ; gain = 171.492 ; free physical = 9706 ; free virtual = 12374
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4096.793 ; gain = 0.000 ; free physical = 9469 ; free virtual = 12226
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/mopshub_board_v1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 4096.793 ; gain = 0.000 ; free physical = 9559 ; free virtual = 12258
INFO: [runtcl-4] Executing : report_drc -file mopshub_board_v1_wrapper_drc_routed.rpt -pb mopshub_board_v1_wrapper_drc_routed.pb -rpx mopshub_board_v1_wrapper_drc_routed.rpx
Command: report_drc -file mopshub_board_v1_wrapper_drc_routed.rpt -pb mopshub_board_v1_wrapper_drc_routed.pb -rpx mopshub_board_v1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/mopshub_board_v1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 4152.828 ; gain = 56.035 ; free physical = 9286 ; free virtual = 12019
INFO: [runtcl-4] Executing : report_methodology -file mopshub_board_v1_wrapper_methodology_drc_routed.rpt -pb mopshub_board_v1_wrapper_methodology_drc_routed.pb -rpx mopshub_board_v1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mopshub_board_v1_wrapper_methodology_drc_routed.rpt -pb mopshub_board_v1_wrapper_methodology_drc_routed.pb -rpx mopshub_board_v1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/mopshub_board_v1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 4152.828 ; gain = 0.000 ; free physical = 8946 ; free virtual = 11687
INFO: [runtcl-4] Executing : report_power -file mopshub_board_v1_wrapper_power_routed.rpt -pb mopshub_board_v1_wrapper_power_summary_routed.pb -rpx mopshub_board_v1_wrapper_power_routed.rpx
Command: report_power -file mopshub_board_v1_wrapper_power_routed.rpt -pb mopshub_board_v1_wrapper_power_summary_routed.pb -rpx mopshub_board_v1_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for frame_ecc_init0
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
266 Infos, 10 Warnings, 9 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 4152.828 ; gain = 0.000 ; free physical = 8407 ; free virtual = 11272
INFO: [runtcl-4] Executing : report_route_status -file mopshub_board_v1_wrapper_route_status.rpt -pb mopshub_board_v1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mopshub_board_v1_wrapper_timing_summary_routed.rpt -pb mopshub_board_v1_wrapper_timing_summary_routed.pb -rpx mopshub_board_v1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mopshub_board_v1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mopshub_board_v1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mopshub_board_v1_wrapper_bus_skew_routed.rpt -pb mopshub_board_v1_wrapper_bus_skew_routed.pb -rpx mopshub_board_v1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force mopshub_board_v1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, mopshub_board_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], mopshub_board_v1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 46460640 bits.
Writing bitstream ./mopshub_board_v1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:16 ; elapsed = 00:00:33 . Memory (MB): peak = 4405.289 ; gain = 252.461 ; free physical = 8102 ; free virtual = 10953
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 15:04:20 2024...
