Analysis & Synthesis report for dsp
Fri Dec 04 16:23:35 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |dsp|I2C_AV_Config:inst3|mSetup_ST
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for fifo_out:inst1|dcfifo:dcfifo_component
 18. Source assignments for fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated
 19. Source assignments for fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p
 20. Source assignments for fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p
 21. Source assignments for fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram
 22. Source assignments for fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_j9l:rs_dgwp
 23. Source assignments for fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe12
 24. Source assignments for fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_k9l:ws_dgrp
 25. Source assignments for fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe15
 26. Source assignments for fifo2:inst|dcfifo:dcfifo_component
 27. Source assignments for fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated
 28. Source assignments for fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|a_graycounter_on6:rdptr_g1p
 29. Source assignments for fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|a_graycounter_k5c:wrptr_g1p
 30. Source assignments for fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram
 31. Source assignments for fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp
 32. Source assignments for fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe12
 33. Source assignments for fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp
 34. Source assignments for fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe15
 35. Source assignments for sld_signaltap:auto_signaltap_0
 36. Parameter Settings for User Entity Instance: cnt:inst4|lpm_counter:LPM_COUNTER_component
 37. Parameter Settings for User Entity Instance: I2C_AV_Config:inst3
 38. Parameter Settings for User Entity Instance: codec_fifo:inst5
 39. Parameter Settings for User Entity Instance: fifo_out:inst1|dcfifo:dcfifo_component
 40. Parameter Settings for User Entity Instance: lowpass:inst13
 41. Parameter Settings for User Entity Instance: fifo2:inst|dcfifo:dcfifo_component
 42. Parameter Settings for User Entity Instance: pll1:inst2|altpll:altpll_component
 43. Parameter Settings for User Entity Instance: UART:inst7
 44. Parameter Settings for User Entity Instance: UART:inst7|UART_TX:uart_tx
 45. Parameter Settings for User Entity Instance: UART:inst7|UART_RX:uart_rx
 46. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 47. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult44
 48. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult45
 49. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult33
 50. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult32
 51. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult35
 52. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult34
 53. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult39
 54. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult38
 55. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult37
 56. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult36
 57. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult41
 58. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult40
 59. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult42
 60. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult43
 61. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult23
 62. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult22
 63. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult21
 64. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult20
 65. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult17
 66. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult16
 67. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult18
 68. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult19
 69. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult29
 70. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult28
 71. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult31
 72. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult30
 73. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult27
 74. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult26
 75. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult24
 76. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult25
 77. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult12
 78. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult10
 79. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult11
 80. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult8
 81. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult9
 82. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult13
 83. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult14
 84. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult15
 85. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult4
 86. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult5
 87. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult6
 88. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult7
 89. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult1
 90. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult0
 91. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult3
 92. Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult2
 93. dcfifo Parameter Settings by Entity Instance
 94. altpll Parameter Settings by Entity Instance
 95. lpm_mult Parameter Settings by Entity Instance
 96. Port Connectivity Checks: "I2C_AV_Config:inst3|I2C_Controller:u0"
 97. Signal Tap Logic Analyzer Settings
 98. Post-Synthesis Netlist Statistics for Top Partition
 99. Elapsed Time Per Partition
100. Connections to In-System Debugging Instance "auto_signaltap_0"
101. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 04 16:23:35 2020       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; dsp                                         ;
; Top-level Entity Name              ; dsp                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,163                                       ;
;     Total combinational functions  ; 6,490                                       ;
;     Dedicated logic registers      ; 2,320                                       ;
; Total registers                    ; 2320                                        ;
; Total pins                         ; 13                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,081,856                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F23I7      ;                    ;
; Top-level entity name                                            ; dsp                ; dsp                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+
; majorityFilter.v                                                   ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.0/git/dsp/majorityFilter.v                                                   ;             ;
; to_signed.v                                                        ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.0/git/dsp/to_signed.v                                                        ;             ;
; i2c_module.v                                                       ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.0/git/dsp/i2c_module.v                                                       ;             ;
; i2c_config.v                                                       ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.0/git/dsp/i2c_config.v                                                       ;             ;
; dsp.bdf                                                            ; yes             ; User Block Diagram/Schematic File            ; C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf                                                            ;             ;
; i2c_controller.v                                                   ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.0/git/dsp/i2c_controller.v                                                   ;             ;
; i2c.v                                                              ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.0/git/dsp/i2c.v                                                              ;             ;
; pll1.v                                                             ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/18.0/git/dsp/pll1.v                                                             ;             ;
; cnt.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/18.0/git/dsp/cnt.v                                                              ;             ;
; codec_fifo.v                                                       ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v                                                       ;             ;
; uart_tx.v                                                          ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.0/git/dsp/uart_tx.v                                                          ;             ;
; uart_rx.v                                                          ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.0/git/dsp/uart_rx.v                                                          ;             ;
; uart.v                                                             ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.0/git/dsp/uart.v                                                             ;             ;
; fifo2.v                                                            ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/18.0/git/dsp/fifo2.v                                                            ;             ;
; fifo_out.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v                                                         ;             ;
; to_unsigned.v                                                      ; yes             ; User Verilog HDL File                        ; C:/intelFPGA_lite/18.0/git/dsp/to_unsigned.v                                                      ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                            ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                             ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                            ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                            ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                 ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                    ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                             ;             ;
; db/cntr_pqh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/cntr_pqh.tdf                                                    ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                               ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc                          ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc                               ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                             ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                                ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                          ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                        ;             ;
; db/dcfifo_d4h1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf                                                 ;             ;
; db/a_graycounter_qn6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/a_graycounter_qn6.tdf                                           ;             ;
; db/a_graycounter_m5c.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/a_graycounter_m5c.tdf                                           ;             ;
; db/altsyncram_0c41.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf                                             ;             ;
; db/alt_synch_pipe_j9l.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_j9l.tdf                                          ;             ;
; db/dffpipe_4v8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/dffpipe_4v8.tdf                                                 ;             ;
; db/alt_synch_pipe_k9l.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_k9l.tdf                                          ;             ;
; db/dffpipe_5v8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/dffpipe_5v8.tdf                                                 ;             ;
; db/cmpr_e66.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_e66.tdf                                                    ;             ;
; lowpass.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; C:/intelFPGA_lite/18.0/git/dsp/lowpass.v                                                          ;             ;
; db/dcfifo_r8g1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf                                                 ;             ;
; db/a_graycounter_on6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/a_graycounter_on6.tdf                                           ;             ;
; db/a_graycounter_k5c.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/a_graycounter_k5c.tdf                                           ;             ;
; db/altsyncram_sb41.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_sb41.tdf                                             ;             ;
; db/alt_synch_pipe_e9l.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_e9l.tdf                                          ;             ;
; db/dffpipe_vu8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/dffpipe_vu8.tdf                                                 ;             ;
; db/alt_synch_pipe_f9l.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_f9l.tdf                                          ;             ;
; db/dffpipe_0v8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/dffpipe_0v8.tdf                                                 ;             ;
; db/cmpr_c66.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_c66.tdf                                                    ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                 ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                            ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                          ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                          ;             ;
; db/pll1_altpll1.v                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/pll1_altpll1.v                                                  ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                          ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                     ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                        ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                              ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd               ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                     ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                 ;             ;
; db/altsyncram_7f24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_7f24.tdf                                             ;             ;
; db/decode_jsa.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/decode_jsa.tdf                                                  ;             ;
; db/mux_9pb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/mux_9pb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                               ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                             ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                        ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                             ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                 ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                               ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                               ;             ;
; db/mux_1tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/mux_1tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                             ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                 ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/decode_dvf.tdf                                                  ;             ;
; db/cntr_6hi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/cntr_6hi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_bbj.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/cntr_bbj.tdf                                                    ;             ;
; db/cntr_kgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/cntr_kgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv          ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                ; altera_sld  ;
; db/ip/slde1f31ec1/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                           ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                               ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                               ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf                               ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/csa_add.inc                                ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc                               ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muleabz.inc                                ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc                               ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc                             ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc                           ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                         ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf                               ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                            ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/addcore.inc                                ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/look_add.inc                               ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                    ;             ;
; db/add_sub_dkh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_dkh.tdf                                                 ;             ;
; db/add_sub_j9h.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_j9h.tdf                                                 ;             ;
; db/add_sub_hkh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_hkh.tdf                                                 ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.tdf                               ;             ;
; db/add_sub_n9h.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_n9h.tdf                                                 ;             ;
; db/add_sub_ckh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_ckh.tdf                                                 ;             ;
; db/add_sub_ekh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_ekh.tdf                                                 ;             ;
; db/add_sub_k9h.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_k9h.tdf                                                 ;             ;
; db/add_sub_ikh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_ikh.tdf                                                 ;             ;
; db/add_sub_akh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_akh.tdf                                                 ;             ;
; db/add_sub_g9h.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_g9h.tdf                                                 ;             ;
; db/add_sub_fkh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_fkh.tdf                                                 ;             ;
; db/add_sub_l9h.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_l9h.tdf                                                 ;             ;
; db/add_sub_jkh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_jkh.tdf                                                 ;             ;
; db/add_sub_gkh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_gkh.tdf                                                 ;             ;
; db/add_sub_m9h.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_m9h.tdf                                                 ;             ;
; db/add_sub_bkh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_bkh.tdf                                                 ;             ;
; db/add_sub_h9h.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_h9h.tdf                                                 ;             ;
; db/add_sub_kkh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_kkh.tdf                                                 ;             ;
; db/add_sub_p9h.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_p9h.tdf                                                 ;             ;
; db/add_sub_lkh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_lkh.tdf                                                 ;             ;
; db/add_sub_o9h.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_o9h.tdf                                                 ;             ;
; db/add_sub_mkh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_mkh.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 8,163        ;
;                                             ;              ;
; Total combinational functions               ; 6490         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 1941         ;
;     -- 3 input functions                    ; 3611         ;
;     -- <=2 input functions                  ; 938          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 2934         ;
;     -- arithmetic mode                      ; 3556         ;
;                                             ;              ;
; Total registers                             ; 2320         ;
;     -- Dedicated logic registers            ; 2320         ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 13           ;
; Total memory bits                           ; 1081856      ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; clk_25~input ;
; Maximum fan-out                             ; 1693         ;
; Total fan-out                               ; 30912        ;
; Average fan-out                             ; 3.44         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |dsp                                                                                                                                    ; 6490 (0)            ; 2320 (0)                  ; 1081856     ; 0            ; 0       ; 0         ; 13   ; 0            ; |dsp                                                                                                                                                                                                                                                                                                                                            ; dsp                               ; work         ;
;    |I2C_AV_Config:inst3|                                                                                                                ; 87 (45)             ; 57 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|I2C_AV_Config:inst3                                                                                                                                                                                                                                                                                                                        ; I2C_AV_Config                     ; work         ;
;       |I2C_Controller:u0|                                                                                                               ; 42 (42)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|I2C_AV_Config:inst3|I2C_Controller:u0                                                                                                                                                                                                                                                                                                      ; I2C_Controller                    ; work         ;
;    |UART:inst7|                                                                                                                         ; 27 (0)              ; 19 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|UART:inst7                                                                                                                                                                                                                                                                                                                                 ; UART                              ; work         ;
;       |UART_TX:uart_tx|                                                                                                                 ; 27 (27)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|UART:inst7|UART_TX:uart_tx                                                                                                                                                                                                                                                                                                                 ; UART_TX                           ; work         ;
;    |cnt:inst4|                                                                                                                          ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|cnt:inst4                                                                                                                                                                                                                                                                                                                                  ; cnt                               ; work         ;
;       |lpm_counter:LPM_COUNTER_component|                                                                                               ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|cnt:inst4|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                                                                ; lpm_counter                       ; work         ;
;          |cntr_pqh:auto_generated|                                                                                                      ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|cnt:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqh:auto_generated                                                                                                                                                                                                                                                                        ; cntr_pqh                          ; work         ;
;    |codec_fifo:inst5|                                                                                                                   ; 73 (73)             ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|codec_fifo:inst5                                                                                                                                                                                                                                                                                                                           ; codec_fifo                        ; work         ;
;    |fifo2:inst|                                                                                                                         ; 39 (0)              ; 60 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|fifo2:inst                                                                                                                                                                                                                                                                                                                                 ; fifo2                             ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 39 (0)              ; 60 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|fifo2:inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                         ; dcfifo                            ; work         ;
;          |dcfifo_r8g1:auto_generated|                                                                                                   ; 39 (4)              ; 60 (18)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated                                                                                                                                                                                                                                                                              ; dcfifo_r8g1                       ; work         ;
;             |a_graycounter_k5c:wrptr_g1p|                                                                                               ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|a_graycounter_k5c:wrptr_g1p                                                                                                                                                                                                                                                  ; a_graycounter_k5c                 ; work         ;
;             |a_graycounter_on6:rdptr_g1p|                                                                                               ; 13 (13)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|a_graycounter_on6:rdptr_g1p                                                                                                                                                                                                                                                  ; a_graycounter_on6                 ; work         ;
;             |alt_synch_pipe_e9l:rs_dgwp|                                                                                                ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp                                                                                                                                                                                                                                                   ; alt_synch_pipe_e9l                ; work         ;
;                |dffpipe_vu8:dffpipe12|                                                                                                  ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe12                                                                                                                                                                                                                             ; dffpipe_vu8                       ; work         ;
;             |alt_synch_pipe_f9l:ws_dgrp|                                                                                                ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp                                                                                                                                                                                                                                                   ; alt_synch_pipe_f9l                ; work         ;
;                |dffpipe_0v8:dffpipe15|                                                                                                  ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe15                                                                                                                                                                                                                             ; dffpipe_0v8                       ; work         ;
;             |altsyncram_sb41:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram                                                                                                                                                                                                                                                     ; altsyncram_sb41                   ; work         ;
;             |cmpr_c66:rdempty_eq_comp|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|cmpr_c66:rdempty_eq_comp                                                                                                                                                                                                                                                     ; cmpr_c66                          ; work         ;
;             |cmpr_c66:rdfull_eq_comp|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|cmpr_c66:rdfull_eq_comp                                                                                                                                                                                                                                                      ; cmpr_c66                          ; work         ;
;             |cmpr_c66:wrfull_eq_comp|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|cmpr_c66:wrfull_eq_comp                                                                                                                                                                                                                                                      ; cmpr_c66                          ; work         ;
;    |lowpass:inst13|                                                                                                                     ; 5491 (1341)         ; 770 (770)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13                                                                                                                                                                                                                                                                                                                             ; lowpass                           ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 63 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 63 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                           ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 40 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                           ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_j9h:auto_generated|                                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_j9h:auto_generated                                                                                                                                                                                                                           ; add_sub_j9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_dkh:auto_generated|                                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_dkh:auto_generated                                                                                                                                                                                                                           ; add_sub_dkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                      ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                 ; lpm_add_sub                       ; work         ;
;                      |add_sub_hkh:auto_generated|                                                                                       ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_hkh:auto_generated                                                                                                                                                                                                      ; add_sub_hkh                       ; work         ;
;       |lpm_mult:Mult10|                                                                                                                 ; 106 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult10                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 106 (51)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult10|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 55 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_n9h:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                                          ; add_sub_n9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_hkh:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_hkh:auto_generated                                                                                                                                                                                                                          ; add_sub_hkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_ckh:auto_generated|                                                                                       ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ckh:auto_generated                                                                                                                                                                                                     ; add_sub_ckh                       ; work         ;
;       |lpm_mult:Mult11|                                                                                                                 ; 97 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult11                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 97 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult11|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_n9h:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                                          ; add_sub_n9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_hkh:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_hkh:auto_generated                                                                                                                                                                                                                          ; add_sub_hkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_ckh:auto_generated|                                                                                       ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ckh:auto_generated                                                                                                                                                                                                     ; add_sub_ckh                       ; work         ;
;       |lpm_mult:Mult12|                                                                                                                 ; 116 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult12                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 116 (61)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult12|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 55 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_n9h:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                                          ; add_sub_n9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_hkh:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_hkh:auto_generated                                                                                                                                                                                                                          ; add_sub_hkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_ckh:auto_generated|                                                                                       ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ckh:auto_generated                                                                                                                                                                                                     ; add_sub_ckh                       ; work         ;
;       |lpm_mult:Mult13|                                                                                                                 ; 100 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult13                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 100 (48)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult13|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_n9h:auto_generated|                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                                          ; add_sub_n9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_hkh:auto_generated|                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_hkh:auto_generated                                                                                                                                                                                                                          ; add_sub_hkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_ckh:auto_generated|                                                                                       ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ckh:auto_generated                                                                                                                                                                                                     ; add_sub_ckh                       ; work         ;
;       |lpm_mult:Mult14|                                                                                                                 ; 92 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult14                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 92 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult14|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_n9h:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                                          ; add_sub_n9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_hkh:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_hkh:auto_generated                                                                                                                                                                                                                          ; add_sub_hkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_ckh:auto_generated|                                                                                       ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ckh:auto_generated                                                                                                                                                                                                     ; add_sub_ckh                       ; work         ;
;       |lpm_mult:Mult15|                                                                                                                 ; 68 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult15                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 68 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult15|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_k9h:auto_generated|                                                                                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_k9h:auto_generated                                                                                                                                                                                                                          ; add_sub_k9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_ekh:auto_generated|                                                                                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ekh:auto_generated                                                                                                                                                                                                                          ; add_sub_ekh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_ikh:auto_generated|                                                                                       ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ikh:auto_generated                                                                                                                                                                                                     ; add_sub_ikh                       ; work         ;
;       |lpm_mult:Mult16|                                                                                                                 ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult16                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 94 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult16|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_m9h:auto_generated|                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m9h:auto_generated                                                                                                                                                                                                                          ; add_sub_m9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_gkh:auto_generated|                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_gkh:auto_generated                                                                                                                                                                                                                          ; add_sub_gkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_bkh:auto_generated|                                                                                       ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bkh:auto_generated                                                                                                                                                                                                     ; add_sub_bkh                       ; work         ;
;       |lpm_mult:Mult17|                                                                                                                 ; 110 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult17                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 110 (52)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult17|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 58 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_o9h:auto_generated|                                                                                          ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_o9h:auto_generated                                                                                                                                                                                                                          ; add_sub_o9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_ikh:auto_generated|                                                                                          ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ikh:auto_generated                                                                                                                                                                                                                          ; add_sub_ikh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_mkh:auto_generated|                                                                                       ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_mkh:auto_generated                                                                                                                                                                                                     ; add_sub_mkh                       ; work         ;
;       |lpm_mult:Mult18|                                                                                                                 ; 105 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult18                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 105 (50)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult18|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 55 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_o9h:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_o9h:auto_generated                                                                                                                                                                                                                          ; add_sub_o9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_ikh:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ikh:auto_generated                                                                                                                                                                                                                          ; add_sub_ikh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_mkh:auto_generated|                                                                                       ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_mkh:auto_generated                                                                                                                                                                                                     ; add_sub_mkh                       ; work         ;
;       |lpm_mult:Mult19|                                                                                                                 ; 87 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult19                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 87 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult19|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 53 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_p9h:auto_generated|                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_p9h:auto_generated                                                                                                                                                                                                                          ; add_sub_p9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_jkh:auto_generated|                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_jkh:auto_generated                                                                                                                                                                                                                          ; add_sub_jkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_lkh:auto_generated|                                                                                       ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_lkh:auto_generated                                                                                                                                                                                                     ; add_sub_lkh                       ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 77 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 77 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                                           ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                           ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_j9h:auto_generated|                                                                                          ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_j9h:auto_generated                                                                                                                                                                                                                           ; add_sub_j9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_dkh:auto_generated|                                                                                          ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_dkh:auto_generated                                                                                                                                                                                                                           ; add_sub_dkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                      ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                 ; lpm_add_sub                       ; work         ;
;                      |add_sub_hkh:auto_generated|                                                                                       ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_hkh:auto_generated                                                                                                                                                                                                      ; add_sub_hkh                       ; work         ;
;       |lpm_mult:Mult20|                                                                                                                 ; 98 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult20                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 98 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult20|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 55 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_p9h:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_p9h:auto_generated                                                                                                                                                                                                                          ; add_sub_p9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_jkh:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_jkh:auto_generated                                                                                                                                                                                                                          ; add_sub_jkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_lkh:auto_generated|                                                                                       ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_lkh:auto_generated                                                                                                                                                                                                     ; add_sub_lkh                       ; work         ;
;       |lpm_mult:Mult21|                                                                                                                 ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult21                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 89 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult21|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 58 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_h9h:auto_generated|                                                                                          ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                                                                                                                                                                                                                          ; add_sub_h9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_bkh:auto_generated|                                                                                          ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated                                                                                                                                                                                                                          ; add_sub_bkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_kkh:auto_generated|                                                                                       ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult21|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kkh:auto_generated                                                                                                                                                                                                     ; add_sub_kkh                       ; work         ;
;       |lpm_mult:Mult22|                                                                                                                 ; 132 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult22                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 132 (70)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult22|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_h9h:auto_generated|                                                                                          ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                                                                                                                                                                                                                          ; add_sub_h9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_bkh:auto_generated|                                                                                          ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated                                                                                                                                                                                                                          ; add_sub_bkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_kkh:auto_generated|                                                                                       ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult22|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kkh:auto_generated                                                                                                                                                                                                     ; add_sub_kkh                       ; work         ;
;       |lpm_mult:Mult23|                                                                                                                 ; 132 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult23                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 132 (70)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult23|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_h9h:auto_generated|                                                                                          ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                                                                                                                                                                                                                          ; add_sub_h9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_bkh:auto_generated|                                                                                          ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated                                                                                                                                                                                                                          ; add_sub_bkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_kkh:auto_generated|                                                                                       ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kkh:auto_generated                                                                                                                                                                                                     ; add_sub_kkh                       ; work         ;
;       |lpm_mult:Mult24|                                                                                                                 ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult24                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 89 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult24|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 58 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult24|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult24|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_h9h:auto_generated|                                                                                          ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult24|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                                                                                                                                                                                                                          ; add_sub_h9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult24|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_bkh:auto_generated|                                                                                          ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult24|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated                                                                                                                                                                                                                          ; add_sub_bkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult24|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult24|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_kkh:auto_generated|                                                                                       ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult24|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kkh:auto_generated                                                                                                                                                                                                     ; add_sub_kkh                       ; work         ;
;       |lpm_mult:Mult25|                                                                                                                 ; 98 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult25                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 98 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult25|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 55 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_p9h:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_p9h:auto_generated                                                                                                                                                                                                                          ; add_sub_p9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_jkh:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_jkh:auto_generated                                                                                                                                                                                                                          ; add_sub_jkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_lkh:auto_generated|                                                                                       ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult25|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_lkh:auto_generated                                                                                                                                                                                                     ; add_sub_lkh                       ; work         ;
;       |lpm_mult:Mult26|                                                                                                                 ; 87 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult26                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 87 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult26|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 53 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult26|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult26|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_p9h:auto_generated|                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult26|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_p9h:auto_generated                                                                                                                                                                                                                          ; add_sub_p9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult26|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_jkh:auto_generated|                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult26|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_jkh:auto_generated                                                                                                                                                                                                                          ; add_sub_jkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult26|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult26|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_lkh:auto_generated|                                                                                       ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult26|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_lkh:auto_generated                                                                                                                                                                                                     ; add_sub_lkh                       ; work         ;
;       |lpm_mult:Mult27|                                                                                                                 ; 105 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult27                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 105 (50)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult27|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 55 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_o9h:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_o9h:auto_generated                                                                                                                                                                                                                          ; add_sub_o9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_ikh:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ikh:auto_generated                                                                                                                                                                                                                          ; add_sub_ikh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_mkh:auto_generated|                                                                                       ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult27|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_mkh:auto_generated                                                                                                                                                                                                     ; add_sub_mkh                       ; work         ;
;       |lpm_mult:Mult28|                                                                                                                 ; 110 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult28                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 110 (52)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult28|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 58 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_o9h:auto_generated|                                                                                          ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_o9h:auto_generated                                                                                                                                                                                                                          ; add_sub_o9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_ikh:auto_generated|                                                                                          ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ikh:auto_generated                                                                                                                                                                                                                          ; add_sub_ikh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_mkh:auto_generated|                                                                                       ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult28|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_mkh:auto_generated                                                                                                                                                                                                     ; add_sub_mkh                       ; work         ;
;       |lpm_mult:Mult29|                                                                                                                 ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult29                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 94 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult29|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult29|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult29|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_m9h:auto_generated|                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult29|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m9h:auto_generated                                                                                                                                                                                                                          ; add_sub_m9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult29|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_gkh:auto_generated|                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult29|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_gkh:auto_generated                                                                                                                                                                                                                          ; add_sub_gkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult29|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult29|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_bkh:auto_generated|                                                                                       ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult29|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bkh:auto_generated                                                                                                                                                                                                     ; add_sub_bkh                       ; work         ;
;       |lpm_mult:Mult2|                                                                                                                  ; 75 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 75 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                                                                           ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 40 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                           ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_k9h:auto_generated|                                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_k9h:auto_generated                                                                                                                                                                                                                           ; add_sub_k9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_ekh:auto_generated|                                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ekh:auto_generated                                                                                                                                                                                                                           ; add_sub_ekh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                      ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                 ; lpm_add_sub                       ; work         ;
;                      |add_sub_ikh:auto_generated|                                                                                       ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ikh:auto_generated                                                                                                                                                                                                      ; add_sub_ikh                       ; work         ;
;       |lpm_mult:Mult30|                                                                                                                 ; 68 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult30                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 68 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult30|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 37 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_k9h:auto_generated|                                                                                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_k9h:auto_generated                                                                                                                                                                                                                          ; add_sub_k9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_ekh:auto_generated|                                                                                          ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ekh:auto_generated                                                                                                                                                                                                                          ; add_sub_ekh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_ikh:auto_generated|                                                                                       ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult30|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ikh:auto_generated                                                                                                                                                                                                     ; add_sub_ikh                       ; work         ;
;       |lpm_mult:Mult31|                                                                                                                 ; 92 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult31                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 92 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult31|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_n9h:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                                          ; add_sub_n9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_hkh:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_hkh:auto_generated                                                                                                                                                                                                                          ; add_sub_hkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_ckh:auto_generated|                                                                                       ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult31|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ckh:auto_generated                                                                                                                                                                                                     ; add_sub_ckh                       ; work         ;
;       |lpm_mult:Mult32|                                                                                                                 ; 100 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult32                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 100 (48)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult32|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult32|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult32|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_n9h:auto_generated|                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult32|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                                          ; add_sub_n9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult32|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_hkh:auto_generated|                                                                                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult32|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_hkh:auto_generated                                                                                                                                                                                                                          ; add_sub_hkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult32|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult32|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_ckh:auto_generated|                                                                                       ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult32|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ckh:auto_generated                                                                                                                                                                                                     ; add_sub_ckh                       ; work         ;
;       |lpm_mult:Mult33|                                                                                                                 ; 116 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult33                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 116 (61)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult33|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 55 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_n9h:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                                          ; add_sub_n9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_hkh:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_hkh:auto_generated                                                                                                                                                                                                                          ; add_sub_hkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_ckh:auto_generated|                                                                                       ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ckh:auto_generated                                                                                                                                                                                                     ; add_sub_ckh                       ; work         ;
;       |lpm_mult:Mult34|                                                                                                                 ; 97 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult34                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 97 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult34|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult34|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult34|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_n9h:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult34|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                                          ; add_sub_n9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult34|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_hkh:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult34|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_hkh:auto_generated                                                                                                                                                                                                                          ; add_sub_hkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult34|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult34|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_ckh:auto_generated|                                                                                       ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult34|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ckh:auto_generated                                                                                                                                                                                                     ; add_sub_ckh                       ; work         ;
;       |lpm_mult:Mult35|                                                                                                                 ; 106 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult35                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 106 (51)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult35|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 55 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_n9h:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_n9h:auto_generated                                                                                                                                                                                                                          ; add_sub_n9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_hkh:auto_generated|                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_hkh:auto_generated                                                                                                                                                                                                                          ; add_sub_hkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_ckh:auto_generated|                                                                                       ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult35|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ckh:auto_generated                                                                                                                                                                                                     ; add_sub_ckh                       ; work         ;
;       |lpm_mult:Mult36|                                                                                                                 ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult36                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 83 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult36|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult36|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult36|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_m9h:auto_generated|                                                                                          ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult36|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m9h:auto_generated                                                                                                                                                                                                                          ; add_sub_m9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult36|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_gkh:auto_generated|                                                                                          ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult36|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_gkh:auto_generated                                                                                                                                                                                                                          ; add_sub_gkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult36|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult36|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_bkh:auto_generated|                                                                                       ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult36|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bkh:auto_generated                                                                                                                                                                                                     ; add_sub_bkh                       ; work         ;
;       |lpm_mult:Mult37|                                                                                                                 ; 74 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult37                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 74 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult37|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 40 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult37|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult37|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_l9h:auto_generated|                                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult37|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_l9h:auto_generated                                                                                                                                                                                                                          ; add_sub_l9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult37|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_fkh:auto_generated|                                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult37|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated                                                                                                                                                                                                                          ; add_sub_fkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult37|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult37|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_jkh:auto_generated|                                                                                       ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult37|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jkh:auto_generated                                                                                                                                                                                                     ; add_sub_jkh                       ; work         ;
;       |lpm_mult:Mult38|                                                                                                                 ; 54 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult38                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 54 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult38|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_g9h:auto_generated|                                                                                          ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated                                                                                                                                                                                                                          ; add_sub_g9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_akh:auto_generated|                                                                                          ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated                                                                                                                                                                                                                          ; add_sub_akh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_ekh:auto_generated|                                                                                       ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ekh:auto_generated                                                                                                                                                                                                     ; add_sub_ekh                       ; work         ;
;       |lpm_mult:Mult39|                                                                                                                 ; 86 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult39                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 86 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult39|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_k9h:auto_generated|                                                                                          ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_k9h:auto_generated                                                                                                                                                                                                                          ; add_sub_k9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_ekh:auto_generated|                                                                                          ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ekh:auto_generated                                                                                                                                                                                                                          ; add_sub_ekh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_ikh:auto_generated|                                                                                       ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ikh:auto_generated                                                                                                                                                                                                     ; add_sub_ikh                       ; work         ;
;       |lpm_mult:Mult3|                                                                                                                  ; 90 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 90 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                                                                                                                           ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                           ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_l9h:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_l9h:auto_generated                                                                                                                                                                                                                           ; add_sub_l9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_fkh:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated                                                                                                                                                                                                                           ; add_sub_fkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                      ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                 ; lpm_add_sub                       ; work         ;
;                      |add_sub_jkh:auto_generated|                                                                                       ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jkh:auto_generated                                                                                                                                                                                                      ; add_sub_jkh                       ; work         ;
;       |lpm_mult:Mult40|                                                                                                                 ; 86 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult40                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 86 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult40|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult40|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult40|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_l9h:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult40|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_l9h:auto_generated                                                                                                                                                                                                                          ; add_sub_l9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult40|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_fkh:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult40|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated                                                                                                                                                                                                                          ; add_sub_fkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult40|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult40|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_jkh:auto_generated|                                                                                       ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult40|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jkh:auto_generated                                                                                                                                                                                                     ; add_sub_jkh                       ; work         ;
;       |lpm_mult:Mult41|                                                                                                                 ; 93 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult41                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 93 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult41|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_l9h:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_l9h:auto_generated                                                                                                                                                                                                                          ; add_sub_l9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_fkh:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated                                                                                                                                                                                                                          ; add_sub_fkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_jkh:auto_generated|                                                                                       ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult41|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jkh:auto_generated                                                                                                                                                                                                     ; add_sub_jkh                       ; work         ;
;       |lpm_mult:Mult42|                                                                                                                 ; 90 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult42                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 90 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult42|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_l9h:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_l9h:auto_generated                                                                                                                                                                                                                          ; add_sub_l9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_fkh:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated                                                                                                                                                                                                                          ; add_sub_fkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_jkh:auto_generated|                                                                                       ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult42|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jkh:auto_generated                                                                                                                                                                                                     ; add_sub_jkh                       ; work         ;
;       |lpm_mult:Mult43|                                                                                                                 ; 75 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult43                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 75 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult43|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 40 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult43|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult43|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_k9h:auto_generated|                                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult43|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_k9h:auto_generated                                                                                                                                                                                                                          ; add_sub_k9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult43|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_ekh:auto_generated|                                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult43|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ekh:auto_generated                                                                                                                                                                                                                          ; add_sub_ekh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult43|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult43|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_ikh:auto_generated|                                                                                       ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult43|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ikh:auto_generated                                                                                                                                                                                                     ; add_sub_ikh                       ; work         ;
;       |lpm_mult:Mult44|                                                                                                                 ; 77 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult44                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 77 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult44|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_j9h:auto_generated|                                                                                          ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_j9h:auto_generated                                                                                                                                                                                                                          ; add_sub_j9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_dkh:auto_generated|                                                                                          ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_dkh:auto_generated                                                                                                                                                                                                                          ; add_sub_dkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_hkh:auto_generated|                                                                                       ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_hkh:auto_generated                                                                                                                                                                                                     ; add_sub_hkh                       ; work         ;
;       |lpm_mult:Mult45|                                                                                                                 ; 63 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult45                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 63 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult45|multcore:mult_core                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 40 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_j9h:auto_generated|                                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_j9h:auto_generated                                                                                                                                                                                                                          ; add_sub_j9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                   |add_sub_dkh:auto_generated|                                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_dkh:auto_generated                                                                                                                                                                                                                          ; add_sub_dkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_hkh:auto_generated|                                                                                       ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult45|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_hkh:auto_generated                                                                                                                                                                                                     ; add_sub_hkh                       ; work         ;
;       |lpm_mult:Mult4|                                                                                                                  ; 93 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult4                                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 93 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult4|multcore:mult_core                                                                                                                                                                                                                                                                                           ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                           ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_l9h:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_l9h:auto_generated                                                                                                                                                                                                                           ; add_sub_l9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_fkh:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated                                                                                                                                                                                                                           ; add_sub_fkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                      ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                 ; lpm_add_sub                       ; work         ;
;                      |add_sub_jkh:auto_generated|                                                                                       ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jkh:auto_generated                                                                                                                                                                                                      ; add_sub_jkh                       ; work         ;
;       |lpm_mult:Mult5|                                                                                                                  ; 86 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult5                                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 86 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                                                                                                                                           ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                           ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_l9h:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_l9h:auto_generated                                                                                                                                                                                                                           ; add_sub_l9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_fkh:auto_generated|                                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated                                                                                                                                                                                                                           ; add_sub_fkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                      ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                 ; lpm_add_sub                       ; work         ;
;                      |add_sub_jkh:auto_generated|                                                                                       ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jkh:auto_generated                                                                                                                                                                                                      ; add_sub_jkh                       ; work         ;
;       |lpm_mult:Mult6|                                                                                                                  ; 86 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult6                                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 86 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult6|multcore:mult_core                                                                                                                                                                                                                                                                                           ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                           ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_k9h:auto_generated|                                                                                          ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_k9h:auto_generated                                                                                                                                                                                                                           ; add_sub_k9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_ekh:auto_generated|                                                                                          ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ekh:auto_generated                                                                                                                                                                                                                           ; add_sub_ekh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                      ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                 ; lpm_add_sub                       ; work         ;
;                      |add_sub_ikh:auto_generated|                                                                                       ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ikh:auto_generated                                                                                                                                                                                                      ; add_sub_ikh                       ; work         ;
;       |lpm_mult:Mult7|                                                                                                                  ; 54 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult7                                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 54 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult7|multcore:mult_core                                                                                                                                                                                                                                                                                           ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                           ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_g9h:auto_generated|                                                                                          ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_g9h:auto_generated                                                                                                                                                                                                                           ; add_sub_g9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_akh:auto_generated|                                                                                          ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_akh:auto_generated                                                                                                                                                                                                                           ; add_sub_akh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                      ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                 ; lpm_add_sub                       ; work         ;
;                      |add_sub_ekh:auto_generated|                                                                                       ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ekh:auto_generated                                                                                                                                                                                                      ; add_sub_ekh                       ; work         ;
;       |lpm_mult:Mult8|                                                                                                                  ; 74 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult8                                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 74 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult8|multcore:mult_core                                                                                                                                                                                                                                                                                           ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 40 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                           ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_l9h:auto_generated|                                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_l9h:auto_generated                                                                                                                                                                                                                           ; add_sub_l9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_fkh:auto_generated|                                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_fkh:auto_generated                                                                                                                                                                                                                           ; add_sub_fkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                      ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                 ; lpm_add_sub                       ; work         ;
;                      |add_sub_jkh:auto_generated|                                                                                       ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_jkh:auto_generated                                                                                                                                                                                                      ; add_sub_jkh                       ; work         ;
;       |lpm_mult:Mult9|                                                                                                                  ; 83 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult9                                                                                                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 83 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult9|multcore:mult_core                                                                                                                                                                                                                                                                                           ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                           ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_m9h:auto_generated|                                                                                          ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_m9h:auto_generated                                                                                                                                                                                                                           ; add_sub_m9h                       ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                   |add_sub_gkh:auto_generated|                                                                                          ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_gkh:auto_generated                                                                                                                                                                                                                           ; add_sub_gkh                       ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                      ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                 ; lpm_add_sub                       ; work         ;
;                      |add_sub_bkh:auto_generated|                                                                                       ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|lowpass:inst13|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bkh:auto_generated                                                                                                                                                                                                      ; add_sub_bkh                       ; work         ;
;    |pll1:inst2|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|pll1:inst2                                                                                                                                                                                                                                                                                                                                 ; pll1                              ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|pll1:inst2|altpll:altpll_component                                                                                                                                                                                                                                                                                                         ; altpll                            ; work         ;
;          |pll1_altpll1:auto_generated|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|pll1:inst2|altpll:altpll_component|pll1_altpll1:auto_generated                                                                                                                                                                                                                                                                             ; pll1_altpll1                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 129 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 128 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 128 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 128 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 127 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 127 (88)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 615 (2)             ; 1205 (133)                ; 1081344     ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 613 (0)             ; 1072 (0)                  ; 1081344     ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 613 (88)            ; 1072 (352)                ; 1081344     ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 31 (0)              ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_1tc:auto_generated|                                                                                              ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_1tc:auto_generated                                                                                                                              ; mux_1tc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2 (0)               ; 1 (0)                     ; 1081344     ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_7f24:auto_generated|                                                                                         ; 2 (0)               ; 1 (1)                     ; 1081344     ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7f24:auto_generated                                                                                                                                                 ; altsyncram_7f24                   ; work         ;
;                   |decode_jsa:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7f24:auto_generated|decode_jsa:decode2                                                                                                                              ; decode_jsa                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 104 (104)           ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 160 (3)             ; 349 (2)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 132 (0)             ; 330 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 198 (198)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 132 (0)             ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 23 (23)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                  ; sld_mbpmg                         ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                            ; sld_sbpmg                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 167 (10)            ; 151 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_6hi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_6hi:auto_generated                                                             ; cntr_6hi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_bbj:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated                                                                                      ; cntr_bbj                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_kgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_kgi:auto_generated                                                                            ; cntr_kgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 29 (29)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 66 (66)             ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 29 (29)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |to_signed:inst6|                                                                                                                    ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dsp|to_signed:inst6                                                                                                                                                                                                                                                                                                                            ; to_signed                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512     ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7f24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 66           ; 16384        ; 66           ; 1081344 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dsp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dsp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dsp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dsp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dsp|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |dsp|fifo2:inst                                                                                                                                                                                                                                                          ; fifo2.v         ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |dsp|fifo_out:inst1                                                                                                                                                                                                                                                      ; fifo_out.v      ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |dsp|pll1:inst2                                                                                                                                                                                                                                                          ; pll1.v          ;
; Altera ; LPM_COUNTER  ; 20.1    ; N/A          ; N/A          ; |dsp|cnt:inst4                                                                                                                                                                                                                                                           ; cnt.v           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |dsp|I2C_AV_Config:inst3|mSetup_ST                ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[5] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[5] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe15|dffe17a[4] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe15|dffe17a[5] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe15|dffe17a[2] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe15|dffe17a[3] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe15|dffe17a[0] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe15|dffe17a[1] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe15|dffe16a[4] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe15|dffe16a[5] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe15|dffe16a[2] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe15|dffe16a[3] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe15|dffe16a[0] ; yes                                                              ; yes                                        ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe15|dffe16a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 24                                                                                 ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+
; Register name                                                                                                                    ; Reason for Removal                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+
; to_unsigned:inst16|re                                                                                                            ; Stuck at VCC due to stuck port data_in                  ;
; to_unsigned:inst16|o_data[0..15]                                                                                                 ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|delayed_wrptr_g[0..7]                                          ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|rdptr_g[0..7]                                                  ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|wrptr_g[0..7]                                                  ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe15|dffe16a[0..7] ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe15|dffe17a[0..7] ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe12|dffe13a[0..7] ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe12|dffe14a[0..7] ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                         ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1                         ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2                         ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3                         ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4                         ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5                         ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6                         ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7                         ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity9                            ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity10a[0,1]                 ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                         ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                         ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                         ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                         ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                         ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                         ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                         ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                         ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                            ; Lost fanout                                             ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0,1]                  ; Lost fanout                                             ;
; cnt:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqh:auto_generated|counter_reg_bit[13..29]                                      ; Lost fanout                                             ;
; I2C_AV_Config:inst3|mI2C_DATA[22,23]                                                                                             ; Stuck at GND due to stuck port data_in                  ;
; I2C_AV_Config:inst3|mI2C_DATA[20,21]                                                                                             ; Stuck at VCC due to stuck port data_in                  ;
; I2C_AV_Config:inst3|mI2C_DATA[19]                                                                                                ; Stuck at GND due to stuck port data_in                  ;
; I2C_AV_Config:inst3|mI2C_DATA[18]                                                                                                ; Stuck at VCC due to stuck port data_in                  ;
; I2C_AV_Config:inst3|mI2C_DATA[4,8,13..17]                                                                                        ; Stuck at GND due to stuck port data_in                  ;
; I2C_AV_Config:inst3|I2C_Controller:u0|SD[22,23]                                                                                  ; Stuck at GND due to stuck port data_in                  ;
; I2C_AV_Config:inst3|I2C_Controller:u0|SD[20,21]                                                                                  ; Stuck at VCC due to stuck port data_in                  ;
; I2C_AV_Config:inst3|I2C_Controller:u0|SD[19]                                                                                     ; Stuck at GND due to stuck port data_in                  ;
; I2C_AV_Config:inst3|I2C_Controller:u0|SD[18]                                                                                     ; Stuck at VCC due to stuck port data_in                  ;
; I2C_AV_Config:inst3|I2C_Controller:u0|SD[4,8,13..17]                                                                             ; Stuck at GND due to stuck port data_in                  ;
; I2C_AV_Config:inst3|I2C_Controller:u0|SD[7]                                                                                      ; Merged with I2C_AV_Config:inst3|I2C_Controller:u0|SD[6] ;
; I2C_AV_Config:inst3|I2C_Controller:u0|SD[5]                                                                                      ; Merged with I2C_AV_Config:inst3|I2C_Controller:u0|SD[3] ;
; I2C_AV_Config:inst3|mI2C_DATA[7]                                                                                                 ; Merged with I2C_AV_Config:inst3|mI2C_DATA[6]            ;
; I2C_AV_Config:inst3|mI2C_DATA[5]                                                                                                 ; Merged with I2C_AV_Config:inst3|mI2C_DATA[3]            ;
; I2C_AV_Config:inst3|mSetup_ST~9                                                                                                  ; Lost fanout                                             ;
; I2C_AV_Config:inst3|mSetup_ST~10                                                                                                 ; Lost fanout                                             ;
; codec_fifo:inst5|BCK_DIV[3]                                                                                                      ; Stuck at GND due to stuck port data_in                  ;
; Total Number of Removed Registers = 145                                                                                          ;                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                         ;
+--------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; to_unsigned:inst16|re                                                                ; Stuck at VCC              ; to_unsigned:inst16|o_data[0], to_unsigned:inst16|o_data[1],                                                                    ;
;                                                                                      ; due to stuck port data_in ; to_unsigned:inst16|o_data[2], to_unsigned:inst16|o_data[3],                                                                    ;
;                                                                                      ;                           ; to_unsigned:inst16|o_data[4], to_unsigned:inst16|o_data[5],                                                                    ;
;                                                                                      ;                           ; to_unsigned:inst16|o_data[6], to_unsigned:inst16|o_data[7],                                                                    ;
;                                                                                      ;                           ; to_unsigned:inst16|o_data[8], to_unsigned:inst16|o_data[9],                                                                    ;
;                                                                                      ;                           ; to_unsigned:inst16|o_data[10], to_unsigned:inst16|o_data[11],                                                                  ;
;                                                                                      ;                           ; to_unsigned:inst16|o_data[12], to_unsigned:inst16|o_data[13],                                                                  ;
;                                                                                      ;                           ; to_unsigned:inst16|o_data[14], to_unsigned:inst16|o_data[15],                                                                  ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe15|dffe17a[6], ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a1,                      ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a2,                      ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a3,                      ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a4,                      ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a5,                      ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a6,                      ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a7,                      ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|parity9,                         ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity10a[1],                ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|sub_parity10a[0]                 ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|rdptr_g[7]         ; Lost Fanouts              ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|rdptr_g[6],                                                  ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|rdptr_g[5],                                                  ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|rdptr_g[4],                                                  ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|rdptr_g[3],                                                  ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|rdptr_g[2],                                                  ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|rdptr_g[1],                                                  ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|rdptr_g[0],                                                  ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe12|dffe14a[7], ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe12|dffe14a[6], ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe12|dffe14a[5], ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe12|dffe14a[4], ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe12|dffe14a[3], ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe12|dffe14a[2], ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe12|dffe14a[1], ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe12|dffe14a[0], ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0,                      ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1,                      ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2,                      ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3,                      ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4,                      ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5,                      ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6,                      ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                       ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|delayed_wrptr_g[7] ; Lost Fanouts              ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|wrptr_g[7],                                                  ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe15|dffe17a[7], ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe15|dffe17a[5], ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe15|dffe17a[4], ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe15|dffe17a[3], ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe15|dffe17a[2], ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe15|dffe17a[1], ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe15|dffe17a[0]  ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|delayed_wrptr_g[0] ; Lost Fanouts              ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|wrptr_g[0],                                                  ;
;                                                                                      ;                           ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter8a0                       ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|delayed_wrptr_g[6] ; Lost Fanouts              ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|wrptr_g[6]                                                   ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|delayed_wrptr_g[5] ; Lost Fanouts              ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|wrptr_g[5]                                                   ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|delayed_wrptr_g[4] ; Lost Fanouts              ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|wrptr_g[4]                                                   ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|delayed_wrptr_g[3] ; Lost Fanouts              ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|wrptr_g[3]                                                   ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|delayed_wrptr_g[2] ; Lost Fanouts              ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|wrptr_g[2]                                                   ;
; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|delayed_wrptr_g[1] ; Lost Fanouts              ; fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|wrptr_g[1]                                                   ;
; I2C_AV_Config:inst3|mI2C_DATA[23]                                                    ; Stuck at GND              ; I2C_AV_Config:inst3|I2C_Controller:u0|SD[23]                                                                                   ;
;                                                                                      ; due to stuck port data_in ;                                                                                                                                ;
; I2C_AV_Config:inst3|mI2C_DATA[22]                                                    ; Stuck at GND              ; I2C_AV_Config:inst3|I2C_Controller:u0|SD[22]                                                                                   ;
;                                                                                      ; due to stuck port data_in ;                                                                                                                                ;
; I2C_AV_Config:inst3|mI2C_DATA[21]                                                    ; Stuck at VCC              ; I2C_AV_Config:inst3|I2C_Controller:u0|SD[21]                                                                                   ;
;                                                                                      ; due to stuck port data_in ;                                                                                                                                ;
; I2C_AV_Config:inst3|mI2C_DATA[20]                                                    ; Stuck at VCC              ; I2C_AV_Config:inst3|I2C_Controller:u0|SD[20]                                                                                   ;
;                                                                                      ; due to stuck port data_in ;                                                                                                                                ;
; I2C_AV_Config:inst3|mI2C_DATA[19]                                                    ; Stuck at GND              ; I2C_AV_Config:inst3|I2C_Controller:u0|SD[19]                                                                                   ;
;                                                                                      ; due to stuck port data_in ;                                                                                                                                ;
; I2C_AV_Config:inst3|mI2C_DATA[18]                                                    ; Stuck at VCC              ; I2C_AV_Config:inst3|I2C_Controller:u0|SD[18]                                                                                   ;
;                                                                                      ; due to stuck port data_in ;                                                                                                                                ;
; I2C_AV_Config:inst3|mI2C_DATA[17]                                                    ; Stuck at GND              ; I2C_AV_Config:inst3|I2C_Controller:u0|SD[17]                                                                                   ;
;                                                                                      ; due to stuck port data_in ;                                                                                                                                ;
; I2C_AV_Config:inst3|mI2C_DATA[16]                                                    ; Stuck at GND              ; I2C_AV_Config:inst3|I2C_Controller:u0|SD[16]                                                                                   ;
;                                                                                      ; due to stuck port data_in ;                                                                                                                                ;
; I2C_AV_Config:inst3|mI2C_DATA[15]                                                    ; Stuck at GND              ; I2C_AV_Config:inst3|I2C_Controller:u0|SD[15]                                                                                   ;
;                                                                                      ; due to stuck port data_in ;                                                                                                                                ;
; I2C_AV_Config:inst3|mI2C_DATA[14]                                                    ; Stuck at GND              ; I2C_AV_Config:inst3|I2C_Controller:u0|SD[14]                                                                                   ;
;                                                                                      ; due to stuck port data_in ;                                                                                                                                ;
; I2C_AV_Config:inst3|mI2C_DATA[13]                                                    ; Stuck at GND              ; I2C_AV_Config:inst3|I2C_Controller:u0|SD[13]                                                                                   ;
;                                                                                      ; due to stuck port data_in ;                                                                                                                                ;
; I2C_AV_Config:inst3|mI2C_DATA[8]                                                     ; Stuck at GND              ; I2C_AV_Config:inst3|I2C_Controller:u0|SD[8]                                                                                    ;
;                                                                                      ; due to stuck port data_in ;                                                                                                                                ;
; I2C_AV_Config:inst3|mI2C_DATA[4]                                                     ; Stuck at GND              ; I2C_AV_Config:inst3|I2C_Controller:u0|SD[4]                                                                                    ;
;                                                                                      ; due to stuck port data_in ;                                                                                                                                ;
+--------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2320  ;
; Number of registers using Synchronous Clear  ; 81    ;
; Number of registers using Synchronous Load   ; 144   ;
; Number of registers using Asynchronous Clear ; 558   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 666   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_AV_Config:inst3|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                                             ; 13      ;
; I2C_AV_Config:inst3|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                                             ; 18      ;
; I2C_AV_Config:inst3|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                                             ; 15      ;
; I2C_AV_Config:inst3|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                                             ; 14      ;
; I2C_AV_Config:inst3|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                                             ; 17      ;
; I2C_AV_Config:inst3|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                                             ; 10      ;
; I2C_AV_Config:inst3|I2C_Controller:u0|SCLK                                                                                                                                                                                                                                                                                      ; 3       ;
; UART:inst7|UART_TX:uart_tx|txReg[0]                                                                                                                                                                                                                                                                                             ; 2       ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|a_graycounter_on6:rdptr_g1p|counter5a0                                                                                                                                                                                                                            ; 9       ;
; I2C_AV_Config:inst3|I2C_Controller:u0|END                                                                                                                                                                                                                                                                                       ; 5       ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|a_graycounter_on6:rdptr_g1p|parity6                                                                                                                                                                                                                               ; 6       ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|a_graycounter_k5c:wrptr_g1p|counter8a0                                                                                                                                                                                                                            ; 6       ;
; I2C_AV_Config:inst3|I2C_Controller:u0|SDO                                                                                                                                                                                                                                                                                       ; 4       ;
; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|a_graycounter_k5c:wrptr_g1p|parity9                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 31                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |dsp|UART:inst7|UART_TX:uart_tx|txClkCounter[0]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |dsp|UART:inst7|UART_TX:uart_tx|txReg[5]                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |dsp|I2C_AV_Config:inst3|I2C_Controller:u0|SD_COUNTER[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for fifo_out:inst1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------+
; Assignment                      ; Value ; From ; To           ;
+---------------------------------+-------+------+--------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -            ;
+---------------------------------+-------+------+--------------+


+------------------------------------------------------------------------------------------+
; Source assignments for fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------+
; Assignment                            ; Value ; From ; To                                ;
+---------------------------------------+-------+------+-----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                 ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                           ;
+---------------------------------------+-------+------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_j9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_k9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for fifo2:inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------+
; Assignment                      ; Value ; From ; To       ;
+---------------------------------+-------+------+----------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -        ;
+---------------------------------+-------+------+----------+


+--------------------------------------------------------------------------------------+
; Source assignments for fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------+
; Assignment                            ; Value ; From ; To                            ;
+---------------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                       ;
+---------------------------------------+-------+------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|a_graycounter_on6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|a_graycounter_k5c:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe15 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnt:inst4|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+--------------------------------------------------+
; Parameter Name         ; Value        ; Type                                             ;
+------------------------+--------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                   ;
; LPM_WIDTH              ; 30           ; Signed Integer                                   ;
; LPM_DIRECTION          ; UP           ; Untyped                                          ;
; LPM_MODULUS            ; 0            ; Untyped                                          ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                          ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                          ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                          ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                               ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                               ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                          ;
; LABWIDE_SCLR           ; ON           ; Untyped                                          ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                          ;
; CBXI_PARAMETER         ; cntr_pqh     ; Untyped                                          ;
+------------------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:inst3 ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; CLK_Freq       ; 25000000 ; Signed Integer                       ;
; I2C_Freq       ; 20000    ; Signed Integer                       ;
; LUT_SIZE       ; 12       ; Signed Integer                       ;
; Dummy_DATA     ; 0        ; Signed Integer                       ;
; SET_LIN_L      ; 1        ; Signed Integer                       ;
; SET_LIN_R      ; 2        ; Signed Integer                       ;
; SET_HEAD_L     ; 3        ; Signed Integer                       ;
; SET_HEAD_R     ; 4        ; Signed Integer                       ;
; A_PATH_CTRL    ; 5        ; Signed Integer                       ;
; D_PATH_CTRL    ; 6        ; Signed Integer                       ;
; POWER_ON       ; 7        ; Signed Integer                       ;
; SET_FORMAT     ; 8        ; Signed Integer                       ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                       ;
; SET_ACTIVE     ; 10       ; Signed Integer                       ;
; SET_VIDEO      ; 11       ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: codec_fifo:inst5 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; REF_CLK        ; 18432000 ; Signed Integer                    ;
; SAMPLE_RATE    ; 48000    ; Signed Integer                    ;
; DATA_WIDTH     ; 16       ; Signed Integer                    ;
; CHANNEL_NUM    ; 2        ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_out:inst1|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------+
; Parameter Name          ; Value        ; Type                                       ;
+-------------------------+--------------+--------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                    ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTH               ; 16           ; Signed Integer                             ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                             ;
; LPM_WIDTHU              ; 7            ; Signed Integer                             ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                    ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                    ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                    ;
; USE_EAB                 ; ON           ; Untyped                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                    ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                    ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                    ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                             ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                    ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                    ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                    ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                    ;
; CBXI_PARAMETER          ; dcfifo_d4h1  ; Untyped                                    ;
+-------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lowpass:inst13 ;
+----------------+------------------+-------------------------+
; Parameter Name ; Value            ; Type                    ;
+----------------+------------------+-------------------------+
; coeff1         ; 0000000010010010 ; Signed Binary           ;
; coeff2         ; 0000000011111001 ; Signed Binary           ;
; coeff3         ; 0000000110010100 ; Signed Binary           ;
; coeff4         ; 0000001000101001 ; Signed Binary           ;
; coeff5         ; 0000001010000111 ; Signed Binary           ;
; coeff6         ; 0000001001110001 ; Signed Binary           ;
; coeff7         ; 0000000110101110 ; Signed Binary           ;
; coeff8         ; 0000000000011010 ; Signed Binary           ;
; coeff9         ; 1111110110111000 ; Signed Binary           ;
; coeff10        ; 1111101011000010 ; Signed Binary           ;
; coeff11        ; 1111011110101001 ; Signed Binary           ;
; coeff12        ; 1111010100010100 ; Signed Binary           ;
; coeff13        ; 1111001111000111 ; Signed Binary           ;
; coeff14        ; 1111010010000110 ; Signed Binary           ;
; coeff15        ; 1111011111101100 ; Signed Binary           ;
; coeff16        ; 1111111001001000 ; Signed Binary           ;
; coeff17        ; 0000011101111111 ; Signed Binary           ;
; coeff18        ; 0001001011111111 ; Signed Binary           ;
; coeff19        ; 0001111111000110 ; Signed Binary           ;
; coeff20        ; 0010110010000100 ; Signed Binary           ;
; coeff21        ; 0011011111000100 ; Signed Binary           ;
; coeff22        ; 0100000000101010 ; Signed Binary           ;
; coeff23        ; 0100010010100111 ; Signed Binary           ;
; coeff24        ; 0100010010100111 ; Signed Binary           ;
; coeff25        ; 0100000000101010 ; Signed Binary           ;
; coeff26        ; 0011011111000100 ; Signed Binary           ;
; coeff27        ; 0010110010000100 ; Signed Binary           ;
; coeff28        ; 0001111111000110 ; Signed Binary           ;
; coeff29        ; 0001001011111111 ; Signed Binary           ;
; coeff30        ; 0000011101111111 ; Signed Binary           ;
; coeff31        ; 1111111001001000 ; Signed Binary           ;
; coeff32        ; 1111011111101100 ; Signed Binary           ;
; coeff33        ; 1111010010000110 ; Signed Binary           ;
; coeff34        ; 1111001111000111 ; Signed Binary           ;
; coeff35        ; 1111010100010100 ; Signed Binary           ;
; coeff36        ; 1111011110101001 ; Signed Binary           ;
; coeff37        ; 1111101011000010 ; Signed Binary           ;
; coeff38        ; 1111110110111000 ; Signed Binary           ;
; coeff39        ; 0000000000011010 ; Signed Binary           ;
; coeff40        ; 0000000110101110 ; Signed Binary           ;
; coeff41        ; 0000001001110001 ; Signed Binary           ;
; coeff42        ; 0000001010000111 ; Signed Binary           ;
; coeff43        ; 0000001000101001 ; Signed Binary           ;
; coeff44        ; 0000000110010100 ; Signed Binary           ;
; coeff45        ; 0000000011111001 ; Signed Binary           ;
; coeff46        ; 0000000010010010 ; Signed Binary           ;
+----------------+------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------+
; Parameter Name          ; Value        ; Type                                   ;
+-------------------------+--------------+----------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTH               ; 16           ; Signed Integer                         ;
; LPM_NUMWORDS            ; 32           ; Signed Integer                         ;
; LPM_WIDTHU              ; 5            ; Signed Integer                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                ;
; USE_EAB                 ; ON           ; Untyped                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                ;
; CBXI_PARAMETER          ; dcfifo_r8g1  ; Untyped                                ;
+-------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:inst2|altpll:altpll_component ;
+-------------------------------+------------------------+------------------------+
; Parameter Name                ; Value                  ; Type                   ;
+-------------------------------+------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                ;
; PLL_TYPE                      ; AUTO                   ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 40000                  ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                ;
; LOCK_HIGH                     ; 1                      ; Untyped                ;
; LOCK_LOW                      ; 1                      ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                ;
; SKIP_VCO                      ; OFF                    ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                ;
; BANDWIDTH                     ; 0                      ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                ;
; DOWN_SPREAD                   ; 0                      ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 92                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK0_DIVIDE_BY                ; 125                    ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                ;
; DPA_DIVIDER                   ; 0                      ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                ;
; VCO_MIN                       ; 0                      ; Untyped                ;
; VCO_MAX                       ; 0                      ; Untyped                ;
; VCO_CENTER                    ; 0                      ; Untyped                ;
; PFD_MIN                       ; 0                      ; Untyped                ;
; PFD_MAX                       ; 0                      ; Untyped                ;
; M_INITIAL                     ; 0                      ; Untyped                ;
; M                             ; 0                      ; Untyped                ;
; N                             ; 1                      ; Untyped                ;
; M2                            ; 1                      ; Untyped                ;
; N2                            ; 1                      ; Untyped                ;
; SS                            ; 1                      ; Untyped                ;
; C0_HIGH                       ; 0                      ; Untyped                ;
; C1_HIGH                       ; 0                      ; Untyped                ;
; C2_HIGH                       ; 0                      ; Untyped                ;
; C3_HIGH                       ; 0                      ; Untyped                ;
; C4_HIGH                       ; 0                      ; Untyped                ;
; C5_HIGH                       ; 0                      ; Untyped                ;
; C6_HIGH                       ; 0                      ; Untyped                ;
; C7_HIGH                       ; 0                      ; Untyped                ;
; C8_HIGH                       ; 0                      ; Untyped                ;
; C9_HIGH                       ; 0                      ; Untyped                ;
; C0_LOW                        ; 0                      ; Untyped                ;
; C1_LOW                        ; 0                      ; Untyped                ;
; C2_LOW                        ; 0                      ; Untyped                ;
; C3_LOW                        ; 0                      ; Untyped                ;
; C4_LOW                        ; 0                      ; Untyped                ;
; C5_LOW                        ; 0                      ; Untyped                ;
; C6_LOW                        ; 0                      ; Untyped                ;
; C7_LOW                        ; 0                      ; Untyped                ;
; C8_LOW                        ; 0                      ; Untyped                ;
; C9_LOW                        ; 0                      ; Untyped                ;
; C0_INITIAL                    ; 0                      ; Untyped                ;
; C1_INITIAL                    ; 0                      ; Untyped                ;
; C2_INITIAL                    ; 0                      ; Untyped                ;
; C3_INITIAL                    ; 0                      ; Untyped                ;
; C4_INITIAL                    ; 0                      ; Untyped                ;
; C5_INITIAL                    ; 0                      ; Untyped                ;
; C6_INITIAL                    ; 0                      ; Untyped                ;
; C7_INITIAL                    ; 0                      ; Untyped                ;
; C8_INITIAL                    ; 0                      ; Untyped                ;
; C9_INITIAL                    ; 0                      ; Untyped                ;
; C0_MODE                       ; BYPASS                 ; Untyped                ;
; C1_MODE                       ; BYPASS                 ; Untyped                ;
; C2_MODE                       ; BYPASS                 ; Untyped                ;
; C3_MODE                       ; BYPASS                 ; Untyped                ;
; C4_MODE                       ; BYPASS                 ; Untyped                ;
; C5_MODE                       ; BYPASS                 ; Untyped                ;
; C6_MODE                       ; BYPASS                 ; Untyped                ;
; C7_MODE                       ; BYPASS                 ; Untyped                ;
; C8_MODE                       ; BYPASS                 ; Untyped                ;
; C9_MODE                       ; BYPASS                 ; Untyped                ;
; C0_PH                         ; 0                      ; Untyped                ;
; C1_PH                         ; 0                      ; Untyped                ;
; C2_PH                         ; 0                      ; Untyped                ;
; C3_PH                         ; 0                      ; Untyped                ;
; C4_PH                         ; 0                      ; Untyped                ;
; C5_PH                         ; 0                      ; Untyped                ;
; C6_PH                         ; 0                      ; Untyped                ;
; C7_PH                         ; 0                      ; Untyped                ;
; C8_PH                         ; 0                      ; Untyped                ;
; C9_PH                         ; 0                      ; Untyped                ;
; L0_HIGH                       ; 1                      ; Untyped                ;
; L1_HIGH                       ; 1                      ; Untyped                ;
; G0_HIGH                       ; 1                      ; Untyped                ;
; G1_HIGH                       ; 1                      ; Untyped                ;
; G2_HIGH                       ; 1                      ; Untyped                ;
; G3_HIGH                       ; 1                      ; Untyped                ;
; E0_HIGH                       ; 1                      ; Untyped                ;
; E1_HIGH                       ; 1                      ; Untyped                ;
; E2_HIGH                       ; 1                      ; Untyped                ;
; E3_HIGH                       ; 1                      ; Untyped                ;
; L0_LOW                        ; 1                      ; Untyped                ;
; L1_LOW                        ; 1                      ; Untyped                ;
; G0_LOW                        ; 1                      ; Untyped                ;
; G1_LOW                        ; 1                      ; Untyped                ;
; G2_LOW                        ; 1                      ; Untyped                ;
; G3_LOW                        ; 1                      ; Untyped                ;
; E0_LOW                        ; 1                      ; Untyped                ;
; E1_LOW                        ; 1                      ; Untyped                ;
; E2_LOW                        ; 1                      ; Untyped                ;
; E3_LOW                        ; 1                      ; Untyped                ;
; L0_INITIAL                    ; 1                      ; Untyped                ;
; L1_INITIAL                    ; 1                      ; Untyped                ;
; G0_INITIAL                    ; 1                      ; Untyped                ;
; G1_INITIAL                    ; 1                      ; Untyped                ;
; G2_INITIAL                    ; 1                      ; Untyped                ;
; G3_INITIAL                    ; 1                      ; Untyped                ;
; E0_INITIAL                    ; 1                      ; Untyped                ;
; E1_INITIAL                    ; 1                      ; Untyped                ;
; E2_INITIAL                    ; 1                      ; Untyped                ;
; E3_INITIAL                    ; 1                      ; Untyped                ;
; L0_MODE                       ; BYPASS                 ; Untyped                ;
; L1_MODE                       ; BYPASS                 ; Untyped                ;
; G0_MODE                       ; BYPASS                 ; Untyped                ;
; G1_MODE                       ; BYPASS                 ; Untyped                ;
; G2_MODE                       ; BYPASS                 ; Untyped                ;
; G3_MODE                       ; BYPASS                 ; Untyped                ;
; E0_MODE                       ; BYPASS                 ; Untyped                ;
; E1_MODE                       ; BYPASS                 ; Untyped                ;
; E2_MODE                       ; BYPASS                 ; Untyped                ;
; E3_MODE                       ; BYPASS                 ; Untyped                ;
; L0_PH                         ; 0                      ; Untyped                ;
; L1_PH                         ; 0                      ; Untyped                ;
; G0_PH                         ; 0                      ; Untyped                ;
; G1_PH                         ; 0                      ; Untyped                ;
; G2_PH                         ; 0                      ; Untyped                ;
; G3_PH                         ; 0                      ; Untyped                ;
; E0_PH                         ; 0                      ; Untyped                ;
; E1_PH                         ; 0                      ; Untyped                ;
; E2_PH                         ; 0                      ; Untyped                ;
; E3_PH                         ; 0                      ; Untyped                ;
; M_PH                          ; 0                      ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                ;
; CLK0_COUNTER                  ; G0                     ; Untyped                ;
; CLK1_COUNTER                  ; G0                     ; Untyped                ;
; CLK2_COUNTER                  ; G0                     ; Untyped                ;
; CLK3_COUNTER                  ; G0                     ; Untyped                ;
; CLK4_COUNTER                  ; G0                     ; Untyped                ;
; CLK5_COUNTER                  ; G0                     ; Untyped                ;
; CLK6_COUNTER                  ; E0                     ; Untyped                ;
; CLK7_COUNTER                  ; E1                     ; Untyped                ;
; CLK8_COUNTER                  ; E2                     ; Untyped                ;
; CLK9_COUNTER                  ; E3                     ; Untyped                ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                ;
; M_TIME_DELAY                  ; 0                      ; Untyped                ;
; N_TIME_DELAY                  ; 0                      ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                ;
; VCO_POST_SCALE                ; 0                      ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                ;
; CBXI_PARAMETER                ; pll1_altpll1           ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE         ;
+-------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst7 ;
+-----------------+----------+----------------------------+
; Parameter Name  ; Value    ; Type                       ;
+-----------------+----------+----------------------------+
; CLOCK_FREQUENCY ; 25000000 ; Signed Integer             ;
; BAUD_RATE       ; 921600   ; Signed Integer             ;
+-----------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst7|UART_TX:uart_tx ;
+-----------------+----------+--------------------------------------------+
; Parameter Name  ; Value    ; Type                                       ;
+-----------------+----------+--------------------------------------------+
; CLOCK_FREQUENCY ; 25000000 ; Signed Integer                             ;
; BAUD_RATE       ; 921600   ; Signed Integer                             ;
+-----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:inst7|UART_RX:uart_rx ;
+-----------------+----------+--------------------------------------------+
; Parameter Name  ; Value    ; Type                                       ;
+-----------------+----------+--------------------------------------------+
; CLOCK_FREQUENCY ; 25000000 ; Signed Integer                             ;
; BAUD_RATE       ; 921600   ; Signed Integer                             ;
+-----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                       ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 66                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 66                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 16384                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 16384                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 226                                                                                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 66                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult44     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 25           ; Untyped             ;
; LPM_WIDTHR                                     ; 25           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult45     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 25           ; Untyped             ;
; LPM_WIDTHR                                     ; 25           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult33     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 29           ; Untyped             ;
; LPM_WIDTHR                                     ; 29           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult32     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 29           ; Untyped             ;
; LPM_WIDTHR                                     ; 29           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult35     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 29           ; Untyped             ;
; LPM_WIDTHR                                     ; 29           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult34     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 29           ; Untyped             ;
; LPM_WIDTHR                                     ; 29           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult39     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 26           ; Untyped             ;
; LPM_WIDTHR                                     ; 26           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult38     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 6            ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult37     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 27           ; Untyped             ;
; LPM_WIDTHR                                     ; 27           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult36     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 28           ; Untyped             ;
; LPM_WIDTHR                                     ; 28           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult41     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 27           ; Untyped             ;
; LPM_WIDTHR                                     ; 27           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult40     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 27           ; Untyped             ;
; LPM_WIDTHR                                     ; 27           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult42     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 27           ; Untyped             ;
; LPM_WIDTHR                                     ; 27           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult43     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 26           ; Untyped             ;
; LPM_WIDTHR                                     ; 26           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult23     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult22     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult21     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult20     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 15           ; Untyped             ;
; LPM_WIDTHP                                     ; 31           ; Untyped             ;
; LPM_WIDTHR                                     ; 31           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult17     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 14           ; Untyped             ;
; LPM_WIDTHP                                     ; 30           ; Untyped             ;
; LPM_WIDTHR                                     ; 30           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult16     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 28           ; Untyped             ;
; LPM_WIDTHR                                     ; 28           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult18     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 14           ; Untyped             ;
; LPM_WIDTHP                                     ; 30           ; Untyped             ;
; LPM_WIDTHR                                     ; 30           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult19     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 15           ; Untyped             ;
; LPM_WIDTHP                                     ; 31           ; Untyped             ;
; LPM_WIDTHR                                     ; 31           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult29     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 28           ; Untyped             ;
; LPM_WIDTHR                                     ; 28           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult28     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 14           ; Untyped             ;
; LPM_WIDTHP                                     ; 30           ; Untyped             ;
; LPM_WIDTHR                                     ; 30           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult31     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 29           ; Untyped             ;
; LPM_WIDTHR                                     ; 29           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult30     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 26           ; Untyped             ;
; LPM_WIDTHR                                     ; 26           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult27     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 14           ; Untyped             ;
; LPM_WIDTHP                                     ; 30           ; Untyped             ;
; LPM_WIDTHR                                     ; 30           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult26     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 15           ; Untyped             ;
; LPM_WIDTHP                                     ; 31           ; Untyped             ;
; LPM_WIDTHR                                     ; 31           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult24     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult25     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 15           ; Untyped             ;
; LPM_WIDTHP                                     ; 31           ; Untyped             ;
; LPM_WIDTHR                                     ; 31           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult12     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 29           ; Untyped             ;
; LPM_WIDTHR                                     ; 29           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult10     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 29           ; Untyped             ;
; LPM_WIDTHR                                     ; 29           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult11     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 29           ; Untyped             ;
; LPM_WIDTHR                                     ; 29           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult8      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 27           ; Untyped             ;
; LPM_WIDTHR                                     ; 27           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult9      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 28           ; Untyped             ;
; LPM_WIDTHR                                     ; 28           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult13     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 29           ; Untyped             ;
; LPM_WIDTHR                                     ; 29           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult14     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 29           ; Untyped             ;
; LPM_WIDTHR                                     ; 29           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult15     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 26           ; Untyped             ;
; LPM_WIDTHR                                     ; 26           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult4      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 27           ; Untyped             ;
; LPM_WIDTHR                                     ; 27           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult5      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 27           ; Untyped             ;
; LPM_WIDTHR                                     ; 27           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult6      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 26           ; Untyped             ;
; LPM_WIDTHR                                     ; 26           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult7      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 6            ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult1      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 25           ; Untyped             ;
; LPM_WIDTHR                                     ; 25           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult0      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 25           ; Untyped             ;
; LPM_WIDTHR                                     ; 25           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult3      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 27           ; Untyped             ;
; LPM_WIDTHR                                     ; 27           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lowpass:inst13|lpm_mult:Mult2      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 26           ; Untyped             ;
; LPM_WIDTHR                                     ; 26           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                        ;
+----------------------------+----------------------------------------+
; Name                       ; Value                                  ;
+----------------------------+----------------------------------------+
; Number of entity instances ; 2                                      ;
; Entity Instance            ; fifo_out:inst1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                             ;
;     -- LPM_WIDTH           ; 16                                     ;
;     -- LPM_NUMWORDS        ; 128                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                    ;
;     -- USE_EAB             ; ON                                     ;
; Entity Instance            ; fifo2:inst|dcfifo:dcfifo_component     ;
;     -- FIFO Type           ; Dual Clock                             ;
;     -- LPM_WIDTH           ; 16                                     ;
;     -- LPM_NUMWORDS        ; 32                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                    ;
;     -- USE_EAB             ; ON                                     ;
+----------------------------+----------------------------------------+


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; pll1:inst2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                         ;
+---------------------------------------+--------------------------------+
; Name                                  ; Value                          ;
+---------------------------------------+--------------------------------+
; Number of entity instances            ; 46                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult44 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 9                              ;
;     -- LPM_WIDTHP                     ; 25                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult45 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 9                              ;
;     -- LPM_WIDTHP                     ; 25                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult33 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 13                             ;
;     -- LPM_WIDTHP                     ; 29                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult32 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 13                             ;
;     -- LPM_WIDTHP                     ; 29                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult35 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 13                             ;
;     -- LPM_WIDTHP                     ; 29                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult34 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 13                             ;
;     -- LPM_WIDTHP                     ; 29                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult39 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 10                             ;
;     -- LPM_WIDTHP                     ; 26                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult38 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 6                              ;
;     -- LPM_WIDTHP                     ; 22                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult37 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 27                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult36 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 12                             ;
;     -- LPM_WIDTHP                     ; 28                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult41 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 27                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult40 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 27                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult42 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 27                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult43 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 10                             ;
;     -- LPM_WIDTHP                     ; 26                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult23 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 16                             ;
;     -- LPM_WIDTHP                     ; 32                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult22 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 16                             ;
;     -- LPM_WIDTHP                     ; 32                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult21 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 16                             ;
;     -- LPM_WIDTHP                     ; 32                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult20 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 15                             ;
;     -- LPM_WIDTHP                     ; 31                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult17 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 14                             ;
;     -- LPM_WIDTHP                     ; 30                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult16 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 12                             ;
;     -- LPM_WIDTHP                     ; 28                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult18 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 14                             ;
;     -- LPM_WIDTHP                     ; 30                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult19 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 15                             ;
;     -- LPM_WIDTHP                     ; 31                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult29 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 12                             ;
;     -- LPM_WIDTHP                     ; 28                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult28 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 14                             ;
;     -- LPM_WIDTHP                     ; 30                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult31 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 13                             ;
;     -- LPM_WIDTHP                     ; 29                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult30 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 10                             ;
;     -- LPM_WIDTHP                     ; 26                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult27 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 14                             ;
;     -- LPM_WIDTHP                     ; 30                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult26 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 15                             ;
;     -- LPM_WIDTHP                     ; 31                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult24 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 16                             ;
;     -- LPM_WIDTHP                     ; 32                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult25 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 15                             ;
;     -- LPM_WIDTHP                     ; 31                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult12 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 13                             ;
;     -- LPM_WIDTHP                     ; 29                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 13                             ;
;     -- LPM_WIDTHP                     ; 29                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 13                             ;
;     -- LPM_WIDTHP                     ; 29                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 27                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 12                             ;
;     -- LPM_WIDTHP                     ; 28                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult13 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 13                             ;
;     -- LPM_WIDTHP                     ; 29                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult14 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 13                             ;
;     -- LPM_WIDTHP                     ; 29                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult15 ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 10                             ;
;     -- LPM_WIDTHP                     ; 26                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 27                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 27                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 10                             ;
;     -- LPM_WIDTHP                     ; 26                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 6                              ;
;     -- LPM_WIDTHP                     ; 22                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 9                              ;
;     -- LPM_WIDTHP                     ; 25                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 9                              ;
;     -- LPM_WIDTHP                     ; 25                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 11                             ;
;     -- LPM_WIDTHP                     ; 27                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lowpass:inst13|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 16                             ;
;     -- LPM_WIDTHB                     ; 10                             ;
;     -- LPM_WIDTHP                     ; 26                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                            ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
+---------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:inst3|I2C_Controller:u0"                                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 66                  ; 66               ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 80                          ;
; cycloneiii_ff         ; 1025                        ;
;     CLR               ; 22                          ;
;     CLR SCLR          ; 33                          ;
;     ENA               ; 63                          ;
;     ENA CLR           ; 41                          ;
;     ENA CLR SLD       ; 6                           ;
;     plain             ; 860                         ;
; cycloneiii_io_obuf    ; 3                           ;
; cycloneiii_lcell_comb ; 5748                        ;
;     arith             ; 3451                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 325                         ;
;         3 data inputs ; 3125                        ;
;     normal            ; 2297                        ;
;         0 data inputs ; 30                          ;
;         1 data inputs ; 46                          ;
;         2 data inputs ; 370                         ;
;         3 data inputs ; 255                         ;
;         4 data inputs ; 1596                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 12.90                       ;
; Average LUT depth     ; 10.58                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                 ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; Name                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                   ; Details ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; clk_25                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_25                                                                                                              ; N/A     ;
; fifo2:inst|rdfull             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|cmpr_c66:rdfull_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; lowpass:inst13|filter_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[0]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[0]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[10]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[10]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[11]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[11]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[12]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[12]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[13]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[13]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[14]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[14]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[15]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[15]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[16]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[16]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[17]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[17]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[18]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[18]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[19]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[19]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[1]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[1]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[20]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[20]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[21]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[21]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[22]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[22]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[23]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[23]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[24]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[24]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[25]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[25]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[26]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[26]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[27]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[27]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[28]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[28]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[29]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[29]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[2]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[2]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[30]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[30]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[31]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[31]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[32]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[32]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[33]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[33]                                                                                  ; N/A     ;
; lowpass:inst13|filter_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[3]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[3]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[4]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[4]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[5]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[5]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[6]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[6]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[7]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[7]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[8]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[8]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[9]                                                                                   ; N/A     ;
; lowpass:inst13|filter_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; lowpass:inst13|output_register[9]                                                                                   ; N/A     ;
; to_signed:inst6|i_data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[0]                       ; N/A     ;
; to_signed:inst6|i_data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[0]                       ; N/A     ;
; to_signed:inst6|i_data[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[10]                      ; N/A     ;
; to_signed:inst6|i_data[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[10]                      ; N/A     ;
; to_signed:inst6|i_data[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[11]                      ; N/A     ;
; to_signed:inst6|i_data[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[11]                      ; N/A     ;
; to_signed:inst6|i_data[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[12]                      ; N/A     ;
; to_signed:inst6|i_data[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[12]                      ; N/A     ;
; to_signed:inst6|i_data[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[13]                      ; N/A     ;
; to_signed:inst6|i_data[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[13]                      ; N/A     ;
; to_signed:inst6|i_data[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[14]                      ; N/A     ;
; to_signed:inst6|i_data[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[14]                      ; N/A     ;
; to_signed:inst6|i_data[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[15]                      ; N/A     ;
; to_signed:inst6|i_data[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[15]                      ; N/A     ;
; to_signed:inst6|i_data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[1]                       ; N/A     ;
; to_signed:inst6|i_data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[1]                       ; N/A     ;
; to_signed:inst6|i_data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[2]                       ; N/A     ;
; to_signed:inst6|i_data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[2]                       ; N/A     ;
; to_signed:inst6|i_data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[3]                       ; N/A     ;
; to_signed:inst6|i_data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[3]                       ; N/A     ;
; to_signed:inst6|i_data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[4]                       ; N/A     ;
; to_signed:inst6|i_data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[4]                       ; N/A     ;
; to_signed:inst6|i_data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[5]                       ; N/A     ;
; to_signed:inst6|i_data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[5]                       ; N/A     ;
; to_signed:inst6|i_data[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[6]                       ; N/A     ;
; to_signed:inst6|i_data[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[6]                       ; N/A     ;
; to_signed:inst6|i_data[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[7]                       ; N/A     ;
; to_signed:inst6|i_data[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[7]                       ; N/A     ;
; to_signed:inst6|i_data[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[8]                       ; N/A     ;
; to_signed:inst6|i_data[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[8]                       ; N/A     ;
; to_signed:inst6|i_data[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[9]                       ; N/A     ;
; to_signed:inst6|i_data[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram|q_b[9]                       ; N/A     ;
; to_signed:inst6|o_data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[0]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[0]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[10]                                                                                          ; N/A     ;
; to_signed:inst6|o_data[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[10]                                                                                          ; N/A     ;
; to_signed:inst6|o_data[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[11]                                                                                          ; N/A     ;
; to_signed:inst6|o_data[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[11]                                                                                          ; N/A     ;
; to_signed:inst6|o_data[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[12]                                                                                          ; N/A     ;
; to_signed:inst6|o_data[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[12]                                                                                          ; N/A     ;
; to_signed:inst6|o_data[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[13]                                                                                          ; N/A     ;
; to_signed:inst6|o_data[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[13]                                                                                          ; N/A     ;
; to_signed:inst6|o_data[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[14]                                                                                          ; N/A     ;
; to_signed:inst6|o_data[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[14]                                                                                          ; N/A     ;
; to_signed:inst6|o_data[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[15]                                                                                          ; N/A     ;
; to_signed:inst6|o_data[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[15]                                                                                          ; N/A     ;
; to_signed:inst6|o_data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[1]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[1]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[2]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[2]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[3]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[3]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[4]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[4]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[5]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[5]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[6]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[6]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[7]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[7]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[8]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[8]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[9]                                                                                           ; N/A     ;
; to_signed:inst6|o_data[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; to_signed:inst6|o_data[9]                                                                                           ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                 ; N/A     ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Dec 04 16:22:56 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dsp -c dsp
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file majorityfilter.v
    Info (12023): Found entity 1: RXMajority3Filter File: C:/intelFPGA_lite/18.0/git/dsp/majorityFilter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file to_signed.v
    Info (12023): Found entity 1: to_signed File: C:/intelFPGA_lite/18.0/git/dsp/to_signed.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_module.v
    Info (12023): Found entity 1: I2C_Protocol File: C:/intelFPGA_lite/18.0/git/dsp/i2c_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_config.v
    Info (12023): Found entity 1: i2c_config File: C:/intelFPGA_lite/18.0/git/dsp/i2c_config.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file fifo_16_1024.v
    Info (12023): Found entity 1: FIFO_16_1024 File: C:/intelFPGA_lite/18.0/git/dsp/FIFO_16_1024.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file uart_main.v
    Info (12023): Found entity 1: Main File: C:/intelFPGA_lite/18.0/git/dsp/uart_main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file serial.v
    Info (12023): Found entity 1: serial File: C:/intelFPGA_lite/18.0/git/dsp/serial.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file i2s.v
    Info (12023): Found entity 1: i2s File: C:/intelFPGA_lite/18.0/git/dsp/i2s.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file crossdomain.v
    Info (12023): Found entity 1: crossdomain_signal File: C:/intelFPGA_lite/18.0/git/dsp/crossdomain.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file dsp.bdf
    Info (12023): Found entity 1: dsp
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/intelFPGA_lite/18.0/git/dsp/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/intelFPGA_lite/18.0/git/dsp/i2c_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file i2c.v
    Info (12023): Found entity 1: I2C_AV_Config File: C:/intelFPGA_lite/18.0/git/dsp/i2c.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll1.v
    Info (12023): Found entity 1: pll1 File: C:/intelFPGA_lite/18.0/git/dsp/pll1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cnt.v
    Info (12023): Found entity 1: cnt File: C:/intelFPGA_lite/18.0/git/dsp/cnt.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file codec_fifo.v
    Info (12023): Found entity 1: codec_fifo File: C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: UART_TX File: C:/intelFPGA_lite/18.0/git/dsp/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: UART_RX File: C:/intelFPGA_lite/18.0/git/dsp/uart_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
    Info (12023): Found entity 1: UART File: C:/intelFPGA_lite/18.0/git/dsp/uart.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo2.v
    Info (12023): Found entity 1: fifo2 File: C:/intelFPGA_lite/18.0/git/dsp/fifo2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fifo_out.v
    Info (12023): Found entity 1: fifo_out File: C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file to_unsigned.v
    Info (12023): Found entity 1: to_unsigned File: C:/intelFPGA_lite/18.0/git/dsp/to_unsigned.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at i2s.v(84): created implicit net for "adcda_s" File: C:/intelFPGA_lite/18.0/git/dsp/i2s.v Line: 84
Info (12127): Elaborating entity "dsp" for the top level hierarchy
Warning (275009): Pin "clk_50" not connected
Info (12128): Elaborating entity "cnt" for hierarchy "cnt:inst4"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "cnt:inst4|lpm_counter:LPM_COUNTER_component" File: C:/intelFPGA_lite/18.0/git/dsp/cnt.v Line: 65
Info (12130): Elaborated megafunction instantiation "cnt:inst4|lpm_counter:LPM_COUNTER_component" File: C:/intelFPGA_lite/18.0/git/dsp/cnt.v Line: 65
Info (12133): Instantiated megafunction "cnt:inst4|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/cnt.v Line: 65
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "30"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pqh.tdf
    Info (12023): Found entity 1: cntr_pqh File: C:/intelFPGA_lite/18.0/git/dsp/db/cntr_pqh.tdf Line: 26
Info (12128): Elaborating entity "cntr_pqh" for hierarchy "cnt:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqh:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:inst3"
Warning (10230): Verilog HDL assignment warning at i2c.v(55): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.0/git/dsp/i2c.v Line: 55
Warning (10230): Verilog HDL assignment warning at i2c.v(106): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.0/git/dsp/i2c.v Line: 106
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:inst3|I2C_Controller:u0" File: C:/intelFPGA_lite/18.0/git/dsp/i2c.v Line: 71
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.0/git/dsp/i2c_controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(77): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/18.0/git/dsp/i2c_controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(90): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.0/git/dsp/i2c_controller.v Line: 90
Info (12128): Elaborating entity "codec_fifo" for hierarchy "codec_fifo:inst5"
Warning (10230): Verilog HDL assignment warning at codec_fifo.v(90): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v Line: 90
Warning (10230): Verilog HDL assignment warning at codec_fifo.v(113): truncated value with size 32 to match size of target (9) File: C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v Line: 113
Warning (10230): Verilog HDL assignment warning at codec_fifo.v(123): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v Line: 123
Warning (10230): Verilog HDL assignment warning at codec_fifo.v(175): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v Line: 175
Warning (10034): Output port "oFULL" at codec_fifo.v(39) has no driver File: C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v Line: 39
Warning (10034): Output port "oEMPTY" at codec_fifo.v(40) has no driver File: C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v Line: 40
Info (12128): Elaborating entity "fifo_out" for hierarchy "fifo_out:inst1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo_out:inst1|dcfifo:dcfifo_component" File: C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v Line: 88
Info (12130): Elaborated megafunction instantiation "fifo_out:inst1|dcfifo:dcfifo_component" File: C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v Line: 88
Info (12133): Instantiated megafunction "fifo_out:inst1|dcfifo:dcfifo_component" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v Line: 88
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_d4h1.tdf
    Info (12023): Found entity 1: dcfifo_d4h1 File: C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_d4h1" for hierarchy "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf
    Info (12023): Found entity 1: a_graycounter_qn6 File: C:/intelFPGA_lite/18.0/git/dsp/db/a_graycounter_qn6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_qn6" for hierarchy "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_qn6:rdptr_g1p" File: C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf
    Info (12023): Found entity 1: a_graycounter_m5c File: C:/intelFPGA_lite/18.0/git/dsp/db/a_graycounter_m5c.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_m5c" for hierarchy "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|a_graycounter_m5c:wrptr_g1p" File: C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0c41.tdf
    Info (12023): Found entity 1: altsyncram_0c41 File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0c41" for hierarchy "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram" File: C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_j9l File: C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_j9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_j9l" for hierarchy "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_j9l:rs_dgwp" File: C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf
    Info (12023): Found entity 1: dffpipe_4v8 File: C:/intelFPGA_lite/18.0/git/dsp/db/dffpipe_4v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_4v8" for hierarchy "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe12" File: C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_j9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_k9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_k9l File: C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_k9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_k9l" for hierarchy "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_k9l:ws_dgrp" File: C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf
    Info (12023): Found entity 1: dffpipe_5v8 File: C:/intelFPGA_lite/18.0/git/dsp/db/dffpipe_5v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_5v8" for hierarchy "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe15" File: C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_k9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf
    Info (12023): Found entity 1: cmpr_e66 File: C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_e66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_e66" for hierarchy "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|cmpr_e66:rdempty_eq_comp" File: C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf Line: 62
Info (12128): Elaborating entity "to_unsigned" for hierarchy "to_unsigned:inst16"
Warning (10036): Verilog HDL or VHDL warning at to_unsigned.v(8): object "trunc_data" assigned a value but never read File: C:/intelFPGA_lite/18.0/git/dsp/to_unsigned.v Line: 8
Warning (10230): Verilog HDL assignment warning at to_unsigned.v(10): truncated value with size 18 to match size of target (16) File: C:/intelFPGA_lite/18.0/git/dsp/to_unsigned.v Line: 10
Warning (12125): Using design file lowpass.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lowpass File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 58
Info (12128): Elaborating entity "lowpass" for hierarchy "lowpass:inst13"
Info (12128): Elaborating entity "to_signed" for hierarchy "to_signed:inst6"
Info (12128): Elaborating entity "fifo2" for hierarchy "fifo2:inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo2:inst|dcfifo:dcfifo_component" File: C:/intelFPGA_lite/18.0/git/dsp/fifo2.v Line: 84
Info (12130): Elaborated megafunction instantiation "fifo2:inst|dcfifo:dcfifo_component" File: C:/intelFPGA_lite/18.0/git/dsp/fifo2.v Line: 84
Info (12133): Instantiated megafunction "fifo2:inst|dcfifo:dcfifo_component" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/fifo2.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_r8g1.tdf
    Info (12023): Found entity 1: dcfifo_r8g1 File: C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_r8g1" for hierarchy "fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_on6.tdf
    Info (12023): Found entity 1: a_graycounter_on6 File: C:/intelFPGA_lite/18.0/git/dsp/db/a_graycounter_on6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_on6" for hierarchy "fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|a_graycounter_on6:rdptr_g1p" File: C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_k5c.tdf
    Info (12023): Found entity 1: a_graycounter_k5c File: C:/intelFPGA_lite/18.0/git/dsp/db/a_graycounter_k5c.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_k5c" for hierarchy "fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|a_graycounter_k5c:wrptr_g1p" File: C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sb41.tdf
    Info (12023): Found entity 1: altsyncram_sb41 File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_sb41.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_sb41" for hierarchy "fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|altsyncram_sb41:fifo_ram" File: C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e9l File: C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_e9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_e9l" for hierarchy "fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp" File: C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf
    Info (12023): Found entity 1: dffpipe_vu8 File: C:/intelFPGA_lite/18.0/git/dsp/db/dffpipe_vu8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_vu8" for hierarchy "fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_e9l:rs_dgwp|dffpipe_vu8:dffpipe12" File: C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_e9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_f9l File: C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_f9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_f9l" for hierarchy "fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp" File: C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8 File: C:/intelFPGA_lite/18.0/git/dsp/db/dffpipe_0v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|alt_synch_pipe_f9l:ws_dgrp|dffpipe_0v8:dffpipe15" File: C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_f9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66 File: C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_c66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "fifo2:inst|dcfifo:dcfifo_component|dcfifo_r8g1:auto_generated|cmpr_c66:rdempty_eq_comp" File: C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf Line: 61
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:inst2"
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:inst2|altpll:altpll_component" File: C:/intelFPGA_lite/18.0/git/dsp/pll1.v Line: 95
Info (12130): Elaborated megafunction instantiation "pll1:inst2|altpll:altpll_component" File: C:/intelFPGA_lite/18.0/git/dsp/pll1.v Line: 95
Info (12133): Instantiated megafunction "pll1:inst2|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/pll1.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "92"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "40000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll1.v
    Info (12023): Found entity 1: pll1_altpll1 File: C:/intelFPGA_lite/18.0/git/dsp/db/pll1_altpll1.v Line: 30
Info (12128): Elaborating entity "pll1_altpll1" for hierarchy "pll1:inst2|altpll:altpll_component|pll1_altpll1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "UART" for hierarchy "UART:inst7"
Info (12128): Elaborating entity "UART_TX" for hierarchy "UART:inst7|UART_TX:uart_tx" File: C:/intelFPGA_lite/18.0/git/dsp/uart.v Line: 34
Warning (10230): Verilog HDL assignment warning at uart_tx.v(34): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/git/dsp/uart_tx.v Line: 34
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART:inst7|UART_RX:uart_rx" File: C:/intelFPGA_lite/18.0/git/dsp/uart.v Line: 46
Warning (10230): Verilog HDL assignment warning at uart_rx.v(37): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/git/dsp/uart_rx.v Line: 37
Warning (10230): Verilog HDL assignment warning at uart_rx.v(41): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/git/dsp/uart_rx.v Line: 41
Info (12128): Elaborating entity "RXMajority3Filter" for hierarchy "UART:inst7|UART_RX:uart_rx|RXMajority3Filter:rxFilter" File: C:/intelFPGA_lite/18.0/git/dsp/uart_rx.v Line: 33
Info (12128): Elaborating entity "i2c_config" for hierarchy "i2c_config:inst11"
Warning (10036): Verilog HDL or VHDL warning at i2c_config.v(17): object "read_enable" assigned a value but never read File: C:/intelFPGA_lite/18.0/git/dsp/i2c_config.v Line: 17
Warning (10230): Verilog HDL assignment warning at i2c_config.v(78): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/git/dsp/i2c_config.v Line: 78
Info (12128): Elaborating entity "I2C_Protocol" for hierarchy "i2c_config:inst11|I2C_Protocol:I2C" File: C:/intelFPGA_lite/18.0/git/dsp/i2c_config.v Line: 33
Warning (10230): Verilog HDL assignment warning at i2c_module.v(36): truncated value with size 32 to match size of target (14) File: C:/intelFPGA_lite/18.0/git/dsp/i2c_module.v Line: 36
Warning (10230): Verilog HDL assignment warning at i2c_module.v(50): truncated value with size 32 to match size of target (5) File: C:/intelFPGA_lite/18.0/git/dsp/i2c_module.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7f24.tdf
    Info (12023): Found entity 1: altsyncram_7f24 File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_7f24.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: C:/intelFPGA_lite/18.0/git/dsp/db/decode_jsa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9pb.tdf
    Info (12023): Found entity 1: mux_9pb File: C:/intelFPGA_lite/18.0/git/dsp/db/mux_9pb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf
    Info (12023): Found entity 1: mux_1tc File: C:/intelFPGA_lite/18.0/git/dsp/db/mux_1tc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/intelFPGA_lite/18.0/git/dsp/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6hi.tdf
    Info (12023): Found entity 1: cntr_6hi File: C:/intelFPGA_lite/18.0/git/dsp/db/cntr_6hi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf
    Info (12023): Found entity 1: cntr_bbj File: C:/intelFPGA_lite/18.0/git/dsp/db/cntr_bbj.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi File: C:/intelFPGA_lite/18.0/git/dsp/db/cntr_kgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/intelFPGA_lite/18.0/git/dsp/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.12.04.16:23:12 Progress: Loading slde1f31ec1/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|q_b[0]" File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf Line: 41
        Warning (14320): Synthesized away node "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|q_b[1]" File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf Line: 73
        Warning (14320): Synthesized away node "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|q_b[2]" File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf Line: 105
        Warning (14320): Synthesized away node "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|q_b[3]" File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf Line: 137
        Warning (14320): Synthesized away node "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|q_b[4]" File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf Line: 169
        Warning (14320): Synthesized away node "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|q_b[5]" File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf Line: 201
        Warning (14320): Synthesized away node "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|q_b[6]" File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf Line: 233
        Warning (14320): Synthesized away node "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|q_b[7]" File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf Line: 265
        Warning (14320): Synthesized away node "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|q_b[8]" File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf Line: 297
        Warning (14320): Synthesized away node "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|q_b[9]" File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf Line: 329
        Warning (14320): Synthesized away node "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|q_b[10]" File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf Line: 361
        Warning (14320): Synthesized away node "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|q_b[11]" File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf Line: 393
        Warning (14320): Synthesized away node "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|q_b[12]" File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf Line: 425
        Warning (14320): Synthesized away node "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|q_b[13]" File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf Line: 457
        Warning (14320): Synthesized away node "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|q_b[14]" File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf Line: 489
        Warning (14320): Synthesized away node "fifo_out:inst1|dcfifo:dcfifo_component|dcfifo_d4h1:auto_generated|altsyncram_0c41:fifo_ram|q_b[15]" File: C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf Line: 521
Info (278001): Inferred 46 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult44" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 638
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult45" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 641
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult33" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 605
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult32" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 602
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult35" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 611
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult34" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 608
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult39" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 623
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult38" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 620
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult37" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 617
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult36" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 614
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult41" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 629
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult40" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 626
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult42" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 632
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult43" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 635
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult23" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 575
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult22" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 572
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult21" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 569
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult20" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 566
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult17" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 557
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult16" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 554
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult18" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 560
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult19" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 563
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult29" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 593
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult28" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 590
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult31" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 599
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult30" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 596
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult27" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 587
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult26" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 584
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult24" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 578
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult25" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 581
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult12" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 542
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult10" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 536
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult11" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 539
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult8" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 530
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult9" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 533
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult13" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 545
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult14" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 548
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult15" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 551
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult4" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 518
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult5" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 521
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult6" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 524
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult7" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 527
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult1" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 509
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult0" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 506
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult3" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 515
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lowpass:inst13|Mult2" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 512
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult44" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 638
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult44" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 638
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult44|multcore:mult_core", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult44" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult44" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult44" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf
    Info (12023): Found entity 1: add_sub_dkh File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_dkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult44" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_j9h.tdf
    Info (12023): Found entity 1: add_sub_j9h File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_j9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult44" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult44|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult44" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf
    Info (12023): Found entity 1: add_sub_hkh File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_hkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult44|altshift:external_latency_ffs", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult44" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult45" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 641
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult45" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 641
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult33" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 605
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult33" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 605
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult33|multcore:mult_core", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult33" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult33" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult33" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_n9h.tdf
    Info (12023): Found entity 1: add_sub_n9h File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_n9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult33" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult33|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult33" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf
    Info (12023): Found entity 1: add_sub_ckh File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_ckh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult33|altshift:external_latency_ffs", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult33" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult32" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 602
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult32" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 602
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult35" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 611
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult35" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 611
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult34" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 608
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult34" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 608
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult39" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 623
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult39" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 623
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult39|multcore:mult_core", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult39" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult39" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult39" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf
    Info (12023): Found entity 1: add_sub_ekh File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_ekh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult39" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_k9h.tdf
    Info (12023): Found entity 1: add_sub_k9h File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_k9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult39" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult39|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult39" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ikh.tdf
    Info (12023): Found entity 1: add_sub_ikh File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_ikh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult39|altshift:external_latency_ffs", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult39" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult38" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 620
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult38" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 620
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult38|multcore:mult_core", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult38" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult38" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult38" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_akh.tdf
    Info (12023): Found entity 1: add_sub_akh File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_akh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult38" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_g9h.tdf
    Info (12023): Found entity 1: add_sub_g9h File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_g9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult38|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult38" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult38|altshift:external_latency_ffs", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult38" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult37" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 617
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult37" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 617
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult37|multcore:mult_core", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult37" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult37|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult37" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult37|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult37" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf
    Info (12023): Found entity 1: add_sub_fkh File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_fkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult37|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult37" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_l9h.tdf
    Info (12023): Found entity 1: add_sub_l9h File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_l9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult37|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult37" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult37|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult37" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jkh.tdf
    Info (12023): Found entity 1: add_sub_jkh File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_jkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult37|altshift:external_latency_ffs", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult37" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult36" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 614
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult36" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 614
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult36|multcore:mult_core", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult36" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult36|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult36" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult36|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult36" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf
    Info (12023): Found entity 1: add_sub_gkh File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_gkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult36|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult36" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_m9h.tdf
    Info (12023): Found entity 1: add_sub_m9h File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_m9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult36|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult36" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult36|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult36" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf
    Info (12023): Found entity 1: add_sub_bkh File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_bkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult36|altshift:external_latency_ffs", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult36" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult41" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 629
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult41" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 629
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult40" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 626
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult40" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 626
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult42" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 632
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult42" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 632
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult43" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 635
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult43" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 635
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult23" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 575
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult23" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 575
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult23|multcore:mult_core", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult23" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult23" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult23" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf
    Info (12023): Found entity 1: add_sub_h9h File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_h9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult23" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult23|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult23" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kkh.tdf
    Info (12023): Found entity 1: add_sub_kkh File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_kkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult23|altshift:external_latency_ffs", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult23" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult21" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 569
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult21" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 569
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult20" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 566
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult20" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 566
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult20|multcore:mult_core", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult20" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult20" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult20" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_p9h.tdf
    Info (12023): Found entity 1: add_sub_p9h File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_p9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult20" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult20|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult20" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkh.tdf
    Info (12023): Found entity 1: add_sub_lkh File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_lkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult20|altshift:external_latency_ffs", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult20" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult17" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 557
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult17" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 557
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult17|multcore:mult_core", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult17" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult17" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult17" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_o9h.tdf
    Info (12023): Found entity 1: add_sub_o9h File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_o9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult17" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult17" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkh.tdf
    Info (12023): Found entity 1: add_sub_mkh File: C:/intelFPGA_lite/18.0/git/dsp/db/add_sub_mkh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult17|altshift:external_latency_ffs", which is child of megafunction instantiation "lowpass:inst13|lpm_mult:Mult17" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult16" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 554
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult16" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 554
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult18" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 560
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult18" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 560
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult19" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 563
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult19" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 563
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult31" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 599
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult31" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 599
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_WIDTHR" = "29"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lowpass:inst13|lpm_mult:Mult30" File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 596
Info (12133): Instantiated megafunction "lowpass:inst13|lpm_mult:Mult30" with the following parameter: File: C:/intelFPGA_lite/18.0/git/dsp/lowpass.v Line: 596
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "o_lrclk" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "o_bck" and its non-tri-state driver.
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "o_lrclk" is moved to its source
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/18.0/git/dsp/i2c_controller.v Line: 72
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "o_lrclk~synth"
    Warning (13010): Node "o_bck~synth"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 113 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 3 assignments for entity "eth" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth -sip eth.sip -library lib_eth was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity eth -sip eth.sip -library lib_eth was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth -sip eth.sip -library lib_eth was ignored
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 166 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "uart_rx"
    Warning (15610): No output dependent on input pin "clk_50"
Info (21057): Implemented 8350 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 6 output pins
    Info (21060): Implemented 3 bidirectional pins
    Info (21061): Implemented 8183 logic cells
    Info (21064): Implemented 148 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 859 megabytes
    Info: Processing ended: Fri Dec 04 16:23:35 2020
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:01:03


