{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681622204860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681622204863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 15 22:16:44 2023 " "Processing started: Sat Apr 15 22:16:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681622204863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1681622204863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analyze_file=C:/Users/Anna/Documents/ee-271/lab3a/seg7.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analyze_file=C:/Users/Anna/Documents/ee-271/lab3a/seg7.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1681622204863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Design Software" 0 -1 1681622205106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1681622205106 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"leds\";  expecting \":\", or \",\" seg7.sv(9) " "Verilog HDL syntax error at seg7.sv(9) near text: \"leds\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "seg7.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab3a/seg7.sv" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1681622211454 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"leds\";  expecting \":\", or \",\" seg7.sv(11) " "Verilog HDL syntax error at seg7.sv(11) near text: \"leds\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "seg7.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab3a/seg7.sv" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1681622211454 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"leds\";  expecting \":\", or \",\" seg7.sv(13) " "Verilog HDL syntax error at seg7.sv(13) near text: \"leds\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "seg7.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab3a/seg7.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1681622211454 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"leds\";  expecting \":\", or \",\" seg7.sv(15) " "Verilog HDL syntax error at seg7.sv(15) near text: \"leds\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "seg7.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab3a/seg7.sv" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1681622211454 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"leds\";  expecting \":\", or \",\" seg7.sv(17) " "Verilog HDL syntax error at seg7.sv(17) near text: \"leds\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "seg7.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab3a/seg7.sv" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1681622211454 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"leds\";  expecting \":\", or \",\" seg7.sv(19) " "Verilog HDL syntax error at seg7.sv(19) near text: \"leds\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "seg7.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab3a/seg7.sv" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1681622211454 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"leds\";  expecting \":\", or \",\" seg7.sv(21) " "Verilog HDL syntax error at seg7.sv(21) near text: \"leds\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "seg7.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab3a/seg7.sv" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1681622211455 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"leds\";  expecting \":\", or \",\" seg7.sv(23) " "Verilog HDL syntax error at seg7.sv(23) near text: \"leds\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "seg7.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab3a/seg7.sv" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1681622211455 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"leds\";  expecting \":\", or \",\" seg7.sv(25) " "Verilog HDL syntax error at seg7.sv(25) near text: \"leds\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "seg7.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab3a/seg7.sv" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1681622211455 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"leds\";  expecting \":\", or \",\" seg7.sv(27) " "Verilog HDL syntax error at seg7.sv(27) near text: \"leds\";  expecting \":\", or \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "seg7.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab3a/seg7.sv" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1681622211455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.sv(29) " "Verilog HDL warning at seg7.sv(29): extended using \"x\" or \"z\"" {  } { { "seg7.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab3a/seg7.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1681622211455 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "seg7 seg7.sv(2) " "Ignored design unit \"seg7\" at seg7.sv(2) due to previous errors" {  } { { "seg7.sv" "" { Text "C:/Users/Anna/Documents/ee-271/lab3a/seg7.sv" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1681622211455 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 11 s 0 s Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 11 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681622211457 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 15 22:16:51 2023 " "Processing ended: Sat Apr 15 22:16:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681622211457 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681622211457 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681622211457 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1681622211457 ""}
