Analysis & Synthesis Status : Successful - Tue Mar 11 19:16:48 2025
Quartus Prime Version : 21.1.0 Build 842 10/21/2021 SJ Lite Edition
Revision Name : projeto_aula01
Top-level Entity Name : projeto_aula01
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 0
Total pins : 8
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
