#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue May 22 10:20:49 2018
# Process ID: 10200
# Current directory: F:/FPGA/Basys3/project/05_decoder_display/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6428 F:\FPGA\Basys3\project\05_decoder_display\prj\project_1.xpr
# Log file: F:/FPGA/Basys3/project/05_decoder_display/prj/vivado.log
# Journal file: F:/FPGA/Basys3/project/05_decoder_display/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/decoder_display.v] -no_script -reset -force -quiet
remove_files  F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/decoder_display.v
file delete -force F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/decoder_display.v
close [ open F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/seg_display.v w ]
add_files F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sources_1/new/seg_display.v
launch_runs synth_1 -jobs 4
wait_on_run synth_1
file mkdir F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sim_1/new/seg_display_tb.v w ]
add_files -fileset sim_1 F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/sim_1/new/seg_display_tb.v
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
synth_design -rtl -name rtl_1
update_compile_order -fileset sim_1
launch_simulation
source seg_display_tb.tcl
close_sim
launch_simulation
source seg_display_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {data_display[3]} {data_display[2]} {data_display[1]} {data_display[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {segments[6]} {segments[5]} {segments[4]} {segments[3]} {segments[2]} {segments[1]} {segments[0]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {wei[1]} {wei[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {wei[1]} {wei[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {wei_sel[3]} {wei_sel[2]} {wei_sel[1]} {wei_sel[0]}]]
place_ports {wei_sel[3]} W4
set_property package_pin "" [get_ports [list  {wei_sel[3]}]]
set_property package_pin "" [get_ports [list  {wei_sel[2]}]]
place_ports {wei_sel[3]} W4
place_ports {wei_sel[2]} V4
place_ports {wei_sel[1]} U4
place_ports {wei_sel[0]} U2
set_property package_pin "" [get_ports [list  {segments[6]}]]
place_ports {segments[6]} W7
place_ports {segments[5]} W6
place_ports {segments[4]} U8
place_ports {segments[3]} V8
place_ports {segments[2]} U5
place_ports {segments[1]} V5
place_ports {segments[0]} U7
place_ports {data_display[3]} W17
place_ports {data_display[2]} W16
place_ports {data_display[1]} V16
place_ports {data_display[0]} V17
place_ports {wei[1]} V15
place_ports {wei[0]} W15
file mkdir F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/constrs_1/new
close [ open F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/constrs_1/new/top_xdc.xdc w ]
add_files -fileset constrs_1 F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/constrs_1/new/top_xdc.xdc
set_property target_constrs_file F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.srcs/constrs_1/new/top_xdc.xdc [current_fileset -constrset]
save_constraints -force
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.runs/impl_1/seg_display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.runs/impl_1/seg_display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
close_project
open_project F:/FPGA/Basys3/project/05_decoder_display/prj/project_1.xpr
