{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538303842021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538303842048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 30 18:37:21 2018 " "Processing started: Sun Sep 30 18:37:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538303842048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303842048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ethernet_10g -c Ethernet_10g " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ethernet_10g -c Ethernet_10g" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303842049 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1538303846081 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1538303846081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_top/eth_10g_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_top/eth_10g_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10g_mac " "Found entity 1: Eth_10g_mac" {  } { { "rtl/Eth_top/Eth_10g_mac.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_mac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_top/eth_10g_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_top/eth_10g_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10g_top " "Found entity 1: Eth_10g_top" {  } { { "rtl/Eth_top/Eth_10g_top.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_top/arp_send_to_10gmac.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_top/arp_send_to_10gmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_send_to_10gmac " "Found entity 1: arp_send_to_10gmac" {  } { { "rtl/Eth_top/arp_send_to_10gmac.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/arp_send_to_10gmac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_top/udp_send_to_10gmac.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_top/udp_send_to_10gmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_send_to_10gmac " "Found entity 1: udp_send_to_10gmac" {  } { { "rtl/Eth_top/udp_send_to_10gmac.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/udp_send_to_10gmac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_top/eth_10g_receive_from_10gmac.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_top/eth_10g_receive_from_10gmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10g_receive_from_10gmac " "Found entity 1: Eth_10g_receive_from_10gmac" {  } { { "rtl/Eth_top/Eth_10g_receive_from_10gmac.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_receive_from_10gmac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_top/eth_10g_send_to_10gmac.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_top/eth_10g_send_to_10gmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10g_send_to_10gmac " "Found entity 1: Eth_10g_send_to_10gmac" {  } { { "rtl/Eth_top/Eth_10g_send_to_10gmac.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_send_to_10gmac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lmk04906/spi_lmk04906_config.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/lmk04906/spi_lmk04906_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_LMK04906_Config " "Found entity 1: SPI_LMK04906_Config" {  } { { "rtl/lmk04906/SPI_LMK04906_Config.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/lmk04906/SPI_LMK04906_Config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/test/tx_src.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/test/tx_src.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_src " "Found entity 1: tx_src" {  } { { "rtl/test/tx_src.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/test/tx_src.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_10g.v 1 1 " "Found 1 design units, including 1 entities, in source file ethernet_10g.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ethernet_10g " "Found entity 1: Ethernet_10g" {  } { { "Ethernet_10g.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac " "Found entity 1: Eth_10gmac" {  } { { "ipcore/Eth_10gmac/Eth_10gmac.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_0002 " "Found entity 1: Eth_10gmac_0002" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_reset_synchronizer.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_2 " "Found entity 1: Eth_10gmac_mm_interconnect_2" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Eth_10gmac_mm_interconnect_0_avalon_st_adapter" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_1_rsp_mux " "Found entity 1: Eth_10gmac_mm_interconnect_1_rsp_mux" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871386 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_arbitrator.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_1_rsp_demux " "Found entity 1: Eth_10gmac_mm_interconnect_1_rsp_demux" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_1_cmd_mux " "Found entity 1: Eth_10gmac_mm_interconnect_1_cmd_mux" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_1_cmd_demux " "Found entity 1: Eth_10gmac_mm_interconnect_1_cmd_demux" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_traffic_limiter.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_reorder_memory.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871469 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_reorder_memory.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_sc_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_pipeline_base.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871507 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Eth_10gmac_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303871520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Eth_10gmac_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303871521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_1_router_001_default_decode " "Found entity 1: Eth_10gmac_mm_interconnect_1_router_001_default_decode" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871522 ""} { "Info" "ISGN_ENTITY_NAME" "2 Eth_10gmac_mm_interconnect_1_router_001 " "Found entity 2: Eth_10gmac_mm_interconnect_1_router_001" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Eth_10gmac_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303871531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Eth_10gmac_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303871531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_2_router_default_decode " "Found entity 1: Eth_10gmac_mm_interconnect_2_router_default_decode" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871533 ""} { "Info" "ISGN_ENTITY_NAME" "2 Eth_10gmac_mm_interconnect_2_router " "Found entity 2: Eth_10gmac_mm_interconnect_2_router" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_slave_agent.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_burst_uncompressor.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_master_agent.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_slave_translator.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_master_translator.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_1 " "Found entity 1: Eth_10gmac_mm_interconnect_1" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Eth_10gmac_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303871649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Eth_10gmac_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303871650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_1_router_default_decode " "Found entity 1: Eth_10gmac_mm_interconnect_1_router_default_decode" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871651 ""} { "Info" "ISGN_ENTITY_NAME" "2 Eth_10gmac_mm_interconnect_1_router " "Found entity 2: Eth_10gmac_mm_interconnect_1_router" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_0 " "Found entity 1: Eth_10gmac_mm_interconnect_0" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_clock_crosser.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_std_synchronizer_nocut.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_0_rsp_mux " "Found entity 1: Eth_10gmac_mm_interconnect_0_rsp_mux" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_0_rsp_demux " "Found entity 1: Eth_10gmac_mm_interconnect_0_rsp_demux" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_0_cmd_mux " "Found entity 1: Eth_10gmac_mm_interconnect_0_cmd_mux" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_0_cmd_demux " "Found entity 1: Eth_10gmac_mm_interconnect_0_cmd_demux" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Eth_10gmac_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303871801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Eth_10gmac_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303871801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_0_router_001_default_decode " "Found entity 1: Eth_10gmac_mm_interconnect_0_router_001_default_decode" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871803 ""} { "Info" "ISGN_ENTITY_NAME" "2 Eth_10gmac_mm_interconnect_0_router_001 " "Found entity 2: Eth_10gmac_mm_interconnect_0_router_001" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Eth_10gmac_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303871814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Eth_10gmac_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Eth_10gmac_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538303871814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_mm_interconnect_0_router_default_decode " "Found entity 1: Eth_10gmac_mm_interconnect_0_router_default_decode" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871816 ""} { "Info" "ISGN_ENTITY_NAME" "2 Eth_10gmac_mm_interconnect_0_router " "Found entity 2: Eth_10gmac_mm_interconnect_0_router" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rxtx_timing_adapter_pauselen_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rxtx_timing_adapter_pauselen_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_rxtx_timing_adapter_pauselen_tx " "Found entity 1: Eth_10gmac_rxtx_timing_adapter_pauselen_tx" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rxtx_timing_adapter_pauselen_tx.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rxtx_timing_adapter_pauselen_tx.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rxtx_timing_adapter_pauselen_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rxtx_timing_adapter_pauselen_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_rxtx_timing_adapter_pauselen_rx " "Found entity 1: Eth_10gmac_rxtx_timing_adapter_pauselen_rx" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rxtx_timing_adapter_pauselen_rx.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rxtx_timing_adapter_pauselen_rx.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_dc_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_txrx_timing_adapter_link_fault_status_export.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_txrx_timing_adapter_link_fault_status_export.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_txrx_timing_adapter_link_fault_status_export " "Found entity 1: Eth_10gmac_txrx_timing_adapter_link_fault_status_export" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_txrx_timing_adapter_link_fault_status_export.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_txrx_timing_adapter_link_fault_status_export.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_txrx_timing_adapter_link_fault_status_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_txrx_timing_adapter_link_fault_status_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_txrx_timing_adapter_link_fault_status_rx " "Found entity 1: Eth_10gmac_txrx_timing_adapter_link_fault_status_rx" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_txrx_timing_adapter_link_fault_status_rx.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_txrx_timing_adapter_link_fault_status_rx.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rx_st_error_adapter_stat.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rx_st_error_adapter_stat.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_rx_st_error_adapter_stat " "Found entity 1: Eth_10gmac_rx_st_error_adapter_stat" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rx_st_error_adapter_stat.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rx_st_error_adapter_stat.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_delay.sv 2 2 " "Found 2 design units, including 2 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_delay " "Found entity 1: altera_avalon_st_delay" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_delay.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_delay.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871963 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_st_delay_reg " "Found entity 2: altera_st_delay_reg" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_delay.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_delay.sv" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303871963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303871963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_packet_overflow_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_packet_overflow_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_packet_overflow_control " "Found entity 1: altera_eth_packet_overflow_control" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_packet_overflow_control.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_packet_overflow_control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303872113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303872113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_crc_pad_rem.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_crc_pad_rem.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_crc_pad_rem " "Found entity 1: altera_eth_crc_pad_rem" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303872236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303872236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_crc_rem.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_crc_rem.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_crc_rem " "Found entity 1: altera_eth_crc_rem" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_rem.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_rem.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303872386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303872386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_packet_stripper.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_packet_stripper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_packet_stripper " "Found entity 1: altera_packet_stripper" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_packet_stripper.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_packet_stripper.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303872521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303872521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_crc_pad_rem_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_crc_pad_rem_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_crc_pad_rem_pipeline_stage " "Found entity 1: altera_eth_crc_pad_rem_pipeline_stage" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem_pipeline_stage.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303872539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303872539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_crc_pad_rem_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_crc_pad_rem_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_crc_pad_rem_pipeline_base " "Found entity 1: altera_eth_crc_pad_rem_pipeline_base" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem_pipeline_base.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303872626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303872626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_frame_status_merger.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_frame_status_merger.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_frame_status_merger " "Found entity 1: altera_eth_frame_status_merger" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_status_merger.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_status_merger.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303872758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303872758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder " "Found entity 1: Eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303872772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303872772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_frame_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_frame_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_frame_decoder " "Found entity 1: altera_eth_frame_decoder" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303873006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303873006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_frame_decoder_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_frame_decoder_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_frame_decoder_pipeline_stage " "Found entity 1: altera_eth_frame_decoder_pipeline_stage" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder_pipeline_stage.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303873018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303873018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_frame_decoder_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_frame_decoder_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_frame_decoder_pipeline_base " "Found entity 1: altera_eth_frame_decoder_pipeline_base" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder_pipeline_base.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303873029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303873029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rx_st_timing_adapter_frame_status_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_rx_st_timing_adapter_frame_status_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_rx_st_timing_adapter_frame_status_in " "Found entity 1: Eth_10gmac_rx_st_timing_adapter_frame_status_in" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rx_st_timing_adapter_frame_status_in.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rx_st_timing_adapter_frame_status_in.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303873040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303873040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_lane_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_lane_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_lane_decoder " "Found entity 1: altera_eth_lane_decoder" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_lane_decoder.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_lane_decoder.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303873209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303873209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_link_fault_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_link_fault_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_link_fault_detection " "Found entity 1: altera_eth_link_fault_detection" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_link_fault_detection.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_link_fault_detection.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303873418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303873418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_10g_rx_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_10g_rx_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_10g_rx_register_map " "Found entity 1: altera_eth_10g_rx_register_map" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_10g_rx_register_map.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_10g_rx_register_map.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303873540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303873540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_link_fault_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_link_fault_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_link_fault_generation " "Found entity 1: altera_eth_link_fault_generation" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_link_fault_generation.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_link_fault_generation.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303873703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303873703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_tx_st_timing_adapter_splitter_out_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_tx_st_timing_adapter_splitter_out_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_tx_st_timing_adapter_splitter_out_0 " "Found entity 1: Eth_10gmac_tx_st_timing_adapter_splitter_out_0" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_timing_adapter_splitter_out_0.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_timing_adapter_splitter_out_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303873713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303873713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_splitter " "Found entity 1: altera_avalon_st_splitter" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_splitter.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_splitter.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303873822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303873822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_tx_st_timing_adapter_splitter_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_tx_st_timing_adapter_splitter_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_tx_st_timing_adapter_splitter_in " "Found entity 1: Eth_10gmac_tx_st_timing_adapter_splitter_in" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_timing_adapter_splitter_in.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_timing_adapter_splitter_in.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303873832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303873832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_xgmii_termination.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_xgmii_termination.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_xgmii_termination " "Found entity 1: altera_eth_xgmii_termination" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_xgmii_termination.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_xgmii_termination.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303873998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303873998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_packet_formatter.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_packet_formatter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_packet_formatter " "Found entity 1: altera_eth_packet_formatter" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_packet_formatter.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_packet_formatter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303874151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303874151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303874181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303874181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_crc " "Found entity 1: altera_eth_crc" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303874393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303874393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/crc32.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/crc32.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32 " "Found entity 1: crc32" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/crc32.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/crc32.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303874567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303874567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/gf_mult32_kc.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/gf_mult32_kc.v" { { "Info" "ISGN_ENTITY_NAME" "1 gf_mult32_kc " "Found entity 1: gf_mult32_kc" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/gf_mult32_kc.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/gf_mult32_kc.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303874753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303874753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_address_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_address_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_address_inserter " "Found entity 1: altera_eth_address_inserter" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_address_inserter.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_address_inserter.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303874916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303874916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_tx_st_mux_flow_control_user_frame.sv 2 2 " "Found 2 design units, including 2 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_tx_st_mux_flow_control_user_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_tx_st_mux_flow_control_user_frame " "Found entity 1: Eth_10gmac_tx_st_mux_flow_control_user_frame" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_mux_flow_control_user_frame.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_mux_flow_control_user_frame.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303874995 ""} { "Info" "ISGN_ENTITY_NAME" "2 Eth_10gmac_tx_st_mux_flow_control_user_frame_1stage_pipeline " "Found entity 2: Eth_10gmac_tx_st_mux_flow_control_user_frame_1stage_pipeline" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_mux_flow_control_user_frame.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_mux_flow_control_user_frame.sv" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303874995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303874995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/eth_10gmac_tx_st_pause_ctrl_error_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/eth_10gmac_tx_st_pause_ctrl_error_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gmac_tx_st_pause_ctrl_error_adapter " "Found entity 1: Eth_10gmac_tx_st_pause_ctrl_error_adapter" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_pause_ctrl_error_adapter.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_pause_ctrl_error_adapter.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303875009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303875009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_pause_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_pause_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pause_controller " "Found entity 1: altera_eth_pause_controller" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_controller.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303875157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303875157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_pause_ctrl_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_pause_ctrl_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pause_ctrl_gen " "Found entity 1: altera_eth_pause_ctrl_gen" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_ctrl_gen.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_ctrl_gen.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303875296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303875296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_pause_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_pause_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pause_gen " "Found entity 1: altera_eth_pause_gen" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_gen.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303875431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303875431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_pause_beat_conversion.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_pause_beat_conversion.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pause_beat_conversion " "Found entity 1: altera_eth_pause_beat_conversion" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303875571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303875571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_pkt_backpressure_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_pkt_backpressure_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pkt_backpressure_control " "Found entity 1: altera_eth_pkt_backpressure_control" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pkt_backpressure_control.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pkt_backpressure_control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303875718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303875718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_pad_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_pad_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pad_inserter " "Found entity 1: altera_eth_pad_inserter" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pad_inserter.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pad_inserter.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303875883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303875883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_packet_underflow_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_packet_underflow_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_packet_underflow_control " "Found entity 1: altera_eth_packet_underflow_control" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_packet_underflow_control.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_packet_underflow_control.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_10g_tx_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_10g_tx_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_10g_tx_register_map " "Found entity 1: altera_eth_10g_tx_register_map" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_10g_tx_register_map.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_10g_tx_register_map.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_eth_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_eth_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_default_slave " "Found entity 1: altera_eth_default_slave" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_default_slave.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_default_slave.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gmac/eth_10gmac/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gmac/eth_10gmac/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_mm_bridge.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/tx_fifo/tx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/tx_fifo/tx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fifo " "Found entity 1: tx_fifo" {  } { { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_10gbaser_phy " "Found entity 1: Eth_10gbaser_phy" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (Eth_10gbaser_phy) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (Eth_10gbaser_phy)" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_functions.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_reset_ctrl_lego.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_reset_ctrl_lego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_lego " "Found entity 1: alt_reset_ctrl_lego" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_reset_ctrl_lego.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_reset_ctrl_lego.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_reset_ctrl_tgx_cdrauto.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_reset_ctrl_tgx_cdrauto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_tgx_cdrauto " "Found entity 1: alt_reset_ctrl_tgx_cdrauto" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_reset_ctrl_tgx_cdrauto.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_reset_ctrl_tgx_cdrauto.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_resync.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (Eth_10gbaser_phy) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (Eth_10gbaser_phy)" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_common_h.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_common.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (Eth_10gbaser_phy) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (Eth_10gbaser_phy)" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_pcs8g_h.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_pcs8g.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876682 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876682 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_mgmt2dec.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_wait_generate.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_10gbaser_phy_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_10gbaser_phy_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_clock_crosser " "Found entity 1: altera_10gbaser_phy_clock_crosser" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_10gbaser_phy_clock_crosser.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_10gbaser_phy_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_10gbaser_phy_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_10gbaser_phy_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_pipeline_stage " "Found entity 1: altera_10gbaser_phy_pipeline_stage" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_10gbaser_phy_pipeline_stage.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_10gbaser_phy_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_10gbaser_phy_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_10gbaser_phy_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_pipeline_base " "Found entity 1: altera_10gbaser_phy_pipeline_base" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_10gbaser_phy_pipeline_base.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_10gbaser_phy_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_std_synchronizer_nocut.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/csr_pcs10gbaser_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/csr_pcs10gbaser_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csr_pcs10gbaser_h (SystemVerilog) (Eth_10gbaser_phy) " "Found design unit 1: csr_pcs10gbaser_h (SystemVerilog) (Eth_10gbaser_phy)" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser_h.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/csr_pcs10gbaser.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/csr_pcs10gbaser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_pcs10gbaser " "Found entity 1: csr_pcs10gbaser" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pcs " "Found entity 1: sv_pcs" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pcs_ch " "Found entity 1: sv_pcs_ch" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pma " "Found entity 1: sv_pma" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pma.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303876979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303876979 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1538303877011 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1538303877011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_ip.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_merger.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_rx_pma " "Found entity 1: sv_rx_pma" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_rx_pma.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_tx_pma " "Found entity 1: sv_tx_pma" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_tx_pma.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_tx_pma.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_tx_pma_ch " "Found entity 1: sv_tx_pma_ch" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_tx_pma_ch.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_tx_pma_ch.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sv_xcvr_h (SystemVerilog) (Eth_10gbaser_phy) " "Found design unit 1: sv_xcvr_h (SystemVerilog) (Eth_10gbaser_phy)" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_h.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm_csr " "Found entity 1: sv_xcvr_avmm_csr" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm_csr.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_avmm_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_avmm_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm_dcd " "Found entity 1: sv_xcvr_avmm_dcd" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm_dcd.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm_dcd.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm " "Found entity 1: sv_xcvr_avmm" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_data_adapter " "Found entity 1: sv_xcvr_data_adapter" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_data_adapter.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_native " "Found entity 1: sv_xcvr_native" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_native.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_plls " "Found entity 1: sv_xcvr_plls" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_plls.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_plls.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_10g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_10g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_10g_rx_pcs_rbc " "Found entity 1: sv_hssi_10g_rx_pcs_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_10g_rx_pcs_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_10g_rx_pcs_rbc.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_10g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_10g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_10g_tx_pcs_rbc " "Found entity 1: sv_hssi_10g_tx_pcs_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_10g_tx_pcs_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_10g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_rx_pcs_rbc " "Found entity 1: sv_hssi_8g_rx_pcs_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_8g_rx_pcs_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_tx_pcs_rbc " "Found entity 1: sv_hssi_8g_tx_pcs_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_8g_tx_pcs_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_8g_pcs_aggregate_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_8g_pcs_aggregate_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_pcs_aggregate_rbc " "Found entity 1: sv_hssi_8g_pcs_aggregate_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_8g_pcs_aggregate_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_8g_pcs_aggregate_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_common_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_common_pcs_pma_interface_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_common_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_common_pld_pcs_interface_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_pipe_gen1_2_rbc " "Found entity 1: sv_hssi_pipe_gen1_2_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_pipe_gen1_2_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_pipe_gen3_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_pipe_gen3_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_pipe_gen3_rbc " "Found entity 1: sv_hssi_pipe_gen3_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_pipe_gen3_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_pipe_gen3_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_rx_pcs_pma_interface_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_rx_pld_pcs_interface_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_tx_pcs_pma_interface_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_tx_pld_pcs_interface_rbc" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_10gbaser_nr " "Found entity 1: sv_xcvr_10gbaser_nr" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_10gbaser_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/sv_xcvr_10gbaser_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_10gbaser_native " "Found entity 1: sv_xcvr_10gbaser_native" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_native.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_native.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_xcvr_10gbaser.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_xcvr_10gbaser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_10gbaser " "Found entity 1: altera_xcvr_10gbaser" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_10gbaser.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_10gbaser.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_reset_counter.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_arbiter.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/eth_10gbaser_phy/eth_10gbaser_phy/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_m2s.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll/pll.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/pll/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "ipcore/pll/pll/pll_0002.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/pll/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/eth_top/eth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/eth_top/eth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eth_top " "Found entity 1: Eth_top" {  } { { "rtl/Eth_top/Eth_top.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303877775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303877775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ethernet_10g " "Elaborating entity \"Ethernet_10g\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538303881252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "Ethernet_10g.v" "pll_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303881398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:pll_inst\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:pll_inst\|pll_0002:pll_inst\"" {  } { { "ipcore/pll/pll.v" "pll_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/pll/pll.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303881473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ipcore/pll/pll/pll_0002.v" "altera_pll_i" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/pll/pll/pll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303881639 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1538303881679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "ipcore/pll/pll/pll_0002.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/pll/pll/pll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303881680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303881682 ""}  } { { "ipcore/pll/pll/pll_0002.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/pll/pll/pll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538303881682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_LMK04906_Config SPI_LMK04906_Config:SPI_LMK04906_Config_inst " "Elaborating entity \"SPI_LMK04906_Config\" for hierarchy \"SPI_LMK04906_Config:SPI_LMK04906_Config_inst\"" {  } { { "Ethernet_10g.v" "SPI_LMK04906_Config_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303881703 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_LMK04906_Config.v(154) " "Verilog HDL assignment warning at SPI_LMK04906_Config.v(154): truncated value with size 32 to match size of target (6)" {  } { { "rtl/lmk04906/SPI_LMK04906_Config.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/lmk04906/SPI_LMK04906_Config.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538303881741 "|Ethernet_10g|SPI_LMK04906_Config:SPI_LMK04906_Config_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_src tx_src:tx_src_inst " "Elaborating entity \"tx_src\" for hierarchy \"tx_src:tx_src_inst\"" {  } { { "Ethernet_10g.v" "tx_src_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303881745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fifo tx_fifo:tx_fifo_inst " "Elaborating entity \"tx_fifo\" for hierarchy \"tx_fifo:tx_fifo_inst\"" {  } { { "Ethernet_10g.v" "tx_fifo_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303881841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ipcore/tx_fifo/tx_fifo.v" "dcfifo_component" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303882765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303882840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303882840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303882840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303882840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303882840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303882840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303882840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303882840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303882840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303882840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303882840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303882840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303882840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303882840 ""}  } { { "ipcore/tx_fifo/tx_fifo.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/tx_fifo/tx_fifo.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538303882840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_tbv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_tbv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_tbv1 " "Found entity 1: dcfifo_tbv1" {  } { { "db/dcfifo_tbv1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303883023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303883023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_tbv1 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated " "Elaborating entity \"dcfifo_tbv1\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303883033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_iab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_iab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_iab " "Found entity 1: a_gray2bin_iab" {  } { { "db/a_gray2bin_iab.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/a_gray2bin_iab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303883106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303883106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_iab tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|a_gray2bin_iab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_iab\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|a_gray2bin_iab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_tbv1.tdf" "rdptr_g_gray2bin" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303883115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_hv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_hv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_hv6 " "Found entity 1: a_graycounter_hv6" {  } { { "db/a_graycounter_hv6.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/a_graycounter_hv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303883248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303883248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_hv6 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|a_graycounter_hv6:rdptr_g1p " "Elaborating entity \"a_graycounter_hv6\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|a_graycounter_hv6:rdptr_g1p\"" {  } { { "db/dcfifo_tbv1.tdf" "rdptr_g1p" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303883259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ddc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ddc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ddc " "Found entity 1: a_graycounter_ddc" {  } { { "db/a_graycounter_ddc.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/a_graycounter_ddc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303883379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303883379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ddc tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|a_graycounter_ddc:wrptr_g1p " "Elaborating entity \"a_graycounter_ddc\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|a_graycounter_ddc:wrptr_g1p\"" {  } { { "db/dcfifo_tbv1.tdf" "wrptr_g1p" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303883388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kh1 " "Found entity 1: altsyncram_4kh1" {  } { { "db/altsyncram_4kh1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_4kh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303883572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303883572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kh1 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram " "Elaborating entity \"altsyncram_4kh1\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|altsyncram_4kh1:fifo_ram\"" {  } { { "db/dcfifo_tbv1.tdf" "fifo_ram" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303883586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303883643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303883643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_tbv1.tdf" "rdaclr" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303883656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303883715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303883715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_tbv1.tdf" "rs_brp" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303883727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303883813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303883813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_tbv1.tdf" "rs_dgwp" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303883834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303883974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303883974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe15 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe15" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303883989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303884083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303884083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_tbv1.tdf" "ws_dgrp" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303884097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303884159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303884159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe18 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe18\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe18" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303884177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_306.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_306.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_306 " "Found entity 1: cmpr_306" {  } { { "db/cmpr_306.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/cmpr_306.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303884288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303884288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_306 tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|cmpr_306:rdempty_eq_comp " "Elaborating entity \"cmpr_306\" for hierarchy \"tx_fifo:tx_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_tbv1:auto_generated\|cmpr_306:rdempty_eq_comp\"" {  } { { "db/dcfifo_tbv1.tdf" "rdempty_eq_comp" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/dcfifo_tbv1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303884296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10g_top Eth_10g_top:Eth_10g_top_inst " "Elaborating entity \"Eth_10g_top\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\"" {  } { { "Ethernet_10g.v" "Eth_10g_top_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/Ethernet_10g.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303884373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_top Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst " "Elaborating entity \"Eth_top\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst\"" {  } { { "rtl/Eth_top/Eth_10g_top.v" "Eth_top_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303884462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10g_receive_from_10gmac Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst\|Eth_10g_receive_from_10gmac:Eth_10g_receive_from_10gmac_inst " "Elaborating entity \"Eth_10g_receive_from_10gmac\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst\|Eth_10g_receive_from_10gmac:Eth_10g_receive_from_10gmac_inst\"" {  } { { "rtl/Eth_top/Eth_top.v" "Eth_10g_receive_from_10gmac_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303884529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10g_send_to_10gmac Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst\|Eth_10g_send_to_10gmac:Eth_10g_send_to_10gmac_inst " "Elaborating entity \"Eth_10g_send_to_10gmac\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst\|Eth_10g_send_to_10gmac:Eth_10g_send_to_10gmac_inst\"" {  } { { "rtl/Eth_top/Eth_top.v" "Eth_10g_send_to_10gmac_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_top.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303884588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_send_to_10gmac Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst\|Eth_10g_send_to_10gmac:Eth_10g_send_to_10gmac_inst\|udp_send_to_10gmac:udp_send_to_10gmac_inst " "Elaborating entity \"udp_send_to_10gmac\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst\|Eth_10g_send_to_10gmac:Eth_10g_send_to_10gmac_inst\|udp_send_to_10gmac:udp_send_to_10gmac_inst\"" {  } { { "rtl/Eth_top/Eth_10g_send_to_10gmac.v" "udp_send_to_10gmac_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_send_to_10gmac.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303884636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 udp_send_to_10gmac.v(204) " "Verilog HDL assignment warning at udp_send_to_10gmac.v(204): truncated value with size 16 to match size of target (3)" {  } { { "rtl/Eth_top/udp_send_to_10gmac.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/udp_send_to_10gmac.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538303884662 "|Ethernet_10g|Eth_10g_top:Eth_10g_top_inst|Eth_top:Eth_top_inst|Eth_10g_send_to_10gmac:Eth_10g_send_to_10gmac_inst|udp_send_to_10gmac:udp_send_to_10gmac_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_send_to_10gmac Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst\|Eth_10g_send_to_10gmac:Eth_10g_send_to_10gmac_inst\|arp_send_to_10gmac:arp_send_to_10gmac_inst " "Elaborating entity \"arp_send_to_10gmac\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_top:Eth_top_inst\|Eth_10g_send_to_10gmac:Eth_10g_send_to_10gmac_inst\|arp_send_to_10gmac:arp_send_to_10gmac_inst\"" {  } { { "rtl/Eth_top/Eth_10g_send_to_10gmac.v" "arp_send_to_10gmac_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_send_to_10gmac.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303884666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10g_mac Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst " "Elaborating entity \"Eth_10g_mac\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\"" {  } { { "rtl/Eth_top/Eth_10g_top.v" "Eth_10g_mac_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303884696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst " "Elaborating entity \"Eth_10gmac\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\"" {  } { { "rtl/Eth_top/Eth_10g_mac.v" "Eth_10gmac_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_mac.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303884726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_0002 Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst " "Elaborating entity \"Eth_10gmac_0002\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac.v" "eth_10gmac_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303884791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_merlin_master_translator:merlin_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_merlin_master_translator:merlin_master_translator\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "merlin_master_translator" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303884860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_mm_bridge:tx_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_mm_bridge:tx_bridge\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_bridge" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303884897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_default_slave Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_default_slave:tx_eth_default_slave " "Elaborating entity \"altera_eth_default_slave\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_default_slave:tx_eth_default_slave\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_default_slave" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303885000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_10g_tx_register_map Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_10g_tx_register_map:tx_register_map " "Elaborating entity \"altera_eth_10g_tx_register_map\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_10g_tx_register_map:tx_register_map\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_register_map" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303885176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_10g_tx_register_map:tx_register_map\|altera_avalon_st_clock_crosser:clock_crosser_1g " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_10g_tx_register_map:tx_register_map\|altera_avalon_st_clock_crosser:clock_crosser_1g\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_10g_tx_register_map.v" "clock_crosser_1g" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_10g_tx_register_map.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303885383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_10g_tx_register_map:tx_register_map\|altera_avalon_st_clock_crosser:clock_crosser_1g\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_10g_tx_register_map:tx_register_map\|altera_avalon_st_clock_crosser:clock_crosser_1g\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303885551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_packet_underflow_control Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_packet_underflow_control:tx_eth_packet_underflow_control " "Elaborating entity \"altera_eth_packet_underflow_control\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_packet_underflow_control:tx_eth_packet_underflow_control\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_packet_underflow_control" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303885664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pad_inserter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pad_inserter:tx_eth_pad_inserter " "Elaborating entity \"altera_eth_pad_inserter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pad_inserter:tx_eth_pad_inserter\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_pad_inserter" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303885841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pkt_backpressure_control Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pkt_backpressure_control:tx_eth_pkt_backpressure_control " "Elaborating entity \"altera_eth_pkt_backpressure_control\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pkt_backpressure_control:tx_eth_pkt_backpressure_control\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_pkt_backpressure_control" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303886032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pause_beat_conversion Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion " "Elaborating entity \"altera_eth_pause_beat_conversion\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_pause_beat_conversion" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303886246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|altera_std_synchronizer:select_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|altera_std_synchronizer:select_synchronizer\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "select_synchronizer" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303886393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|altera_std_synchronizer:select_synchronizer " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|altera_std_synchronizer:select_synchronizer\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303886420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|altera_std_synchronizer:select_synchronizer " "Instantiated megafunction \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|altera_std_synchronizer:select_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303886420 ""}  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538303886420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborating entity \"lpm_mult\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "mutiplyer01" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303886703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303886719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Instantiated megafunction \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303886719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303886719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303886719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303886719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303886719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303886719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303886719 ""}  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538303886719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303886917 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\", which is child of megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303886931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303887047 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303887063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\"" {  } { { "mpar_add.tdf" "adder\[1\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303887208 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303887348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n9i " "Found entity 1: add_sub_n9i" {  } { { "db/add_sub_n9i.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/add_sub_n9i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303887474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303887474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n9i Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\|add_sub_n9i:auto_generated " "Elaborating entity \"add_sub_n9i\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\|add_sub_n9i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303887489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303887627 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303887639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303887687 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303887703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cah " "Found entity 1: add_sub_cah" {  } { { "db/add_sub_cah.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/add_sub_cah.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303887805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303887805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cah Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_cah:auto_generated " "Elaborating entity \"add_sub_cah\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_cah:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303887819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303887985 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|altshift:external_latency_ffs Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303888000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pause_ctrl_gen Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_ctrl_gen:tx_eth_pause_ctrl_gen " "Elaborating entity \"altera_eth_pause_ctrl_gen\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_ctrl_gen:tx_eth_pause_ctrl_gen\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_pause_ctrl_gen" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303889383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pause_controller Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_ctrl_gen:tx_eth_pause_ctrl_gen\|altera_eth_pause_controller:P_CTRL " "Elaborating entity \"altera_eth_pause_controller\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_ctrl_gen:tx_eth_pause_ctrl_gen\|altera_eth_pause_controller:P_CTRL\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_ctrl_gen.v" "P_CTRL" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_ctrl_gen.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303889644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pause_gen Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_ctrl_gen:tx_eth_pause_ctrl_gen\|altera_eth_pause_gen:P_GEN " "Elaborating entity \"altera_eth_pause_gen\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_ctrl_gen:tx_eth_pause_ctrl_gen\|altera_eth_pause_gen:P_GEN\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_ctrl_gen.v" "P_GEN" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_pause_ctrl_gen.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303889809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_tx_st_pause_ctrl_error_adapter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_pause_ctrl_error_adapter:tx_st_pause_ctrl_error_adapter " "Elaborating entity \"Eth_10gmac_tx_st_pause_ctrl_error_adapter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_pause_ctrl_error_adapter:tx_st_pause_ctrl_error_adapter\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_st_pause_ctrl_error_adapter" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303890015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_tx_st_mux_flow_control_user_frame Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_mux_flow_control_user_frame:tx_st_mux_flow_control_user_frame " "Elaborating entity \"Eth_10gmac_tx_st_mux_flow_control_user_frame\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_mux_flow_control_user_frame:tx_st_mux_flow_control_user_frame\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_st_mux_flow_control_user_frame" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303890044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_tx_st_mux_flow_control_user_frame_1stage_pipeline Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_mux_flow_control_user_frame:tx_st_mux_flow_control_user_frame\|Eth_10gmac_tx_st_mux_flow_control_user_frame_1stage_pipeline:outpipe " "Elaborating entity \"Eth_10gmac_tx_st_mux_flow_control_user_frame_1stage_pipeline\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_mux_flow_control_user_frame:tx_st_mux_flow_control_user_frame\|Eth_10gmac_tx_st_mux_flow_control_user_frame_1stage_pipeline:outpipe\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_mux_flow_control_user_frame.sv" "outpipe" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_mux_flow_control_user_frame.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303890079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_address_inserter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_address_inserter:tx_eth_address_inserter " "Elaborating entity \"altera_eth_address_inserter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_address_inserter:tx_eth_address_inserter\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_address_inserter" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303890168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_crc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter " "Elaborating entity \"altera_eth_crc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_crc_inserter" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303890361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32 Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32 " "Elaborating entity \"crc32\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc.v" "my_crc32" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303890523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult32_kc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32 " "Elaborating entity \"gf_mult32_kc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/crc32.v" "gf_mult32" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/crc32.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303890693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult32_kc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult64 " "Elaborating entity \"gf_mult32_kc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult64\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/crc32.v" "gf_mult64" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/crc32.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303890843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult32_kc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_24 " "Elaborating entity \"gf_mult32_kc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_24\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/crc32.v" "gf_mult32_24" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/crc32.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303890927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult32_kc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_m16 " "Elaborating entity \"gf_mult32_kc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_m16\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/crc32.v" "gf_mult32_m16" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/crc32.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303891009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult32_kc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_8 " "Elaborating entity \"gf_mult32_kc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_8\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/crc32.v" "gf_mult32_8" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/crc32.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303891084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult32_kc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_m8 " "Elaborating entity \"gf_mult32_kc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_m8\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/crc32.v" "gf_mult32_m8" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/crc32.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303891182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_pipeline_stage:tx_st_pipeline_stage_rs " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_pipeline_stage:tx_st_pipeline_stage_rs\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_st_pipeline_stage_rs" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303891219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_pipeline_stage:tx_st_pipeline_stage_rs\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_pipeline_stage:tx_st_pipeline_stage_rs\|altera_avalon_st_pipeline_base:core\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_pipeline_stage.sv" "core" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303891243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_packet_formatter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_packet_formatter:tx_eth_packet_formatter " "Elaborating entity \"altera_eth_packet_formatter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_packet_formatter:tx_eth_packet_formatter\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_packet_formatter" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303891324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_xgmii_termination Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_xgmii_termination:tx_eth_xgmii_termination " "Elaborating entity \"altera_eth_xgmii_termination\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_xgmii_termination:tx_eth_xgmii_termination\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_xgmii_termination" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303891485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_tx_st_timing_adapter_splitter_in Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_timing_adapter_splitter_in:tx_st_timing_adapter_splitter_in " "Elaborating entity \"Eth_10gmac_tx_st_timing_adapter_splitter_in\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_timing_adapter_splitter_in:tx_st_timing_adapter_splitter_in\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_st_timing_adapter_splitter_in" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303891645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_splitter:tx_st_splitter_xgmii " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_splitter:tx_st_splitter_xgmii\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_st_splitter_xgmii" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303891679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_tx_st_timing_adapter_splitter_out_0 Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_timing_adapter_splitter_out_0:tx_st_timing_adapter_splitter_out_0 " "Elaborating entity \"Eth_10gmac_tx_st_timing_adapter_splitter_out_0\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_tx_st_timing_adapter_splitter_out_0:tx_st_timing_adapter_splitter_out_0\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_st_timing_adapter_splitter_out_0" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303891751 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_valid Eth_10gmac_tx_st_timing_adapter_splitter_out_0.sv(81) " "Verilog HDL or VHDL warning at Eth_10gmac_tx_st_timing_adapter_splitter_out_0.sv(81): object \"out_valid\" assigned a value but never read" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_timing_adapter_splitter_out_0.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_tx_st_timing_adapter_splitter_out_0.sv" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538303891784 "|Ethernet_10g|Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gmac:Eth_10gmac_inst|Eth_10gmac_0002:eth_10gmac_inst|Eth_10gmac_tx_st_timing_adapter_splitter_out_0:tx_st_timing_adapter_splitter_out_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_link_fault_generation Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_link_fault_generation:tx_eth_link_fault_generation " "Elaborating entity \"altera_eth_link_fault_generation\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_link_fault_generation:tx_eth_link_fault_generation\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "tx_eth_link_fault_generation" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303891876 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mii_sink_column_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mii_sink_column_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1538303891899 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mii_src_column_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mii_src_column_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1538303891899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_10g_rx_register_map Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_10g_rx_register_map:rx_register_map " "Elaborating entity \"altera_eth_10g_rx_register_map\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_10g_rx_register_map:rx_register_map\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_register_map" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303892095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_splitter:rx_st_splitter_xgmii " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_splitter:rx_st_splitter_xgmii\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_st_splitter_xgmii" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303892208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_link_fault_detection Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_link_fault_detection:rx_eth_link_fault_detection " "Elaborating entity \"altera_eth_link_fault_detection\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_link_fault_detection:rx_eth_link_fault_detection\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_eth_link_fault_detection" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303892313 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum.result_int " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum.result_int\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1538303892323 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mii_sink_column_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mii_sink_column_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1538303892323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_lane_decoder Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_lane_decoder:rx_eth_lane_decoder " "Elaborating entity \"altera_eth_lane_decoder\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_lane_decoder:rx_eth_lane_decoder\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_eth_lane_decoder" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303892443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pkt_backpressure_control Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pkt_backpressure_control:rx_eth_pkt_backpressure_control " "Elaborating entity \"altera_eth_pkt_backpressure_control\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pkt_backpressure_control:rx_eth_pkt_backpressure_control\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_eth_pkt_backpressure_control" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303892651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_rx_st_timing_adapter_frame_status_in Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rx_st_timing_adapter_frame_status_in:rx_st_timing_adapter_frame_status_in " "Elaborating entity \"Eth_10gmac_rx_st_timing_adapter_frame_status_in\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rx_st_timing_adapter_frame_status_in:rx_st_timing_adapter_frame_status_in\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_st_timing_adapter_frame_status_in" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303892679 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Eth_10gmac_rx_st_timing_adapter_frame_status_in.sv(90) " "Verilog HDL or VHDL warning at Eth_10gmac_rx_st_timing_adapter_frame_status_in.sv(90): object \"in_ready\" assigned a value but never read" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rx_st_timing_adapter_frame_status_in.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rx_st_timing_adapter_frame_status_in.sv" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538303892695 "|Ethernet_10g|Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gmac:Eth_10gmac_inst|Eth_10gmac_0002:eth_10gmac_inst|Eth_10gmac_rx_st_timing_adapter_frame_status_in:rx_st_timing_adapter_frame_status_in"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_splitter:rx_st_frame_status_splitter " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_splitter:rx_st_frame_status_splitter\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_st_frame_status_splitter" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303892703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_frame_decoder Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder " "Elaborating entity \"altera_eth_frame_decoder\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_eth_frame_decoder" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303892792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_frame_decoder_pipeline_stage Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[0\].U_PLINE " "Elaborating entity \"altera_eth_frame_decoder_pipeline_stage\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[0\].U_PLINE\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder.v" "ST_PLINE_STAGE\[0\].U_PLINE" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303892904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_frame_decoder_pipeline_base Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[0\].U_PLINE\|altera_eth_frame_decoder_pipeline_base:core " "Elaborating entity \"altera_eth_frame_decoder_pipeline_base\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[0\].U_PLINE\|altera_eth_frame_decoder_pipeline_base:core\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder_pipeline_stage.sv" "core" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303892928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_frame_decoder_pipeline_stage Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:U_PLINE_P2 " "Elaborating entity \"altera_eth_frame_decoder_pipeline_stage\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:U_PLINE_P2\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder.v" "U_PLINE_P2" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303892986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_frame_decoder_pipeline_base Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:U_PLINE_P2\|altera_eth_frame_decoder_pipeline_base:core " "Elaborating entity \"altera_eth_frame_decoder_pipeline_base\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:U_PLINE_P2\|altera_eth_frame_decoder_pipeline_base:core\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder_pipeline_stage.sv" "core" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_frame_decoder_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303893003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_crc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:rx_eth_crc_checker " "Elaborating entity \"altera_eth_crc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:rx_eth_crc_checker\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_eth_crc_checker" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303893075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder:rx_timing_adapter_frame_status_out_frame_decoder " "Elaborating entity \"Eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rx_timing_adapter_frame_status_out_frame_decoder:rx_timing_adapter_frame_status_out_frame_decoder\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_timing_adapter_frame_status_out_frame_decoder" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303893509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_frame_status_merger Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_status_merger:rx_eth_frame_status_merger " "Elaborating entity \"altera_eth_frame_status_merger\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_status_merger:rx_eth_frame_status_merger\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_eth_frame_status_merger" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303893635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_crc_pad_rem Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem " "Elaborating entity \"altera_eth_crc_pad_rem\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_eth_crc_pad_rem" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303893838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_crc_rem Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_eth_crc_rem:crc_stripper " "Elaborating entity \"altera_eth_crc_rem\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_eth_crc_rem:crc_stripper\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem.v" "crc_stripper" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303893979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_crc_pad_rem_pipeline_stage Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_eth_crc_rem:crc_stripper\|altera_eth_crc_pad_rem_pipeline_stage:U_PLINE " "Elaborating entity \"altera_eth_crc_pad_rem_pipeline_stage\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_eth_crc_rem:crc_stripper\|altera_eth_crc_pad_rem_pipeline_stage:U_PLINE\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_rem.v" "U_PLINE" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_rem.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_crc_pad_rem_pipeline_base Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_eth_crc_rem:crc_stripper\|altera_eth_crc_pad_rem_pipeline_stage:U_PLINE\|altera_eth_crc_pad_rem_pipeline_base:core " "Elaborating entity \"altera_eth_crc_pad_rem_pipeline_base\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_eth_crc_rem:crc_stripper\|altera_eth_crc_pad_rem_pipeline_stage:U_PLINE\|altera_eth_crc_pad_rem_pipeline_base:core\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem_pipeline_stage.sv" "core" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_packet_stripper Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_packet_stripper:packet_stripper " "Elaborating entity \"altera_packet_stripper\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_packet_stripper:packet_stripper\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem.v" "packet_stripper" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_eth_crc_pad_rem.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_packet_overflow_control Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_packet_overflow_control:rx_eth_packet_overflow_control " "Elaborating entity \"altera_eth_packet_overflow_control\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_packet_overflow_control:rx_eth_packet_overflow_control\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_eth_packet_overflow_control" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_delay Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_delay:rx_st_status_output_delay " "Elaborating entity \"altera_avalon_st_delay\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_delay:rx_st_status_output_delay\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_st_status_output_delay" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_st_delay_reg Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_delay:rx_st_status_output_delay\|altera_st_delay_reg:DELAY_PORT\[0\].U " "Elaborating entity \"altera_st_delay_reg\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_delay:rx_st_status_output_delay\|altera_st_delay_reg:DELAY_PORT\[0\].U\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_delay.sv" "DELAY_PORT\[0\].U" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_delay.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_rx_st_error_adapter_stat Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rx_st_error_adapter_stat:rx_st_error_adapter_stat " "Elaborating entity \"Eth_10gmac_rx_st_error_adapter_stat\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rx_st_error_adapter_stat:rx_st_error_adapter_stat\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rx_st_error_adapter_stat" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_txrx_timing_adapter_link_fault_status_rx Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_txrx_timing_adapter_link_fault_status_rx:txrx_timing_adapter_link_fault_status_rx " "Elaborating entity \"Eth_10gmac_txrx_timing_adapter_link_fault_status_rx\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_txrx_timing_adapter_link_fault_status_rx:txrx_timing_adapter_link_fault_status_rx\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "txrx_timing_adapter_link_fault_status_rx" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_splitter:txrx_st_splitter_link_fault_status " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_st_splitter:txrx_st_splitter_link_fault_status\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "txrx_st_splitter_link_fault_status" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_txrx_timing_adapter_link_fault_status_export Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_txrx_timing_adapter_link_fault_status_export:txrx_timing_adapter_link_fault_status_export " "Elaborating entity \"Eth_10gmac_txrx_timing_adapter_link_fault_status_export\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_txrx_timing_adapter_link_fault_status_export:txrx_timing_adapter_link_fault_status_export\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "txrx_timing_adapter_link_fault_status_export" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_valid Eth_10gmac_txrx_timing_adapter_link_fault_status_export.sv(81) " "Verilog HDL or VHDL warning at Eth_10gmac_txrx_timing_adapter_link_fault_status_export.sv(81): object \"out_valid\" assigned a value but never read" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_txrx_timing_adapter_link_fault_status_export.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_txrx_timing_adapter_link_fault_status_export.sv" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538303894584 "|Ethernet_10g|Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gmac:Eth_10gmac_inst|Eth_10gmac_0002:eth_10gmac_inst|Eth_10gmac_txrx_timing_adapter_link_fault_status_export:txrx_timing_adapter_link_fault_status_export"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rxtx_dc_fifo_link_fault_status" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_rxtx_timing_adapter_pauselen_rx Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rxtx_timing_adapter_pauselen_rx:rxtx_timing_adapter_pauselen_rx " "Elaborating entity \"Eth_10gmac_rxtx_timing_adapter_pauselen_rx\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rxtx_timing_adapter_pauselen_rx:rxtx_timing_adapter_pauselen_rx\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rxtx_timing_adapter_pauselen_rx" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894701 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Eth_10gmac_rxtx_timing_adapter_pauselen_rx.sv(82) " "Verilog HDL or VHDL warning at Eth_10gmac_rxtx_timing_adapter_pauselen_rx.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rxtx_timing_adapter_pauselen_rx.sv" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_rxtx_timing_adapter_pauselen_rx.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1538303894723 "|Ethernet_10g|Eth_10g_top:Eth_10g_top_inst|Eth_10g_mac:Eth_10g_mac_inst|Eth_10gmac:Eth_10gmac_inst|Eth_10gmac_0002:eth_10gmac_inst|Eth_10gmac_rxtx_timing_adapter_pauselen_rx:rxtx_timing_adapter_pauselen_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rxtx_dc_fifo_pauselen" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_rxtx_timing_adapter_pauselen_tx Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rxtx_timing_adapter_pauselen_tx:rxtx_timing_adapter_pauselen_tx " "Elaborating entity \"Eth_10gmac_rxtx_timing_adapter_pauselen_tx\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_rxtx_timing_adapter_pauselen_tx:rxtx_timing_adapter_pauselen_tx\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rxtx_timing_adapter_pauselen_tx" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0 Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Eth_10gmac_mm_interconnect_0\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "mm_interconnect_0" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 1995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:merlin_master_translator_avalon_universal_master_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:merlin_master_translator_avalon_universal_master_0_translator\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "merlin_master_translator_avalon_universal_master_0_translator" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tx_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tx_bridge_s0_translator\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "tx_bridge_s0_translator" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:merlin_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:merlin_master_translator_avalon_universal_master_0_agent\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "merlin_master_translator_avalon_universal_master_0_agent" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:tx_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:tx_bridge_s0_agent\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "tx_bridge_s0_agent" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303894969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:tx_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:tx_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:tx_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:tx_bridge_s0_agent_rsp_fifo\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "tx_bridge_s0_agent_rsp_fifo" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:tx_bridge_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:tx_bridge_s0_agent_rdata_fifo\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "tx_bridge_s0_agent_rdata_fifo" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_router Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_router:router " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_router\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_router:router\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "router" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_router_default_decode Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_router:router\|Eth_10gmac_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_router_default_decode\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_router:router\|Eth_10gmac_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_router_001 Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_router_001\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_router_001:router_001\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "router_001" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_router_001_default_decode Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_router_001:router_001\|Eth_10gmac_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_router_001:router_001\|Eth_10gmac_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:merlin_master_translator_avalon_universal_master_0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:merlin_master_translator_avalon_universal_master_0_limiter\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "merlin_master_translator_avalon_universal_master_0_limiter" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_cmd_demux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_cmd_demux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "cmd_demux" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_cmd_mux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_cmd_mux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "cmd_mux" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_rsp_demux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_rsp_demux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "rsp_demux" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_rsp_mux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_rsp_mux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "rsp_mux" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "crosser" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_avalon_st_adapter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0.v" 1210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_0:mm_interconnect_0\|Eth_10gmac_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Eth_10gmac_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_1 Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Eth_10gmac_mm_interconnect_1\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "mm_interconnect_1" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 2043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:tx_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:tx_bridge_m0_translator\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "tx_bridge_m0_translator" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tx_eth_default_slave_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tx_eth_default_slave_csr_translator\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "tx_eth_default_slave_csr_translator" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tx_eth_pause_ctrl_gen_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tx_eth_pause_ctrl_gen_csr_translator\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "tx_eth_pause_ctrl_gen_csr_translator" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:tx_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:tx_bridge_m0_agent\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "tx_bridge_m0_agent" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:tx_eth_default_slave_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:tx_eth_default_slave_csr_agent\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "tx_eth_default_slave_csr_agent" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:tx_eth_default_slave_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:tx_eth_default_slave_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:tx_eth_default_slave_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:tx_eth_default_slave_csr_agent_rsp_fifo\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "tx_eth_default_slave_csr_agent_rsp_fifo" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_1_router Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_router:router " "Elaborating entity \"Eth_10gmac_mm_interconnect_1_router\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_router:router\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "router" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_1_router_default_decode Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_router:router\|Eth_10gmac_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Eth_10gmac_mm_interconnect_1_router_default_decode\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_router:router\|Eth_10gmac_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_1_router_001 Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"Eth_10gmac_mm_interconnect_1_router_001\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_router_001:router_001\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "router_001" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 1991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_1_router_001_default_decode Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_router_001:router_001\|Eth_10gmac_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"Eth_10gmac_mm_interconnect_1_router_001_default_decode\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_router_001:router_001\|Eth_10gmac_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303895961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:tx_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:tx_bridge_m0_limiter\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "tx_bridge_m0_limiter" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 2137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303896030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_1_cmd_demux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Eth_10gmac_mm_interconnect_1_cmd_demux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "cmd_demux" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 2190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303896046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_1_cmd_mux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Eth_10gmac_mm_interconnect_1_cmd_mux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "cmd_mux" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 2207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303896063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_1_rsp_demux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Eth_10gmac_mm_interconnect_1_rsp_demux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "rsp_demux" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303896120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_1_rsp_mux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Eth_10gmac_mm_interconnect_1_rsp_mux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" "rsp_mux" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1.v" 2481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303896167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_1_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303896197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_1:mm_interconnect_1\|Eth_10gmac_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_arbitrator.sv" "adder" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303896216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_2 Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"Eth_10gmac_mm_interconnect_2\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_2:mm_interconnect_2\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "mm_interconnect_2" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 2091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303896283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:rx_eth_frame_decoder_avalom_mm_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:rx_eth_frame_decoder_avalom_mm_csr_translator\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2.v" "rx_eth_frame_decoder_avalom_mm_csr_translator" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303896413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_2_router Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_2:mm_interconnect_2\|Eth_10gmac_mm_interconnect_2_router:router " "Elaborating entity \"Eth_10gmac_mm_interconnect_2_router\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_2:mm_interconnect_2\|Eth_10gmac_mm_interconnect_2_router:router\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2.v" "router" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303896554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gmac_mm_interconnect_2_router_default_decode Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_2:mm_interconnect_2\|Eth_10gmac_mm_interconnect_2_router:router\|Eth_10gmac_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"Eth_10gmac_mm_interconnect_2_router_default_decode\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|Eth_10gmac_mm_interconnect_2:mm_interconnect_2\|Eth_10gmac_mm_interconnect_2_router:router\|Eth_10gmac_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" "the_default_decode" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_mm_interconnect_2_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303896570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_reset_controller:rst_controller\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" "rst_controller" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/Eth_10gmac_0002.v" 2154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303896768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303896783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303896798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eth_10gbaser_phy Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst " "Elaborating entity \"Eth_10gbaser_phy\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\"" {  } { { "rtl/Eth_top/Eth_10g_mac.v" "Eth_10gbaser_phy_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/rtl/Eth_top/Eth_10g_mac.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303896872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_10gbaser Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst " "Elaborating entity \"altera_xcvr_10gbaser\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy.v" "eth_10gbaser_phy_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303896925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_10gbaser_nr Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst " "Elaborating entity \"sv_xcvr_10gbaser_nr\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_10gbaser.sv" "xv_xcvr_10gbaser_nr_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_10gbaser.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303896952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_10gbaser_native Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst " "Elaborating entity \"sv_xcvr_10gbaser_native\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" "ch\[0\].sv_xcvr_10gbaser_native_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303896978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_native Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst " "Elaborating entity \"sv_xcvr_native\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_native.sv" "native_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_native.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pma Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma " "Elaborating entity \"sv_pma\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_native.sv" "inst_sv_pma" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_native.sv" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_rx_pma Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst " "Elaborating entity \"sv_rx_pma\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pma.sv" "rx_pma.sv_rx_pma_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pma.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_tx_pma Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst " "Elaborating entity \"sv_tx_pma\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pma.sv" "tx_pma.sv_tx_pma_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pma.sv" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_tx_pma_ch Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst " "Elaborating entity \"sv_tx_pma_ch\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_tx_pma.sv" "tx_pma_insts\[0\].sv_tx_pma_ch_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_tx_pma.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs " "Elaborating entity \"sv_pcs\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_native.sv" "inst_sv_pcs" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_native.sv" 2045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs.sv" "ch\[0\].inst_sv_pcs_ch" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_common_pcs_pma_interface_rbc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface " "Elaborating entity \"sv_hssi_common_pcs_pma_interface_rbc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" "inst_sv_hssi_common_pcs_pma_interface" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" 1898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_10g_rx_pcs_rbc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs " "Elaborating entity \"sv_hssi_10g_rx_pcs_rbc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_rx_pcs_rbc:inst_sv_hssi_10g_rx_pcs\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" "inst_sv_hssi_10g_rx_pcs" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_tx_pcs_pma_interface_rbc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface " "Elaborating entity \"sv_hssi_tx_pcs_pma_interface_rbc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" "inst_sv_hssi_tx_pcs_pma_interface" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" 2456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_tx_pld_pcs_interface_rbc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface " "Elaborating entity \"sv_hssi_tx_pld_pcs_interface_rbc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" "inst_sv_hssi_tx_pld_pcs_interface" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" 2580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_10g_tx_pcs_rbc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs " "Elaborating entity \"sv_hssi_10g_tx_pcs_rbc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" "inst_sv_hssi_10g_tx_pcs" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" 2796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_common_pld_pcs_interface_rbc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface " "Elaborating entity \"sv_hssi_common_pld_pcs_interface_rbc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" "inst_sv_hssi_common_pld_pcs_interface" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" 3564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_rx_pld_pcs_interface_rbc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface " "Elaborating entity \"sv_hssi_rx_pld_pcs_interface_rbc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" "inst_sv_hssi_rx_pld_pcs_interface" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" 4042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_rx_pcs_pma_interface_rbc Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface " "Elaborating entity \"sv_hssi_rx_pcs_pma_interface_rbc\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" "inst_sv_hssi_rx_pcs_pma_interface" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_pcs_ch.sv" 4187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_avmm Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm " "Elaborating entity \"sv_xcvr_avmm\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_native.sv" "inst_sv_xcvr_avmm" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_native.sv" 2182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_to_xcvr Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].sv_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"sv_reconfig_bundle_to_xcvr\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].sv_reconfig_bundle_to_xcvr_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_reconfig_bundle_to_xcvr_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_avmm_csr Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"sv_xcvr_avmm_csr\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_native:native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm_csr.sv" "gen_status_reg_tx.alt_xcvr_resync_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_avmm_csr.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_plls Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_plls:altera_pll_5G " "Elaborating entity \"sv_xcvr_plls\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_plls:altera_pll_5G\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_native.sv" "altera_pll_5G" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_native.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_avmm_csr Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_plls:altera_pll_5G\|sv_xcvr_avmm_csr:pll\[0\].avmm.sv_xcvr_avmm_csr_inst " "Elaborating entity \"sv_xcvr_avmm_csr\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_xcvr_10gbaser_native:ch\[0\].sv_xcvr_10gbaser_native_inst\|sv_xcvr_plls:altera_pll_5G\|sv_xcvr_avmm_csr:pll\[0\].avmm.sv_xcvr_avmm_csr_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_plls.sv" "pll\[0\].avmm.sv_xcvr_avmm_csr_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_plls.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_csr_common Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|alt_xcvr_csr_common:csr " "Elaborating entity \"alt_xcvr_csr_common\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|alt_xcvr_csr_common:csr\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" "csr" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_reset_control Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller " "Elaborating entity \"altera_xcvr_reset_control\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" "gen_embedded_reset.reset_controller" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" "g_pll.counter_pll_powerdown" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_ready" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_analogreset" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_xcvr_reset_control.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_merger Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_reconfig_bundle_merger:sv_reconfig_bundle_merger_inst " "Elaborating entity \"sv_reconfig_bundle_merger\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|sv_reconfig_bundle_merger:sv_reconfig_bundle_merger_inst\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" "sv_reconfig_bundle_merger_inst" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_pcs10gbaser Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map " "Elaborating entity \"csr_pcs10gbaser\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" "pcs_map" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303897989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_write_mux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_write_mux:wmux_rclr_errblk_cnt " "Elaborating entity \"csr_indexed_write_mux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_write_mux:wmux_rclr_errblk_cnt\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" "wmux_rclr_errblk_cnt" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303898009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_write_mux:wmux_rclr_errblk_cnt\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_write_mux:wmux_rclr_errblk_cnt\|csr_mux:o_narrow\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" "o_narrow" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303898026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_pcs_status " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_pcs_status\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" "mux_pcs_status" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303898061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_ber_cnt " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_ber_cnt\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" "mux_ber_cnt" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303898165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_ber_cnt\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_ber_cnt\|csr_mux:o_narrow\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" "o_narrow" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303898179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_errored_block_cnt " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_errored_block_cnt\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" "mux_errored_block_cnt" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303898198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_errored_block_cnt\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_errored_block_cnt\|csr_mux:o_narrow\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" "o_narrow" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/alt_xcvr_csr_selector.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303898211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_block_lock_latch " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_block_lock_latch\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" "mux_block_lock_latch" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/csr_pcs10gbaser.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303898230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_wait_generate:wait_gen " "Elaborating entity \"altera_wait_generate\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_wait_generate:wait_gen\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" "wait_gen" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/sv_xcvr_10gbaser_nr.sv" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303898286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_wait_generate:wait_gen\|alt_xcvr_resync:rst_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gbaser_phy:Eth_10gbaser_phy_inst\|altera_xcvr_10gbaser:eth_10gbaser_phy_inst\|sv_xcvr_10gbaser_nr:xv_xcvr_10gbaser_nr_inst\|altera_wait_generate:wait_gen\|alt_xcvr_resync:rst_sync\"" {  } { { "ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_wait_generate.v" "rst_sync" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/ipcore/Eth_10gbaser_phy/Eth_10gbaser_phy/altera_wait_generate.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303898304 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538303909055 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[1\].U_PLINE\|altera_eth_frame_decoder_pipeline_base:core\|data1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[1\].U_PLINE\|altera_eth_frame_decoder_pipeline_base:core\|data1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|pline_valid_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|pline_valid_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 66 " "Parameter WIDTH set to 66" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer00\|multcore:mult_core\|romout_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer00\|multcore:mult_core\|romout_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538303914088 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1538303914088 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1538303914088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303914387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914387 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538303914387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_41n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_41n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_41n1 " "Found entity 1: altsyncram_41n1" {  } { { "db/altsyncram_41n1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_41n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303914500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303914500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303914635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914635 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538303914635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qtm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qtm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qtm1 " "Found entity 1: altsyncram_qtm1" {  } { { "db/altsyncram_qtm1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_qtm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303914739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303914739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[1\].U_PLINE\|altera_eth_frame_decoder_pipeline_base:core\|altshift_taps:data1_rtl_0 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[1\].U_PLINE\|altera_eth_frame_decoder_pipeline_base:core\|altshift_taps:data1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303914994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[1\].U_PLINE\|altera_eth_frame_decoder_pipeline_base:core\|altshift_taps:data1_rtl_0 " "Instantiated megafunction \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_eth_frame_decoder_pipeline_stage:ST_PLINE_STAGE\[1\].U_PLINE\|altera_eth_frame_decoder_pipeline_base:core\|altshift_taps:data1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303914994 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538303914994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nq31 " "Found entity 1: shift_taps_nq31" {  } { { "db/shift_taps_nq31.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/shift_taps_nq31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303915074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303915074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tg1 " "Found entity 1: altsyncram_9tg1" {  } { { "db/altsyncram_9tg1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_9tg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303915239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303915239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qif " "Found entity 1: cntr_qif" {  } { { "db/cntr_qif.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/cntr_qif.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303915356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303915356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cac " "Found entity 1: cmpr_cac" {  } { { "db/cmpr_cac.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/cmpr_cac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303915458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303915458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d2h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d2h " "Found entity 1: cntr_d2h" {  } { { "db/cntr_d2h.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/cntr_d2h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303915567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303915567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|altshift_taps:pline_valid_1_rtl_0 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|altshift_taps:pline_valid_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303915705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|altshift_taps:pline_valid_1_rtl_0 " "Instantiated megafunction \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_crc:tx_eth_crc_inserter\|altshift_taps:pline_valid_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303915706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303915706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 66 " "Parameter \"WIDTH\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303915706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303915706 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538303915706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9c41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9c41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9c41 " "Found entity 1: shift_taps_9c41" {  } { { "db/shift_taps_9c41.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/shift_taps_9c41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303915807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303915807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jtg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jtg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jtg1 " "Found entity 1: altsyncram_jtg1" {  } { { "db/altsyncram_jtg1.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/altsyncram_jtg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303915949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303915949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer00\|multcore:mult_core\|altshift_taps:romout_rtl_0 " "Elaborated megafunction instantiation \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer00\|multcore:mult_core\|altshift_taps:romout_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303916199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer00\|multcore:mult_core\|altshift_taps:romout_rtl_0 " "Instantiated megafunction \"Eth_10g_top:Eth_10g_top_inst\|Eth_10g_mac:Eth_10g_mac_inst\|Eth_10gmac:Eth_10gmac_inst\|Eth_10gmac_0002:eth_10gmac_inst\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer00\|multcore:mult_core\|altshift_taps:romout_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303916199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303916199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303916199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538303916199 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538303916199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_6c81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_6c81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_6c81 " "Found entity 1: shift_taps_6c81" {  } { { "db/shift_taps_6c81.tdf" "" { Text "D:/FPGA/Ethernet/V2.8/Ethernet_10g/db/shift_taps_6c81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538303916283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303916283 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1538303917201 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "649 " "649 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1538303924781 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/Ethernet/V2.8/Ethernet_10g/output_files/Ethernet_10g.map.smsg " "Generated suppressed messages file D:/FPGA/Ethernet/V2.8/Ethernet_10g/output_files/Ethernet_10g.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303927358 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "36 0 3 0 0 " "Adding 36 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538303931138 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538303931138 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4916 " "Implemented 4916 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538303932437 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538303932437 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4703 " "Implemented 4703 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538303932437 ""} { "Info" "ICUT_CUT_TM_RAMS" "180 " "Implemented 180 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1538303932437 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1538303932437 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538303932437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5133 " "Peak virtual memory: 5133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538303932621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 30 18:38:52 2018 " "Processing ended: Sun Sep 30 18:38:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538303932621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538303932621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538303932621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538303932621 ""}
