WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500044 heartbeat IPC: 3.99994 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 28 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500045 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 28 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500045 (Simulation time: 0 hr 0 min 28 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 8478091 heartbeat IPC: 1.67279 cumulative IPC: 1.67279 (Simulation time: 0 hr 1 min 21 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 14536699 heartbeat IPC: 1.65055 cumulative IPC: 1.6616 (Simulation time: 0 hr 2 min 16 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 20592449 heartbeat IPC: 1.65133 cumulative IPC: 1.65816 (Simulation time: 0 hr 3 min 12 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 26683916 heartbeat IPC: 1.64165 cumulative IPC: 1.654 (Simulation time: 0 hr 4 min 8 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 32809830 heartbeat IPC: 1.63241 cumulative IPC: 1.64964 (Simulation time: 0 hr 5 min 6 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 30309790 cumulative IPC: 1.64964 (Simulation time: 0 hr 5 min 6 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 30309790 (Simulation time: 0 hr 5 min 6 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/trigger/benchs/623.xalancbmk_s-165B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.64964 instructions: 50000000 cycles: 30309790
CPU 0 Branch Prediction Accuracy: 96.5202% MPKI: 9.70451 Average ROB Occupancy at Mispredict: 53.3974
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.70451
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     755477  HIT:     733772  MISS:      21705
LLC LOAD         ACCESS:     754842  HIT:     733358  MISS:      21484
LLC RFO          ACCESS:        263  HIT:         91  MISS:        172
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:        317  HIT:        317  MISS:          0
LLC TRANSLATION  ACCESS:         55  HIT:          6  MISS:         49
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 86.047 cycles
cpu0_DTLB TOTAL       ACCESS:   14315337  HIT:   14209279  MISS:     106058
cpu0_DTLB LOAD         ACCESS:   14315337  HIT:   14209279  MISS:     106058
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 1.56224 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   14808291  HIT:   11018220  MISS:    3790071
cpu0_L1D LOAD         ACCESS:   14151950  HIT:   10363557  MISS:    3788393
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:     656260  HIT:     654663  MISS:       1597
cpu0_L1D TRANSLATION  ACCESS:         81  HIT:          0  MISS:         81
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.21272 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     951626  HIT:     196163  MISS:     755463
cpu0_L2C LOAD         ACCESS:     950903  HIT:     196062  MISS:     754841
cpu0_L2C RFO          ACCESS:        280  HIT:         17  MISS:        263
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        383  HIT:         79  MISS:        304
cpu0_L2C TRANSLATION  ACCESS:         60  HIT:          5  MISS:         55
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 22.493 cycles
cpu0_STLB TOTAL       ACCESS:      17493  HIT:      17433  MISS:         60
cpu0_STLB LOAD         ACCESS:      17493  HIT:      17433  MISS:         60
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 427.784 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      17749
  ROW_BUFFER_MISS:       3956
 AVG DBUS CONGESTED CYCLE:    3.72685
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         20  FULL:          0

