Analysis & Elaboration report for riscv_single_cycle_processor
Mon Jan 01 00:55:37 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |data_memory_controller
  5. Parameter Settings for User Entity Instance: set_assc_cache:cache_memory_obj
  6. Parameter Settings for User Entity Instance: data_memory_for_cache:data_memory_obj
  7. Analysis & Elaboration Settings
  8. Analysis & Elaboration Messages
  9. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Mon Jan 01 00:55:37 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; riscv_single_cycle_processor                ;
; Top-level Entity Name              ; data_memory_controller                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |data_memory_controller ;
+-----------------+-------+--------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                         ;
+-----------------+-------+--------------------------------------------------------------+
; ADDR_WIDTH      ; 32    ; Signed Integer                                               ;
; DATA_WIDTH      ; 32    ; Signed Integer                                               ;
; NUM_MEM_BYTES   ; 256   ; Signed Integer                                               ;
; CACHE_LINE_SIZE ; 16    ; Signed Integer                                               ;
; MEM_ADDR_WIDTH  ; 4     ; Signed Integer                                               ;
+-----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: set_assc_cache:cache_memory_obj ;
+-----------------+-------+----------------------------------------------------+
; Parameter Name  ; Value ; Type                                               ;
+-----------------+-------+----------------------------------------------------+
; ADDR_WIDTH      ; 32    ; Signed Integer                                     ;
; DATA_WIDTH      ; 32    ; Signed Integer                                     ;
; CACHE_LINE_SIZE ; 16    ; Signed Integer                                     ;
; NUM_MEM_BYTES   ; 256   ; Signed Integer                                     ;
; NUM_CACHE_LINES ; 8     ; Signed Integer                                     ;
; CACHE_SET_SIZE  ; 2     ; Signed Integer                                     ;
; MEM_ADDR_WIDTH  ; 4     ; Signed Integer                                     ;
+-----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory_for_cache:data_memory_obj ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; LINE_SIZE      ; 16    ; Signed Integer                                            ;
; BYTE_COUNT     ; 256   ; Signed Integer                                            ;
; LINE_COUNT     ; 16    ; Signed Integer                                            ;
; ADDR_SIZE      ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                          ;
+------------------------------------------------------------------+------------------------+------------------------------+
; Option                                                           ; Setting                ; Default Value                ;
+------------------------------------------------------------------+------------------------+------------------------------+
; Top-level entity name                                            ; data_memory_controller ; riscv_single_cycle_processor ;
; Family name                                                      ; Cyclone IV E           ; Cyclone V                    ;
; Maximum processors allowed for parallel compilation              ; All                    ;                              ;
; Verilog Show LMF Mapping Messages                                ; Off                    ;                              ;
; Verilog Version                                                  ; SystemVerilog_2005     ; Verilog_2001                 ;
; Use smart compilation                                            ; Off                    ; Off                          ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                     ; On                           ;
; Enable compact report table                                      ; Off                    ; Off                          ;
; Restructure Multiplexers                                         ; Auto                   ; Auto                         ;
; Create Debugging Nodes for IP Cores                              ; Off                    ; Off                          ;
; Preserve fewer node names                                        ; On                     ; On                           ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                 ; Enable                       ;
; VHDL Version                                                     ; VHDL_1993              ; VHDL_1993                    ;
; State Machine Processing                                         ; Auto                   ; Auto                         ;
; Safe State Machine                                               ; Off                    ; Off                          ;
; Extract Verilog State Machines                                   ; On                     ; On                           ;
; Extract VHDL State Machines                                      ; On                     ; On                           ;
; Ignore Verilog initial constructs                                ; Off                    ; Off                          ;
; Iteration limit for constant Verilog loops                       ; 5000                   ; 5000                         ;
; Iteration limit for non-constant Verilog loops                   ; 250                    ; 250                          ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                     ; On                           ;
; Infer RAMs from Raw Logic                                        ; On                     ; On                           ;
; Parallel Synthesis                                               ; On                     ; On                           ;
; DSP Block Balancing                                              ; Auto                   ; Auto                         ;
; NOT Gate Push-Back                                               ; On                     ; On                           ;
; Power-Up Don't Care                                              ; On                     ; On                           ;
; Remove Redundant Logic Cells                                     ; Off                    ; Off                          ;
; Remove Duplicate Registers                                       ; On                     ; On                           ;
; Ignore CARRY Buffers                                             ; Off                    ; Off                          ;
; Ignore CASCADE Buffers                                           ; Off                    ; Off                          ;
; Ignore GLOBAL Buffers                                            ; Off                    ; Off                          ;
; Ignore ROW GLOBAL Buffers                                        ; Off                    ; Off                          ;
; Ignore LCELL Buffers                                             ; Off                    ; Off                          ;
; Ignore SOFT Buffers                                              ; On                     ; On                           ;
; Limit AHDL Integers to 32 Bits                                   ; Off                    ; Off                          ;
; Optimization Technique                                           ; Balanced               ; Balanced                     ;
; Carry Chain Length                                               ; 70                     ; 70                           ;
; Auto Carry Chains                                                ; On                     ; On                           ;
; Auto Open-Drain Pins                                             ; On                     ; On                           ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                    ; Off                          ;
; Auto ROM Replacement                                             ; On                     ; On                           ;
; Auto RAM Replacement                                             ; On                     ; On                           ;
; Auto DSP Block Replacement                                       ; On                     ; On                           ;
; Auto Shift Register Replacement                                  ; Auto                   ; Auto                         ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                   ; Auto                         ;
; Auto Clock Enable Replacement                                    ; On                     ; On                           ;
; Strict RAM Replacement                                           ; Off                    ; Off                          ;
; Allow Synchronous Control Signals                                ; On                     ; On                           ;
; Force Use of Synchronous Clear Signals                           ; Off                    ; Off                          ;
; Auto RAM Block Balancing                                         ; On                     ; On                           ;
; Auto RAM to Logic Cell Conversion                                ; Off                    ; Off                          ;
; Auto Resource Sharing                                            ; Off                    ; Off                          ;
; Allow Any RAM Size For Recognition                               ; Off                    ; Off                          ;
; Allow Any ROM Size For Recognition                               ; Off                    ; Off                          ;
; Allow Any Shift Register Size For Recognition                    ; Off                    ; Off                          ;
; Use LogicLock Constraints during Resource Balancing              ; On                     ; On                           ;
; Ignore translate_off and synthesis_off directives                ; Off                    ; Off                          ;
; Timing-Driven Synthesis                                          ; On                     ; On                           ;
; Report Parameter Settings                                        ; On                     ; On                           ;
; Report Source Assignments                                        ; On                     ; On                           ;
; Report Connectivity Checks                                       ; On                     ; On                           ;
; Ignore Maximum Fan-Out Assignments                               ; Off                    ; Off                          ;
; Synchronization Register Chain Length                            ; 2                      ; 2                            ;
; Power Optimization During Synthesis                              ; Normal compilation     ; Normal compilation           ;
; HDL message level                                                ; Level2                 ; Level2                       ;
; Suppress Register Optimization Related Messages                  ; Off                    ; Off                          ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                   ; 5000                         ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                   ; 5000                         ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                    ; 100                          ;
; Clock MUX Protection                                             ; On                     ; On                           ;
; Auto Gated Clock Conversion                                      ; Off                    ; Off                          ;
; Block Design Naming                                              ; Auto                   ; Auto                         ;
; SDC constraint protection                                        ; Off                    ; Off                          ;
; Synthesis Effort                                                 ; Auto                   ; Auto                         ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                     ; On                           ;
; Pre-Mapping Resynthesis Optimization                             ; Off                    ; Off                          ;
; Analysis & Synthesis Message Level                               ; Medium                 ; Medium                       ;
; Disable Register Merging Across Hierarchies                      ; Auto                   ; Auto                         ;
; Resource Aware Inference For Block RAM                           ; On                     ; On                           ;
+------------------------------------------------------------------+------------------------+------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jan 01 00:55:19 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_single_cycle_processor -c riscv_single_cycle_processor --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file data_memory_for_cache.sv
    Info (12023): Found entity 1: data_memory_for_cache File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/data_memory_for_cache.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file forwarding_unit.sv
    Info (12023): Found entity 1: forwarding_unit File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/forwarding_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/alu.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file simulation/alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/alu_tb.sv Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file controls.sv
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/regfile.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file simulation/regfile_tb.sv
    Info (12023): Found entity 1: regfile_tb File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/regfile_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file immgen.sv
    Info (12023): Found entity 1: immgen File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/immgen.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file simulation/immgen_tb.sv
    Info (12023): Found entity 1: immgen_tb File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/immgen_tb.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.sv
    Info (12023): Found entity 1: data_memory File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/data_memory.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file simulation/data_memory_tb.sv
    Info (12023): Found entity 1: data_memory_tb File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/data_memory_tb.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file pccalc.sv
    Info (12023): Found entity 1: pccalc File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/pccalc.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file simulation/pccalc_tb.sv
    Info (12023): Found entity 1: pccalc_tb File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/pccalc_tb.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file mux3.sv
    Info (12023): Found entity 1: mux3 File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/mux3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inst_memory.sv
    Info (12023): Found entity 1: inst_memory File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/inst_memory.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/counter.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file simulation/counter_tb.sv
    Info (12023): Found entity 1: counter_tb File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/counter_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file riscv_single_cycle_processor.sv
    Info (12023): Found entity 1: riscv_single_cycle_processor File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_single_cycle_processor.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file simulation/top_tb.sv
    Info (12023): Found entity 1: top_tb File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/top_tb.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file datapath_mem.sv
    Info (12023): Found entity 1: datapath_mem File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/datapath_mem.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fetch.sv
    Info (12023): Found entity 1: fetch File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/fetch.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file decode.sv
    Info (12023): Found entity 1: decode File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/decode.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file execute.sv
    Info (12023): Found entity 1: execute File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/execute.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file memory.sv
    Info (12023): Found entity 1: memory File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/memory.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file writeback.sv
    Info (12023): Found entity 1: writeback File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/writeback.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file riscv_pipelined_processor.sv
    Info (12023): Found entity 1: riscv_pipelined_processor File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_pipelined_processor.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file set_assc_cache.sv
    Info (12023): Found entity 1: set_assc_cache File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/set_assc_cache.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file data_memory_controller.sv
    Info (12023): Found entity 1: data_memory_controller File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/data_memory_controller.sv Line: 2
Info (12127): Elaborating entity "data_memory_controller" for the top level hierarchy
Info (12128): Elaborating entity "set_assc_cache" for hierarchy "set_assc_cache:cache_memory_obj" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/data_memory_controller.sv Line: 44
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cache" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "tag_store" into its bus
Info (12128): Elaborating entity "data_memory_for_cache" for hierarchy "data_memory_for_cache:data_memory_obj" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/data_memory_controller.sv Line: 47
Info (144001): Generated suppressed messages file C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/output_files/riscv_single_cycle_processor.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4789 megabytes
    Info: Processing ended: Mon Jan 01 00:55:37 2024
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:30


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/output_files/riscv_single_cycle_processor.map.smsg.


