# Computer-Architecture-lab

This repo contains projects I worked on, ragarding computer architecture subject. Specific tasks are below.

All codes are written by myself from scratch, only given CPU module port specifications.




<List>
 
1. CPU project (worked on during 'Computer Organization' course, Fall 2021) 
 
 - Single-cycle, Multi-cycle & FSM-controlled, Pipelined CPU executing full tsc ISA
 
2. Memory project - (worked on during 'Computer Organization' course, Fall 2021) 
 
 - Cache, DMA(Direct memory access) implemented CPU (to be updated)
