{:input (genetic.crossover/dumb-crossover 552386897 (genetic.mutation/change-constant-value 1290520998 (genetic.mutation/change-constant-value 1006620847 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))) (genetic.mutation/change-constant-value 1290520998 (genetic.mutation/change-constant-value 1006620847 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_18, wire1_40, \\wire:missing_edge , \\wire23_31_:missing );\n  wire \\:missing_edge ;\n  output wire0_18;\n  wire wire0_18;\n  wire \\wire11_:missing ;\n  wire \\wire13_:missing_2 ;\n  wire wire18_40;\n  wire wire19;\n  output wire1_40;\n  wire wire1_40;\n  wire wire21;\n  input \\wire23_31_:missing ;\n  wire \\wire23_31_:missing ;\n  wire \\wire25_41_44_:missing_45 ;\n  wire wire26_32;\n  wire wire26_40;\n  wire wire28_35;\n  wire wire28_36;\n  wire wire29_36;\n  wire wire29_43;\n  wire \\wire2_:missing_19 ;\n  wire wire30_38_47;\n  wire wire30_46;\n  wire \\wire31_:missing ;\n  wire wire32_33;\n  wire wire34_35_37_39;\n  wire wire34_35_37_41;\n  wire wire35_11;\n  wire wire35_16;\n  wire \\wire35_17_:missing_21 ;\n  wire \\wire35_31_:missing ;\n  wire wire35_32;\n  wire wire35_42;\n  wire wire35_9;\n  wire \\wire35_9_:missing ;\n  wire \\wire35_:missing_10 ;\n  wire wire36_38_42;\n  wire wire37_38;\n  wire wire3_11;\n  wire wire3_40;\n  wire wire44;\n  wire wire45;\n  wire wire4_40;\n  wire \\wire4_:missing ;\n  wire wire5_20;\n  wire \\wire5_:missing ;\n  wire wire6_12;\n  wire wire6_13;\n  wire wire7_13;\n  wire \\wire7_:missing ;\n  wire \\wire8_40_:missing ;\n  wire \\wire8_:missing ;\n  wire wire9_15;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_12_14_15 ;\n  wire \\wire:missing_12_14_41 ;\n  wire \\wire:missing_40_22 ;\n  wire \\wire:missing_47 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire3_11 = 2'h1 >> wire3_40;\n  assign wire6_12 = 4'h8 >> { \\wire:missing_12_14_41 , \\wire:missing_12_14_15  };\n  assign wire7_13 = 4'h6 >> { wire6_13, \\wire13_:missing_2  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_12_14_41 , \\wire:missing_12_14_15  };\n  assign wire21 = 2'hx >> \\wire35_17_:missing_21 ;\n  assign \\wire4_:missing  = 2'h1 >> wire4_40;\n  assign wire26_32 = 2'h1 >> wire26_40;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire28_36 = 2'h1 >> wire28_35;\n  assign wire29_43 = 2'h1 >> wire29_36;\n  assign wire30_46 = 2'h1 >> wire30_38_47;\n  assign \\wire31_:missing  = 4'h2 >> { \\wire35_31_:missing , \\wire23_31_:missing  };\n  assign wire32_33 = 4'h8 >> { wire26_32, wire35_32 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire32_33 };\n  assign \\wire:missing_edge  = 4'h2 >> { wire34_35_37_39, wire34_35_37_41 };\n  assign \\wire5_:missing  = 2'h1 >> wire5_20;\n  assign \\wire35_:missing_10  = 4'h8 >> { wire34_35_37_39, wire34_35_37_41 };\n  assign wire29_36 = 4'h6 >> { wire28_36, wire36_38_42 };\n  assign wire37_38 = 4'h8 >> { wire34_35_37_39, wire34_35_37_41 };\n  assign wire30_38_47 = 4'h8 >> { wire36_38_42, wire37_38 };\n  assign wire6_13 = 2'h1 >> wire6_12;\n  assign wire45 = 2'hx >> \\wire25_41_44_:missing_45 ;\n  assign \\wire7_:missing  = 2'h1 >> wire7_13;\n  assign \\wire8_:missing  = 2'h1 >> \\wire8_40_:missing ;\n  assign wire9_15 = 4'h6 >> { \\wire35_9_:missing , wire35_9 };\n  assign \\wire:missing_10  = 4'h8 >> { \\wire35_:missing_10 , \\wire35_:missing_10  };\n  assign \\wire11_:missing  = 4'h8 >> { wire3_11, wire35_11 };\n  assign \\wire2_:missing_19  = 1'h1;\n  assign \\wire25_41_44_:missing_45  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_47  = wire30_38_47;\n  assign \\wire:missing_edge  = wire30_46;\n  assign wire44 = \\wire25_41_44_:missing_45 ;\n  assign \\wire:missing_edge  = wire29_43;\n  assign wire36_38_42 = wire35_42;\n  assign \\wire:missing_12_14_41  = \\wire25_41_44_:missing_45 ;\n  assign wire1_40 = \\wire:missing_edge ;\n  assign wire34_35_37_39 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_40_22 ;\n  assign wire5_20 = \\wire:missing_edge ;\n  assign wire19 = \\wire2_:missing_19 ;\n  assign wire0_18 = wire18_40;\n  assign \\wire:missing_edge  = \\wire35_17_:missing_21 ;\n  assign \\wire:missing_edge  = wire35_16;\n  assign \\wire:missing_12_14_15  = wire9_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:3.1-108.10\" *)\nmodule postsynth(wire0_18, wire1_40, \\wire:missing_edge , \\wire23_31_:missing );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:5.10-5.18\" *)\n  output wire0_18;\n  wire wire0_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:9.8-9.17\" *)\n  wire wire18_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:10.8-10.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:11.10-11.18\" *)\n  output wire1_40;\n  wire wire1_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:14.9-14.28\" *)\n  input \\wire23_31_:missing ;\n  wire \\wire23_31_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:16.8-16.33\" *)\n  wire \\wire25_41_44_:missing_45 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:17.8-17.17\" *)\n  wire wire26_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:18.8-18.17\" *)\n  wire wire26_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:19.8-19.17\" *)\n  wire wire28_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:20.8-20.17\" *)\n  wire wire28_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:21.8-21.17\" *)\n  wire wire29_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:22.8-22.17\" *)\n  wire wire29_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:23.8-23.26\" *)\n  wire \\wire2_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:24.8-24.20\" *)\n  wire wire30_38_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:25.8-25.17\" *)\n  wire wire30_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:27.8-27.17\" *)\n  wire wire32_33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:28.8-28.23\" *)\n  wire wire34_35_37_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:29.8-29.23\" *)\n  wire wire34_35_37_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:31.8-31.17\" *)\n  wire wire35_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:32.8-32.30\" *)\n  wire \\wire35_17_:missing_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:34.8-34.17\" *)\n  wire wire35_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:35.8-35.17\" *)\n  wire wire35_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:36.8-36.16\" *)\n  wire wire35_9;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:37.8-37.26\" *)\n  wire \\wire35_9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:39.8-39.20\" *)\n  wire wire36_38_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:40.8-40.17\" *)\n  wire wire37_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:43.8-43.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:44.8-44.14\" *)\n  wire wire45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:47.8-47.16\" *)\n  wire wire5_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:55.8-55.16\" *)\n  wire wire9_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:57.8-57.30\" *)\n  wire \\wire:missing_12_14_15 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:58.8-58.30\" *)\n  wire \\wire:missing_12_14_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:59.8-59.27\" *)\n  wire \\wire:missing_40_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:60.8-60.24\" *)\n  wire \\wire:missing_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/962AB61C.v:61.10-61.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_18 = 1'hx;\n  assign wire18_40 = 1'hx;\n  assign wire19 = 1'h1;\n  assign wire1_40 = 1'hx;\n  assign \\wire25_41_44_:missing_45  = 1'h1;\n  assign wire26_32 = 1'hx;\n  assign wire26_40 = 1'hx;\n  assign wire28_35 = 1'hx;\n  assign wire28_36 = 1'hx;\n  assign wire29_36 = 1'hx;\n  assign wire29_43 = 1'hx;\n  assign \\wire2_:missing_19  = 1'h1;\n  assign wire30_38_47 = 1'hx;\n  assign wire30_46 = 1'hx;\n  assign wire32_33 = 1'hx;\n  assign wire34_35_37_39 = 1'hx;\n  assign wire34_35_37_41 = 1'hx;\n  assign wire35_16 = 1'hx;\n  assign \\wire35_17_:missing_21  = 1'hx;\n  assign wire35_32 = 1'hx;\n  assign wire35_42 = 1'hx;\n  assign wire35_9 = 1'hx;\n  assign \\wire35_9_:missing  = 1'hx;\n  assign wire36_38_42 = 1'hx;\n  assign wire37_38 = 1'hx;\n  assign wire44 = 1'h1;\n  assign wire45 = 1'hx;\n  assign wire5_20 = 1'hx;\n  assign wire9_15 = 1'hx;\n  assign \\wire:missing_12_14_15  = 1'hx;\n  assign \\wire:missing_12_14_41  = 1'h1;\n  assign \\wire:missing_40_22  = 1'hx;\n  assign \\wire:missing_47  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  3:49:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr/src/top.v'.\nSBY  3:49:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] Copy '/tmp/fuzzmount2DDF5D8C/962AB61C.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr/src/962AB61C.v'.\nSBY  3:49:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] Copy '/tmp/fuzzmount2DDF5D8C/962AB61C.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr/src/962AB61C.post.v'.\nSBY  3:49:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] engine_0: abc pdr\nSBY  3:49:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:66$26 ($shr)\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:70$30 ($shr)\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:72$32 ($shr)\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:73$33 ($shr)\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:76$36 ($shr)\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:77$37 ($shr)\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: Warning: Wire presynth.\\wire0_18 is used but has no driver.\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: Warning: Wire presynth.\\wire35_9_:missing is used but has no driver.\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: Warning: Wire presynth.\\wire35_9 is used but has no driver.\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: Warning: Wire presynth.\\wire36_38_42 is used but has no driver.\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: Warning: Wire presynth.\\wire34_35_37_41 is used but has no driver.\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: Warning: Wire presynth.\\wire35_32 is used but has no driver.\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: Warning: Wire presynth.\\wire28_35 is used but has no driver.\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: Warning: Wire presynth.\\wire26_40 is used but has no driver.\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: Warning: found logic loop in module presynth:\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:70$30 ($shr)\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: wire \\wire:missing_edge\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: Warning: found logic loop in module presynth:\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:73$33 ($shr)\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:81$41 ($shr)\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:82$42 ($shr)\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: wire \\wire30_38_47\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: wire \\wire37_38\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: wire \\wire:missing_edge\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: Warning: found logic loop in module presynth:\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:76$36 ($shr)\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: wire \\wire:missing_edge\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: Warning: found logic loop in module presynth:\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:77$37 ($shr)\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: wire \\wire:missing_edge\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] base: finished (returncode=0)\nSBY  3:49:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:66$26 ($shr)\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:70$30 ($shr)\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:72$32 ($shr)\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:73$33 ($shr)\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:76$36 ($shr)\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:77$37 ($shr)\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: Warning: Wire presynth.\\wire0_18 is used but has no driver.\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: Warning: Wire presynth.\\wire35_9_:missing is used but has no driver.\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: Warning: Wire presynth.\\wire35_9 is used but has no driver.\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: Warning: Wire presynth.\\wire36_38_42 is used but has no driver.\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: Warning: Wire presynth.\\wire34_35_37_41 is used but has no driver.\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: Warning: Wire presynth.\\wire35_32 is used but has no driver.\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: Warning: Wire presynth.\\wire28_35 is used but has no driver.\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: Warning: Wire presynth.\\wire26_40 is used but has no driver.\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: Warning: found logic loop in module presynth:\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:70$30 ($shr)\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: wire \\wire:missing_edge\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: Warning: found logic loop in module presynth:\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:73$33 ($shr)\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:81$41 ($shr)\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:82$42 ($shr)\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: wire \\wire30_38_47\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: wire \\wire37_38\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: wire \\wire:missing_edge\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: Warning: found logic loop in module presynth:\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:76$36 ($shr)\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: wire \\wire:missing_edge\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: Warning: found logic loop in module presynth:\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: cell $shr$/tmp/fuzzmount2DDF5D8C/962AB61C.v:77$37 ($shr)\nSBY  3:49:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: wire \\wire:missing_edge\nSBY  3:49:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] aig: finished (returncode=0)\nSBY  3:49:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:49:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:49:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] engine_0: Warning: The network has no constraints.\nSBY  3:49:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:49:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] engine_0: finished (returncode=0)\nSBY  3:49:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] engine_0: Status returned by engine: FAIL\nSBY  3:49:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  3:49:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:49:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:49:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr'.\nSBY  3:49:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpw9q0hfrr] DONE (FAIL, rc=2)\n", :err ""}}}