

================================================================
== Vivado HLS Report for 'Stream2Mem'
================================================================
* Date:           Thu May  7 18:29:35 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        lfcW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.38|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   24|   24|   24|   24|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   17|   17|         3|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (tmp)
	4  / (!tmp)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 3.40ns
ST_1: tmp_2_read (5)  [1/1] 0.00ns
:0  %tmp_2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tmp_2)

ST_1: out_V3_read (6)  [1/1] 0.00ns
:1  %out_V3_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %out_V3)

ST_1: tmp_5_cast (9)  [1/1] 0.00ns
:4  %tmp_5_cast = zext i32 %tmp_2_read to i62

ST_1: out_V3_cast8 (10)  [1/1] 0.00ns
:5  %out_V3_cast8 = zext i61 %out_V3_read to i62

ST_1: sum1 (11)  [1/1] 3.40ns
:6  %sum1 = add i62 %out_V3_cast8, %tmp_5_cast


 <State 2>: 4.38ns
ST_2: StgValue_16 (7)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: StgValue_17 (8)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i64* %out_V, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 256, [8 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)

ST_2: sum1_cast (12)  [1/1] 0.00ns
:7  %sum1_cast = zext i62 %sum1 to i64

ST_2: out_V_addr (13)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
:8  %out_V_addr = getelementptr i64* %out_V, i64 %sum1_cast

ST_2: out_V_addr_wr_req (14)  [1/1] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
:9  %out_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %out_V_addr, i32 16)

ST_2: StgValue_21 (15)  [1/1] 1.57ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:153
:10  br label %1


 <State 3>: 1.91ns
ST_3: i (17)  [1/1] 0.00ns
:0  %i = phi i5 [ 0, %0 ], [ %i_1, %2 ]

ST_3: tmp (18)  [1/1] 1.91ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:153
:1  %tmp = icmp eq i5 %i, -16

ST_3: i_1 (19)  [1/1] 1.72ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:153
:2  %i_1 = add i5 %i, 1

ST_3: StgValue_25 (20)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:153
:3  br i1 %tmp, label %3, label %2


 <State 4>: 1.00ns
ST_4: tmp_V (25)  [1/1] 1.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:155
:3  %tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)


 <State 5>: 4.38ns
ST_5: empty (22)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_5: tmp_4 (23)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:153
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str21)

ST_5: StgValue_29 (24)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:154
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

ST_5: StgValue_30 (26)  [1/1] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
:4  call void @_ssdm_op_Write.m_axi.i64P(i64* %out_V_addr, i64 %tmp_V, i8 -1)

ST_5: empty_464 (27)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:157
:5  %empty_464 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str21, i32 %tmp_4)

ST_5: StgValue_32 (28)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:153
:6  br label %1


 <State 6>: 4.38ns
ST_6: out_V_addr_wr_resp (30)  [5/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)


 <State 7>: 4.38ns
ST_7: out_V_addr_wr_resp (30)  [4/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)


 <State 8>: 4.38ns
ST_8: out_V_addr_wr_resp (30)  [3/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)


 <State 9>: 4.38ns
ST_9: out_V_addr_wr_resp (30)  [2/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)


 <State 10>: 4.38ns
ST_10: out_V_addr_wr_resp (30)  [1/5] 4.38ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156
:0  %out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %out_V_addr)

ST_10: StgValue_38 (31)  [1/1] 0.00ns  loc: /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:158
:1  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	wire read on port 'tmp_2' [5]  (0 ns)
	'add' operation ('sum1') [11]  (3.4 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	'getelementptr' operation ('out_V_addr', /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156) [13]  (0 ns)
	bus request on port 'out_V' (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156) [14]  (4.38 ns)

 <State 3>: 1.91ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:153) [17]  (0 ns)
	'icmp' operation ('tmp', /home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:153) [18]  (1.91 ns)

 <State 4>: 1ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:155) [25]  (1 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	bus write on port 'out_V' (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156) [26]  (4.38 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	bus access on port 'out_V' (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156) [30]  (4.38 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	bus access on port 'out_V' (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156) [30]  (4.38 ns)

 <State 8>: 4.38ns
The critical path consists of the following:
	bus access on port 'out_V' (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156) [30]  (4.38 ns)

 <State 9>: 4.38ns
The critical path consists of the following:
	bus access on port 'out_V' (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156) [30]  (4.38 ns)

 <State 10>: 4.38ns
The critical path consists of the following:
	bus access on port 'out_V' (/home/jf2715/BNN-PYNQ/bnn/src//library/finn-hlslib/dma.h:156) [30]  (4.38 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
