{"vcs1":{"timestamp_begin":1681510017.343462780, "rt":0.78, "ut":0.11, "st":0.12}}
{"vcselab":{"timestamp_begin":1681510018.163107003, "rt":1.14, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681510019.330629269, "rt":0.64, "ut":0.06, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681510017.047667704}
{"VCS_COMP_START_TIME": 1681510017.047667704}
{"VCS_COMP_END_TIME": 1681510020.593383865}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337600}}
{"stitch_vcselab": {"peak_mem": 222628}}
