// Seed: 4058591712
module module_0;
  always @(posedge 'h0 or posedge -1);
  logic [1 : 1] id_1;
  module_2 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_1 #(
    parameter id_2 = 32'd59,
    parameter id_3 = 32'd63
) (
    input wor id_0,
    output wire id_1,
    input wand _id_2,
    input tri _id_3,
    output supply0 id_4
);
  assign id_4 = id_3;
  module_0 modCall_1 ();
  wire [id_2 : id_3] id_6;
  parameter id_7 = (1);
  logic id_8, id_9;
endmodule
program module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
endprogram
