// Seed: 1510472298
module module_0 (
    input wand id_0,
    input uwire id_1,
    output supply1 id_2,
    input uwire id_3,
    output wire id_4,
    input tri0 id_5,
    input wand id_6,
    input tri0 id_7,
    input tri0 id_8,
    input tri1 id_9
);
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output supply1 id_2,
    input tri id_3
    , id_8,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 id_6
);
  wire id_9;
  wire id_10;
  wire id_11;
  and (id_1, id_10, id_12, id_9, id_3, id_4, id_5);
  wire id_12;
  module_0(
      id_4, id_3, id_2, id_4, id_1, id_4, id_4, id_6, id_5, id_0
  );
endmodule
