
leather_gauge_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019e10  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000570  08019fe0  08019fe0  0001afe0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a550  0801a550  0001c0fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801a550  0801a550  0001b550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801a558  0801a558  0001c0fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801a558  0801a558  0001b558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801a55c  0801a55c  0001b55c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000fc  20000000  0801a560  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001720c  200000fc  0801a65c  0001c0fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20017308  0801a65c  0001c308  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001c0fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000a221c  00000000  00000000  0001c12c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00016210  00000000  00000000  000be348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003950  00000000  00000000  000d4558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000284b  00000000  00000000  000d7ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0004472c  00000000  00000000  000da6f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0007d449  00000000  00000000  0011ee1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd206  00000000  00000000  0019c268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0029946e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b6f8  00000000  00000000  002994b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000133  00000000  00000000  002a4bac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000fc 	.word	0x200000fc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08019fc8 	.word	0x08019fc8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000100 	.word	0x20000100
 800020c:	08019fc8 	.word	0x08019fc8

08000210 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000210:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 8000212:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000216:	4919      	ldr	r1, [pc, #100]	@ (800027c <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 8000218:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 800021c:	4818      	ldr	r0, [pc, #96]	@ (8000280 <__tx_DBGHandler+0x8>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800021e:	4917      	ldr	r1, [pc, #92]	@ (800027c <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000220:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000222:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000224:	4817      	ldr	r0, [pc, #92]	@ (8000284 <__tx_DBGHandler+0xc>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000226:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000228:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 800022c:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 800022e:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000232:	4915      	ldr	r1, [pc, #84]	@ (8000288 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 8000234:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000236:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 800023a:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 800023c:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000240:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000244:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000248:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800024c:	490f      	ldr	r1, [pc, #60]	@ (800028c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 800024e:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000252:	4770      	bx	lr

08000254 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000254:	f7ff bffe 	b.w	8000254 <__tx_BadHandler>

08000258 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000258:	f7ff bffe 	b.w	8000258 <__tx_HardfaultHandler>

0800025c <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800025c:	f7ff bffe 	b.w	800025c <__tx_SVCallHandler>

08000260 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000260:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000262:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000266:	4770      	bx	lr

08000268 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000268:	b501      	push	{r0, lr}
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800026a:	f000 f899 	bl	80003a0 <_tx_timer_interrupt>
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800026e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000272:	4770      	bx	lr

08000274 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000274:	f7ff bffe 	b.w	8000274 <__tx_NMIHandler>

08000278 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000278:	f7ff bffe 	b.w	8000278 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800027c:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000280:	200159d8 	.word	0x200159d8
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000284:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 8000288:	001b773f 	.word	0x001b773f
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800028c:	40ff0000 	.word	0x40ff0000

08000290 <_tx_thread_interrupt_control>:
#ifdef TX_PORT_USE_BASEPRI
    MRS     r1, BASEPRI                         // Pickup current interrupt posture
    MSR     BASEPRI, r0                         // Apply the new interrupt posture
    MOV     r0, r1                              // Transfer old to return register
#else
    MRS     r1, PRIMASK                         // Pickup current interrupt lockout
 8000290:	f3ef 8110 	mrs	r1, PRIMASK
    MSR     PRIMASK, r0                         // Apply the new interrupt lockout
 8000294:	f380 8810 	msr	PRIMASK, r0
    MOV     r0, r1                              // Transfer old to return register
 8000298:	4608      	mov	r0, r1
#endif
    BX      lr                                  // Return to caller
 800029a:	4770      	bx	lr
 800029c:	0000      	movs	r0, r0
	...

080002a0 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 80002a0:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80002a4:	4a2a      	ldr	r2, [pc, #168]	@ (8000350 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 80002a6:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 80002a8:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 80002ac:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80002b0:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 80002b4:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 80002b6:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 80002ba:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 80002be:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 80002c2:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 80002c6:	f3bf 8f6f 	isb	sy

080002ca <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 80002ca:	e7fe      	b.n	80002ca <__tx_wait_here>

080002cc <PendSV_Handler>:
    BL      _tx_execution_thread_exit               // Call the thread exit function
    POP     {r0, lr}                                // Recover LR
    CPSIE   i                                       // Enable interrupts
#endif

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80002cc:	4821      	ldr	r0, [pc, #132]	@ (8000354 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80002ce:	4a22      	ldr	r2, [pc, #136]	@ (8000358 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 80002d0:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 80002d4:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 80002d6:	b191      	cbz	r1, 80002fe <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 80002d8:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 80002da:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 80002de:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80002e2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80002e6:	d101      	bne.n	80002ec <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80002e8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080002ec <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002ec:	4c1b      	ldr	r4, [pc, #108]	@ (800035c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80002ee:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80002f2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80002f4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80002f8:	b10d      	cbz	r5, 80002fe <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80002fa:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80002fc:	6023      	str	r3, [r4, #0]

080002fe <__tx_ts_new>:

__tx_ts_new:

    /* Now we are looking for a new thread to execute!  */

    CPSID   i                                       // Disable interrupts
 80002fe:	b672      	cpsid	i
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 8000300:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 8000302:	b1b1      	cbz	r1, 8000332 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000304:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       // Enable interrupts
 8000306:	b662      	cpsie	i

08000308 <__tx_ts_restore>:

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 8000308:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800030a:	4c14      	ldr	r4, [pc, #80]	@ (800035c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 800030c:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 800030e:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000312:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000314:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000316:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800031a:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800031e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000322:	d101      	bne.n	8000328 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000324:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000328 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000328:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 800032c:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 8000330:	4770      	bx	lr

08000332 <__tx_ts_wait>:
    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts
       are disabled to allow use of WFI for waiting for a thread to arrive.  */

__tx_ts_wait:
    CPSID   i                                       // Disable interrupts
 8000332:	b672      	cpsid	i
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000334:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000336:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000338:	b909      	cbnz	r1, 800033e <__tx_ts_ready>
    PUSH    {r0-r3}
    BL      tx_low_power_exit                       // Exit low power mode
    POP     {r0-r3}
#endif

    CPSIE   i                                       // Enable interrupts
 800033a:	b662      	cpsie	i
    B       __tx_ts_wait                            // Loop to continue waiting
 800033c:	e7f9      	b.n	8000332 <__tx_ts_wait>

0800033e <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800033e:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000342:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000346:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04

    /* Re-enable interrupts and restore new thread.  */

    CPSIE   i                                       // Enable interrupts
 800034a:	b662      	cpsie	i
    B       __tx_ts_restore                         // Restore the thread
 800034c:	e7dc      	b.n	8000308 <__tx_ts_restore>

0800034e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800034e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000350:	20015a74 	.word	0x20015a74
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000354:	200159dc 	.word	0x200159dc
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000358:	200159e0 	.word	0x200159e0
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035c:	20015fe0 	.word	0x20015fe0

08000360 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000360:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000362:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000366:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800036a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800036e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000370:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000374:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000376:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000378:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800037a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800037c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800037e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000380:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000382:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000384:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000386:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000388:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800038a:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800038c:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800038e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    STR     r3, [r2, #56]                           // Store initial lr
 8000392:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000394:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000396:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800039a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800039c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800039e:	4770      	bx	lr

080003a0 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003a0:	4922      	ldr	r1, [pc, #136]	@ (800042c <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003a2:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 80003a4:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 80003a8:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80003aa:	4b21      	ldr	r3, [pc, #132]	@ (8000430 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 80003ac:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 80003ae:	b13a      	cbz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 80003b0:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 80003b4:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 80003b6:	b91a      	cbnz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80003b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 80003ba:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 80003be:	6018      	str	r0, [r3, #0]

080003c0 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80003c0:	491d      	ldr	r1, [pc, #116]	@ (8000438 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 80003c2:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 80003c4:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 80003c6:	b122      	cbz	r2, 80003d2 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80003c8:	4b1c      	ldr	r3, [pc, #112]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 80003ca:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 80003ce:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 80003d0:	e008      	b.n	80003e4 <__tx_timer_done>

080003d2 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 80003d2:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80003d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000440 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 80003d8:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 80003da:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 80003dc:	d101      	bne.n	80003e2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80003de:	4b19      	ldr	r3, [pc, #100]	@ (8000444 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80003e0:	6818      	ldr	r0, [r3, #0]

080003e2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80003e2:	6008      	str	r0, [r1, #0]

080003e4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80003e4:	4b13      	ldr	r3, [pc, #76]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80003e6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80003e8:	b912      	cbnz	r2, 80003f0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80003ea:	4914      	ldr	r1, [pc, #80]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003ec:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80003ee:	b1d0      	cbz	r0, 8000426 <__tx_timer_nothing_expired>

080003f0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80003f0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80003f4:	4911      	ldr	r1, [pc, #68]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003f6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80003f8:	b108      	cbz	r0, 80003fe <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80003fa:	f00e fb5f 	bl	800eabc <_tx_timer_expiration_process>

080003fe <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80003fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 8000400:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 8000402:	b172      	cbz	r2, 8000422 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 8000404:	f00e faae 	bl	800e964 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000408:	480f      	ldr	r0, [pc, #60]	@ (8000448 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 800040a:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 800040c:	b949      	cbnz	r1, 8000422 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800040e:	480f      	ldr	r0, [pc, #60]	@ (800044c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000410:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000412:	4a0f      	ldr	r2, [pc, #60]	@ (8000450 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000414:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000416:	480f      	ldr	r0, [pc, #60]	@ (8000454 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000418:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800041c:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800041e:	d000      	beq.n	8000422 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000420:	6002      	str	r2, [r0, #0]

08000422 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 8000422:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000426 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000426:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 800042a:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800042c:	20015a80 	.word	0x20015a80
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000430:	20015fe0 	.word	0x20015fe0
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000434:	20015a84 	.word	0x20015a84
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000438:	20015b10 	.word	0x20015b10
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800043c:	20015b14 	.word	0x20015b14
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000440:	20015b0c 	.word	0x20015b0c
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000444:	20015b08 	.word	0x20015b08
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000448:	20015a74 	.word	0x20015a74
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800044c:	200159dc 	.word	0x200159dc
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000450:	200159e0 	.word	0x200159e0
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000454:	e000ed04 	.word	0xe000ed04

08000458 <strlen>:
 8000458:	4603      	mov	r3, r0
 800045a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800045e:	2a00      	cmp	r2, #0
 8000460:	d1fb      	bne.n	800045a <strlen+0x2>
 8000462:	1a18      	subs	r0, r3, r0
 8000464:	3801      	subs	r0, #1
 8000466:	4770      	bx	lr

08000468 <__aeabi_drsub>:
 8000468:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800046c:	e002      	b.n	8000474 <__adddf3>
 800046e:	bf00      	nop

08000470 <__aeabi_dsub>:
 8000470:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000474 <__adddf3>:
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800047a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800047e:	ea94 0f05 	teq	r4, r5
 8000482:	bf08      	it	eq
 8000484:	ea90 0f02 	teqeq	r0, r2
 8000488:	bf1f      	itttt	ne
 800048a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800048e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000492:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000496:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800049a:	f000 80e2 	beq.w	8000662 <__adddf3+0x1ee>
 800049e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004a2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004a6:	bfb8      	it	lt
 80004a8:	426d      	neglt	r5, r5
 80004aa:	dd0c      	ble.n	80004c6 <__adddf3+0x52>
 80004ac:	442c      	add	r4, r5
 80004ae:	ea80 0202 	eor.w	r2, r0, r2
 80004b2:	ea81 0303 	eor.w	r3, r1, r3
 80004b6:	ea82 0000 	eor.w	r0, r2, r0
 80004ba:	ea83 0101 	eor.w	r1, r3, r1
 80004be:	ea80 0202 	eor.w	r2, r0, r2
 80004c2:	ea81 0303 	eor.w	r3, r1, r3
 80004c6:	2d36      	cmp	r5, #54	@ 0x36
 80004c8:	bf88      	it	hi
 80004ca:	bd30      	pophi	{r4, r5, pc}
 80004cc:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004d4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004d8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004dc:	d002      	beq.n	80004e4 <__adddf3+0x70>
 80004de:	4240      	negs	r0, r0
 80004e0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004ec:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f0:	d002      	beq.n	80004f8 <__adddf3+0x84>
 80004f2:	4252      	negs	r2, r2
 80004f4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004f8:	ea94 0f05 	teq	r4, r5
 80004fc:	f000 80a7 	beq.w	800064e <__adddf3+0x1da>
 8000500:	f1a4 0401 	sub.w	r4, r4, #1
 8000504:	f1d5 0e20 	rsbs	lr, r5, #32
 8000508:	db0d      	blt.n	8000526 <__adddf3+0xb2>
 800050a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800050e:	fa22 f205 	lsr.w	r2, r2, r5
 8000512:	1880      	adds	r0, r0, r2
 8000514:	f141 0100 	adc.w	r1, r1, #0
 8000518:	fa03 f20e 	lsl.w	r2, r3, lr
 800051c:	1880      	adds	r0, r0, r2
 800051e:	fa43 f305 	asr.w	r3, r3, r5
 8000522:	4159      	adcs	r1, r3
 8000524:	e00e      	b.n	8000544 <__adddf3+0xd0>
 8000526:	f1a5 0520 	sub.w	r5, r5, #32
 800052a:	f10e 0e20 	add.w	lr, lr, #32
 800052e:	2a01      	cmp	r2, #1
 8000530:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000534:	bf28      	it	cs
 8000536:	f04c 0c02 	orrcs.w	ip, ip, #2
 800053a:	fa43 f305 	asr.w	r3, r3, r5
 800053e:	18c0      	adds	r0, r0, r3
 8000540:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000544:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000548:	d507      	bpl.n	800055a <__adddf3+0xe6>
 800054a:	f04f 0e00 	mov.w	lr, #0
 800054e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000552:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000556:	eb6e 0101 	sbc.w	r1, lr, r1
 800055a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800055e:	d31b      	bcc.n	8000598 <__adddf3+0x124>
 8000560:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000564:	d30c      	bcc.n	8000580 <__adddf3+0x10c>
 8000566:	0849      	lsrs	r1, r1, #1
 8000568:	ea5f 0030 	movs.w	r0, r0, rrx
 800056c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000570:	f104 0401 	add.w	r4, r4, #1
 8000574:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000578:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800057c:	f080 809a 	bcs.w	80006b4 <__adddf3+0x240>
 8000580:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000584:	bf08      	it	eq
 8000586:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800058a:	f150 0000 	adcs.w	r0, r0, #0
 800058e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000592:	ea41 0105 	orr.w	r1, r1, r5
 8000596:	bd30      	pop	{r4, r5, pc}
 8000598:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800059c:	4140      	adcs	r0, r0
 800059e:	eb41 0101 	adc.w	r1, r1, r1
 80005a2:	3c01      	subs	r4, #1
 80005a4:	bf28      	it	cs
 80005a6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005aa:	d2e9      	bcs.n	8000580 <__adddf3+0x10c>
 80005ac:	f091 0f00 	teq	r1, #0
 80005b0:	bf04      	itt	eq
 80005b2:	4601      	moveq	r1, r0
 80005b4:	2000      	moveq	r0, #0
 80005b6:	fab1 f381 	clz	r3, r1
 80005ba:	bf08      	it	eq
 80005bc:	3320      	addeq	r3, #32
 80005be:	f1a3 030b 	sub.w	r3, r3, #11
 80005c2:	f1b3 0220 	subs.w	r2, r3, #32
 80005c6:	da0c      	bge.n	80005e2 <__adddf3+0x16e>
 80005c8:	320c      	adds	r2, #12
 80005ca:	dd08      	ble.n	80005de <__adddf3+0x16a>
 80005cc:	f102 0c14 	add.w	ip, r2, #20
 80005d0:	f1c2 020c 	rsb	r2, r2, #12
 80005d4:	fa01 f00c 	lsl.w	r0, r1, ip
 80005d8:	fa21 f102 	lsr.w	r1, r1, r2
 80005dc:	e00c      	b.n	80005f8 <__adddf3+0x184>
 80005de:	f102 0214 	add.w	r2, r2, #20
 80005e2:	bfd8      	it	le
 80005e4:	f1c2 0c20 	rsble	ip, r2, #32
 80005e8:	fa01 f102 	lsl.w	r1, r1, r2
 80005ec:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f0:	bfdc      	itt	le
 80005f2:	ea41 010c 	orrle.w	r1, r1, ip
 80005f6:	4090      	lslle	r0, r2
 80005f8:	1ae4      	subs	r4, r4, r3
 80005fa:	bfa2      	ittt	ge
 80005fc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000600:	4329      	orrge	r1, r5
 8000602:	bd30      	popge	{r4, r5, pc}
 8000604:	ea6f 0404 	mvn.w	r4, r4
 8000608:	3c1f      	subs	r4, #31
 800060a:	da1c      	bge.n	8000646 <__adddf3+0x1d2>
 800060c:	340c      	adds	r4, #12
 800060e:	dc0e      	bgt.n	800062e <__adddf3+0x1ba>
 8000610:	f104 0414 	add.w	r4, r4, #20
 8000614:	f1c4 0220 	rsb	r2, r4, #32
 8000618:	fa20 f004 	lsr.w	r0, r0, r4
 800061c:	fa01 f302 	lsl.w	r3, r1, r2
 8000620:	ea40 0003 	orr.w	r0, r0, r3
 8000624:	fa21 f304 	lsr.w	r3, r1, r4
 8000628:	ea45 0103 	orr.w	r1, r5, r3
 800062c:	bd30      	pop	{r4, r5, pc}
 800062e:	f1c4 040c 	rsb	r4, r4, #12
 8000632:	f1c4 0220 	rsb	r2, r4, #32
 8000636:	fa20 f002 	lsr.w	r0, r0, r2
 800063a:	fa01 f304 	lsl.w	r3, r1, r4
 800063e:	ea40 0003 	orr.w	r0, r0, r3
 8000642:	4629      	mov	r1, r5
 8000644:	bd30      	pop	{r4, r5, pc}
 8000646:	fa21 f004 	lsr.w	r0, r1, r4
 800064a:	4629      	mov	r1, r5
 800064c:	bd30      	pop	{r4, r5, pc}
 800064e:	f094 0f00 	teq	r4, #0
 8000652:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000656:	bf06      	itte	eq
 8000658:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800065c:	3401      	addeq	r4, #1
 800065e:	3d01      	subne	r5, #1
 8000660:	e74e      	b.n	8000500 <__adddf3+0x8c>
 8000662:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000666:	bf18      	it	ne
 8000668:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800066c:	d029      	beq.n	80006c2 <__adddf3+0x24e>
 800066e:	ea94 0f05 	teq	r4, r5
 8000672:	bf08      	it	eq
 8000674:	ea90 0f02 	teqeq	r0, r2
 8000678:	d005      	beq.n	8000686 <__adddf3+0x212>
 800067a:	ea54 0c00 	orrs.w	ip, r4, r0
 800067e:	bf04      	itt	eq
 8000680:	4619      	moveq	r1, r3
 8000682:	4610      	moveq	r0, r2
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea91 0f03 	teq	r1, r3
 800068a:	bf1e      	ittt	ne
 800068c:	2100      	movne	r1, #0
 800068e:	2000      	movne	r0, #0
 8000690:	bd30      	popne	{r4, r5, pc}
 8000692:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000696:	d105      	bne.n	80006a4 <__adddf3+0x230>
 8000698:	0040      	lsls	r0, r0, #1
 800069a:	4149      	adcs	r1, r1
 800069c:	bf28      	it	cs
 800069e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006a2:	bd30      	pop	{r4, r5, pc}
 80006a4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006a8:	bf3c      	itt	cc
 80006aa:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006ae:	bd30      	popcc	{r4, r5, pc}
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006b8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006bc:	f04f 0000 	mov.w	r0, #0
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c6:	bf1a      	itte	ne
 80006c8:	4619      	movne	r1, r3
 80006ca:	4610      	movne	r0, r2
 80006cc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d0:	bf1c      	itt	ne
 80006d2:	460b      	movne	r3, r1
 80006d4:	4602      	movne	r2, r0
 80006d6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006da:	bf06      	itte	eq
 80006dc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e0:	ea91 0f03 	teqeq	r1, r3
 80006e4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	bf00      	nop

080006ec <__aeabi_ui2d>:
 80006ec:	f090 0f00 	teq	r0, #0
 80006f0:	bf04      	itt	eq
 80006f2:	2100      	moveq	r1, #0
 80006f4:	4770      	bxeq	lr
 80006f6:	b530      	push	{r4, r5, lr}
 80006f8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006fc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000700:	f04f 0500 	mov.w	r5, #0
 8000704:	f04f 0100 	mov.w	r1, #0
 8000708:	e750      	b.n	80005ac <__adddf3+0x138>
 800070a:	bf00      	nop

0800070c <__aeabi_i2d>:
 800070c:	f090 0f00 	teq	r0, #0
 8000710:	bf04      	itt	eq
 8000712:	2100      	moveq	r1, #0
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800071c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000720:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000724:	bf48      	it	mi
 8000726:	4240      	negmi	r0, r0
 8000728:	f04f 0100 	mov.w	r1, #0
 800072c:	e73e      	b.n	80005ac <__adddf3+0x138>
 800072e:	bf00      	nop

08000730 <__aeabi_f2d>:
 8000730:	0042      	lsls	r2, r0, #1
 8000732:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000736:	ea4f 0131 	mov.w	r1, r1, rrx
 800073a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800073e:	bf1f      	itttt	ne
 8000740:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000744:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000748:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800074c:	4770      	bxne	lr
 800074e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000752:	bf08      	it	eq
 8000754:	4770      	bxeq	lr
 8000756:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800075a:	bf04      	itt	eq
 800075c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000768:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800076c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000770:	e71c      	b.n	80005ac <__adddf3+0x138>
 8000772:	bf00      	nop

08000774 <__aeabi_ul2d>:
 8000774:	ea50 0201 	orrs.w	r2, r0, r1
 8000778:	bf08      	it	eq
 800077a:	4770      	bxeq	lr
 800077c:	b530      	push	{r4, r5, lr}
 800077e:	f04f 0500 	mov.w	r5, #0
 8000782:	e00a      	b.n	800079a <__aeabi_l2d+0x16>

08000784 <__aeabi_l2d>:
 8000784:	ea50 0201 	orrs.w	r2, r0, r1
 8000788:	bf08      	it	eq
 800078a:	4770      	bxeq	lr
 800078c:	b530      	push	{r4, r5, lr}
 800078e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000792:	d502      	bpl.n	800079a <__aeabi_l2d+0x16>
 8000794:	4240      	negs	r0, r0
 8000796:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800079a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800079e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007a6:	f43f aed8 	beq.w	800055a <__adddf3+0xe6>
 80007aa:	f04f 0203 	mov.w	r2, #3
 80007ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b2:	bf18      	it	ne
 80007b4:	3203      	addne	r2, #3
 80007b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ba:	bf18      	it	ne
 80007bc:	3203      	addne	r2, #3
 80007be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007c2:	f1c2 0320 	rsb	r3, r2, #32
 80007c6:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ca:	fa20 f002 	lsr.w	r0, r0, r2
 80007ce:	fa01 fe03 	lsl.w	lr, r1, r3
 80007d2:	ea40 000e 	orr.w	r0, r0, lr
 80007d6:	fa21 f102 	lsr.w	r1, r1, r2
 80007da:	4414      	add	r4, r2
 80007dc:	e6bd      	b.n	800055a <__adddf3+0xe6>
 80007de:	bf00      	nop

080007e0 <__aeabi_dmul>:
 80007e0:	b570      	push	{r4, r5, r6, lr}
 80007e2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007e6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ee:	bf1d      	ittte	ne
 80007f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f4:	ea94 0f0c 	teqne	r4, ip
 80007f8:	ea95 0f0c 	teqne	r5, ip
 80007fc:	f000 f8de 	bleq	80009bc <__aeabi_dmul+0x1dc>
 8000800:	442c      	add	r4, r5
 8000802:	ea81 0603 	eor.w	r6, r1, r3
 8000806:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800080a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800080e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000812:	bf18      	it	ne
 8000814:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000818:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800081c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000820:	d038      	beq.n	8000894 <__aeabi_dmul+0xb4>
 8000822:	fba0 ce02 	umull	ip, lr, r0, r2
 8000826:	f04f 0500 	mov.w	r5, #0
 800082a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800082e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000832:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000836:	f04f 0600 	mov.w	r6, #0
 800083a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800083e:	f09c 0f00 	teq	ip, #0
 8000842:	bf18      	it	ne
 8000844:	f04e 0e01 	orrne.w	lr, lr, #1
 8000848:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800084c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000850:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000854:	d204      	bcs.n	8000860 <__aeabi_dmul+0x80>
 8000856:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800085a:	416d      	adcs	r5, r5
 800085c:	eb46 0606 	adc.w	r6, r6, r6
 8000860:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000864:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000868:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800086c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000870:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000874:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000878:	bf88      	it	hi
 800087a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800087e:	d81e      	bhi.n	80008be <__aeabi_dmul+0xde>
 8000880:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000884:	bf08      	it	eq
 8000886:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800088a:	f150 0000 	adcs.w	r0, r0, #0
 800088e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000892:	bd70      	pop	{r4, r5, r6, pc}
 8000894:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000898:	ea46 0101 	orr.w	r1, r6, r1
 800089c:	ea40 0002 	orr.w	r0, r0, r2
 80008a0:	ea81 0103 	eor.w	r1, r1, r3
 80008a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80008a8:	bfc2      	ittt	gt
 80008aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b2:	bd70      	popgt	{r4, r5, r6, pc}
 80008b4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008b8:	f04f 0e00 	mov.w	lr, #0
 80008bc:	3c01      	subs	r4, #1
 80008be:	f300 80ab 	bgt.w	8000a18 <__aeabi_dmul+0x238>
 80008c2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80008c6:	bfde      	ittt	le
 80008c8:	2000      	movle	r0, #0
 80008ca:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80008ce:	bd70      	pople	{r4, r5, r6, pc}
 80008d0:	f1c4 0400 	rsb	r4, r4, #0
 80008d4:	3c20      	subs	r4, #32
 80008d6:	da35      	bge.n	8000944 <__aeabi_dmul+0x164>
 80008d8:	340c      	adds	r4, #12
 80008da:	dc1b      	bgt.n	8000914 <__aeabi_dmul+0x134>
 80008dc:	f104 0414 	add.w	r4, r4, #20
 80008e0:	f1c4 0520 	rsb	r5, r4, #32
 80008e4:	fa00 f305 	lsl.w	r3, r0, r5
 80008e8:	fa20 f004 	lsr.w	r0, r0, r4
 80008ec:	fa01 f205 	lsl.w	r2, r1, r5
 80008f0:	ea40 0002 	orr.w	r0, r0, r2
 80008f4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80008f8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80008fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000900:	fa21 f604 	lsr.w	r6, r1, r4
 8000904:	eb42 0106 	adc.w	r1, r2, r6
 8000908:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800090c:	bf08      	it	eq
 800090e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000912:	bd70      	pop	{r4, r5, r6, pc}
 8000914:	f1c4 040c 	rsb	r4, r4, #12
 8000918:	f1c4 0520 	rsb	r5, r4, #32
 800091c:	fa00 f304 	lsl.w	r3, r0, r4
 8000920:	fa20 f005 	lsr.w	r0, r0, r5
 8000924:	fa01 f204 	lsl.w	r2, r1, r4
 8000928:	ea40 0002 	orr.w	r0, r0, r2
 800092c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000930:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000934:	f141 0100 	adc.w	r1, r1, #0
 8000938:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800093c:	bf08      	it	eq
 800093e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000942:	bd70      	pop	{r4, r5, r6, pc}
 8000944:	f1c4 0520 	rsb	r5, r4, #32
 8000948:	fa00 f205 	lsl.w	r2, r0, r5
 800094c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000950:	fa20 f304 	lsr.w	r3, r0, r4
 8000954:	fa01 f205 	lsl.w	r2, r1, r5
 8000958:	ea43 0302 	orr.w	r3, r3, r2
 800095c:	fa21 f004 	lsr.w	r0, r1, r4
 8000960:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000964:	fa21 f204 	lsr.w	r2, r1, r4
 8000968:	ea20 0002 	bic.w	r0, r0, r2
 800096c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000970:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000974:	bf08      	it	eq
 8000976:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800097a:	bd70      	pop	{r4, r5, r6, pc}
 800097c:	f094 0f00 	teq	r4, #0
 8000980:	d10f      	bne.n	80009a2 <__aeabi_dmul+0x1c2>
 8000982:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000986:	0040      	lsls	r0, r0, #1
 8000988:	eb41 0101 	adc.w	r1, r1, r1
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	bf08      	it	eq
 8000992:	3c01      	subeq	r4, #1
 8000994:	d0f7      	beq.n	8000986 <__aeabi_dmul+0x1a6>
 8000996:	ea41 0106 	orr.w	r1, r1, r6
 800099a:	f095 0f00 	teq	r5, #0
 800099e:	bf18      	it	ne
 80009a0:	4770      	bxne	lr
 80009a2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80009a6:	0052      	lsls	r2, r2, #1
 80009a8:	eb43 0303 	adc.w	r3, r3, r3
 80009ac:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80009b0:	bf08      	it	eq
 80009b2:	3d01      	subeq	r5, #1
 80009b4:	d0f7      	beq.n	80009a6 <__aeabi_dmul+0x1c6>
 80009b6:	ea43 0306 	orr.w	r3, r3, r6
 80009ba:	4770      	bx	lr
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c4:	bf18      	it	ne
 80009c6:	ea95 0f0c 	teqne	r5, ip
 80009ca:	d00c      	beq.n	80009e6 <__aeabi_dmul+0x206>
 80009cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d0:	bf18      	it	ne
 80009d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009d6:	d1d1      	bne.n	800097c <__aeabi_dmul+0x19c>
 80009d8:	ea81 0103 	eor.w	r1, r1, r3
 80009dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80009e0:	f04f 0000 	mov.w	r0, #0
 80009e4:	bd70      	pop	{r4, r5, r6, pc}
 80009e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009ea:	bf06      	itte	eq
 80009ec:	4610      	moveq	r0, r2
 80009ee:	4619      	moveq	r1, r3
 80009f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f4:	d019      	beq.n	8000a2a <__aeabi_dmul+0x24a>
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	d102      	bne.n	8000a02 <__aeabi_dmul+0x222>
 80009fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000a00:	d113      	bne.n	8000a2a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	d105      	bne.n	8000a14 <__aeabi_dmul+0x234>
 8000a08:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000a0c:	bf1c      	itt	ne
 8000a0e:	4610      	movne	r0, r2
 8000a10:	4619      	movne	r1, r3
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dmul+0x24a>
 8000a14:	ea81 0103 	eor.w	r1, r1, r3
 8000a18:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000a1c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000a20:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	bd70      	pop	{r4, r5, r6, pc}
 8000a2a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000a2e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000a32:	bd70      	pop	{r4, r5, r6, pc}

08000a34 <__aeabi_ddiv>:
 8000a34:	b570      	push	{r4, r5, r6, lr}
 8000a36:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000a3a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000a3e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000a42:	bf1d      	ittte	ne
 8000a44:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000a48:	ea94 0f0c 	teqne	r4, ip
 8000a4c:	ea95 0f0c 	teqne	r5, ip
 8000a50:	f000 f8a7 	bleq	8000ba2 <__aeabi_ddiv+0x16e>
 8000a54:	eba4 0405 	sub.w	r4, r4, r5
 8000a58:	ea81 0e03 	eor.w	lr, r1, r3
 8000a5c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a60:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000a64:	f000 8088 	beq.w	8000b78 <__aeabi_ddiv+0x144>
 8000a68:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000a6c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000a70:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000a74:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000a78:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000a7c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000a80:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000a84:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000a88:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000a8c:	429d      	cmp	r5, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4296      	cmpeq	r6, r2
 8000a92:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000a96:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000a9a:	d202      	bcs.n	8000aa2 <__aeabi_ddiv+0x6e>
 8000a9c:	085b      	lsrs	r3, r3, #1
 8000a9e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000aa2:	1ab6      	subs	r6, r6, r2
 8000aa4:	eb65 0503 	sbc.w	r5, r5, r3
 8000aa8:	085b      	lsrs	r3, r3, #1
 8000aaa:	ea4f 0232 	mov.w	r2, r2, rrx
 8000aae:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000ab2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000ab6:	ebb6 0e02 	subs.w	lr, r6, r2
 8000aba:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000abe:	bf22      	ittt	cs
 8000ac0:	1ab6      	subcs	r6, r6, r2
 8000ac2:	4675      	movcs	r5, lr
 8000ac4:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ac8:	085b      	lsrs	r3, r3, #1
 8000aca:	ea4f 0232 	mov.w	r2, r2, rrx
 8000ace:	ebb6 0e02 	subs.w	lr, r6, r2
 8000ad2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000ad6:	bf22      	ittt	cs
 8000ad8:	1ab6      	subcs	r6, r6, r2
 8000ada:	4675      	movcs	r5, lr
 8000adc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ae0:	085b      	lsrs	r3, r3, #1
 8000ae2:	ea4f 0232 	mov.w	r2, r2, rrx
 8000ae6:	ebb6 0e02 	subs.w	lr, r6, r2
 8000aea:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000aee:	bf22      	ittt	cs
 8000af0:	1ab6      	subcs	r6, r6, r2
 8000af2:	4675      	movcs	r5, lr
 8000af4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000af8:	085b      	lsrs	r3, r3, #1
 8000afa:	ea4f 0232 	mov.w	r2, r2, rrx
 8000afe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b06:	bf22      	ittt	cs
 8000b08:	1ab6      	subcs	r6, r6, r2
 8000b0a:	4675      	movcs	r5, lr
 8000b0c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b10:	ea55 0e06 	orrs.w	lr, r5, r6
 8000b14:	d018      	beq.n	8000b48 <__aeabi_ddiv+0x114>
 8000b16:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000b1a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000b1e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000b22:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000b26:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000b2a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000b2e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000b32:	d1c0      	bne.n	8000ab6 <__aeabi_ddiv+0x82>
 8000b34:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000b38:	d10b      	bne.n	8000b52 <__aeabi_ddiv+0x11e>
 8000b3a:	ea41 0100 	orr.w	r1, r1, r0
 8000b3e:	f04f 0000 	mov.w	r0, #0
 8000b42:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000b46:	e7b6      	b.n	8000ab6 <__aeabi_ddiv+0x82>
 8000b48:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000b4c:	bf04      	itt	eq
 8000b4e:	4301      	orreq	r1, r0
 8000b50:	2000      	moveq	r0, #0
 8000b52:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000b56:	bf88      	it	hi
 8000b58:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000b5c:	f63f aeaf 	bhi.w	80008be <__aeabi_dmul+0xde>
 8000b60:	ebb5 0c03 	subs.w	ip, r5, r3
 8000b64:	bf04      	itt	eq
 8000b66:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000b6a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000b6e:	f150 0000 	adcs.w	r0, r0, #0
 8000b72:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000b76:	bd70      	pop	{r4, r5, r6, pc}
 8000b78:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000b7c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000b80:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000b84:	bfc2      	ittt	gt
 8000b86:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000b8a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000b8e:	bd70      	popgt	{r4, r5, r6, pc}
 8000b90:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b94:	f04f 0e00 	mov.w	lr, #0
 8000b98:	3c01      	subs	r4, #1
 8000b9a:	e690      	b.n	80008be <__aeabi_dmul+0xde>
 8000b9c:	ea45 0e06 	orr.w	lr, r5, r6
 8000ba0:	e68d      	b.n	80008be <__aeabi_dmul+0xde>
 8000ba2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000ba6:	ea94 0f0c 	teq	r4, ip
 8000baa:	bf08      	it	eq
 8000bac:	ea95 0f0c 	teqeq	r5, ip
 8000bb0:	f43f af3b 	beq.w	8000a2a <__aeabi_dmul+0x24a>
 8000bb4:	ea94 0f0c 	teq	r4, ip
 8000bb8:	d10a      	bne.n	8000bd0 <__aeabi_ddiv+0x19c>
 8000bba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000bbe:	f47f af34 	bne.w	8000a2a <__aeabi_dmul+0x24a>
 8000bc2:	ea95 0f0c 	teq	r5, ip
 8000bc6:	f47f af25 	bne.w	8000a14 <__aeabi_dmul+0x234>
 8000bca:	4610      	mov	r0, r2
 8000bcc:	4619      	mov	r1, r3
 8000bce:	e72c      	b.n	8000a2a <__aeabi_dmul+0x24a>
 8000bd0:	ea95 0f0c 	teq	r5, ip
 8000bd4:	d106      	bne.n	8000be4 <__aeabi_ddiv+0x1b0>
 8000bd6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000bda:	f43f aefd 	beq.w	80009d8 <__aeabi_dmul+0x1f8>
 8000bde:	4610      	mov	r0, r2
 8000be0:	4619      	mov	r1, r3
 8000be2:	e722      	b.n	8000a2a <__aeabi_dmul+0x24a>
 8000be4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000be8:	bf18      	it	ne
 8000bea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000bee:	f47f aec5 	bne.w	800097c <__aeabi_dmul+0x19c>
 8000bf2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000bf6:	f47f af0d 	bne.w	8000a14 <__aeabi_dmul+0x234>
 8000bfa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000bfe:	f47f aeeb 	bne.w	80009d8 <__aeabi_dmul+0x1f8>
 8000c02:	e712      	b.n	8000a2a <__aeabi_dmul+0x24a>

08000c04 <__gedf2>:
 8000c04:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000c08:	e006      	b.n	8000c18 <__cmpdf2+0x4>
 8000c0a:	bf00      	nop

08000c0c <__ledf2>:
 8000c0c:	f04f 0c01 	mov.w	ip, #1
 8000c10:	e002      	b.n	8000c18 <__cmpdf2+0x4>
 8000c12:	bf00      	nop

08000c14 <__cmpdf2>:
 8000c14:	f04f 0c01 	mov.w	ip, #1
 8000c18:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000c1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c24:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000c2e:	d01b      	beq.n	8000c68 <__cmpdf2+0x54>
 8000c30:	b001      	add	sp, #4
 8000c32:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000c36:	bf0c      	ite	eq
 8000c38:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000c3c:	ea91 0f03 	teqne	r1, r3
 8000c40:	bf02      	ittt	eq
 8000c42:	ea90 0f02 	teqeq	r0, r2
 8000c46:	2000      	moveq	r0, #0
 8000c48:	4770      	bxeq	lr
 8000c4a:	f110 0f00 	cmn.w	r0, #0
 8000c4e:	ea91 0f03 	teq	r1, r3
 8000c52:	bf58      	it	pl
 8000c54:	4299      	cmppl	r1, r3
 8000c56:	bf08      	it	eq
 8000c58:	4290      	cmpeq	r0, r2
 8000c5a:	bf2c      	ite	cs
 8000c5c:	17d8      	asrcs	r0, r3, #31
 8000c5e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000c62:	f040 0001 	orr.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c70:	d102      	bne.n	8000c78 <__cmpdf2+0x64>
 8000c72:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c76:	d107      	bne.n	8000c88 <__cmpdf2+0x74>
 8000c78:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c80:	d1d6      	bne.n	8000c30 <__cmpdf2+0x1c>
 8000c82:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c86:	d0d3      	beq.n	8000c30 <__cmpdf2+0x1c>
 8000c88:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop

08000c90 <__aeabi_cdrcmple>:
 8000c90:	4684      	mov	ip, r0
 8000c92:	4610      	mov	r0, r2
 8000c94:	4662      	mov	r2, ip
 8000c96:	468c      	mov	ip, r1
 8000c98:	4619      	mov	r1, r3
 8000c9a:	4663      	mov	r3, ip
 8000c9c:	e000      	b.n	8000ca0 <__aeabi_cdcmpeq>
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_cdcmpeq>:
 8000ca0:	b501      	push	{r0, lr}
 8000ca2:	f7ff ffb7 	bl	8000c14 <__cmpdf2>
 8000ca6:	2800      	cmp	r0, #0
 8000ca8:	bf48      	it	mi
 8000caa:	f110 0f00 	cmnmi.w	r0, #0
 8000cae:	bd01      	pop	{r0, pc}

08000cb0 <__aeabi_dcmpeq>:
 8000cb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cb4:	f7ff fff4 	bl	8000ca0 <__aeabi_cdcmpeq>
 8000cb8:	bf0c      	ite	eq
 8000cba:	2001      	moveq	r0, #1
 8000cbc:	2000      	movne	r0, #0
 8000cbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cc2:	bf00      	nop

08000cc4 <__aeabi_dcmplt>:
 8000cc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cc8:	f7ff ffea 	bl	8000ca0 <__aeabi_cdcmpeq>
 8000ccc:	bf34      	ite	cc
 8000cce:	2001      	movcc	r0, #1
 8000cd0:	2000      	movcs	r0, #0
 8000cd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_dcmple>:
 8000cd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cdc:	f7ff ffe0 	bl	8000ca0 <__aeabi_cdcmpeq>
 8000ce0:	bf94      	ite	ls
 8000ce2:	2001      	movls	r0, #1
 8000ce4:	2000      	movhi	r0, #0
 8000ce6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cea:	bf00      	nop

08000cec <__aeabi_dcmpge>:
 8000cec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cf0:	f7ff ffce 	bl	8000c90 <__aeabi_cdrcmple>
 8000cf4:	bf94      	ite	ls
 8000cf6:	2001      	movls	r0, #1
 8000cf8:	2000      	movhi	r0, #0
 8000cfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cfe:	bf00      	nop

08000d00 <__aeabi_dcmpgt>:
 8000d00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d04:	f7ff ffc4 	bl	8000c90 <__aeabi_cdrcmple>
 8000d08:	bf34      	ite	cc
 8000d0a:	2001      	movcc	r0, #1
 8000d0c:	2000      	movcs	r0, #0
 8000d0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d12:	bf00      	nop

08000d14 <__aeabi_ldivmod>:
 8000d14:	b97b      	cbnz	r3, 8000d36 <__aeabi_ldivmod+0x22>
 8000d16:	b972      	cbnz	r2, 8000d36 <__aeabi_ldivmod+0x22>
 8000d18:	2900      	cmp	r1, #0
 8000d1a:	bfbe      	ittt	lt
 8000d1c:	2000      	movlt	r0, #0
 8000d1e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000d22:	e006      	blt.n	8000d32 <__aeabi_ldivmod+0x1e>
 8000d24:	bf08      	it	eq
 8000d26:	2800      	cmpeq	r0, #0
 8000d28:	bf1c      	itt	ne
 8000d2a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000d2e:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d32:	f000 ba09 	b.w	8001148 <__aeabi_idiv0>
 8000d36:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d3a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d3e:	2900      	cmp	r1, #0
 8000d40:	db09      	blt.n	8000d56 <__aeabi_ldivmod+0x42>
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	db1a      	blt.n	8000d7c <__aeabi_ldivmod+0x68>
 8000d46:	f000 f883 	bl	8000e50 <__udivmoddi4>
 8000d4a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d52:	b004      	add	sp, #16
 8000d54:	4770      	bx	lr
 8000d56:	4240      	negs	r0, r0
 8000d58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	db1b      	blt.n	8000d98 <__aeabi_ldivmod+0x84>
 8000d60:	f000 f876 	bl	8000e50 <__udivmoddi4>
 8000d64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d6c:	b004      	add	sp, #16
 8000d6e:	4240      	negs	r0, r0
 8000d70:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d74:	4252      	negs	r2, r2
 8000d76:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d7a:	4770      	bx	lr
 8000d7c:	4252      	negs	r2, r2
 8000d7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d82:	f000 f865 	bl	8000e50 <__udivmoddi4>
 8000d86:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d8e:	b004      	add	sp, #16
 8000d90:	4240      	negs	r0, r0
 8000d92:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d96:	4770      	bx	lr
 8000d98:	4252      	negs	r2, r2
 8000d9a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d9e:	f000 f857 	bl	8000e50 <__udivmoddi4>
 8000da2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000da6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000daa:	b004      	add	sp, #16
 8000dac:	4252      	negs	r2, r2
 8000dae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_uldivmod>:
 8000db4:	b953      	cbnz	r3, 8000dcc <__aeabi_uldivmod+0x18>
 8000db6:	b94a      	cbnz	r2, 8000dcc <__aeabi_uldivmod+0x18>
 8000db8:	2900      	cmp	r1, #0
 8000dba:	bf08      	it	eq
 8000dbc:	2800      	cmpeq	r0, #0
 8000dbe:	bf1c      	itt	ne
 8000dc0:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000dc4:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000dc8:	f000 b9be 	b.w	8001148 <__aeabi_idiv0>
 8000dcc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000dd0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000dd4:	f000 f83c 	bl	8000e50 <__udivmoddi4>
 8000dd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ddc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000de0:	b004      	add	sp, #16
 8000de2:	4770      	bx	lr

08000de4 <__aeabi_d2lz>:
 8000de4:	b538      	push	{r3, r4, r5, lr}
 8000de6:	2200      	movs	r2, #0
 8000de8:	2300      	movs	r3, #0
 8000dea:	4604      	mov	r4, r0
 8000dec:	460d      	mov	r5, r1
 8000dee:	f7ff ff69 	bl	8000cc4 <__aeabi_dcmplt>
 8000df2:	b928      	cbnz	r0, 8000e00 <__aeabi_d2lz+0x1c>
 8000df4:	4620      	mov	r0, r4
 8000df6:	4629      	mov	r1, r5
 8000df8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000dfc:	f000 b80a 	b.w	8000e14 <__aeabi_d2ulz>
 8000e00:	4620      	mov	r0, r4
 8000e02:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000e06:	f000 f805 	bl	8000e14 <__aeabi_d2ulz>
 8000e0a:	4240      	negs	r0, r0
 8000e0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e10:	bd38      	pop	{r3, r4, r5, pc}
 8000e12:	bf00      	nop

08000e14 <__aeabi_d2ulz>:
 8000e14:	b5d0      	push	{r4, r6, r7, lr}
 8000e16:	4b0c      	ldr	r3, [pc, #48]	@ (8000e48 <__aeabi_d2ulz+0x34>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	4606      	mov	r6, r0
 8000e1c:	460f      	mov	r7, r1
 8000e1e:	f7ff fcdf 	bl	80007e0 <__aeabi_dmul>
 8000e22:	f000 f993 	bl	800114c <__aeabi_d2uiz>
 8000e26:	4604      	mov	r4, r0
 8000e28:	f7ff fc60 	bl	80006ec <__aeabi_ui2d>
 8000e2c:	4b07      	ldr	r3, [pc, #28]	@ (8000e4c <__aeabi_d2ulz+0x38>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f7ff fcd6 	bl	80007e0 <__aeabi_dmul>
 8000e34:	4602      	mov	r2, r0
 8000e36:	460b      	mov	r3, r1
 8000e38:	4630      	mov	r0, r6
 8000e3a:	4639      	mov	r1, r7
 8000e3c:	f7ff fb18 	bl	8000470 <__aeabi_dsub>
 8000e40:	f000 f984 	bl	800114c <__aeabi_d2uiz>
 8000e44:	4621      	mov	r1, r4
 8000e46:	bdd0      	pop	{r4, r6, r7, pc}
 8000e48:	3df00000 	.word	0x3df00000
 8000e4c:	41f00000 	.word	0x41f00000

08000e50 <__udivmoddi4>:
 8000e50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e54:	9d08      	ldr	r5, [sp, #32]
 8000e56:	468e      	mov	lr, r1
 8000e58:	4604      	mov	r4, r0
 8000e5a:	4688      	mov	r8, r1
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d14a      	bne.n	8000ef6 <__udivmoddi4+0xa6>
 8000e60:	428a      	cmp	r2, r1
 8000e62:	4617      	mov	r7, r2
 8000e64:	d962      	bls.n	8000f2c <__udivmoddi4+0xdc>
 8000e66:	fab2 f682 	clz	r6, r2
 8000e6a:	b14e      	cbz	r6, 8000e80 <__udivmoddi4+0x30>
 8000e6c:	f1c6 0320 	rsb	r3, r6, #32
 8000e70:	fa01 f806 	lsl.w	r8, r1, r6
 8000e74:	fa20 f303 	lsr.w	r3, r0, r3
 8000e78:	40b7      	lsls	r7, r6
 8000e7a:	ea43 0808 	orr.w	r8, r3, r8
 8000e7e:	40b4      	lsls	r4, r6
 8000e80:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e84:	fa1f fc87 	uxth.w	ip, r7
 8000e88:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e8c:	0c23      	lsrs	r3, r4, #16
 8000e8e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e92:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e96:	fb01 f20c 	mul.w	r2, r1, ip
 8000e9a:	429a      	cmp	r2, r3
 8000e9c:	d909      	bls.n	8000eb2 <__udivmoddi4+0x62>
 8000e9e:	18fb      	adds	r3, r7, r3
 8000ea0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000ea4:	f080 80ea 	bcs.w	800107c <__udivmoddi4+0x22c>
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	f240 80e7 	bls.w	800107c <__udivmoddi4+0x22c>
 8000eae:	3902      	subs	r1, #2
 8000eb0:	443b      	add	r3, r7
 8000eb2:	1a9a      	subs	r2, r3, r2
 8000eb4:	b2a3      	uxth	r3, r4
 8000eb6:	fbb2 f0fe 	udiv	r0, r2, lr
 8000eba:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ebe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ec2:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ec6:	459c      	cmp	ip, r3
 8000ec8:	d909      	bls.n	8000ede <__udivmoddi4+0x8e>
 8000eca:	18fb      	adds	r3, r7, r3
 8000ecc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000ed0:	f080 80d6 	bcs.w	8001080 <__udivmoddi4+0x230>
 8000ed4:	459c      	cmp	ip, r3
 8000ed6:	f240 80d3 	bls.w	8001080 <__udivmoddi4+0x230>
 8000eda:	443b      	add	r3, r7
 8000edc:	3802      	subs	r0, #2
 8000ede:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ee2:	eba3 030c 	sub.w	r3, r3, ip
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	b11d      	cbz	r5, 8000ef2 <__udivmoddi4+0xa2>
 8000eea:	40f3      	lsrs	r3, r6
 8000eec:	2200      	movs	r2, #0
 8000eee:	e9c5 3200 	strd	r3, r2, [r5]
 8000ef2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	d905      	bls.n	8000f06 <__udivmoddi4+0xb6>
 8000efa:	b10d      	cbz	r5, 8000f00 <__udivmoddi4+0xb0>
 8000efc:	e9c5 0100 	strd	r0, r1, [r5]
 8000f00:	2100      	movs	r1, #0
 8000f02:	4608      	mov	r0, r1
 8000f04:	e7f5      	b.n	8000ef2 <__udivmoddi4+0xa2>
 8000f06:	fab3 f183 	clz	r1, r3
 8000f0a:	2900      	cmp	r1, #0
 8000f0c:	d146      	bne.n	8000f9c <__udivmoddi4+0x14c>
 8000f0e:	4573      	cmp	r3, lr
 8000f10:	d302      	bcc.n	8000f18 <__udivmoddi4+0xc8>
 8000f12:	4282      	cmp	r2, r0
 8000f14:	f200 8105 	bhi.w	8001122 <__udivmoddi4+0x2d2>
 8000f18:	1a84      	subs	r4, r0, r2
 8000f1a:	eb6e 0203 	sbc.w	r2, lr, r3
 8000f1e:	2001      	movs	r0, #1
 8000f20:	4690      	mov	r8, r2
 8000f22:	2d00      	cmp	r5, #0
 8000f24:	d0e5      	beq.n	8000ef2 <__udivmoddi4+0xa2>
 8000f26:	e9c5 4800 	strd	r4, r8, [r5]
 8000f2a:	e7e2      	b.n	8000ef2 <__udivmoddi4+0xa2>
 8000f2c:	2a00      	cmp	r2, #0
 8000f2e:	f000 8090 	beq.w	8001052 <__udivmoddi4+0x202>
 8000f32:	fab2 f682 	clz	r6, r2
 8000f36:	2e00      	cmp	r6, #0
 8000f38:	f040 80a4 	bne.w	8001084 <__udivmoddi4+0x234>
 8000f3c:	1a8a      	subs	r2, r1, r2
 8000f3e:	0c03      	lsrs	r3, r0, #16
 8000f40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f44:	b280      	uxth	r0, r0
 8000f46:	b2bc      	uxth	r4, r7
 8000f48:	2101      	movs	r1, #1
 8000f4a:	fbb2 fcfe 	udiv	ip, r2, lr
 8000f4e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000f52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f56:	fb04 f20c 	mul.w	r2, r4, ip
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x11e>
 8000f5e:	18fb      	adds	r3, r7, r3
 8000f60:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000f64:	d202      	bcs.n	8000f6c <__udivmoddi4+0x11c>
 8000f66:	429a      	cmp	r2, r3
 8000f68:	f200 80e0 	bhi.w	800112c <__udivmoddi4+0x2dc>
 8000f6c:	46c4      	mov	ip, r8
 8000f6e:	1a9b      	subs	r3, r3, r2
 8000f70:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f74:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f78:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f7c:	fb02 f404 	mul.w	r4, r2, r4
 8000f80:	429c      	cmp	r4, r3
 8000f82:	d907      	bls.n	8000f94 <__udivmoddi4+0x144>
 8000f84:	18fb      	adds	r3, r7, r3
 8000f86:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000f8a:	d202      	bcs.n	8000f92 <__udivmoddi4+0x142>
 8000f8c:	429c      	cmp	r4, r3
 8000f8e:	f200 80ca 	bhi.w	8001126 <__udivmoddi4+0x2d6>
 8000f92:	4602      	mov	r2, r0
 8000f94:	1b1b      	subs	r3, r3, r4
 8000f96:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f9a:	e7a5      	b.n	8000ee8 <__udivmoddi4+0x98>
 8000f9c:	f1c1 0620 	rsb	r6, r1, #32
 8000fa0:	408b      	lsls	r3, r1
 8000fa2:	fa22 f706 	lsr.w	r7, r2, r6
 8000fa6:	431f      	orrs	r7, r3
 8000fa8:	fa0e f401 	lsl.w	r4, lr, r1
 8000fac:	fa20 f306 	lsr.w	r3, r0, r6
 8000fb0:	fa2e fe06 	lsr.w	lr, lr, r6
 8000fb4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000fb8:	4323      	orrs	r3, r4
 8000fba:	fa00 f801 	lsl.w	r8, r0, r1
 8000fbe:	fa1f fc87 	uxth.w	ip, r7
 8000fc2:	fbbe f0f9 	udiv	r0, lr, r9
 8000fc6:	0c1c      	lsrs	r4, r3, #16
 8000fc8:	fb09 ee10 	mls	lr, r9, r0, lr
 8000fcc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000fd0:	fb00 fe0c 	mul.w	lr, r0, ip
 8000fd4:	45a6      	cmp	lr, r4
 8000fd6:	fa02 f201 	lsl.w	r2, r2, r1
 8000fda:	d909      	bls.n	8000ff0 <__udivmoddi4+0x1a0>
 8000fdc:	193c      	adds	r4, r7, r4
 8000fde:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000fe2:	f080 809c 	bcs.w	800111e <__udivmoddi4+0x2ce>
 8000fe6:	45a6      	cmp	lr, r4
 8000fe8:	f240 8099 	bls.w	800111e <__udivmoddi4+0x2ce>
 8000fec:	3802      	subs	r0, #2
 8000fee:	443c      	add	r4, r7
 8000ff0:	eba4 040e 	sub.w	r4, r4, lr
 8000ff4:	fa1f fe83 	uxth.w	lr, r3
 8000ff8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ffc:	fb09 4413 	mls	r4, r9, r3, r4
 8001000:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001004:	fb03 fc0c 	mul.w	ip, r3, ip
 8001008:	45a4      	cmp	ip, r4
 800100a:	d908      	bls.n	800101e <__udivmoddi4+0x1ce>
 800100c:	193c      	adds	r4, r7, r4
 800100e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8001012:	f080 8082 	bcs.w	800111a <__udivmoddi4+0x2ca>
 8001016:	45a4      	cmp	ip, r4
 8001018:	d97f      	bls.n	800111a <__udivmoddi4+0x2ca>
 800101a:	3b02      	subs	r3, #2
 800101c:	443c      	add	r4, r7
 800101e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001022:	eba4 040c 	sub.w	r4, r4, ip
 8001026:	fba0 ec02 	umull	lr, ip, r0, r2
 800102a:	4564      	cmp	r4, ip
 800102c:	4673      	mov	r3, lr
 800102e:	46e1      	mov	r9, ip
 8001030:	d362      	bcc.n	80010f8 <__udivmoddi4+0x2a8>
 8001032:	d05f      	beq.n	80010f4 <__udivmoddi4+0x2a4>
 8001034:	b15d      	cbz	r5, 800104e <__udivmoddi4+0x1fe>
 8001036:	ebb8 0203 	subs.w	r2, r8, r3
 800103a:	eb64 0409 	sbc.w	r4, r4, r9
 800103e:	fa04 f606 	lsl.w	r6, r4, r6
 8001042:	fa22 f301 	lsr.w	r3, r2, r1
 8001046:	431e      	orrs	r6, r3
 8001048:	40cc      	lsrs	r4, r1
 800104a:	e9c5 6400 	strd	r6, r4, [r5]
 800104e:	2100      	movs	r1, #0
 8001050:	e74f      	b.n	8000ef2 <__udivmoddi4+0xa2>
 8001052:	fbb1 fcf2 	udiv	ip, r1, r2
 8001056:	0c01      	lsrs	r1, r0, #16
 8001058:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800105c:	b280      	uxth	r0, r0
 800105e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001062:	463b      	mov	r3, r7
 8001064:	4638      	mov	r0, r7
 8001066:	463c      	mov	r4, r7
 8001068:	46b8      	mov	r8, r7
 800106a:	46be      	mov	lr, r7
 800106c:	2620      	movs	r6, #32
 800106e:	fbb1 f1f7 	udiv	r1, r1, r7
 8001072:	eba2 0208 	sub.w	r2, r2, r8
 8001076:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800107a:	e766      	b.n	8000f4a <__udivmoddi4+0xfa>
 800107c:	4601      	mov	r1, r0
 800107e:	e718      	b.n	8000eb2 <__udivmoddi4+0x62>
 8001080:	4610      	mov	r0, r2
 8001082:	e72c      	b.n	8000ede <__udivmoddi4+0x8e>
 8001084:	f1c6 0220 	rsb	r2, r6, #32
 8001088:	fa2e f302 	lsr.w	r3, lr, r2
 800108c:	40b7      	lsls	r7, r6
 800108e:	40b1      	lsls	r1, r6
 8001090:	fa20 f202 	lsr.w	r2, r0, r2
 8001094:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001098:	430a      	orrs	r2, r1
 800109a:	fbb3 f8fe 	udiv	r8, r3, lr
 800109e:	b2bc      	uxth	r4, r7
 80010a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80010a4:	0c11      	lsrs	r1, r2, #16
 80010a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80010aa:	fb08 f904 	mul.w	r9, r8, r4
 80010ae:	40b0      	lsls	r0, r6
 80010b0:	4589      	cmp	r9, r1
 80010b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80010b6:	b280      	uxth	r0, r0
 80010b8:	d93e      	bls.n	8001138 <__udivmoddi4+0x2e8>
 80010ba:	1879      	adds	r1, r7, r1
 80010bc:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80010c0:	d201      	bcs.n	80010c6 <__udivmoddi4+0x276>
 80010c2:	4589      	cmp	r9, r1
 80010c4:	d81f      	bhi.n	8001106 <__udivmoddi4+0x2b6>
 80010c6:	eba1 0109 	sub.w	r1, r1, r9
 80010ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80010ce:	fb09 f804 	mul.w	r8, r9, r4
 80010d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80010d6:	b292      	uxth	r2, r2
 80010d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80010dc:	4542      	cmp	r2, r8
 80010de:	d229      	bcs.n	8001134 <__udivmoddi4+0x2e4>
 80010e0:	18ba      	adds	r2, r7, r2
 80010e2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80010e6:	d2c4      	bcs.n	8001072 <__udivmoddi4+0x222>
 80010e8:	4542      	cmp	r2, r8
 80010ea:	d2c2      	bcs.n	8001072 <__udivmoddi4+0x222>
 80010ec:	f1a9 0102 	sub.w	r1, r9, #2
 80010f0:	443a      	add	r2, r7
 80010f2:	e7be      	b.n	8001072 <__udivmoddi4+0x222>
 80010f4:	45f0      	cmp	r8, lr
 80010f6:	d29d      	bcs.n	8001034 <__udivmoddi4+0x1e4>
 80010f8:	ebbe 0302 	subs.w	r3, lr, r2
 80010fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001100:	3801      	subs	r0, #1
 8001102:	46e1      	mov	r9, ip
 8001104:	e796      	b.n	8001034 <__udivmoddi4+0x1e4>
 8001106:	eba7 0909 	sub.w	r9, r7, r9
 800110a:	4449      	add	r1, r9
 800110c:	f1a8 0c02 	sub.w	ip, r8, #2
 8001110:	fbb1 f9fe 	udiv	r9, r1, lr
 8001114:	fb09 f804 	mul.w	r8, r9, r4
 8001118:	e7db      	b.n	80010d2 <__udivmoddi4+0x282>
 800111a:	4673      	mov	r3, lr
 800111c:	e77f      	b.n	800101e <__udivmoddi4+0x1ce>
 800111e:	4650      	mov	r0, sl
 8001120:	e766      	b.n	8000ff0 <__udivmoddi4+0x1a0>
 8001122:	4608      	mov	r0, r1
 8001124:	e6fd      	b.n	8000f22 <__udivmoddi4+0xd2>
 8001126:	443b      	add	r3, r7
 8001128:	3a02      	subs	r2, #2
 800112a:	e733      	b.n	8000f94 <__udivmoddi4+0x144>
 800112c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001130:	443b      	add	r3, r7
 8001132:	e71c      	b.n	8000f6e <__udivmoddi4+0x11e>
 8001134:	4649      	mov	r1, r9
 8001136:	e79c      	b.n	8001072 <__udivmoddi4+0x222>
 8001138:	eba1 0109 	sub.w	r1, r1, r9
 800113c:	46c4      	mov	ip, r8
 800113e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001142:	fb09 f804 	mul.w	r8, r9, r4
 8001146:	e7c4      	b.n	80010d2 <__udivmoddi4+0x282>

08001148 <__aeabi_idiv0>:
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop

0800114c <__aeabi_d2uiz>:
 800114c:	004a      	lsls	r2, r1, #1
 800114e:	d211      	bcs.n	8001174 <__aeabi_d2uiz+0x28>
 8001150:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8001154:	d211      	bcs.n	800117a <__aeabi_d2uiz+0x2e>
 8001156:	d50d      	bpl.n	8001174 <__aeabi_d2uiz+0x28>
 8001158:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800115c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8001160:	d40e      	bmi.n	8001180 <__aeabi_d2uiz+0x34>
 8001162:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8001166:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800116a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800116e:	fa23 f002 	lsr.w	r0, r3, r2
 8001172:	4770      	bx	lr
 8001174:	f04f 0000 	mov.w	r0, #0
 8001178:	4770      	bx	lr
 800117a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800117e:	d102      	bne.n	8001186 <__aeabi_d2uiz+0x3a>
 8001180:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001184:	4770      	bx	lr
 8001186:	f04f 0000 	mov.w	r0, #0
 800118a:	4770      	bx	lr

0800118c <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af02      	add	r7, sp, #8
 8001192:	6078      	str	r0, [r7, #4]

  /* USER CODE END  tx_application_define */

  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8001194:	2334      	movs	r3, #52	@ 0x34
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800119c:	4a10      	ldr	r2, [pc, #64]	@ (80011e0 <tx_application_define+0x54>)
 800119e:	4911      	ldr	r1, [pc, #68]	@ (80011e4 <tx_application_define+0x58>)
 80011a0:	4811      	ldr	r0, [pc, #68]	@ (80011e8 <tx_application_define+0x5c>)
 80011a2:	f00d ff35 	bl	800f010 <_txe_byte_pool_create>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d104      	bne.n	80011b6 <tx_application_define+0x2a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 80011ac:	4b0e      	ldr	r3, [pc, #56]	@ (80011e8 <tx_application_define+0x5c>)
 80011ae:	60fb      	str	r3, [r7, #12]

    if (App_ThreadX_Init(memory_ptr) != TX_SUCCESS)
 80011b0:	68f8      	ldr	r0, [r7, #12]
 80011b2:	f000 f821 	bl	80011f8 <App_ThreadX_Init>

    /* USER CODE END  App_ThreadX_Init_Success */

  }

  if (tx_byte_pool_create(&ux_host_app_byte_pool, "Ux App memory pool", ux_host_byte_pool_buffer, UX_HOST_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 80011b6:	2334      	movs	r3, #52	@ 0x34
 80011b8:	9300      	str	r3, [sp, #0]
 80011ba:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 80011be:	4a0b      	ldr	r2, [pc, #44]	@ (80011ec <tx_application_define+0x60>)
 80011c0:	490b      	ldr	r1, [pc, #44]	@ (80011f0 <tx_application_define+0x64>)
 80011c2:	480c      	ldr	r0, [pc, #48]	@ (80011f4 <tx_application_define+0x68>)
 80011c4:	f00d ff24 	bl	800f010 <_txe_byte_pool_create>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d104      	bne.n	80011d8 <tx_application_define+0x4c>
  {
    /* USER CODE BEGIN UX_HOST_Byte_Pool_Success */

    /* USER CODE END UX_HOST_Byte_Pool_Success */

    memory_ptr = (VOID *)&ux_host_app_byte_pool;
 80011ce:	4b09      	ldr	r3, [pc, #36]	@ (80011f4 <tx_application_define+0x68>)
 80011d0:	60fb      	str	r3, [r7, #12]

    if (MX_USBX_Host_Init(memory_ptr) != UX_SUCCESS)
 80011d2:	68f8      	ldr	r0, [r7, #12]
 80011d4:	f013 f888 	bl	80142e8 <MX_USBX_Host_Init>
    /* USER CODE BEGIN MX_USBX_Host_Init_Success */

    /* USER CODE END MX_USBX_Host_Init_Success */
  }

}
 80011d8:	bf00      	nop
 80011da:	3710      	adds	r7, #16
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20000118 	.word	0x20000118
 80011e4:	08019fe0 	.word	0x08019fe0
 80011e8:	2000c118 	.word	0x2000c118
 80011ec:	2000c14c 	.word	0x2000c14c
 80011f0:	08019ff4 	.word	0x08019ff4
 80011f4:	2001514c 	.word	0x2001514c

080011f8 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8001200:	2300      	movs	r3, #0
 8001202:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN App_ThreadX_Init */
  (void)byte_pool;

  lgc_system_init(memory_ptr);
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f013 fcdd 	bl	8014bc8 <lgc_system_init>
  /* USER CODE END App_ThreadX_Init */

  return ret;
 800120e:	68fb      	ldr	r3, [r7, #12]
}
 8001210:	4618      	mov	r0, r3
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <MX_ThreadX_Init>:
  * @brief  MX_ThreadX_Init
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 800121c:	f00a ff1e 	bl	800c05c <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}

08001224 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800122a:	2300      	movs	r3, #0
 800122c:	607b      	str	r3, [r7, #4]
 800122e:	4b1f      	ldr	r3, [pc, #124]	@ (80012ac <MX_DMA_Init+0x88>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001232:	4a1e      	ldr	r2, [pc, #120]	@ (80012ac <MX_DMA_Init+0x88>)
 8001234:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001238:	6313      	str	r3, [r2, #48]	@ 0x30
 800123a:	4b1c      	ldr	r3, [pc, #112]	@ (80012ac <MX_DMA_Init+0x88>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001242:	607b      	str	r3, [r7, #4]
 8001244:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001246:	2300      	movs	r3, #0
 8001248:	603b      	str	r3, [r7, #0]
 800124a:	4b18      	ldr	r3, [pc, #96]	@ (80012ac <MX_DMA_Init+0x88>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800124e:	4a17      	ldr	r2, [pc, #92]	@ (80012ac <MX_DMA_Init+0x88>)
 8001250:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001254:	6313      	str	r3, [r2, #48]	@ 0x30
 8001256:	4b15      	ldr	r3, [pc, #84]	@ (80012ac <MX_DMA_Init+0x88>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800125e:	603b      	str	r3, [r7, #0]
 8001260:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001262:	2200      	movs	r2, #0
 8001264:	2100      	movs	r1, #0
 8001266:	200c      	movs	r0, #12
 8001268:	f000 ffda 	bl	8002220 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800126c:	200c      	movs	r0, #12
 800126e:	f000 fff3 	bl	8002258 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001272:	2200      	movs	r2, #0
 8001274:	2100      	movs	r1, #0
 8001276:	200e      	movs	r0, #14
 8001278:	f000 ffd2 	bl	8002220 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800127c:	200e      	movs	r0, #14
 800127e:	f000 ffeb 	bl	8002258 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001282:	2200      	movs	r2, #0
 8001284:	2100      	movs	r1, #0
 8001286:	2039      	movs	r0, #57	@ 0x39
 8001288:	f000 ffca 	bl	8002220 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800128c:	2039      	movs	r0, #57	@ 0x39
 800128e:	f000 ffe3 	bl	8002258 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8001292:	2200      	movs	r2, #0
 8001294:	2100      	movs	r1, #0
 8001296:	2045      	movs	r0, #69	@ 0x45
 8001298:	f000 ffc2 	bl	8002220 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800129c:	2045      	movs	r0, #69	@ 0x45
 800129e:	f000 ffdb 	bl	8002258 <HAL_NVIC_EnableIRQ>

}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40023800 	.word	0x40023800

080012b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08a      	sub	sp, #40	@ 0x28
 80012b4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
 80012c2:	60da      	str	r2, [r3, #12]
 80012c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	613b      	str	r3, [r7, #16]
 80012ca:	4b49      	ldr	r3, [pc, #292]	@ (80013f0 <MX_GPIO_Init+0x140>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	4a48      	ldr	r2, [pc, #288]	@ (80013f0 <MX_GPIO_Init+0x140>)
 80012d0:	f043 0304 	orr.w	r3, r3, #4
 80012d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d6:	4b46      	ldr	r3, [pc, #280]	@ (80013f0 <MX_GPIO_Init+0x140>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012da:	f003 0304 	and.w	r3, r3, #4
 80012de:	613b      	str	r3, [r7, #16]
 80012e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	60fb      	str	r3, [r7, #12]
 80012e6:	4b42      	ldr	r3, [pc, #264]	@ (80013f0 <MX_GPIO_Init+0x140>)
 80012e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ea:	4a41      	ldr	r2, [pc, #260]	@ (80013f0 <MX_GPIO_Init+0x140>)
 80012ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012f2:	4b3f      	ldr	r3, [pc, #252]	@ (80013f0 <MX_GPIO_Init+0x140>)
 80012f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fe:	2300      	movs	r3, #0
 8001300:	60bb      	str	r3, [r7, #8]
 8001302:	4b3b      	ldr	r3, [pc, #236]	@ (80013f0 <MX_GPIO_Init+0x140>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001306:	4a3a      	ldr	r2, [pc, #232]	@ (80013f0 <MX_GPIO_Init+0x140>)
 8001308:	f043 0301 	orr.w	r3, r3, #1
 800130c:	6313      	str	r3, [r2, #48]	@ 0x30
 800130e:	4b38      	ldr	r3, [pc, #224]	@ (80013f0 <MX_GPIO_Init+0x140>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	60bb      	str	r3, [r7, #8]
 8001318:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	607b      	str	r3, [r7, #4]
 800131e:	4b34      	ldr	r3, [pc, #208]	@ (80013f0 <MX_GPIO_Init+0x140>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	4a33      	ldr	r2, [pc, #204]	@ (80013f0 <MX_GPIO_Init+0x140>)
 8001324:	f043 0302 	orr.w	r3, r3, #2
 8001328:	6313      	str	r3, [r2, #48]	@ 0x30
 800132a:	4b31      	ldr	r3, [pc, #196]	@ (80013f0 <MX_GPIO_Init+0x140>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132e:	f003 0302 	and.w	r3, r3, #2
 8001332:	607b      	str	r3, [r7, #4]
 8001334:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	603b      	str	r3, [r7, #0]
 800133a:	4b2d      	ldr	r3, [pc, #180]	@ (80013f0 <MX_GPIO_Init+0x140>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133e:	4a2c      	ldr	r2, [pc, #176]	@ (80013f0 <MX_GPIO_Init+0x140>)
 8001340:	f043 0308 	orr.w	r3, r3, #8
 8001344:	6313      	str	r3, [r2, #48]	@ 0x30
 8001346:	4b2a      	ldr	r3, [pc, #168]	@ (80013f0 <MX_GPIO_Init+0x140>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134a:	f003 0308 	and.w	r3, r3, #8
 800134e:	603b      	str	r3, [r7, #0]
 8001350:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_DISPLAY_GPIO_Port, DIR_DISPLAY_Pin, GPIO_PIN_RESET);
 8001352:	2200      	movs	r2, #0
 8001354:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001358:	4826      	ldr	r0, [pc, #152]	@ (80013f4 <MX_GPIO_Init+0x144>)
 800135a:	f001 fe2d 	bl	8002fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DO_0_Pin|DO_1_Pin|DIR_SENSORES_Pin|D0_7_Pin
 800135e:	2200      	movs	r2, #0
 8001360:	f24c 210b 	movw	r1, #49675	@ 0xc20b
 8001364:	4824      	ldr	r0, [pc, #144]	@ (80013f8 <MX_GPIO_Init+0x148>)
 8001366:	f001 fe27 	bl	8002fb8 <HAL_GPIO_WritePin>
                          |D0_2_Pin|D0_6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : DIR_DISPLAY_Pin */
  GPIO_InitStruct.Pin = DIR_DISPLAY_Pin;
 800136a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800136e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001370:	2301      	movs	r3, #1
 8001372:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001378:	2300      	movs	r3, #0
 800137a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DIR_DISPLAY_GPIO_Port, &GPIO_InitStruct);
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	4619      	mov	r1, r3
 8001382:	481c      	ldr	r0, [pc, #112]	@ (80013f4 <MX_GPIO_Init+0x144>)
 8001384:	f001 fb78 	bl	8002a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : DI_2_Pin DI_3_Pin DI_4_Pin DI_5_Pin */
  GPIO_InitStruct.Pin = DI_2_Pin|DI_3_Pin|DI_4_Pin|DI_5_Pin;
 8001388:	230f      	movs	r3, #15
 800138a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800138c:	2300      	movs	r3, #0
 800138e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001394:	f107 0314 	add.w	r3, r7, #20
 8001398:	4619      	mov	r1, r3
 800139a:	4816      	ldr	r0, [pc, #88]	@ (80013f4 <MX_GPIO_Init+0x144>)
 800139c:	f001 fb6c 	bl	8002a78 <HAL_GPIO_Init>

  /*Configure GPIO pin : DI_0_INT_Pin */
  GPIO_InitStruct.Pin = DI_0_INT_Pin;
 80013a0:	2301      	movs	r3, #1
 80013a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013a4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80013a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013aa:	2300      	movs	r3, #0
 80013ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DI_0_INT_GPIO_Port, &GPIO_InitStruct);
 80013ae:	f107 0314 	add.w	r3, r7, #20
 80013b2:	4619      	mov	r1, r3
 80013b4:	4811      	ldr	r0, [pc, #68]	@ (80013fc <MX_GPIO_Init+0x14c>)
 80013b6:	f001 fb5f 	bl	8002a78 <HAL_GPIO_Init>

  /*Configure GPIO pins : DO_0_Pin DO_1_Pin DIR_SENSORES_Pin D0_7_Pin
                           D0_2_Pin D0_6_Pin */
  GPIO_InitStruct.Pin = DO_0_Pin|DO_1_Pin|DIR_SENSORES_Pin|D0_7_Pin
 80013ba:	f24c 230b 	movw	r3, #49675	@ 0xc20b
 80013be:	617b      	str	r3, [r7, #20]
                          |D0_2_Pin|D0_6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c0:	2301      	movs	r3, #1
 80013c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c8:	2300      	movs	r3, #0
 80013ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013cc:	f107 0314 	add.w	r3, r7, #20
 80013d0:	4619      	mov	r1, r3
 80013d2:	4809      	ldr	r0, [pc, #36]	@ (80013f8 <MX_GPIO_Init+0x148>)
 80013d4:	f001 fb50 	bl	8002a78 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80013d8:	2200      	movs	r2, #0
 80013da:	2100      	movs	r1, #0
 80013dc:	2006      	movs	r0, #6
 80013de:	f000 ff1f 	bl	8002220 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80013e2:	2006      	movs	r0, #6
 80013e4:	f000 ff38 	bl	8002258 <HAL_NVIC_EnableIRQ>

}
 80013e8:	bf00      	nop
 80013ea:	3728      	adds	r7, #40	@ 0x28
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40023800 	.word	0x40023800
 80013f4:	40020800 	.word	0x40020800
 80013f8:	40020400 	.word	0x40020400
 80013fc:	40020000 	.word	0x40020000

08001400 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001404:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <MX_I2C1_Init+0x50>)
 8001406:	4a13      	ldr	r2, [pc, #76]	@ (8001454 <MX_I2C1_Init+0x54>)
 8001408:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800140a:	4b11      	ldr	r3, [pc, #68]	@ (8001450 <MX_I2C1_Init+0x50>)
 800140c:	4a12      	ldr	r2, [pc, #72]	@ (8001458 <MX_I2C1_Init+0x58>)
 800140e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001410:	4b0f      	ldr	r3, [pc, #60]	@ (8001450 <MX_I2C1_Init+0x50>)
 8001412:	2200      	movs	r2, #0
 8001414:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001416:	4b0e      	ldr	r3, [pc, #56]	@ (8001450 <MX_I2C1_Init+0x50>)
 8001418:	2200      	movs	r2, #0
 800141a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800141c:	4b0c      	ldr	r3, [pc, #48]	@ (8001450 <MX_I2C1_Init+0x50>)
 800141e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001422:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001424:	4b0a      	ldr	r3, [pc, #40]	@ (8001450 <MX_I2C1_Init+0x50>)
 8001426:	2200      	movs	r2, #0
 8001428:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800142a:	4b09      	ldr	r3, [pc, #36]	@ (8001450 <MX_I2C1_Init+0x50>)
 800142c:	2200      	movs	r2, #0
 800142e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001430:	4b07      	ldr	r3, [pc, #28]	@ (8001450 <MX_I2C1_Init+0x50>)
 8001432:	2200      	movs	r2, #0
 8001434:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001436:	4b06      	ldr	r3, [pc, #24]	@ (8001450 <MX_I2C1_Init+0x50>)
 8001438:	2200      	movs	r2, #0
 800143a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800143c:	4804      	ldr	r0, [pc, #16]	@ (8001450 <MX_I2C1_Init+0x50>)
 800143e:	f003 ff03 	bl	8005248 <HAL_I2C_Init>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001448:	f000 f914 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}
 8001450:	20015180 	.word	0x20015180
 8001454:	40005400 	.word	0x40005400
 8001458:	000186a0 	.word	0x000186a0

0800145c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b08a      	sub	sp, #40	@ 0x28
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001464:	f107 0314 	add.w	r3, r7, #20
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	605a      	str	r2, [r3, #4]
 800146e:	609a      	str	r2, [r3, #8]
 8001470:	60da      	str	r2, [r3, #12]
 8001472:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a19      	ldr	r2, [pc, #100]	@ (80014e0 <HAL_I2C_MspInit+0x84>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d12b      	bne.n	80014d6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	613b      	str	r3, [r7, #16]
 8001482:	4b18      	ldr	r3, [pc, #96]	@ (80014e4 <HAL_I2C_MspInit+0x88>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001486:	4a17      	ldr	r2, [pc, #92]	@ (80014e4 <HAL_I2C_MspInit+0x88>)
 8001488:	f043 0302 	orr.w	r3, r3, #2
 800148c:	6313      	str	r3, [r2, #48]	@ 0x30
 800148e:	4b15      	ldr	r3, [pc, #84]	@ (80014e4 <HAL_I2C_MspInit+0x88>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	613b      	str	r3, [r7, #16]
 8001498:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800149a:	23c0      	movs	r3, #192	@ 0xc0
 800149c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800149e:	2312      	movs	r3, #18
 80014a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a2:	2300      	movs	r3, #0
 80014a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a6:	2303      	movs	r3, #3
 80014a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014aa:	2304      	movs	r3, #4
 80014ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ae:	f107 0314 	add.w	r3, r7, #20
 80014b2:	4619      	mov	r1, r3
 80014b4:	480c      	ldr	r0, [pc, #48]	@ (80014e8 <HAL_I2C_MspInit+0x8c>)
 80014b6:	f001 fadf 	bl	8002a78 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	4b09      	ldr	r3, [pc, #36]	@ (80014e4 <HAL_I2C_MspInit+0x88>)
 80014c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c2:	4a08      	ldr	r2, [pc, #32]	@ (80014e4 <HAL_I2C_MspInit+0x88>)
 80014c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ca:	4b06      	ldr	r3, [pc, #24]	@ (80014e4 <HAL_I2C_MspInit+0x88>)
 80014cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80014d6:	bf00      	nop
 80014d8:	3728      	adds	r7, #40	@ 0x28
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40005400 	.word	0x40005400
 80014e4:	40023800 	.word	0x40023800
 80014e8:	40020400 	.word	0x40020400

080014ec <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001524 <HAL_I2C_MspDeInit+0x38>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d10d      	bne.n	800151a <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80014fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001528 <HAL_I2C_MspDeInit+0x3c>)
 8001500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001502:	4a09      	ldr	r2, [pc, #36]	@ (8001528 <HAL_I2C_MspDeInit+0x3c>)
 8001504:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001508:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 800150a:	2140      	movs	r1, #64	@ 0x40
 800150c:	4807      	ldr	r0, [pc, #28]	@ (800152c <HAL_I2C_MspDeInit+0x40>)
 800150e:	f001 fc47 	bl	8002da0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8001512:	2180      	movs	r1, #128	@ 0x80
 8001514:	4805      	ldr	r0, [pc, #20]	@ (800152c <HAL_I2C_MspDeInit+0x40>)
 8001516:	f001 fc43 	bl	8002da0 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40005400 	.word	0x40005400
 8001528:	40023800 	.word	0x40023800
 800152c:	40020400 	.word	0x40020400

08001530 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001534:	f000 fd56 	bl	8001fe4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001538:	f000 f814 	bl	8001564 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800153c:	f7ff feb8 	bl	80012b0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001540:	f7ff fe70 	bl	8001224 <MX_DMA_Init>
  MX_USART6_UART_Init();
 8001544:	f000 faa6 	bl	8001a94 <MX_USART6_UART_Init>
  MX_USB_OTG_FS_HCD_Init();
 8001548:	f000 fc7e 	bl	8001e48 <MX_USB_OTG_FS_HCD_Init>
  MX_I2C1_Init();
 800154c:	f7ff ff58 	bl	8001400 <MX_I2C1_Init>
  MX_UART5_Init();
 8001550:	f000 fa4c 	bl	80019ec <MX_UART5_Init>
  MX_USART3_UART_Init();
 8001554:	f000 fa74 	bl	8001a40 <MX_USART3_UART_Init>
  MX_RTC_Init();
 8001558:	f000 f892 	bl	8001680 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 800155c:	f7ff fe5c 	bl	8001218 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001560:	bf00      	nop
 8001562:	e7fd      	b.n	8001560 <main+0x30>

08001564 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b094      	sub	sp, #80	@ 0x50
 8001568:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800156a:	f107 031c 	add.w	r3, r7, #28
 800156e:	2234      	movs	r2, #52	@ 0x34
 8001570:	2100      	movs	r1, #0
 8001572:	4618      	mov	r0, r3
 8001574:	f018 fce6 	bl	8019f44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001578:	f107 0308 	add.w	r3, r7, #8
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	609a      	str	r2, [r3, #8]
 8001584:	60da      	str	r2, [r3, #12]
 8001586:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001588:	2300      	movs	r3, #0
 800158a:	607b      	str	r3, [r7, #4]
 800158c:	4b2e      	ldr	r3, [pc, #184]	@ (8001648 <SystemClock_Config+0xe4>)
 800158e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001590:	4a2d      	ldr	r2, [pc, #180]	@ (8001648 <SystemClock_Config+0xe4>)
 8001592:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001596:	6413      	str	r3, [r2, #64]	@ 0x40
 8001598:	4b2b      	ldr	r3, [pc, #172]	@ (8001648 <SystemClock_Config+0xe4>)
 800159a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800159c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015a0:	607b      	str	r3, [r7, #4]
 80015a2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015a4:	2300      	movs	r3, #0
 80015a6:	603b      	str	r3, [r7, #0]
 80015a8:	4b28      	ldr	r3, [pc, #160]	@ (800164c <SystemClock_Config+0xe8>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a27      	ldr	r2, [pc, #156]	@ (800164c <SystemClock_Config+0xe8>)
 80015ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80015b2:	6013      	str	r3, [r2, #0]
 80015b4:	4b25      	ldr	r3, [pc, #148]	@ (800164c <SystemClock_Config+0xe8>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015bc:	603b      	str	r3, [r7, #0]
 80015be:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80015c0:	2305      	movs	r3, #5
 80015c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015c8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80015ca:	2301      	movs	r3, #1
 80015cc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015ce:	2302      	movs	r3, #2
 80015d0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015d2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80015d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015d8:	2308      	movs	r3, #8
 80015da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 80015dc:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 80015e0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015e2:	2302      	movs	r3, #2
 80015e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80015e6:	2302      	movs	r3, #2
 80015e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80015ea:	2302      	movs	r3, #2
 80015ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015ee:	f107 031c 	add.w	r3, r7, #28
 80015f2:	4618      	mov	r0, r3
 80015f4:	f005 fe22 	bl	800723c <HAL_RCC_OscConfig>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80015fe:	f000 f839 	bl	8001674 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001602:	f004 ff25 	bl	8006450 <HAL_PWREx_EnableOverDrive>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800160c:	f000 f832 	bl	8001674 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001610:	230f      	movs	r3, #15
 8001612:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 8001614:	2303      	movs	r3, #3
 8001616:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001618:	2300      	movs	r3, #0
 800161a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800161c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001620:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001622:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001626:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001628:	f107 0308 	add.w	r3, r7, #8
 800162c:	2105      	movs	r1, #5
 800162e:	4618      	mov	r0, r3
 8001630:	f004 ff5e 	bl	80064f0 <HAL_RCC_ClockConfig>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <SystemClock_Config+0xda>
  {
    Error_Handler();
 800163a:	f000 f81b 	bl	8001674 <Error_Handler>
  }
}
 800163e:	bf00      	nop
 8001640:	3750      	adds	r7, #80	@ 0x50
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40023800 	.word	0x40023800
 800164c:	40007000 	.word	0x40007000

08001650 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a04      	ldr	r2, [pc, #16]	@ (8001670 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d101      	bne.n	8001666 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001662:	f000 fce1 	bl	8002028 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001666:	bf00      	nop
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	40001000 	.word	0x40001000

08001674 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001678:	b672      	cpsid	i
}
 800167a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800167c:	bf00      	nop
 800167e:	e7fd      	b.n	800167c <Error_Handler+0x8>

08001680 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b086      	sub	sp, #24
 8001684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001686:	1d3b      	adds	r3, r7, #4
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	605a      	str	r2, [r3, #4]
 800168e:	609a      	str	r2, [r3, #8]
 8001690:	60da      	str	r2, [r3, #12]
 8001692:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001694:	2300      	movs	r3, #0
 8001696:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001698:	4b29      	ldr	r3, [pc, #164]	@ (8001740 <MX_RTC_Init+0xc0>)
 800169a:	4a2a      	ldr	r2, [pc, #168]	@ (8001744 <MX_RTC_Init+0xc4>)
 800169c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800169e:	4b28      	ldr	r3, [pc, #160]	@ (8001740 <MX_RTC_Init+0xc0>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80016a4:	4b26      	ldr	r3, [pc, #152]	@ (8001740 <MX_RTC_Init+0xc0>)
 80016a6:	227f      	movs	r2, #127	@ 0x7f
 80016a8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80016aa:	4b25      	ldr	r3, [pc, #148]	@ (8001740 <MX_RTC_Init+0xc0>)
 80016ac:	22ff      	movs	r2, #255	@ 0xff
 80016ae:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80016b0:	4b23      	ldr	r3, [pc, #140]	@ (8001740 <MX_RTC_Init+0xc0>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80016b6:	4b22      	ldr	r3, [pc, #136]	@ (8001740 <MX_RTC_Init+0xc0>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80016bc:	4b20      	ldr	r3, [pc, #128]	@ (8001740 <MX_RTC_Init+0xc0>)
 80016be:	2200      	movs	r2, #0
 80016c0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80016c2:	481f      	ldr	r0, [pc, #124]	@ (8001740 <MX_RTC_Init+0xc0>)
 80016c4:	f006 f858 	bl	8007778 <HAL_RTC_Init>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80016ce:	f7ff ffd1 	bl	8001674 <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) == 0x32F2)
 80016d2:	2101      	movs	r1, #1
 80016d4:	481a      	ldr	r0, [pc, #104]	@ (8001740 <MX_RTC_Init+0xc0>)
 80016d6:	f006 fb59 	bl	8007d8c <HAL_RTCEx_BKUPRead>
 80016da:	4603      	mov	r3, r0
 80016dc:	f243 22f2 	movw	r2, #13042	@ 0x32f2
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d028      	beq.n	8001736 <MX_RTC_Init+0xb6>
  }
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80016e4:	2300      	movs	r3, #0
 80016e6:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80016e8:	2300      	movs	r3, #0
 80016ea:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80016ec:	2300      	movs	r3, #0
 80016ee:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80016f0:	2300      	movs	r3, #0
 80016f2:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80016f4:	2300      	movs	r3, #0
 80016f6:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80016f8:	1d3b      	adds	r3, r7, #4
 80016fa:	2201      	movs	r2, #1
 80016fc:	4619      	mov	r1, r3
 80016fe:	4810      	ldr	r0, [pc, #64]	@ (8001740 <MX_RTC_Init+0xc0>)
 8001700:	f006 f8bb 	bl	800787a <HAL_RTC_SetTime>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_RTC_Init+0x8e>
  {
    Error_Handler();
 800170a:	f7ff ffb3 	bl	8001674 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800170e:	2301      	movs	r3, #1
 8001710:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001712:	2301      	movs	r3, #1
 8001714:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8001716:	2301      	movs	r3, #1
 8001718:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 800171a:	2300      	movs	r3, #0
 800171c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800171e:	463b      	mov	r3, r7
 8001720:	2201      	movs	r2, #1
 8001722:	4619      	mov	r1, r3
 8001724:	4806      	ldr	r0, [pc, #24]	@ (8001740 <MX_RTC_Init+0xc0>)
 8001726:	f006 f9a0 	bl	8007a6a <HAL_RTC_SetDate>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d003      	beq.n	8001738 <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 8001730:	f7ff ffa0 	bl	8001674 <Error_Handler>
 8001734:	e000      	b.n	8001738 <MX_RTC_Init+0xb8>
    return;
 8001736:	bf00      	nop
  }
  /* USER CODE BEGIN RTC_Init 2 */
    
  /* USER CODE END RTC_Init 2 */

}
 8001738:	3718      	adds	r7, #24
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	20015204 	.word	0x20015204
 8001744:	40002800 	.word	0x40002800

08001748 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b09a      	sub	sp, #104	@ 0x68
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001750:	f107 030c 	add.w	r3, r7, #12
 8001754:	225c      	movs	r2, #92	@ 0x5c
 8001756:	2100      	movs	r1, #0
 8001758:	4618      	mov	r0, r3
 800175a:	f018 fbf3 	bl	8019f44 <memset>
  if(rtcHandle->Instance==RTC)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a0c      	ldr	r2, [pc, #48]	@ (8001794 <HAL_RTC_MspInit+0x4c>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d111      	bne.n	800178c <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001768:	2320      	movs	r3, #32
 800176a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800176c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001770:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001772:	f107 030c 	add.w	r3, r7, #12
 8001776:	4618      	mov	r0, r3
 8001778:	f005 f806 	bl	8006788 <HAL_RCCEx_PeriphCLKConfig>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001782:	f7ff ff77 	bl	8001674 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001786:	4b04      	ldr	r3, [pc, #16]	@ (8001798 <HAL_RTC_MspInit+0x50>)
 8001788:	2201      	movs	r2, #1
 800178a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800178c:	bf00      	nop
 800178e:	3768      	adds	r7, #104	@ 0x68
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40002800 	.word	0x40002800
 8001798:	42470e3c 	.word	0x42470e3c

0800179c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	607b      	str	r3, [r7, #4]
 80017a6:	4b10      	ldr	r3, [pc, #64]	@ (80017e8 <HAL_MspInit+0x4c>)
 80017a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017aa:	4a0f      	ldr	r2, [pc, #60]	@ (80017e8 <HAL_MspInit+0x4c>)
 80017ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80017b2:	4b0d      	ldr	r3, [pc, #52]	@ (80017e8 <HAL_MspInit+0x4c>)
 80017b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017ba:	607b      	str	r3, [r7, #4]
 80017bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	603b      	str	r3, [r7, #0]
 80017c2:	4b09      	ldr	r3, [pc, #36]	@ (80017e8 <HAL_MspInit+0x4c>)
 80017c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c6:	4a08      	ldr	r2, [pc, #32]	@ (80017e8 <HAL_MspInit+0x4c>)
 80017c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80017ce:	4b06      	ldr	r3, [pc, #24]	@ (80017e8 <HAL_MspInit+0x4c>)
 80017d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017d6:	603b      	str	r3, [r7, #0]
 80017d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017da:	bf00      	nop
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	40023800 	.word	0x40023800

080017ec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b08e      	sub	sp, #56	@ 0x38
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80017f4:	2300      	movs	r3, #0
 80017f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80017f8:	2300      	movs	r3, #0
 80017fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80017fc:	2300      	movs	r3, #0
 80017fe:	60fb      	str	r3, [r7, #12]
 8001800:	4b33      	ldr	r3, [pc, #204]	@ (80018d0 <HAL_InitTick+0xe4>)
 8001802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001804:	4a32      	ldr	r2, [pc, #200]	@ (80018d0 <HAL_InitTick+0xe4>)
 8001806:	f043 0310 	orr.w	r3, r3, #16
 800180a:	6413      	str	r3, [r2, #64]	@ 0x40
 800180c:	4b30      	ldr	r3, [pc, #192]	@ (80018d0 <HAL_InitTick+0xe4>)
 800180e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001810:	f003 0310 	and.w	r3, r3, #16
 8001814:	60fb      	str	r3, [r7, #12]
 8001816:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001818:	f107 0210 	add.w	r2, r7, #16
 800181c:	f107 0314 	add.w	r3, r7, #20
 8001820:	4611      	mov	r1, r2
 8001822:	4618      	mov	r0, r3
 8001824:	f004 ff7e 	bl	8006724 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001828:	6a3b      	ldr	r3, [r7, #32]
 800182a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800182c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800182e:	2b00      	cmp	r3, #0
 8001830:	d103      	bne.n	800183a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001832:	f004 ff4f 	bl	80066d4 <HAL_RCC_GetPCLK1Freq>
 8001836:	6378      	str	r0, [r7, #52]	@ 0x34
 8001838:	e004      	b.n	8001844 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800183a:	f004 ff4b 	bl	80066d4 <HAL_RCC_GetPCLK1Freq>
 800183e:	4603      	mov	r3, r0
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001846:	4a23      	ldr	r2, [pc, #140]	@ (80018d4 <HAL_InitTick+0xe8>)
 8001848:	fba2 2303 	umull	r2, r3, r2, r3
 800184c:	0c9b      	lsrs	r3, r3, #18
 800184e:	3b01      	subs	r3, #1
 8001850:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001852:	4b21      	ldr	r3, [pc, #132]	@ (80018d8 <HAL_InitTick+0xec>)
 8001854:	4a21      	ldr	r2, [pc, #132]	@ (80018dc <HAL_InitTick+0xf0>)
 8001856:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001858:	4b1f      	ldr	r3, [pc, #124]	@ (80018d8 <HAL_InitTick+0xec>)
 800185a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800185e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001860:	4a1d      	ldr	r2, [pc, #116]	@ (80018d8 <HAL_InitTick+0xec>)
 8001862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001864:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001866:	4b1c      	ldr	r3, [pc, #112]	@ (80018d8 <HAL_InitTick+0xec>)
 8001868:	2200      	movs	r2, #0
 800186a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800186c:	4b1a      	ldr	r3, [pc, #104]	@ (80018d8 <HAL_InitTick+0xec>)
 800186e:	2200      	movs	r2, #0
 8001870:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001872:	4b19      	ldr	r3, [pc, #100]	@ (80018d8 <HAL_InitTick+0xec>)
 8001874:	2200      	movs	r2, #0
 8001876:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001878:	4817      	ldr	r0, [pc, #92]	@ (80018d8 <HAL_InitTick+0xec>)
 800187a:	f006 fa9f 	bl	8007dbc <HAL_TIM_Base_Init>
 800187e:	4603      	mov	r3, r0
 8001880:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001884:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001888:	2b00      	cmp	r3, #0
 800188a:	d11b      	bne.n	80018c4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800188c:	4812      	ldr	r0, [pc, #72]	@ (80018d8 <HAL_InitTick+0xec>)
 800188e:	f006 fafb 	bl	8007e88 <HAL_TIM_Base_Start_IT>
 8001892:	4603      	mov	r3, r0
 8001894:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001898:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800189c:	2b00      	cmp	r3, #0
 800189e:	d111      	bne.n	80018c4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80018a0:	2036      	movs	r0, #54	@ 0x36
 80018a2:	f000 fcd9 	bl	8002258 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2b0f      	cmp	r3, #15
 80018aa:	d808      	bhi.n	80018be <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80018ac:	2200      	movs	r2, #0
 80018ae:	6879      	ldr	r1, [r7, #4]
 80018b0:	2036      	movs	r0, #54	@ 0x36
 80018b2:	f000 fcb5 	bl	8002220 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018b6:	4a0a      	ldr	r2, [pc, #40]	@ (80018e0 <HAL_InitTick+0xf4>)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6013      	str	r3, [r2, #0]
 80018bc:	e002      	b.n	80018c4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80018c4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3738      	adds	r7, #56	@ 0x38
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	40023800 	.word	0x40023800
 80018d4:	431bde83 	.word	0x431bde83
 80018d8:	20015224 	.word	0x20015224
 80018dc:	40001000 	.word	0x40001000
 80018e0:	20000004 	.word	0x20000004

080018e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018e8:	bf00      	nop
 80018ea:	e7fd      	b.n	80018e8 <NMI_Handler+0x4>

080018ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018f0:	bf00      	nop
 80018f2:	e7fd      	b.n	80018f0 <HardFault_Handler+0x4>

080018f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018f8:	bf00      	nop
 80018fa:	e7fd      	b.n	80018f8 <MemManage_Handler+0x4>

080018fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001900:	bf00      	nop
 8001902:	e7fd      	b.n	8001900 <BusFault_Handler+0x4>

08001904 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001908:	bf00      	nop
 800190a:	e7fd      	b.n	8001908 <UsageFault_Handler+0x4>

0800190c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001910:	bf00      	nop
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr

0800191a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DI_0_INT_Pin);
 800191e:	2001      	movs	r0, #1
 8001920:	f001 fb64 	bl	8002fec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001924:	bf00      	nop
 8001926:	bd80      	pop	{r7, pc}

08001928 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800192c:	4802      	ldr	r0, [pc, #8]	@ (8001938 <DMA1_Stream1_IRQHandler+0x10>)
 800192e:	f000 fe39 	bl	80025a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	20015440 	.word	0x20015440

0800193c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001940:	4802      	ldr	r0, [pc, #8]	@ (800194c <DMA1_Stream3_IRQHandler+0x10>)
 8001942:	f000 fe2f 	bl	80025a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001946:	bf00      	nop
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	200154a0 	.word	0x200154a0

08001950 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001954:	4802      	ldr	r0, [pc, #8]	@ (8001960 <USART3_IRQHandler+0x10>)
 8001956:	f007 f8b5 	bl	8008ac4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	20015350 	.word	0x20015350

08001964 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001968:	4802      	ldr	r0, [pc, #8]	@ (8001974 <TIM6_DAC_IRQHandler+0x10>)
 800196a:	f006 fafd 	bl	8007f68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800196e:	bf00      	nop
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	20015224 	.word	0x20015224

08001978 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800197c:	4802      	ldr	r0, [pc, #8]	@ (8001988 <DMA2_Stream1_IRQHandler+0x10>)
 800197e:	f000 fe11 	bl	80025a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	20015500 	.word	0x20015500

0800198c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001990:	4802      	ldr	r0, [pc, #8]	@ (800199c <OTG_FS_IRQHandler+0x10>)
 8001992:	f001 fe23 	bl	80035dc <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	200155c0 	.word	0x200155c0

080019a0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80019a4:	4802      	ldr	r0, [pc, #8]	@ (80019b0 <DMA2_Stream6_IRQHandler+0x10>)
 80019a6:	f000 fdfd 	bl	80025a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20015560 	.word	0x20015560

080019b4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80019b8:	4802      	ldr	r0, [pc, #8]	@ (80019c4 <USART6_IRQHandler+0x10>)
 80019ba:	f007 f883 	bl	8008ac4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	200153c8 	.word	0x200153c8

080019c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019cc:	4b06      	ldr	r3, [pc, #24]	@ (80019e8 <SystemInit+0x20>)
 80019ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019d2:	4a05      	ldr	r2, [pc, #20]	@ (80019e8 <SystemInit+0x20>)
 80019d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019dc:	bf00      	nop
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	e000ed00 	.word	0xe000ed00

080019ec <MX_UART5_Init>:
DMA_HandleTypeDef hdma_usart6_rx;
DMA_HandleTypeDef hdma_usart6_tx;

/* UART5 init function */
void MX_UART5_Init(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80019f0:	4b11      	ldr	r3, [pc, #68]	@ (8001a38 <MX_UART5_Init+0x4c>)
 80019f2:	4a12      	ldr	r2, [pc, #72]	@ (8001a3c <MX_UART5_Init+0x50>)
 80019f4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80019f6:	4b10      	ldr	r3, [pc, #64]	@ (8001a38 <MX_UART5_Init+0x4c>)
 80019f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019fc:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80019fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001a38 <MX_UART5_Init+0x4c>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001a04:	4b0c      	ldr	r3, [pc, #48]	@ (8001a38 <MX_UART5_Init+0x4c>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001a0a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a38 <MX_UART5_Init+0x4c>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001a10:	4b09      	ldr	r3, [pc, #36]	@ (8001a38 <MX_UART5_Init+0x4c>)
 8001a12:	220c      	movs	r2, #12
 8001a14:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a16:	4b08      	ldr	r3, [pc, #32]	@ (8001a38 <MX_UART5_Init+0x4c>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a1c:	4b06      	ldr	r3, [pc, #24]	@ (8001a38 <MX_UART5_Init+0x4c>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001a22:	4805      	ldr	r0, [pc, #20]	@ (8001a38 <MX_UART5_Init+0x4c>)
 8001a24:	f006 fd26 	bl	8008474 <HAL_UART_Init>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001a2e:	f7ff fe21 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	200152d8 	.word	0x200152d8
 8001a3c:	40005000 	.word	0x40005000

08001a40 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a44:	4b11      	ldr	r3, [pc, #68]	@ (8001a8c <MX_USART3_UART_Init+0x4c>)
 8001a46:	4a12      	ldr	r2, [pc, #72]	@ (8001a90 <MX_USART3_UART_Init+0x50>)
 8001a48:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001a4a:	4b10      	ldr	r3, [pc, #64]	@ (8001a8c <MX_USART3_UART_Init+0x4c>)
 8001a4c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001a50:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a52:	4b0e      	ldr	r3, [pc, #56]	@ (8001a8c <MX_USART3_UART_Init+0x4c>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a58:	4b0c      	ldr	r3, [pc, #48]	@ (8001a8c <MX_USART3_UART_Init+0x4c>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a8c <MX_USART3_UART_Init+0x4c>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a64:	4b09      	ldr	r3, [pc, #36]	@ (8001a8c <MX_USART3_UART_Init+0x4c>)
 8001a66:	220c      	movs	r2, #12
 8001a68:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a6a:	4b08      	ldr	r3, [pc, #32]	@ (8001a8c <MX_USART3_UART_Init+0x4c>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a70:	4b06      	ldr	r3, [pc, #24]	@ (8001a8c <MX_USART3_UART_Init+0x4c>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a76:	4805      	ldr	r0, [pc, #20]	@ (8001a8c <MX_USART3_UART_Init+0x4c>)
 8001a78:	f006 fcfc 	bl	8008474 <HAL_UART_Init>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001a82:	f7ff fdf7 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a86:	bf00      	nop
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	20015350 	.word	0x20015350
 8001a90:	40004800 	.word	0x40004800

08001a94 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001a98:	4b11      	ldr	r3, [pc, #68]	@ (8001ae0 <MX_USART6_UART_Init+0x4c>)
 8001a9a:	4a12      	ldr	r2, [pc, #72]	@ (8001ae4 <MX_USART6_UART_Init+0x50>)
 8001a9c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001a9e:	4b10      	ldr	r3, [pc, #64]	@ (8001ae0 <MX_USART6_UART_Init+0x4c>)
 8001aa0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001aa4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001aa6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae0 <MX_USART6_UART_Init+0x4c>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001aac:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae0 <MX_USART6_UART_Init+0x4c>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001ab2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ae0 <MX_USART6_UART_Init+0x4c>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001ab8:	4b09      	ldr	r3, [pc, #36]	@ (8001ae0 <MX_USART6_UART_Init+0x4c>)
 8001aba:	220c      	movs	r2, #12
 8001abc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001abe:	4b08      	ldr	r3, [pc, #32]	@ (8001ae0 <MX_USART6_UART_Init+0x4c>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ac4:	4b06      	ldr	r3, [pc, #24]	@ (8001ae0 <MX_USART6_UART_Init+0x4c>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001aca:	4805      	ldr	r0, [pc, #20]	@ (8001ae0 <MX_USART6_UART_Init+0x4c>)
 8001acc:	f006 fcd2 	bl	8008474 <HAL_UART_Init>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001ad6:	f7ff fdcd 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001ada:	bf00      	nop
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	200153c8 	.word	0x200153c8
 8001ae4:	40011400 	.word	0x40011400

08001ae8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b08e      	sub	sp, #56	@ 0x38
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	605a      	str	r2, [r3, #4]
 8001afa:	609a      	str	r2, [r3, #8]
 8001afc:	60da      	str	r2, [r3, #12]
 8001afe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a73      	ldr	r2, [pc, #460]	@ (8001cd4 <HAL_UART_MspInit+0x1ec>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d14b      	bne.n	8001ba2 <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	623b      	str	r3, [r7, #32]
 8001b0e:	4b72      	ldr	r3, [pc, #456]	@ (8001cd8 <HAL_UART_MspInit+0x1f0>)
 8001b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b12:	4a71      	ldr	r2, [pc, #452]	@ (8001cd8 <HAL_UART_MspInit+0x1f0>)
 8001b14:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001b18:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b1a:	4b6f      	ldr	r3, [pc, #444]	@ (8001cd8 <HAL_UART_MspInit+0x1f0>)
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b22:	623b      	str	r3, [r7, #32]
 8001b24:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b26:	2300      	movs	r3, #0
 8001b28:	61fb      	str	r3, [r7, #28]
 8001b2a:	4b6b      	ldr	r3, [pc, #428]	@ (8001cd8 <HAL_UART_MspInit+0x1f0>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2e:	4a6a      	ldr	r2, [pc, #424]	@ (8001cd8 <HAL_UART_MspInit+0x1f0>)
 8001b30:	f043 0304 	orr.w	r3, r3, #4
 8001b34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b36:	4b68      	ldr	r3, [pc, #416]	@ (8001cd8 <HAL_UART_MspInit+0x1f0>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3a:	f003 0304 	and.w	r3, r3, #4
 8001b3e:	61fb      	str	r3, [r7, #28]
 8001b40:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	61bb      	str	r3, [r7, #24]
 8001b46:	4b64      	ldr	r3, [pc, #400]	@ (8001cd8 <HAL_UART_MspInit+0x1f0>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4a:	4a63      	ldr	r2, [pc, #396]	@ (8001cd8 <HAL_UART_MspInit+0x1f0>)
 8001b4c:	f043 0308 	orr.w	r3, r3, #8
 8001b50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b52:	4b61      	ldr	r3, [pc, #388]	@ (8001cd8 <HAL_UART_MspInit+0x1f0>)
 8001b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b56:	f003 0308 	and.w	r3, r3, #8
 8001b5a:	61bb      	str	r3, [r7, #24]
 8001b5c:	69bb      	ldr	r3, [r7, #24]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001b5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b62:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b64:	2302      	movs	r3, #2
 8001b66:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001b70:	2308      	movs	r3, #8
 8001b72:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4858      	ldr	r0, [pc, #352]	@ (8001cdc <HAL_UART_MspInit+0x1f4>)
 8001b7c:	f000 ff7c 	bl	8002a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b80:	2304      	movs	r3, #4
 8001b82:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b84:	2302      	movs	r3, #2
 8001b86:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001b90:	2308      	movs	r3, #8
 8001b92:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b98:	4619      	mov	r1, r3
 8001b9a:	4851      	ldr	r0, [pc, #324]	@ (8001ce0 <HAL_UART_MspInit+0x1f8>)
 8001b9c:	f000 ff6c 	bl	8002a78 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001ba0:	e140      	b.n	8001e24 <HAL_UART_MspInit+0x33c>
  else if(uartHandle->Instance==USART3)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a4f      	ldr	r2, [pc, #316]	@ (8001ce4 <HAL_UART_MspInit+0x1fc>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	f040 80a5 	bne.w	8001cf8 <HAL_UART_MspInit+0x210>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	617b      	str	r3, [r7, #20]
 8001bb2:	4b49      	ldr	r3, [pc, #292]	@ (8001cd8 <HAL_UART_MspInit+0x1f0>)
 8001bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb6:	4a48      	ldr	r2, [pc, #288]	@ (8001cd8 <HAL_UART_MspInit+0x1f0>)
 8001bb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bbe:	4b46      	ldr	r3, [pc, #280]	@ (8001cd8 <HAL_UART_MspInit+0x1f0>)
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001bc6:	617b      	str	r3, [r7, #20]
 8001bc8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bca:	2300      	movs	r3, #0
 8001bcc:	613b      	str	r3, [r7, #16]
 8001bce:	4b42      	ldr	r3, [pc, #264]	@ (8001cd8 <HAL_UART_MspInit+0x1f0>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd2:	4a41      	ldr	r2, [pc, #260]	@ (8001cd8 <HAL_UART_MspInit+0x1f0>)
 8001bd4:	f043 0304 	orr.w	r3, r3, #4
 8001bd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bda:	4b3f      	ldr	r3, [pc, #252]	@ (8001cd8 <HAL_UART_MspInit+0x1f0>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bde:	f003 0304 	and.w	r3, r3, #4
 8001be2:	613b      	str	r3, [r7, #16]
 8001be4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001be6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001bea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bec:	2302      	movs	r3, #2
 8001bee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001bf8:	2307      	movs	r3, #7
 8001bfa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c00:	4619      	mov	r1, r3
 8001c02:	4836      	ldr	r0, [pc, #216]	@ (8001cdc <HAL_UART_MspInit+0x1f4>)
 8001c04:	f000 ff38 	bl	8002a78 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8001c08:	4b37      	ldr	r3, [pc, #220]	@ (8001ce8 <HAL_UART_MspInit+0x200>)
 8001c0a:	4a38      	ldr	r2, [pc, #224]	@ (8001cec <HAL_UART_MspInit+0x204>)
 8001c0c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8001c0e:	4b36      	ldr	r3, [pc, #216]	@ (8001ce8 <HAL_UART_MspInit+0x200>)
 8001c10:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001c14:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c16:	4b34      	ldr	r3, [pc, #208]	@ (8001ce8 <HAL_UART_MspInit+0x200>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c1c:	4b32      	ldr	r3, [pc, #200]	@ (8001ce8 <HAL_UART_MspInit+0x200>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c22:	4b31      	ldr	r3, [pc, #196]	@ (8001ce8 <HAL_UART_MspInit+0x200>)
 8001c24:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c28:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c2a:	4b2f      	ldr	r3, [pc, #188]	@ (8001ce8 <HAL_UART_MspInit+0x200>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c30:	4b2d      	ldr	r3, [pc, #180]	@ (8001ce8 <HAL_UART_MspInit+0x200>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001c36:	4b2c      	ldr	r3, [pc, #176]	@ (8001ce8 <HAL_UART_MspInit+0x200>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c3c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ce8 <HAL_UART_MspInit+0x200>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c42:	4b29      	ldr	r3, [pc, #164]	@ (8001ce8 <HAL_UART_MspInit+0x200>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001c48:	4827      	ldr	r0, [pc, #156]	@ (8001ce8 <HAL_UART_MspInit+0x200>)
 8001c4a:	f000 fb13 	bl	8002274 <HAL_DMA_Init>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <HAL_UART_MspInit+0x170>
      Error_Handler();
 8001c54:	f7ff fd0e 	bl	8001674 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	4a23      	ldr	r2, [pc, #140]	@ (8001ce8 <HAL_UART_MspInit+0x200>)
 8001c5c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001c5e:	4a22      	ldr	r2, [pc, #136]	@ (8001ce8 <HAL_UART_MspInit+0x200>)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8001c64:	4b22      	ldr	r3, [pc, #136]	@ (8001cf0 <HAL_UART_MspInit+0x208>)
 8001c66:	4a23      	ldr	r2, [pc, #140]	@ (8001cf4 <HAL_UART_MspInit+0x20c>)
 8001c68:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8001c6a:	4b21      	ldr	r3, [pc, #132]	@ (8001cf0 <HAL_UART_MspInit+0x208>)
 8001c6c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001c70:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c72:	4b1f      	ldr	r3, [pc, #124]	@ (8001cf0 <HAL_UART_MspInit+0x208>)
 8001c74:	2240      	movs	r2, #64	@ 0x40
 8001c76:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c78:	4b1d      	ldr	r3, [pc, #116]	@ (8001cf0 <HAL_UART_MspInit+0x208>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c7e:	4b1c      	ldr	r3, [pc, #112]	@ (8001cf0 <HAL_UART_MspInit+0x208>)
 8001c80:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c84:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c86:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf0 <HAL_UART_MspInit+0x208>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c8c:	4b18      	ldr	r3, [pc, #96]	@ (8001cf0 <HAL_UART_MspInit+0x208>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001c92:	4b17      	ldr	r3, [pc, #92]	@ (8001cf0 <HAL_UART_MspInit+0x208>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c98:	4b15      	ldr	r3, [pc, #84]	@ (8001cf0 <HAL_UART_MspInit+0x208>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c9e:	4b14      	ldr	r3, [pc, #80]	@ (8001cf0 <HAL_UART_MspInit+0x208>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001ca4:	4812      	ldr	r0, [pc, #72]	@ (8001cf0 <HAL_UART_MspInit+0x208>)
 8001ca6:	f000 fae5 	bl	8002274 <HAL_DMA_Init>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <HAL_UART_MspInit+0x1cc>
      Error_Handler();
 8001cb0:	f7ff fce0 	bl	8001674 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a0e      	ldr	r2, [pc, #56]	@ (8001cf0 <HAL_UART_MspInit+0x208>)
 8001cb8:	639a      	str	r2, [r3, #56]	@ 0x38
 8001cba:	4a0d      	ldr	r2, [pc, #52]	@ (8001cf0 <HAL_UART_MspInit+0x208>)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	2027      	movs	r0, #39	@ 0x27
 8001cc6:	f000 faab 	bl	8002220 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001cca:	2027      	movs	r0, #39	@ 0x27
 8001ccc:	f000 fac4 	bl	8002258 <HAL_NVIC_EnableIRQ>
}
 8001cd0:	e0a8      	b.n	8001e24 <HAL_UART_MspInit+0x33c>
 8001cd2:	bf00      	nop
 8001cd4:	40005000 	.word	0x40005000
 8001cd8:	40023800 	.word	0x40023800
 8001cdc:	40020800 	.word	0x40020800
 8001ce0:	40020c00 	.word	0x40020c00
 8001ce4:	40004800 	.word	0x40004800
 8001ce8:	20015440 	.word	0x20015440
 8001cec:	40026028 	.word	0x40026028
 8001cf0:	200154a0 	.word	0x200154a0
 8001cf4:	40026058 	.word	0x40026058
  else if(uartHandle->Instance==USART6)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a4b      	ldr	r2, [pc, #300]	@ (8001e2c <HAL_UART_MspInit+0x344>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	f040 8090 	bne.w	8001e24 <HAL_UART_MspInit+0x33c>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001d04:	2300      	movs	r3, #0
 8001d06:	60fb      	str	r3, [r7, #12]
 8001d08:	4b49      	ldr	r3, [pc, #292]	@ (8001e30 <HAL_UART_MspInit+0x348>)
 8001d0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d0c:	4a48      	ldr	r2, [pc, #288]	@ (8001e30 <HAL_UART_MspInit+0x348>)
 8001d0e:	f043 0320 	orr.w	r3, r3, #32
 8001d12:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d14:	4b46      	ldr	r3, [pc, #280]	@ (8001e30 <HAL_UART_MspInit+0x348>)
 8001d16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d18:	f003 0320 	and.w	r3, r3, #32
 8001d1c:	60fb      	str	r3, [r7, #12]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d20:	2300      	movs	r3, #0
 8001d22:	60bb      	str	r3, [r7, #8]
 8001d24:	4b42      	ldr	r3, [pc, #264]	@ (8001e30 <HAL_UART_MspInit+0x348>)
 8001d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d28:	4a41      	ldr	r2, [pc, #260]	@ (8001e30 <HAL_UART_MspInit+0x348>)
 8001d2a:	f043 0304 	orr.w	r3, r3, #4
 8001d2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d30:	4b3f      	ldr	r3, [pc, #252]	@ (8001e30 <HAL_UART_MspInit+0x348>)
 8001d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d34:	f003 0304 	and.w	r3, r3, #4
 8001d38:	60bb      	str	r3, [r7, #8]
 8001d3a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d3c:	23c0      	movs	r3, #192	@ 0xc0
 8001d3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d40:	2302      	movs	r3, #2
 8001d42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d44:	2300      	movs	r3, #0
 8001d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001d4c:	2308      	movs	r3, #8
 8001d4e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d54:	4619      	mov	r1, r3
 8001d56:	4837      	ldr	r0, [pc, #220]	@ (8001e34 <HAL_UART_MspInit+0x34c>)
 8001d58:	f000 fe8e 	bl	8002a78 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8001d5c:	4b36      	ldr	r3, [pc, #216]	@ (8001e38 <HAL_UART_MspInit+0x350>)
 8001d5e:	4a37      	ldr	r2, [pc, #220]	@ (8001e3c <HAL_UART_MspInit+0x354>)
 8001d60:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8001d62:	4b35      	ldr	r3, [pc, #212]	@ (8001e38 <HAL_UART_MspInit+0x350>)
 8001d64:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001d68:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d6a:	4b33      	ldr	r3, [pc, #204]	@ (8001e38 <HAL_UART_MspInit+0x350>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d70:	4b31      	ldr	r3, [pc, #196]	@ (8001e38 <HAL_UART_MspInit+0x350>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d76:	4b30      	ldr	r3, [pc, #192]	@ (8001e38 <HAL_UART_MspInit+0x350>)
 8001d78:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d7c:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d7e:	4b2e      	ldr	r3, [pc, #184]	@ (8001e38 <HAL_UART_MspInit+0x350>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d84:	4b2c      	ldr	r3, [pc, #176]	@ (8001e38 <HAL_UART_MspInit+0x350>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8001d8a:	4b2b      	ldr	r3, [pc, #172]	@ (8001e38 <HAL_UART_MspInit+0x350>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d90:	4b29      	ldr	r3, [pc, #164]	@ (8001e38 <HAL_UART_MspInit+0x350>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d96:	4b28      	ldr	r3, [pc, #160]	@ (8001e38 <HAL_UART_MspInit+0x350>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8001d9c:	4826      	ldr	r0, [pc, #152]	@ (8001e38 <HAL_UART_MspInit+0x350>)
 8001d9e:	f000 fa69 	bl	8002274 <HAL_DMA_Init>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d001      	beq.n	8001dac <HAL_UART_MspInit+0x2c4>
      Error_Handler();
 8001da8:	f7ff fc64 	bl	8001674 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	4a22      	ldr	r2, [pc, #136]	@ (8001e38 <HAL_UART_MspInit+0x350>)
 8001db0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001db2:	4a21      	ldr	r2, [pc, #132]	@ (8001e38 <HAL_UART_MspInit+0x350>)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8001db8:	4b21      	ldr	r3, [pc, #132]	@ (8001e40 <HAL_UART_MspInit+0x358>)
 8001dba:	4a22      	ldr	r2, [pc, #136]	@ (8001e44 <HAL_UART_MspInit+0x35c>)
 8001dbc:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8001dbe:	4b20      	ldr	r3, [pc, #128]	@ (8001e40 <HAL_UART_MspInit+0x358>)
 8001dc0:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001dc4:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8001e40 <HAL_UART_MspInit+0x358>)
 8001dc8:	2240      	movs	r2, #64	@ 0x40
 8001dca:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dcc:	4b1c      	ldr	r3, [pc, #112]	@ (8001e40 <HAL_UART_MspInit+0x358>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001dd2:	4b1b      	ldr	r3, [pc, #108]	@ (8001e40 <HAL_UART_MspInit+0x358>)
 8001dd4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001dd8:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dda:	4b19      	ldr	r3, [pc, #100]	@ (8001e40 <HAL_UART_MspInit+0x358>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001de0:	4b17      	ldr	r3, [pc, #92]	@ (8001e40 <HAL_UART_MspInit+0x358>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8001de6:	4b16      	ldr	r3, [pc, #88]	@ (8001e40 <HAL_UART_MspInit+0x358>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001dec:	4b14      	ldr	r3, [pc, #80]	@ (8001e40 <HAL_UART_MspInit+0x358>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001df2:	4b13      	ldr	r3, [pc, #76]	@ (8001e40 <HAL_UART_MspInit+0x358>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8001df8:	4811      	ldr	r0, [pc, #68]	@ (8001e40 <HAL_UART_MspInit+0x358>)
 8001dfa:	f000 fa3b 	bl	8002274 <HAL_DMA_Init>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <HAL_UART_MspInit+0x320>
      Error_Handler();
 8001e04:	f7ff fc36 	bl	8001674 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	4a0d      	ldr	r2, [pc, #52]	@ (8001e40 <HAL_UART_MspInit+0x358>)
 8001e0c:	639a      	str	r2, [r3, #56]	@ 0x38
 8001e0e:	4a0c      	ldr	r2, [pc, #48]	@ (8001e40 <HAL_UART_MspInit+0x358>)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001e14:	2200      	movs	r2, #0
 8001e16:	2100      	movs	r1, #0
 8001e18:	2047      	movs	r0, #71	@ 0x47
 8001e1a:	f000 fa01 	bl	8002220 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001e1e:	2047      	movs	r0, #71	@ 0x47
 8001e20:	f000 fa1a 	bl	8002258 <HAL_NVIC_EnableIRQ>
}
 8001e24:	bf00      	nop
 8001e26:	3738      	adds	r7, #56	@ 0x38
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	40011400 	.word	0x40011400
 8001e30:	40023800 	.word	0x40023800
 8001e34:	40020800 	.word	0x40020800
 8001e38:	20015500 	.word	0x20015500
 8001e3c:	40026428 	.word	0x40026428
 8001e40:	20015560 	.word	0x20015560
 8001e44:	400264a0 	.word	0x400264a0

08001e48 <MX_USB_OTG_FS_HCD_Init>:
HCD_HandleTypeDef hhcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_HCD_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001e88 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001e4e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001e52:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 12;
 8001e54:	4b0c      	ldr	r3, [pc, #48]	@ (8001e88 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001e56:	220c      	movs	r2, #12
 8001e58:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8001e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e88 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001e60:	4b09      	ldr	r3, [pc, #36]	@ (8001e88 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8001e66:	4b08      	ldr	r3, [pc, #32]	@ (8001e88 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001e68:	2202      	movs	r2, #2
 8001e6a:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001e6c:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8001e72:	4805      	ldr	r0, [pc, #20]	@ (8001e88 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001e74:	f001 f8d2 	bl	800301c <HAL_HCD_Init>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <MX_USB_OTG_FS_HCD_Init+0x3a>
  {
    Error_Handler();
 8001e7e:	f7ff fbf9 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001e82:	bf00      	nop
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	200155c0 	.word	0x200155c0

08001e8c <HAL_HCD_MspInit>:

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b0a0      	sub	sp, #128	@ 0x80
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e94:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	605a      	str	r2, [r3, #4]
 8001e9e:	609a      	str	r2, [r3, #8]
 8001ea0:	60da      	str	r2, [r3, #12]
 8001ea2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ea4:	f107 0310 	add.w	r3, r7, #16
 8001ea8:	225c      	movs	r2, #92	@ 0x5c
 8001eaa:	2100      	movs	r1, #0
 8001eac:	4618      	mov	r0, r3
 8001eae:	f018 f849 	bl	8019f44 <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001eba:	d161      	bne.n	8001f80 <HAL_HCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001ebc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ec0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIM = 8;
 8001ec2:	2308      	movs	r3, #8
 8001ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001ec6:	23c0      	movs	r3, #192	@ 0xc0
 8001ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8001eca:	2302      	movs	r3, #2
 8001ecc:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 8001ece:	2304      	movs	r3, #4
 8001ed0:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 8001ed6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8001eda:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001edc:	f107 0310 	add.w	r3, r7, #16
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f004 fc51 	bl	8006788 <HAL_RCCEx_PeriphCLKConfig>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <HAL_HCD_MspInit+0x64>
    {
      Error_Handler();
 8001eec:	f7ff fbc2 	bl	8001674 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	60fb      	str	r3, [r7, #12]
 8001ef4:	4b24      	ldr	r3, [pc, #144]	@ (8001f88 <HAL_HCD_MspInit+0xfc>)
 8001ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef8:	4a23      	ldr	r2, [pc, #140]	@ (8001f88 <HAL_HCD_MspInit+0xfc>)
 8001efa:	f043 0301 	orr.w	r3, r3, #1
 8001efe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f00:	4b21      	ldr	r3, [pc, #132]	@ (8001f88 <HAL_HCD_MspInit+0xfc>)
 8001f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f04:	f003 0301 	and.w	r3, r3, #1
 8001f08:	60fb      	str	r3, [r7, #12]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f0c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f10:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f12:	2300      	movs	r3, #0
 8001f14:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f16:	2300      	movs	r3, #0
 8001f18:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f1a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001f1e:	4619      	mov	r1, r3
 8001f20:	481a      	ldr	r0, [pc, #104]	@ (8001f8c <HAL_HCD_MspInit+0x100>)
 8001f22:	f000 fda9 	bl	8002a78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001f26:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001f2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f2c:	2302      	movs	r3, #2
 8001f2e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f30:	2300      	movs	r3, #0
 8001f32:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f34:	2303      	movs	r3, #3
 8001f36:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001f38:	230a      	movs	r3, #10
 8001f3a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001f40:	4619      	mov	r1, r3
 8001f42:	4812      	ldr	r0, [pc, #72]	@ (8001f8c <HAL_HCD_MspInit+0x100>)
 8001f44:	f000 fd98 	bl	8002a78 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001f48:	4b0f      	ldr	r3, [pc, #60]	@ (8001f88 <HAL_HCD_MspInit+0xfc>)
 8001f4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f4c:	4a0e      	ldr	r2, [pc, #56]	@ (8001f88 <HAL_HCD_MspInit+0xfc>)
 8001f4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f52:	6353      	str	r3, [r2, #52]	@ 0x34
 8001f54:	2300      	movs	r3, #0
 8001f56:	60bb      	str	r3, [r7, #8]
 8001f58:	4b0b      	ldr	r3, [pc, #44]	@ (8001f88 <HAL_HCD_MspInit+0xfc>)
 8001f5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f5c:	4a0a      	ldr	r2, [pc, #40]	@ (8001f88 <HAL_HCD_MspInit+0xfc>)
 8001f5e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f62:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f64:	4b08      	ldr	r3, [pc, #32]	@ (8001f88 <HAL_HCD_MspInit+0xfc>)
 8001f66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f6c:	60bb      	str	r3, [r7, #8]
 8001f6e:	68bb      	ldr	r3, [r7, #8]

    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001f70:	2200      	movs	r2, #0
 8001f72:	2100      	movs	r1, #0
 8001f74:	2043      	movs	r0, #67	@ 0x43
 8001f76:	f000 f953 	bl	8002220 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001f7a:	2043      	movs	r0, #67	@ 0x43
 8001f7c:	f000 f96c 	bl	8002258 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001f80:	bf00      	nop
 8001f82:	3780      	adds	r7, #128	@ 0x80
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40023800 	.word	0x40023800
 8001f8c:	40020000 	.word	0x40020000

08001f90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001fc8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f94:	f7ff fd18 	bl	80019c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f98:	480c      	ldr	r0, [pc, #48]	@ (8001fcc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f9a:	490d      	ldr	r1, [pc, #52]	@ (8001fd0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001fd4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fa0:	e002      	b.n	8001fa8 <LoopCopyDataInit>

08001fa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fa6:	3304      	adds	r3, #4

08001fa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001faa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fac:	d3f9      	bcc.n	8001fa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fae:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001fb0:	4c0a      	ldr	r4, [pc, #40]	@ (8001fdc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001fb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fb4:	e001      	b.n	8001fba <LoopFillZerobss>

08001fb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fb8:	3204      	adds	r2, #4

08001fba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fbc:	d3fb      	bcc.n	8001fb6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001fbe:	f017 ffc9 	bl	8019f54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fc2:	f7ff fab5 	bl	8001530 <main>
  bx  lr    
 8001fc6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001fc8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fd0:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 8001fd4:	0801a560 	.word	0x0801a560
  ldr r2, =_sbss
 8001fd8:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 8001fdc:	20017308 	.word	0x20017308

08001fe0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fe0:	e7fe      	b.n	8001fe0 <ADC_IRQHandler>
	...

08001fe4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fe8:	4b0e      	ldr	r3, [pc, #56]	@ (8002024 <HAL_Init+0x40>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a0d      	ldr	r2, [pc, #52]	@ (8002024 <HAL_Init+0x40>)
 8001fee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ff2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8002024 <HAL_Init+0x40>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a0a      	ldr	r2, [pc, #40]	@ (8002024 <HAL_Init+0x40>)
 8001ffa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ffe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002000:	4b08      	ldr	r3, [pc, #32]	@ (8002024 <HAL_Init+0x40>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a07      	ldr	r2, [pc, #28]	@ (8002024 <HAL_Init+0x40>)
 8002006:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800200a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800200c:	2003      	movs	r0, #3
 800200e:	f000 f8fc 	bl	800220a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002012:	200f      	movs	r0, #15
 8002014:	f7ff fbea 	bl	80017ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002018:	f7ff fbc0 	bl	800179c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800201c:	2300      	movs	r3, #0
}
 800201e:	4618      	mov	r0, r3
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40023c00 	.word	0x40023c00

08002028 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800202c:	4b06      	ldr	r3, [pc, #24]	@ (8002048 <HAL_IncTick+0x20>)
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	461a      	mov	r2, r3
 8002032:	4b06      	ldr	r3, [pc, #24]	@ (800204c <HAL_IncTick+0x24>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4413      	add	r3, r2
 8002038:	4a04      	ldr	r2, [pc, #16]	@ (800204c <HAL_IncTick+0x24>)
 800203a:	6013      	str	r3, [r2, #0]
}
 800203c:	bf00      	nop
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	20000008 	.word	0x20000008
 800204c:	200159a0 	.word	0x200159a0

08002050 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  return uwTick;
 8002054:	4b03      	ldr	r3, [pc, #12]	@ (8002064 <HAL_GetTick+0x14>)
 8002056:	681b      	ldr	r3, [r3, #0]
}
 8002058:	4618      	mov	r0, r3
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop
 8002064:	200159a0 	.word	0x200159a0

08002068 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002070:	f7ff ffee 	bl	8002050 <HAL_GetTick>
 8002074:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002080:	d005      	beq.n	800208e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002082:	4b0a      	ldr	r3, [pc, #40]	@ (80020ac <HAL_Delay+0x44>)
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	461a      	mov	r2, r3
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	4413      	add	r3, r2
 800208c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800208e:	bf00      	nop
 8002090:	f7ff ffde 	bl	8002050 <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	429a      	cmp	r2, r3
 800209e:	d8f7      	bhi.n	8002090 <HAL_Delay+0x28>
  {
  }
}
 80020a0:	bf00      	nop
 80020a2:	bf00      	nop
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	20000008 	.word	0x20000008

080020b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f003 0307 	and.w	r3, r3, #7
 80020be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020c0:	4b0c      	ldr	r3, [pc, #48]	@ (80020f4 <__NVIC_SetPriorityGrouping+0x44>)
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020c6:	68ba      	ldr	r2, [r7, #8]
 80020c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020cc:	4013      	ands	r3, r2
 80020ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020e2:	4a04      	ldr	r2, [pc, #16]	@ (80020f4 <__NVIC_SetPriorityGrouping+0x44>)
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	60d3      	str	r3, [r2, #12]
}
 80020e8:	bf00      	nop
 80020ea:	3714      	adds	r7, #20
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr
 80020f4:	e000ed00 	.word	0xe000ed00

080020f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020fc:	4b04      	ldr	r3, [pc, #16]	@ (8002110 <__NVIC_GetPriorityGrouping+0x18>)
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	0a1b      	lsrs	r3, r3, #8
 8002102:	f003 0307 	and.w	r3, r3, #7
}
 8002106:	4618      	mov	r0, r3
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	e000ed00 	.word	0xe000ed00

08002114 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	4603      	mov	r3, r0
 800211c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800211e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002122:	2b00      	cmp	r3, #0
 8002124:	db0b      	blt.n	800213e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002126:	79fb      	ldrb	r3, [r7, #7]
 8002128:	f003 021f 	and.w	r2, r3, #31
 800212c:	4907      	ldr	r1, [pc, #28]	@ (800214c <__NVIC_EnableIRQ+0x38>)
 800212e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002132:	095b      	lsrs	r3, r3, #5
 8002134:	2001      	movs	r0, #1
 8002136:	fa00 f202 	lsl.w	r2, r0, r2
 800213a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800213e:	bf00      	nop
 8002140:	370c      	adds	r7, #12
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	e000e100 	.word	0xe000e100

08002150 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	6039      	str	r1, [r7, #0]
 800215a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800215c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002160:	2b00      	cmp	r3, #0
 8002162:	db0a      	blt.n	800217a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	b2da      	uxtb	r2, r3
 8002168:	490c      	ldr	r1, [pc, #48]	@ (800219c <__NVIC_SetPriority+0x4c>)
 800216a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216e:	0112      	lsls	r2, r2, #4
 8002170:	b2d2      	uxtb	r2, r2
 8002172:	440b      	add	r3, r1
 8002174:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002178:	e00a      	b.n	8002190 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	b2da      	uxtb	r2, r3
 800217e:	4908      	ldr	r1, [pc, #32]	@ (80021a0 <__NVIC_SetPriority+0x50>)
 8002180:	79fb      	ldrb	r3, [r7, #7]
 8002182:	f003 030f 	and.w	r3, r3, #15
 8002186:	3b04      	subs	r3, #4
 8002188:	0112      	lsls	r2, r2, #4
 800218a:	b2d2      	uxtb	r2, r2
 800218c:	440b      	add	r3, r1
 800218e:	761a      	strb	r2, [r3, #24]
}
 8002190:	bf00      	nop
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr
 800219c:	e000e100 	.word	0xe000e100
 80021a0:	e000ed00 	.word	0xe000ed00

080021a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b089      	sub	sp, #36	@ 0x24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	60f8      	str	r0, [r7, #12]
 80021ac:	60b9      	str	r1, [r7, #8]
 80021ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	f1c3 0307 	rsb	r3, r3, #7
 80021be:	2b04      	cmp	r3, #4
 80021c0:	bf28      	it	cs
 80021c2:	2304      	movcs	r3, #4
 80021c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	3304      	adds	r3, #4
 80021ca:	2b06      	cmp	r3, #6
 80021cc:	d902      	bls.n	80021d4 <NVIC_EncodePriority+0x30>
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	3b03      	subs	r3, #3
 80021d2:	e000      	b.n	80021d6 <NVIC_EncodePriority+0x32>
 80021d4:	2300      	movs	r3, #0
 80021d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	43da      	mvns	r2, r3
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	401a      	ands	r2, r3
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021ec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	fa01 f303 	lsl.w	r3, r1, r3
 80021f6:	43d9      	mvns	r1, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021fc:	4313      	orrs	r3, r2
         );
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3724      	adds	r7, #36	@ 0x24
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr

0800220a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b082      	sub	sp, #8
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f7ff ff4c 	bl	80020b0 <__NVIC_SetPriorityGrouping>
}
 8002218:	bf00      	nop
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}

08002220 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	4603      	mov	r3, r0
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	607a      	str	r2, [r7, #4]
 800222c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800222e:	2300      	movs	r3, #0
 8002230:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002232:	f7ff ff61 	bl	80020f8 <__NVIC_GetPriorityGrouping>
 8002236:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	68b9      	ldr	r1, [r7, #8]
 800223c:	6978      	ldr	r0, [r7, #20]
 800223e:	f7ff ffb1 	bl	80021a4 <NVIC_EncodePriority>
 8002242:	4602      	mov	r2, r0
 8002244:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002248:	4611      	mov	r1, r2
 800224a:	4618      	mov	r0, r3
 800224c:	f7ff ff80 	bl	8002150 <__NVIC_SetPriority>
}
 8002250:	bf00      	nop
 8002252:	3718      	adds	r7, #24
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002266:	4618      	mov	r0, r3
 8002268:	f7ff ff54 	bl	8002114 <__NVIC_EnableIRQ>
}
 800226c:	bf00      	nop
 800226e:	3708      	adds	r7, #8
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}

08002274 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b086      	sub	sp, #24
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800227c:	2300      	movs	r3, #0
 800227e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002280:	f7ff fee6 	bl	8002050 <HAL_GetTick>
 8002284:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d101      	bne.n	8002290 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e099      	b.n	80023c4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2202      	movs	r2, #2
 8002294:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2200      	movs	r2, #0
 800229c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f022 0201 	bic.w	r2, r2, #1
 80022ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022b0:	e00f      	b.n	80022d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80022b2:	f7ff fecd 	bl	8002050 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b05      	cmp	r3, #5
 80022be:	d908      	bls.n	80022d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2220      	movs	r2, #32
 80022c4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2203      	movs	r2, #3
 80022ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e078      	b.n	80023c4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0301 	and.w	r3, r3, #1
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d1e8      	bne.n	80022b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80022e8:	697a      	ldr	r2, [r7, #20]
 80022ea:	4b38      	ldr	r3, [pc, #224]	@ (80023cc <HAL_DMA_Init+0x158>)
 80022ec:	4013      	ands	r3, r2
 80022ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685a      	ldr	r2, [r3, #4]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80022fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	691b      	ldr	r3, [r3, #16]
 8002304:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800230a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002316:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a1b      	ldr	r3, [r3, #32]
 800231c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800231e:	697a      	ldr	r2, [r7, #20]
 8002320:	4313      	orrs	r3, r2
 8002322:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002328:	2b04      	cmp	r3, #4
 800232a:	d107      	bne.n	800233c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002334:	4313      	orrs	r3, r2
 8002336:	697a      	ldr	r2, [r7, #20]
 8002338:	4313      	orrs	r3, r2
 800233a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	697a      	ldr	r2, [r7, #20]
 8002342:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	695b      	ldr	r3, [r3, #20]
 800234a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	f023 0307 	bic.w	r3, r3, #7
 8002352:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002358:	697a      	ldr	r2, [r7, #20]
 800235a:	4313      	orrs	r3, r2
 800235c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002362:	2b04      	cmp	r3, #4
 8002364:	d117      	bne.n	8002396 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800236a:	697a      	ldr	r2, [r7, #20]
 800236c:	4313      	orrs	r3, r2
 800236e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002374:	2b00      	cmp	r3, #0
 8002376:	d00e      	beq.n	8002396 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f000 fb01 	bl	8002980 <DMA_CheckFifoParam>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d008      	beq.n	8002396 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2240      	movs	r2, #64	@ 0x40
 8002388:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2201      	movs	r2, #1
 800238e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002392:	2301      	movs	r3, #1
 8002394:	e016      	b.n	80023c4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	697a      	ldr	r2, [r7, #20]
 800239c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f000 fab8 	bl	8002914 <DMA_CalcBaseAndBitshift>
 80023a4:	4603      	mov	r3, r0
 80023a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ac:	223f      	movs	r2, #63	@ 0x3f
 80023ae:	409a      	lsls	r2, r3
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2201      	movs	r2, #1
 80023be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80023c2:	2300      	movs	r3, #0
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3718      	adds	r7, #24
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	f010803f 	.word	0xf010803f

080023d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	607a      	str	r2, [r7, #4]
 80023dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023de:	2300      	movs	r3, #0
 80023e0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023e6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d101      	bne.n	80023f6 <HAL_DMA_Start_IT+0x26>
 80023f2:	2302      	movs	r3, #2
 80023f4:	e040      	b.n	8002478 <HAL_DMA_Start_IT+0xa8>
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2201      	movs	r2, #1
 80023fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002404:	b2db      	uxtb	r3, r3
 8002406:	2b01      	cmp	r3, #1
 8002408:	d12f      	bne.n	800246a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2202      	movs	r2, #2
 800240e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2200      	movs	r2, #0
 8002416:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	68b9      	ldr	r1, [r7, #8]
 800241e:	68f8      	ldr	r0, [r7, #12]
 8002420:	f000 fa4a 	bl	80028b8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002428:	223f      	movs	r2, #63	@ 0x3f
 800242a:	409a      	lsls	r2, r3
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f042 0216 	orr.w	r2, r2, #22
 800243e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002444:	2b00      	cmp	r3, #0
 8002446:	d007      	beq.n	8002458 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f042 0208 	orr.w	r2, r2, #8
 8002456:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f042 0201 	orr.w	r2, r2, #1
 8002466:	601a      	str	r2, [r3, #0]
 8002468:	e005      	b.n	8002476 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002472:	2302      	movs	r3, #2
 8002474:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002476:	7dfb      	ldrb	r3, [r7, #23]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3718      	adds	r7, #24
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}

08002480 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800248c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800248e:	f7ff fddf 	bl	8002050 <HAL_GetTick>
 8002492:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800249a:	b2db      	uxtb	r3, r3
 800249c:	2b02      	cmp	r3, #2
 800249e:	d008      	beq.n	80024b2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2280      	movs	r2, #128	@ 0x80
 80024a4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e052      	b.n	8002558 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f022 0216 	bic.w	r2, r2, #22
 80024c0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	695a      	ldr	r2, [r3, #20]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80024d0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d103      	bne.n	80024e2 <HAL_DMA_Abort+0x62>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d007      	beq.n	80024f2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f022 0208 	bic.w	r2, r2, #8
 80024f0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f022 0201 	bic.w	r2, r2, #1
 8002500:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002502:	e013      	b.n	800252c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002504:	f7ff fda4 	bl	8002050 <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	2b05      	cmp	r3, #5
 8002510:	d90c      	bls.n	800252c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2220      	movs	r2, #32
 8002516:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2203      	movs	r2, #3
 800251c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002528:	2303      	movs	r3, #3
 800252a:	e015      	b.n	8002558 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0301 	and.w	r3, r3, #1
 8002536:	2b00      	cmp	r3, #0
 8002538:	d1e4      	bne.n	8002504 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800253e:	223f      	movs	r2, #63	@ 0x3f
 8002540:	409a      	lsls	r2, r3
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2201      	movs	r2, #1
 800254a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2200      	movs	r2, #0
 8002552:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002556:	2300      	movs	r3, #0
}
 8002558:	4618      	mov	r0, r3
 800255a:	3710      	adds	r7, #16
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800256e:	b2db      	uxtb	r3, r3
 8002570:	2b02      	cmp	r3, #2
 8002572:	d004      	beq.n	800257e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2280      	movs	r2, #128	@ 0x80
 8002578:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e00c      	b.n	8002598 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2205      	movs	r2, #5
 8002582:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f022 0201 	bic.w	r2, r2, #1
 8002594:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002596:	2300      	movs	r3, #0
}
 8002598:	4618      	mov	r0, r3
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b086      	sub	sp, #24
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80025ac:	2300      	movs	r3, #0
 80025ae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80025b0:	4b8e      	ldr	r3, [pc, #568]	@ (80027ec <HAL_DMA_IRQHandler+0x248>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a8e      	ldr	r2, [pc, #568]	@ (80027f0 <HAL_DMA_IRQHandler+0x24c>)
 80025b6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ba:	0a9b      	lsrs	r3, r3, #10
 80025bc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025c2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ce:	2208      	movs	r2, #8
 80025d0:	409a      	lsls	r2, r3
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	4013      	ands	r3, r2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d01a      	beq.n	8002610 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 0304 	and.w	r3, r3, #4
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d013      	beq.n	8002610 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 0204 	bic.w	r2, r2, #4
 80025f6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025fc:	2208      	movs	r2, #8
 80025fe:	409a      	lsls	r2, r3
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002608:	f043 0201 	orr.w	r2, r3, #1
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002614:	2201      	movs	r2, #1
 8002616:	409a      	lsls	r2, r3
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	4013      	ands	r3, r2
 800261c:	2b00      	cmp	r3, #0
 800261e:	d012      	beq.n	8002646 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800262a:	2b00      	cmp	r3, #0
 800262c:	d00b      	beq.n	8002646 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002632:	2201      	movs	r2, #1
 8002634:	409a      	lsls	r2, r3
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800263e:	f043 0202 	orr.w	r2, r3, #2
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800264a:	2204      	movs	r2, #4
 800264c:	409a      	lsls	r2, r3
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	4013      	ands	r3, r2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d012      	beq.n	800267c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 0302 	and.w	r3, r3, #2
 8002660:	2b00      	cmp	r3, #0
 8002662:	d00b      	beq.n	800267c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002668:	2204      	movs	r2, #4
 800266a:	409a      	lsls	r2, r3
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002674:	f043 0204 	orr.w	r2, r3, #4
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002680:	2210      	movs	r2, #16
 8002682:	409a      	lsls	r2, r3
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	4013      	ands	r3, r2
 8002688:	2b00      	cmp	r3, #0
 800268a:	d043      	beq.n	8002714 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 0308 	and.w	r3, r3, #8
 8002696:	2b00      	cmp	r3, #0
 8002698:	d03c      	beq.n	8002714 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800269e:	2210      	movs	r2, #16
 80026a0:	409a      	lsls	r2, r3
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d018      	beq.n	80026e6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d108      	bne.n	80026d4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d024      	beq.n	8002714 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	4798      	blx	r3
 80026d2:	e01f      	b.n	8002714 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d01b      	beq.n	8002714 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	4798      	blx	r3
 80026e4:	e016      	b.n	8002714 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d107      	bne.n	8002704 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f022 0208 	bic.w	r2, r2, #8
 8002702:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002708:	2b00      	cmp	r3, #0
 800270a:	d003      	beq.n	8002714 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002718:	2220      	movs	r2, #32
 800271a:	409a      	lsls	r2, r3
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	4013      	ands	r3, r2
 8002720:	2b00      	cmp	r3, #0
 8002722:	f000 808f 	beq.w	8002844 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0310 	and.w	r3, r3, #16
 8002730:	2b00      	cmp	r3, #0
 8002732:	f000 8087 	beq.w	8002844 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800273a:	2220      	movs	r2, #32
 800273c:	409a      	lsls	r2, r3
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2b05      	cmp	r3, #5
 800274c:	d136      	bne.n	80027bc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f022 0216 	bic.w	r2, r2, #22
 800275c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	695a      	ldr	r2, [r3, #20]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800276c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002772:	2b00      	cmp	r3, #0
 8002774:	d103      	bne.n	800277e <HAL_DMA_IRQHandler+0x1da>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800277a:	2b00      	cmp	r3, #0
 800277c:	d007      	beq.n	800278e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f022 0208 	bic.w	r2, r2, #8
 800278c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002792:	223f      	movs	r2, #63	@ 0x3f
 8002794:	409a      	lsls	r2, r3
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2201      	movs	r2, #1
 800279e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2200      	movs	r2, #0
 80027a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d07e      	beq.n	80028b0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	4798      	blx	r3
        }
        return;
 80027ba:	e079      	b.n	80028b0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d01d      	beq.n	8002806 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d10d      	bne.n	80027f4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d031      	beq.n	8002844 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	4798      	blx	r3
 80027e8:	e02c      	b.n	8002844 <HAL_DMA_IRQHandler+0x2a0>
 80027ea:	bf00      	nop
 80027ec:	20000000 	.word	0x20000000
 80027f0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d023      	beq.n	8002844 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	4798      	blx	r3
 8002804:	e01e      	b.n	8002844 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002810:	2b00      	cmp	r3, #0
 8002812:	d10f      	bne.n	8002834 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f022 0210 	bic.w	r2, r2, #16
 8002822:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002838:	2b00      	cmp	r3, #0
 800283a:	d003      	beq.n	8002844 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002848:	2b00      	cmp	r3, #0
 800284a:	d032      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002850:	f003 0301 	and.w	r3, r3, #1
 8002854:	2b00      	cmp	r3, #0
 8002856:	d022      	beq.n	800289e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2205      	movs	r2, #5
 800285c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f022 0201 	bic.w	r2, r2, #1
 800286e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	3301      	adds	r3, #1
 8002874:	60bb      	str	r3, [r7, #8]
 8002876:	697a      	ldr	r2, [r7, #20]
 8002878:	429a      	cmp	r2, r3
 800287a:	d307      	bcc.n	800288c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0301 	and.w	r3, r3, #1
 8002886:	2b00      	cmp	r3, #0
 8002888:	d1f2      	bne.n	8002870 <HAL_DMA_IRQHandler+0x2cc>
 800288a:	e000      	b.n	800288e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800288c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2201      	movs	r2, #1
 8002892:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2200      	movs	r2, #0
 800289a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d005      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	4798      	blx	r3
 80028ae:	e000      	b.n	80028b2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80028b0:	bf00      	nop
    }
  }
}
 80028b2:	3718      	adds	r7, #24
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b085      	sub	sp, #20
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	607a      	str	r2, [r7, #4]
 80028c4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80028d4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	683a      	ldr	r2, [r7, #0]
 80028dc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	2b40      	cmp	r3, #64	@ 0x40
 80028e4:	d108      	bne.n	80028f8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	68ba      	ldr	r2, [r7, #8]
 80028f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80028f6:	e007      	b.n	8002908 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	68ba      	ldr	r2, [r7, #8]
 80028fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	60da      	str	r2, [r3, #12]
}
 8002908:	bf00      	nop
 800290a:	3714      	adds	r7, #20
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr

08002914 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002914:	b480      	push	{r7}
 8002916:	b085      	sub	sp, #20
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	b2db      	uxtb	r3, r3
 8002922:	3b10      	subs	r3, #16
 8002924:	4a14      	ldr	r2, [pc, #80]	@ (8002978 <DMA_CalcBaseAndBitshift+0x64>)
 8002926:	fba2 2303 	umull	r2, r3, r2, r3
 800292a:	091b      	lsrs	r3, r3, #4
 800292c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800292e:	4a13      	ldr	r2, [pc, #76]	@ (800297c <DMA_CalcBaseAndBitshift+0x68>)
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	4413      	add	r3, r2
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	461a      	mov	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2b03      	cmp	r3, #3
 8002940:	d909      	bls.n	8002956 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800294a:	f023 0303 	bic.w	r3, r3, #3
 800294e:	1d1a      	adds	r2, r3, #4
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	659a      	str	r2, [r3, #88]	@ 0x58
 8002954:	e007      	b.n	8002966 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800295e:	f023 0303 	bic.w	r3, r3, #3
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800296a:	4618      	mov	r0, r3
 800296c:	3714      	adds	r7, #20
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop
 8002978:	aaaaaaab 	.word	0xaaaaaaab
 800297c:	0801a4a0 	.word	0x0801a4a0

08002980 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002988:	2300      	movs	r3, #0
 800298a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002990:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d11f      	bne.n	80029da <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	2b03      	cmp	r3, #3
 800299e:	d856      	bhi.n	8002a4e <DMA_CheckFifoParam+0xce>
 80029a0:	a201      	add	r2, pc, #4	@ (adr r2, 80029a8 <DMA_CheckFifoParam+0x28>)
 80029a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a6:	bf00      	nop
 80029a8:	080029b9 	.word	0x080029b9
 80029ac:	080029cb 	.word	0x080029cb
 80029b0:	080029b9 	.word	0x080029b9
 80029b4:	08002a4f 	.word	0x08002a4f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d046      	beq.n	8002a52 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029c8:	e043      	b.n	8002a52 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ce:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80029d2:	d140      	bne.n	8002a56 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029d8:	e03d      	b.n	8002a56 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	699b      	ldr	r3, [r3, #24]
 80029de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029e2:	d121      	bne.n	8002a28 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	2b03      	cmp	r3, #3
 80029e8:	d837      	bhi.n	8002a5a <DMA_CheckFifoParam+0xda>
 80029ea:	a201      	add	r2, pc, #4	@ (adr r2, 80029f0 <DMA_CheckFifoParam+0x70>)
 80029ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f0:	08002a01 	.word	0x08002a01
 80029f4:	08002a07 	.word	0x08002a07
 80029f8:	08002a01 	.word	0x08002a01
 80029fc:	08002a19 	.word	0x08002a19
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	73fb      	strb	r3, [r7, #15]
      break;
 8002a04:	e030      	b.n	8002a68 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a0a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d025      	beq.n	8002a5e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002a12:	2301      	movs	r3, #1
 8002a14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a16:	e022      	b.n	8002a5e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a1c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002a20:	d11f      	bne.n	8002a62 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002a22:	2301      	movs	r3, #1
 8002a24:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002a26:	e01c      	b.n	8002a62 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	2b02      	cmp	r3, #2
 8002a2c:	d903      	bls.n	8002a36 <DMA_CheckFifoParam+0xb6>
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	2b03      	cmp	r3, #3
 8002a32:	d003      	beq.n	8002a3c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002a34:	e018      	b.n	8002a68 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	73fb      	strb	r3, [r7, #15]
      break;
 8002a3a:	e015      	b.n	8002a68 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a40:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d00e      	beq.n	8002a66 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	73fb      	strb	r3, [r7, #15]
      break;
 8002a4c:	e00b      	b.n	8002a66 <DMA_CheckFifoParam+0xe6>
      break;
 8002a4e:	bf00      	nop
 8002a50:	e00a      	b.n	8002a68 <DMA_CheckFifoParam+0xe8>
      break;
 8002a52:	bf00      	nop
 8002a54:	e008      	b.n	8002a68 <DMA_CheckFifoParam+0xe8>
      break;
 8002a56:	bf00      	nop
 8002a58:	e006      	b.n	8002a68 <DMA_CheckFifoParam+0xe8>
      break;
 8002a5a:	bf00      	nop
 8002a5c:	e004      	b.n	8002a68 <DMA_CheckFifoParam+0xe8>
      break;
 8002a5e:	bf00      	nop
 8002a60:	e002      	b.n	8002a68 <DMA_CheckFifoParam+0xe8>
      break;   
 8002a62:	bf00      	nop
 8002a64:	e000      	b.n	8002a68 <DMA_CheckFifoParam+0xe8>
      break;
 8002a66:	bf00      	nop
    }
  } 
  
  return status; 
 8002a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3714      	adds	r7, #20
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop

08002a78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b089      	sub	sp, #36	@ 0x24
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a82:	2300      	movs	r3, #0
 8002a84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a86:	2300      	movs	r3, #0
 8002a88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a8e:	2300      	movs	r3, #0
 8002a90:	61fb      	str	r3, [r7, #28]
 8002a92:	e165      	b.n	8002d60 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a94:	2201      	movs	r2, #1
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	697a      	ldr	r2, [r7, #20]
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002aa8:	693a      	ldr	r2, [r7, #16]
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	f040 8154 	bne.w	8002d5a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f003 0303 	and.w	r3, r3, #3
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d005      	beq.n	8002aca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d130      	bne.n	8002b2c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	2203      	movs	r2, #3
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ada:	43db      	mvns	r3, r3
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	68da      	ldr	r2, [r3, #12]
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	005b      	lsls	r3, r3, #1
 8002aea:	fa02 f303 	lsl.w	r3, r2, r3
 8002aee:	69ba      	ldr	r2, [r7, #24]
 8002af0:	4313      	orrs	r3, r2
 8002af2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	69ba      	ldr	r2, [r7, #24]
 8002af8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b00:	2201      	movs	r2, #1
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	091b      	lsrs	r3, r3, #4
 8002b16:	f003 0201 	and.w	r2, r3, #1
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b20:	69ba      	ldr	r2, [r7, #24]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f003 0303 	and.w	r3, r3, #3
 8002b34:	2b03      	cmp	r3, #3
 8002b36:	d017      	beq.n	8002b68 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	2203      	movs	r2, #3
 8002b44:	fa02 f303 	lsl.w	r3, r2, r3
 8002b48:	43db      	mvns	r3, r3
 8002b4a:	69ba      	ldr	r2, [r7, #24]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	69ba      	ldr	r2, [r7, #24]
 8002b66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f003 0303 	and.w	r3, r3, #3
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d123      	bne.n	8002bbc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	08da      	lsrs	r2, r3, #3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	3208      	adds	r2, #8
 8002b7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	f003 0307 	and.w	r3, r3, #7
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	220f      	movs	r2, #15
 8002b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b90:	43db      	mvns	r3, r3
 8002b92:	69ba      	ldr	r2, [r7, #24]
 8002b94:	4013      	ands	r3, r2
 8002b96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	691a      	ldr	r2, [r3, #16]
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	f003 0307 	and.w	r3, r3, #7
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba8:	69ba      	ldr	r2, [r7, #24]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	08da      	lsrs	r2, r3, #3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	3208      	adds	r2, #8
 8002bb6:	69b9      	ldr	r1, [r7, #24]
 8002bb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	2203      	movs	r2, #3
 8002bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bcc:	43db      	mvns	r3, r3
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	f003 0203 	and.w	r2, r3, #3
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	fa02 f303 	lsl.w	r3, r2, r3
 8002be4:	69ba      	ldr	r2, [r7, #24]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	69ba      	ldr	r2, [r7, #24]
 8002bee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	f000 80ae 	beq.w	8002d5a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60fb      	str	r3, [r7, #12]
 8002c02:	4b5d      	ldr	r3, [pc, #372]	@ (8002d78 <HAL_GPIO_Init+0x300>)
 8002c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c06:	4a5c      	ldr	r2, [pc, #368]	@ (8002d78 <HAL_GPIO_Init+0x300>)
 8002c08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c0e:	4b5a      	ldr	r3, [pc, #360]	@ (8002d78 <HAL_GPIO_Init+0x300>)
 8002c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c16:	60fb      	str	r3, [r7, #12]
 8002c18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c1a:	4a58      	ldr	r2, [pc, #352]	@ (8002d7c <HAL_GPIO_Init+0x304>)
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	089b      	lsrs	r3, r3, #2
 8002c20:	3302      	adds	r3, #2
 8002c22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	f003 0303 	and.w	r3, r3, #3
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	220f      	movs	r2, #15
 8002c32:	fa02 f303 	lsl.w	r3, r2, r3
 8002c36:	43db      	mvns	r3, r3
 8002c38:	69ba      	ldr	r2, [r7, #24]
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a4f      	ldr	r2, [pc, #316]	@ (8002d80 <HAL_GPIO_Init+0x308>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d025      	beq.n	8002c92 <HAL_GPIO_Init+0x21a>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a4e      	ldr	r2, [pc, #312]	@ (8002d84 <HAL_GPIO_Init+0x30c>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d01f      	beq.n	8002c8e <HAL_GPIO_Init+0x216>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a4d      	ldr	r2, [pc, #308]	@ (8002d88 <HAL_GPIO_Init+0x310>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d019      	beq.n	8002c8a <HAL_GPIO_Init+0x212>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	4a4c      	ldr	r2, [pc, #304]	@ (8002d8c <HAL_GPIO_Init+0x314>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d013      	beq.n	8002c86 <HAL_GPIO_Init+0x20e>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	4a4b      	ldr	r2, [pc, #300]	@ (8002d90 <HAL_GPIO_Init+0x318>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d00d      	beq.n	8002c82 <HAL_GPIO_Init+0x20a>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a4a      	ldr	r2, [pc, #296]	@ (8002d94 <HAL_GPIO_Init+0x31c>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d007      	beq.n	8002c7e <HAL_GPIO_Init+0x206>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	4a49      	ldr	r2, [pc, #292]	@ (8002d98 <HAL_GPIO_Init+0x320>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d101      	bne.n	8002c7a <HAL_GPIO_Init+0x202>
 8002c76:	2306      	movs	r3, #6
 8002c78:	e00c      	b.n	8002c94 <HAL_GPIO_Init+0x21c>
 8002c7a:	2307      	movs	r3, #7
 8002c7c:	e00a      	b.n	8002c94 <HAL_GPIO_Init+0x21c>
 8002c7e:	2305      	movs	r3, #5
 8002c80:	e008      	b.n	8002c94 <HAL_GPIO_Init+0x21c>
 8002c82:	2304      	movs	r3, #4
 8002c84:	e006      	b.n	8002c94 <HAL_GPIO_Init+0x21c>
 8002c86:	2303      	movs	r3, #3
 8002c88:	e004      	b.n	8002c94 <HAL_GPIO_Init+0x21c>
 8002c8a:	2302      	movs	r3, #2
 8002c8c:	e002      	b.n	8002c94 <HAL_GPIO_Init+0x21c>
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e000      	b.n	8002c94 <HAL_GPIO_Init+0x21c>
 8002c92:	2300      	movs	r3, #0
 8002c94:	69fa      	ldr	r2, [r7, #28]
 8002c96:	f002 0203 	and.w	r2, r2, #3
 8002c9a:	0092      	lsls	r2, r2, #2
 8002c9c:	4093      	lsls	r3, r2
 8002c9e:	69ba      	ldr	r2, [r7, #24]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ca4:	4935      	ldr	r1, [pc, #212]	@ (8002d7c <HAL_GPIO_Init+0x304>)
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	089b      	lsrs	r3, r3, #2
 8002caa:	3302      	adds	r3, #2
 8002cac:	69ba      	ldr	r2, [r7, #24]
 8002cae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cb2:	4b3a      	ldr	r3, [pc, #232]	@ (8002d9c <HAL_GPIO_Init+0x324>)
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	43db      	mvns	r3, r3
 8002cbc:	69ba      	ldr	r2, [r7, #24]
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d003      	beq.n	8002cd6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002cce:	69ba      	ldr	r2, [r7, #24]
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cd6:	4a31      	ldr	r2, [pc, #196]	@ (8002d9c <HAL_GPIO_Init+0x324>)
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cdc:	4b2f      	ldr	r3, [pc, #188]	@ (8002d9c <HAL_GPIO_Init+0x324>)
 8002cde:	68db      	ldr	r3, [r3, #12]
 8002ce0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	43db      	mvns	r3, r3
 8002ce6:	69ba      	ldr	r2, [r7, #24]
 8002ce8:	4013      	ands	r3, r2
 8002cea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d003      	beq.n	8002d00 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002cf8:	69ba      	ldr	r2, [r7, #24]
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d00:	4a26      	ldr	r2, [pc, #152]	@ (8002d9c <HAL_GPIO_Init+0x324>)
 8002d02:	69bb      	ldr	r3, [r7, #24]
 8002d04:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d06:	4b25      	ldr	r3, [pc, #148]	@ (8002d9c <HAL_GPIO_Init+0x324>)
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	43db      	mvns	r3, r3
 8002d10:	69ba      	ldr	r2, [r7, #24]
 8002d12:	4013      	ands	r3, r2
 8002d14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d003      	beq.n	8002d2a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002d22:	69ba      	ldr	r2, [r7, #24]
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d2a:	4a1c      	ldr	r2, [pc, #112]	@ (8002d9c <HAL_GPIO_Init+0x324>)
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d30:	4b1a      	ldr	r3, [pc, #104]	@ (8002d9c <HAL_GPIO_Init+0x324>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	43db      	mvns	r3, r3
 8002d3a:	69ba      	ldr	r2, [r7, #24]
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d003      	beq.n	8002d54 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002d4c:	69ba      	ldr	r2, [r7, #24]
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d54:	4a11      	ldr	r2, [pc, #68]	@ (8002d9c <HAL_GPIO_Init+0x324>)
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	61fb      	str	r3, [r7, #28]
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	2b0f      	cmp	r3, #15
 8002d64:	f67f ae96 	bls.w	8002a94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d68:	bf00      	nop
 8002d6a:	bf00      	nop
 8002d6c:	3724      	adds	r7, #36	@ 0x24
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	40023800 	.word	0x40023800
 8002d7c:	40013800 	.word	0x40013800
 8002d80:	40020000 	.word	0x40020000
 8002d84:	40020400 	.word	0x40020400
 8002d88:	40020800 	.word	0x40020800
 8002d8c:	40020c00 	.word	0x40020c00
 8002d90:	40021000 	.word	0x40021000
 8002d94:	40021400 	.word	0x40021400
 8002d98:	40021800 	.word	0x40021800
 8002d9c:	40013c00 	.word	0x40013c00

08002da0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b087      	sub	sp, #28
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002daa:	2300      	movs	r3, #0
 8002dac:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002dae:	2300      	movs	r3, #0
 8002db0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002db2:	2300      	movs	r3, #0
 8002db4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002db6:	2300      	movs	r3, #0
 8002db8:	617b      	str	r3, [r7, #20]
 8002dba:	e0c7      	b.n	8002f4c <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002dc6:	683a      	ldr	r2, [r7, #0]
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	4013      	ands	r3, r2
 8002dcc:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002dce:	68fa      	ldr	r2, [r7, #12]
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	f040 80b7 	bne.w	8002f46 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002dd8:	4a62      	ldr	r2, [pc, #392]	@ (8002f64 <HAL_GPIO_DeInit+0x1c4>)
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	089b      	lsrs	r3, r3, #2
 8002dde:	3302      	adds	r3, #2
 8002de0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002de4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	f003 0303 	and.w	r3, r3, #3
 8002dec:	009b      	lsls	r3, r3, #2
 8002dee:	220f      	movs	r2, #15
 8002df0:	fa02 f303 	lsl.w	r3, r2, r3
 8002df4:	68ba      	ldr	r2, [r7, #8]
 8002df6:	4013      	ands	r3, r2
 8002df8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a5a      	ldr	r2, [pc, #360]	@ (8002f68 <HAL_GPIO_DeInit+0x1c8>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d025      	beq.n	8002e4e <HAL_GPIO_DeInit+0xae>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a59      	ldr	r2, [pc, #356]	@ (8002f6c <HAL_GPIO_DeInit+0x1cc>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d01f      	beq.n	8002e4a <HAL_GPIO_DeInit+0xaa>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a58      	ldr	r2, [pc, #352]	@ (8002f70 <HAL_GPIO_DeInit+0x1d0>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d019      	beq.n	8002e46 <HAL_GPIO_DeInit+0xa6>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4a57      	ldr	r2, [pc, #348]	@ (8002f74 <HAL_GPIO_DeInit+0x1d4>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d013      	beq.n	8002e42 <HAL_GPIO_DeInit+0xa2>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a56      	ldr	r2, [pc, #344]	@ (8002f78 <HAL_GPIO_DeInit+0x1d8>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d00d      	beq.n	8002e3e <HAL_GPIO_DeInit+0x9e>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4a55      	ldr	r2, [pc, #340]	@ (8002f7c <HAL_GPIO_DeInit+0x1dc>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d007      	beq.n	8002e3a <HAL_GPIO_DeInit+0x9a>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4a54      	ldr	r2, [pc, #336]	@ (8002f80 <HAL_GPIO_DeInit+0x1e0>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d101      	bne.n	8002e36 <HAL_GPIO_DeInit+0x96>
 8002e32:	2306      	movs	r3, #6
 8002e34:	e00c      	b.n	8002e50 <HAL_GPIO_DeInit+0xb0>
 8002e36:	2307      	movs	r3, #7
 8002e38:	e00a      	b.n	8002e50 <HAL_GPIO_DeInit+0xb0>
 8002e3a:	2305      	movs	r3, #5
 8002e3c:	e008      	b.n	8002e50 <HAL_GPIO_DeInit+0xb0>
 8002e3e:	2304      	movs	r3, #4
 8002e40:	e006      	b.n	8002e50 <HAL_GPIO_DeInit+0xb0>
 8002e42:	2303      	movs	r3, #3
 8002e44:	e004      	b.n	8002e50 <HAL_GPIO_DeInit+0xb0>
 8002e46:	2302      	movs	r3, #2
 8002e48:	e002      	b.n	8002e50 <HAL_GPIO_DeInit+0xb0>
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e000      	b.n	8002e50 <HAL_GPIO_DeInit+0xb0>
 8002e4e:	2300      	movs	r3, #0
 8002e50:	697a      	ldr	r2, [r7, #20]
 8002e52:	f002 0203 	and.w	r2, r2, #3
 8002e56:	0092      	lsls	r2, r2, #2
 8002e58:	4093      	lsls	r3, r2
 8002e5a:	68ba      	ldr	r2, [r7, #8]
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d132      	bne.n	8002ec6 <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002e60:	4b48      	ldr	r3, [pc, #288]	@ (8002f84 <HAL_GPIO_DeInit+0x1e4>)
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	43db      	mvns	r3, r3
 8002e68:	4946      	ldr	r1, [pc, #280]	@ (8002f84 <HAL_GPIO_DeInit+0x1e4>)
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002e6e:	4b45      	ldr	r3, [pc, #276]	@ (8002f84 <HAL_GPIO_DeInit+0x1e4>)
 8002e70:	685a      	ldr	r2, [r3, #4]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	43db      	mvns	r3, r3
 8002e76:	4943      	ldr	r1, [pc, #268]	@ (8002f84 <HAL_GPIO_DeInit+0x1e4>)
 8002e78:	4013      	ands	r3, r2
 8002e7a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002e7c:	4b41      	ldr	r3, [pc, #260]	@ (8002f84 <HAL_GPIO_DeInit+0x1e4>)
 8002e7e:	68da      	ldr	r2, [r3, #12]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	43db      	mvns	r3, r3
 8002e84:	493f      	ldr	r1, [pc, #252]	@ (8002f84 <HAL_GPIO_DeInit+0x1e4>)
 8002e86:	4013      	ands	r3, r2
 8002e88:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002e8a:	4b3e      	ldr	r3, [pc, #248]	@ (8002f84 <HAL_GPIO_DeInit+0x1e4>)
 8002e8c:	689a      	ldr	r2, [r3, #8]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	43db      	mvns	r3, r3
 8002e92:	493c      	ldr	r1, [pc, #240]	@ (8002f84 <HAL_GPIO_DeInit+0x1e4>)
 8002e94:	4013      	ands	r3, r2
 8002e96:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	f003 0303 	and.w	r3, r3, #3
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	220f      	movs	r2, #15
 8002ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002ea8:	4a2e      	ldr	r2, [pc, #184]	@ (8002f64 <HAL_GPIO_DeInit+0x1c4>)
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	089b      	lsrs	r3, r3, #2
 8002eae:	3302      	adds	r3, #2
 8002eb0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	43da      	mvns	r2, r3
 8002eb8:	482a      	ldr	r0, [pc, #168]	@ (8002f64 <HAL_GPIO_DeInit+0x1c4>)
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	089b      	lsrs	r3, r3, #2
 8002ebe:	400a      	ands	r2, r1
 8002ec0:	3302      	adds	r3, #2
 8002ec2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	005b      	lsls	r3, r3, #1
 8002ece:	2103      	movs	r1, #3
 8002ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed4:	43db      	mvns	r3, r3
 8002ed6:	401a      	ands	r2, r3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	08da      	lsrs	r2, r3, #3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	3208      	adds	r2, #8
 8002ee4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	220f      	movs	r2, #15
 8002ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef6:	43db      	mvns	r3, r3
 8002ef8:	697a      	ldr	r2, [r7, #20]
 8002efa:	08d2      	lsrs	r2, r2, #3
 8002efc:	4019      	ands	r1, r3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	3208      	adds	r2, #8
 8002f02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	68da      	ldr	r2, [r3, #12]
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	005b      	lsls	r3, r3, #1
 8002f0e:	2103      	movs	r1, #3
 8002f10:	fa01 f303 	lsl.w	r3, r1, r3
 8002f14:	43db      	mvns	r3, r3
 8002f16:	401a      	ands	r2, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685a      	ldr	r2, [r3, #4]
 8002f20:	2101      	movs	r1, #1
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	fa01 f303 	lsl.w	r3, r1, r3
 8002f28:	43db      	mvns	r3, r3
 8002f2a:	401a      	ands	r2, r3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689a      	ldr	r2, [r3, #8]
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	005b      	lsls	r3, r3, #1
 8002f38:	2103      	movs	r1, #3
 8002f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f3e:	43db      	mvns	r3, r3
 8002f40:	401a      	ands	r2, r3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	3301      	adds	r3, #1
 8002f4a:	617b      	str	r3, [r7, #20]
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	2b0f      	cmp	r3, #15
 8002f50:	f67f af34 	bls.w	8002dbc <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002f54:	bf00      	nop
 8002f56:	bf00      	nop
 8002f58:	371c      	adds	r7, #28
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	40013800 	.word	0x40013800
 8002f68:	40020000 	.word	0x40020000
 8002f6c:	40020400 	.word	0x40020400
 8002f70:	40020800 	.word	0x40020800
 8002f74:	40020c00 	.word	0x40020c00
 8002f78:	40021000 	.word	0x40021000
 8002f7c:	40021400 	.word	0x40021400
 8002f80:	40021800 	.word	0x40021800
 8002f84:	40013c00 	.word	0x40013c00

08002f88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b085      	sub	sp, #20
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	460b      	mov	r3, r1
 8002f92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	691a      	ldr	r2, [r3, #16]
 8002f98:	887b      	ldrh	r3, [r7, #2]
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d002      	beq.n	8002fa6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	73fb      	strb	r3, [r7, #15]
 8002fa4:	e001      	b.n	8002faa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002faa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3714      	adds	r7, #20
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	460b      	mov	r3, r1
 8002fc2:	807b      	strh	r3, [r7, #2]
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fc8:	787b      	ldrb	r3, [r7, #1]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d003      	beq.n	8002fd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fce:	887a      	ldrh	r2, [r7, #2]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002fd4:	e003      	b.n	8002fde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002fd6:	887b      	ldrh	r3, [r7, #2]
 8002fd8:	041a      	lsls	r2, r3, #16
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	619a      	str	r2, [r3, #24]
}
 8002fde:	bf00      	nop
 8002fe0:	370c      	adds	r7, #12
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
	...

08002fec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b082      	sub	sp, #8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002ff6:	4b08      	ldr	r3, [pc, #32]	@ (8003018 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ff8:	695a      	ldr	r2, [r3, #20]
 8002ffa:	88fb      	ldrh	r3, [r7, #6]
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d006      	beq.n	8003010 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003002:	4a05      	ldr	r2, [pc, #20]	@ (8003018 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003004:	88fb      	ldrh	r3, [r7, #6]
 8003006:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003008:	88fb      	ldrh	r3, [r7, #6]
 800300a:	4618      	mov	r0, r3
 800300c:	f015 fff4 	bl	8018ff8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003010:	bf00      	nop
 8003012:	3708      	adds	r7, #8
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	40013c00 	.word	0x40013c00

0800301c <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b086      	sub	sp, #24
 8003020:	af02      	add	r7, sp, #8
 8003022:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d101      	bne.n	800302e <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e059      	b.n	80030e2 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 800303a:	b2db      	uxtb	r3, r3
 800303c:	2b00      	cmp	r3, #0
 800303e:	d106      	bne.n	800304e <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f7fe ff1f 	bl	8001e8c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2203      	movs	r2, #3
 8003052:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800305c:	d102      	bne.n	8003064 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4618      	mov	r0, r3
 800306a:	f006 ff80 	bl	8009f6e <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6818      	ldr	r0, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	7c1a      	ldrb	r2, [r3, #16]
 8003076:	f88d 2000 	strb.w	r2, [sp]
 800307a:	3304      	adds	r3, #4
 800307c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800307e:	f006 ff01 	bl	8009e84 <USB_CoreInit>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d005      	beq.n	8003094 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2202      	movs	r2, #2
 800308c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e026      	b.n	80030e2 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	2101      	movs	r1, #1
 800309a:	4618      	mov	r0, r3
 800309c:	f006 ff78 	bl	8009f90 <USB_SetCurrentMode>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d005      	beq.n	80030b2 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2202      	movs	r2, #2
 80030aa:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e017      	b.n	80030e2 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6818      	ldr	r0, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	7c1a      	ldrb	r2, [r3, #16]
 80030ba:	f88d 2000 	strb.w	r2, [sp]
 80030be:	3304      	adds	r3, #4
 80030c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80030c2:	f007 f921 	bl	800a308 <USB_HostInit>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d005      	beq.n	80030d8 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2202      	movs	r2, #2
 80030d0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e004      	b.n	80030e2 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2201      	movs	r2, #1
 80030dc:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80030e0:	2300      	movs	r3, #0
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3710      	adds	r7, #16
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}

080030ea <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80030ea:	b590      	push	{r4, r7, lr}
 80030ec:	b08b      	sub	sp, #44	@ 0x2c
 80030ee:	af04      	add	r7, sp, #16
 80030f0:	6078      	str	r0, [r7, #4]
 80030f2:	4608      	mov	r0, r1
 80030f4:	4611      	mov	r1, r2
 80030f6:	461a      	mov	r2, r3
 80030f8:	4603      	mov	r3, r0
 80030fa:	70fb      	strb	r3, [r7, #3]
 80030fc:	460b      	mov	r3, r1
 80030fe:	70bb      	strb	r3, [r7, #2]
 8003100:	4613      	mov	r3, r2
 8003102:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8003104:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003106:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800310e:	2b01      	cmp	r3, #1
 8003110:	d101      	bne.n	8003116 <HAL_HCD_HC_Init+0x2c>
 8003112:	2302      	movs	r3, #2
 8003114:	e09d      	b.n	8003252 <HAL_HCD_HC_Init+0x168>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2201      	movs	r2, #1
 800311a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800311e:	78fa      	ldrb	r2, [r7, #3]
 8003120:	6879      	ldr	r1, [r7, #4]
 8003122:	4613      	mov	r3, r2
 8003124:	011b      	lsls	r3, r3, #4
 8003126:	1a9b      	subs	r3, r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	440b      	add	r3, r1
 800312c:	3319      	adds	r3, #25
 800312e:	2200      	movs	r2, #0
 8003130:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003132:	78fa      	ldrb	r2, [r7, #3]
 8003134:	6879      	ldr	r1, [r7, #4]
 8003136:	4613      	mov	r3, r2
 8003138:	011b      	lsls	r3, r3, #4
 800313a:	1a9b      	subs	r3, r3, r2
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	440b      	add	r3, r1
 8003140:	3314      	adds	r3, #20
 8003142:	787a      	ldrb	r2, [r7, #1]
 8003144:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003146:	78fa      	ldrb	r2, [r7, #3]
 8003148:	6879      	ldr	r1, [r7, #4]
 800314a:	4613      	mov	r3, r2
 800314c:	011b      	lsls	r3, r3, #4
 800314e:	1a9b      	subs	r3, r3, r2
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	440b      	add	r3, r1
 8003154:	3315      	adds	r3, #21
 8003156:	78fa      	ldrb	r2, [r7, #3]
 8003158:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800315a:	78fa      	ldrb	r2, [r7, #3]
 800315c:	6879      	ldr	r1, [r7, #4]
 800315e:	4613      	mov	r3, r2
 8003160:	011b      	lsls	r3, r3, #4
 8003162:	1a9b      	subs	r3, r3, r2
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	440b      	add	r3, r1
 8003168:	3326      	adds	r3, #38	@ 0x26
 800316a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800316e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003170:	78fa      	ldrb	r2, [r7, #3]
 8003172:	78bb      	ldrb	r3, [r7, #2]
 8003174:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003178:	b2d8      	uxtb	r0, r3
 800317a:	6879      	ldr	r1, [r7, #4]
 800317c:	4613      	mov	r3, r2
 800317e:	011b      	lsls	r3, r3, #4
 8003180:	1a9b      	subs	r3, r3, r2
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	440b      	add	r3, r1
 8003186:	3316      	adds	r3, #22
 8003188:	4602      	mov	r2, r0
 800318a:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800318c:	78fb      	ldrb	r3, [r7, #3]
 800318e:	4619      	mov	r1, r3
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f000 fba9 	bl	80038e8 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003196:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800319a:	2b00      	cmp	r3, #0
 800319c:	da0a      	bge.n	80031b4 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800319e:	78fa      	ldrb	r2, [r7, #3]
 80031a0:	6879      	ldr	r1, [r7, #4]
 80031a2:	4613      	mov	r3, r2
 80031a4:	011b      	lsls	r3, r3, #4
 80031a6:	1a9b      	subs	r3, r3, r2
 80031a8:	009b      	lsls	r3, r3, #2
 80031aa:	440b      	add	r3, r1
 80031ac:	3317      	adds	r3, #23
 80031ae:	2201      	movs	r2, #1
 80031b0:	701a      	strb	r2, [r3, #0]
 80031b2:	e009      	b.n	80031c8 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80031b4:	78fa      	ldrb	r2, [r7, #3]
 80031b6:	6879      	ldr	r1, [r7, #4]
 80031b8:	4613      	mov	r3, r2
 80031ba:	011b      	lsls	r3, r3, #4
 80031bc:	1a9b      	subs	r3, r3, r2
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	440b      	add	r3, r1
 80031c2:	3317      	adds	r3, #23
 80031c4:	2200      	movs	r2, #0
 80031c6:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4618      	mov	r0, r3
 80031ce:	f007 f9f3 	bl	800a5b8 <USB_GetHostSpeed>
 80031d2:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80031d4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d10b      	bne.n	80031f4 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80031dc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d107      	bne.n	80031f4 <HAL_HCD_HC_Init+0x10a>
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d104      	bne.n	80031f4 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	2bbc      	cmp	r3, #188	@ 0xbc
 80031ee:	d901      	bls.n	80031f4 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80031f0:	23bc      	movs	r3, #188	@ 0xbc
 80031f2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80031f4:	78fa      	ldrb	r2, [r7, #3]
 80031f6:	6879      	ldr	r1, [r7, #4]
 80031f8:	4613      	mov	r3, r2
 80031fa:	011b      	lsls	r3, r3, #4
 80031fc:	1a9b      	subs	r3, r3, r2
 80031fe:	009b      	lsls	r3, r3, #2
 8003200:	440b      	add	r3, r1
 8003202:	3318      	adds	r3, #24
 8003204:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8003208:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 800320a:	78fa      	ldrb	r2, [r7, #3]
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	b298      	uxth	r0, r3
 8003210:	6879      	ldr	r1, [r7, #4]
 8003212:	4613      	mov	r3, r2
 8003214:	011b      	lsls	r3, r3, #4
 8003216:	1a9b      	subs	r3, r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	440b      	add	r3, r1
 800321c:	3328      	adds	r3, #40	@ 0x28
 800321e:	4602      	mov	r2, r0
 8003220:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6818      	ldr	r0, [r3, #0]
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	b29b      	uxth	r3, r3
 800322a:	787c      	ldrb	r4, [r7, #1]
 800322c:	78ba      	ldrb	r2, [r7, #2]
 800322e:	78f9      	ldrb	r1, [r7, #3]
 8003230:	9302      	str	r3, [sp, #8]
 8003232:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003236:	9301      	str	r3, [sp, #4]
 8003238:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800323c:	9300      	str	r3, [sp, #0]
 800323e:	4623      	mov	r3, r4
 8003240:	f007 f9e2 	bl	800a608 <USB_HC_Init>
 8003244:	4603      	mov	r3, r0
 8003246:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003250:	7bfb      	ldrb	r3, [r7, #15]
}
 8003252:	4618      	mov	r0, r3
 8003254:	371c      	adds	r7, #28
 8003256:	46bd      	mov	sp, r7
 8003258:	bd90      	pop	{r4, r7, pc}

0800325a <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800325a:	b580      	push	{r7, lr}
 800325c:	b084      	sub	sp, #16
 800325e:	af00      	add	r7, sp, #0
 8003260:	6078      	str	r0, [r7, #4]
 8003262:	460b      	mov	r3, r1
 8003264:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003266:	2300      	movs	r3, #0
 8003268:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003270:	2b01      	cmp	r3, #1
 8003272:	d101      	bne.n	8003278 <HAL_HCD_HC_Halt+0x1e>
 8003274:	2302      	movs	r3, #2
 8003276:	e00f      	b.n	8003298 <HAL_HCD_HC_Halt+0x3e>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	78fa      	ldrb	r2, [r7, #3]
 8003286:	4611      	mov	r1, r2
 8003288:	4618      	mov	r0, r3
 800328a:	f007 fd74 	bl	800ad76 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003296:	7bfb      	ldrb	r3, [r7, #15]
}
 8003298:	4618      	mov	r0, r3
 800329a:	3710      	adds	r7, #16
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}

080032a0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	4608      	mov	r0, r1
 80032aa:	4611      	mov	r1, r2
 80032ac:	461a      	mov	r2, r3
 80032ae:	4603      	mov	r3, r0
 80032b0:	70fb      	strb	r3, [r7, #3]
 80032b2:	460b      	mov	r3, r1
 80032b4:	70bb      	strb	r3, [r7, #2]
 80032b6:	4613      	mov	r3, r2
 80032b8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80032ba:	78fa      	ldrb	r2, [r7, #3]
 80032bc:	6879      	ldr	r1, [r7, #4]
 80032be:	4613      	mov	r3, r2
 80032c0:	011b      	lsls	r3, r3, #4
 80032c2:	1a9b      	subs	r3, r3, r2
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	440b      	add	r3, r1
 80032c8:	3317      	adds	r3, #23
 80032ca:	78ba      	ldrb	r2, [r7, #2]
 80032cc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80032ce:	78fa      	ldrb	r2, [r7, #3]
 80032d0:	6879      	ldr	r1, [r7, #4]
 80032d2:	4613      	mov	r3, r2
 80032d4:	011b      	lsls	r3, r3, #4
 80032d6:	1a9b      	subs	r3, r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	440b      	add	r3, r1
 80032dc:	3326      	adds	r3, #38	@ 0x26
 80032de:	787a      	ldrb	r2, [r7, #1]
 80032e0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80032e2:	7c3b      	ldrb	r3, [r7, #16]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d114      	bne.n	8003312 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80032e8:	78fa      	ldrb	r2, [r7, #3]
 80032ea:	6879      	ldr	r1, [r7, #4]
 80032ec:	4613      	mov	r3, r2
 80032ee:	011b      	lsls	r3, r3, #4
 80032f0:	1a9b      	subs	r3, r3, r2
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	440b      	add	r3, r1
 80032f6:	332a      	adds	r3, #42	@ 0x2a
 80032f8:	2203      	movs	r2, #3
 80032fa:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80032fc:	78fa      	ldrb	r2, [r7, #3]
 80032fe:	6879      	ldr	r1, [r7, #4]
 8003300:	4613      	mov	r3, r2
 8003302:	011b      	lsls	r3, r3, #4
 8003304:	1a9b      	subs	r3, r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	440b      	add	r3, r1
 800330a:	3319      	adds	r3, #25
 800330c:	7f3a      	ldrb	r2, [r7, #28]
 800330e:	701a      	strb	r2, [r3, #0]
 8003310:	e009      	b.n	8003326 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003312:	78fa      	ldrb	r2, [r7, #3]
 8003314:	6879      	ldr	r1, [r7, #4]
 8003316:	4613      	mov	r3, r2
 8003318:	011b      	lsls	r3, r3, #4
 800331a:	1a9b      	subs	r3, r3, r2
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	440b      	add	r3, r1
 8003320:	332a      	adds	r3, #42	@ 0x2a
 8003322:	2202      	movs	r2, #2
 8003324:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8003326:	787b      	ldrb	r3, [r7, #1]
 8003328:	2b03      	cmp	r3, #3
 800332a:	f200 8102 	bhi.w	8003532 <HAL_HCD_HC_SubmitRequest+0x292>
 800332e:	a201      	add	r2, pc, #4	@ (adr r2, 8003334 <HAL_HCD_HC_SubmitRequest+0x94>)
 8003330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003334:	08003345 	.word	0x08003345
 8003338:	0800351d 	.word	0x0800351d
 800333c:	08003409 	.word	0x08003409
 8003340:	08003493 	.word	0x08003493
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8003344:	7c3b      	ldrb	r3, [r7, #16]
 8003346:	2b01      	cmp	r3, #1
 8003348:	f040 80f5 	bne.w	8003536 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 800334c:	78bb      	ldrb	r3, [r7, #2]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d12d      	bne.n	80033ae <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8003352:	8b3b      	ldrh	r3, [r7, #24]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d109      	bne.n	800336c <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8003358:	78fa      	ldrb	r2, [r7, #3]
 800335a:	6879      	ldr	r1, [r7, #4]
 800335c:	4613      	mov	r3, r2
 800335e:	011b      	lsls	r3, r3, #4
 8003360:	1a9b      	subs	r3, r3, r2
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	440b      	add	r3, r1
 8003366:	333d      	adds	r3, #61	@ 0x3d
 8003368:	2201      	movs	r2, #1
 800336a:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 800336c:	78fa      	ldrb	r2, [r7, #3]
 800336e:	6879      	ldr	r1, [r7, #4]
 8003370:	4613      	mov	r3, r2
 8003372:	011b      	lsls	r3, r3, #4
 8003374:	1a9b      	subs	r3, r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	440b      	add	r3, r1
 800337a:	333d      	adds	r3, #61	@ 0x3d
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d10a      	bne.n	8003398 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003382:	78fa      	ldrb	r2, [r7, #3]
 8003384:	6879      	ldr	r1, [r7, #4]
 8003386:	4613      	mov	r3, r2
 8003388:	011b      	lsls	r3, r3, #4
 800338a:	1a9b      	subs	r3, r3, r2
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	440b      	add	r3, r1
 8003390:	332a      	adds	r3, #42	@ 0x2a
 8003392:	2200      	movs	r2, #0
 8003394:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8003396:	e0ce      	b.n	8003536 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003398:	78fa      	ldrb	r2, [r7, #3]
 800339a:	6879      	ldr	r1, [r7, #4]
 800339c:	4613      	mov	r3, r2
 800339e:	011b      	lsls	r3, r3, #4
 80033a0:	1a9b      	subs	r3, r3, r2
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	440b      	add	r3, r1
 80033a6:	332a      	adds	r3, #42	@ 0x2a
 80033a8:	2202      	movs	r2, #2
 80033aa:	701a      	strb	r2, [r3, #0]
      break;
 80033ac:	e0c3      	b.n	8003536 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80033ae:	78fa      	ldrb	r2, [r7, #3]
 80033b0:	6879      	ldr	r1, [r7, #4]
 80033b2:	4613      	mov	r3, r2
 80033b4:	011b      	lsls	r3, r3, #4
 80033b6:	1a9b      	subs	r3, r3, r2
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	440b      	add	r3, r1
 80033bc:	331a      	adds	r3, #26
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	f040 80b8 	bne.w	8003536 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80033c6:	78fa      	ldrb	r2, [r7, #3]
 80033c8:	6879      	ldr	r1, [r7, #4]
 80033ca:	4613      	mov	r3, r2
 80033cc:	011b      	lsls	r3, r3, #4
 80033ce:	1a9b      	subs	r3, r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	440b      	add	r3, r1
 80033d4:	333c      	adds	r3, #60	@ 0x3c
 80033d6:	781b      	ldrb	r3, [r3, #0]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d10a      	bne.n	80033f2 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80033dc:	78fa      	ldrb	r2, [r7, #3]
 80033de:	6879      	ldr	r1, [r7, #4]
 80033e0:	4613      	mov	r3, r2
 80033e2:	011b      	lsls	r3, r3, #4
 80033e4:	1a9b      	subs	r3, r3, r2
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	440b      	add	r3, r1
 80033ea:	332a      	adds	r3, #42	@ 0x2a
 80033ec:	2200      	movs	r2, #0
 80033ee:	701a      	strb	r2, [r3, #0]
      break;
 80033f0:	e0a1      	b.n	8003536 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80033f2:	78fa      	ldrb	r2, [r7, #3]
 80033f4:	6879      	ldr	r1, [r7, #4]
 80033f6:	4613      	mov	r3, r2
 80033f8:	011b      	lsls	r3, r3, #4
 80033fa:	1a9b      	subs	r3, r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	440b      	add	r3, r1
 8003400:	332a      	adds	r3, #42	@ 0x2a
 8003402:	2202      	movs	r2, #2
 8003404:	701a      	strb	r2, [r3, #0]
      break;
 8003406:	e096      	b.n	8003536 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003408:	78bb      	ldrb	r3, [r7, #2]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d120      	bne.n	8003450 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800340e:	78fa      	ldrb	r2, [r7, #3]
 8003410:	6879      	ldr	r1, [r7, #4]
 8003412:	4613      	mov	r3, r2
 8003414:	011b      	lsls	r3, r3, #4
 8003416:	1a9b      	subs	r3, r3, r2
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	440b      	add	r3, r1
 800341c:	333d      	adds	r3, #61	@ 0x3d
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d10a      	bne.n	800343a <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003424:	78fa      	ldrb	r2, [r7, #3]
 8003426:	6879      	ldr	r1, [r7, #4]
 8003428:	4613      	mov	r3, r2
 800342a:	011b      	lsls	r3, r3, #4
 800342c:	1a9b      	subs	r3, r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	440b      	add	r3, r1
 8003432:	332a      	adds	r3, #42	@ 0x2a
 8003434:	2200      	movs	r2, #0
 8003436:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003438:	e07e      	b.n	8003538 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800343a:	78fa      	ldrb	r2, [r7, #3]
 800343c:	6879      	ldr	r1, [r7, #4]
 800343e:	4613      	mov	r3, r2
 8003440:	011b      	lsls	r3, r3, #4
 8003442:	1a9b      	subs	r3, r3, r2
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	440b      	add	r3, r1
 8003448:	332a      	adds	r3, #42	@ 0x2a
 800344a:	2202      	movs	r2, #2
 800344c:	701a      	strb	r2, [r3, #0]
      break;
 800344e:	e073      	b.n	8003538 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003450:	78fa      	ldrb	r2, [r7, #3]
 8003452:	6879      	ldr	r1, [r7, #4]
 8003454:	4613      	mov	r3, r2
 8003456:	011b      	lsls	r3, r3, #4
 8003458:	1a9b      	subs	r3, r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	440b      	add	r3, r1
 800345e:	333c      	adds	r3, #60	@ 0x3c
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d10a      	bne.n	800347c <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003466:	78fa      	ldrb	r2, [r7, #3]
 8003468:	6879      	ldr	r1, [r7, #4]
 800346a:	4613      	mov	r3, r2
 800346c:	011b      	lsls	r3, r3, #4
 800346e:	1a9b      	subs	r3, r3, r2
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	440b      	add	r3, r1
 8003474:	332a      	adds	r3, #42	@ 0x2a
 8003476:	2200      	movs	r2, #0
 8003478:	701a      	strb	r2, [r3, #0]
      break;
 800347a:	e05d      	b.n	8003538 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800347c:	78fa      	ldrb	r2, [r7, #3]
 800347e:	6879      	ldr	r1, [r7, #4]
 8003480:	4613      	mov	r3, r2
 8003482:	011b      	lsls	r3, r3, #4
 8003484:	1a9b      	subs	r3, r3, r2
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	440b      	add	r3, r1
 800348a:	332a      	adds	r3, #42	@ 0x2a
 800348c:	2202      	movs	r2, #2
 800348e:	701a      	strb	r2, [r3, #0]
      break;
 8003490:	e052      	b.n	8003538 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003492:	78bb      	ldrb	r3, [r7, #2]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d120      	bne.n	80034da <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003498:	78fa      	ldrb	r2, [r7, #3]
 800349a:	6879      	ldr	r1, [r7, #4]
 800349c:	4613      	mov	r3, r2
 800349e:	011b      	lsls	r3, r3, #4
 80034a0:	1a9b      	subs	r3, r3, r2
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	440b      	add	r3, r1
 80034a6:	333d      	adds	r3, #61	@ 0x3d
 80034a8:	781b      	ldrb	r3, [r3, #0]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10a      	bne.n	80034c4 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80034ae:	78fa      	ldrb	r2, [r7, #3]
 80034b0:	6879      	ldr	r1, [r7, #4]
 80034b2:	4613      	mov	r3, r2
 80034b4:	011b      	lsls	r3, r3, #4
 80034b6:	1a9b      	subs	r3, r3, r2
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	440b      	add	r3, r1
 80034bc:	332a      	adds	r3, #42	@ 0x2a
 80034be:	2200      	movs	r2, #0
 80034c0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80034c2:	e039      	b.n	8003538 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80034c4:	78fa      	ldrb	r2, [r7, #3]
 80034c6:	6879      	ldr	r1, [r7, #4]
 80034c8:	4613      	mov	r3, r2
 80034ca:	011b      	lsls	r3, r3, #4
 80034cc:	1a9b      	subs	r3, r3, r2
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	440b      	add	r3, r1
 80034d2:	332a      	adds	r3, #42	@ 0x2a
 80034d4:	2202      	movs	r2, #2
 80034d6:	701a      	strb	r2, [r3, #0]
      break;
 80034d8:	e02e      	b.n	8003538 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80034da:	78fa      	ldrb	r2, [r7, #3]
 80034dc:	6879      	ldr	r1, [r7, #4]
 80034de:	4613      	mov	r3, r2
 80034e0:	011b      	lsls	r3, r3, #4
 80034e2:	1a9b      	subs	r3, r3, r2
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	440b      	add	r3, r1
 80034e8:	333c      	adds	r3, #60	@ 0x3c
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d10a      	bne.n	8003506 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80034f0:	78fa      	ldrb	r2, [r7, #3]
 80034f2:	6879      	ldr	r1, [r7, #4]
 80034f4:	4613      	mov	r3, r2
 80034f6:	011b      	lsls	r3, r3, #4
 80034f8:	1a9b      	subs	r3, r3, r2
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	440b      	add	r3, r1
 80034fe:	332a      	adds	r3, #42	@ 0x2a
 8003500:	2200      	movs	r2, #0
 8003502:	701a      	strb	r2, [r3, #0]
      break;
 8003504:	e018      	b.n	8003538 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003506:	78fa      	ldrb	r2, [r7, #3]
 8003508:	6879      	ldr	r1, [r7, #4]
 800350a:	4613      	mov	r3, r2
 800350c:	011b      	lsls	r3, r3, #4
 800350e:	1a9b      	subs	r3, r3, r2
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	440b      	add	r3, r1
 8003514:	332a      	adds	r3, #42	@ 0x2a
 8003516:	2202      	movs	r2, #2
 8003518:	701a      	strb	r2, [r3, #0]
      break;
 800351a:	e00d      	b.n	8003538 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800351c:	78fa      	ldrb	r2, [r7, #3]
 800351e:	6879      	ldr	r1, [r7, #4]
 8003520:	4613      	mov	r3, r2
 8003522:	011b      	lsls	r3, r3, #4
 8003524:	1a9b      	subs	r3, r3, r2
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	440b      	add	r3, r1
 800352a:	332a      	adds	r3, #42	@ 0x2a
 800352c:	2200      	movs	r2, #0
 800352e:	701a      	strb	r2, [r3, #0]
      break;
 8003530:	e002      	b.n	8003538 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8003532:	bf00      	nop
 8003534:	e000      	b.n	8003538 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8003536:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003538:	78fa      	ldrb	r2, [r7, #3]
 800353a:	6879      	ldr	r1, [r7, #4]
 800353c:	4613      	mov	r3, r2
 800353e:	011b      	lsls	r3, r3, #4
 8003540:	1a9b      	subs	r3, r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	440b      	add	r3, r1
 8003546:	332c      	adds	r3, #44	@ 0x2c
 8003548:	697a      	ldr	r2, [r7, #20]
 800354a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800354c:	78fa      	ldrb	r2, [r7, #3]
 800354e:	8b39      	ldrh	r1, [r7, #24]
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	4613      	mov	r3, r2
 8003554:	011b      	lsls	r3, r3, #4
 8003556:	1a9b      	subs	r3, r3, r2
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	4403      	add	r3, r0
 800355c:	3334      	adds	r3, #52	@ 0x34
 800355e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003560:	78fa      	ldrb	r2, [r7, #3]
 8003562:	6879      	ldr	r1, [r7, #4]
 8003564:	4613      	mov	r3, r2
 8003566:	011b      	lsls	r3, r3, #4
 8003568:	1a9b      	subs	r3, r3, r2
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	440b      	add	r3, r1
 800356e:	334c      	adds	r3, #76	@ 0x4c
 8003570:	2200      	movs	r2, #0
 8003572:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003574:	78fa      	ldrb	r2, [r7, #3]
 8003576:	6879      	ldr	r1, [r7, #4]
 8003578:	4613      	mov	r3, r2
 800357a:	011b      	lsls	r3, r3, #4
 800357c:	1a9b      	subs	r3, r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	440b      	add	r3, r1
 8003582:	3338      	adds	r3, #56	@ 0x38
 8003584:	2200      	movs	r2, #0
 8003586:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003588:	78fa      	ldrb	r2, [r7, #3]
 800358a:	6879      	ldr	r1, [r7, #4]
 800358c:	4613      	mov	r3, r2
 800358e:	011b      	lsls	r3, r3, #4
 8003590:	1a9b      	subs	r3, r3, r2
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	440b      	add	r3, r1
 8003596:	3315      	adds	r3, #21
 8003598:	78fa      	ldrb	r2, [r7, #3]
 800359a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800359c:	78fa      	ldrb	r2, [r7, #3]
 800359e:	6879      	ldr	r1, [r7, #4]
 80035a0:	4613      	mov	r3, r2
 80035a2:	011b      	lsls	r3, r3, #4
 80035a4:	1a9b      	subs	r3, r3, r2
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	440b      	add	r3, r1
 80035aa:	334d      	adds	r3, #77	@ 0x4d
 80035ac:	2200      	movs	r2, #0
 80035ae:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6818      	ldr	r0, [r3, #0]
 80035b4:	78fa      	ldrb	r2, [r7, #3]
 80035b6:	4613      	mov	r3, r2
 80035b8:	011b      	lsls	r3, r3, #4
 80035ba:	1a9b      	subs	r3, r3, r2
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	3310      	adds	r3, #16
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	4413      	add	r3, r2
 80035c4:	1d19      	adds	r1, r3, #4
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	799b      	ldrb	r3, [r3, #6]
 80035ca:	461a      	mov	r2, r3
 80035cc:	f007 f948 	bl	800a860 <USB_HC_StartXfer>
 80035d0:	4603      	mov	r3, r0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop

080035dc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b086      	sub	sp, #24
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f006 fe42 	bl	800a27c <USB_GetMode>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	f040 80fb 	bne.w	80037f6 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4618      	mov	r0, r3
 8003606:	f006 fe05 	bl	800a214 <USB_ReadInterrupts>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	f000 80f1 	beq.w	80037f4 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4618      	mov	r0, r3
 8003618:	f006 fdfc 	bl	800a214 <USB_ReadInterrupts>
 800361c:	4603      	mov	r3, r0
 800361e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003622:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003626:	d104      	bne.n	8003632 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003630:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4618      	mov	r0, r3
 8003638:	f006 fdec 	bl	800a214 <USB_ReadInterrupts>
 800363c:	4603      	mov	r3, r0
 800363e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003642:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003646:	d104      	bne.n	8003652 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003650:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4618      	mov	r0, r3
 8003658:	f006 fddc 	bl	800a214 <USB_ReadInterrupts>
 800365c:	4603      	mov	r3, r0
 800365e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003662:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003666:	d104      	bne.n	8003672 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003670:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4618      	mov	r0, r3
 8003678:	f006 fdcc 	bl	800a214 <USB_ReadInterrupts>
 800367c:	4603      	mov	r3, r0
 800367e:	f003 0302 	and.w	r3, r3, #2
 8003682:	2b02      	cmp	r3, #2
 8003684:	d103      	bne.n	800368e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	2202      	movs	r2, #2
 800368c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4618      	mov	r0, r3
 8003694:	f006 fdbe 	bl	800a214 <USB_ReadInterrupts>
 8003698:	4603      	mov	r3, r0
 800369a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800369e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036a2:	d120      	bne.n	80036e6 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80036ac:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0301 	and.w	r3, r3, #1
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d113      	bne.n	80036e6 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80036be:	2110      	movs	r1, #16
 80036c0:	6938      	ldr	r0, [r7, #16]
 80036c2:	f006 fcb1 	bl	800a028 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80036c6:	6938      	ldr	r0, [r7, #16]
 80036c8:	f006 fce0 	bl	800a08c <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	7a5b      	ldrb	r3, [r3, #9]
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d105      	bne.n	80036e0 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2101      	movs	r1, #1
 80036da:	4618      	mov	r0, r3
 80036dc:	f006 fecc 	bl	800a478 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f00f fdd7 	bl	8013294 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4618      	mov	r0, r3
 80036ec:	f006 fd92 	bl	800a214 <USB_ReadInterrupts>
 80036f0:	4603      	mov	r3, r0
 80036f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036fa:	d102      	bne.n	8003702 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f001 fd2f 	bl	8005160 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4618      	mov	r0, r3
 8003708:	f006 fd84 	bl	800a214 <USB_ReadInterrupts>
 800370c:	4603      	mov	r3, r0
 800370e:	f003 0308 	and.w	r3, r3, #8
 8003712:	2b08      	cmp	r3, #8
 8003714:	d106      	bne.n	8003724 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f00f fed8 	bl	80134cc <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2208      	movs	r2, #8
 8003722:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4618      	mov	r0, r3
 800372a:	f006 fd73 	bl	800a214 <USB_ReadInterrupts>
 800372e:	4603      	mov	r3, r0
 8003730:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003734:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003738:	d139      	bne.n	80037ae <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4618      	mov	r0, r3
 8003740:	f007 fb08 	bl	800ad54 <USB_HC_ReadInterrupt>
 8003744:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003746:	2300      	movs	r3, #0
 8003748:	617b      	str	r3, [r7, #20]
 800374a:	e025      	b.n	8003798 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	f003 030f 	and.w	r3, r3, #15
 8003752:	68ba      	ldr	r2, [r7, #8]
 8003754:	fa22 f303 	lsr.w	r3, r2, r3
 8003758:	f003 0301 	and.w	r3, r3, #1
 800375c:	2b00      	cmp	r3, #0
 800375e:	d018      	beq.n	8003792 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	015a      	lsls	r2, r3, #5
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	4413      	add	r3, r2
 8003768:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003772:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003776:	d106      	bne.n	8003786 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	b2db      	uxtb	r3, r3
 800377c:	4619      	mov	r1, r3
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 f8e7 	bl	8003952 <HCD_HC_IN_IRQHandler>
 8003784:	e005      	b.n	8003792 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	b2db      	uxtb	r3, r3
 800378a:	4619      	mov	r1, r3
 800378c:	6878      	ldr	r0, [r7, #4]
 800378e:	f000 ff49 	bl	8004624 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	3301      	adds	r3, #1
 8003796:	617b      	str	r3, [r7, #20]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	795b      	ldrb	r3, [r3, #5]
 800379c:	461a      	mov	r2, r3
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d3d3      	bcc.n	800374c <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80037ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f006 fd2e 	bl	800a214 <USB_ReadInterrupts>
 80037b8:	4603      	mov	r3, r0
 80037ba:	f003 0310 	and.w	r3, r3, #16
 80037be:	2b10      	cmp	r3, #16
 80037c0:	d101      	bne.n	80037c6 <HAL_HCD_IRQHandler+0x1ea>
 80037c2:	2301      	movs	r3, #1
 80037c4:	e000      	b.n	80037c8 <HAL_HCD_IRQHandler+0x1ec>
 80037c6:	2300      	movs	r3, #0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d014      	beq.n	80037f6 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	699a      	ldr	r2, [r3, #24]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f022 0210 	bic.w	r2, r2, #16
 80037da:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	f001 fbe0 	bl	8004fa2 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	699a      	ldr	r2, [r3, #24]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f042 0210 	orr.w	r2, r2, #16
 80037f0:	619a      	str	r2, [r3, #24]
 80037f2:	e000      	b.n	80037f6 <HAL_HCD_IRQHandler+0x21a>
      return;
 80037f4:	bf00      	nop
    }
  }
}
 80037f6:	3718      	adds	r7, #24
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}

080037fc <HAL_HCD_PortEnabled_Callback>:
  * @brief  Port Enabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8003804:	bf00      	nop
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Disabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8003818:	bf00      	nop
 800381a:	370c      	adds	r7, #12
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b082      	sub	sp, #8
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003832:	2b01      	cmp	r3, #1
 8003834:	d101      	bne.n	800383a <HAL_HCD_Start+0x16>
 8003836:	2302      	movs	r3, #2
 8003838:	e013      	b.n	8003862 <HAL_HCD_Start+0x3e>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2201      	movs	r2, #1
 800383e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2101      	movs	r1, #1
 8003848:	4618      	mov	r0, r3
 800384a:	f006 fe7c 	bl	800a546 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4618      	mov	r0, r3
 8003854:	f006 fb7a 	bl	8009f4c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003860:	2300      	movs	r3, #0
}
 8003862:	4618      	mov	r0, r3
 8003864:	3708      	adds	r7, #8
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}

0800386a <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800386a:	b580      	push	{r7, lr}
 800386c:	b082      	sub	sp, #8
 800386e:	af00      	add	r7, sp, #0
 8003870:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4618      	mov	r0, r3
 8003878:	f006 fe3b 	bl	800a4f2 <USB_ResetPort>
 800387c:	4603      	mov	r3, r0
}
 800387e:	4618      	mov	r0, r3
 8003880:	3708      	adds	r7, #8
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}

08003886 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003886:	b480      	push	{r7}
 8003888:	b083      	sub	sp, #12
 800388a:	af00      	add	r7, sp, #0
 800388c:	6078      	str	r0, [r7, #4]
 800388e:	460b      	mov	r3, r1
 8003890:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003892:	78fa      	ldrb	r2, [r7, #3]
 8003894:	6879      	ldr	r1, [r7, #4]
 8003896:	4613      	mov	r3, r2
 8003898:	011b      	lsls	r3, r3, #4
 800389a:	1a9b      	subs	r3, r3, r2
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	440b      	add	r3, r1
 80038a0:	3338      	adds	r3, #56	@ 0x38
 80038a2:	681b      	ldr	r3, [r3, #0]
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	370c      	adds	r7, #12
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr

080038b0 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4618      	mov	r0, r3
 80038be:	f006 fe92 	bl	800a5e6 <USB_GetCurrentFrame>
 80038c2:	4603      	mov	r3, r0
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3708      	adds	r7, #8
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}

080038cc <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4618      	mov	r0, r3
 80038da:	f006 fe6d 	bl	800a5b8 <USB_GetHostSpeed>
 80038de:	4603      	mov	r3, r0
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3708      	adds	r7, #8
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}

080038e8 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	460b      	mov	r3, r1
 80038f2:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80038f4:	78fa      	ldrb	r2, [r7, #3]
 80038f6:	6879      	ldr	r1, [r7, #4]
 80038f8:	4613      	mov	r3, r2
 80038fa:	011b      	lsls	r3, r3, #4
 80038fc:	1a9b      	subs	r3, r3, r2
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	440b      	add	r3, r1
 8003902:	331a      	adds	r3, #26
 8003904:	2200      	movs	r2, #0
 8003906:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003908:	78fa      	ldrb	r2, [r7, #3]
 800390a:	6879      	ldr	r1, [r7, #4]
 800390c:	4613      	mov	r3, r2
 800390e:	011b      	lsls	r3, r3, #4
 8003910:	1a9b      	subs	r3, r3, r2
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	440b      	add	r3, r1
 8003916:	331b      	adds	r3, #27
 8003918:	2200      	movs	r2, #0
 800391a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 800391c:	78fa      	ldrb	r2, [r7, #3]
 800391e:	6879      	ldr	r1, [r7, #4]
 8003920:	4613      	mov	r3, r2
 8003922:	011b      	lsls	r3, r3, #4
 8003924:	1a9b      	subs	r3, r3, r2
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	440b      	add	r3, r1
 800392a:	3325      	adds	r3, #37	@ 0x25
 800392c:	2200      	movs	r2, #0
 800392e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003930:	78fa      	ldrb	r2, [r7, #3]
 8003932:	6879      	ldr	r1, [r7, #4]
 8003934:	4613      	mov	r3, r2
 8003936:	011b      	lsls	r3, r3, #4
 8003938:	1a9b      	subs	r3, r3, r2
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	440b      	add	r3, r1
 800393e:	3324      	adds	r3, #36	@ 0x24
 8003940:	2200      	movs	r2, #0
 8003942:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003944:	2300      	movs	r3, #0
}
 8003946:	4618      	mov	r0, r3
 8003948:	370c      	adds	r7, #12
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr

08003952 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003952:	b580      	push	{r7, lr}
 8003954:	b086      	sub	sp, #24
 8003956:	af00      	add	r7, sp, #0
 8003958:	6078      	str	r0, [r7, #4]
 800395a:	460b      	mov	r3, r1
 800395c:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	78fa      	ldrb	r2, [r7, #3]
 800396e:	4611      	mov	r1, r2
 8003970:	4618      	mov	r0, r3
 8003972:	f006 fc62 	bl	800a23a <USB_ReadChInterrupts>
 8003976:	4603      	mov	r3, r0
 8003978:	f003 0304 	and.w	r3, r3, #4
 800397c:	2b04      	cmp	r3, #4
 800397e:	d11a      	bne.n	80039b6 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003980:	78fb      	ldrb	r3, [r7, #3]
 8003982:	015a      	lsls	r2, r3, #5
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	4413      	add	r3, r2
 8003988:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800398c:	461a      	mov	r2, r3
 800398e:	2304      	movs	r3, #4
 8003990:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003992:	78fa      	ldrb	r2, [r7, #3]
 8003994:	6879      	ldr	r1, [r7, #4]
 8003996:	4613      	mov	r3, r2
 8003998:	011b      	lsls	r3, r3, #4
 800399a:	1a9b      	subs	r3, r3, r2
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	440b      	add	r3, r1
 80039a0:	334d      	adds	r3, #77	@ 0x4d
 80039a2:	2207      	movs	r2, #7
 80039a4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	78fa      	ldrb	r2, [r7, #3]
 80039ac:	4611      	mov	r1, r2
 80039ae:	4618      	mov	r0, r3
 80039b0:	f007 f9e1 	bl	800ad76 <USB_HC_Halt>
 80039b4:	e09e      	b.n	8003af4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	78fa      	ldrb	r2, [r7, #3]
 80039bc:	4611      	mov	r1, r2
 80039be:	4618      	mov	r0, r3
 80039c0:	f006 fc3b 	bl	800a23a <USB_ReadChInterrupts>
 80039c4:	4603      	mov	r3, r0
 80039c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039ce:	d11b      	bne.n	8003a08 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80039d0:	78fb      	ldrb	r3, [r7, #3]
 80039d2:	015a      	lsls	r2, r3, #5
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	4413      	add	r3, r2
 80039d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039dc:	461a      	mov	r2, r3
 80039de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039e2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80039e4:	78fa      	ldrb	r2, [r7, #3]
 80039e6:	6879      	ldr	r1, [r7, #4]
 80039e8:	4613      	mov	r3, r2
 80039ea:	011b      	lsls	r3, r3, #4
 80039ec:	1a9b      	subs	r3, r3, r2
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	440b      	add	r3, r1
 80039f2:	334d      	adds	r3, #77	@ 0x4d
 80039f4:	2208      	movs	r2, #8
 80039f6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	78fa      	ldrb	r2, [r7, #3]
 80039fe:	4611      	mov	r1, r2
 8003a00:	4618      	mov	r0, r3
 8003a02:	f007 f9b8 	bl	800ad76 <USB_HC_Halt>
 8003a06:	e075      	b.n	8003af4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	78fa      	ldrb	r2, [r7, #3]
 8003a0e:	4611      	mov	r1, r2
 8003a10:	4618      	mov	r0, r3
 8003a12:	f006 fc12 	bl	800a23a <USB_ReadChInterrupts>
 8003a16:	4603      	mov	r3, r0
 8003a18:	f003 0308 	and.w	r3, r3, #8
 8003a1c:	2b08      	cmp	r3, #8
 8003a1e:	d11a      	bne.n	8003a56 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003a20:	78fb      	ldrb	r3, [r7, #3]
 8003a22:	015a      	lsls	r2, r3, #5
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	4413      	add	r3, r2
 8003a28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	2308      	movs	r3, #8
 8003a30:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003a32:	78fa      	ldrb	r2, [r7, #3]
 8003a34:	6879      	ldr	r1, [r7, #4]
 8003a36:	4613      	mov	r3, r2
 8003a38:	011b      	lsls	r3, r3, #4
 8003a3a:	1a9b      	subs	r3, r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	440b      	add	r3, r1
 8003a40:	334d      	adds	r3, #77	@ 0x4d
 8003a42:	2206      	movs	r2, #6
 8003a44:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	78fa      	ldrb	r2, [r7, #3]
 8003a4c:	4611      	mov	r1, r2
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f007 f991 	bl	800ad76 <USB_HC_Halt>
 8003a54:	e04e      	b.n	8003af4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	78fa      	ldrb	r2, [r7, #3]
 8003a5c:	4611      	mov	r1, r2
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f006 fbeb 	bl	800a23a <USB_ReadChInterrupts>
 8003a64:	4603      	mov	r3, r0
 8003a66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a6e:	d11b      	bne.n	8003aa8 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003a70:	78fb      	ldrb	r3, [r7, #3]
 8003a72:	015a      	lsls	r2, r3, #5
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	4413      	add	r3, r2
 8003a78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003a82:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003a84:	78fa      	ldrb	r2, [r7, #3]
 8003a86:	6879      	ldr	r1, [r7, #4]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	011b      	lsls	r3, r3, #4
 8003a8c:	1a9b      	subs	r3, r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	440b      	add	r3, r1
 8003a92:	334d      	adds	r3, #77	@ 0x4d
 8003a94:	2209      	movs	r2, #9
 8003a96:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	78fa      	ldrb	r2, [r7, #3]
 8003a9e:	4611      	mov	r1, r2
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f007 f968 	bl	800ad76 <USB_HC_Halt>
 8003aa6:	e025      	b.n	8003af4 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	78fa      	ldrb	r2, [r7, #3]
 8003aae:	4611      	mov	r1, r2
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f006 fbc2 	bl	800a23a <USB_ReadChInterrupts>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003abc:	2b80      	cmp	r3, #128	@ 0x80
 8003abe:	d119      	bne.n	8003af4 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003ac0:	78fb      	ldrb	r3, [r7, #3]
 8003ac2:	015a      	lsls	r2, r3, #5
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	4413      	add	r3, r2
 8003ac8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003acc:	461a      	mov	r2, r3
 8003ace:	2380      	movs	r3, #128	@ 0x80
 8003ad0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003ad2:	78fa      	ldrb	r2, [r7, #3]
 8003ad4:	6879      	ldr	r1, [r7, #4]
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	011b      	lsls	r3, r3, #4
 8003ada:	1a9b      	subs	r3, r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	440b      	add	r3, r1
 8003ae0:	334d      	adds	r3, #77	@ 0x4d
 8003ae2:	2207      	movs	r2, #7
 8003ae4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	78fa      	ldrb	r2, [r7, #3]
 8003aec:	4611      	mov	r1, r2
 8003aee:	4618      	mov	r0, r3
 8003af0:	f007 f941 	bl	800ad76 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	78fa      	ldrb	r2, [r7, #3]
 8003afa:	4611      	mov	r1, r2
 8003afc:	4618      	mov	r0, r3
 8003afe:	f006 fb9c 	bl	800a23a <USB_ReadChInterrupts>
 8003b02:	4603      	mov	r3, r0
 8003b04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b0c:	d112      	bne.n	8003b34 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	78fa      	ldrb	r2, [r7, #3]
 8003b14:	4611      	mov	r1, r2
 8003b16:	4618      	mov	r0, r3
 8003b18:	f007 f92d 	bl	800ad76 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003b1c:	78fb      	ldrb	r3, [r7, #3]
 8003b1e:	015a      	lsls	r2, r3, #5
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	4413      	add	r3, r2
 8003b24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b28:	461a      	mov	r2, r3
 8003b2a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003b2e:	6093      	str	r3, [r2, #8]
 8003b30:	f000 bd75 	b.w	800461e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	78fa      	ldrb	r2, [r7, #3]
 8003b3a:	4611      	mov	r1, r2
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f006 fb7c 	bl	800a23a <USB_ReadChInterrupts>
 8003b42:	4603      	mov	r3, r0
 8003b44:	f003 0301 	and.w	r3, r3, #1
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	f040 8128 	bne.w	8003d9e <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003b4e:	78fb      	ldrb	r3, [r7, #3]
 8003b50:	015a      	lsls	r2, r3, #5
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	4413      	add	r3, r2
 8003b56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	2320      	movs	r3, #32
 8003b5e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003b60:	78fa      	ldrb	r2, [r7, #3]
 8003b62:	6879      	ldr	r1, [r7, #4]
 8003b64:	4613      	mov	r3, r2
 8003b66:	011b      	lsls	r3, r3, #4
 8003b68:	1a9b      	subs	r3, r3, r2
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	440b      	add	r3, r1
 8003b6e:	331b      	adds	r3, #27
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d119      	bne.n	8003baa <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003b76:	78fa      	ldrb	r2, [r7, #3]
 8003b78:	6879      	ldr	r1, [r7, #4]
 8003b7a:	4613      	mov	r3, r2
 8003b7c:	011b      	lsls	r3, r3, #4
 8003b7e:	1a9b      	subs	r3, r3, r2
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	440b      	add	r3, r1
 8003b84:	331b      	adds	r3, #27
 8003b86:	2200      	movs	r2, #0
 8003b88:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003b8a:	78fb      	ldrb	r3, [r7, #3]
 8003b8c:	015a      	lsls	r2, r3, #5
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	4413      	add	r3, r2
 8003b92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	78fa      	ldrb	r2, [r7, #3]
 8003b9a:	0151      	lsls	r1, r2, #5
 8003b9c:	693a      	ldr	r2, [r7, #16]
 8003b9e:	440a      	add	r2, r1
 8003ba0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003ba4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ba8:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	799b      	ldrb	r3, [r3, #6]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d01b      	beq.n	8003bea <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003bb2:	78fa      	ldrb	r2, [r7, #3]
 8003bb4:	6879      	ldr	r1, [r7, #4]
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	011b      	lsls	r3, r3, #4
 8003bba:	1a9b      	subs	r3, r3, r2
 8003bbc:	009b      	lsls	r3, r3, #2
 8003bbe:	440b      	add	r3, r1
 8003bc0:	3330      	adds	r3, #48	@ 0x30
 8003bc2:	6819      	ldr	r1, [r3, #0]
 8003bc4:	78fb      	ldrb	r3, [r7, #3]
 8003bc6:	015a      	lsls	r2, r3, #5
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	4413      	add	r3, r2
 8003bcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bd0:	691b      	ldr	r3, [r3, #16]
 8003bd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bd6:	78fa      	ldrb	r2, [r7, #3]
 8003bd8:	1ac9      	subs	r1, r1, r3
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	4613      	mov	r3, r2
 8003bde:	011b      	lsls	r3, r3, #4
 8003be0:	1a9b      	subs	r3, r3, r2
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	4403      	add	r3, r0
 8003be6:	3338      	adds	r3, #56	@ 0x38
 8003be8:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003bea:	78fa      	ldrb	r2, [r7, #3]
 8003bec:	6879      	ldr	r1, [r7, #4]
 8003bee:	4613      	mov	r3, r2
 8003bf0:	011b      	lsls	r3, r3, #4
 8003bf2:	1a9b      	subs	r3, r3, r2
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	440b      	add	r3, r1
 8003bf8:	334d      	adds	r3, #77	@ 0x4d
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003bfe:	78fa      	ldrb	r2, [r7, #3]
 8003c00:	6879      	ldr	r1, [r7, #4]
 8003c02:	4613      	mov	r3, r2
 8003c04:	011b      	lsls	r3, r3, #4
 8003c06:	1a9b      	subs	r3, r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	440b      	add	r3, r1
 8003c0c:	3344      	adds	r3, #68	@ 0x44
 8003c0e:	2200      	movs	r2, #0
 8003c10:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003c12:	78fb      	ldrb	r3, [r7, #3]
 8003c14:	015a      	lsls	r2, r3, #5
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	4413      	add	r3, r2
 8003c1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c1e:	461a      	mov	r2, r3
 8003c20:	2301      	movs	r3, #1
 8003c22:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c24:	78fa      	ldrb	r2, [r7, #3]
 8003c26:	6879      	ldr	r1, [r7, #4]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	011b      	lsls	r3, r3, #4
 8003c2c:	1a9b      	subs	r3, r3, r2
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	440b      	add	r3, r1
 8003c32:	3326      	adds	r3, #38	@ 0x26
 8003c34:	781b      	ldrb	r3, [r3, #0]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00a      	beq.n	8003c50 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003c3a:	78fa      	ldrb	r2, [r7, #3]
 8003c3c:	6879      	ldr	r1, [r7, #4]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	011b      	lsls	r3, r3, #4
 8003c42:	1a9b      	subs	r3, r3, r2
 8003c44:	009b      	lsls	r3, r3, #2
 8003c46:	440b      	add	r3, r1
 8003c48:	3326      	adds	r3, #38	@ 0x26
 8003c4a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	d110      	bne.n	8003c72 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	78fa      	ldrb	r2, [r7, #3]
 8003c56:	4611      	mov	r1, r2
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f007 f88c 	bl	800ad76 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003c5e:	78fb      	ldrb	r3, [r7, #3]
 8003c60:	015a      	lsls	r2, r3, #5
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	4413      	add	r3, r2
 8003c66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	2310      	movs	r3, #16
 8003c6e:	6093      	str	r3, [r2, #8]
 8003c70:	e03d      	b.n	8003cee <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003c72:	78fa      	ldrb	r2, [r7, #3]
 8003c74:	6879      	ldr	r1, [r7, #4]
 8003c76:	4613      	mov	r3, r2
 8003c78:	011b      	lsls	r3, r3, #4
 8003c7a:	1a9b      	subs	r3, r3, r2
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	440b      	add	r3, r1
 8003c80:	3326      	adds	r3, #38	@ 0x26
 8003c82:	781b      	ldrb	r3, [r3, #0]
 8003c84:	2b03      	cmp	r3, #3
 8003c86:	d00a      	beq.n	8003c9e <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003c88:	78fa      	ldrb	r2, [r7, #3]
 8003c8a:	6879      	ldr	r1, [r7, #4]
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	011b      	lsls	r3, r3, #4
 8003c90:	1a9b      	subs	r3, r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	440b      	add	r3, r1
 8003c96:	3326      	adds	r3, #38	@ 0x26
 8003c98:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d127      	bne.n	8003cee <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003c9e:	78fb      	ldrb	r3, [r7, #3]
 8003ca0:	015a      	lsls	r2, r3, #5
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	4413      	add	r3, r2
 8003ca6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	78fa      	ldrb	r2, [r7, #3]
 8003cae:	0151      	lsls	r1, r2, #5
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	440a      	add	r2, r1
 8003cb4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003cb8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003cbc:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003cbe:	78fa      	ldrb	r2, [r7, #3]
 8003cc0:	6879      	ldr	r1, [r7, #4]
 8003cc2:	4613      	mov	r3, r2
 8003cc4:	011b      	lsls	r3, r3, #4
 8003cc6:	1a9b      	subs	r3, r3, r2
 8003cc8:	009b      	lsls	r3, r3, #2
 8003cca:	440b      	add	r3, r1
 8003ccc:	334c      	adds	r3, #76	@ 0x4c
 8003cce:	2201      	movs	r2, #1
 8003cd0:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003cd2:	78fa      	ldrb	r2, [r7, #3]
 8003cd4:	6879      	ldr	r1, [r7, #4]
 8003cd6:	4613      	mov	r3, r2
 8003cd8:	011b      	lsls	r3, r3, #4
 8003cda:	1a9b      	subs	r3, r3, r2
 8003cdc:	009b      	lsls	r3, r3, #2
 8003cde:	440b      	add	r3, r1
 8003ce0:	334c      	adds	r3, #76	@ 0x4c
 8003ce2:	781a      	ldrb	r2, [r3, #0]
 8003ce4:	78fb      	ldrb	r3, [r7, #3]
 8003ce6:	4619      	mov	r1, r3
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f00f fafb 	bl	80132e4 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	799b      	ldrb	r3, [r3, #6]
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d13b      	bne.n	8003d6e <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003cf6:	78fa      	ldrb	r2, [r7, #3]
 8003cf8:	6879      	ldr	r1, [r7, #4]
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	011b      	lsls	r3, r3, #4
 8003cfe:	1a9b      	subs	r3, r3, r2
 8003d00:	009b      	lsls	r3, r3, #2
 8003d02:	440b      	add	r3, r1
 8003d04:	3338      	adds	r3, #56	@ 0x38
 8003d06:	6819      	ldr	r1, [r3, #0]
 8003d08:	78fa      	ldrb	r2, [r7, #3]
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	4613      	mov	r3, r2
 8003d0e:	011b      	lsls	r3, r3, #4
 8003d10:	1a9b      	subs	r3, r3, r2
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	4403      	add	r3, r0
 8003d16:	3328      	adds	r3, #40	@ 0x28
 8003d18:	881b      	ldrh	r3, [r3, #0]
 8003d1a:	440b      	add	r3, r1
 8003d1c:	1e59      	subs	r1, r3, #1
 8003d1e:	78fa      	ldrb	r2, [r7, #3]
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	4613      	mov	r3, r2
 8003d24:	011b      	lsls	r3, r3, #4
 8003d26:	1a9b      	subs	r3, r3, r2
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	4403      	add	r3, r0
 8003d2c:	3328      	adds	r3, #40	@ 0x28
 8003d2e:	881b      	ldrh	r3, [r3, #0]
 8003d30:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d34:	f003 0301 	and.w	r3, r3, #1
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	f000 8470 	beq.w	800461e <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003d3e:	78fa      	ldrb	r2, [r7, #3]
 8003d40:	6879      	ldr	r1, [r7, #4]
 8003d42:	4613      	mov	r3, r2
 8003d44:	011b      	lsls	r3, r3, #4
 8003d46:	1a9b      	subs	r3, r3, r2
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	440b      	add	r3, r1
 8003d4c:	333c      	adds	r3, #60	@ 0x3c
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	78fa      	ldrb	r2, [r7, #3]
 8003d52:	f083 0301 	eor.w	r3, r3, #1
 8003d56:	b2d8      	uxtb	r0, r3
 8003d58:	6879      	ldr	r1, [r7, #4]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	011b      	lsls	r3, r3, #4
 8003d5e:	1a9b      	subs	r3, r3, r2
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	440b      	add	r3, r1
 8003d64:	333c      	adds	r3, #60	@ 0x3c
 8003d66:	4602      	mov	r2, r0
 8003d68:	701a      	strb	r2, [r3, #0]
 8003d6a:	f000 bc58 	b.w	800461e <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003d6e:	78fa      	ldrb	r2, [r7, #3]
 8003d70:	6879      	ldr	r1, [r7, #4]
 8003d72:	4613      	mov	r3, r2
 8003d74:	011b      	lsls	r3, r3, #4
 8003d76:	1a9b      	subs	r3, r3, r2
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	440b      	add	r3, r1
 8003d7c:	333c      	adds	r3, #60	@ 0x3c
 8003d7e:	781b      	ldrb	r3, [r3, #0]
 8003d80:	78fa      	ldrb	r2, [r7, #3]
 8003d82:	f083 0301 	eor.w	r3, r3, #1
 8003d86:	b2d8      	uxtb	r0, r3
 8003d88:	6879      	ldr	r1, [r7, #4]
 8003d8a:	4613      	mov	r3, r2
 8003d8c:	011b      	lsls	r3, r3, #4
 8003d8e:	1a9b      	subs	r3, r3, r2
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	440b      	add	r3, r1
 8003d94:	333c      	adds	r3, #60	@ 0x3c
 8003d96:	4602      	mov	r2, r0
 8003d98:	701a      	strb	r2, [r3, #0]
 8003d9a:	f000 bc40 	b.w	800461e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	78fa      	ldrb	r2, [r7, #3]
 8003da4:	4611      	mov	r1, r2
 8003da6:	4618      	mov	r0, r3
 8003da8:	f006 fa47 	bl	800a23a <USB_ReadChInterrupts>
 8003dac:	4603      	mov	r3, r0
 8003dae:	f003 0320 	and.w	r3, r3, #32
 8003db2:	2b20      	cmp	r3, #32
 8003db4:	d131      	bne.n	8003e1a <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003db6:	78fb      	ldrb	r3, [r7, #3]
 8003db8:	015a      	lsls	r2, r3, #5
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	4413      	add	r3, r2
 8003dbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	2320      	movs	r3, #32
 8003dc6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003dc8:	78fa      	ldrb	r2, [r7, #3]
 8003dca:	6879      	ldr	r1, [r7, #4]
 8003dcc:	4613      	mov	r3, r2
 8003dce:	011b      	lsls	r3, r3, #4
 8003dd0:	1a9b      	subs	r3, r3, r2
 8003dd2:	009b      	lsls	r3, r3, #2
 8003dd4:	440b      	add	r3, r1
 8003dd6:	331a      	adds	r3, #26
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	f040 841f 	bne.w	800461e <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003de0:	78fa      	ldrb	r2, [r7, #3]
 8003de2:	6879      	ldr	r1, [r7, #4]
 8003de4:	4613      	mov	r3, r2
 8003de6:	011b      	lsls	r3, r3, #4
 8003de8:	1a9b      	subs	r3, r3, r2
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	440b      	add	r3, r1
 8003dee:	331b      	adds	r3, #27
 8003df0:	2201      	movs	r2, #1
 8003df2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003df4:	78fa      	ldrb	r2, [r7, #3]
 8003df6:	6879      	ldr	r1, [r7, #4]
 8003df8:	4613      	mov	r3, r2
 8003dfa:	011b      	lsls	r3, r3, #4
 8003dfc:	1a9b      	subs	r3, r3, r2
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	440b      	add	r3, r1
 8003e02:	334d      	adds	r3, #77	@ 0x4d
 8003e04:	2203      	movs	r2, #3
 8003e06:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	78fa      	ldrb	r2, [r7, #3]
 8003e0e:	4611      	mov	r1, r2
 8003e10:	4618      	mov	r0, r3
 8003e12:	f006 ffb0 	bl	800ad76 <USB_HC_Halt>
 8003e16:	f000 bc02 	b.w	800461e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	78fa      	ldrb	r2, [r7, #3]
 8003e20:	4611      	mov	r1, r2
 8003e22:	4618      	mov	r0, r3
 8003e24:	f006 fa09 	bl	800a23a <USB_ReadChInterrupts>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	f040 8305 	bne.w	800443e <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003e34:	78fb      	ldrb	r3, [r7, #3]
 8003e36:	015a      	lsls	r2, r3, #5
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	4413      	add	r3, r2
 8003e3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e40:	461a      	mov	r2, r3
 8003e42:	2302      	movs	r3, #2
 8003e44:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003e46:	78fa      	ldrb	r2, [r7, #3]
 8003e48:	6879      	ldr	r1, [r7, #4]
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	011b      	lsls	r3, r3, #4
 8003e4e:	1a9b      	subs	r3, r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	440b      	add	r3, r1
 8003e54:	334d      	adds	r3, #77	@ 0x4d
 8003e56:	781b      	ldrb	r3, [r3, #0]
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d114      	bne.n	8003e86 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e5c:	78fa      	ldrb	r2, [r7, #3]
 8003e5e:	6879      	ldr	r1, [r7, #4]
 8003e60:	4613      	mov	r3, r2
 8003e62:	011b      	lsls	r3, r3, #4
 8003e64:	1a9b      	subs	r3, r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	440b      	add	r3, r1
 8003e6a:	334d      	adds	r3, #77	@ 0x4d
 8003e6c:	2202      	movs	r2, #2
 8003e6e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003e70:	78fa      	ldrb	r2, [r7, #3]
 8003e72:	6879      	ldr	r1, [r7, #4]
 8003e74:	4613      	mov	r3, r2
 8003e76:	011b      	lsls	r3, r3, #4
 8003e78:	1a9b      	subs	r3, r3, r2
 8003e7a:	009b      	lsls	r3, r3, #2
 8003e7c:	440b      	add	r3, r1
 8003e7e:	334c      	adds	r3, #76	@ 0x4c
 8003e80:	2201      	movs	r2, #1
 8003e82:	701a      	strb	r2, [r3, #0]
 8003e84:	e2cc      	b.n	8004420 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003e86:	78fa      	ldrb	r2, [r7, #3]
 8003e88:	6879      	ldr	r1, [r7, #4]
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	011b      	lsls	r3, r3, #4
 8003e8e:	1a9b      	subs	r3, r3, r2
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	440b      	add	r3, r1
 8003e94:	334d      	adds	r3, #77	@ 0x4d
 8003e96:	781b      	ldrb	r3, [r3, #0]
 8003e98:	2b06      	cmp	r3, #6
 8003e9a:	d114      	bne.n	8003ec6 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e9c:	78fa      	ldrb	r2, [r7, #3]
 8003e9e:	6879      	ldr	r1, [r7, #4]
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	011b      	lsls	r3, r3, #4
 8003ea4:	1a9b      	subs	r3, r3, r2
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	440b      	add	r3, r1
 8003eaa:	334d      	adds	r3, #77	@ 0x4d
 8003eac:	2202      	movs	r2, #2
 8003eae:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003eb0:	78fa      	ldrb	r2, [r7, #3]
 8003eb2:	6879      	ldr	r1, [r7, #4]
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	011b      	lsls	r3, r3, #4
 8003eb8:	1a9b      	subs	r3, r3, r2
 8003eba:	009b      	lsls	r3, r3, #2
 8003ebc:	440b      	add	r3, r1
 8003ebe:	334c      	adds	r3, #76	@ 0x4c
 8003ec0:	2205      	movs	r2, #5
 8003ec2:	701a      	strb	r2, [r3, #0]
 8003ec4:	e2ac      	b.n	8004420 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003ec6:	78fa      	ldrb	r2, [r7, #3]
 8003ec8:	6879      	ldr	r1, [r7, #4]
 8003eca:	4613      	mov	r3, r2
 8003ecc:	011b      	lsls	r3, r3, #4
 8003ece:	1a9b      	subs	r3, r3, r2
 8003ed0:	009b      	lsls	r3, r3, #2
 8003ed2:	440b      	add	r3, r1
 8003ed4:	334d      	adds	r3, #77	@ 0x4d
 8003ed6:	781b      	ldrb	r3, [r3, #0]
 8003ed8:	2b07      	cmp	r3, #7
 8003eda:	d00b      	beq.n	8003ef4 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003edc:	78fa      	ldrb	r2, [r7, #3]
 8003ede:	6879      	ldr	r1, [r7, #4]
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	011b      	lsls	r3, r3, #4
 8003ee4:	1a9b      	subs	r3, r3, r2
 8003ee6:	009b      	lsls	r3, r3, #2
 8003ee8:	440b      	add	r3, r1
 8003eea:	334d      	adds	r3, #77	@ 0x4d
 8003eec:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003eee:	2b09      	cmp	r3, #9
 8003ef0:	f040 80a6 	bne.w	8004040 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ef4:	78fa      	ldrb	r2, [r7, #3]
 8003ef6:	6879      	ldr	r1, [r7, #4]
 8003ef8:	4613      	mov	r3, r2
 8003efa:	011b      	lsls	r3, r3, #4
 8003efc:	1a9b      	subs	r3, r3, r2
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	440b      	add	r3, r1
 8003f02:	334d      	adds	r3, #77	@ 0x4d
 8003f04:	2202      	movs	r2, #2
 8003f06:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003f08:	78fa      	ldrb	r2, [r7, #3]
 8003f0a:	6879      	ldr	r1, [r7, #4]
 8003f0c:	4613      	mov	r3, r2
 8003f0e:	011b      	lsls	r3, r3, #4
 8003f10:	1a9b      	subs	r3, r3, r2
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	440b      	add	r3, r1
 8003f16:	3344      	adds	r3, #68	@ 0x44
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	1c59      	adds	r1, r3, #1
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	4613      	mov	r3, r2
 8003f20:	011b      	lsls	r3, r3, #4
 8003f22:	1a9b      	subs	r3, r3, r2
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	4403      	add	r3, r0
 8003f28:	3344      	adds	r3, #68	@ 0x44
 8003f2a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003f2c:	78fa      	ldrb	r2, [r7, #3]
 8003f2e:	6879      	ldr	r1, [r7, #4]
 8003f30:	4613      	mov	r3, r2
 8003f32:	011b      	lsls	r3, r3, #4
 8003f34:	1a9b      	subs	r3, r3, r2
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	440b      	add	r3, r1
 8003f3a:	3344      	adds	r3, #68	@ 0x44
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2b02      	cmp	r3, #2
 8003f40:	d943      	bls.n	8003fca <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003f42:	78fa      	ldrb	r2, [r7, #3]
 8003f44:	6879      	ldr	r1, [r7, #4]
 8003f46:	4613      	mov	r3, r2
 8003f48:	011b      	lsls	r3, r3, #4
 8003f4a:	1a9b      	subs	r3, r3, r2
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	440b      	add	r3, r1
 8003f50:	3344      	adds	r3, #68	@ 0x44
 8003f52:	2200      	movs	r2, #0
 8003f54:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003f56:	78fa      	ldrb	r2, [r7, #3]
 8003f58:	6879      	ldr	r1, [r7, #4]
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	011b      	lsls	r3, r3, #4
 8003f5e:	1a9b      	subs	r3, r3, r2
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	440b      	add	r3, r1
 8003f64:	331a      	adds	r3, #26
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d123      	bne.n	8003fb4 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003f6c:	78fa      	ldrb	r2, [r7, #3]
 8003f6e:	6879      	ldr	r1, [r7, #4]
 8003f70:	4613      	mov	r3, r2
 8003f72:	011b      	lsls	r3, r3, #4
 8003f74:	1a9b      	subs	r3, r3, r2
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	440b      	add	r3, r1
 8003f7a:	331b      	adds	r3, #27
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003f80:	78fa      	ldrb	r2, [r7, #3]
 8003f82:	6879      	ldr	r1, [r7, #4]
 8003f84:	4613      	mov	r3, r2
 8003f86:	011b      	lsls	r3, r3, #4
 8003f88:	1a9b      	subs	r3, r3, r2
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	440b      	add	r3, r1
 8003f8e:	331c      	adds	r3, #28
 8003f90:	2200      	movs	r2, #0
 8003f92:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003f94:	78fb      	ldrb	r3, [r7, #3]
 8003f96:	015a      	lsls	r2, r3, #5
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	4413      	add	r3, r2
 8003f9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	78fa      	ldrb	r2, [r7, #3]
 8003fa4:	0151      	lsls	r1, r2, #5
 8003fa6:	693a      	ldr	r2, [r7, #16]
 8003fa8:	440a      	add	r2, r1
 8003faa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003fae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fb2:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003fb4:	78fa      	ldrb	r2, [r7, #3]
 8003fb6:	6879      	ldr	r1, [r7, #4]
 8003fb8:	4613      	mov	r3, r2
 8003fba:	011b      	lsls	r3, r3, #4
 8003fbc:	1a9b      	subs	r3, r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	440b      	add	r3, r1
 8003fc2:	334c      	adds	r3, #76	@ 0x4c
 8003fc4:	2204      	movs	r2, #4
 8003fc6:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003fc8:	e229      	b.n	800441e <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003fca:	78fa      	ldrb	r2, [r7, #3]
 8003fcc:	6879      	ldr	r1, [r7, #4]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	011b      	lsls	r3, r3, #4
 8003fd2:	1a9b      	subs	r3, r3, r2
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	440b      	add	r3, r1
 8003fd8:	334c      	adds	r3, #76	@ 0x4c
 8003fda:	2202      	movs	r2, #2
 8003fdc:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003fde:	78fa      	ldrb	r2, [r7, #3]
 8003fe0:	6879      	ldr	r1, [r7, #4]
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	011b      	lsls	r3, r3, #4
 8003fe6:	1a9b      	subs	r3, r3, r2
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	440b      	add	r3, r1
 8003fec:	3326      	adds	r3, #38	@ 0x26
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d00b      	beq.n	800400c <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003ff4:	78fa      	ldrb	r2, [r7, #3]
 8003ff6:	6879      	ldr	r1, [r7, #4]
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	011b      	lsls	r3, r3, #4
 8003ffc:	1a9b      	subs	r3, r3, r2
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	440b      	add	r3, r1
 8004002:	3326      	adds	r3, #38	@ 0x26
 8004004:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004006:	2b02      	cmp	r3, #2
 8004008:	f040 8209 	bne.w	800441e <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800400c:	78fb      	ldrb	r3, [r7, #3]
 800400e:	015a      	lsls	r2, r3, #5
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	4413      	add	r3, r2
 8004014:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004022:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800402a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800402c:	78fb      	ldrb	r3, [r7, #3]
 800402e:	015a      	lsls	r2, r3, #5
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	4413      	add	r3, r2
 8004034:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004038:	461a      	mov	r2, r3
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800403e:	e1ee      	b.n	800441e <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004040:	78fa      	ldrb	r2, [r7, #3]
 8004042:	6879      	ldr	r1, [r7, #4]
 8004044:	4613      	mov	r3, r2
 8004046:	011b      	lsls	r3, r3, #4
 8004048:	1a9b      	subs	r3, r3, r2
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	440b      	add	r3, r1
 800404e:	334d      	adds	r3, #77	@ 0x4d
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	2b05      	cmp	r3, #5
 8004054:	f040 80c8 	bne.w	80041e8 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004058:	78fa      	ldrb	r2, [r7, #3]
 800405a:	6879      	ldr	r1, [r7, #4]
 800405c:	4613      	mov	r3, r2
 800405e:	011b      	lsls	r3, r3, #4
 8004060:	1a9b      	subs	r3, r3, r2
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	440b      	add	r3, r1
 8004066:	334d      	adds	r3, #77	@ 0x4d
 8004068:	2202      	movs	r2, #2
 800406a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800406c:	78fa      	ldrb	r2, [r7, #3]
 800406e:	6879      	ldr	r1, [r7, #4]
 8004070:	4613      	mov	r3, r2
 8004072:	011b      	lsls	r3, r3, #4
 8004074:	1a9b      	subs	r3, r3, r2
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	440b      	add	r3, r1
 800407a:	331b      	adds	r3, #27
 800407c:	781b      	ldrb	r3, [r3, #0]
 800407e:	2b01      	cmp	r3, #1
 8004080:	f040 81ce 	bne.w	8004420 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004084:	78fa      	ldrb	r2, [r7, #3]
 8004086:	6879      	ldr	r1, [r7, #4]
 8004088:	4613      	mov	r3, r2
 800408a:	011b      	lsls	r3, r3, #4
 800408c:	1a9b      	subs	r3, r3, r2
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	440b      	add	r3, r1
 8004092:	3326      	adds	r3, #38	@ 0x26
 8004094:	781b      	ldrb	r3, [r3, #0]
 8004096:	2b03      	cmp	r3, #3
 8004098:	d16b      	bne.n	8004172 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800409a:	78fa      	ldrb	r2, [r7, #3]
 800409c:	6879      	ldr	r1, [r7, #4]
 800409e:	4613      	mov	r3, r2
 80040a0:	011b      	lsls	r3, r3, #4
 80040a2:	1a9b      	subs	r3, r3, r2
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	440b      	add	r3, r1
 80040a8:	3348      	adds	r3, #72	@ 0x48
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	1c59      	adds	r1, r3, #1
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	4613      	mov	r3, r2
 80040b2:	011b      	lsls	r3, r3, #4
 80040b4:	1a9b      	subs	r3, r3, r2
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	4403      	add	r3, r0
 80040ba:	3348      	adds	r3, #72	@ 0x48
 80040bc:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80040be:	78fa      	ldrb	r2, [r7, #3]
 80040c0:	6879      	ldr	r1, [r7, #4]
 80040c2:	4613      	mov	r3, r2
 80040c4:	011b      	lsls	r3, r3, #4
 80040c6:	1a9b      	subs	r3, r3, r2
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	440b      	add	r3, r1
 80040cc:	3348      	adds	r3, #72	@ 0x48
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d943      	bls.n	800415c <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80040d4:	78fa      	ldrb	r2, [r7, #3]
 80040d6:	6879      	ldr	r1, [r7, #4]
 80040d8:	4613      	mov	r3, r2
 80040da:	011b      	lsls	r3, r3, #4
 80040dc:	1a9b      	subs	r3, r3, r2
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	440b      	add	r3, r1
 80040e2:	3348      	adds	r3, #72	@ 0x48
 80040e4:	2200      	movs	r2, #0
 80040e6:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80040e8:	78fa      	ldrb	r2, [r7, #3]
 80040ea:	6879      	ldr	r1, [r7, #4]
 80040ec:	4613      	mov	r3, r2
 80040ee:	011b      	lsls	r3, r3, #4
 80040f0:	1a9b      	subs	r3, r3, r2
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	440b      	add	r3, r1
 80040f6:	331b      	adds	r3, #27
 80040f8:	2200      	movs	r2, #0
 80040fa:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80040fc:	78fa      	ldrb	r2, [r7, #3]
 80040fe:	6879      	ldr	r1, [r7, #4]
 8004100:	4613      	mov	r3, r2
 8004102:	011b      	lsls	r3, r3, #4
 8004104:	1a9b      	subs	r3, r3, r2
 8004106:	009b      	lsls	r3, r3, #2
 8004108:	440b      	add	r3, r1
 800410a:	3344      	adds	r3, #68	@ 0x44
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	2b02      	cmp	r3, #2
 8004110:	d809      	bhi.n	8004126 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8004112:	78fa      	ldrb	r2, [r7, #3]
 8004114:	6879      	ldr	r1, [r7, #4]
 8004116:	4613      	mov	r3, r2
 8004118:	011b      	lsls	r3, r3, #4
 800411a:	1a9b      	subs	r3, r3, r2
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	440b      	add	r3, r1
 8004120:	331c      	adds	r3, #28
 8004122:	2201      	movs	r2, #1
 8004124:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004126:	78fb      	ldrb	r3, [r7, #3]
 8004128:	015a      	lsls	r2, r3, #5
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	4413      	add	r3, r2
 800412e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	78fa      	ldrb	r2, [r7, #3]
 8004136:	0151      	lsls	r1, r2, #5
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	440a      	add	r2, r1
 800413c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004140:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004144:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8004146:	78fa      	ldrb	r2, [r7, #3]
 8004148:	6879      	ldr	r1, [r7, #4]
 800414a:	4613      	mov	r3, r2
 800414c:	011b      	lsls	r3, r3, #4
 800414e:	1a9b      	subs	r3, r3, r2
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	440b      	add	r3, r1
 8004154:	334c      	adds	r3, #76	@ 0x4c
 8004156:	2204      	movs	r2, #4
 8004158:	701a      	strb	r2, [r3, #0]
 800415a:	e014      	b.n	8004186 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800415c:	78fa      	ldrb	r2, [r7, #3]
 800415e:	6879      	ldr	r1, [r7, #4]
 8004160:	4613      	mov	r3, r2
 8004162:	011b      	lsls	r3, r3, #4
 8004164:	1a9b      	subs	r3, r3, r2
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	440b      	add	r3, r1
 800416a:	334c      	adds	r3, #76	@ 0x4c
 800416c:	2202      	movs	r2, #2
 800416e:	701a      	strb	r2, [r3, #0]
 8004170:	e009      	b.n	8004186 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004172:	78fa      	ldrb	r2, [r7, #3]
 8004174:	6879      	ldr	r1, [r7, #4]
 8004176:	4613      	mov	r3, r2
 8004178:	011b      	lsls	r3, r3, #4
 800417a:	1a9b      	subs	r3, r3, r2
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	440b      	add	r3, r1
 8004180:	334c      	adds	r3, #76	@ 0x4c
 8004182:	2202      	movs	r2, #2
 8004184:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004186:	78fa      	ldrb	r2, [r7, #3]
 8004188:	6879      	ldr	r1, [r7, #4]
 800418a:	4613      	mov	r3, r2
 800418c:	011b      	lsls	r3, r3, #4
 800418e:	1a9b      	subs	r3, r3, r2
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	440b      	add	r3, r1
 8004194:	3326      	adds	r3, #38	@ 0x26
 8004196:	781b      	ldrb	r3, [r3, #0]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d00b      	beq.n	80041b4 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800419c:	78fa      	ldrb	r2, [r7, #3]
 800419e:	6879      	ldr	r1, [r7, #4]
 80041a0:	4613      	mov	r3, r2
 80041a2:	011b      	lsls	r3, r3, #4
 80041a4:	1a9b      	subs	r3, r3, r2
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	440b      	add	r3, r1
 80041aa:	3326      	adds	r3, #38	@ 0x26
 80041ac:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	f040 8136 	bne.w	8004420 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80041b4:	78fb      	ldrb	r3, [r7, #3]
 80041b6:	015a      	lsls	r2, r3, #5
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	4413      	add	r3, r2
 80041bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80041ca:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80041d2:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80041d4:	78fb      	ldrb	r3, [r7, #3]
 80041d6:	015a      	lsls	r2, r3, #5
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	4413      	add	r3, r2
 80041dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041e0:	461a      	mov	r2, r3
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6013      	str	r3, [r2, #0]
 80041e6:	e11b      	b.n	8004420 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80041e8:	78fa      	ldrb	r2, [r7, #3]
 80041ea:	6879      	ldr	r1, [r7, #4]
 80041ec:	4613      	mov	r3, r2
 80041ee:	011b      	lsls	r3, r3, #4
 80041f0:	1a9b      	subs	r3, r3, r2
 80041f2:	009b      	lsls	r3, r3, #2
 80041f4:	440b      	add	r3, r1
 80041f6:	334d      	adds	r3, #77	@ 0x4d
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	2b03      	cmp	r3, #3
 80041fc:	f040 8081 	bne.w	8004302 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004200:	78fa      	ldrb	r2, [r7, #3]
 8004202:	6879      	ldr	r1, [r7, #4]
 8004204:	4613      	mov	r3, r2
 8004206:	011b      	lsls	r3, r3, #4
 8004208:	1a9b      	subs	r3, r3, r2
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	440b      	add	r3, r1
 800420e:	334d      	adds	r3, #77	@ 0x4d
 8004210:	2202      	movs	r2, #2
 8004212:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004214:	78fa      	ldrb	r2, [r7, #3]
 8004216:	6879      	ldr	r1, [r7, #4]
 8004218:	4613      	mov	r3, r2
 800421a:	011b      	lsls	r3, r3, #4
 800421c:	1a9b      	subs	r3, r3, r2
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	440b      	add	r3, r1
 8004222:	331b      	adds	r3, #27
 8004224:	781b      	ldrb	r3, [r3, #0]
 8004226:	2b01      	cmp	r3, #1
 8004228:	f040 80fa 	bne.w	8004420 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800422c:	78fa      	ldrb	r2, [r7, #3]
 800422e:	6879      	ldr	r1, [r7, #4]
 8004230:	4613      	mov	r3, r2
 8004232:	011b      	lsls	r3, r3, #4
 8004234:	1a9b      	subs	r3, r3, r2
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	440b      	add	r3, r1
 800423a:	334c      	adds	r3, #76	@ 0x4c
 800423c:	2202      	movs	r2, #2
 800423e:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8004240:	78fb      	ldrb	r3, [r7, #3]
 8004242:	015a      	lsls	r2, r3, #5
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	4413      	add	r3, r2
 8004248:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	78fa      	ldrb	r2, [r7, #3]
 8004250:	0151      	lsls	r1, r2, #5
 8004252:	693a      	ldr	r2, [r7, #16]
 8004254:	440a      	add	r2, r1
 8004256:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800425a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800425e:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004260:	78fb      	ldrb	r3, [r7, #3]
 8004262:	015a      	lsls	r2, r3, #5
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	4413      	add	r3, r2
 8004268:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	78fa      	ldrb	r2, [r7, #3]
 8004270:	0151      	lsls	r1, r2, #5
 8004272:	693a      	ldr	r2, [r7, #16]
 8004274:	440a      	add	r2, r1
 8004276:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800427a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800427e:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8004280:	78fb      	ldrb	r3, [r7, #3]
 8004282:	015a      	lsls	r2, r3, #5
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	4413      	add	r3, r2
 8004288:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800428c:	68db      	ldr	r3, [r3, #12]
 800428e:	78fa      	ldrb	r2, [r7, #3]
 8004290:	0151      	lsls	r1, r2, #5
 8004292:	693a      	ldr	r2, [r7, #16]
 8004294:	440a      	add	r2, r1
 8004296:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800429a:	f023 0320 	bic.w	r3, r3, #32
 800429e:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80042a0:	78fa      	ldrb	r2, [r7, #3]
 80042a2:	6879      	ldr	r1, [r7, #4]
 80042a4:	4613      	mov	r3, r2
 80042a6:	011b      	lsls	r3, r3, #4
 80042a8:	1a9b      	subs	r3, r3, r2
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	440b      	add	r3, r1
 80042ae:	3326      	adds	r3, #38	@ 0x26
 80042b0:	781b      	ldrb	r3, [r3, #0]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d00b      	beq.n	80042ce <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80042b6:	78fa      	ldrb	r2, [r7, #3]
 80042b8:	6879      	ldr	r1, [r7, #4]
 80042ba:	4613      	mov	r3, r2
 80042bc:	011b      	lsls	r3, r3, #4
 80042be:	1a9b      	subs	r3, r3, r2
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	440b      	add	r3, r1
 80042c4:	3326      	adds	r3, #38	@ 0x26
 80042c6:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80042c8:	2b02      	cmp	r3, #2
 80042ca:	f040 80a9 	bne.w	8004420 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80042ce:	78fb      	ldrb	r3, [r7, #3]
 80042d0:	015a      	lsls	r2, r3, #5
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	4413      	add	r3, r2
 80042d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80042e4:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80042ec:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80042ee:	78fb      	ldrb	r3, [r7, #3]
 80042f0:	015a      	lsls	r2, r3, #5
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	4413      	add	r3, r2
 80042f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042fa:	461a      	mov	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6013      	str	r3, [r2, #0]
 8004300:	e08e      	b.n	8004420 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004302:	78fa      	ldrb	r2, [r7, #3]
 8004304:	6879      	ldr	r1, [r7, #4]
 8004306:	4613      	mov	r3, r2
 8004308:	011b      	lsls	r3, r3, #4
 800430a:	1a9b      	subs	r3, r3, r2
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	440b      	add	r3, r1
 8004310:	334d      	adds	r3, #77	@ 0x4d
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	2b04      	cmp	r3, #4
 8004316:	d143      	bne.n	80043a0 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004318:	78fa      	ldrb	r2, [r7, #3]
 800431a:	6879      	ldr	r1, [r7, #4]
 800431c:	4613      	mov	r3, r2
 800431e:	011b      	lsls	r3, r3, #4
 8004320:	1a9b      	subs	r3, r3, r2
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	440b      	add	r3, r1
 8004326:	334d      	adds	r3, #77	@ 0x4d
 8004328:	2202      	movs	r2, #2
 800432a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800432c:	78fa      	ldrb	r2, [r7, #3]
 800432e:	6879      	ldr	r1, [r7, #4]
 8004330:	4613      	mov	r3, r2
 8004332:	011b      	lsls	r3, r3, #4
 8004334:	1a9b      	subs	r3, r3, r2
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	440b      	add	r3, r1
 800433a:	334c      	adds	r3, #76	@ 0x4c
 800433c:	2202      	movs	r2, #2
 800433e:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004340:	78fa      	ldrb	r2, [r7, #3]
 8004342:	6879      	ldr	r1, [r7, #4]
 8004344:	4613      	mov	r3, r2
 8004346:	011b      	lsls	r3, r3, #4
 8004348:	1a9b      	subs	r3, r3, r2
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	440b      	add	r3, r1
 800434e:	3326      	adds	r3, #38	@ 0x26
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00a      	beq.n	800436c <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004356:	78fa      	ldrb	r2, [r7, #3]
 8004358:	6879      	ldr	r1, [r7, #4]
 800435a:	4613      	mov	r3, r2
 800435c:	011b      	lsls	r3, r3, #4
 800435e:	1a9b      	subs	r3, r3, r2
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	440b      	add	r3, r1
 8004364:	3326      	adds	r3, #38	@ 0x26
 8004366:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004368:	2b02      	cmp	r3, #2
 800436a:	d159      	bne.n	8004420 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800436c:	78fb      	ldrb	r3, [r7, #3]
 800436e:	015a      	lsls	r2, r3, #5
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	4413      	add	r3, r2
 8004374:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004382:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800438a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800438c:	78fb      	ldrb	r3, [r7, #3]
 800438e:	015a      	lsls	r2, r3, #5
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	4413      	add	r3, r2
 8004394:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004398:	461a      	mov	r2, r3
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	6013      	str	r3, [r2, #0]
 800439e:	e03f      	b.n	8004420 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80043a0:	78fa      	ldrb	r2, [r7, #3]
 80043a2:	6879      	ldr	r1, [r7, #4]
 80043a4:	4613      	mov	r3, r2
 80043a6:	011b      	lsls	r3, r3, #4
 80043a8:	1a9b      	subs	r3, r3, r2
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	440b      	add	r3, r1
 80043ae:	334d      	adds	r3, #77	@ 0x4d
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	2b08      	cmp	r3, #8
 80043b4:	d126      	bne.n	8004404 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80043b6:	78fa      	ldrb	r2, [r7, #3]
 80043b8:	6879      	ldr	r1, [r7, #4]
 80043ba:	4613      	mov	r3, r2
 80043bc:	011b      	lsls	r3, r3, #4
 80043be:	1a9b      	subs	r3, r3, r2
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	440b      	add	r3, r1
 80043c4:	334d      	adds	r3, #77	@ 0x4d
 80043c6:	2202      	movs	r2, #2
 80043c8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80043ca:	78fa      	ldrb	r2, [r7, #3]
 80043cc:	6879      	ldr	r1, [r7, #4]
 80043ce:	4613      	mov	r3, r2
 80043d0:	011b      	lsls	r3, r3, #4
 80043d2:	1a9b      	subs	r3, r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	440b      	add	r3, r1
 80043d8:	3344      	adds	r3, #68	@ 0x44
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	1c59      	adds	r1, r3, #1
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	4613      	mov	r3, r2
 80043e2:	011b      	lsls	r3, r3, #4
 80043e4:	1a9b      	subs	r3, r3, r2
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	4403      	add	r3, r0
 80043ea:	3344      	adds	r3, #68	@ 0x44
 80043ec:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80043ee:	78fa      	ldrb	r2, [r7, #3]
 80043f0:	6879      	ldr	r1, [r7, #4]
 80043f2:	4613      	mov	r3, r2
 80043f4:	011b      	lsls	r3, r3, #4
 80043f6:	1a9b      	subs	r3, r3, r2
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	440b      	add	r3, r1
 80043fc:	334c      	adds	r3, #76	@ 0x4c
 80043fe:	2204      	movs	r2, #4
 8004400:	701a      	strb	r2, [r3, #0]
 8004402:	e00d      	b.n	8004420 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8004404:	78fa      	ldrb	r2, [r7, #3]
 8004406:	6879      	ldr	r1, [r7, #4]
 8004408:	4613      	mov	r3, r2
 800440a:	011b      	lsls	r3, r3, #4
 800440c:	1a9b      	subs	r3, r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	440b      	add	r3, r1
 8004412:	334d      	adds	r3, #77	@ 0x4d
 8004414:	781b      	ldrb	r3, [r3, #0]
 8004416:	2b02      	cmp	r3, #2
 8004418:	f000 8100 	beq.w	800461c <HCD_HC_IN_IRQHandler+0xcca>
 800441c:	e000      	b.n	8004420 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800441e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004420:	78fa      	ldrb	r2, [r7, #3]
 8004422:	6879      	ldr	r1, [r7, #4]
 8004424:	4613      	mov	r3, r2
 8004426:	011b      	lsls	r3, r3, #4
 8004428:	1a9b      	subs	r3, r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	440b      	add	r3, r1
 800442e:	334c      	adds	r3, #76	@ 0x4c
 8004430:	781a      	ldrb	r2, [r3, #0]
 8004432:	78fb      	ldrb	r3, [r7, #3]
 8004434:	4619      	mov	r1, r3
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f00e ff54 	bl	80132e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 800443c:	e0ef      	b.n	800461e <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	78fa      	ldrb	r2, [r7, #3]
 8004444:	4611      	mov	r1, r2
 8004446:	4618      	mov	r0, r3
 8004448:	f005 fef7 	bl	800a23a <USB_ReadChInterrupts>
 800444c:	4603      	mov	r3, r0
 800444e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004452:	2b40      	cmp	r3, #64	@ 0x40
 8004454:	d12f      	bne.n	80044b6 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004456:	78fb      	ldrb	r3, [r7, #3]
 8004458:	015a      	lsls	r2, r3, #5
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	4413      	add	r3, r2
 800445e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004462:	461a      	mov	r2, r3
 8004464:	2340      	movs	r3, #64	@ 0x40
 8004466:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004468:	78fa      	ldrb	r2, [r7, #3]
 800446a:	6879      	ldr	r1, [r7, #4]
 800446c:	4613      	mov	r3, r2
 800446e:	011b      	lsls	r3, r3, #4
 8004470:	1a9b      	subs	r3, r3, r2
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	440b      	add	r3, r1
 8004476:	334d      	adds	r3, #77	@ 0x4d
 8004478:	2205      	movs	r2, #5
 800447a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800447c:	78fa      	ldrb	r2, [r7, #3]
 800447e:	6879      	ldr	r1, [r7, #4]
 8004480:	4613      	mov	r3, r2
 8004482:	011b      	lsls	r3, r3, #4
 8004484:	1a9b      	subs	r3, r3, r2
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	440b      	add	r3, r1
 800448a:	331a      	adds	r3, #26
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d109      	bne.n	80044a6 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004492:	78fa      	ldrb	r2, [r7, #3]
 8004494:	6879      	ldr	r1, [r7, #4]
 8004496:	4613      	mov	r3, r2
 8004498:	011b      	lsls	r3, r3, #4
 800449a:	1a9b      	subs	r3, r3, r2
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	440b      	add	r3, r1
 80044a0:	3344      	adds	r3, #68	@ 0x44
 80044a2:	2200      	movs	r2, #0
 80044a4:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	78fa      	ldrb	r2, [r7, #3]
 80044ac:	4611      	mov	r1, r2
 80044ae:	4618      	mov	r0, r3
 80044b0:	f006 fc61 	bl	800ad76 <USB_HC_Halt>
 80044b4:	e0b3      	b.n	800461e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	78fa      	ldrb	r2, [r7, #3]
 80044bc:	4611      	mov	r1, r2
 80044be:	4618      	mov	r0, r3
 80044c0:	f005 febb 	bl	800a23a <USB_ReadChInterrupts>
 80044c4:	4603      	mov	r3, r0
 80044c6:	f003 0310 	and.w	r3, r3, #16
 80044ca:	2b10      	cmp	r3, #16
 80044cc:	f040 80a7 	bne.w	800461e <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80044d0:	78fa      	ldrb	r2, [r7, #3]
 80044d2:	6879      	ldr	r1, [r7, #4]
 80044d4:	4613      	mov	r3, r2
 80044d6:	011b      	lsls	r3, r3, #4
 80044d8:	1a9b      	subs	r3, r3, r2
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	440b      	add	r3, r1
 80044de:	3326      	adds	r3, #38	@ 0x26
 80044e0:	781b      	ldrb	r3, [r3, #0]
 80044e2:	2b03      	cmp	r3, #3
 80044e4:	d11b      	bne.n	800451e <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80044e6:	78fa      	ldrb	r2, [r7, #3]
 80044e8:	6879      	ldr	r1, [r7, #4]
 80044ea:	4613      	mov	r3, r2
 80044ec:	011b      	lsls	r3, r3, #4
 80044ee:	1a9b      	subs	r3, r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	440b      	add	r3, r1
 80044f4:	3344      	adds	r3, #68	@ 0x44
 80044f6:	2200      	movs	r2, #0
 80044f8:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80044fa:	78fa      	ldrb	r2, [r7, #3]
 80044fc:	6879      	ldr	r1, [r7, #4]
 80044fe:	4613      	mov	r3, r2
 8004500:	011b      	lsls	r3, r3, #4
 8004502:	1a9b      	subs	r3, r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	440b      	add	r3, r1
 8004508:	334d      	adds	r3, #77	@ 0x4d
 800450a:	2204      	movs	r2, #4
 800450c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	78fa      	ldrb	r2, [r7, #3]
 8004514:	4611      	mov	r1, r2
 8004516:	4618      	mov	r0, r3
 8004518:	f006 fc2d 	bl	800ad76 <USB_HC_Halt>
 800451c:	e03f      	b.n	800459e <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800451e:	78fa      	ldrb	r2, [r7, #3]
 8004520:	6879      	ldr	r1, [r7, #4]
 8004522:	4613      	mov	r3, r2
 8004524:	011b      	lsls	r3, r3, #4
 8004526:	1a9b      	subs	r3, r3, r2
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	440b      	add	r3, r1
 800452c:	3326      	adds	r3, #38	@ 0x26
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d00a      	beq.n	800454a <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004534:	78fa      	ldrb	r2, [r7, #3]
 8004536:	6879      	ldr	r1, [r7, #4]
 8004538:	4613      	mov	r3, r2
 800453a:	011b      	lsls	r3, r3, #4
 800453c:	1a9b      	subs	r3, r3, r2
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	440b      	add	r3, r1
 8004542:	3326      	adds	r3, #38	@ 0x26
 8004544:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004546:	2b02      	cmp	r3, #2
 8004548:	d129      	bne.n	800459e <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800454a:	78fa      	ldrb	r2, [r7, #3]
 800454c:	6879      	ldr	r1, [r7, #4]
 800454e:	4613      	mov	r3, r2
 8004550:	011b      	lsls	r3, r3, #4
 8004552:	1a9b      	subs	r3, r3, r2
 8004554:	009b      	lsls	r3, r3, #2
 8004556:	440b      	add	r3, r1
 8004558:	3344      	adds	r3, #68	@ 0x44
 800455a:	2200      	movs	r2, #0
 800455c:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	799b      	ldrb	r3, [r3, #6]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d00a      	beq.n	800457c <HCD_HC_IN_IRQHandler+0xc2a>
 8004566:	78fa      	ldrb	r2, [r7, #3]
 8004568:	6879      	ldr	r1, [r7, #4]
 800456a:	4613      	mov	r3, r2
 800456c:	011b      	lsls	r3, r3, #4
 800456e:	1a9b      	subs	r3, r3, r2
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	440b      	add	r3, r1
 8004574:	331b      	adds	r3, #27
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	2b01      	cmp	r3, #1
 800457a:	d110      	bne.n	800459e <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 800457c:	78fa      	ldrb	r2, [r7, #3]
 800457e:	6879      	ldr	r1, [r7, #4]
 8004580:	4613      	mov	r3, r2
 8004582:	011b      	lsls	r3, r3, #4
 8004584:	1a9b      	subs	r3, r3, r2
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	440b      	add	r3, r1
 800458a:	334d      	adds	r3, #77	@ 0x4d
 800458c:	2204      	movs	r2, #4
 800458e:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	78fa      	ldrb	r2, [r7, #3]
 8004596:	4611      	mov	r1, r2
 8004598:	4618      	mov	r0, r3
 800459a:	f006 fbec 	bl	800ad76 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800459e:	78fa      	ldrb	r2, [r7, #3]
 80045a0:	6879      	ldr	r1, [r7, #4]
 80045a2:	4613      	mov	r3, r2
 80045a4:	011b      	lsls	r3, r3, #4
 80045a6:	1a9b      	subs	r3, r3, r2
 80045a8:	009b      	lsls	r3, r3, #2
 80045aa:	440b      	add	r3, r1
 80045ac:	331b      	adds	r3, #27
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d129      	bne.n	8004608 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80045b4:	78fa      	ldrb	r2, [r7, #3]
 80045b6:	6879      	ldr	r1, [r7, #4]
 80045b8:	4613      	mov	r3, r2
 80045ba:	011b      	lsls	r3, r3, #4
 80045bc:	1a9b      	subs	r3, r3, r2
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	440b      	add	r3, r1
 80045c2:	331b      	adds	r3, #27
 80045c4:	2200      	movs	r2, #0
 80045c6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80045c8:	78fb      	ldrb	r3, [r7, #3]
 80045ca:	015a      	lsls	r2, r3, #5
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	4413      	add	r3, r2
 80045d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	78fa      	ldrb	r2, [r7, #3]
 80045d8:	0151      	lsls	r1, r2, #5
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	440a      	add	r2, r1
 80045de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80045e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045e6:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80045e8:	78fb      	ldrb	r3, [r7, #3]
 80045ea:	015a      	lsls	r2, r3, #5
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	4413      	add	r3, r2
 80045f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	78fa      	ldrb	r2, [r7, #3]
 80045f8:	0151      	lsls	r1, r2, #5
 80045fa:	693a      	ldr	r2, [r7, #16]
 80045fc:	440a      	add	r2, r1
 80045fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004602:	f043 0320 	orr.w	r3, r3, #32
 8004606:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004608:	78fb      	ldrb	r3, [r7, #3]
 800460a:	015a      	lsls	r2, r3, #5
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	4413      	add	r3, r2
 8004610:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004614:	461a      	mov	r2, r3
 8004616:	2310      	movs	r3, #16
 8004618:	6093      	str	r3, [r2, #8]
 800461a:	e000      	b.n	800461e <HCD_HC_IN_IRQHandler+0xccc>
        return;
 800461c:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 800461e:	3718      	adds	r7, #24
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}

08004624 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b086      	sub	sp, #24
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	460b      	mov	r3, r1
 800462e:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	78fa      	ldrb	r2, [r7, #3]
 8004640:	4611      	mov	r1, r2
 8004642:	4618      	mov	r0, r3
 8004644:	f005 fdf9 	bl	800a23a <USB_ReadChInterrupts>
 8004648:	4603      	mov	r3, r0
 800464a:	f003 0304 	and.w	r3, r3, #4
 800464e:	2b04      	cmp	r3, #4
 8004650:	d11b      	bne.n	800468a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004652:	78fb      	ldrb	r3, [r7, #3]
 8004654:	015a      	lsls	r2, r3, #5
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	4413      	add	r3, r2
 800465a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800465e:	461a      	mov	r2, r3
 8004660:	2304      	movs	r3, #4
 8004662:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004664:	78fa      	ldrb	r2, [r7, #3]
 8004666:	6879      	ldr	r1, [r7, #4]
 8004668:	4613      	mov	r3, r2
 800466a:	011b      	lsls	r3, r3, #4
 800466c:	1a9b      	subs	r3, r3, r2
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	440b      	add	r3, r1
 8004672:	334d      	adds	r3, #77	@ 0x4d
 8004674:	2207      	movs	r2, #7
 8004676:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	78fa      	ldrb	r2, [r7, #3]
 800467e:	4611      	mov	r1, r2
 8004680:	4618      	mov	r0, r3
 8004682:	f006 fb78 	bl	800ad76 <USB_HC_Halt>
 8004686:	f000 bc89 	b.w	8004f9c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	78fa      	ldrb	r2, [r7, #3]
 8004690:	4611      	mov	r1, r2
 8004692:	4618      	mov	r0, r3
 8004694:	f005 fdd1 	bl	800a23a <USB_ReadChInterrupts>
 8004698:	4603      	mov	r3, r0
 800469a:	f003 0320 	and.w	r3, r3, #32
 800469e:	2b20      	cmp	r3, #32
 80046a0:	f040 8082 	bne.w	80047a8 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80046a4:	78fb      	ldrb	r3, [r7, #3]
 80046a6:	015a      	lsls	r2, r3, #5
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	4413      	add	r3, r2
 80046ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046b0:	461a      	mov	r2, r3
 80046b2:	2320      	movs	r3, #32
 80046b4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80046b6:	78fa      	ldrb	r2, [r7, #3]
 80046b8:	6879      	ldr	r1, [r7, #4]
 80046ba:	4613      	mov	r3, r2
 80046bc:	011b      	lsls	r3, r3, #4
 80046be:	1a9b      	subs	r3, r3, r2
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	440b      	add	r3, r1
 80046c4:	3319      	adds	r3, #25
 80046c6:	781b      	ldrb	r3, [r3, #0]
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d124      	bne.n	8004716 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80046cc:	78fa      	ldrb	r2, [r7, #3]
 80046ce:	6879      	ldr	r1, [r7, #4]
 80046d0:	4613      	mov	r3, r2
 80046d2:	011b      	lsls	r3, r3, #4
 80046d4:	1a9b      	subs	r3, r3, r2
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	440b      	add	r3, r1
 80046da:	3319      	adds	r3, #25
 80046dc:	2200      	movs	r2, #0
 80046de:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80046e0:	78fa      	ldrb	r2, [r7, #3]
 80046e2:	6879      	ldr	r1, [r7, #4]
 80046e4:	4613      	mov	r3, r2
 80046e6:	011b      	lsls	r3, r3, #4
 80046e8:	1a9b      	subs	r3, r3, r2
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	440b      	add	r3, r1
 80046ee:	334c      	adds	r3, #76	@ 0x4c
 80046f0:	2202      	movs	r2, #2
 80046f2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80046f4:	78fa      	ldrb	r2, [r7, #3]
 80046f6:	6879      	ldr	r1, [r7, #4]
 80046f8:	4613      	mov	r3, r2
 80046fa:	011b      	lsls	r3, r3, #4
 80046fc:	1a9b      	subs	r3, r3, r2
 80046fe:	009b      	lsls	r3, r3, #2
 8004700:	440b      	add	r3, r1
 8004702:	334d      	adds	r3, #77	@ 0x4d
 8004704:	2203      	movs	r2, #3
 8004706:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	78fa      	ldrb	r2, [r7, #3]
 800470e:	4611      	mov	r1, r2
 8004710:	4618      	mov	r0, r3
 8004712:	f006 fb30 	bl	800ad76 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8004716:	78fa      	ldrb	r2, [r7, #3]
 8004718:	6879      	ldr	r1, [r7, #4]
 800471a:	4613      	mov	r3, r2
 800471c:	011b      	lsls	r3, r3, #4
 800471e:	1a9b      	subs	r3, r3, r2
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	440b      	add	r3, r1
 8004724:	331a      	adds	r3, #26
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	2b01      	cmp	r3, #1
 800472a:	f040 8437 	bne.w	8004f9c <HCD_HC_OUT_IRQHandler+0x978>
 800472e:	78fa      	ldrb	r2, [r7, #3]
 8004730:	6879      	ldr	r1, [r7, #4]
 8004732:	4613      	mov	r3, r2
 8004734:	011b      	lsls	r3, r3, #4
 8004736:	1a9b      	subs	r3, r3, r2
 8004738:	009b      	lsls	r3, r3, #2
 800473a:	440b      	add	r3, r1
 800473c:	331b      	adds	r3, #27
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	2b00      	cmp	r3, #0
 8004742:	f040 842b 	bne.w	8004f9c <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8004746:	78fa      	ldrb	r2, [r7, #3]
 8004748:	6879      	ldr	r1, [r7, #4]
 800474a:	4613      	mov	r3, r2
 800474c:	011b      	lsls	r3, r3, #4
 800474e:	1a9b      	subs	r3, r3, r2
 8004750:	009b      	lsls	r3, r3, #2
 8004752:	440b      	add	r3, r1
 8004754:	3326      	adds	r3, #38	@ 0x26
 8004756:	781b      	ldrb	r3, [r3, #0]
 8004758:	2b01      	cmp	r3, #1
 800475a:	d009      	beq.n	8004770 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 800475c:	78fa      	ldrb	r2, [r7, #3]
 800475e:	6879      	ldr	r1, [r7, #4]
 8004760:	4613      	mov	r3, r2
 8004762:	011b      	lsls	r3, r3, #4
 8004764:	1a9b      	subs	r3, r3, r2
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	440b      	add	r3, r1
 800476a:	331b      	adds	r3, #27
 800476c:	2201      	movs	r2, #1
 800476e:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004770:	78fa      	ldrb	r2, [r7, #3]
 8004772:	6879      	ldr	r1, [r7, #4]
 8004774:	4613      	mov	r3, r2
 8004776:	011b      	lsls	r3, r3, #4
 8004778:	1a9b      	subs	r3, r3, r2
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	440b      	add	r3, r1
 800477e:	334d      	adds	r3, #77	@ 0x4d
 8004780:	2203      	movs	r2, #3
 8004782:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	78fa      	ldrb	r2, [r7, #3]
 800478a:	4611      	mov	r1, r2
 800478c:	4618      	mov	r0, r3
 800478e:	f006 faf2 	bl	800ad76 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8004792:	78fa      	ldrb	r2, [r7, #3]
 8004794:	6879      	ldr	r1, [r7, #4]
 8004796:	4613      	mov	r3, r2
 8004798:	011b      	lsls	r3, r3, #4
 800479a:	1a9b      	subs	r3, r3, r2
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	440b      	add	r3, r1
 80047a0:	3344      	adds	r3, #68	@ 0x44
 80047a2:	2200      	movs	r2, #0
 80047a4:	601a      	str	r2, [r3, #0]
 80047a6:	e3f9      	b.n	8004f9c <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	78fa      	ldrb	r2, [r7, #3]
 80047ae:	4611      	mov	r1, r2
 80047b0:	4618      	mov	r0, r3
 80047b2:	f005 fd42 	bl	800a23a <USB_ReadChInterrupts>
 80047b6:	4603      	mov	r3, r0
 80047b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047c0:	d111      	bne.n	80047e6 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80047c2:	78fb      	ldrb	r3, [r7, #3]
 80047c4:	015a      	lsls	r2, r3, #5
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	4413      	add	r3, r2
 80047ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80047ce:	461a      	mov	r2, r3
 80047d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80047d4:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	78fa      	ldrb	r2, [r7, #3]
 80047dc:	4611      	mov	r1, r2
 80047de:	4618      	mov	r0, r3
 80047e0:	f006 fac9 	bl	800ad76 <USB_HC_Halt>
 80047e4:	e3da      	b.n	8004f9c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	78fa      	ldrb	r2, [r7, #3]
 80047ec:	4611      	mov	r1, r2
 80047ee:	4618      	mov	r0, r3
 80047f0:	f005 fd23 	bl	800a23a <USB_ReadChInterrupts>
 80047f4:	4603      	mov	r3, r0
 80047f6:	f003 0301 	and.w	r3, r3, #1
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d168      	bne.n	80048d0 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80047fe:	78fa      	ldrb	r2, [r7, #3]
 8004800:	6879      	ldr	r1, [r7, #4]
 8004802:	4613      	mov	r3, r2
 8004804:	011b      	lsls	r3, r3, #4
 8004806:	1a9b      	subs	r3, r3, r2
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	440b      	add	r3, r1
 800480c:	3344      	adds	r3, #68	@ 0x44
 800480e:	2200      	movs	r2, #0
 8004810:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	78fa      	ldrb	r2, [r7, #3]
 8004818:	4611      	mov	r1, r2
 800481a:	4618      	mov	r0, r3
 800481c:	f005 fd0d 	bl	800a23a <USB_ReadChInterrupts>
 8004820:	4603      	mov	r3, r0
 8004822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004826:	2b40      	cmp	r3, #64	@ 0x40
 8004828:	d112      	bne.n	8004850 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800482a:	78fa      	ldrb	r2, [r7, #3]
 800482c:	6879      	ldr	r1, [r7, #4]
 800482e:	4613      	mov	r3, r2
 8004830:	011b      	lsls	r3, r3, #4
 8004832:	1a9b      	subs	r3, r3, r2
 8004834:	009b      	lsls	r3, r3, #2
 8004836:	440b      	add	r3, r1
 8004838:	3319      	adds	r3, #25
 800483a:	2201      	movs	r2, #1
 800483c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800483e:	78fb      	ldrb	r3, [r7, #3]
 8004840:	015a      	lsls	r2, r3, #5
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	4413      	add	r3, r2
 8004846:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800484a:	461a      	mov	r2, r3
 800484c:	2340      	movs	r3, #64	@ 0x40
 800484e:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004850:	78fa      	ldrb	r2, [r7, #3]
 8004852:	6879      	ldr	r1, [r7, #4]
 8004854:	4613      	mov	r3, r2
 8004856:	011b      	lsls	r3, r3, #4
 8004858:	1a9b      	subs	r3, r3, r2
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	440b      	add	r3, r1
 800485e:	331b      	adds	r3, #27
 8004860:	781b      	ldrb	r3, [r3, #0]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d019      	beq.n	800489a <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004866:	78fa      	ldrb	r2, [r7, #3]
 8004868:	6879      	ldr	r1, [r7, #4]
 800486a:	4613      	mov	r3, r2
 800486c:	011b      	lsls	r3, r3, #4
 800486e:	1a9b      	subs	r3, r3, r2
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	440b      	add	r3, r1
 8004874:	331b      	adds	r3, #27
 8004876:	2200      	movs	r2, #0
 8004878:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800487a:	78fb      	ldrb	r3, [r7, #3]
 800487c:	015a      	lsls	r2, r3, #5
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	4413      	add	r3, r2
 8004882:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	78fa      	ldrb	r2, [r7, #3]
 800488a:	0151      	lsls	r1, r2, #5
 800488c:	693a      	ldr	r2, [r7, #16]
 800488e:	440a      	add	r2, r1
 8004890:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004894:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004898:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800489a:	78fb      	ldrb	r3, [r7, #3]
 800489c:	015a      	lsls	r2, r3, #5
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	4413      	add	r3, r2
 80048a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048a6:	461a      	mov	r2, r3
 80048a8:	2301      	movs	r3, #1
 80048aa:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80048ac:	78fa      	ldrb	r2, [r7, #3]
 80048ae:	6879      	ldr	r1, [r7, #4]
 80048b0:	4613      	mov	r3, r2
 80048b2:	011b      	lsls	r3, r3, #4
 80048b4:	1a9b      	subs	r3, r3, r2
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	440b      	add	r3, r1
 80048ba:	334d      	adds	r3, #77	@ 0x4d
 80048bc:	2201      	movs	r2, #1
 80048be:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	78fa      	ldrb	r2, [r7, #3]
 80048c6:	4611      	mov	r1, r2
 80048c8:	4618      	mov	r0, r3
 80048ca:	f006 fa54 	bl	800ad76 <USB_HC_Halt>
 80048ce:	e365      	b.n	8004f9c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	78fa      	ldrb	r2, [r7, #3]
 80048d6:	4611      	mov	r1, r2
 80048d8:	4618      	mov	r0, r3
 80048da:	f005 fcae 	bl	800a23a <USB_ReadChInterrupts>
 80048de:	4603      	mov	r3, r0
 80048e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048e4:	2b40      	cmp	r3, #64	@ 0x40
 80048e6:	d139      	bne.n	800495c <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80048e8:	78fa      	ldrb	r2, [r7, #3]
 80048ea:	6879      	ldr	r1, [r7, #4]
 80048ec:	4613      	mov	r3, r2
 80048ee:	011b      	lsls	r3, r3, #4
 80048f0:	1a9b      	subs	r3, r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	440b      	add	r3, r1
 80048f6:	334d      	adds	r3, #77	@ 0x4d
 80048f8:	2205      	movs	r2, #5
 80048fa:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80048fc:	78fa      	ldrb	r2, [r7, #3]
 80048fe:	6879      	ldr	r1, [r7, #4]
 8004900:	4613      	mov	r3, r2
 8004902:	011b      	lsls	r3, r3, #4
 8004904:	1a9b      	subs	r3, r3, r2
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	440b      	add	r3, r1
 800490a:	331a      	adds	r3, #26
 800490c:	781b      	ldrb	r3, [r3, #0]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d109      	bne.n	8004926 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004912:	78fa      	ldrb	r2, [r7, #3]
 8004914:	6879      	ldr	r1, [r7, #4]
 8004916:	4613      	mov	r3, r2
 8004918:	011b      	lsls	r3, r3, #4
 800491a:	1a9b      	subs	r3, r3, r2
 800491c:	009b      	lsls	r3, r3, #2
 800491e:	440b      	add	r3, r1
 8004920:	3319      	adds	r3, #25
 8004922:	2201      	movs	r2, #1
 8004924:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8004926:	78fa      	ldrb	r2, [r7, #3]
 8004928:	6879      	ldr	r1, [r7, #4]
 800492a:	4613      	mov	r3, r2
 800492c:	011b      	lsls	r3, r3, #4
 800492e:	1a9b      	subs	r3, r3, r2
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	440b      	add	r3, r1
 8004934:	3344      	adds	r3, #68	@ 0x44
 8004936:	2200      	movs	r2, #0
 8004938:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	78fa      	ldrb	r2, [r7, #3]
 8004940:	4611      	mov	r1, r2
 8004942:	4618      	mov	r0, r3
 8004944:	f006 fa17 	bl	800ad76 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004948:	78fb      	ldrb	r3, [r7, #3]
 800494a:	015a      	lsls	r2, r3, #5
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	4413      	add	r3, r2
 8004950:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004954:	461a      	mov	r2, r3
 8004956:	2340      	movs	r3, #64	@ 0x40
 8004958:	6093      	str	r3, [r2, #8]
 800495a:	e31f      	b.n	8004f9c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	78fa      	ldrb	r2, [r7, #3]
 8004962:	4611      	mov	r1, r2
 8004964:	4618      	mov	r0, r3
 8004966:	f005 fc68 	bl	800a23a <USB_ReadChInterrupts>
 800496a:	4603      	mov	r3, r0
 800496c:	f003 0308 	and.w	r3, r3, #8
 8004970:	2b08      	cmp	r3, #8
 8004972:	d11a      	bne.n	80049aa <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004974:	78fb      	ldrb	r3, [r7, #3]
 8004976:	015a      	lsls	r2, r3, #5
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	4413      	add	r3, r2
 800497c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004980:	461a      	mov	r2, r3
 8004982:	2308      	movs	r3, #8
 8004984:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004986:	78fa      	ldrb	r2, [r7, #3]
 8004988:	6879      	ldr	r1, [r7, #4]
 800498a:	4613      	mov	r3, r2
 800498c:	011b      	lsls	r3, r3, #4
 800498e:	1a9b      	subs	r3, r3, r2
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	440b      	add	r3, r1
 8004994:	334d      	adds	r3, #77	@ 0x4d
 8004996:	2206      	movs	r2, #6
 8004998:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	78fa      	ldrb	r2, [r7, #3]
 80049a0:	4611      	mov	r1, r2
 80049a2:	4618      	mov	r0, r3
 80049a4:	f006 f9e7 	bl	800ad76 <USB_HC_Halt>
 80049a8:	e2f8      	b.n	8004f9c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	78fa      	ldrb	r2, [r7, #3]
 80049b0:	4611      	mov	r1, r2
 80049b2:	4618      	mov	r0, r3
 80049b4:	f005 fc41 	bl	800a23a <USB_ReadChInterrupts>
 80049b8:	4603      	mov	r3, r0
 80049ba:	f003 0310 	and.w	r3, r3, #16
 80049be:	2b10      	cmp	r3, #16
 80049c0:	d144      	bne.n	8004a4c <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80049c2:	78fa      	ldrb	r2, [r7, #3]
 80049c4:	6879      	ldr	r1, [r7, #4]
 80049c6:	4613      	mov	r3, r2
 80049c8:	011b      	lsls	r3, r3, #4
 80049ca:	1a9b      	subs	r3, r3, r2
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	440b      	add	r3, r1
 80049d0:	3344      	adds	r3, #68	@ 0x44
 80049d2:	2200      	movs	r2, #0
 80049d4:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80049d6:	78fa      	ldrb	r2, [r7, #3]
 80049d8:	6879      	ldr	r1, [r7, #4]
 80049da:	4613      	mov	r3, r2
 80049dc:	011b      	lsls	r3, r3, #4
 80049de:	1a9b      	subs	r3, r3, r2
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	440b      	add	r3, r1
 80049e4:	334d      	adds	r3, #77	@ 0x4d
 80049e6:	2204      	movs	r2, #4
 80049e8:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80049ea:	78fa      	ldrb	r2, [r7, #3]
 80049ec:	6879      	ldr	r1, [r7, #4]
 80049ee:	4613      	mov	r3, r2
 80049f0:	011b      	lsls	r3, r3, #4
 80049f2:	1a9b      	subs	r3, r3, r2
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	440b      	add	r3, r1
 80049f8:	3319      	adds	r3, #25
 80049fa:	781b      	ldrb	r3, [r3, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d114      	bne.n	8004a2a <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004a00:	78fa      	ldrb	r2, [r7, #3]
 8004a02:	6879      	ldr	r1, [r7, #4]
 8004a04:	4613      	mov	r3, r2
 8004a06:	011b      	lsls	r3, r3, #4
 8004a08:	1a9b      	subs	r3, r3, r2
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	440b      	add	r3, r1
 8004a0e:	3318      	adds	r3, #24
 8004a10:	781b      	ldrb	r3, [r3, #0]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d109      	bne.n	8004a2a <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8004a16:	78fa      	ldrb	r2, [r7, #3]
 8004a18:	6879      	ldr	r1, [r7, #4]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	011b      	lsls	r3, r3, #4
 8004a1e:	1a9b      	subs	r3, r3, r2
 8004a20:	009b      	lsls	r3, r3, #2
 8004a22:	440b      	add	r3, r1
 8004a24:	3319      	adds	r3, #25
 8004a26:	2201      	movs	r2, #1
 8004a28:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	78fa      	ldrb	r2, [r7, #3]
 8004a30:	4611      	mov	r1, r2
 8004a32:	4618      	mov	r0, r3
 8004a34:	f006 f99f 	bl	800ad76 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004a38:	78fb      	ldrb	r3, [r7, #3]
 8004a3a:	015a      	lsls	r2, r3, #5
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	4413      	add	r3, r2
 8004a40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a44:	461a      	mov	r2, r3
 8004a46:	2310      	movs	r3, #16
 8004a48:	6093      	str	r3, [r2, #8]
 8004a4a:	e2a7      	b.n	8004f9c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	78fa      	ldrb	r2, [r7, #3]
 8004a52:	4611      	mov	r1, r2
 8004a54:	4618      	mov	r0, r3
 8004a56:	f005 fbf0 	bl	800a23a <USB_ReadChInterrupts>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a60:	2b80      	cmp	r3, #128	@ 0x80
 8004a62:	f040 8083 	bne.w	8004b6c <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	799b      	ldrb	r3, [r3, #6]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d111      	bne.n	8004a92 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8004a6e:	78fa      	ldrb	r2, [r7, #3]
 8004a70:	6879      	ldr	r1, [r7, #4]
 8004a72:	4613      	mov	r3, r2
 8004a74:	011b      	lsls	r3, r3, #4
 8004a76:	1a9b      	subs	r3, r3, r2
 8004a78:	009b      	lsls	r3, r3, #2
 8004a7a:	440b      	add	r3, r1
 8004a7c:	334d      	adds	r3, #77	@ 0x4d
 8004a7e:	2207      	movs	r2, #7
 8004a80:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	78fa      	ldrb	r2, [r7, #3]
 8004a88:	4611      	mov	r1, r2
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f006 f973 	bl	800ad76 <USB_HC_Halt>
 8004a90:	e062      	b.n	8004b58 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8004a92:	78fa      	ldrb	r2, [r7, #3]
 8004a94:	6879      	ldr	r1, [r7, #4]
 8004a96:	4613      	mov	r3, r2
 8004a98:	011b      	lsls	r3, r3, #4
 8004a9a:	1a9b      	subs	r3, r3, r2
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	440b      	add	r3, r1
 8004aa0:	3344      	adds	r3, #68	@ 0x44
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	1c59      	adds	r1, r3, #1
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	4613      	mov	r3, r2
 8004aaa:	011b      	lsls	r3, r3, #4
 8004aac:	1a9b      	subs	r3, r3, r2
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	4403      	add	r3, r0
 8004ab2:	3344      	adds	r3, #68	@ 0x44
 8004ab4:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004ab6:	78fa      	ldrb	r2, [r7, #3]
 8004ab8:	6879      	ldr	r1, [r7, #4]
 8004aba:	4613      	mov	r3, r2
 8004abc:	011b      	lsls	r3, r3, #4
 8004abe:	1a9b      	subs	r3, r3, r2
 8004ac0:	009b      	lsls	r3, r3, #2
 8004ac2:	440b      	add	r3, r1
 8004ac4:	3344      	adds	r3, #68	@ 0x44
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	d922      	bls.n	8004b12 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004acc:	78fa      	ldrb	r2, [r7, #3]
 8004ace:	6879      	ldr	r1, [r7, #4]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	011b      	lsls	r3, r3, #4
 8004ad4:	1a9b      	subs	r3, r3, r2
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	440b      	add	r3, r1
 8004ada:	3344      	adds	r3, #68	@ 0x44
 8004adc:	2200      	movs	r2, #0
 8004ade:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004ae0:	78fa      	ldrb	r2, [r7, #3]
 8004ae2:	6879      	ldr	r1, [r7, #4]
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	011b      	lsls	r3, r3, #4
 8004ae8:	1a9b      	subs	r3, r3, r2
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	440b      	add	r3, r1
 8004aee:	334c      	adds	r3, #76	@ 0x4c
 8004af0:	2204      	movs	r2, #4
 8004af2:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004af4:	78fa      	ldrb	r2, [r7, #3]
 8004af6:	6879      	ldr	r1, [r7, #4]
 8004af8:	4613      	mov	r3, r2
 8004afa:	011b      	lsls	r3, r3, #4
 8004afc:	1a9b      	subs	r3, r3, r2
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	440b      	add	r3, r1
 8004b02:	334c      	adds	r3, #76	@ 0x4c
 8004b04:	781a      	ldrb	r2, [r3, #0]
 8004b06:	78fb      	ldrb	r3, [r7, #3]
 8004b08:	4619      	mov	r1, r3
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f00e fbea 	bl	80132e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004b10:	e022      	b.n	8004b58 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004b12:	78fa      	ldrb	r2, [r7, #3]
 8004b14:	6879      	ldr	r1, [r7, #4]
 8004b16:	4613      	mov	r3, r2
 8004b18:	011b      	lsls	r3, r3, #4
 8004b1a:	1a9b      	subs	r3, r3, r2
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	440b      	add	r3, r1
 8004b20:	334c      	adds	r3, #76	@ 0x4c
 8004b22:	2202      	movs	r2, #2
 8004b24:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004b26:	78fb      	ldrb	r3, [r7, #3]
 8004b28:	015a      	lsls	r2, r3, #5
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	4413      	add	r3, r2
 8004b2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004b3c:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004b44:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004b46:	78fb      	ldrb	r3, [r7, #3]
 8004b48:	015a      	lsls	r2, r3, #5
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	4413      	add	r3, r2
 8004b4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b52:	461a      	mov	r2, r3
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004b58:	78fb      	ldrb	r3, [r7, #3]
 8004b5a:	015a      	lsls	r2, r3, #5
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	4413      	add	r3, r2
 8004b60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b64:	461a      	mov	r2, r3
 8004b66:	2380      	movs	r3, #128	@ 0x80
 8004b68:	6093      	str	r3, [r2, #8]
 8004b6a:	e217      	b.n	8004f9c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	78fa      	ldrb	r2, [r7, #3]
 8004b72:	4611      	mov	r1, r2
 8004b74:	4618      	mov	r0, r3
 8004b76:	f005 fb60 	bl	800a23a <USB_ReadChInterrupts>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b84:	d11b      	bne.n	8004bbe <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004b86:	78fa      	ldrb	r2, [r7, #3]
 8004b88:	6879      	ldr	r1, [r7, #4]
 8004b8a:	4613      	mov	r3, r2
 8004b8c:	011b      	lsls	r3, r3, #4
 8004b8e:	1a9b      	subs	r3, r3, r2
 8004b90:	009b      	lsls	r3, r3, #2
 8004b92:	440b      	add	r3, r1
 8004b94:	334d      	adds	r3, #77	@ 0x4d
 8004b96:	2209      	movs	r2, #9
 8004b98:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	78fa      	ldrb	r2, [r7, #3]
 8004ba0:	4611      	mov	r1, r2
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f006 f8e7 	bl	800ad76 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004ba8:	78fb      	ldrb	r3, [r7, #3]
 8004baa:	015a      	lsls	r2, r3, #5
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	4413      	add	r3, r2
 8004bb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004bba:	6093      	str	r3, [r2, #8]
 8004bbc:	e1ee      	b.n	8004f9c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	78fa      	ldrb	r2, [r7, #3]
 8004bc4:	4611      	mov	r1, r2
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f005 fb37 	bl	800a23a <USB_ReadChInterrupts>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	f003 0302 	and.w	r3, r3, #2
 8004bd2:	2b02      	cmp	r3, #2
 8004bd4:	f040 81df 	bne.w	8004f96 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004bd8:	78fb      	ldrb	r3, [r7, #3]
 8004bda:	015a      	lsls	r2, r3, #5
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	4413      	add	r3, r2
 8004be0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004be4:	461a      	mov	r2, r3
 8004be6:	2302      	movs	r3, #2
 8004be8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004bea:	78fa      	ldrb	r2, [r7, #3]
 8004bec:	6879      	ldr	r1, [r7, #4]
 8004bee:	4613      	mov	r3, r2
 8004bf0:	011b      	lsls	r3, r3, #4
 8004bf2:	1a9b      	subs	r3, r3, r2
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	440b      	add	r3, r1
 8004bf8:	334d      	adds	r3, #77	@ 0x4d
 8004bfa:	781b      	ldrb	r3, [r3, #0]
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	f040 8093 	bne.w	8004d28 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004c02:	78fa      	ldrb	r2, [r7, #3]
 8004c04:	6879      	ldr	r1, [r7, #4]
 8004c06:	4613      	mov	r3, r2
 8004c08:	011b      	lsls	r3, r3, #4
 8004c0a:	1a9b      	subs	r3, r3, r2
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	440b      	add	r3, r1
 8004c10:	334d      	adds	r3, #77	@ 0x4d
 8004c12:	2202      	movs	r2, #2
 8004c14:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004c16:	78fa      	ldrb	r2, [r7, #3]
 8004c18:	6879      	ldr	r1, [r7, #4]
 8004c1a:	4613      	mov	r3, r2
 8004c1c:	011b      	lsls	r3, r3, #4
 8004c1e:	1a9b      	subs	r3, r3, r2
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	440b      	add	r3, r1
 8004c24:	334c      	adds	r3, #76	@ 0x4c
 8004c26:	2201      	movs	r2, #1
 8004c28:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004c2a:	78fa      	ldrb	r2, [r7, #3]
 8004c2c:	6879      	ldr	r1, [r7, #4]
 8004c2e:	4613      	mov	r3, r2
 8004c30:	011b      	lsls	r3, r3, #4
 8004c32:	1a9b      	subs	r3, r3, r2
 8004c34:	009b      	lsls	r3, r3, #2
 8004c36:	440b      	add	r3, r1
 8004c38:	3326      	adds	r3, #38	@ 0x26
 8004c3a:	781b      	ldrb	r3, [r3, #0]
 8004c3c:	2b02      	cmp	r3, #2
 8004c3e:	d00b      	beq.n	8004c58 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004c40:	78fa      	ldrb	r2, [r7, #3]
 8004c42:	6879      	ldr	r1, [r7, #4]
 8004c44:	4613      	mov	r3, r2
 8004c46:	011b      	lsls	r3, r3, #4
 8004c48:	1a9b      	subs	r3, r3, r2
 8004c4a:	009b      	lsls	r3, r3, #2
 8004c4c:	440b      	add	r3, r1
 8004c4e:	3326      	adds	r3, #38	@ 0x26
 8004c50:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004c52:	2b03      	cmp	r3, #3
 8004c54:	f040 8190 	bne.w	8004f78 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	799b      	ldrb	r3, [r3, #6]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d115      	bne.n	8004c8c <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004c60:	78fa      	ldrb	r2, [r7, #3]
 8004c62:	6879      	ldr	r1, [r7, #4]
 8004c64:	4613      	mov	r3, r2
 8004c66:	011b      	lsls	r3, r3, #4
 8004c68:	1a9b      	subs	r3, r3, r2
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	440b      	add	r3, r1
 8004c6e:	333d      	adds	r3, #61	@ 0x3d
 8004c70:	781b      	ldrb	r3, [r3, #0]
 8004c72:	78fa      	ldrb	r2, [r7, #3]
 8004c74:	f083 0301 	eor.w	r3, r3, #1
 8004c78:	b2d8      	uxtb	r0, r3
 8004c7a:	6879      	ldr	r1, [r7, #4]
 8004c7c:	4613      	mov	r3, r2
 8004c7e:	011b      	lsls	r3, r3, #4
 8004c80:	1a9b      	subs	r3, r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	440b      	add	r3, r1
 8004c86:	333d      	adds	r3, #61	@ 0x3d
 8004c88:	4602      	mov	r2, r0
 8004c8a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	799b      	ldrb	r3, [r3, #6]
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	f040 8171 	bne.w	8004f78 <HCD_HC_OUT_IRQHandler+0x954>
 8004c96:	78fa      	ldrb	r2, [r7, #3]
 8004c98:	6879      	ldr	r1, [r7, #4]
 8004c9a:	4613      	mov	r3, r2
 8004c9c:	011b      	lsls	r3, r3, #4
 8004c9e:	1a9b      	subs	r3, r3, r2
 8004ca0:	009b      	lsls	r3, r3, #2
 8004ca2:	440b      	add	r3, r1
 8004ca4:	3334      	adds	r3, #52	@ 0x34
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	f000 8165 	beq.w	8004f78 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004cae:	78fa      	ldrb	r2, [r7, #3]
 8004cb0:	6879      	ldr	r1, [r7, #4]
 8004cb2:	4613      	mov	r3, r2
 8004cb4:	011b      	lsls	r3, r3, #4
 8004cb6:	1a9b      	subs	r3, r3, r2
 8004cb8:	009b      	lsls	r3, r3, #2
 8004cba:	440b      	add	r3, r1
 8004cbc:	3334      	adds	r3, #52	@ 0x34
 8004cbe:	6819      	ldr	r1, [r3, #0]
 8004cc0:	78fa      	ldrb	r2, [r7, #3]
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	4613      	mov	r3, r2
 8004cc6:	011b      	lsls	r3, r3, #4
 8004cc8:	1a9b      	subs	r3, r3, r2
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	4403      	add	r3, r0
 8004cce:	3328      	adds	r3, #40	@ 0x28
 8004cd0:	881b      	ldrh	r3, [r3, #0]
 8004cd2:	440b      	add	r3, r1
 8004cd4:	1e59      	subs	r1, r3, #1
 8004cd6:	78fa      	ldrb	r2, [r7, #3]
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	4613      	mov	r3, r2
 8004cdc:	011b      	lsls	r3, r3, #4
 8004cde:	1a9b      	subs	r3, r3, r2
 8004ce0:	009b      	lsls	r3, r3, #2
 8004ce2:	4403      	add	r3, r0
 8004ce4:	3328      	adds	r3, #40	@ 0x28
 8004ce6:	881b      	ldrh	r3, [r3, #0]
 8004ce8:	fbb1 f3f3 	udiv	r3, r1, r3
 8004cec:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	f003 0301 	and.w	r3, r3, #1
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	f000 813f 	beq.w	8004f78 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004cfa:	78fa      	ldrb	r2, [r7, #3]
 8004cfc:	6879      	ldr	r1, [r7, #4]
 8004cfe:	4613      	mov	r3, r2
 8004d00:	011b      	lsls	r3, r3, #4
 8004d02:	1a9b      	subs	r3, r3, r2
 8004d04:	009b      	lsls	r3, r3, #2
 8004d06:	440b      	add	r3, r1
 8004d08:	333d      	adds	r3, #61	@ 0x3d
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	78fa      	ldrb	r2, [r7, #3]
 8004d0e:	f083 0301 	eor.w	r3, r3, #1
 8004d12:	b2d8      	uxtb	r0, r3
 8004d14:	6879      	ldr	r1, [r7, #4]
 8004d16:	4613      	mov	r3, r2
 8004d18:	011b      	lsls	r3, r3, #4
 8004d1a:	1a9b      	subs	r3, r3, r2
 8004d1c:	009b      	lsls	r3, r3, #2
 8004d1e:	440b      	add	r3, r1
 8004d20:	333d      	adds	r3, #61	@ 0x3d
 8004d22:	4602      	mov	r2, r0
 8004d24:	701a      	strb	r2, [r3, #0]
 8004d26:	e127      	b.n	8004f78 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004d28:	78fa      	ldrb	r2, [r7, #3]
 8004d2a:	6879      	ldr	r1, [r7, #4]
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	011b      	lsls	r3, r3, #4
 8004d30:	1a9b      	subs	r3, r3, r2
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	440b      	add	r3, r1
 8004d36:	334d      	adds	r3, #77	@ 0x4d
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	2b03      	cmp	r3, #3
 8004d3c:	d120      	bne.n	8004d80 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004d3e:	78fa      	ldrb	r2, [r7, #3]
 8004d40:	6879      	ldr	r1, [r7, #4]
 8004d42:	4613      	mov	r3, r2
 8004d44:	011b      	lsls	r3, r3, #4
 8004d46:	1a9b      	subs	r3, r3, r2
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	440b      	add	r3, r1
 8004d4c:	334d      	adds	r3, #77	@ 0x4d
 8004d4e:	2202      	movs	r2, #2
 8004d50:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004d52:	78fa      	ldrb	r2, [r7, #3]
 8004d54:	6879      	ldr	r1, [r7, #4]
 8004d56:	4613      	mov	r3, r2
 8004d58:	011b      	lsls	r3, r3, #4
 8004d5a:	1a9b      	subs	r3, r3, r2
 8004d5c:	009b      	lsls	r3, r3, #2
 8004d5e:	440b      	add	r3, r1
 8004d60:	331b      	adds	r3, #27
 8004d62:	781b      	ldrb	r3, [r3, #0]
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	f040 8107 	bne.w	8004f78 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004d6a:	78fa      	ldrb	r2, [r7, #3]
 8004d6c:	6879      	ldr	r1, [r7, #4]
 8004d6e:	4613      	mov	r3, r2
 8004d70:	011b      	lsls	r3, r3, #4
 8004d72:	1a9b      	subs	r3, r3, r2
 8004d74:	009b      	lsls	r3, r3, #2
 8004d76:	440b      	add	r3, r1
 8004d78:	334c      	adds	r3, #76	@ 0x4c
 8004d7a:	2202      	movs	r2, #2
 8004d7c:	701a      	strb	r2, [r3, #0]
 8004d7e:	e0fb      	b.n	8004f78 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004d80:	78fa      	ldrb	r2, [r7, #3]
 8004d82:	6879      	ldr	r1, [r7, #4]
 8004d84:	4613      	mov	r3, r2
 8004d86:	011b      	lsls	r3, r3, #4
 8004d88:	1a9b      	subs	r3, r3, r2
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	440b      	add	r3, r1
 8004d8e:	334d      	adds	r3, #77	@ 0x4d
 8004d90:	781b      	ldrb	r3, [r3, #0]
 8004d92:	2b04      	cmp	r3, #4
 8004d94:	d13a      	bne.n	8004e0c <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004d96:	78fa      	ldrb	r2, [r7, #3]
 8004d98:	6879      	ldr	r1, [r7, #4]
 8004d9a:	4613      	mov	r3, r2
 8004d9c:	011b      	lsls	r3, r3, #4
 8004d9e:	1a9b      	subs	r3, r3, r2
 8004da0:	009b      	lsls	r3, r3, #2
 8004da2:	440b      	add	r3, r1
 8004da4:	334d      	adds	r3, #77	@ 0x4d
 8004da6:	2202      	movs	r2, #2
 8004da8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004daa:	78fa      	ldrb	r2, [r7, #3]
 8004dac:	6879      	ldr	r1, [r7, #4]
 8004dae:	4613      	mov	r3, r2
 8004db0:	011b      	lsls	r3, r3, #4
 8004db2:	1a9b      	subs	r3, r3, r2
 8004db4:	009b      	lsls	r3, r3, #2
 8004db6:	440b      	add	r3, r1
 8004db8:	334c      	adds	r3, #76	@ 0x4c
 8004dba:	2202      	movs	r2, #2
 8004dbc:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004dbe:	78fa      	ldrb	r2, [r7, #3]
 8004dc0:	6879      	ldr	r1, [r7, #4]
 8004dc2:	4613      	mov	r3, r2
 8004dc4:	011b      	lsls	r3, r3, #4
 8004dc6:	1a9b      	subs	r3, r3, r2
 8004dc8:	009b      	lsls	r3, r3, #2
 8004dca:	440b      	add	r3, r1
 8004dcc:	331b      	adds	r3, #27
 8004dce:	781b      	ldrb	r3, [r3, #0]
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	f040 80d1 	bne.w	8004f78 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004dd6:	78fa      	ldrb	r2, [r7, #3]
 8004dd8:	6879      	ldr	r1, [r7, #4]
 8004dda:	4613      	mov	r3, r2
 8004ddc:	011b      	lsls	r3, r3, #4
 8004dde:	1a9b      	subs	r3, r3, r2
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	440b      	add	r3, r1
 8004de4:	331b      	adds	r3, #27
 8004de6:	2200      	movs	r2, #0
 8004de8:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004dea:	78fb      	ldrb	r3, [r7, #3]
 8004dec:	015a      	lsls	r2, r3, #5
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	4413      	add	r3, r2
 8004df2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	78fa      	ldrb	r2, [r7, #3]
 8004dfa:	0151      	lsls	r1, r2, #5
 8004dfc:	693a      	ldr	r2, [r7, #16]
 8004dfe:	440a      	add	r2, r1
 8004e00:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004e04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e08:	6053      	str	r3, [r2, #4]
 8004e0a:	e0b5      	b.n	8004f78 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004e0c:	78fa      	ldrb	r2, [r7, #3]
 8004e0e:	6879      	ldr	r1, [r7, #4]
 8004e10:	4613      	mov	r3, r2
 8004e12:	011b      	lsls	r3, r3, #4
 8004e14:	1a9b      	subs	r3, r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	440b      	add	r3, r1
 8004e1a:	334d      	adds	r3, #77	@ 0x4d
 8004e1c:	781b      	ldrb	r3, [r3, #0]
 8004e1e:	2b05      	cmp	r3, #5
 8004e20:	d114      	bne.n	8004e4c <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004e22:	78fa      	ldrb	r2, [r7, #3]
 8004e24:	6879      	ldr	r1, [r7, #4]
 8004e26:	4613      	mov	r3, r2
 8004e28:	011b      	lsls	r3, r3, #4
 8004e2a:	1a9b      	subs	r3, r3, r2
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	440b      	add	r3, r1
 8004e30:	334d      	adds	r3, #77	@ 0x4d
 8004e32:	2202      	movs	r2, #2
 8004e34:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004e36:	78fa      	ldrb	r2, [r7, #3]
 8004e38:	6879      	ldr	r1, [r7, #4]
 8004e3a:	4613      	mov	r3, r2
 8004e3c:	011b      	lsls	r3, r3, #4
 8004e3e:	1a9b      	subs	r3, r3, r2
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	440b      	add	r3, r1
 8004e44:	334c      	adds	r3, #76	@ 0x4c
 8004e46:	2202      	movs	r2, #2
 8004e48:	701a      	strb	r2, [r3, #0]
 8004e4a:	e095      	b.n	8004f78 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004e4c:	78fa      	ldrb	r2, [r7, #3]
 8004e4e:	6879      	ldr	r1, [r7, #4]
 8004e50:	4613      	mov	r3, r2
 8004e52:	011b      	lsls	r3, r3, #4
 8004e54:	1a9b      	subs	r3, r3, r2
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	440b      	add	r3, r1
 8004e5a:	334d      	adds	r3, #77	@ 0x4d
 8004e5c:	781b      	ldrb	r3, [r3, #0]
 8004e5e:	2b06      	cmp	r3, #6
 8004e60:	d114      	bne.n	8004e8c <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004e62:	78fa      	ldrb	r2, [r7, #3]
 8004e64:	6879      	ldr	r1, [r7, #4]
 8004e66:	4613      	mov	r3, r2
 8004e68:	011b      	lsls	r3, r3, #4
 8004e6a:	1a9b      	subs	r3, r3, r2
 8004e6c:	009b      	lsls	r3, r3, #2
 8004e6e:	440b      	add	r3, r1
 8004e70:	334d      	adds	r3, #77	@ 0x4d
 8004e72:	2202      	movs	r2, #2
 8004e74:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004e76:	78fa      	ldrb	r2, [r7, #3]
 8004e78:	6879      	ldr	r1, [r7, #4]
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	011b      	lsls	r3, r3, #4
 8004e7e:	1a9b      	subs	r3, r3, r2
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	440b      	add	r3, r1
 8004e84:	334c      	adds	r3, #76	@ 0x4c
 8004e86:	2205      	movs	r2, #5
 8004e88:	701a      	strb	r2, [r3, #0]
 8004e8a:	e075      	b.n	8004f78 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004e8c:	78fa      	ldrb	r2, [r7, #3]
 8004e8e:	6879      	ldr	r1, [r7, #4]
 8004e90:	4613      	mov	r3, r2
 8004e92:	011b      	lsls	r3, r3, #4
 8004e94:	1a9b      	subs	r3, r3, r2
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	440b      	add	r3, r1
 8004e9a:	334d      	adds	r3, #77	@ 0x4d
 8004e9c:	781b      	ldrb	r3, [r3, #0]
 8004e9e:	2b07      	cmp	r3, #7
 8004ea0:	d00a      	beq.n	8004eb8 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004ea2:	78fa      	ldrb	r2, [r7, #3]
 8004ea4:	6879      	ldr	r1, [r7, #4]
 8004ea6:	4613      	mov	r3, r2
 8004ea8:	011b      	lsls	r3, r3, #4
 8004eaa:	1a9b      	subs	r3, r3, r2
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	440b      	add	r3, r1
 8004eb0:	334d      	adds	r3, #77	@ 0x4d
 8004eb2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004eb4:	2b09      	cmp	r3, #9
 8004eb6:	d170      	bne.n	8004f9a <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004eb8:	78fa      	ldrb	r2, [r7, #3]
 8004eba:	6879      	ldr	r1, [r7, #4]
 8004ebc:	4613      	mov	r3, r2
 8004ebe:	011b      	lsls	r3, r3, #4
 8004ec0:	1a9b      	subs	r3, r3, r2
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	440b      	add	r3, r1
 8004ec6:	334d      	adds	r3, #77	@ 0x4d
 8004ec8:	2202      	movs	r2, #2
 8004eca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004ecc:	78fa      	ldrb	r2, [r7, #3]
 8004ece:	6879      	ldr	r1, [r7, #4]
 8004ed0:	4613      	mov	r3, r2
 8004ed2:	011b      	lsls	r3, r3, #4
 8004ed4:	1a9b      	subs	r3, r3, r2
 8004ed6:	009b      	lsls	r3, r3, #2
 8004ed8:	440b      	add	r3, r1
 8004eda:	3344      	adds	r3, #68	@ 0x44
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	1c59      	adds	r1, r3, #1
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	4613      	mov	r3, r2
 8004ee4:	011b      	lsls	r3, r3, #4
 8004ee6:	1a9b      	subs	r3, r3, r2
 8004ee8:	009b      	lsls	r3, r3, #2
 8004eea:	4403      	add	r3, r0
 8004eec:	3344      	adds	r3, #68	@ 0x44
 8004eee:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004ef0:	78fa      	ldrb	r2, [r7, #3]
 8004ef2:	6879      	ldr	r1, [r7, #4]
 8004ef4:	4613      	mov	r3, r2
 8004ef6:	011b      	lsls	r3, r3, #4
 8004ef8:	1a9b      	subs	r3, r3, r2
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	440b      	add	r3, r1
 8004efe:	3344      	adds	r3, #68	@ 0x44
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2b02      	cmp	r3, #2
 8004f04:	d914      	bls.n	8004f30 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004f06:	78fa      	ldrb	r2, [r7, #3]
 8004f08:	6879      	ldr	r1, [r7, #4]
 8004f0a:	4613      	mov	r3, r2
 8004f0c:	011b      	lsls	r3, r3, #4
 8004f0e:	1a9b      	subs	r3, r3, r2
 8004f10:	009b      	lsls	r3, r3, #2
 8004f12:	440b      	add	r3, r1
 8004f14:	3344      	adds	r3, #68	@ 0x44
 8004f16:	2200      	movs	r2, #0
 8004f18:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004f1a:	78fa      	ldrb	r2, [r7, #3]
 8004f1c:	6879      	ldr	r1, [r7, #4]
 8004f1e:	4613      	mov	r3, r2
 8004f20:	011b      	lsls	r3, r3, #4
 8004f22:	1a9b      	subs	r3, r3, r2
 8004f24:	009b      	lsls	r3, r3, #2
 8004f26:	440b      	add	r3, r1
 8004f28:	334c      	adds	r3, #76	@ 0x4c
 8004f2a:	2204      	movs	r2, #4
 8004f2c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004f2e:	e022      	b.n	8004f76 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004f30:	78fa      	ldrb	r2, [r7, #3]
 8004f32:	6879      	ldr	r1, [r7, #4]
 8004f34:	4613      	mov	r3, r2
 8004f36:	011b      	lsls	r3, r3, #4
 8004f38:	1a9b      	subs	r3, r3, r2
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	440b      	add	r3, r1
 8004f3e:	334c      	adds	r3, #76	@ 0x4c
 8004f40:	2202      	movs	r2, #2
 8004f42:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004f44:	78fb      	ldrb	r3, [r7, #3]
 8004f46:	015a      	lsls	r2, r3, #5
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	4413      	add	r3, r2
 8004f4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004f5a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004f62:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004f64:	78fb      	ldrb	r3, [r7, #3]
 8004f66:	015a      	lsls	r2, r3, #5
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	4413      	add	r3, r2
 8004f6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f70:	461a      	mov	r2, r3
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004f76:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004f78:	78fa      	ldrb	r2, [r7, #3]
 8004f7a:	6879      	ldr	r1, [r7, #4]
 8004f7c:	4613      	mov	r3, r2
 8004f7e:	011b      	lsls	r3, r3, #4
 8004f80:	1a9b      	subs	r3, r3, r2
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	440b      	add	r3, r1
 8004f86:	334c      	adds	r3, #76	@ 0x4c
 8004f88:	781a      	ldrb	r2, [r3, #0]
 8004f8a:	78fb      	ldrb	r3, [r7, #3]
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f00e f9a8 	bl	80132e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004f94:	e002      	b.n	8004f9c <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004f96:	bf00      	nop
 8004f98:	e000      	b.n	8004f9c <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004f9a:	bf00      	nop
  }
}
 8004f9c:	3718      	adds	r7, #24
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}

08004fa2 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004fa2:	b580      	push	{r7, lr}
 8004fa4:	b08a      	sub	sp, #40	@ 0x28
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb2:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	6a1b      	ldr	r3, [r3, #32]
 8004fba:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	f003 030f 	and.w	r3, r3, #15
 8004fc2:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004fc4:	69fb      	ldr	r3, [r7, #28]
 8004fc6:	0c5b      	lsrs	r3, r3, #17
 8004fc8:	f003 030f 	and.w	r3, r3, #15
 8004fcc:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004fce:	69fb      	ldr	r3, [r7, #28]
 8004fd0:	091b      	lsrs	r3, r3, #4
 8004fd2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004fd6:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	2b02      	cmp	r3, #2
 8004fdc:	d004      	beq.n	8004fe8 <HCD_RXQLVL_IRQHandler+0x46>
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	2b05      	cmp	r3, #5
 8004fe2:	f000 80b6 	beq.w	8005152 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004fe6:	e0b7      	b.n	8005158 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	f000 80b3 	beq.w	8005156 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004ff0:	6879      	ldr	r1, [r7, #4]
 8004ff2:	69ba      	ldr	r2, [r7, #24]
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	011b      	lsls	r3, r3, #4
 8004ff8:	1a9b      	subs	r3, r3, r2
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	440b      	add	r3, r1
 8004ffe:	332c      	adds	r3, #44	@ 0x2c
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2b00      	cmp	r3, #0
 8005004:	f000 80a7 	beq.w	8005156 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8005008:	6879      	ldr	r1, [r7, #4]
 800500a:	69ba      	ldr	r2, [r7, #24]
 800500c:	4613      	mov	r3, r2
 800500e:	011b      	lsls	r3, r3, #4
 8005010:	1a9b      	subs	r3, r3, r2
 8005012:	009b      	lsls	r3, r3, #2
 8005014:	440b      	add	r3, r1
 8005016:	3338      	adds	r3, #56	@ 0x38
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	18d1      	adds	r1, r2, r3
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	69ba      	ldr	r2, [r7, #24]
 8005022:	4613      	mov	r3, r2
 8005024:	011b      	lsls	r3, r3, #4
 8005026:	1a9b      	subs	r3, r3, r2
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	4403      	add	r3, r0
 800502c:	3334      	adds	r3, #52	@ 0x34
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4299      	cmp	r1, r3
 8005032:	f200 8083 	bhi.w	800513c <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6818      	ldr	r0, [r3, #0]
 800503a:	6879      	ldr	r1, [r7, #4]
 800503c:	69ba      	ldr	r2, [r7, #24]
 800503e:	4613      	mov	r3, r2
 8005040:	011b      	lsls	r3, r3, #4
 8005042:	1a9b      	subs	r3, r3, r2
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	440b      	add	r3, r1
 8005048:	332c      	adds	r3, #44	@ 0x2c
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	693a      	ldr	r2, [r7, #16]
 800504e:	b292      	uxth	r2, r2
 8005050:	4619      	mov	r1, r3
 8005052:	f005 f887 	bl	800a164 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8005056:	6879      	ldr	r1, [r7, #4]
 8005058:	69ba      	ldr	r2, [r7, #24]
 800505a:	4613      	mov	r3, r2
 800505c:	011b      	lsls	r3, r3, #4
 800505e:	1a9b      	subs	r3, r3, r2
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	440b      	add	r3, r1
 8005064:	332c      	adds	r3, #44	@ 0x2c
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	18d1      	adds	r1, r2, r3
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	69ba      	ldr	r2, [r7, #24]
 8005070:	4613      	mov	r3, r2
 8005072:	011b      	lsls	r3, r3, #4
 8005074:	1a9b      	subs	r3, r3, r2
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	4403      	add	r3, r0
 800507a:	332c      	adds	r3, #44	@ 0x2c
 800507c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800507e:	6879      	ldr	r1, [r7, #4]
 8005080:	69ba      	ldr	r2, [r7, #24]
 8005082:	4613      	mov	r3, r2
 8005084:	011b      	lsls	r3, r3, #4
 8005086:	1a9b      	subs	r3, r3, r2
 8005088:	009b      	lsls	r3, r3, #2
 800508a:	440b      	add	r3, r1
 800508c:	3338      	adds	r3, #56	@ 0x38
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	18d1      	adds	r1, r2, r3
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	69ba      	ldr	r2, [r7, #24]
 8005098:	4613      	mov	r3, r2
 800509a:	011b      	lsls	r3, r3, #4
 800509c:	1a9b      	subs	r3, r3, r2
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	4403      	add	r3, r0
 80050a2:	3338      	adds	r3, #56	@ 0x38
 80050a4:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80050a6:	69bb      	ldr	r3, [r7, #24]
 80050a8:	015a      	lsls	r2, r3, #5
 80050aa:	6a3b      	ldr	r3, [r7, #32]
 80050ac:	4413      	add	r3, r2
 80050ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050b2:	691b      	ldr	r3, [r3, #16]
 80050b4:	0cdb      	lsrs	r3, r3, #19
 80050b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80050ba:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80050bc:	6879      	ldr	r1, [r7, #4]
 80050be:	69ba      	ldr	r2, [r7, #24]
 80050c0:	4613      	mov	r3, r2
 80050c2:	011b      	lsls	r3, r3, #4
 80050c4:	1a9b      	subs	r3, r3, r2
 80050c6:	009b      	lsls	r3, r3, #2
 80050c8:	440b      	add	r3, r1
 80050ca:	3328      	adds	r3, #40	@ 0x28
 80050cc:	881b      	ldrh	r3, [r3, #0]
 80050ce:	461a      	mov	r2, r3
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d13f      	bne.n	8005156 <HCD_RXQLVL_IRQHandler+0x1b4>
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d03c      	beq.n	8005156 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80050dc:	69bb      	ldr	r3, [r7, #24]
 80050de:	015a      	lsls	r2, r3, #5
 80050e0:	6a3b      	ldr	r3, [r7, #32]
 80050e2:	4413      	add	r3, r2
 80050e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80050f2:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80050fa:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80050fc:	69bb      	ldr	r3, [r7, #24]
 80050fe:	015a      	lsls	r2, r3, #5
 8005100:	6a3b      	ldr	r3, [r7, #32]
 8005102:	4413      	add	r3, r2
 8005104:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005108:	461a      	mov	r2, r3
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800510e:	6879      	ldr	r1, [r7, #4]
 8005110:	69ba      	ldr	r2, [r7, #24]
 8005112:	4613      	mov	r3, r2
 8005114:	011b      	lsls	r3, r3, #4
 8005116:	1a9b      	subs	r3, r3, r2
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	440b      	add	r3, r1
 800511c:	333c      	adds	r3, #60	@ 0x3c
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	f083 0301 	eor.w	r3, r3, #1
 8005124:	b2d8      	uxtb	r0, r3
 8005126:	6879      	ldr	r1, [r7, #4]
 8005128:	69ba      	ldr	r2, [r7, #24]
 800512a:	4613      	mov	r3, r2
 800512c:	011b      	lsls	r3, r3, #4
 800512e:	1a9b      	subs	r3, r3, r2
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	440b      	add	r3, r1
 8005134:	333c      	adds	r3, #60	@ 0x3c
 8005136:	4602      	mov	r2, r0
 8005138:	701a      	strb	r2, [r3, #0]
      break;
 800513a:	e00c      	b.n	8005156 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 800513c:	6879      	ldr	r1, [r7, #4]
 800513e:	69ba      	ldr	r2, [r7, #24]
 8005140:	4613      	mov	r3, r2
 8005142:	011b      	lsls	r3, r3, #4
 8005144:	1a9b      	subs	r3, r3, r2
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	440b      	add	r3, r1
 800514a:	334c      	adds	r3, #76	@ 0x4c
 800514c:	2204      	movs	r2, #4
 800514e:	701a      	strb	r2, [r3, #0]
      break;
 8005150:	e001      	b.n	8005156 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8005152:	bf00      	nop
 8005154:	e000      	b.n	8005158 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8005156:	bf00      	nop
  }
}
 8005158:	bf00      	nop
 800515a:	3728      	adds	r7, #40	@ 0x28
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b086      	sub	sp, #24
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800518c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f003 0302 	and.w	r3, r3, #2
 8005194:	2b02      	cmp	r3, #2
 8005196:	d10b      	bne.n	80051b0 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f003 0301 	and.w	r3, r3, #1
 800519e:	2b01      	cmp	r3, #1
 80051a0:	d102      	bne.n	80051a8 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f00e f84e 	bl	8013244 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	f043 0302 	orr.w	r3, r3, #2
 80051ae:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f003 0308 	and.w	r3, r3, #8
 80051b6:	2b08      	cmp	r3, #8
 80051b8:	d132      	bne.n	8005220 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	f043 0308 	orr.w	r3, r3, #8
 80051c0:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	f003 0304 	and.w	r3, r3, #4
 80051c8:	2b04      	cmp	r3, #4
 80051ca:	d126      	bne.n	800521a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	7a5b      	ldrb	r3, [r3, #9]
 80051d0:	2b02      	cmp	r3, #2
 80051d2:	d113      	bne.n	80051fc <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80051da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80051de:	d106      	bne.n	80051ee <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2102      	movs	r1, #2
 80051e6:	4618      	mov	r0, r3
 80051e8:	f005 f946 	bl	800a478 <USB_InitFSLSPClkSel>
 80051ec:	e011      	b.n	8005212 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	2101      	movs	r1, #1
 80051f4:	4618      	mov	r0, r3
 80051f6:	f005 f93f 	bl	800a478 <USB_InitFSLSPClkSel>
 80051fa:	e00a      	b.n	8005212 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	79db      	ldrb	r3, [r3, #7]
 8005200:	2b01      	cmp	r3, #1
 8005202:	d106      	bne.n	8005212 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800520a:	461a      	mov	r2, r3
 800520c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005210:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f7fe faf2 	bl	80037fc <HAL_HCD_PortEnabled_Callback>
 8005218:	e002      	b.n	8005220 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f7fe faf8 	bl	8003810 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f003 0320 	and.w	r3, r3, #32
 8005226:	2b20      	cmp	r3, #32
 8005228:	d103      	bne.n	8005232 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	f043 0320 	orr.w	r3, r3, #32
 8005230:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005238:	461a      	mov	r2, r3
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	6013      	str	r3, [r2, #0]
}
 800523e:	bf00      	nop
 8005240:	3718      	adds	r7, #24
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
	...

08005248 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b084      	sub	sp, #16
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d101      	bne.n	800525a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e171      	b.n	800553e <HAL_I2C_Init+0x2f6>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005260:	b2db      	uxtb	r3, r3
 8005262:	2b00      	cmp	r3, #0
 8005264:	d12c      	bne.n	80052c0 <HAL_I2C_Init+0x78>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    /* Init the I2C Callback settings */
    hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a77      	ldr	r2, [pc, #476]	@ (8005450 <HAL_I2C_Init+0x208>)
 8005272:	655a      	str	r2, [r3, #84]	@ 0x54
    hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a77      	ldr	r2, [pc, #476]	@ (8005454 <HAL_I2C_Init+0x20c>)
 8005278:	659a      	str	r2, [r3, #88]	@ 0x58
    hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	4a76      	ldr	r2, [pc, #472]	@ (8005458 <HAL_I2C_Init+0x210>)
 800527e:	65da      	str	r2, [r3, #92]	@ 0x5c
    hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	4a76      	ldr	r2, [pc, #472]	@ (800545c <HAL_I2C_Init+0x214>)
 8005284:	661a      	str	r2, [r3, #96]	@ 0x60
    hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a75      	ldr	r2, [pc, #468]	@ (8005460 <HAL_I2C_Init+0x218>)
 800528a:	665a      	str	r2, [r3, #100]	@ 0x64
    hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    */
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4a75      	ldr	r2, [pc, #468]	@ (8005464 <HAL_I2C_Init+0x21c>)
 8005290:	669a      	str	r2, [r3, #104]	@ 0x68
    hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    */
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4a74      	ldr	r2, [pc, #464]	@ (8005468 <HAL_I2C_Init+0x220>)
 8005296:	66da      	str	r2, [r3, #108]	@ 0x6c
    hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a74      	ldr	r2, [pc, #464]	@ (800546c <HAL_I2C_Init+0x224>)
 800529c:	671a      	str	r2, [r3, #112]	@ 0x70
    hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	4a73      	ldr	r2, [pc, #460]	@ (8005470 <HAL_I2C_Init+0x228>)
 80052a2:	675a      	str	r2, [r3, #116]	@ 0x74
    hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         */
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	4a73      	ldr	r2, [pc, #460]	@ (8005474 <HAL_I2C_Init+0x22c>)
 80052a8:	679a      	str	r2, [r3, #120]	@ 0x78

    if (hi2c->MspInitCallback == NULL)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d102      	bne.n	80052b8 <HAL_I2C_Init+0x70>
    {
      hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	4a70      	ldr	r2, [pc, #448]	@ (8005478 <HAL_I2C_Init+0x230>)
 80052b6:	67da      	str	r2, [r3, #124]	@ 0x7c
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80052bc:	6878      	ldr	r0, [r7, #4]
 80052be:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2224      	movs	r2, #36	@ 0x24
 80052c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f022 0201 	bic.w	r2, r2, #1
 80052d6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80052e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80052f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80052f8:	f001 f9ec 	bl	80066d4 <HAL_RCC_GetPCLK1Freq>
 80052fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	4a5e      	ldr	r2, [pc, #376]	@ (800547c <HAL_I2C_Init+0x234>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d807      	bhi.n	8005318 <HAL_I2C_Init+0xd0>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	4a5d      	ldr	r2, [pc, #372]	@ (8005480 <HAL_I2C_Init+0x238>)
 800530c:	4293      	cmp	r3, r2
 800530e:	bf94      	ite	ls
 8005310:	2301      	movls	r3, #1
 8005312:	2300      	movhi	r3, #0
 8005314:	b2db      	uxtb	r3, r3
 8005316:	e006      	b.n	8005326 <HAL_I2C_Init+0xde>
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	4a5a      	ldr	r2, [pc, #360]	@ (8005484 <HAL_I2C_Init+0x23c>)
 800531c:	4293      	cmp	r3, r2
 800531e:	bf94      	ite	ls
 8005320:	2301      	movls	r3, #1
 8005322:	2300      	movhi	r3, #0
 8005324:	b2db      	uxtb	r3, r3
 8005326:	2b00      	cmp	r3, #0
 8005328:	d001      	beq.n	800532e <HAL_I2C_Init+0xe6>
  {
    return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e107      	b.n	800553e <HAL_I2C_Init+0x2f6>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	4a55      	ldr	r2, [pc, #340]	@ (8005488 <HAL_I2C_Init+0x240>)
 8005332:	fba2 2303 	umull	r2, r3, r2, r3
 8005336:	0c9b      	lsrs	r3, r3, #18
 8005338:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	68ba      	ldr	r2, [r7, #8]
 800534a:	430a      	orrs	r2, r1
 800534c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	6a1b      	ldr	r3, [r3, #32]
 8005354:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	4a47      	ldr	r2, [pc, #284]	@ (800547c <HAL_I2C_Init+0x234>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d802      	bhi.n	8005368 <HAL_I2C_Init+0x120>
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	3301      	adds	r3, #1
 8005366:	e009      	b.n	800537c <HAL_I2C_Init+0x134>
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800536e:	fb02 f303 	mul.w	r3, r2, r3
 8005372:	4a46      	ldr	r2, [pc, #280]	@ (800548c <HAL_I2C_Init+0x244>)
 8005374:	fba2 2303 	umull	r2, r3, r2, r3
 8005378:	099b      	lsrs	r3, r3, #6
 800537a:	3301      	adds	r3, #1
 800537c:	687a      	ldr	r2, [r7, #4]
 800537e:	6812      	ldr	r2, [r2, #0]
 8005380:	430b      	orrs	r3, r1
 8005382:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	69db      	ldr	r3, [r3, #28]
 800538a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800538e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	4939      	ldr	r1, [pc, #228]	@ (800547c <HAL_I2C_Init+0x234>)
 8005398:	428b      	cmp	r3, r1
 800539a:	d819      	bhi.n	80053d0 <HAL_I2C_Init+0x188>
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	1e59      	subs	r1, r3, #1
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	005b      	lsls	r3, r3, #1
 80053a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80053aa:	1c59      	adds	r1, r3, #1
 80053ac:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80053b0:	400b      	ands	r3, r1
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00a      	beq.n	80053cc <HAL_I2C_Init+0x184>
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	1e59      	subs	r1, r3, #1
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	005b      	lsls	r3, r3, #1
 80053c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80053c4:	3301      	adds	r3, #1
 80053c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053ca:	e071      	b.n	80054b0 <HAL_I2C_Init+0x268>
 80053cc:	2304      	movs	r3, #4
 80053ce:	e06f      	b.n	80054b0 <HAL_I2C_Init+0x268>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d111      	bne.n	80053fc <HAL_I2C_Init+0x1b4>
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	1e58      	subs	r0, r3, #1
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6859      	ldr	r1, [r3, #4]
 80053e0:	460b      	mov	r3, r1
 80053e2:	005b      	lsls	r3, r3, #1
 80053e4:	440b      	add	r3, r1
 80053e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80053ea:	3301      	adds	r3, #1
 80053ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	bf0c      	ite	eq
 80053f4:	2301      	moveq	r3, #1
 80053f6:	2300      	movne	r3, #0
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	e012      	b.n	8005422 <HAL_I2C_Init+0x1da>
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	1e58      	subs	r0, r3, #1
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6859      	ldr	r1, [r3, #4]
 8005404:	460b      	mov	r3, r1
 8005406:	009b      	lsls	r3, r3, #2
 8005408:	440b      	add	r3, r1
 800540a:	0099      	lsls	r1, r3, #2
 800540c:	440b      	add	r3, r1
 800540e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005412:	3301      	adds	r3, #1
 8005414:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005418:	2b00      	cmp	r3, #0
 800541a:	bf0c      	ite	eq
 800541c:	2301      	moveq	r3, #1
 800541e:	2300      	movne	r3, #0
 8005420:	b2db      	uxtb	r3, r3
 8005422:	2b00      	cmp	r3, #0
 8005424:	d001      	beq.n	800542a <HAL_I2C_Init+0x1e2>
 8005426:	2301      	movs	r3, #1
 8005428:	e042      	b.n	80054b0 <HAL_I2C_Init+0x268>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d12e      	bne.n	8005490 <HAL_I2C_Init+0x248>
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	1e58      	subs	r0, r3, #1
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6859      	ldr	r1, [r3, #4]
 800543a:	460b      	mov	r3, r1
 800543c:	005b      	lsls	r3, r3, #1
 800543e:	440b      	add	r3, r1
 8005440:	fbb0 f3f3 	udiv	r3, r0, r3
 8005444:	3301      	adds	r3, #1
 8005446:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800544a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800544e:	e02f      	b.n	80054b0 <HAL_I2C_Init+0x268>
 8005450:	08005c19 	.word	0x08005c19
 8005454:	08005c2d 	.word	0x08005c2d
 8005458:	08005c41 	.word	0x08005c41
 800545c:	08005c55 	.word	0x08005c55
 8005460:	08005c85 	.word	0x08005c85
 8005464:	08005c99 	.word	0x08005c99
 8005468:	08005cad 	.word	0x08005cad
 800546c:	08005cc1 	.word	0x08005cc1
 8005470:	08005cd5 	.word	0x08005cd5
 8005474:	08005c69 	.word	0x08005c69
 8005478:	0800145d 	.word	0x0800145d
 800547c:	000186a0 	.word	0x000186a0
 8005480:	001e847f 	.word	0x001e847f
 8005484:	003d08ff 	.word	0x003d08ff
 8005488:	431bde83 	.word	0x431bde83
 800548c:	10624dd3 	.word	0x10624dd3
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	1e58      	subs	r0, r3, #1
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6859      	ldr	r1, [r3, #4]
 8005498:	460b      	mov	r3, r1
 800549a:	009b      	lsls	r3, r3, #2
 800549c:	440b      	add	r3, r1
 800549e:	0099      	lsls	r1, r3, #2
 80054a0:	440b      	add	r3, r1
 80054a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80054a6:	3301      	adds	r3, #1
 80054a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054ac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80054b0:	6879      	ldr	r1, [r7, #4]
 80054b2:	6809      	ldr	r1, [r1, #0]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	69da      	ldr	r2, [r3, #28]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a1b      	ldr	r3, [r3, #32]
 80054ca:	431a      	orrs	r2, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	430a      	orrs	r2, r1
 80054d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80054de:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80054e2:	687a      	ldr	r2, [r7, #4]
 80054e4:	6911      	ldr	r1, [r2, #16]
 80054e6:	687a      	ldr	r2, [r7, #4]
 80054e8:	68d2      	ldr	r2, [r2, #12]
 80054ea:	4311      	orrs	r1, r2
 80054ec:	687a      	ldr	r2, [r7, #4]
 80054ee:	6812      	ldr	r2, [r2, #0]
 80054f0:	430b      	orrs	r3, r1
 80054f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	695a      	ldr	r2, [r3, #20]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	699b      	ldr	r3, [r3, #24]
 8005506:	431a      	orrs	r2, r3
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	430a      	orrs	r2, r1
 800550e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f042 0201 	orr.w	r2, r2, #1
 800551e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2220      	movs	r2, #32
 800552a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}
 8005546:	bf00      	nop

08005548 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b082      	sub	sp, #8
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d101      	bne.n	800555a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e02c      	b.n	80055b4 <HAL_I2C_DeInit+0x6c>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2224      	movs	r2, #36	@ 0x24
 800555e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f022 0201 	bic.w	r2, r2, #1
 8005570:	601a      	str	r2, [r3, #0]

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  if (hi2c->MspDeInitCallback == NULL)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005578:	2b00      	cmp	r3, #0
 800557a:	d103      	bne.n	8005584 <HAL_I2C_DeInit+0x3c>
  {
    hi2c->MspDeInitCallback = HAL_I2C_MspDeInit; /* Legacy weak MspDeInit  */
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a0f      	ldr	r2, [pc, #60]	@ (80055bc <HAL_I2C_DeInit+0x74>)
 8005580:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	4798      	blx	r3
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2200      	movs	r2, #0
 8005592:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2200      	movs	r2, #0
 8005598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2200      	movs	r2, #0
 80055a0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80055b2:	2300      	movs	r3, #0
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3708      	adds	r7, #8
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}
 80055bc:	080014ed 	.word	0x080014ed

080055c0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b088      	sub	sp, #32
 80055c4:	af02      	add	r7, sp, #8
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	4608      	mov	r0, r1
 80055ca:	4611      	mov	r1, r2
 80055cc:	461a      	mov	r2, r3
 80055ce:	4603      	mov	r3, r0
 80055d0:	817b      	strh	r3, [r7, #10]
 80055d2:	460b      	mov	r3, r1
 80055d4:	813b      	strh	r3, [r7, #8]
 80055d6:	4613      	mov	r3, r2
 80055d8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80055da:	f7fc fd39 	bl	8002050 <HAL_GetTick>
 80055de:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	2b20      	cmp	r3, #32
 80055ea:	f040 80d9 	bne.w	80057a0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	9300      	str	r3, [sp, #0]
 80055f2:	2319      	movs	r3, #25
 80055f4:	2201      	movs	r2, #1
 80055f6:	496d      	ldr	r1, [pc, #436]	@ (80057ac <HAL_I2C_Mem_Write+0x1ec>)
 80055f8:	68f8      	ldr	r0, [r7, #12]
 80055fa:	f000 fcf3 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 80055fe:	4603      	mov	r3, r0
 8005600:	2b00      	cmp	r3, #0
 8005602:	d001      	beq.n	8005608 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005604:	2302      	movs	r3, #2
 8005606:	e0cc      	b.n	80057a2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800560e:	2b01      	cmp	r3, #1
 8005610:	d101      	bne.n	8005616 <HAL_I2C_Mem_Write+0x56>
 8005612:	2302      	movs	r3, #2
 8005614:	e0c5      	b.n	80057a2 <HAL_I2C_Mem_Write+0x1e2>
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2201      	movs	r2, #1
 800561a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f003 0301 	and.w	r3, r3, #1
 8005628:	2b01      	cmp	r3, #1
 800562a:	d007      	beq.n	800563c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f042 0201 	orr.w	r2, r2, #1
 800563a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800564a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2221      	movs	r2, #33	@ 0x21
 8005650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2240      	movs	r2, #64	@ 0x40
 8005658:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2200      	movs	r2, #0
 8005660:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6a3a      	ldr	r2, [r7, #32]
 8005666:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800566c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005672:	b29a      	uxth	r2, r3
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	4a4d      	ldr	r2, [pc, #308]	@ (80057b0 <HAL_I2C_Mem_Write+0x1f0>)
 800567c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800567e:	88f8      	ldrh	r0, [r7, #6]
 8005680:	893a      	ldrh	r2, [r7, #8]
 8005682:	8979      	ldrh	r1, [r7, #10]
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	9301      	str	r3, [sp, #4]
 8005688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800568a:	9300      	str	r3, [sp, #0]
 800568c:	4603      	mov	r3, r0
 800568e:	68f8      	ldr	r0, [r7, #12]
 8005690:	f000 fb2a 	bl	8005ce8 <I2C_RequestMemoryWrite>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d052      	beq.n	8005740 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e081      	b.n	80057a2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800569e:	697a      	ldr	r2, [r7, #20]
 80056a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056a2:	68f8      	ldr	r0, [r7, #12]
 80056a4:	f000 fdb8 	bl	8006218 <I2C_WaitOnTXEFlagUntilTimeout>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d00d      	beq.n	80056ca <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b2:	2b04      	cmp	r3, #4
 80056b4:	d107      	bne.n	80056c6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	681a      	ldr	r2, [r3, #0]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056c4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e06b      	b.n	80057a2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ce:	781a      	ldrb	r2, [r3, #0]
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056da:	1c5a      	adds	r2, r3, #1
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056e4:	3b01      	subs	r3, #1
 80056e6:	b29a      	uxth	r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	3b01      	subs	r3, #1
 80056f4:	b29a      	uxth	r2, r3
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	695b      	ldr	r3, [r3, #20]
 8005700:	f003 0304 	and.w	r3, r3, #4
 8005704:	2b04      	cmp	r3, #4
 8005706:	d11b      	bne.n	8005740 <HAL_I2C_Mem_Write+0x180>
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800570c:	2b00      	cmp	r3, #0
 800570e:	d017      	beq.n	8005740 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005714:	781a      	ldrb	r2, [r3, #0]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005720:	1c5a      	adds	r2, r3, #1
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800572a:	3b01      	subs	r3, #1
 800572c:	b29a      	uxth	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005736:	b29b      	uxth	r3, r3
 8005738:	3b01      	subs	r3, #1
 800573a:	b29a      	uxth	r2, r3
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005744:	2b00      	cmp	r3, #0
 8005746:	d1aa      	bne.n	800569e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005748:	697a      	ldr	r2, [r7, #20]
 800574a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800574c:	68f8      	ldr	r0, [r7, #12]
 800574e:	f000 fdab 	bl	80062a8 <I2C_WaitOnBTFFlagUntilTimeout>
 8005752:	4603      	mov	r3, r0
 8005754:	2b00      	cmp	r3, #0
 8005756:	d00d      	beq.n	8005774 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800575c:	2b04      	cmp	r3, #4
 800575e:	d107      	bne.n	8005770 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800576e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	e016      	b.n	80057a2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005782:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2220      	movs	r2, #32
 8005788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2200      	movs	r2, #0
 8005790:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800579c:	2300      	movs	r3, #0
 800579e:	e000      	b.n	80057a2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80057a0:	2302      	movs	r3, #2
  }
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	3718      	adds	r7, #24
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	00100002 	.word	0x00100002
 80057b0:	ffff0000 	.word	0xffff0000

080057b4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b08c      	sub	sp, #48	@ 0x30
 80057b8:	af02      	add	r7, sp, #8
 80057ba:	60f8      	str	r0, [r7, #12]
 80057bc:	4608      	mov	r0, r1
 80057be:	4611      	mov	r1, r2
 80057c0:	461a      	mov	r2, r3
 80057c2:	4603      	mov	r3, r0
 80057c4:	817b      	strh	r3, [r7, #10]
 80057c6:	460b      	mov	r3, r1
 80057c8:	813b      	strh	r3, [r7, #8]
 80057ca:	4613      	mov	r3, r2
 80057cc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80057ce:	f7fc fc3f 	bl	8002050 <HAL_GetTick>
 80057d2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	2b20      	cmp	r3, #32
 80057de:	f040 8214 	bne.w	8005c0a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80057e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e4:	9300      	str	r3, [sp, #0]
 80057e6:	2319      	movs	r3, #25
 80057e8:	2201      	movs	r2, #1
 80057ea:	497b      	ldr	r1, [pc, #492]	@ (80059d8 <HAL_I2C_Mem_Read+0x224>)
 80057ec:	68f8      	ldr	r0, [r7, #12]
 80057ee:	f000 fbf9 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 80057f2:	4603      	mov	r3, r0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d001      	beq.n	80057fc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80057f8:	2302      	movs	r3, #2
 80057fa:	e207      	b.n	8005c0c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005802:	2b01      	cmp	r3, #1
 8005804:	d101      	bne.n	800580a <HAL_I2C_Mem_Read+0x56>
 8005806:	2302      	movs	r3, #2
 8005808:	e200      	b.n	8005c0c <HAL_I2C_Mem_Read+0x458>
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2201      	movs	r2, #1
 800580e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f003 0301 	and.w	r3, r3, #1
 800581c:	2b01      	cmp	r3, #1
 800581e:	d007      	beq.n	8005830 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f042 0201 	orr.w	r2, r2, #1
 800582e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800583e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2222      	movs	r2, #34	@ 0x22
 8005844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2240      	movs	r2, #64	@ 0x40
 800584c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2200      	movs	r2, #0
 8005854:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800585a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005860:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005866:	b29a      	uxth	r2, r3
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	4a5b      	ldr	r2, [pc, #364]	@ (80059dc <HAL_I2C_Mem_Read+0x228>)
 8005870:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005872:	88f8      	ldrh	r0, [r7, #6]
 8005874:	893a      	ldrh	r2, [r7, #8]
 8005876:	8979      	ldrh	r1, [r7, #10]
 8005878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800587a:	9301      	str	r3, [sp, #4]
 800587c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800587e:	9300      	str	r3, [sp, #0]
 8005880:	4603      	mov	r3, r0
 8005882:	68f8      	ldr	r0, [r7, #12]
 8005884:	f000 fac6 	bl	8005e14 <I2C_RequestMemoryRead>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d001      	beq.n	8005892 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e1bc      	b.n	8005c0c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005896:	2b00      	cmp	r3, #0
 8005898:	d113      	bne.n	80058c2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800589a:	2300      	movs	r3, #0
 800589c:	623b      	str	r3, [r7, #32]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	695b      	ldr	r3, [r3, #20]
 80058a4:	623b      	str	r3, [r7, #32]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	699b      	ldr	r3, [r3, #24]
 80058ac:	623b      	str	r3, [r7, #32]
 80058ae:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058be:	601a      	str	r2, [r3, #0]
 80058c0:	e190      	b.n	8005be4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d11b      	bne.n	8005902 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058d8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058da:	2300      	movs	r3, #0
 80058dc:	61fb      	str	r3, [r7, #28]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	695b      	ldr	r3, [r3, #20]
 80058e4:	61fb      	str	r3, [r7, #28]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	699b      	ldr	r3, [r3, #24]
 80058ec:	61fb      	str	r3, [r7, #28]
 80058ee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058fe:	601a      	str	r2, [r3, #0]
 8005900:	e170      	b.n	8005be4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005906:	2b02      	cmp	r3, #2
 8005908:	d11b      	bne.n	8005942 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005918:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005928:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800592a:	2300      	movs	r3, #0
 800592c:	61bb      	str	r3, [r7, #24]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	695b      	ldr	r3, [r3, #20]
 8005934:	61bb      	str	r3, [r7, #24]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	699b      	ldr	r3, [r3, #24]
 800593c:	61bb      	str	r3, [r7, #24]
 800593e:	69bb      	ldr	r3, [r7, #24]
 8005940:	e150      	b.n	8005be4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005942:	2300      	movs	r3, #0
 8005944:	617b      	str	r3, [r7, #20]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	695b      	ldr	r3, [r3, #20]
 800594c:	617b      	str	r3, [r7, #20]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	699b      	ldr	r3, [r3, #24]
 8005954:	617b      	str	r3, [r7, #20]
 8005956:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005958:	e144      	b.n	8005be4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800595e:	2b03      	cmp	r3, #3
 8005960:	f200 80f1 	bhi.w	8005b46 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005968:	2b01      	cmp	r3, #1
 800596a:	d123      	bne.n	80059b4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800596c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800596e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005970:	68f8      	ldr	r0, [r7, #12]
 8005972:	f000 fce1 	bl	8006338 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005976:	4603      	mov	r3, r0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d001      	beq.n	8005980 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e145      	b.n	8005c0c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	691a      	ldr	r2, [r3, #16]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800598a:	b2d2      	uxtb	r2, r2
 800598c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005992:	1c5a      	adds	r2, r3, #1
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800599c:	3b01      	subs	r3, #1
 800599e:	b29a      	uxth	r2, r3
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	3b01      	subs	r3, #1
 80059ac:	b29a      	uxth	r2, r3
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80059b2:	e117      	b.n	8005be4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059b8:	2b02      	cmp	r3, #2
 80059ba:	d14e      	bne.n	8005a5a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80059bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059be:	9300      	str	r3, [sp, #0]
 80059c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059c2:	2200      	movs	r2, #0
 80059c4:	4906      	ldr	r1, [pc, #24]	@ (80059e0 <HAL_I2C_Mem_Read+0x22c>)
 80059c6:	68f8      	ldr	r0, [r7, #12]
 80059c8:	f000 fb0c 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d008      	beq.n	80059e4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e11a      	b.n	8005c0c <HAL_I2C_Mem_Read+0x458>
 80059d6:	bf00      	nop
 80059d8:	00100002 	.word	0x00100002
 80059dc:	ffff0000 	.word	0xffff0000
 80059e0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	691a      	ldr	r2, [r3, #16]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059fe:	b2d2      	uxtb	r2, r2
 8005a00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a06:	1c5a      	adds	r2, r3, #1
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a10:	3b01      	subs	r3, #1
 8005a12:	b29a      	uxth	r2, r3
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	3b01      	subs	r3, #1
 8005a20:	b29a      	uxth	r2, r3
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	691a      	ldr	r2, [r3, #16]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a30:	b2d2      	uxtb	r2, r2
 8005a32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a38:	1c5a      	adds	r2, r3, #1
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a42:	3b01      	subs	r3, #1
 8005a44:	b29a      	uxth	r2, r3
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	3b01      	subs	r3, #1
 8005a52:	b29a      	uxth	r2, r3
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005a58:	e0c4      	b.n	8005be4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5c:	9300      	str	r3, [sp, #0]
 8005a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a60:	2200      	movs	r2, #0
 8005a62:	496c      	ldr	r1, [pc, #432]	@ (8005c14 <HAL_I2C_Mem_Read+0x460>)
 8005a64:	68f8      	ldr	r0, [r7, #12]
 8005a66:	f000 fabd 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d001      	beq.n	8005a74 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e0cb      	b.n	8005c0c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	691a      	ldr	r2, [r3, #16]
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a8e:	b2d2      	uxtb	r2, r2
 8005a90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a96:	1c5a      	adds	r2, r3, #1
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	b29a      	uxth	r2, r3
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aac:	b29b      	uxth	r3, r3
 8005aae:	3b01      	subs	r3, #1
 8005ab0:	b29a      	uxth	r2, r3
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ab8:	9300      	str	r3, [sp, #0]
 8005aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005abc:	2200      	movs	r2, #0
 8005abe:	4955      	ldr	r1, [pc, #340]	@ (8005c14 <HAL_I2C_Mem_Read+0x460>)
 8005ac0:	68f8      	ldr	r0, [r7, #12]
 8005ac2:	f000 fa8f 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d001      	beq.n	8005ad0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	e09d      	b.n	8005c0c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ade:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	691a      	ldr	r2, [r3, #16]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aea:	b2d2      	uxtb	r2, r2
 8005aec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005af2:	1c5a      	adds	r2, r3, #1
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005afc:	3b01      	subs	r3, #1
 8005afe:	b29a      	uxth	r2, r3
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	3b01      	subs	r3, #1
 8005b0c:	b29a      	uxth	r2, r3
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	691a      	ldr	r2, [r3, #16]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b1c:	b2d2      	uxtb	r2, r2
 8005b1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b24:	1c5a      	adds	r2, r3, #1
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b2e:	3b01      	subs	r3, #1
 8005b30:	b29a      	uxth	r2, r3
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b3a:	b29b      	uxth	r3, r3
 8005b3c:	3b01      	subs	r3, #1
 8005b3e:	b29a      	uxth	r2, r3
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005b44:	e04e      	b.n	8005be4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b48:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005b4a:	68f8      	ldr	r0, [r7, #12]
 8005b4c:	f000 fbf4 	bl	8006338 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005b50:	4603      	mov	r3, r0
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d001      	beq.n	8005b5a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	e058      	b.n	8005c0c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	691a      	ldr	r2, [r3, #16]
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b64:	b2d2      	uxtb	r2, r2
 8005b66:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b6c:	1c5a      	adds	r2, r3, #1
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b76:	3b01      	subs	r3, #1
 8005b78:	b29a      	uxth	r2, r3
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	3b01      	subs	r3, #1
 8005b86:	b29a      	uxth	r2, r3
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	695b      	ldr	r3, [r3, #20]
 8005b92:	f003 0304 	and.w	r3, r3, #4
 8005b96:	2b04      	cmp	r3, #4
 8005b98:	d124      	bne.n	8005be4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b9e:	2b03      	cmp	r3, #3
 8005ba0:	d107      	bne.n	8005bb2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005bb0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	691a      	ldr	r2, [r3, #16]
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bbc:	b2d2      	uxtb	r2, r2
 8005bbe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc4:	1c5a      	adds	r2, r3, #1
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bce:	3b01      	subs	r3, #1
 8005bd0:	b29a      	uxth	r2, r3
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	3b01      	subs	r3, #1
 8005bde:	b29a      	uxth	r2, r3
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	f47f aeb6 	bne.w	800595a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2220      	movs	r2, #32
 8005bf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2200      	movs	r2, #0
 8005c02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005c06:	2300      	movs	r3, #0
 8005c08:	e000      	b.n	8005c0c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005c0a:	2302      	movs	r3, #2
  }
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3728      	adds	r7, #40	@ 0x28
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	00010004 	.word	0x00010004

08005c18 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b083      	sub	sp, #12
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005c20:	bf00      	nop
 8005c22:	370c      	adds	r7, #12
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr

08005c2c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b083      	sub	sp, #12
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005c34:	bf00      	nop
 8005c36:	370c      	adds	r7, #12
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3e:	4770      	bx	lr

08005c40 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b083      	sub	sp, #12
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005c48:	bf00      	nop
 8005c4a:	370c      	adds	r7, #12
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c52:	4770      	bx	lr

08005c54 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b083      	sub	sp, #12
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005c5c:	bf00      	nop
 8005c5e:	370c      	adds	r7, #12
 8005c60:	46bd      	mov	sp, r7
 8005c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c66:	4770      	bx	lr

08005c68 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b083      	sub	sp, #12
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	460b      	mov	r3, r1
 8005c72:	70fb      	strb	r3, [r7, #3]
 8005c74:	4613      	mov	r3, r2
 8005c76:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005c78:	bf00      	nop
 8005c7a:	370c      	adds	r7, #12
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c82:	4770      	bx	lr

08005c84 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b083      	sub	sp, #12
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005c8c:	bf00      	nop
 8005c8e:	370c      	adds	r7, #12
 8005c90:	46bd      	mov	sp, r7
 8005c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c96:	4770      	bx	lr

08005c98 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b083      	sub	sp, #12
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005ca0:	bf00      	nop
 8005ca2:	370c      	adds	r7, #12
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005caa:	4770      	bx	lr

08005cac <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b083      	sub	sp, #12
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005cb4:	bf00      	nop
 8005cb6:	370c      	adds	r7, #12
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr

08005cc0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b083      	sub	sp, #12
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005cc8:	bf00      	nop
 8005cca:	370c      	adds	r7, #12
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr

08005cd4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005cdc:	bf00      	nop
 8005cde:	370c      	adds	r7, #12
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce6:	4770      	bx	lr

08005ce8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b088      	sub	sp, #32
 8005cec:	af02      	add	r7, sp, #8
 8005cee:	60f8      	str	r0, [r7, #12]
 8005cf0:	4608      	mov	r0, r1
 8005cf2:	4611      	mov	r1, r2
 8005cf4:	461a      	mov	r2, r3
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	817b      	strh	r3, [r7, #10]
 8005cfa:	460b      	mov	r3, r1
 8005cfc:	813b      	strh	r3, [r7, #8]
 8005cfe:	4613      	mov	r3, r2
 8005d00:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d10:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d14:	9300      	str	r3, [sp, #0]
 8005d16:	6a3b      	ldr	r3, [r7, #32]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005d1e:	68f8      	ldr	r0, [r7, #12]
 8005d20:	f000 f960 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00d      	beq.n	8005d46 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d38:	d103      	bne.n	8005d42 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d40:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005d42:	2303      	movs	r3, #3
 8005d44:	e05f      	b.n	8005e06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005d46:	897b      	ldrh	r3, [r7, #10]
 8005d48:	b2db      	uxtb	r3, r3
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005d54:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d58:	6a3a      	ldr	r2, [r7, #32]
 8005d5a:	492d      	ldr	r1, [pc, #180]	@ (8005e10 <I2C_RequestMemoryWrite+0x128>)
 8005d5c:	68f8      	ldr	r0, [r7, #12]
 8005d5e:	f000 f9bb 	bl	80060d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d001      	beq.n	8005d6c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e04c      	b.n	8005e06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	617b      	str	r3, [r7, #20]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	695b      	ldr	r3, [r3, #20]
 8005d76:	617b      	str	r3, [r7, #20]
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	699b      	ldr	r3, [r3, #24]
 8005d7e:	617b      	str	r3, [r7, #20]
 8005d80:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d84:	6a39      	ldr	r1, [r7, #32]
 8005d86:	68f8      	ldr	r0, [r7, #12]
 8005d88:	f000 fa46 	bl	8006218 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d00d      	beq.n	8005dae <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d96:	2b04      	cmp	r3, #4
 8005d98:	d107      	bne.n	8005daa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005da8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e02b      	b.n	8005e06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005dae:	88fb      	ldrh	r3, [r7, #6]
 8005db0:	2b01      	cmp	r3, #1
 8005db2:	d105      	bne.n	8005dc0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005db4:	893b      	ldrh	r3, [r7, #8]
 8005db6:	b2da      	uxtb	r2, r3
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	611a      	str	r2, [r3, #16]
 8005dbe:	e021      	b.n	8005e04 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005dc0:	893b      	ldrh	r3, [r7, #8]
 8005dc2:	0a1b      	lsrs	r3, r3, #8
 8005dc4:	b29b      	uxth	r3, r3
 8005dc6:	b2da      	uxtb	r2, r3
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005dce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dd0:	6a39      	ldr	r1, [r7, #32]
 8005dd2:	68f8      	ldr	r0, [r7, #12]
 8005dd4:	f000 fa20 	bl	8006218 <I2C_WaitOnTXEFlagUntilTimeout>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d00d      	beq.n	8005dfa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005de2:	2b04      	cmp	r3, #4
 8005de4:	d107      	bne.n	8005df6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005df4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e005      	b.n	8005e06 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005dfa:	893b      	ldrh	r3, [r7, #8]
 8005dfc:	b2da      	uxtb	r2, r3
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3718      	adds	r7, #24
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
 8005e0e:	bf00      	nop
 8005e10:	00010002 	.word	0x00010002

08005e14 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b088      	sub	sp, #32
 8005e18:	af02      	add	r7, sp, #8
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	4608      	mov	r0, r1
 8005e1e:	4611      	mov	r1, r2
 8005e20:	461a      	mov	r2, r3
 8005e22:	4603      	mov	r3, r0
 8005e24:	817b      	strh	r3, [r7, #10]
 8005e26:	460b      	mov	r3, r1
 8005e28:	813b      	strh	r3, [r7, #8]
 8005e2a:	4613      	mov	r3, r2
 8005e2c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005e3c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e4c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e50:	9300      	str	r3, [sp, #0]
 8005e52:	6a3b      	ldr	r3, [r7, #32]
 8005e54:	2200      	movs	r2, #0
 8005e56:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005e5a:	68f8      	ldr	r0, [r7, #12]
 8005e5c:	f000 f8c2 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d00d      	beq.n	8005e82 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e74:	d103      	bne.n	8005e7e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e7c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005e7e:	2303      	movs	r3, #3
 8005e80:	e0aa      	b.n	8005fd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005e82:	897b      	ldrh	r3, [r7, #10]
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	461a      	mov	r2, r3
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005e90:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e94:	6a3a      	ldr	r2, [r7, #32]
 8005e96:	4952      	ldr	r1, [pc, #328]	@ (8005fe0 <I2C_RequestMemoryRead+0x1cc>)
 8005e98:	68f8      	ldr	r0, [r7, #12]
 8005e9a:	f000 f91d 	bl	80060d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d001      	beq.n	8005ea8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e097      	b.n	8005fd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	617b      	str	r3, [r7, #20]
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	695b      	ldr	r3, [r3, #20]
 8005eb2:	617b      	str	r3, [r7, #20]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	699b      	ldr	r3, [r3, #24]
 8005eba:	617b      	str	r3, [r7, #20]
 8005ebc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ebe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ec0:	6a39      	ldr	r1, [r7, #32]
 8005ec2:	68f8      	ldr	r0, [r7, #12]
 8005ec4:	f000 f9a8 	bl	8006218 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d00d      	beq.n	8005eea <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ed2:	2b04      	cmp	r3, #4
 8005ed4:	d107      	bne.n	8005ee6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ee4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e076      	b.n	8005fd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005eea:	88fb      	ldrh	r3, [r7, #6]
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d105      	bne.n	8005efc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005ef0:	893b      	ldrh	r3, [r7, #8]
 8005ef2:	b2da      	uxtb	r2, r3
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	611a      	str	r2, [r3, #16]
 8005efa:	e021      	b.n	8005f40 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005efc:	893b      	ldrh	r3, [r7, #8]
 8005efe:	0a1b      	lsrs	r3, r3, #8
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	b2da      	uxtb	r2, r3
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f0c:	6a39      	ldr	r1, [r7, #32]
 8005f0e:	68f8      	ldr	r0, [r7, #12]
 8005f10:	f000 f982 	bl	8006218 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f14:	4603      	mov	r3, r0
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d00d      	beq.n	8005f36 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f1e:	2b04      	cmp	r3, #4
 8005f20:	d107      	bne.n	8005f32 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f30:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e050      	b.n	8005fd8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f36:	893b      	ldrh	r3, [r7, #8]
 8005f38:	b2da      	uxtb	r2, r3
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f42:	6a39      	ldr	r1, [r7, #32]
 8005f44:	68f8      	ldr	r0, [r7, #12]
 8005f46:	f000 f967 	bl	8006218 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d00d      	beq.n	8005f6c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f54:	2b04      	cmp	r3, #4
 8005f56:	d107      	bne.n	8005f68 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f66:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	e035      	b.n	8005fd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f7a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f7e:	9300      	str	r3, [sp, #0]
 8005f80:	6a3b      	ldr	r3, [r7, #32]
 8005f82:	2200      	movs	r2, #0
 8005f84:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005f88:	68f8      	ldr	r0, [r7, #12]
 8005f8a:	f000 f82b 	bl	8005fe4 <I2C_WaitOnFlagUntilTimeout>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d00d      	beq.n	8005fb0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fa2:	d103      	bne.n	8005fac <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005faa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005fac:	2303      	movs	r3, #3
 8005fae:	e013      	b.n	8005fd8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005fb0:	897b      	ldrh	r3, [r7, #10]
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	f043 0301 	orr.w	r3, r3, #1
 8005fb8:	b2da      	uxtb	r2, r3
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc2:	6a3a      	ldr	r2, [r7, #32]
 8005fc4:	4906      	ldr	r1, [pc, #24]	@ (8005fe0 <I2C_RequestMemoryRead+0x1cc>)
 8005fc6:	68f8      	ldr	r0, [r7, #12]
 8005fc8:	f000 f886 	bl	80060d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d001      	beq.n	8005fd6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e000      	b.n	8005fd8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005fd6:	2300      	movs	r3, #0
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3718      	adds	r7, #24
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}
 8005fe0:	00010002 	.word	0x00010002

08005fe4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b084      	sub	sp, #16
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	60f8      	str	r0, [r7, #12]
 8005fec:	60b9      	str	r1, [r7, #8]
 8005fee:	603b      	str	r3, [r7, #0]
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ff4:	e048      	b.n	8006088 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ffc:	d044      	beq.n	8006088 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ffe:	f7fc f827 	bl	8002050 <HAL_GetTick>
 8006002:	4602      	mov	r2, r0
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	1ad3      	subs	r3, r2, r3
 8006008:	683a      	ldr	r2, [r7, #0]
 800600a:	429a      	cmp	r2, r3
 800600c:	d302      	bcc.n	8006014 <I2C_WaitOnFlagUntilTimeout+0x30>
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d139      	bne.n	8006088 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	0c1b      	lsrs	r3, r3, #16
 8006018:	b2db      	uxtb	r3, r3
 800601a:	2b01      	cmp	r3, #1
 800601c:	d10d      	bne.n	800603a <I2C_WaitOnFlagUntilTimeout+0x56>
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	695b      	ldr	r3, [r3, #20]
 8006024:	43da      	mvns	r2, r3
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	4013      	ands	r3, r2
 800602a:	b29b      	uxth	r3, r3
 800602c:	2b00      	cmp	r3, #0
 800602e:	bf0c      	ite	eq
 8006030:	2301      	moveq	r3, #1
 8006032:	2300      	movne	r3, #0
 8006034:	b2db      	uxtb	r3, r3
 8006036:	461a      	mov	r2, r3
 8006038:	e00c      	b.n	8006054 <I2C_WaitOnFlagUntilTimeout+0x70>
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	699b      	ldr	r3, [r3, #24]
 8006040:	43da      	mvns	r2, r3
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	4013      	ands	r3, r2
 8006046:	b29b      	uxth	r3, r3
 8006048:	2b00      	cmp	r3, #0
 800604a:	bf0c      	ite	eq
 800604c:	2301      	moveq	r3, #1
 800604e:	2300      	movne	r3, #0
 8006050:	b2db      	uxtb	r3, r3
 8006052:	461a      	mov	r2, r3
 8006054:	79fb      	ldrb	r3, [r7, #7]
 8006056:	429a      	cmp	r2, r3
 8006058:	d116      	bne.n	8006088 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2200      	movs	r2, #0
 800605e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2220      	movs	r2, #32
 8006064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2200      	movs	r2, #0
 800606c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006074:	f043 0220 	orr.w	r2, r3, #32
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2200      	movs	r2, #0
 8006080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006084:	2301      	movs	r3, #1
 8006086:	e023      	b.n	80060d0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	0c1b      	lsrs	r3, r3, #16
 800608c:	b2db      	uxtb	r3, r3
 800608e:	2b01      	cmp	r3, #1
 8006090:	d10d      	bne.n	80060ae <I2C_WaitOnFlagUntilTimeout+0xca>
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	695b      	ldr	r3, [r3, #20]
 8006098:	43da      	mvns	r2, r3
 800609a:	68bb      	ldr	r3, [r7, #8]
 800609c:	4013      	ands	r3, r2
 800609e:	b29b      	uxth	r3, r3
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	bf0c      	ite	eq
 80060a4:	2301      	moveq	r3, #1
 80060a6:	2300      	movne	r3, #0
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	461a      	mov	r2, r3
 80060ac:	e00c      	b.n	80060c8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	699b      	ldr	r3, [r3, #24]
 80060b4:	43da      	mvns	r2, r3
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	4013      	ands	r3, r2
 80060ba:	b29b      	uxth	r3, r3
 80060bc:	2b00      	cmp	r3, #0
 80060be:	bf0c      	ite	eq
 80060c0:	2301      	moveq	r3, #1
 80060c2:	2300      	movne	r3, #0
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	461a      	mov	r2, r3
 80060c8:	79fb      	ldrb	r3, [r7, #7]
 80060ca:	429a      	cmp	r2, r3
 80060cc:	d093      	beq.n	8005ff6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3710      	adds	r7, #16
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}

080060d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b084      	sub	sp, #16
 80060dc:	af00      	add	r7, sp, #0
 80060de:	60f8      	str	r0, [r7, #12]
 80060e0:	60b9      	str	r1, [r7, #8]
 80060e2:	607a      	str	r2, [r7, #4]
 80060e4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80060e6:	e071      	b.n	80061cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	695b      	ldr	r3, [r3, #20]
 80060ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060f6:	d123      	bne.n	8006140 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681a      	ldr	r2, [r3, #0]
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006106:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006110:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2200      	movs	r2, #0
 8006116:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2220      	movs	r2, #32
 800611c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2200      	movs	r2, #0
 8006124:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800612c:	f043 0204 	orr.w	r2, r3, #4
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2200      	movs	r2, #0
 8006138:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	e067      	b.n	8006210 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006146:	d041      	beq.n	80061cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006148:	f7fb ff82 	bl	8002050 <HAL_GetTick>
 800614c:	4602      	mov	r2, r0
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	1ad3      	subs	r3, r2, r3
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	429a      	cmp	r2, r3
 8006156:	d302      	bcc.n	800615e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d136      	bne.n	80061cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	0c1b      	lsrs	r3, r3, #16
 8006162:	b2db      	uxtb	r3, r3
 8006164:	2b01      	cmp	r3, #1
 8006166:	d10c      	bne.n	8006182 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	695b      	ldr	r3, [r3, #20]
 800616e:	43da      	mvns	r2, r3
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	4013      	ands	r3, r2
 8006174:	b29b      	uxth	r3, r3
 8006176:	2b00      	cmp	r3, #0
 8006178:	bf14      	ite	ne
 800617a:	2301      	movne	r3, #1
 800617c:	2300      	moveq	r3, #0
 800617e:	b2db      	uxtb	r3, r3
 8006180:	e00b      	b.n	800619a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	699b      	ldr	r3, [r3, #24]
 8006188:	43da      	mvns	r2, r3
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	4013      	ands	r3, r2
 800618e:	b29b      	uxth	r3, r3
 8006190:	2b00      	cmp	r3, #0
 8006192:	bf14      	ite	ne
 8006194:	2301      	movne	r3, #1
 8006196:	2300      	moveq	r3, #0
 8006198:	b2db      	uxtb	r3, r3
 800619a:	2b00      	cmp	r3, #0
 800619c:	d016      	beq.n	80061cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2200      	movs	r2, #0
 80061a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2220      	movs	r2, #32
 80061a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2200      	movs	r2, #0
 80061b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061b8:	f043 0220 	orr.w	r2, r3, #32
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2200      	movs	r2, #0
 80061c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80061c8:	2301      	movs	r3, #1
 80061ca:	e021      	b.n	8006210 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	0c1b      	lsrs	r3, r3, #16
 80061d0:	b2db      	uxtb	r3, r3
 80061d2:	2b01      	cmp	r3, #1
 80061d4:	d10c      	bne.n	80061f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	695b      	ldr	r3, [r3, #20]
 80061dc:	43da      	mvns	r2, r3
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	4013      	ands	r3, r2
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	bf14      	ite	ne
 80061e8:	2301      	movne	r3, #1
 80061ea:	2300      	moveq	r3, #0
 80061ec:	b2db      	uxtb	r3, r3
 80061ee:	e00b      	b.n	8006208 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	699b      	ldr	r3, [r3, #24]
 80061f6:	43da      	mvns	r2, r3
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	4013      	ands	r3, r2
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	2b00      	cmp	r3, #0
 8006200:	bf14      	ite	ne
 8006202:	2301      	movne	r3, #1
 8006204:	2300      	moveq	r3, #0
 8006206:	b2db      	uxtb	r3, r3
 8006208:	2b00      	cmp	r3, #0
 800620a:	f47f af6d 	bne.w	80060e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800620e:	2300      	movs	r3, #0
}
 8006210:	4618      	mov	r0, r3
 8006212:	3710      	adds	r7, #16
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b084      	sub	sp, #16
 800621c:	af00      	add	r7, sp, #0
 800621e:	60f8      	str	r0, [r7, #12]
 8006220:	60b9      	str	r1, [r7, #8]
 8006222:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006224:	e034      	b.n	8006290 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006226:	68f8      	ldr	r0, [r7, #12]
 8006228:	f000 f8e3 	bl	80063f2 <I2C_IsAcknowledgeFailed>
 800622c:	4603      	mov	r3, r0
 800622e:	2b00      	cmp	r3, #0
 8006230:	d001      	beq.n	8006236 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	e034      	b.n	80062a0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800623c:	d028      	beq.n	8006290 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800623e:	f7fb ff07 	bl	8002050 <HAL_GetTick>
 8006242:	4602      	mov	r2, r0
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	1ad3      	subs	r3, r2, r3
 8006248:	68ba      	ldr	r2, [r7, #8]
 800624a:	429a      	cmp	r2, r3
 800624c:	d302      	bcc.n	8006254 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d11d      	bne.n	8006290 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	695b      	ldr	r3, [r3, #20]
 800625a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800625e:	2b80      	cmp	r3, #128	@ 0x80
 8006260:	d016      	beq.n	8006290 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2200      	movs	r2, #0
 8006266:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2220      	movs	r2, #32
 800626c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2200      	movs	r2, #0
 8006274:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800627c:	f043 0220 	orr.w	r2, r3, #32
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2200      	movs	r2, #0
 8006288:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	e007      	b.n	80062a0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	695b      	ldr	r3, [r3, #20]
 8006296:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800629a:	2b80      	cmp	r3, #128	@ 0x80
 800629c:	d1c3      	bne.n	8006226 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800629e:	2300      	movs	r3, #0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3710      	adds	r7, #16
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	60f8      	str	r0, [r7, #12]
 80062b0:	60b9      	str	r1, [r7, #8]
 80062b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80062b4:	e034      	b.n	8006320 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80062b6:	68f8      	ldr	r0, [r7, #12]
 80062b8:	f000 f89b 	bl	80063f2 <I2C_IsAcknowledgeFailed>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d001      	beq.n	80062c6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	e034      	b.n	8006330 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80062cc:	d028      	beq.n	8006320 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062ce:	f7fb febf 	bl	8002050 <HAL_GetTick>
 80062d2:	4602      	mov	r2, r0
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	68ba      	ldr	r2, [r7, #8]
 80062da:	429a      	cmp	r2, r3
 80062dc:	d302      	bcc.n	80062e4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d11d      	bne.n	8006320 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	695b      	ldr	r3, [r3, #20]
 80062ea:	f003 0304 	and.w	r3, r3, #4
 80062ee:	2b04      	cmp	r3, #4
 80062f0:	d016      	beq.n	8006320 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2200      	movs	r2, #0
 80062f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2220      	movs	r2, #32
 80062fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2200      	movs	r2, #0
 8006304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800630c:	f043 0220 	orr.w	r2, r3, #32
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2200      	movs	r2, #0
 8006318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	e007      	b.n	8006330 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	695b      	ldr	r3, [r3, #20]
 8006326:	f003 0304 	and.w	r3, r3, #4
 800632a:	2b04      	cmp	r3, #4
 800632c:	d1c3      	bne.n	80062b6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800632e:	2300      	movs	r3, #0
}
 8006330:	4618      	mov	r0, r3
 8006332:	3710      	adds	r7, #16
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}

08006338 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b084      	sub	sp, #16
 800633c:	af00      	add	r7, sp, #0
 800633e:	60f8      	str	r0, [r7, #12]
 8006340:	60b9      	str	r1, [r7, #8]
 8006342:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006344:	e049      	b.n	80063da <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	695b      	ldr	r3, [r3, #20]
 800634c:	f003 0310 	and.w	r3, r3, #16
 8006350:	2b10      	cmp	r3, #16
 8006352:	d119      	bne.n	8006388 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f06f 0210 	mvn.w	r2, #16
 800635c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2200      	movs	r2, #0
 8006362:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2220      	movs	r2, #32
 8006368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	2200      	movs	r2, #0
 8006370:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2200      	movs	r2, #0
 8006380:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006384:	2301      	movs	r3, #1
 8006386:	e030      	b.n	80063ea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006388:	f7fb fe62 	bl	8002050 <HAL_GetTick>
 800638c:	4602      	mov	r2, r0
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	1ad3      	subs	r3, r2, r3
 8006392:	68ba      	ldr	r2, [r7, #8]
 8006394:	429a      	cmp	r2, r3
 8006396:	d302      	bcc.n	800639e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d11d      	bne.n	80063da <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	695b      	ldr	r3, [r3, #20]
 80063a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063a8:	2b40      	cmp	r3, #64	@ 0x40
 80063aa:	d016      	beq.n	80063da <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2200      	movs	r2, #0
 80063b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2220      	movs	r2, #32
 80063b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2200      	movs	r2, #0
 80063be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063c6:	f043 0220 	orr.w	r2, r3, #32
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2200      	movs	r2, #0
 80063d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	e007      	b.n	80063ea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	695b      	ldr	r3, [r3, #20]
 80063e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063e4:	2b40      	cmp	r3, #64	@ 0x40
 80063e6:	d1ae      	bne.n	8006346 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80063e8:	2300      	movs	r3, #0
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3710      	adds	r7, #16
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}

080063f2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80063f2:	b480      	push	{r7}
 80063f4:	b083      	sub	sp, #12
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	695b      	ldr	r3, [r3, #20]
 8006400:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006404:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006408:	d11b      	bne.n	8006442 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006412:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2200      	movs	r2, #0
 8006418:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2220      	movs	r2, #32
 800641e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800642e:	f043 0204 	orr.w	r2, r3, #4
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2200      	movs	r2, #0
 800643a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	e000      	b.n	8006444 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006442:	2300      	movs	r3, #0
}
 8006444:	4618      	mov	r0, r3
 8006446:	370c      	adds	r7, #12
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr

08006450 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b082      	sub	sp, #8
 8006454:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8006456:	2300      	movs	r3, #0
 8006458:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800645a:	2300      	movs	r3, #0
 800645c:	603b      	str	r3, [r7, #0]
 800645e:	4b20      	ldr	r3, [pc, #128]	@ (80064e0 <HAL_PWREx_EnableOverDrive+0x90>)
 8006460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006462:	4a1f      	ldr	r2, [pc, #124]	@ (80064e0 <HAL_PWREx_EnableOverDrive+0x90>)
 8006464:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006468:	6413      	str	r3, [r2, #64]	@ 0x40
 800646a:	4b1d      	ldr	r3, [pc, #116]	@ (80064e0 <HAL_PWREx_EnableOverDrive+0x90>)
 800646c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800646e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006472:	603b      	str	r3, [r7, #0]
 8006474:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006476:	4b1b      	ldr	r3, [pc, #108]	@ (80064e4 <HAL_PWREx_EnableOverDrive+0x94>)
 8006478:	2201      	movs	r2, #1
 800647a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800647c:	f7fb fde8 	bl	8002050 <HAL_GetTick>
 8006480:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006482:	e009      	b.n	8006498 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006484:	f7fb fde4 	bl	8002050 <HAL_GetTick>
 8006488:	4602      	mov	r2, r0
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006492:	d901      	bls.n	8006498 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8006494:	2303      	movs	r3, #3
 8006496:	e01f      	b.n	80064d8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006498:	4b13      	ldr	r3, [pc, #76]	@ (80064e8 <HAL_PWREx_EnableOverDrive+0x98>)
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064a4:	d1ee      	bne.n	8006484 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80064a6:	4b11      	ldr	r3, [pc, #68]	@ (80064ec <HAL_PWREx_EnableOverDrive+0x9c>)
 80064a8:	2201      	movs	r2, #1
 80064aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80064ac:	f7fb fdd0 	bl	8002050 <HAL_GetTick>
 80064b0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80064b2:	e009      	b.n	80064c8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80064b4:	f7fb fdcc 	bl	8002050 <HAL_GetTick>
 80064b8:	4602      	mov	r2, r0
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	1ad3      	subs	r3, r2, r3
 80064be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80064c2:	d901      	bls.n	80064c8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80064c4:	2303      	movs	r3, #3
 80064c6:	e007      	b.n	80064d8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80064c8:	4b07      	ldr	r3, [pc, #28]	@ (80064e8 <HAL_PWREx_EnableOverDrive+0x98>)
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80064d4:	d1ee      	bne.n	80064b4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80064d6:	2300      	movs	r3, #0
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3708      	adds	r7, #8
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}
 80064e0:	40023800 	.word	0x40023800
 80064e4:	420e0040 	.word	0x420e0040
 80064e8:	40007000 	.word	0x40007000
 80064ec:	420e0044 	.word	0x420e0044

080064f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b084      	sub	sp, #16
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
 80064f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d101      	bne.n	8006504 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006500:	2301      	movs	r3, #1
 8006502:	e0cc      	b.n	800669e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006504:	4b68      	ldr	r3, [pc, #416]	@ (80066a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f003 030f 	and.w	r3, r3, #15
 800650c:	683a      	ldr	r2, [r7, #0]
 800650e:	429a      	cmp	r2, r3
 8006510:	d90c      	bls.n	800652c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006512:	4b65      	ldr	r3, [pc, #404]	@ (80066a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006514:	683a      	ldr	r2, [r7, #0]
 8006516:	b2d2      	uxtb	r2, r2
 8006518:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800651a:	4b63      	ldr	r3, [pc, #396]	@ (80066a8 <HAL_RCC_ClockConfig+0x1b8>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 030f 	and.w	r3, r3, #15
 8006522:	683a      	ldr	r2, [r7, #0]
 8006524:	429a      	cmp	r2, r3
 8006526:	d001      	beq.n	800652c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006528:	2301      	movs	r3, #1
 800652a:	e0b8      	b.n	800669e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f003 0302 	and.w	r3, r3, #2
 8006534:	2b00      	cmp	r3, #0
 8006536:	d020      	beq.n	800657a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f003 0304 	and.w	r3, r3, #4
 8006540:	2b00      	cmp	r3, #0
 8006542:	d005      	beq.n	8006550 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006544:	4b59      	ldr	r3, [pc, #356]	@ (80066ac <HAL_RCC_ClockConfig+0x1bc>)
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	4a58      	ldr	r2, [pc, #352]	@ (80066ac <HAL_RCC_ClockConfig+0x1bc>)
 800654a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800654e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f003 0308 	and.w	r3, r3, #8
 8006558:	2b00      	cmp	r3, #0
 800655a:	d005      	beq.n	8006568 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800655c:	4b53      	ldr	r3, [pc, #332]	@ (80066ac <HAL_RCC_ClockConfig+0x1bc>)
 800655e:	689b      	ldr	r3, [r3, #8]
 8006560:	4a52      	ldr	r2, [pc, #328]	@ (80066ac <HAL_RCC_ClockConfig+0x1bc>)
 8006562:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006566:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006568:	4b50      	ldr	r3, [pc, #320]	@ (80066ac <HAL_RCC_ClockConfig+0x1bc>)
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	494d      	ldr	r1, [pc, #308]	@ (80066ac <HAL_RCC_ClockConfig+0x1bc>)
 8006576:	4313      	orrs	r3, r2
 8006578:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f003 0301 	and.w	r3, r3, #1
 8006582:	2b00      	cmp	r3, #0
 8006584:	d044      	beq.n	8006610 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	2b01      	cmp	r3, #1
 800658c:	d107      	bne.n	800659e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800658e:	4b47      	ldr	r3, [pc, #284]	@ (80066ac <HAL_RCC_ClockConfig+0x1bc>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006596:	2b00      	cmp	r3, #0
 8006598:	d119      	bne.n	80065ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	e07f      	b.n	800669e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	2b02      	cmp	r3, #2
 80065a4:	d003      	beq.n	80065ae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80065aa:	2b03      	cmp	r3, #3
 80065ac:	d107      	bne.n	80065be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065ae:	4b3f      	ldr	r3, [pc, #252]	@ (80066ac <HAL_RCC_ClockConfig+0x1bc>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d109      	bne.n	80065ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	e06f      	b.n	800669e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80065be:	4b3b      	ldr	r3, [pc, #236]	@ (80066ac <HAL_RCC_ClockConfig+0x1bc>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f003 0302 	and.w	r3, r3, #2
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d101      	bne.n	80065ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	e067      	b.n	800669e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80065ce:	4b37      	ldr	r3, [pc, #220]	@ (80066ac <HAL_RCC_ClockConfig+0x1bc>)
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	f023 0203 	bic.w	r2, r3, #3
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	4934      	ldr	r1, [pc, #208]	@ (80066ac <HAL_RCC_ClockConfig+0x1bc>)
 80065dc:	4313      	orrs	r3, r2
 80065de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80065e0:	f7fb fd36 	bl	8002050 <HAL_GetTick>
 80065e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065e6:	e00a      	b.n	80065fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80065e8:	f7fb fd32 	bl	8002050 <HAL_GetTick>
 80065ec:	4602      	mov	r2, r0
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	1ad3      	subs	r3, r2, r3
 80065f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d901      	bls.n	80065fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80065fa:	2303      	movs	r3, #3
 80065fc:	e04f      	b.n	800669e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065fe:	4b2b      	ldr	r3, [pc, #172]	@ (80066ac <HAL_RCC_ClockConfig+0x1bc>)
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	f003 020c 	and.w	r2, r3, #12
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	009b      	lsls	r3, r3, #2
 800660c:	429a      	cmp	r2, r3
 800660e:	d1eb      	bne.n	80065e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006610:	4b25      	ldr	r3, [pc, #148]	@ (80066a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f003 030f 	and.w	r3, r3, #15
 8006618:	683a      	ldr	r2, [r7, #0]
 800661a:	429a      	cmp	r2, r3
 800661c:	d20c      	bcs.n	8006638 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800661e:	4b22      	ldr	r3, [pc, #136]	@ (80066a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006620:	683a      	ldr	r2, [r7, #0]
 8006622:	b2d2      	uxtb	r2, r2
 8006624:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006626:	4b20      	ldr	r3, [pc, #128]	@ (80066a8 <HAL_RCC_ClockConfig+0x1b8>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f003 030f 	and.w	r3, r3, #15
 800662e:	683a      	ldr	r2, [r7, #0]
 8006630:	429a      	cmp	r2, r3
 8006632:	d001      	beq.n	8006638 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	e032      	b.n	800669e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f003 0304 	and.w	r3, r3, #4
 8006640:	2b00      	cmp	r3, #0
 8006642:	d008      	beq.n	8006656 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006644:	4b19      	ldr	r3, [pc, #100]	@ (80066ac <HAL_RCC_ClockConfig+0x1bc>)
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	4916      	ldr	r1, [pc, #88]	@ (80066ac <HAL_RCC_ClockConfig+0x1bc>)
 8006652:	4313      	orrs	r3, r2
 8006654:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f003 0308 	and.w	r3, r3, #8
 800665e:	2b00      	cmp	r3, #0
 8006660:	d009      	beq.n	8006676 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006662:	4b12      	ldr	r3, [pc, #72]	@ (80066ac <HAL_RCC_ClockConfig+0x1bc>)
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	691b      	ldr	r3, [r3, #16]
 800666e:	00db      	lsls	r3, r3, #3
 8006670:	490e      	ldr	r1, [pc, #56]	@ (80066ac <HAL_RCC_ClockConfig+0x1bc>)
 8006672:	4313      	orrs	r3, r2
 8006674:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006676:	f000 fbb1 	bl	8006ddc <HAL_RCC_GetSysClockFreq>
 800667a:	4602      	mov	r2, r0
 800667c:	4b0b      	ldr	r3, [pc, #44]	@ (80066ac <HAL_RCC_ClockConfig+0x1bc>)
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	091b      	lsrs	r3, r3, #4
 8006682:	f003 030f 	and.w	r3, r3, #15
 8006686:	490a      	ldr	r1, [pc, #40]	@ (80066b0 <HAL_RCC_ClockConfig+0x1c0>)
 8006688:	5ccb      	ldrb	r3, [r1, r3]
 800668a:	fa22 f303 	lsr.w	r3, r2, r3
 800668e:	4a09      	ldr	r2, [pc, #36]	@ (80066b4 <HAL_RCC_ClockConfig+0x1c4>)
 8006690:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006692:	4b09      	ldr	r3, [pc, #36]	@ (80066b8 <HAL_RCC_ClockConfig+0x1c8>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4618      	mov	r0, r3
 8006698:	f7fb f8a8 	bl	80017ec <HAL_InitTick>

  return HAL_OK;
 800669c:	2300      	movs	r3, #0
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3710      	adds	r7, #16
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}
 80066a6:	bf00      	nop
 80066a8:	40023c00 	.word	0x40023c00
 80066ac:	40023800 	.word	0x40023800
 80066b0:	0801a488 	.word	0x0801a488
 80066b4:	20000000 	.word	0x20000000
 80066b8:	20000004 	.word	0x20000004

080066bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066bc:	b480      	push	{r7}
 80066be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80066c0:	4b03      	ldr	r3, [pc, #12]	@ (80066d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80066c2:	681b      	ldr	r3, [r3, #0]
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	46bd      	mov	sp, r7
 80066c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066cc:	4770      	bx	lr
 80066ce:	bf00      	nop
 80066d0:	20000000 	.word	0x20000000

080066d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80066d8:	f7ff fff0 	bl	80066bc <HAL_RCC_GetHCLKFreq>
 80066dc:	4602      	mov	r2, r0
 80066de:	4b05      	ldr	r3, [pc, #20]	@ (80066f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80066e0:	689b      	ldr	r3, [r3, #8]
 80066e2:	0a9b      	lsrs	r3, r3, #10
 80066e4:	f003 0307 	and.w	r3, r3, #7
 80066e8:	4903      	ldr	r1, [pc, #12]	@ (80066f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80066ea:	5ccb      	ldrb	r3, [r1, r3]
 80066ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	bd80      	pop	{r7, pc}
 80066f4:	40023800 	.word	0x40023800
 80066f8:	0801a498 	.word	0x0801a498

080066fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006700:	f7ff ffdc 	bl	80066bc <HAL_RCC_GetHCLKFreq>
 8006704:	4602      	mov	r2, r0
 8006706:	4b05      	ldr	r3, [pc, #20]	@ (800671c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	0b5b      	lsrs	r3, r3, #13
 800670c:	f003 0307 	and.w	r3, r3, #7
 8006710:	4903      	ldr	r1, [pc, #12]	@ (8006720 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006712:	5ccb      	ldrb	r3, [r1, r3]
 8006714:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006718:	4618      	mov	r0, r3
 800671a:	bd80      	pop	{r7, pc}
 800671c:	40023800 	.word	0x40023800
 8006720:	0801a498 	.word	0x0801a498

08006724 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006724:	b480      	push	{r7}
 8006726:	b083      	sub	sp, #12
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	220f      	movs	r2, #15
 8006732:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006734:	4b12      	ldr	r3, [pc, #72]	@ (8006780 <HAL_RCC_GetClockConfig+0x5c>)
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	f003 0203 	and.w	r2, r3, #3
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006740:	4b0f      	ldr	r3, [pc, #60]	@ (8006780 <HAL_RCC_GetClockConfig+0x5c>)
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800674c:	4b0c      	ldr	r3, [pc, #48]	@ (8006780 <HAL_RCC_GetClockConfig+0x5c>)
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006758:	4b09      	ldr	r3, [pc, #36]	@ (8006780 <HAL_RCC_GetClockConfig+0x5c>)
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	08db      	lsrs	r3, r3, #3
 800675e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006766:	4b07      	ldr	r3, [pc, #28]	@ (8006784 <HAL_RCC_GetClockConfig+0x60>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f003 020f 	and.w	r2, r3, #15
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	601a      	str	r2, [r3, #0]
}
 8006772:	bf00      	nop
 8006774:	370c      	adds	r7, #12
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr
 800677e:	bf00      	nop
 8006780:	40023800 	.word	0x40023800
 8006784:	40023c00 	.word	0x40023c00

08006788 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b08c      	sub	sp, #48	@ 0x30
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006790:	2300      	movs	r3, #0
 8006792:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8006794:	2300      	movs	r3, #0
 8006796:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8006798:	2300      	movs	r3, #0
 800679a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 800679c:	2300      	movs	r3, #0
 800679e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 80067a0:	2300      	movs	r3, #0
 80067a2:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80067a4:	2300      	movs	r3, #0
 80067a6:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80067a8:	2300      	movs	r3, #0
 80067aa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80067ac:	2300      	movs	r3, #0
 80067ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 80067b0:	2300      	movs	r3, #0
 80067b2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f003 0301 	and.w	r3, r3, #1
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d010      	beq.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80067c0:	4b6f      	ldr	r3, [pc, #444]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80067c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80067c6:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ce:	496c      	ldr	r1, [pc, #432]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80067d0:	4313      	orrs	r3, r2
 80067d2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d101      	bne.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80067de:	2301      	movs	r3, #1
 80067e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f003 0302 	and.w	r3, r3, #2
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d010      	beq.n	8006810 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80067ee:	4b64      	ldr	r3, [pc, #400]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80067f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80067f4:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067fc:	4960      	ldr	r1, [pc, #384]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80067fe:	4313      	orrs	r3, r2
 8006800:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006808:	2b00      	cmp	r3, #0
 800680a:	d101      	bne.n	8006810 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 800680c:	2301      	movs	r3, #1
 800680e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f003 0304 	and.w	r3, r3, #4
 8006818:	2b00      	cmp	r3, #0
 800681a:	d017      	beq.n	800684c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800681c:	4b58      	ldr	r3, [pc, #352]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800681e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006822:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800682a:	4955      	ldr	r1, [pc, #340]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800682c:	4313      	orrs	r3, r2
 800682e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006836:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800683a:	d101      	bne.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 800683c:	2301      	movs	r3, #1
 800683e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006844:	2b00      	cmp	r3, #0
 8006846:	d101      	bne.n	800684c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8006848:	2301      	movs	r3, #1
 800684a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f003 0308 	and.w	r3, r3, #8
 8006854:	2b00      	cmp	r3, #0
 8006856:	d017      	beq.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006858:	4b49      	ldr	r3, [pc, #292]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800685a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800685e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006866:	4946      	ldr	r1, [pc, #280]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006868:	4313      	orrs	r3, r2
 800686a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006872:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006876:	d101      	bne.n	800687c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8006878:	2301      	movs	r3, #1
 800687a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006880:	2b00      	cmp	r3, #0
 8006882:	d101      	bne.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8006884:	2301      	movs	r3, #1
 8006886:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f003 0320 	and.w	r3, r3, #32
 8006890:	2b00      	cmp	r3, #0
 8006892:	f000 808a 	beq.w	80069aa <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006896:	2300      	movs	r3, #0
 8006898:	60bb      	str	r3, [r7, #8]
 800689a:	4b39      	ldr	r3, [pc, #228]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800689c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800689e:	4a38      	ldr	r2, [pc, #224]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80068a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80068a6:	4b36      	ldr	r3, [pc, #216]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80068a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068ae:	60bb      	str	r3, [r7, #8]
 80068b0:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80068b2:	4b34      	ldr	r3, [pc, #208]	@ (8006984 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a33      	ldr	r2, [pc, #204]	@ (8006984 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80068b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068bc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80068be:	f7fb fbc7 	bl	8002050 <HAL_GetTick>
 80068c2:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80068c4:	e008      	b.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068c6:	f7fb fbc3 	bl	8002050 <HAL_GetTick>
 80068ca:	4602      	mov	r2, r0
 80068cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ce:	1ad3      	subs	r3, r2, r3
 80068d0:	2b02      	cmp	r3, #2
 80068d2:	d901      	bls.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80068d4:	2303      	movs	r3, #3
 80068d6:	e278      	b.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80068d8:	4b2a      	ldr	r3, [pc, #168]	@ (8006984 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d0f0      	beq.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80068e4:	4b26      	ldr	r3, [pc, #152]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80068e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068ec:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80068ee:	6a3b      	ldr	r3, [r7, #32]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d02f      	beq.n	8006954 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068fc:	6a3a      	ldr	r2, [r7, #32]
 80068fe:	429a      	cmp	r2, r3
 8006900:	d028      	beq.n	8006954 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006902:	4b1f      	ldr	r3, [pc, #124]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006906:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800690a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800690c:	4b1e      	ldr	r3, [pc, #120]	@ (8006988 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800690e:	2201      	movs	r2, #1
 8006910:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006912:	4b1d      	ldr	r3, [pc, #116]	@ (8006988 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8006914:	2200      	movs	r2, #0
 8006916:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006918:	4a19      	ldr	r2, [pc, #100]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800691a:	6a3b      	ldr	r3, [r7, #32]
 800691c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800691e:	4b18      	ldr	r3, [pc, #96]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006922:	f003 0301 	and.w	r3, r3, #1
 8006926:	2b01      	cmp	r3, #1
 8006928:	d114      	bne.n	8006954 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800692a:	f7fb fb91 	bl	8002050 <HAL_GetTick>
 800692e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006930:	e00a      	b.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006932:	f7fb fb8d 	bl	8002050 <HAL_GetTick>
 8006936:	4602      	mov	r2, r0
 8006938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800693a:	1ad3      	subs	r3, r2, r3
 800693c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006940:	4293      	cmp	r3, r2
 8006942:	d901      	bls.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8006944:	2303      	movs	r3, #3
 8006946:	e240      	b.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006948:	4b0d      	ldr	r3, [pc, #52]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800694a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800694c:	f003 0302 	and.w	r3, r3, #2
 8006950:	2b00      	cmp	r3, #0
 8006952:	d0ee      	beq.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006958:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800695c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006960:	d114      	bne.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8006962:	4b07      	ldr	r3, [pc, #28]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800696e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006972:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006976:	4902      	ldr	r1, [pc, #8]	@ (8006980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006978:	4313      	orrs	r3, r2
 800697a:	608b      	str	r3, [r1, #8]
 800697c:	e00c      	b.n	8006998 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800697e:	bf00      	nop
 8006980:	40023800 	.word	0x40023800
 8006984:	40007000 	.word	0x40007000
 8006988:	42470e40 	.word	0x42470e40
 800698c:	4b4a      	ldr	r3, [pc, #296]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	4a49      	ldr	r2, [pc, #292]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006992:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006996:	6093      	str	r3, [r2, #8]
 8006998:	4b47      	ldr	r3, [pc, #284]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800699a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069a4:	4944      	ldr	r1, [pc, #272]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80069a6:	4313      	orrs	r3, r2
 80069a8:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f003 0310 	and.w	r3, r3, #16
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d004      	beq.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 80069bc:	4b3f      	ldr	r3, [pc, #252]	@ (8006abc <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80069be:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d00a      	beq.n	80069e2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80069cc:	4b3a      	ldr	r3, [pc, #232]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80069ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80069d2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069da:	4937      	ldr	r1, [pc, #220]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80069dc:	4313      	orrs	r3, r2
 80069de:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d00a      	beq.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80069ee:	4b32      	ldr	r3, [pc, #200]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80069f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80069f4:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069fc:	492e      	ldr	r1, [pc, #184]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80069fe:	4313      	orrs	r3, r2
 8006a00:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d011      	beq.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006a10:	4b29      	ldr	r3, [pc, #164]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006a12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a16:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a1e:	4926      	ldr	r1, [pc, #152]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006a20:	4313      	orrs	r3, r2
 8006a22:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a2e:	d101      	bne.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8006a30:	2301      	movs	r3, #1
 8006a32:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d00a      	beq.n	8006a56 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8006a40:	4b1d      	ldr	r3, [pc, #116]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006a42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a46:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a4e:	491a      	ldr	r1, [pc, #104]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006a50:	4313      	orrs	r3, r2
 8006a52:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d011      	beq.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8006a62:	4b15      	ldr	r3, [pc, #84]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006a64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a68:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a70:	4911      	ldr	r1, [pc, #68]	@ (8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006a72:	4313      	orrs	r3, r2
 8006a74:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a80:	d101      	bne.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8006a82:	2301      	movs	r3, #1
 8006a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006a86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d005      	beq.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a94:	f040 80ff 	bne.w	8006c96 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006a98:	4b09      	ldr	r3, [pc, #36]	@ (8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006a9e:	f7fb fad7 	bl	8002050 <HAL_GetTick>
 8006aa2:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006aa4:	e00e      	b.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006aa6:	f7fb fad3 	bl	8002050 <HAL_GetTick>
 8006aaa:	4602      	mov	r2, r0
 8006aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aae:	1ad3      	subs	r3, r2, r3
 8006ab0:	2b02      	cmp	r3, #2
 8006ab2:	d907      	bls.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ab4:	2303      	movs	r3, #3
 8006ab6:	e188      	b.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x642>
 8006ab8:	40023800 	.word	0x40023800
 8006abc:	424711e0 	.word	0x424711e0
 8006ac0:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006ac4:	4b7e      	ldr	r3, [pc, #504]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d1ea      	bne.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f003 0301 	and.w	r3, r3, #1
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d003      	beq.n	8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d009      	beq.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d028      	beq.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d124      	bne.n	8006b42 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8006af8:	4b71      	ldr	r3, [pc, #452]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006afa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006afe:	0c1b      	lsrs	r3, r3, #16
 8006b00:	f003 0303 	and.w	r3, r3, #3
 8006b04:	3301      	adds	r3, #1
 8006b06:	005b      	lsls	r3, r3, #1
 8006b08:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006b0a:	4b6d      	ldr	r3, [pc, #436]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006b0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b10:	0e1b      	lsrs	r3, r3, #24
 8006b12:	f003 030f 	and.w	r3, r3, #15
 8006b16:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	685a      	ldr	r2, [r3, #4]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	019b      	lsls	r3, r3, #6
 8006b22:	431a      	orrs	r2, r3
 8006b24:	69fb      	ldr	r3, [r7, #28]
 8006b26:	085b      	lsrs	r3, r3, #1
 8006b28:	3b01      	subs	r3, #1
 8006b2a:	041b      	lsls	r3, r3, #16
 8006b2c:	431a      	orrs	r2, r3
 8006b2e:	69bb      	ldr	r3, [r7, #24]
 8006b30:	061b      	lsls	r3, r3, #24
 8006b32:	431a      	orrs	r2, r3
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	695b      	ldr	r3, [r3, #20]
 8006b38:	071b      	lsls	r3, r3, #28
 8006b3a:	4961      	ldr	r1, [pc, #388]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f003 0304 	and.w	r3, r3, #4
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d004      	beq.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b56:	d00a      	beq.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d035      	beq.n	8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006b6c:	d130      	bne.n	8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8006b6e:	4b54      	ldr	r3, [pc, #336]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006b70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b74:	0c1b      	lsrs	r3, r3, #16
 8006b76:	f003 0303 	and.w	r3, r3, #3
 8006b7a:	3301      	adds	r3, #1
 8006b7c:	005b      	lsls	r3, r3, #1
 8006b7e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006b80:	4b4f      	ldr	r3, [pc, #316]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006b82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b86:	0f1b      	lsrs	r3, r3, #28
 8006b88:	f003 0307 	and.w	r3, r3, #7
 8006b8c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	685a      	ldr	r2, [r3, #4]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	689b      	ldr	r3, [r3, #8]
 8006b96:	019b      	lsls	r3, r3, #6
 8006b98:	431a      	orrs	r2, r3
 8006b9a:	69fb      	ldr	r3, [r7, #28]
 8006b9c:	085b      	lsrs	r3, r3, #1
 8006b9e:	3b01      	subs	r3, #1
 8006ba0:	041b      	lsls	r3, r3, #16
 8006ba2:	431a      	orrs	r2, r3
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	691b      	ldr	r3, [r3, #16]
 8006ba8:	061b      	lsls	r3, r3, #24
 8006baa:	431a      	orrs	r2, r3
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	071b      	lsls	r3, r3, #28
 8006bb0:	4943      	ldr	r1, [pc, #268]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006bb8:	4b41      	ldr	r3, [pc, #260]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006bba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006bbe:	f023 021f 	bic.w	r2, r3, #31
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bc6:	3b01      	subs	r3, #1
 8006bc8:	493d      	ldr	r1, [pc, #244]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d029      	beq.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006be0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006be4:	d124      	bne.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8006be6:	4b36      	ldr	r3, [pc, #216]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006be8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006bec:	0c1b      	lsrs	r3, r3, #16
 8006bee:	f003 0303 	and.w	r3, r3, #3
 8006bf2:	3301      	adds	r3, #1
 8006bf4:	005b      	lsls	r3, r3, #1
 8006bf6:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006bf8:	4b31      	ldr	r3, [pc, #196]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006bfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006bfe:	0f1b      	lsrs	r3, r3, #28
 8006c00:	f003 0307 	and.w	r3, r3, #7
 8006c04:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	685a      	ldr	r2, [r3, #4]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	019b      	lsls	r3, r3, #6
 8006c10:	431a      	orrs	r2, r3
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	68db      	ldr	r3, [r3, #12]
 8006c16:	085b      	lsrs	r3, r3, #1
 8006c18:	3b01      	subs	r3, #1
 8006c1a:	041b      	lsls	r3, r3, #16
 8006c1c:	431a      	orrs	r2, r3
 8006c1e:	69bb      	ldr	r3, [r7, #24]
 8006c20:	061b      	lsls	r3, r3, #24
 8006c22:	431a      	orrs	r2, r3
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	071b      	lsls	r3, r3, #28
 8006c28:	4925      	ldr	r1, [pc, #148]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d016      	beq.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	685a      	ldr	r2, [r3, #4]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	689b      	ldr	r3, [r3, #8]
 8006c44:	019b      	lsls	r3, r3, #6
 8006c46:	431a      	orrs	r2, r3
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	68db      	ldr	r3, [r3, #12]
 8006c4c:	085b      	lsrs	r3, r3, #1
 8006c4e:	3b01      	subs	r3, #1
 8006c50:	041b      	lsls	r3, r3, #16
 8006c52:	431a      	orrs	r2, r3
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	691b      	ldr	r3, [r3, #16]
 8006c58:	061b      	lsls	r3, r3, #24
 8006c5a:	431a      	orrs	r2, r3
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	695b      	ldr	r3, [r3, #20]
 8006c60:	071b      	lsls	r3, r3, #28
 8006c62:	4917      	ldr	r1, [pc, #92]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006c64:	4313      	orrs	r3, r2
 8006c66:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006c6a:	4b16      	ldr	r3, [pc, #88]	@ (8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8006c6c:	2201      	movs	r2, #1
 8006c6e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006c70:	f7fb f9ee 	bl	8002050 <HAL_GetTick>
 8006c74:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006c76:	e008      	b.n	8006c8a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006c78:	f7fb f9ea 	bl	8002050 <HAL_GetTick>
 8006c7c:	4602      	mov	r2, r0
 8006c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c80:	1ad3      	subs	r3, r2, r3
 8006c82:	2b02      	cmp	r3, #2
 8006c84:	d901      	bls.n	8006c8a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c86:	2303      	movs	r3, #3
 8006c88:	e09f      	b.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d0f0      	beq.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8006c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c98:	2b01      	cmp	r3, #1
 8006c9a:	f040 8095 	bne.w	8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8006cc8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006ca4:	f7fb f9d4 	bl	8002050 <HAL_GetTick>
 8006ca8:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006caa:	e00f      	b.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006cac:	f7fb f9d0 	bl	8002050 <HAL_GetTick>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb4:	1ad3      	subs	r3, r2, r3
 8006cb6:	2b02      	cmp	r3, #2
 8006cb8:	d908      	bls.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006cba:	2303      	movs	r3, #3
 8006cbc:	e085      	b.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x642>
 8006cbe:	bf00      	nop
 8006cc0:	40023800 	.word	0x40023800
 8006cc4:	42470068 	.word	0x42470068
 8006cc8:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006ccc:	4b41      	ldr	r3, [pc, #260]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006cd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006cd8:	d0e8      	beq.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f003 0304 	and.w	r3, r3, #4
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d003      	beq.n	8006cee <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d009      	beq.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d02b      	beq.n	8006d52 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d127      	bne.n	8006d52 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8006d02:	4b34      	ldr	r3, [pc, #208]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d08:	0c1b      	lsrs	r3, r3, #16
 8006d0a:	f003 0303 	and.w	r3, r3, #3
 8006d0e:	3301      	adds	r3, #1
 8006d10:	005b      	lsls	r3, r3, #1
 8006d12:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	699a      	ldr	r2, [r3, #24]
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	69db      	ldr	r3, [r3, #28]
 8006d1c:	019b      	lsls	r3, r3, #6
 8006d1e:	431a      	orrs	r2, r3
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	085b      	lsrs	r3, r3, #1
 8006d24:	3b01      	subs	r3, #1
 8006d26:	041b      	lsls	r3, r3, #16
 8006d28:	431a      	orrs	r2, r3
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d2e:	061b      	lsls	r3, r3, #24
 8006d30:	4928      	ldr	r1, [pc, #160]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006d32:	4313      	orrs	r3, r2
 8006d34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006d38:	4b26      	ldr	r3, [pc, #152]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006d3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d3e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d46:	3b01      	subs	r3, #1
 8006d48:	021b      	lsls	r3, r3, #8
 8006d4a:	4922      	ldr	r1, [pc, #136]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d01d      	beq.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d66:	d118      	bne.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006d68:	4b1a      	ldr	r3, [pc, #104]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d6e:	0e1b      	lsrs	r3, r3, #24
 8006d70:	f003 030f 	and.w	r3, r3, #15
 8006d74:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	699a      	ldr	r2, [r3, #24]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	69db      	ldr	r3, [r3, #28]
 8006d7e:	019b      	lsls	r3, r3, #6
 8006d80:	431a      	orrs	r2, r3
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6a1b      	ldr	r3, [r3, #32]
 8006d86:	085b      	lsrs	r3, r3, #1
 8006d88:	3b01      	subs	r3, #1
 8006d8a:	041b      	lsls	r3, r3, #16
 8006d8c:	431a      	orrs	r2, r3
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	061b      	lsls	r3, r3, #24
 8006d92:	4910      	ldr	r1, [pc, #64]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006d94:	4313      	orrs	r3, r2
 8006d96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006d9a:	4b0f      	ldr	r3, [pc, #60]	@ (8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006da0:	f7fb f956 	bl	8002050 <HAL_GetTick>
 8006da4:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006da6:	e008      	b.n	8006dba <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006da8:	f7fb f952 	bl	8002050 <HAL_GetTick>
 8006dac:	4602      	mov	r2, r0
 8006dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db0:	1ad3      	subs	r3, r2, r3
 8006db2:	2b02      	cmp	r3, #2
 8006db4:	d901      	bls.n	8006dba <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006db6:	2303      	movs	r3, #3
 8006db8:	e007      	b.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006dba:	4b06      	ldr	r3, [pc, #24]	@ (8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006dc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006dc6:	d1ef      	bne.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8006dc8:	2300      	movs	r3, #0
}
 8006dca:	4618      	mov	r0, r3
 8006dcc:	3730      	adds	r7, #48	@ 0x30
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}
 8006dd2:	bf00      	nop
 8006dd4:	40023800 	.word	0x40023800
 8006dd8:	42470070 	.word	0x42470070

08006ddc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ddc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006de0:	b0ae      	sub	sp, #184	@ 0xb8
 8006de2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006de4:	2300      	movs	r3, #0
 8006de6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8006dea:	2300      	movs	r3, #0
 8006dec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8006df0:	2300      	movs	r3, #0
 8006df2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8006df6:	2300      	movs	r3, #0
 8006df8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e02:	4bcb      	ldr	r3, [pc, #812]	@ (8007130 <HAL_RCC_GetSysClockFreq+0x354>)
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	f003 030c 	and.w	r3, r3, #12
 8006e0a:	2b0c      	cmp	r3, #12
 8006e0c:	f200 8206 	bhi.w	800721c <HAL_RCC_GetSysClockFreq+0x440>
 8006e10:	a201      	add	r2, pc, #4	@ (adr r2, 8006e18 <HAL_RCC_GetSysClockFreq+0x3c>)
 8006e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e16:	bf00      	nop
 8006e18:	08006e4d 	.word	0x08006e4d
 8006e1c:	0800721d 	.word	0x0800721d
 8006e20:	0800721d 	.word	0x0800721d
 8006e24:	0800721d 	.word	0x0800721d
 8006e28:	08006e55 	.word	0x08006e55
 8006e2c:	0800721d 	.word	0x0800721d
 8006e30:	0800721d 	.word	0x0800721d
 8006e34:	0800721d 	.word	0x0800721d
 8006e38:	08006e5d 	.word	0x08006e5d
 8006e3c:	0800721d 	.word	0x0800721d
 8006e40:	0800721d 	.word	0x0800721d
 8006e44:	0800721d 	.word	0x0800721d
 8006e48:	0800704d 	.word	0x0800704d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006e4c:	4bb9      	ldr	r3, [pc, #740]	@ (8007134 <HAL_RCC_GetSysClockFreq+0x358>)
 8006e4e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006e52:	e1e7      	b.n	8007224 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006e54:	4bb8      	ldr	r3, [pc, #736]	@ (8007138 <HAL_RCC_GetSysClockFreq+0x35c>)
 8006e56:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006e5a:	e1e3      	b.n	8007224 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006e5c:	4bb4      	ldr	r3, [pc, #720]	@ (8007130 <HAL_RCC_GetSysClockFreq+0x354>)
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006e68:	4bb1      	ldr	r3, [pc, #708]	@ (8007130 <HAL_RCC_GetSysClockFreq+0x354>)
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d071      	beq.n	8006f58 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e74:	4bae      	ldr	r3, [pc, #696]	@ (8007130 <HAL_RCC_GetSysClockFreq+0x354>)
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	099b      	lsrs	r3, r3, #6
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006e80:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8006e84:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006e88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e8c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006e90:	2300      	movs	r3, #0
 8006e92:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006e96:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006e9a:	4622      	mov	r2, r4
 8006e9c:	462b      	mov	r3, r5
 8006e9e:	f04f 0000 	mov.w	r0, #0
 8006ea2:	f04f 0100 	mov.w	r1, #0
 8006ea6:	0159      	lsls	r1, r3, #5
 8006ea8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006eac:	0150      	lsls	r0, r2, #5
 8006eae:	4602      	mov	r2, r0
 8006eb0:	460b      	mov	r3, r1
 8006eb2:	4621      	mov	r1, r4
 8006eb4:	1a51      	subs	r1, r2, r1
 8006eb6:	6439      	str	r1, [r7, #64]	@ 0x40
 8006eb8:	4629      	mov	r1, r5
 8006eba:	eb63 0301 	sbc.w	r3, r3, r1
 8006ebe:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ec0:	f04f 0200 	mov.w	r2, #0
 8006ec4:	f04f 0300 	mov.w	r3, #0
 8006ec8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8006ecc:	4649      	mov	r1, r9
 8006ece:	018b      	lsls	r3, r1, #6
 8006ed0:	4641      	mov	r1, r8
 8006ed2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006ed6:	4641      	mov	r1, r8
 8006ed8:	018a      	lsls	r2, r1, #6
 8006eda:	4641      	mov	r1, r8
 8006edc:	1a51      	subs	r1, r2, r1
 8006ede:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006ee0:	4649      	mov	r1, r9
 8006ee2:	eb63 0301 	sbc.w	r3, r3, r1
 8006ee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ee8:	f04f 0200 	mov.w	r2, #0
 8006eec:	f04f 0300 	mov.w	r3, #0
 8006ef0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8006ef4:	4649      	mov	r1, r9
 8006ef6:	00cb      	lsls	r3, r1, #3
 8006ef8:	4641      	mov	r1, r8
 8006efa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006efe:	4641      	mov	r1, r8
 8006f00:	00ca      	lsls	r2, r1, #3
 8006f02:	4610      	mov	r0, r2
 8006f04:	4619      	mov	r1, r3
 8006f06:	4603      	mov	r3, r0
 8006f08:	4622      	mov	r2, r4
 8006f0a:	189b      	adds	r3, r3, r2
 8006f0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f0e:	462b      	mov	r3, r5
 8006f10:	460a      	mov	r2, r1
 8006f12:	eb42 0303 	adc.w	r3, r2, r3
 8006f16:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f18:	f04f 0200 	mov.w	r2, #0
 8006f1c:	f04f 0300 	mov.w	r3, #0
 8006f20:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006f24:	4629      	mov	r1, r5
 8006f26:	024b      	lsls	r3, r1, #9
 8006f28:	4621      	mov	r1, r4
 8006f2a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006f2e:	4621      	mov	r1, r4
 8006f30:	024a      	lsls	r2, r1, #9
 8006f32:	4610      	mov	r0, r2
 8006f34:	4619      	mov	r1, r3
 8006f36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006f40:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006f44:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8006f48:	f7f9 ff34 	bl	8000db4 <__aeabi_uldivmod>
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	460b      	mov	r3, r1
 8006f50:	4613      	mov	r3, r2
 8006f52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006f56:	e067      	b.n	8007028 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f58:	4b75      	ldr	r3, [pc, #468]	@ (8007130 <HAL_RCC_GetSysClockFreq+0x354>)
 8006f5a:	685b      	ldr	r3, [r3, #4]
 8006f5c:	099b      	lsrs	r3, r3, #6
 8006f5e:	2200      	movs	r2, #0
 8006f60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006f64:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8006f68:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006f6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f70:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006f72:	2300      	movs	r3, #0
 8006f74:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006f76:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8006f7a:	4622      	mov	r2, r4
 8006f7c:	462b      	mov	r3, r5
 8006f7e:	f04f 0000 	mov.w	r0, #0
 8006f82:	f04f 0100 	mov.w	r1, #0
 8006f86:	0159      	lsls	r1, r3, #5
 8006f88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f8c:	0150      	lsls	r0, r2, #5
 8006f8e:	4602      	mov	r2, r0
 8006f90:	460b      	mov	r3, r1
 8006f92:	4621      	mov	r1, r4
 8006f94:	1a51      	subs	r1, r2, r1
 8006f96:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006f98:	4629      	mov	r1, r5
 8006f9a:	eb63 0301 	sbc.w	r3, r3, r1
 8006f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006fa0:	f04f 0200 	mov.w	r2, #0
 8006fa4:	f04f 0300 	mov.w	r3, #0
 8006fa8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8006fac:	4649      	mov	r1, r9
 8006fae:	018b      	lsls	r3, r1, #6
 8006fb0:	4641      	mov	r1, r8
 8006fb2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006fb6:	4641      	mov	r1, r8
 8006fb8:	018a      	lsls	r2, r1, #6
 8006fba:	4641      	mov	r1, r8
 8006fbc:	ebb2 0a01 	subs.w	sl, r2, r1
 8006fc0:	4649      	mov	r1, r9
 8006fc2:	eb63 0b01 	sbc.w	fp, r3, r1
 8006fc6:	f04f 0200 	mov.w	r2, #0
 8006fca:	f04f 0300 	mov.w	r3, #0
 8006fce:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006fd2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006fd6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006fda:	4692      	mov	sl, r2
 8006fdc:	469b      	mov	fp, r3
 8006fde:	4623      	mov	r3, r4
 8006fe0:	eb1a 0303 	adds.w	r3, sl, r3
 8006fe4:	623b      	str	r3, [r7, #32]
 8006fe6:	462b      	mov	r3, r5
 8006fe8:	eb4b 0303 	adc.w	r3, fp, r3
 8006fec:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fee:	f04f 0200 	mov.w	r2, #0
 8006ff2:	f04f 0300 	mov.w	r3, #0
 8006ff6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8006ffa:	4629      	mov	r1, r5
 8006ffc:	028b      	lsls	r3, r1, #10
 8006ffe:	4621      	mov	r1, r4
 8007000:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007004:	4621      	mov	r1, r4
 8007006:	028a      	lsls	r2, r1, #10
 8007008:	4610      	mov	r0, r2
 800700a:	4619      	mov	r1, r3
 800700c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007010:	2200      	movs	r2, #0
 8007012:	673b      	str	r3, [r7, #112]	@ 0x70
 8007014:	677a      	str	r2, [r7, #116]	@ 0x74
 8007016:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800701a:	f7f9 fecb 	bl	8000db4 <__aeabi_uldivmod>
 800701e:	4602      	mov	r2, r0
 8007020:	460b      	mov	r3, r1
 8007022:	4613      	mov	r3, r2
 8007024:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007028:	4b41      	ldr	r3, [pc, #260]	@ (8007130 <HAL_RCC_GetSysClockFreq+0x354>)
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	0c1b      	lsrs	r3, r3, #16
 800702e:	f003 0303 	and.w	r3, r3, #3
 8007032:	3301      	adds	r3, #1
 8007034:	005b      	lsls	r3, r3, #1
 8007036:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800703a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800703e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007042:	fbb2 f3f3 	udiv	r3, r2, r3
 8007046:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800704a:	e0eb      	b.n	8007224 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800704c:	4b38      	ldr	r3, [pc, #224]	@ (8007130 <HAL_RCC_GetSysClockFreq+0x354>)
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007054:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007058:	4b35      	ldr	r3, [pc, #212]	@ (8007130 <HAL_RCC_GetSysClockFreq+0x354>)
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007060:	2b00      	cmp	r3, #0
 8007062:	d06b      	beq.n	800713c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007064:	4b32      	ldr	r3, [pc, #200]	@ (8007130 <HAL_RCC_GetSysClockFreq+0x354>)
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	099b      	lsrs	r3, r3, #6
 800706a:	2200      	movs	r2, #0
 800706c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800706e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007070:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007072:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007076:	663b      	str	r3, [r7, #96]	@ 0x60
 8007078:	2300      	movs	r3, #0
 800707a:	667b      	str	r3, [r7, #100]	@ 0x64
 800707c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8007080:	4622      	mov	r2, r4
 8007082:	462b      	mov	r3, r5
 8007084:	f04f 0000 	mov.w	r0, #0
 8007088:	f04f 0100 	mov.w	r1, #0
 800708c:	0159      	lsls	r1, r3, #5
 800708e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007092:	0150      	lsls	r0, r2, #5
 8007094:	4602      	mov	r2, r0
 8007096:	460b      	mov	r3, r1
 8007098:	4621      	mov	r1, r4
 800709a:	1a51      	subs	r1, r2, r1
 800709c:	61b9      	str	r1, [r7, #24]
 800709e:	4629      	mov	r1, r5
 80070a0:	eb63 0301 	sbc.w	r3, r3, r1
 80070a4:	61fb      	str	r3, [r7, #28]
 80070a6:	f04f 0200 	mov.w	r2, #0
 80070aa:	f04f 0300 	mov.w	r3, #0
 80070ae:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80070b2:	4659      	mov	r1, fp
 80070b4:	018b      	lsls	r3, r1, #6
 80070b6:	4651      	mov	r1, sl
 80070b8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80070bc:	4651      	mov	r1, sl
 80070be:	018a      	lsls	r2, r1, #6
 80070c0:	4651      	mov	r1, sl
 80070c2:	ebb2 0801 	subs.w	r8, r2, r1
 80070c6:	4659      	mov	r1, fp
 80070c8:	eb63 0901 	sbc.w	r9, r3, r1
 80070cc:	f04f 0200 	mov.w	r2, #0
 80070d0:	f04f 0300 	mov.w	r3, #0
 80070d4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80070d8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80070dc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80070e0:	4690      	mov	r8, r2
 80070e2:	4699      	mov	r9, r3
 80070e4:	4623      	mov	r3, r4
 80070e6:	eb18 0303 	adds.w	r3, r8, r3
 80070ea:	613b      	str	r3, [r7, #16]
 80070ec:	462b      	mov	r3, r5
 80070ee:	eb49 0303 	adc.w	r3, r9, r3
 80070f2:	617b      	str	r3, [r7, #20]
 80070f4:	f04f 0200 	mov.w	r2, #0
 80070f8:	f04f 0300 	mov.w	r3, #0
 80070fc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007100:	4629      	mov	r1, r5
 8007102:	024b      	lsls	r3, r1, #9
 8007104:	4621      	mov	r1, r4
 8007106:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800710a:	4621      	mov	r1, r4
 800710c:	024a      	lsls	r2, r1, #9
 800710e:	4610      	mov	r0, r2
 8007110:	4619      	mov	r1, r3
 8007112:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007116:	2200      	movs	r2, #0
 8007118:	65bb      	str	r3, [r7, #88]	@ 0x58
 800711a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800711c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007120:	f7f9 fe48 	bl	8000db4 <__aeabi_uldivmod>
 8007124:	4602      	mov	r2, r0
 8007126:	460b      	mov	r3, r1
 8007128:	4613      	mov	r3, r2
 800712a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800712e:	e065      	b.n	80071fc <HAL_RCC_GetSysClockFreq+0x420>
 8007130:	40023800 	.word	0x40023800
 8007134:	00f42400 	.word	0x00f42400
 8007138:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800713c:	4b3d      	ldr	r3, [pc, #244]	@ (8007234 <HAL_RCC_GetSysClockFreq+0x458>)
 800713e:	685b      	ldr	r3, [r3, #4]
 8007140:	099b      	lsrs	r3, r3, #6
 8007142:	2200      	movs	r2, #0
 8007144:	4618      	mov	r0, r3
 8007146:	4611      	mov	r1, r2
 8007148:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800714c:	653b      	str	r3, [r7, #80]	@ 0x50
 800714e:	2300      	movs	r3, #0
 8007150:	657b      	str	r3, [r7, #84]	@ 0x54
 8007152:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8007156:	4642      	mov	r2, r8
 8007158:	464b      	mov	r3, r9
 800715a:	f04f 0000 	mov.w	r0, #0
 800715e:	f04f 0100 	mov.w	r1, #0
 8007162:	0159      	lsls	r1, r3, #5
 8007164:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007168:	0150      	lsls	r0, r2, #5
 800716a:	4602      	mov	r2, r0
 800716c:	460b      	mov	r3, r1
 800716e:	4641      	mov	r1, r8
 8007170:	1a51      	subs	r1, r2, r1
 8007172:	60b9      	str	r1, [r7, #8]
 8007174:	4649      	mov	r1, r9
 8007176:	eb63 0301 	sbc.w	r3, r3, r1
 800717a:	60fb      	str	r3, [r7, #12]
 800717c:	f04f 0200 	mov.w	r2, #0
 8007180:	f04f 0300 	mov.w	r3, #0
 8007184:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007188:	4659      	mov	r1, fp
 800718a:	018b      	lsls	r3, r1, #6
 800718c:	4651      	mov	r1, sl
 800718e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007192:	4651      	mov	r1, sl
 8007194:	018a      	lsls	r2, r1, #6
 8007196:	4651      	mov	r1, sl
 8007198:	1a54      	subs	r4, r2, r1
 800719a:	4659      	mov	r1, fp
 800719c:	eb63 0501 	sbc.w	r5, r3, r1
 80071a0:	f04f 0200 	mov.w	r2, #0
 80071a4:	f04f 0300 	mov.w	r3, #0
 80071a8:	00eb      	lsls	r3, r5, #3
 80071aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80071ae:	00e2      	lsls	r2, r4, #3
 80071b0:	4614      	mov	r4, r2
 80071b2:	461d      	mov	r5, r3
 80071b4:	4643      	mov	r3, r8
 80071b6:	18e3      	adds	r3, r4, r3
 80071b8:	603b      	str	r3, [r7, #0]
 80071ba:	464b      	mov	r3, r9
 80071bc:	eb45 0303 	adc.w	r3, r5, r3
 80071c0:	607b      	str	r3, [r7, #4]
 80071c2:	f04f 0200 	mov.w	r2, #0
 80071c6:	f04f 0300 	mov.w	r3, #0
 80071ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80071ce:	4629      	mov	r1, r5
 80071d0:	028b      	lsls	r3, r1, #10
 80071d2:	4621      	mov	r1, r4
 80071d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80071d8:	4621      	mov	r1, r4
 80071da:	028a      	lsls	r2, r1, #10
 80071dc:	4610      	mov	r0, r2
 80071de:	4619      	mov	r1, r3
 80071e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80071e4:	2200      	movs	r2, #0
 80071e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80071e8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80071ea:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80071ee:	f7f9 fde1 	bl	8000db4 <__aeabi_uldivmod>
 80071f2:	4602      	mov	r2, r0
 80071f4:	460b      	mov	r3, r1
 80071f6:	4613      	mov	r3, r2
 80071f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80071fc:	4b0d      	ldr	r3, [pc, #52]	@ (8007234 <HAL_RCC_GetSysClockFreq+0x458>)
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	0f1b      	lsrs	r3, r3, #28
 8007202:	f003 0307 	and.w	r3, r3, #7
 8007206:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800720a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800720e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007212:	fbb2 f3f3 	udiv	r3, r2, r3
 8007216:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800721a:	e003      	b.n	8007224 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800721c:	4b06      	ldr	r3, [pc, #24]	@ (8007238 <HAL_RCC_GetSysClockFreq+0x45c>)
 800721e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007222:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007224:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8007228:	4618      	mov	r0, r3
 800722a:	37b8      	adds	r7, #184	@ 0xb8
 800722c:	46bd      	mov	sp, r7
 800722e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007232:	bf00      	nop
 8007234:	40023800 	.word	0x40023800
 8007238:	00f42400 	.word	0x00f42400

0800723c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b086      	sub	sp, #24
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d101      	bne.n	800724e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800724a:	2301      	movs	r3, #1
 800724c:	e28d      	b.n	800776a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f003 0301 	and.w	r3, r3, #1
 8007256:	2b00      	cmp	r3, #0
 8007258:	f000 8083 	beq.w	8007362 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800725c:	4b94      	ldr	r3, [pc, #592]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	f003 030c 	and.w	r3, r3, #12
 8007264:	2b04      	cmp	r3, #4
 8007266:	d019      	beq.n	800729c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007268:	4b91      	ldr	r3, [pc, #580]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	f003 030c 	and.w	r3, r3, #12
        || \
 8007270:	2b08      	cmp	r3, #8
 8007272:	d106      	bne.n	8007282 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007274:	4b8e      	ldr	r3, [pc, #568]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800727c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007280:	d00c      	beq.n	800729c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007282:	4b8b      	ldr	r3, [pc, #556]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800728a:	2b0c      	cmp	r3, #12
 800728c:	d112      	bne.n	80072b4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800728e:	4b88      	ldr	r3, [pc, #544]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007296:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800729a:	d10b      	bne.n	80072b4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800729c:	4b84      	ldr	r3, [pc, #528]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d05b      	beq.n	8007360 <HAL_RCC_OscConfig+0x124>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d157      	bne.n	8007360 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	e25a      	b.n	800776a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072bc:	d106      	bne.n	80072cc <HAL_RCC_OscConfig+0x90>
 80072be:	4b7c      	ldr	r3, [pc, #496]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a7b      	ldr	r2, [pc, #492]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 80072c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072c8:	6013      	str	r3, [r2, #0]
 80072ca:	e01d      	b.n	8007308 <HAL_RCC_OscConfig+0xcc>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80072d4:	d10c      	bne.n	80072f0 <HAL_RCC_OscConfig+0xb4>
 80072d6:	4b76      	ldr	r3, [pc, #472]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4a75      	ldr	r2, [pc, #468]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 80072dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80072e0:	6013      	str	r3, [r2, #0]
 80072e2:	4b73      	ldr	r3, [pc, #460]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a72      	ldr	r2, [pc, #456]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 80072e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072ec:	6013      	str	r3, [r2, #0]
 80072ee:	e00b      	b.n	8007308 <HAL_RCC_OscConfig+0xcc>
 80072f0:	4b6f      	ldr	r3, [pc, #444]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a6e      	ldr	r2, [pc, #440]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 80072f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80072fa:	6013      	str	r3, [r2, #0]
 80072fc:	4b6c      	ldr	r3, [pc, #432]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	4a6b      	ldr	r2, [pc, #428]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 8007302:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007306:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d013      	beq.n	8007338 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007310:	f7fa fe9e 	bl	8002050 <HAL_GetTick>
 8007314:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007316:	e008      	b.n	800732a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007318:	f7fa fe9a 	bl	8002050 <HAL_GetTick>
 800731c:	4602      	mov	r2, r0
 800731e:	693b      	ldr	r3, [r7, #16]
 8007320:	1ad3      	subs	r3, r2, r3
 8007322:	2b64      	cmp	r3, #100	@ 0x64
 8007324:	d901      	bls.n	800732a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8007326:	2303      	movs	r3, #3
 8007328:	e21f      	b.n	800776a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800732a:	4b61      	ldr	r3, [pc, #388]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007332:	2b00      	cmp	r3, #0
 8007334:	d0f0      	beq.n	8007318 <HAL_RCC_OscConfig+0xdc>
 8007336:	e014      	b.n	8007362 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007338:	f7fa fe8a 	bl	8002050 <HAL_GetTick>
 800733c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800733e:	e008      	b.n	8007352 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007340:	f7fa fe86 	bl	8002050 <HAL_GetTick>
 8007344:	4602      	mov	r2, r0
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	1ad3      	subs	r3, r2, r3
 800734a:	2b64      	cmp	r3, #100	@ 0x64
 800734c:	d901      	bls.n	8007352 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800734e:	2303      	movs	r3, #3
 8007350:	e20b      	b.n	800776a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007352:	4b57      	ldr	r3, [pc, #348]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800735a:	2b00      	cmp	r3, #0
 800735c:	d1f0      	bne.n	8007340 <HAL_RCC_OscConfig+0x104>
 800735e:	e000      	b.n	8007362 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007360:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f003 0302 	and.w	r3, r3, #2
 800736a:	2b00      	cmp	r3, #0
 800736c:	d06f      	beq.n	800744e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800736e:	4b50      	ldr	r3, [pc, #320]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	f003 030c 	and.w	r3, r3, #12
 8007376:	2b00      	cmp	r3, #0
 8007378:	d017      	beq.n	80073aa <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800737a:	4b4d      	ldr	r3, [pc, #308]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	f003 030c 	and.w	r3, r3, #12
        || \
 8007382:	2b08      	cmp	r3, #8
 8007384:	d105      	bne.n	8007392 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007386:	4b4a      	ldr	r3, [pc, #296]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800738e:	2b00      	cmp	r3, #0
 8007390:	d00b      	beq.n	80073aa <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007392:	4b47      	ldr	r3, [pc, #284]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 8007394:	689b      	ldr	r3, [r3, #8]
 8007396:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800739a:	2b0c      	cmp	r3, #12
 800739c:	d11c      	bne.n	80073d8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800739e:	4b44      	ldr	r3, [pc, #272]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 80073a0:	685b      	ldr	r3, [r3, #4]
 80073a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d116      	bne.n	80073d8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073aa:	4b41      	ldr	r3, [pc, #260]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f003 0302 	and.w	r3, r3, #2
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d005      	beq.n	80073c2 <HAL_RCC_OscConfig+0x186>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	68db      	ldr	r3, [r3, #12]
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	d001      	beq.n	80073c2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80073be:	2301      	movs	r3, #1
 80073c0:	e1d3      	b.n	800776a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073c2:	4b3b      	ldr	r3, [pc, #236]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	691b      	ldr	r3, [r3, #16]
 80073ce:	00db      	lsls	r3, r3, #3
 80073d0:	4937      	ldr	r1, [pc, #220]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 80073d2:	4313      	orrs	r3, r2
 80073d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073d6:	e03a      	b.n	800744e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	68db      	ldr	r3, [r3, #12]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d020      	beq.n	8007422 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80073e0:	4b34      	ldr	r3, [pc, #208]	@ (80074b4 <HAL_RCC_OscConfig+0x278>)
 80073e2:	2201      	movs	r2, #1
 80073e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073e6:	f7fa fe33 	bl	8002050 <HAL_GetTick>
 80073ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073ec:	e008      	b.n	8007400 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073ee:	f7fa fe2f 	bl	8002050 <HAL_GetTick>
 80073f2:	4602      	mov	r2, r0
 80073f4:	693b      	ldr	r3, [r7, #16]
 80073f6:	1ad3      	subs	r3, r2, r3
 80073f8:	2b02      	cmp	r3, #2
 80073fa:	d901      	bls.n	8007400 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80073fc:	2303      	movs	r3, #3
 80073fe:	e1b4      	b.n	800776a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007400:	4b2b      	ldr	r3, [pc, #172]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f003 0302 	and.w	r3, r3, #2
 8007408:	2b00      	cmp	r3, #0
 800740a:	d0f0      	beq.n	80073ee <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800740c:	4b28      	ldr	r3, [pc, #160]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	691b      	ldr	r3, [r3, #16]
 8007418:	00db      	lsls	r3, r3, #3
 800741a:	4925      	ldr	r1, [pc, #148]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 800741c:	4313      	orrs	r3, r2
 800741e:	600b      	str	r3, [r1, #0]
 8007420:	e015      	b.n	800744e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007422:	4b24      	ldr	r3, [pc, #144]	@ (80074b4 <HAL_RCC_OscConfig+0x278>)
 8007424:	2200      	movs	r2, #0
 8007426:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007428:	f7fa fe12 	bl	8002050 <HAL_GetTick>
 800742c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800742e:	e008      	b.n	8007442 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007430:	f7fa fe0e 	bl	8002050 <HAL_GetTick>
 8007434:	4602      	mov	r2, r0
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	1ad3      	subs	r3, r2, r3
 800743a:	2b02      	cmp	r3, #2
 800743c:	d901      	bls.n	8007442 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800743e:	2303      	movs	r3, #3
 8007440:	e193      	b.n	800776a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007442:	4b1b      	ldr	r3, [pc, #108]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f003 0302 	and.w	r3, r3, #2
 800744a:	2b00      	cmp	r3, #0
 800744c:	d1f0      	bne.n	8007430 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f003 0308 	and.w	r3, r3, #8
 8007456:	2b00      	cmp	r3, #0
 8007458:	d036      	beq.n	80074c8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	695b      	ldr	r3, [r3, #20]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d016      	beq.n	8007490 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007462:	4b15      	ldr	r3, [pc, #84]	@ (80074b8 <HAL_RCC_OscConfig+0x27c>)
 8007464:	2201      	movs	r2, #1
 8007466:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007468:	f7fa fdf2 	bl	8002050 <HAL_GetTick>
 800746c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800746e:	e008      	b.n	8007482 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007470:	f7fa fdee 	bl	8002050 <HAL_GetTick>
 8007474:	4602      	mov	r2, r0
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	1ad3      	subs	r3, r2, r3
 800747a:	2b02      	cmp	r3, #2
 800747c:	d901      	bls.n	8007482 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800747e:	2303      	movs	r3, #3
 8007480:	e173      	b.n	800776a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007482:	4b0b      	ldr	r3, [pc, #44]	@ (80074b0 <HAL_RCC_OscConfig+0x274>)
 8007484:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007486:	f003 0302 	and.w	r3, r3, #2
 800748a:	2b00      	cmp	r3, #0
 800748c:	d0f0      	beq.n	8007470 <HAL_RCC_OscConfig+0x234>
 800748e:	e01b      	b.n	80074c8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007490:	4b09      	ldr	r3, [pc, #36]	@ (80074b8 <HAL_RCC_OscConfig+0x27c>)
 8007492:	2200      	movs	r2, #0
 8007494:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007496:	f7fa fddb 	bl	8002050 <HAL_GetTick>
 800749a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800749c:	e00e      	b.n	80074bc <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800749e:	f7fa fdd7 	bl	8002050 <HAL_GetTick>
 80074a2:	4602      	mov	r2, r0
 80074a4:	693b      	ldr	r3, [r7, #16]
 80074a6:	1ad3      	subs	r3, r2, r3
 80074a8:	2b02      	cmp	r3, #2
 80074aa:	d907      	bls.n	80074bc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80074ac:	2303      	movs	r3, #3
 80074ae:	e15c      	b.n	800776a <HAL_RCC_OscConfig+0x52e>
 80074b0:	40023800 	.word	0x40023800
 80074b4:	42470000 	.word	0x42470000
 80074b8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074bc:	4b8a      	ldr	r3, [pc, #552]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 80074be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074c0:	f003 0302 	and.w	r3, r3, #2
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d1ea      	bne.n	800749e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f003 0304 	and.w	r3, r3, #4
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	f000 8097 	beq.w	8007604 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074d6:	2300      	movs	r3, #0
 80074d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80074da:	4b83      	ldr	r3, [pc, #524]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 80074dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d10f      	bne.n	8007506 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80074e6:	2300      	movs	r3, #0
 80074e8:	60bb      	str	r3, [r7, #8]
 80074ea:	4b7f      	ldr	r3, [pc, #508]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 80074ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074ee:	4a7e      	ldr	r2, [pc, #504]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 80074f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80074f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80074f6:	4b7c      	ldr	r3, [pc, #496]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 80074f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074fe:	60bb      	str	r3, [r7, #8]
 8007500:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007502:	2301      	movs	r3, #1
 8007504:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007506:	4b79      	ldr	r3, [pc, #484]	@ (80076ec <HAL_RCC_OscConfig+0x4b0>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800750e:	2b00      	cmp	r3, #0
 8007510:	d118      	bne.n	8007544 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007512:	4b76      	ldr	r3, [pc, #472]	@ (80076ec <HAL_RCC_OscConfig+0x4b0>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a75      	ldr	r2, [pc, #468]	@ (80076ec <HAL_RCC_OscConfig+0x4b0>)
 8007518:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800751c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800751e:	f7fa fd97 	bl	8002050 <HAL_GetTick>
 8007522:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007524:	e008      	b.n	8007538 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007526:	f7fa fd93 	bl	8002050 <HAL_GetTick>
 800752a:	4602      	mov	r2, r0
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	1ad3      	subs	r3, r2, r3
 8007530:	2b02      	cmp	r3, #2
 8007532:	d901      	bls.n	8007538 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8007534:	2303      	movs	r3, #3
 8007536:	e118      	b.n	800776a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007538:	4b6c      	ldr	r3, [pc, #432]	@ (80076ec <HAL_RCC_OscConfig+0x4b0>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007540:	2b00      	cmp	r3, #0
 8007542:	d0f0      	beq.n	8007526 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	689b      	ldr	r3, [r3, #8]
 8007548:	2b01      	cmp	r3, #1
 800754a:	d106      	bne.n	800755a <HAL_RCC_OscConfig+0x31e>
 800754c:	4b66      	ldr	r3, [pc, #408]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 800754e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007550:	4a65      	ldr	r2, [pc, #404]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 8007552:	f043 0301 	orr.w	r3, r3, #1
 8007556:	6713      	str	r3, [r2, #112]	@ 0x70
 8007558:	e01c      	b.n	8007594 <HAL_RCC_OscConfig+0x358>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	2b05      	cmp	r3, #5
 8007560:	d10c      	bne.n	800757c <HAL_RCC_OscConfig+0x340>
 8007562:	4b61      	ldr	r3, [pc, #388]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 8007564:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007566:	4a60      	ldr	r2, [pc, #384]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 8007568:	f043 0304 	orr.w	r3, r3, #4
 800756c:	6713      	str	r3, [r2, #112]	@ 0x70
 800756e:	4b5e      	ldr	r3, [pc, #376]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 8007570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007572:	4a5d      	ldr	r2, [pc, #372]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 8007574:	f043 0301 	orr.w	r3, r3, #1
 8007578:	6713      	str	r3, [r2, #112]	@ 0x70
 800757a:	e00b      	b.n	8007594 <HAL_RCC_OscConfig+0x358>
 800757c:	4b5a      	ldr	r3, [pc, #360]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 800757e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007580:	4a59      	ldr	r2, [pc, #356]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 8007582:	f023 0301 	bic.w	r3, r3, #1
 8007586:	6713      	str	r3, [r2, #112]	@ 0x70
 8007588:	4b57      	ldr	r3, [pc, #348]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 800758a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800758c:	4a56      	ldr	r2, [pc, #344]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 800758e:	f023 0304 	bic.w	r3, r3, #4
 8007592:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	689b      	ldr	r3, [r3, #8]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d015      	beq.n	80075c8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800759c:	f7fa fd58 	bl	8002050 <HAL_GetTick>
 80075a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075a2:	e00a      	b.n	80075ba <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075a4:	f7fa fd54 	bl	8002050 <HAL_GetTick>
 80075a8:	4602      	mov	r2, r0
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	1ad3      	subs	r3, r2, r3
 80075ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d901      	bls.n	80075ba <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80075b6:	2303      	movs	r3, #3
 80075b8:	e0d7      	b.n	800776a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075ba:	4b4b      	ldr	r3, [pc, #300]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 80075bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075be:	f003 0302 	and.w	r3, r3, #2
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d0ee      	beq.n	80075a4 <HAL_RCC_OscConfig+0x368>
 80075c6:	e014      	b.n	80075f2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075c8:	f7fa fd42 	bl	8002050 <HAL_GetTick>
 80075cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075ce:	e00a      	b.n	80075e6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075d0:	f7fa fd3e 	bl	8002050 <HAL_GetTick>
 80075d4:	4602      	mov	r2, r0
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	1ad3      	subs	r3, r2, r3
 80075da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075de:	4293      	cmp	r3, r2
 80075e0:	d901      	bls.n	80075e6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80075e2:	2303      	movs	r3, #3
 80075e4:	e0c1      	b.n	800776a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80075e6:	4b40      	ldr	r3, [pc, #256]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 80075e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075ea:	f003 0302 	and.w	r3, r3, #2
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d1ee      	bne.n	80075d0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80075f2:	7dfb      	ldrb	r3, [r7, #23]
 80075f4:	2b01      	cmp	r3, #1
 80075f6:	d105      	bne.n	8007604 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80075f8:	4b3b      	ldr	r3, [pc, #236]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 80075fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075fc:	4a3a      	ldr	r2, [pc, #232]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 80075fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007602:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	699b      	ldr	r3, [r3, #24]
 8007608:	2b00      	cmp	r3, #0
 800760a:	f000 80ad 	beq.w	8007768 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800760e:	4b36      	ldr	r3, [pc, #216]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	f003 030c 	and.w	r3, r3, #12
 8007616:	2b08      	cmp	r3, #8
 8007618:	d060      	beq.n	80076dc <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	699b      	ldr	r3, [r3, #24]
 800761e:	2b02      	cmp	r3, #2
 8007620:	d145      	bne.n	80076ae <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007622:	4b33      	ldr	r3, [pc, #204]	@ (80076f0 <HAL_RCC_OscConfig+0x4b4>)
 8007624:	2200      	movs	r2, #0
 8007626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007628:	f7fa fd12 	bl	8002050 <HAL_GetTick>
 800762c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800762e:	e008      	b.n	8007642 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007630:	f7fa fd0e 	bl	8002050 <HAL_GetTick>
 8007634:	4602      	mov	r2, r0
 8007636:	693b      	ldr	r3, [r7, #16]
 8007638:	1ad3      	subs	r3, r2, r3
 800763a:	2b02      	cmp	r3, #2
 800763c:	d901      	bls.n	8007642 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800763e:	2303      	movs	r3, #3
 8007640:	e093      	b.n	800776a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007642:	4b29      	ldr	r3, [pc, #164]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800764a:	2b00      	cmp	r3, #0
 800764c:	d1f0      	bne.n	8007630 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	69da      	ldr	r2, [r3, #28]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6a1b      	ldr	r3, [r3, #32]
 8007656:	431a      	orrs	r2, r3
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800765c:	019b      	lsls	r3, r3, #6
 800765e:	431a      	orrs	r2, r3
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007664:	085b      	lsrs	r3, r3, #1
 8007666:	3b01      	subs	r3, #1
 8007668:	041b      	lsls	r3, r3, #16
 800766a:	431a      	orrs	r2, r3
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007670:	061b      	lsls	r3, r3, #24
 8007672:	431a      	orrs	r2, r3
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007678:	071b      	lsls	r3, r3, #28
 800767a:	491b      	ldr	r1, [pc, #108]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 800767c:	4313      	orrs	r3, r2
 800767e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007680:	4b1b      	ldr	r3, [pc, #108]	@ (80076f0 <HAL_RCC_OscConfig+0x4b4>)
 8007682:	2201      	movs	r2, #1
 8007684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007686:	f7fa fce3 	bl	8002050 <HAL_GetTick>
 800768a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800768c:	e008      	b.n	80076a0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800768e:	f7fa fcdf 	bl	8002050 <HAL_GetTick>
 8007692:	4602      	mov	r2, r0
 8007694:	693b      	ldr	r3, [r7, #16]
 8007696:	1ad3      	subs	r3, r2, r3
 8007698:	2b02      	cmp	r3, #2
 800769a:	d901      	bls.n	80076a0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800769c:	2303      	movs	r3, #3
 800769e:	e064      	b.n	800776a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076a0:	4b11      	ldr	r3, [pc, #68]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d0f0      	beq.n	800768e <HAL_RCC_OscConfig+0x452>
 80076ac:	e05c      	b.n	8007768 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076ae:	4b10      	ldr	r3, [pc, #64]	@ (80076f0 <HAL_RCC_OscConfig+0x4b4>)
 80076b0:	2200      	movs	r2, #0
 80076b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076b4:	f7fa fccc 	bl	8002050 <HAL_GetTick>
 80076b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076ba:	e008      	b.n	80076ce <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076bc:	f7fa fcc8 	bl	8002050 <HAL_GetTick>
 80076c0:	4602      	mov	r2, r0
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	1ad3      	subs	r3, r2, r3
 80076c6:	2b02      	cmp	r3, #2
 80076c8:	d901      	bls.n	80076ce <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80076ca:	2303      	movs	r3, #3
 80076cc:	e04d      	b.n	800776a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076ce:	4b06      	ldr	r3, [pc, #24]	@ (80076e8 <HAL_RCC_OscConfig+0x4ac>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d1f0      	bne.n	80076bc <HAL_RCC_OscConfig+0x480>
 80076da:	e045      	b.n	8007768 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	699b      	ldr	r3, [r3, #24]
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	d107      	bne.n	80076f4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e040      	b.n	800776a <HAL_RCC_OscConfig+0x52e>
 80076e8:	40023800 	.word	0x40023800
 80076ec:	40007000 	.word	0x40007000
 80076f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80076f4:	4b1f      	ldr	r3, [pc, #124]	@ (8007774 <HAL_RCC_OscConfig+0x538>)
 80076f6:	685b      	ldr	r3, [r3, #4]
 80076f8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	699b      	ldr	r3, [r3, #24]
 80076fe:	2b01      	cmp	r3, #1
 8007700:	d030      	beq.n	8007764 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800770c:	429a      	cmp	r2, r3
 800770e:	d129      	bne.n	8007764 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800771a:	429a      	cmp	r2, r3
 800771c:	d122      	bne.n	8007764 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800771e:	68fa      	ldr	r2, [r7, #12]
 8007720:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007724:	4013      	ands	r3, r2
 8007726:	687a      	ldr	r2, [r7, #4]
 8007728:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800772a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800772c:	4293      	cmp	r3, r2
 800772e:	d119      	bne.n	8007764 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800773a:	085b      	lsrs	r3, r3, #1
 800773c:	3b01      	subs	r3, #1
 800773e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007740:	429a      	cmp	r2, r3
 8007742:	d10f      	bne.n	8007764 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800774e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007750:	429a      	cmp	r2, r3
 8007752:	d107      	bne.n	8007764 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800775e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007760:	429a      	cmp	r2, r3
 8007762:	d001      	beq.n	8007768 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007764:	2301      	movs	r3, #1
 8007766:	e000      	b.n	800776a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8007768:	2300      	movs	r3, #0
}
 800776a:	4618      	mov	r0, r3
 800776c:	3718      	adds	r7, #24
 800776e:	46bd      	mov	sp, r7
 8007770:	bd80      	pop	{r7, pc}
 8007772:	bf00      	nop
 8007774:	40023800 	.word	0x40023800

08007778 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b084      	sub	sp, #16
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d101      	bne.n	800778a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8007786:	2301      	movs	r3, #1
 8007788:	e073      	b.n	8007872 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	7f5b      	ldrb	r3, [r3, #29]
 800778e:	b2db      	uxtb	r3, r3
 8007790:	2b00      	cmp	r3, #0
 8007792:	d105      	bne.n	80077a0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2200      	movs	r2, #0
 8007798:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f7f9 ffd4 	bl	8001748 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2202      	movs	r2, #2
 80077a4:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	68db      	ldr	r3, [r3, #12]
 80077ac:	f003 0310 	and.w	r3, r3, #16
 80077b0:	2b10      	cmp	r3, #16
 80077b2:	d055      	beq.n	8007860 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	22ca      	movs	r2, #202	@ 0xca
 80077ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	2253      	movs	r2, #83	@ 0x53
 80077c2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80077c4:	6878      	ldr	r0, [r7, #4]
 80077c6:	f000 fa49 	bl	8007c5c <RTC_EnterInitMode>
 80077ca:	4603      	mov	r3, r0
 80077cc:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80077ce:	7bfb      	ldrb	r3, [r7, #15]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d12c      	bne.n	800782e <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	687a      	ldr	r2, [r7, #4]
 80077dc:	6812      	ldr	r2, [r2, #0]
 80077de:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80077e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077e6:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	6899      	ldr	r1, [r3, #8]
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	685a      	ldr	r2, [r3, #4]
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	691b      	ldr	r3, [r3, #16]
 80077f6:	431a      	orrs	r2, r3
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	695b      	ldr	r3, [r3, #20]
 80077fc:	431a      	orrs	r2, r3
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	430a      	orrs	r2, r1
 8007804:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	687a      	ldr	r2, [r7, #4]
 800780c:	68d2      	ldr	r2, [r2, #12]
 800780e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	6919      	ldr	r1, [r3, #16]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	041a      	lsls	r2, r3, #16
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	430a      	orrs	r2, r1
 8007822:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	f000 fa50 	bl	8007cca <RTC_ExitInitMode>
 800782a:	4603      	mov	r3, r0
 800782c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800782e:	7bfb      	ldrb	r3, [r7, #15]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d110      	bne.n	8007856 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007842:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	699a      	ldr	r2, [r3, #24]
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	430a      	orrs	r2, r1
 8007854:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	22ff      	movs	r2, #255	@ 0xff
 800785c:	625a      	str	r2, [r3, #36]	@ 0x24
 800785e:	e001      	b.n	8007864 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8007860:	2300      	movs	r3, #0
 8007862:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8007864:	7bfb      	ldrb	r3, [r7, #15]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d102      	bne.n	8007870 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2201      	movs	r2, #1
 800786e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8007870:	7bfb      	ldrb	r3, [r7, #15]
}
 8007872:	4618      	mov	r0, r3
 8007874:	3710      	adds	r7, #16
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}

0800787a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800787a:	b590      	push	{r4, r7, lr}
 800787c:	b087      	sub	sp, #28
 800787e:	af00      	add	r7, sp, #0
 8007880:	60f8      	str	r0, [r7, #12]
 8007882:	60b9      	str	r1, [r7, #8]
 8007884:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007886:	2300      	movs	r3, #0
 8007888:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	7f1b      	ldrb	r3, [r3, #28]
 800788e:	2b01      	cmp	r3, #1
 8007890:	d101      	bne.n	8007896 <HAL_RTC_SetTime+0x1c>
 8007892:	2302      	movs	r3, #2
 8007894:	e087      	b.n	80079a6 <HAL_RTC_SetTime+0x12c>
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2201      	movs	r2, #1
 800789a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	2202      	movs	r2, #2
 80078a0:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d126      	bne.n	80078f6 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d102      	bne.n	80078bc <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	2200      	movs	r2, #0
 80078ba:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	781b      	ldrb	r3, [r3, #0]
 80078c0:	4618      	mov	r0, r3
 80078c2:	f000 fa27 	bl	8007d14 <RTC_ByteToBcd2>
 80078c6:	4603      	mov	r3, r0
 80078c8:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	785b      	ldrb	r3, [r3, #1]
 80078ce:	4618      	mov	r0, r3
 80078d0:	f000 fa20 	bl	8007d14 <RTC_ByteToBcd2>
 80078d4:	4603      	mov	r3, r0
 80078d6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80078d8:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	789b      	ldrb	r3, [r3, #2]
 80078de:	4618      	mov	r0, r3
 80078e0:	f000 fa18 	bl	8007d14 <RTC_ByteToBcd2>
 80078e4:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80078e6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	78db      	ldrb	r3, [r3, #3]
 80078ee:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80078f0:	4313      	orrs	r3, r2
 80078f2:	617b      	str	r3, [r7, #20]
 80078f4:	e018      	b.n	8007928 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	689b      	ldr	r3, [r3, #8]
 80078fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007900:	2b00      	cmp	r3, #0
 8007902:	d102      	bne.n	800790a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	2200      	movs	r2, #0
 8007908:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	781b      	ldrb	r3, [r3, #0]
 800790e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	785b      	ldrb	r3, [r3, #1]
 8007914:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007916:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8007918:	68ba      	ldr	r2, [r7, #8]
 800791a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800791c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	78db      	ldrb	r3, [r3, #3]
 8007922:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007924:	4313      	orrs	r3, r2
 8007926:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	22ca      	movs	r2, #202	@ 0xca
 800792e:	625a      	str	r2, [r3, #36]	@ 0x24
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	2253      	movs	r2, #83	@ 0x53
 8007936:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007938:	68f8      	ldr	r0, [r7, #12]
 800793a:	f000 f98f 	bl	8007c5c <RTC_EnterInitMode>
 800793e:	4603      	mov	r3, r0
 8007940:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007942:	7cfb      	ldrb	r3, [r7, #19]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d120      	bne.n	800798a <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681a      	ldr	r2, [r3, #0]
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8007952:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007956:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	689a      	ldr	r2, [r3, #8]
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007966:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	6899      	ldr	r1, [r3, #8]
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	68da      	ldr	r2, [r3, #12]
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	691b      	ldr	r3, [r3, #16]
 8007976:	431a      	orrs	r2, r3
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	430a      	orrs	r2, r1
 800797e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007980:	68f8      	ldr	r0, [r7, #12]
 8007982:	f000 f9a2 	bl	8007cca <RTC_ExitInitMode>
 8007986:	4603      	mov	r3, r0
 8007988:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800798a:	7cfb      	ldrb	r3, [r7, #19]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d102      	bne.n	8007996 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	2201      	movs	r2, #1
 8007994:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	22ff      	movs	r2, #255	@ 0xff
 800799c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2200      	movs	r2, #0
 80079a2:	771a      	strb	r2, [r3, #28]

  return status;
 80079a4:	7cfb      	ldrb	r3, [r7, #19]
}
 80079a6:	4618      	mov	r0, r3
 80079a8:	371c      	adds	r7, #28
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd90      	pop	{r4, r7, pc}

080079ae <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80079ae:	b580      	push	{r7, lr}
 80079b0:	b086      	sub	sp, #24
 80079b2:	af00      	add	r7, sp, #0
 80079b4:	60f8      	str	r0, [r7, #12]
 80079b6:	60b9      	str	r1, [r7, #8]
 80079b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80079ba:	2300      	movs	r3, #0
 80079bc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	691b      	ldr	r3, [r3, #16]
 80079ce:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80079e0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80079e4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	0c1b      	lsrs	r3, r3, #16
 80079ea:	b2db      	uxtb	r3, r3
 80079ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80079f0:	b2da      	uxtb	r2, r3
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	0a1b      	lsrs	r3, r3, #8
 80079fa:	b2db      	uxtb	r3, r3
 80079fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a00:	b2da      	uxtb	r2, r3
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	b2db      	uxtb	r3, r3
 8007a0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a0e:	b2da      	uxtb	r2, r3
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	0d9b      	lsrs	r3, r3, #22
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	f003 0301 	and.w	r3, r3, #1
 8007a1e:	b2da      	uxtb	r2, r3
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d11a      	bne.n	8007a60 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	781b      	ldrb	r3, [r3, #0]
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f000 f98e 	bl	8007d50 <RTC_Bcd2ToByte>
 8007a34:	4603      	mov	r3, r0
 8007a36:	461a      	mov	r2, r3
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	785b      	ldrb	r3, [r3, #1]
 8007a40:	4618      	mov	r0, r3
 8007a42:	f000 f985 	bl	8007d50 <RTC_Bcd2ToByte>
 8007a46:	4603      	mov	r3, r0
 8007a48:	461a      	mov	r2, r3
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	789b      	ldrb	r3, [r3, #2]
 8007a52:	4618      	mov	r0, r3
 8007a54:	f000 f97c 	bl	8007d50 <RTC_Bcd2ToByte>
 8007a58:	4603      	mov	r3, r0
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007a60:	2300      	movs	r3, #0
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	3718      	adds	r7, #24
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bd80      	pop	{r7, pc}

08007a6a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007a6a:	b590      	push	{r4, r7, lr}
 8007a6c:	b087      	sub	sp, #28
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	60f8      	str	r0, [r7, #12]
 8007a72:	60b9      	str	r1, [r7, #8]
 8007a74:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007a76:	2300      	movs	r3, #0
 8007a78:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	7f1b      	ldrb	r3, [r3, #28]
 8007a7e:	2b01      	cmp	r3, #1
 8007a80:	d101      	bne.n	8007a86 <HAL_RTC_SetDate+0x1c>
 8007a82:	2302      	movs	r3, #2
 8007a84:	e071      	b.n	8007b6a <HAL_RTC_SetDate+0x100>
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	2201      	movs	r2, #1
 8007a8a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	2202      	movs	r2, #2
 8007a90:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d10e      	bne.n	8007ab6 <HAL_RTC_SetDate+0x4c>
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	785b      	ldrb	r3, [r3, #1]
 8007a9c:	f003 0310 	and.w	r3, r3, #16
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d008      	beq.n	8007ab6 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	785b      	ldrb	r3, [r3, #1]
 8007aa8:	f023 0310 	bic.w	r3, r3, #16
 8007aac:	b2db      	uxtb	r3, r3
 8007aae:	330a      	adds	r3, #10
 8007ab0:	b2da      	uxtb	r2, r3
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d11c      	bne.n	8007af6 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	78db      	ldrb	r3, [r3, #3]
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	f000 f927 	bl	8007d14 <RTC_ByteToBcd2>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	785b      	ldrb	r3, [r3, #1]
 8007ace:	4618      	mov	r0, r3
 8007ad0:	f000 f920 	bl	8007d14 <RTC_ByteToBcd2>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007ad8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	789b      	ldrb	r3, [r3, #2]
 8007ade:	4618      	mov	r0, r3
 8007ae0:	f000 f918 	bl	8007d14 <RTC_ByteToBcd2>
 8007ae4:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007ae6:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	781b      	ldrb	r3, [r3, #0]
 8007aee:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007af0:	4313      	orrs	r3, r2
 8007af2:	617b      	str	r3, [r7, #20]
 8007af4:	e00e      	b.n	8007b14 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	78db      	ldrb	r3, [r3, #3]
 8007afa:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	785b      	ldrb	r3, [r3, #1]
 8007b00:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007b02:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8007b04:	68ba      	ldr	r2, [r7, #8]
 8007b06:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007b08:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	781b      	ldrb	r3, [r3, #0]
 8007b0e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007b10:	4313      	orrs	r3, r2
 8007b12:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	22ca      	movs	r2, #202	@ 0xca
 8007b1a:	625a      	str	r2, [r3, #36]	@ 0x24
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	2253      	movs	r2, #83	@ 0x53
 8007b22:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007b24:	68f8      	ldr	r0, [r7, #12]
 8007b26:	f000 f899 	bl	8007c5c <RTC_EnterInitMode>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007b2e:	7cfb      	ldrb	r3, [r7, #19]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d10c      	bne.n	8007b4e <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681a      	ldr	r2, [r3, #0]
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007b3e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007b42:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007b44:	68f8      	ldr	r0, [r7, #12]
 8007b46:	f000 f8c0 	bl	8007cca <RTC_ExitInitMode>
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007b4e:	7cfb      	ldrb	r3, [r7, #19]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d102      	bne.n	8007b5a <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2201      	movs	r2, #1
 8007b58:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	22ff      	movs	r2, #255	@ 0xff
 8007b60:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2200      	movs	r2, #0
 8007b66:	771a      	strb	r2, [r3, #28]

  return status;
 8007b68:	7cfb      	ldrb	r3, [r7, #19]
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	371c      	adds	r7, #28
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd90      	pop	{r4, r7, pc}

08007b72 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007b72:	b580      	push	{r7, lr}
 8007b74:	b086      	sub	sp, #24
 8007b76:	af00      	add	r7, sp, #0
 8007b78:	60f8      	str	r0, [r7, #12]
 8007b7a:	60b9      	str	r1, [r7, #8]
 8007b7c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007b8c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007b90:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	0c1b      	lsrs	r3, r3, #16
 8007b96:	b2da      	uxtb	r2, r3
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8007b9c:	697b      	ldr	r3, [r7, #20]
 8007b9e:	0a1b      	lsrs	r3, r3, #8
 8007ba0:	b2db      	uxtb	r3, r3
 8007ba2:	f003 031f 	and.w	r3, r3, #31
 8007ba6:	b2da      	uxtb	r2, r3
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007bac:	697b      	ldr	r3, [r7, #20]
 8007bae:	b2db      	uxtb	r3, r3
 8007bb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007bb4:	b2da      	uxtb	r2, r3
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	0b5b      	lsrs	r3, r3, #13
 8007bbe:	b2db      	uxtb	r3, r3
 8007bc0:	f003 0307 	and.w	r3, r3, #7
 8007bc4:	b2da      	uxtb	r2, r3
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d11a      	bne.n	8007c06 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	78db      	ldrb	r3, [r3, #3]
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	f000 f8bb 	bl	8007d50 <RTC_Bcd2ToByte>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	461a      	mov	r2, r3
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	785b      	ldrb	r3, [r3, #1]
 8007be6:	4618      	mov	r0, r3
 8007be8:	f000 f8b2 	bl	8007d50 <RTC_Bcd2ToByte>
 8007bec:	4603      	mov	r3, r0
 8007bee:	461a      	mov	r2, r3
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	789b      	ldrb	r3, [r3, #2]
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	f000 f8a9 	bl	8007d50 <RTC_Bcd2ToByte>
 8007bfe:	4603      	mov	r3, r0
 8007c00:	461a      	mov	r2, r3
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007c06:	2300      	movs	r3, #0
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3718      	adds	r7, #24
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}

08007c10 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b084      	sub	sp, #16
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007c18:	2300      	movs	r3, #0
 8007c1a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4a0d      	ldr	r2, [pc, #52]	@ (8007c58 <HAL_RTC_WaitForSynchro+0x48>)
 8007c22:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007c24:	f7fa fa14 	bl	8002050 <HAL_GetTick>
 8007c28:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007c2a:	e009      	b.n	8007c40 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007c2c:	f7fa fa10 	bl	8002050 <HAL_GetTick>
 8007c30:	4602      	mov	r2, r0
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	1ad3      	subs	r3, r2, r3
 8007c36:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c3a:	d901      	bls.n	8007c40 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007c3c:	2303      	movs	r3, #3
 8007c3e:	e007      	b.n	8007c50 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	68db      	ldr	r3, [r3, #12]
 8007c46:	f003 0320 	and.w	r3, r3, #32
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d0ee      	beq.n	8007c2c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007c4e:	2300      	movs	r3, #0
}
 8007c50:	4618      	mov	r0, r3
 8007c52:	3710      	adds	r7, #16
 8007c54:	46bd      	mov	sp, r7
 8007c56:	bd80      	pop	{r7, pc}
 8007c58:	00017f5f 	.word	0x00017f5f

08007c5c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b084      	sub	sp, #16
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007c64:	2300      	movs	r3, #0
 8007c66:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	68db      	ldr	r3, [r3, #12]
 8007c72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d122      	bne.n	8007cc0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	68da      	ldr	r2, [r3, #12]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007c88:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007c8a:	f7fa f9e1 	bl	8002050 <HAL_GetTick>
 8007c8e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007c90:	e00c      	b.n	8007cac <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007c92:	f7fa f9dd 	bl	8002050 <HAL_GetTick>
 8007c96:	4602      	mov	r2, r0
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	1ad3      	subs	r3, r2, r3
 8007c9c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007ca0:	d904      	bls.n	8007cac <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2204      	movs	r2, #4
 8007ca6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	68db      	ldr	r3, [r3, #12]
 8007cb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d102      	bne.n	8007cc0 <RTC_EnterInitMode+0x64>
 8007cba:	7bfb      	ldrb	r3, [r7, #15]
 8007cbc:	2b01      	cmp	r3, #1
 8007cbe:	d1e8      	bne.n	8007c92 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3710      	adds	r7, #16
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}

08007cca <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007cca:	b580      	push	{r7, lr}
 8007ccc:	b084      	sub	sp, #16
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	68da      	ldr	r2, [r3, #12]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007ce4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	f003 0320 	and.w	r3, r3, #32
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d10a      	bne.n	8007d0a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f7ff ff8b 	bl	8007c10 <HAL_RTC_WaitForSynchro>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d004      	beq.n	8007d0a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2204      	movs	r2, #4
 8007d04:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8007d06:	2301      	movs	r3, #1
 8007d08:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007d0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	3710      	adds	r7, #16
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}

08007d14 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b085      	sub	sp, #20
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8007d22:	e005      	b.n	8007d30 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	3301      	adds	r3, #1
 8007d28:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8007d2a:	79fb      	ldrb	r3, [r7, #7]
 8007d2c:	3b0a      	subs	r3, #10
 8007d2e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8007d30:	79fb      	ldrb	r3, [r7, #7]
 8007d32:	2b09      	cmp	r3, #9
 8007d34:	d8f6      	bhi.n	8007d24 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	011b      	lsls	r3, r3, #4
 8007d3c:	b2da      	uxtb	r2, r3
 8007d3e:	79fb      	ldrb	r3, [r7, #7]
 8007d40:	4313      	orrs	r3, r2
 8007d42:	b2db      	uxtb	r3, r3
}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3714      	adds	r7, #20
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4e:	4770      	bx	lr

08007d50 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b085      	sub	sp, #20
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	4603      	mov	r3, r0
 8007d58:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8007d5e:	79fb      	ldrb	r3, [r7, #7]
 8007d60:	091b      	lsrs	r3, r3, #4
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	461a      	mov	r2, r3
 8007d66:	4613      	mov	r3, r2
 8007d68:	009b      	lsls	r3, r3, #2
 8007d6a:	4413      	add	r3, r2
 8007d6c:	005b      	lsls	r3, r3, #1
 8007d6e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	b2da      	uxtb	r2, r3
 8007d74:	79fb      	ldrb	r3, [r7, #7]
 8007d76:	f003 030f 	and.w	r3, r3, #15
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	4413      	add	r3, r2
 8007d7e:	b2db      	uxtb	r3, r3
}
 8007d80:	4618      	mov	r0, r3
 8007d82:	3714      	adds	r7, #20
 8007d84:	46bd      	mov	sp, r7
 8007d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8a:	4770      	bx	lr

08007d8c <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b085      	sub	sp, #20
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
 8007d94:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8007d96:	2300      	movs	r3, #0
 8007d98:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	3350      	adds	r3, #80	@ 0x50
 8007da0:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	009b      	lsls	r3, r3, #2
 8007da6:	68fa      	ldr	r2, [r7, #12]
 8007da8:	4413      	add	r3, r2
 8007daa:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
}
 8007db0:	4618      	mov	r0, r3
 8007db2:	3714      	adds	r7, #20
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b082      	sub	sp, #8
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d101      	bne.n	8007dce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007dca:	2301      	movs	r3, #1
 8007dcc:	e04c      	b.n	8007e68 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007dd4:	b2db      	uxtb	r3, r3
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d111      	bne.n	8007dfe <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f000 fad0 	bl	8008388 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d102      	bne.n	8007df6 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	4a1f      	ldr	r2, [pc, #124]	@ (8007e70 <HAL_TIM_Base_Init+0xb4>)
 8007df4:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2202      	movs	r2, #2
 8007e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681a      	ldr	r2, [r3, #0]
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	3304      	adds	r3, #4
 8007e0e:	4619      	mov	r1, r3
 8007e10:	4610      	mov	r0, r2
 8007e12:	f000 fa13 	bl	800823c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2201      	movs	r2, #1
 8007e1a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2201      	movs	r2, #1
 8007e22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2201      	movs	r2, #1
 8007e2a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2201      	movs	r2, #1
 8007e32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2201      	movs	r2, #1
 8007e3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2201      	movs	r2, #1
 8007e42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2201      	movs	r2, #1
 8007e4a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2201      	movs	r2, #1
 8007e52:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2201      	movs	r2, #1
 8007e5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2201      	movs	r2, #1
 8007e62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007e66:	2300      	movs	r3, #0
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	3708      	adds	r7, #8
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}
 8007e70:	08007e75 	.word	0x08007e75

08007e74 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b083      	sub	sp, #12
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007e7c:	bf00      	nop
 8007e7e:	370c      	adds	r7, #12
 8007e80:	46bd      	mov	sp, r7
 8007e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e86:	4770      	bx	lr

08007e88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b085      	sub	sp, #20
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e96:	b2db      	uxtb	r3, r3
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d001      	beq.n	8007ea0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e04e      	b.n	8007f3e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2202      	movs	r2, #2
 8007ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	68da      	ldr	r2, [r3, #12]
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f042 0201 	orr.w	r2, r2, #1
 8007eb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a23      	ldr	r2, [pc, #140]	@ (8007f4c <HAL_TIM_Base_Start_IT+0xc4>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d022      	beq.n	8007f08 <HAL_TIM_Base_Start_IT+0x80>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007eca:	d01d      	beq.n	8007f08 <HAL_TIM_Base_Start_IT+0x80>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	4a1f      	ldr	r2, [pc, #124]	@ (8007f50 <HAL_TIM_Base_Start_IT+0xc8>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d018      	beq.n	8007f08 <HAL_TIM_Base_Start_IT+0x80>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	4a1e      	ldr	r2, [pc, #120]	@ (8007f54 <HAL_TIM_Base_Start_IT+0xcc>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d013      	beq.n	8007f08 <HAL_TIM_Base_Start_IT+0x80>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4a1c      	ldr	r2, [pc, #112]	@ (8007f58 <HAL_TIM_Base_Start_IT+0xd0>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d00e      	beq.n	8007f08 <HAL_TIM_Base_Start_IT+0x80>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	4a1b      	ldr	r2, [pc, #108]	@ (8007f5c <HAL_TIM_Base_Start_IT+0xd4>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d009      	beq.n	8007f08 <HAL_TIM_Base_Start_IT+0x80>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4a19      	ldr	r2, [pc, #100]	@ (8007f60 <HAL_TIM_Base_Start_IT+0xd8>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d004      	beq.n	8007f08 <HAL_TIM_Base_Start_IT+0x80>
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a18      	ldr	r2, [pc, #96]	@ (8007f64 <HAL_TIM_Base_Start_IT+0xdc>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d111      	bne.n	8007f2c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	689b      	ldr	r3, [r3, #8]
 8007f0e:	f003 0307 	and.w	r3, r3, #7
 8007f12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2b06      	cmp	r3, #6
 8007f18:	d010      	beq.n	8007f3c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	681a      	ldr	r2, [r3, #0]
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f042 0201 	orr.w	r2, r2, #1
 8007f28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f2a:	e007      	b.n	8007f3c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	681a      	ldr	r2, [r3, #0]
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f042 0201 	orr.w	r2, r2, #1
 8007f3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007f3c:	2300      	movs	r3, #0
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3714      	adds	r7, #20
 8007f42:	46bd      	mov	sp, r7
 8007f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f48:	4770      	bx	lr
 8007f4a:	bf00      	nop
 8007f4c:	40010000 	.word	0x40010000
 8007f50:	40000400 	.word	0x40000400
 8007f54:	40000800 	.word	0x40000800
 8007f58:	40000c00 	.word	0x40000c00
 8007f5c:	40010400 	.word	0x40010400
 8007f60:	40014000 	.word	0x40014000
 8007f64:	40001800 	.word	0x40001800

08007f68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b084      	sub	sp, #16
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	68db      	ldr	r3, [r3, #12]
 8007f76:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	691b      	ldr	r3, [r3, #16]
 8007f7e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	f003 0302 	and.w	r3, r3, #2
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d026      	beq.n	8007fd8 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f003 0302 	and.w	r3, r3, #2
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d021      	beq.n	8007fd8 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f06f 0202 	mvn.w	r2, #2
 8007f9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2201      	movs	r2, #1
 8007fa2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	699b      	ldr	r3, [r3, #24]
 8007faa:	f003 0303 	and.w	r3, r3, #3
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d005      	beq.n	8007fbe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	4798      	blx	r3
 8007fbc:	e009      	b.n	8007fd2 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007fce:	6878      	ldr	r0, [r7, #4]
 8007fd0:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	f003 0304 	and.w	r3, r3, #4
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d026      	beq.n	8008030 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	f003 0304 	and.w	r3, r3, #4
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d021      	beq.n	8008030 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f06f 0204 	mvn.w	r2, #4
 8007ff4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2202      	movs	r2, #2
 8007ffa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	699b      	ldr	r3, [r3, #24]
 8008002:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008006:	2b00      	cmp	r3, #0
 8008008:	d005      	beq.n	8008016 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	4798      	blx	r3
 8008014:	e009      	b.n	800802a <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800801c:	6878      	ldr	r0, [r7, #4]
 800801e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2200      	movs	r2, #0
 800802e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	f003 0308 	and.w	r3, r3, #8
 8008036:	2b00      	cmp	r3, #0
 8008038:	d026      	beq.n	8008088 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	f003 0308 	and.w	r3, r3, #8
 8008040:	2b00      	cmp	r3, #0
 8008042:	d021      	beq.n	8008088 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f06f 0208 	mvn.w	r2, #8
 800804c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2204      	movs	r2, #4
 8008052:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	69db      	ldr	r3, [r3, #28]
 800805a:	f003 0303 	and.w	r3, r3, #3
 800805e:	2b00      	cmp	r3, #0
 8008060:	d005      	beq.n	800806e <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	4798      	blx	r3
 800806c:	e009      	b.n	8008082 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2200      	movs	r2, #0
 8008086:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	f003 0310 	and.w	r3, r3, #16
 800808e:	2b00      	cmp	r3, #0
 8008090:	d026      	beq.n	80080e0 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	f003 0310 	and.w	r3, r3, #16
 8008098:	2b00      	cmp	r3, #0
 800809a:	d021      	beq.n	80080e0 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	f06f 0210 	mvn.w	r2, #16
 80080a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2208      	movs	r2, #8
 80080aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	69db      	ldr	r3, [r3, #28]
 80080b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d005      	beq.n	80080c6 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	4798      	blx	r3
 80080c4:	e009      	b.n	80080da <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80080d6:	6878      	ldr	r0, [r7, #4]
 80080d8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2200      	movs	r2, #0
 80080de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	f003 0301 	and.w	r3, r3, #1
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d00e      	beq.n	8008108 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	f003 0301 	and.w	r3, r3, #1
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d009      	beq.n	8008108 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f06f 0201 	mvn.w	r2, #1
 80080fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800810e:	2b00      	cmp	r3, #0
 8008110:	d00e      	beq.n	8008130 <HAL_TIM_IRQHandler+0x1c8>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008118:	2b00      	cmp	r3, #0
 800811a:	d009      	beq.n	8008130 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008124:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008136:	2b00      	cmp	r3, #0
 8008138:	d00e      	beq.n	8008158 <HAL_TIM_IRQHandler+0x1f0>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008140:	2b00      	cmp	r3, #0
 8008142:	d009      	beq.n	8008158 <HAL_TIM_IRQHandler+0x1f0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800814c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	f003 0320 	and.w	r3, r3, #32
 800815e:	2b00      	cmp	r3, #0
 8008160:	d00e      	beq.n	8008180 <HAL_TIM_IRQHandler+0x218>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	f003 0320 	and.w	r3, r3, #32
 8008168:	2b00      	cmp	r3, #0
 800816a:	d009      	beq.n	8008180 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f06f 0220 	mvn.w	r2, #32
 8008174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800817c:	6878      	ldr	r0, [r7, #4]
 800817e:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008180:	bf00      	nop
 8008182:	3710      	adds	r7, #16
 8008184:	46bd      	mov	sp, r7
 8008186:	bd80      	pop	{r7, pc}

08008188 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008188:	b480      	push	{r7}
 800818a:	b083      	sub	sp, #12
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8008190:	bf00      	nop
 8008192:	370c      	adds	r7, #12
 8008194:	46bd      	mov	sp, r7
 8008196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819a:	4770      	bx	lr

0800819c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800819c:	b480      	push	{r7}
 800819e:	b083      	sub	sp, #12
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80081a4:	bf00      	nop
 80081a6:	370c      	adds	r7, #12
 80081a8:	46bd      	mov	sp, r7
 80081aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ae:	4770      	bx	lr

080081b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80081b0:	b480      	push	{r7}
 80081b2:	b083      	sub	sp, #12
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80081b8:	bf00      	nop
 80081ba:	370c      	adds	r7, #12
 80081bc:	46bd      	mov	sp, r7
 80081be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c2:	4770      	bx	lr

080081c4 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b083      	sub	sp, #12
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80081cc:	bf00      	nop
 80081ce:	370c      	adds	r7, #12
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr

080081d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80081d8:	b480      	push	{r7}
 80081da:	b083      	sub	sp, #12
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80081e0:	bf00      	nop
 80081e2:	370c      	adds	r7, #12
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr

080081ec <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80081ec:	b480      	push	{r7}
 80081ee:	b083      	sub	sp, #12
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80081f4:	bf00      	nop
 80081f6:	370c      	adds	r7, #12
 80081f8:	46bd      	mov	sp, r7
 80081fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fe:	4770      	bx	lr

08008200 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008200:	b480      	push	{r7}
 8008202:	b083      	sub	sp, #12
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008208:	bf00      	nop
 800820a:	370c      	adds	r7, #12
 800820c:	46bd      	mov	sp, r7
 800820e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008212:	4770      	bx	lr

08008214 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008214:	b480      	push	{r7}
 8008216:	b083      	sub	sp, #12
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800821c:	bf00      	nop
 800821e:	370c      	adds	r7, #12
 8008220:	46bd      	mov	sp, r7
 8008222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008226:	4770      	bx	lr

08008228 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008228:	b480      	push	{r7}
 800822a:	b083      	sub	sp, #12
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8008230:	bf00      	nop
 8008232:	370c      	adds	r7, #12
 8008234:	46bd      	mov	sp, r7
 8008236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823a:	4770      	bx	lr

0800823c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800823c:	b480      	push	{r7}
 800823e:	b085      	sub	sp, #20
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
 8008244:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	4a43      	ldr	r2, [pc, #268]	@ (800835c <TIM_Base_SetConfig+0x120>)
 8008250:	4293      	cmp	r3, r2
 8008252:	d013      	beq.n	800827c <TIM_Base_SetConfig+0x40>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800825a:	d00f      	beq.n	800827c <TIM_Base_SetConfig+0x40>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	4a40      	ldr	r2, [pc, #256]	@ (8008360 <TIM_Base_SetConfig+0x124>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d00b      	beq.n	800827c <TIM_Base_SetConfig+0x40>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	4a3f      	ldr	r2, [pc, #252]	@ (8008364 <TIM_Base_SetConfig+0x128>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d007      	beq.n	800827c <TIM_Base_SetConfig+0x40>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	4a3e      	ldr	r2, [pc, #248]	@ (8008368 <TIM_Base_SetConfig+0x12c>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d003      	beq.n	800827c <TIM_Base_SetConfig+0x40>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	4a3d      	ldr	r2, [pc, #244]	@ (800836c <TIM_Base_SetConfig+0x130>)
 8008278:	4293      	cmp	r3, r2
 800827a:	d108      	bne.n	800828e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008282:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	68fa      	ldr	r2, [r7, #12]
 800828a:	4313      	orrs	r3, r2
 800828c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	4a32      	ldr	r2, [pc, #200]	@ (800835c <TIM_Base_SetConfig+0x120>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d02b      	beq.n	80082ee <TIM_Base_SetConfig+0xb2>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800829c:	d027      	beq.n	80082ee <TIM_Base_SetConfig+0xb2>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	4a2f      	ldr	r2, [pc, #188]	@ (8008360 <TIM_Base_SetConfig+0x124>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d023      	beq.n	80082ee <TIM_Base_SetConfig+0xb2>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	4a2e      	ldr	r2, [pc, #184]	@ (8008364 <TIM_Base_SetConfig+0x128>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d01f      	beq.n	80082ee <TIM_Base_SetConfig+0xb2>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	4a2d      	ldr	r2, [pc, #180]	@ (8008368 <TIM_Base_SetConfig+0x12c>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d01b      	beq.n	80082ee <TIM_Base_SetConfig+0xb2>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	4a2c      	ldr	r2, [pc, #176]	@ (800836c <TIM_Base_SetConfig+0x130>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d017      	beq.n	80082ee <TIM_Base_SetConfig+0xb2>
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	4a2b      	ldr	r2, [pc, #172]	@ (8008370 <TIM_Base_SetConfig+0x134>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d013      	beq.n	80082ee <TIM_Base_SetConfig+0xb2>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	4a2a      	ldr	r2, [pc, #168]	@ (8008374 <TIM_Base_SetConfig+0x138>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d00f      	beq.n	80082ee <TIM_Base_SetConfig+0xb2>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	4a29      	ldr	r2, [pc, #164]	@ (8008378 <TIM_Base_SetConfig+0x13c>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d00b      	beq.n	80082ee <TIM_Base_SetConfig+0xb2>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	4a28      	ldr	r2, [pc, #160]	@ (800837c <TIM_Base_SetConfig+0x140>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d007      	beq.n	80082ee <TIM_Base_SetConfig+0xb2>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	4a27      	ldr	r2, [pc, #156]	@ (8008380 <TIM_Base_SetConfig+0x144>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d003      	beq.n	80082ee <TIM_Base_SetConfig+0xb2>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	4a26      	ldr	r2, [pc, #152]	@ (8008384 <TIM_Base_SetConfig+0x148>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d108      	bne.n	8008300 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80082f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	68db      	ldr	r3, [r3, #12]
 80082fa:	68fa      	ldr	r2, [r7, #12]
 80082fc:	4313      	orrs	r3, r2
 80082fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	695b      	ldr	r3, [r3, #20]
 800830a:	4313      	orrs	r3, r2
 800830c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	689a      	ldr	r2, [r3, #8]
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	681a      	ldr	r2, [r3, #0]
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	4a0e      	ldr	r2, [pc, #56]	@ (800835c <TIM_Base_SetConfig+0x120>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d003      	beq.n	800832e <TIM_Base_SetConfig+0xf2>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	4a10      	ldr	r2, [pc, #64]	@ (800836c <TIM_Base_SetConfig+0x130>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d103      	bne.n	8008336 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	691a      	ldr	r2, [r3, #16]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f043 0204 	orr.w	r2, r3, #4
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2201      	movs	r2, #1
 8008346:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	68fa      	ldr	r2, [r7, #12]
 800834c:	601a      	str	r2, [r3, #0]
}
 800834e:	bf00      	nop
 8008350:	3714      	adds	r7, #20
 8008352:	46bd      	mov	sp, r7
 8008354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008358:	4770      	bx	lr
 800835a:	bf00      	nop
 800835c:	40010000 	.word	0x40010000
 8008360:	40000400 	.word	0x40000400
 8008364:	40000800 	.word	0x40000800
 8008368:	40000c00 	.word	0x40000c00
 800836c:	40010400 	.word	0x40010400
 8008370:	40014000 	.word	0x40014000
 8008374:	40014400 	.word	0x40014400
 8008378:	40014800 	.word	0x40014800
 800837c:	40001800 	.word	0x40001800
 8008380:	40001c00 	.word	0x40001c00
 8008384:	40002000 	.word	0x40002000

08008388 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8008388:	b480      	push	{r7}
 800838a:	b083      	sub	sp, #12
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	4a1c      	ldr	r2, [pc, #112]	@ (8008404 <TIM_ResetCallback+0x7c>)
 8008394:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	4a1b      	ldr	r2, [pc, #108]	@ (8008408 <TIM_ResetCallback+0x80>)
 800839c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	4a1a      	ldr	r2, [pc, #104]	@ (800840c <TIM_ResetCallback+0x84>)
 80083a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	4a19      	ldr	r2, [pc, #100]	@ (8008410 <TIM_ResetCallback+0x88>)
 80083ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	4a18      	ldr	r2, [pc, #96]	@ (8008414 <TIM_ResetCallback+0x8c>)
 80083b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	4a17      	ldr	r2, [pc, #92]	@ (8008418 <TIM_ResetCallback+0x90>)
 80083bc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	4a16      	ldr	r2, [pc, #88]	@ (800841c <TIM_ResetCallback+0x94>)
 80083c4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	4a15      	ldr	r2, [pc, #84]	@ (8008420 <TIM_ResetCallback+0x98>)
 80083cc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	4a14      	ldr	r2, [pc, #80]	@ (8008424 <TIM_ResetCallback+0x9c>)
 80083d4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	4a13      	ldr	r2, [pc, #76]	@ (8008428 <TIM_ResetCallback+0xa0>)
 80083dc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	4a12      	ldr	r2, [pc, #72]	@ (800842c <TIM_ResetCallback+0xa4>)
 80083e4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	4a11      	ldr	r2, [pc, #68]	@ (8008430 <TIM_ResetCallback+0xa8>)
 80083ec:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	4a10      	ldr	r2, [pc, #64]	@ (8008434 <TIM_ResetCallback+0xac>)
 80083f4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 80083f8:	bf00      	nop
 80083fa:	370c      	adds	r7, #12
 80083fc:	46bd      	mov	sp, r7
 80083fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008402:	4770      	bx	lr
 8008404:	08001651 	.word	0x08001651
 8008408:	08008189 	.word	0x08008189
 800840c:	08008201 	.word	0x08008201
 8008410:	08008215 	.word	0x08008215
 8008414:	080081b1 	.word	0x080081b1
 8008418:	080081c5 	.word	0x080081c5
 800841c:	0800819d 	.word	0x0800819d
 8008420:	080081d9 	.word	0x080081d9
 8008424:	080081ed 	.word	0x080081ed
 8008428:	08008229 	.word	0x08008229
 800842c:	08008439 	.word	0x08008439
 8008430:	0800844d 	.word	0x0800844d
 8008434:	08008461 	.word	0x08008461

08008438 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008438:	b480      	push	{r7}
 800843a:	b083      	sub	sp, #12
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008440:	bf00      	nop
 8008442:	370c      	adds	r7, #12
 8008444:	46bd      	mov	sp, r7
 8008446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844a:	4770      	bx	lr

0800844c <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800844c:	b480      	push	{r7}
 800844e:	b083      	sub	sp, #12
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8008454:	bf00      	nop
 8008456:	370c      	adds	r7, #12
 8008458:	46bd      	mov	sp, r7
 800845a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845e:	4770      	bx	lr

08008460 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008460:	b480      	push	{r7}
 8008462:	b083      	sub	sp, #12
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008468:	bf00      	nop
 800846a:	370c      	adds	r7, #12
 800846c:	46bd      	mov	sp, r7
 800846e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008472:	4770      	bx	lr

08008474 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b082      	sub	sp, #8
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d101      	bne.n	8008486 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008482:	2301      	movs	r3, #1
 8008484:	e04d      	b.n	8008522 <HAL_UART_Init+0xae>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800848c:	b2db      	uxtb	r3, r3
 800848e:	2b00      	cmp	r3, #0
 8008490:	d111      	bne.n	80084b6 <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2200      	movs	r2, #0
 8008496:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f000 fe20 	bl	80090e0 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d102      	bne.n	80084ae <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	4a20      	ldr	r2, [pc, #128]	@ (800852c <HAL_UART_Init+0xb8>)
 80084ac:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2224      	movs	r2, #36	@ 0x24
 80084ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	68da      	ldr	r2, [r3, #12]
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80084cc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f001 fa64 	bl	800999c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	691a      	ldr	r2, [r3, #16]
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80084e2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	695a      	ldr	r2, [r3, #20]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80084f2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	68da      	ldr	r2, [r3, #12]
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008502:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2200      	movs	r2, #0
 8008508:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2220      	movs	r2, #32
 800850e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2220      	movs	r2, #32
 8008516:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2200      	movs	r2, #0
 800851e:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008520:	2300      	movs	r3, #0
}
 8008522:	4618      	mov	r0, r3
 8008524:	3708      	adds	r7, #8
 8008526:	46bd      	mov	sp, r7
 8008528:	bd80      	pop	{r7, pc}
 800852a:	bf00      	nop
 800852c:	08001ae9 	.word	0x08001ae9

08008530 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8008530:	b480      	push	{r7}
 8008532:	b087      	sub	sp, #28
 8008534:	af00      	add	r7, sp, #0
 8008536:	60f8      	str	r0, [r7, #12]
 8008538:	460b      	mov	r3, r1
 800853a:	607a      	str	r2, [r7, #4]
 800853c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800853e:	2300      	movs	r3, #0
 8008540:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d107      	bne.n	8008558 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800854c:	f043 0220 	orr.w	r2, r3, #32
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	645a      	str	r2, [r3, #68]	@ 0x44

    return HAL_ERROR;
 8008554:	2301      	movs	r3, #1
 8008556:	e07c      	b.n	8008652 <HAL_UART_RegisterCallback+0x122>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800855e:	b2db      	uxtb	r3, r3
 8008560:	2b20      	cmp	r3, #32
 8008562:	d150      	bne.n	8008606 <HAL_UART_RegisterCallback+0xd6>
  {
    switch (CallbackID)
 8008564:	7afb      	ldrb	r3, [r7, #11]
 8008566:	2b0c      	cmp	r3, #12
 8008568:	d844      	bhi.n	80085f4 <HAL_UART_RegisterCallback+0xc4>
 800856a:	a201      	add	r2, pc, #4	@ (adr r2, 8008570 <HAL_UART_RegisterCallback+0x40>)
 800856c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008570:	080085a5 	.word	0x080085a5
 8008574:	080085ad 	.word	0x080085ad
 8008578:	080085b5 	.word	0x080085b5
 800857c:	080085bd 	.word	0x080085bd
 8008580:	080085c5 	.word	0x080085c5
 8008584:	080085cd 	.word	0x080085cd
 8008588:	080085d5 	.word	0x080085d5
 800858c:	080085dd 	.word	0x080085dd
 8008590:	080085f5 	.word	0x080085f5
 8008594:	080085f5 	.word	0x080085f5
 8008598:	080085f5 	.word	0x080085f5
 800859c:	080085e5 	.word	0x080085e5
 80085a0:	080085ed 	.word	0x080085ed
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	687a      	ldr	r2, [r7, #4]
 80085a8:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 80085aa:	e051      	b.n	8008650 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 80085b2:	e04d      	b.n	8008650 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	687a      	ldr	r2, [r7, #4]
 80085b8:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 80085ba:	e049      	b.n	8008650 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	687a      	ldr	r2, [r7, #4]
 80085c0:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 80085c2:	e045      	b.n	8008650 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	687a      	ldr	r2, [r7, #4]
 80085c8:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 80085ca:	e041      	b.n	8008650 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	687a      	ldr	r2, [r7, #4]
 80085d0:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 80085d2:	e03d      	b.n	8008650 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 80085da:	e039      	b.n	8008650 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	687a      	ldr	r2, [r7, #4]
 80085e0:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 80085e2:	e035      	b.n	8008650 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	687a      	ldr	r2, [r7, #4]
 80085e8:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 80085ea:	e031      	b.n	8008650 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	687a      	ldr	r2, [r7, #4]
 80085f0:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 80085f2:	e02d      	b.n	8008650 <HAL_UART_RegisterCallback+0x120>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085f8:	f043 0220 	orr.w	r2, r3, #32
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Return error status */
        status =  HAL_ERROR;
 8008600:	2301      	movs	r3, #1
 8008602:	75fb      	strb	r3, [r7, #23]
        break;
 8008604:	e024      	b.n	8008650 <HAL_UART_RegisterCallback+0x120>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800860c:	b2db      	uxtb	r3, r3
 800860e:	2b00      	cmp	r3, #0
 8008610:	d116      	bne.n	8008640 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8008612:	7afb      	ldrb	r3, [r7, #11]
 8008614:	2b0b      	cmp	r3, #11
 8008616:	d002      	beq.n	800861e <HAL_UART_RegisterCallback+0xee>
 8008618:	2b0c      	cmp	r3, #12
 800861a:	d004      	beq.n	8008626 <HAL_UART_RegisterCallback+0xf6>
 800861c:	e007      	b.n	800862e <HAL_UART_RegisterCallback+0xfe>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	687a      	ldr	r2, [r7, #4]
 8008622:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8008624:	e014      	b.n	8008650 <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	687a      	ldr	r2, [r7, #4]
 800862a:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800862c:	e010      	b.n	8008650 <HAL_UART_RegisterCallback+0x120>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008632:	f043 0220 	orr.w	r2, r3, #32
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Return error status */
        status =  HAL_ERROR;
 800863a:	2301      	movs	r3, #1
 800863c:	75fb      	strb	r3, [r7, #23]
        break;
 800863e:	e007      	b.n	8008650 <HAL_UART_RegisterCallback+0x120>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008644:	f043 0220 	orr.w	r2, r3, #32
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Return error status */
    status =  HAL_ERROR;
 800864c:	2301      	movs	r3, #1
 800864e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008650:	7dfb      	ldrb	r3, [r7, #23]
}
 8008652:	4618      	mov	r0, r3
 8008654:	371c      	adds	r7, #28
 8008656:	46bd      	mov	sp, r7
 8008658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865c:	4770      	bx	lr
 800865e:	bf00      	nop

08008660 <HAL_UART_RegisterRxEventCallback>:
  * @param  huart     Uart handle
  * @param  pCallback Pointer to the Rx Event Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterRxEventCallback(UART_HandleTypeDef *huart, pUART_RxEventCallbackTypeDef pCallback)
{
 8008660:	b480      	push	{r7}
 8008662:	b085      	sub	sp, #20
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
 8008668:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800866a:	2300      	movs	r3, #0
 800866c:	73fb      	strb	r3, [r7, #15]

  if (pCallback == NULL)
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d107      	bne.n	8008684 <HAL_UART_RegisterRxEventCallback+0x24>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008678:	f043 0220 	orr.w	r2, r3, #32
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	645a      	str	r2, [r3, #68]	@ 0x44

    return HAL_ERROR;
 8008680:	2301      	movs	r3, #1
 8008682:	e021      	b.n	80086c8 <HAL_UART_RegisterRxEventCallback+0x68>
  }

  /* Process locked */
  __HAL_LOCK(huart);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800868a:	2b01      	cmp	r3, #1
 800868c:	d101      	bne.n	8008692 <HAL_UART_RegisterRxEventCallback+0x32>
 800868e:	2302      	movs	r3, #2
 8008690:	e01a      	b.n	80086c8 <HAL_UART_RegisterRxEventCallback+0x68>
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2201      	movs	r2, #1
 8008696:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (huart->gState == HAL_UART_STATE_READY)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	2b20      	cmp	r3, #32
 80086a4:	d103      	bne.n	80086ae <HAL_UART_RegisterRxEventCallback+0x4e>
  {
    huart->RxEventCallback = pCallback;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	683a      	ldr	r2, [r7, #0]
 80086aa:	66da      	str	r2, [r3, #108]	@ 0x6c
 80086ac:	e007      	b.n	80086be <HAL_UART_RegisterRxEventCallback+0x5e>
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086b2:	f043 0220 	orr.w	r2, r3, #32
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	645a      	str	r2, [r3, #68]	@ 0x44

    status =  HAL_ERROR;
 80086ba:	2301      	movs	r3, #1
 80086bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2200      	movs	r2, #0
 80086c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 80086c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	3714      	adds	r7, #20
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

080086d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b08a      	sub	sp, #40	@ 0x28
 80086d8:	af02      	add	r7, sp, #8
 80086da:	60f8      	str	r0, [r7, #12]
 80086dc:	60b9      	str	r1, [r7, #8]
 80086de:	603b      	str	r3, [r7, #0]
 80086e0:	4613      	mov	r3, r2
 80086e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80086e4:	2300      	movs	r3, #0
 80086e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80086ee:	b2db      	uxtb	r3, r3
 80086f0:	2b20      	cmp	r3, #32
 80086f2:	d175      	bne.n	80087e0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d002      	beq.n	8008700 <HAL_UART_Transmit+0x2c>
 80086fa:	88fb      	ldrh	r3, [r7, #6]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d101      	bne.n	8008704 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008700:	2301      	movs	r3, #1
 8008702:	e06e      	b.n	80087e2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2200      	movs	r2, #0
 8008708:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	2221      	movs	r2, #33	@ 0x21
 800870e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008712:	f7f9 fc9d 	bl	8002050 <HAL_GetTick>
 8008716:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	88fa      	ldrh	r2, [r7, #6]
 800871c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	88fa      	ldrh	r2, [r7, #6]
 8008722:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	689b      	ldr	r3, [r3, #8]
 8008728:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800872c:	d108      	bne.n	8008740 <HAL_UART_Transmit+0x6c>
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	691b      	ldr	r3, [r3, #16]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d104      	bne.n	8008740 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008736:	2300      	movs	r3, #0
 8008738:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800873a:	68bb      	ldr	r3, [r7, #8]
 800873c:	61bb      	str	r3, [r7, #24]
 800873e:	e003      	b.n	8008748 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008744:	2300      	movs	r3, #0
 8008746:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008748:	e02e      	b.n	80087a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	9300      	str	r3, [sp, #0]
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	2200      	movs	r2, #0
 8008752:	2180      	movs	r1, #128	@ 0x80
 8008754:	68f8      	ldr	r0, [r7, #12]
 8008756:	f000 fe5b 	bl	8009410 <UART_WaitOnFlagUntilTimeout>
 800875a:	4603      	mov	r3, r0
 800875c:	2b00      	cmp	r3, #0
 800875e:	d005      	beq.n	800876c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	2220      	movs	r2, #32
 8008764:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008768:	2303      	movs	r3, #3
 800876a:	e03a      	b.n	80087e2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800876c:	69fb      	ldr	r3, [r7, #28]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d10b      	bne.n	800878a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008772:	69bb      	ldr	r3, [r7, #24]
 8008774:	881b      	ldrh	r3, [r3, #0]
 8008776:	461a      	mov	r2, r3
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008780:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008782:	69bb      	ldr	r3, [r7, #24]
 8008784:	3302      	adds	r3, #2
 8008786:	61bb      	str	r3, [r7, #24]
 8008788:	e007      	b.n	800879a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800878a:	69fb      	ldr	r3, [r7, #28]
 800878c:	781a      	ldrb	r2, [r3, #0]
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008794:	69fb      	ldr	r3, [r7, #28]
 8008796:	3301      	adds	r3, #1
 8008798:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800879e:	b29b      	uxth	r3, r3
 80087a0:	3b01      	subs	r3, #1
 80087a2:	b29a      	uxth	r2, r3
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80087ac:	b29b      	uxth	r3, r3
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d1cb      	bne.n	800874a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	9300      	str	r3, [sp, #0]
 80087b6:	697b      	ldr	r3, [r7, #20]
 80087b8:	2200      	movs	r2, #0
 80087ba:	2140      	movs	r1, #64	@ 0x40
 80087bc:	68f8      	ldr	r0, [r7, #12]
 80087be:	f000 fe27 	bl	8009410 <UART_WaitOnFlagUntilTimeout>
 80087c2:	4603      	mov	r3, r0
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d005      	beq.n	80087d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	2220      	movs	r2, #32
 80087cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80087d0:	2303      	movs	r3, #3
 80087d2:	e006      	b.n	80087e2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2220      	movs	r2, #32
 80087d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80087dc:	2300      	movs	r3, #0
 80087de:	e000      	b.n	80087e2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80087e0:	2302      	movs	r3, #2
  }
}
 80087e2:	4618      	mov	r0, r3
 80087e4:	3720      	adds	r7, #32
 80087e6:	46bd      	mov	sp, r7
 80087e8:	bd80      	pop	{r7, pc}

080087ea <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80087ea:	b580      	push	{r7, lr}
 80087ec:	b08a      	sub	sp, #40	@ 0x28
 80087ee:	af02      	add	r7, sp, #8
 80087f0:	60f8      	str	r0, [r7, #12]
 80087f2:	60b9      	str	r1, [r7, #8]
 80087f4:	603b      	str	r3, [r7, #0]
 80087f6:	4613      	mov	r3, r2
 80087f8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80087fa:	2300      	movs	r3, #0
 80087fc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008804:	b2db      	uxtb	r3, r3
 8008806:	2b20      	cmp	r3, #32
 8008808:	f040 8081 	bne.w	800890e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d002      	beq.n	8008818 <HAL_UART_Receive+0x2e>
 8008812:	88fb      	ldrh	r3, [r7, #6]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d101      	bne.n	800881c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008818:	2301      	movs	r3, #1
 800881a:	e079      	b.n	8008910 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	2200      	movs	r2, #0
 8008820:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	2222      	movs	r2, #34	@ 0x22
 8008826:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	2200      	movs	r2, #0
 800882e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008830:	f7f9 fc0e 	bl	8002050 <HAL_GetTick>
 8008834:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	88fa      	ldrh	r2, [r7, #6]
 800883a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	88fa      	ldrh	r2, [r7, #6]
 8008840:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	689b      	ldr	r3, [r3, #8]
 8008846:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800884a:	d108      	bne.n	800885e <HAL_UART_Receive+0x74>
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	691b      	ldr	r3, [r3, #16]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d104      	bne.n	800885e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8008854:	2300      	movs	r3, #0
 8008856:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	61bb      	str	r3, [r7, #24]
 800885c:	e003      	b.n	8008866 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008862:	2300      	movs	r3, #0
 8008864:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8008866:	e047      	b.n	80088f8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	9300      	str	r3, [sp, #0]
 800886c:	697b      	ldr	r3, [r7, #20]
 800886e:	2200      	movs	r2, #0
 8008870:	2120      	movs	r1, #32
 8008872:	68f8      	ldr	r0, [r7, #12]
 8008874:	f000 fdcc 	bl	8009410 <UART_WaitOnFlagUntilTimeout>
 8008878:	4603      	mov	r3, r0
 800887a:	2b00      	cmp	r3, #0
 800887c:	d005      	beq.n	800888a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	2220      	movs	r2, #32
 8008882:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8008886:	2303      	movs	r3, #3
 8008888:	e042      	b.n	8008910 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800888a:	69fb      	ldr	r3, [r7, #28]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d10c      	bne.n	80088aa <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	685b      	ldr	r3, [r3, #4]
 8008896:	b29b      	uxth	r3, r3
 8008898:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800889c:	b29a      	uxth	r2, r3
 800889e:	69bb      	ldr	r3, [r7, #24]
 80088a0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80088a2:	69bb      	ldr	r3, [r7, #24]
 80088a4:	3302      	adds	r3, #2
 80088a6:	61bb      	str	r3, [r7, #24]
 80088a8:	e01f      	b.n	80088ea <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	689b      	ldr	r3, [r3, #8]
 80088ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088b2:	d007      	beq.n	80088c4 <HAL_UART_Receive+0xda>
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	689b      	ldr	r3, [r3, #8]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d10a      	bne.n	80088d2 <HAL_UART_Receive+0xe8>
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	691b      	ldr	r3, [r3, #16]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d106      	bne.n	80088d2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	685b      	ldr	r3, [r3, #4]
 80088ca:	b2da      	uxtb	r2, r3
 80088cc:	69fb      	ldr	r3, [r7, #28]
 80088ce:	701a      	strb	r2, [r3, #0]
 80088d0:	e008      	b.n	80088e4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	b2db      	uxtb	r3, r3
 80088da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088de:	b2da      	uxtb	r2, r3
 80088e0:	69fb      	ldr	r3, [r7, #28]
 80088e2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80088e4:	69fb      	ldr	r3, [r7, #28]
 80088e6:	3301      	adds	r3, #1
 80088e8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80088ee:	b29b      	uxth	r3, r3
 80088f0:	3b01      	subs	r3, #1
 80088f2:	b29a      	uxth	r2, r3
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80088fc:	b29b      	uxth	r3, r3
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d1b2      	bne.n	8008868 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	2220      	movs	r2, #32
 8008906:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800890a:	2300      	movs	r3, #0
 800890c:	e000      	b.n	8008910 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800890e:	2302      	movs	r3, #2
  }
}
 8008910:	4618      	mov	r0, r3
 8008912:	3720      	adds	r7, #32
 8008914:	46bd      	mov	sp, r7
 8008916:	bd80      	pop	{r7, pc}

08008918 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b08c      	sub	sp, #48	@ 0x30
 800891c:	af00      	add	r7, sp, #0
 800891e:	60f8      	str	r0, [r7, #12]
 8008920:	60b9      	str	r1, [r7, #8]
 8008922:	4613      	mov	r3, r2
 8008924:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800892c:	b2db      	uxtb	r3, r3
 800892e:	2b20      	cmp	r3, #32
 8008930:	d162      	bne.n	80089f8 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d002      	beq.n	800893e <HAL_UART_Transmit_DMA+0x26>
 8008938:	88fb      	ldrh	r3, [r7, #6]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d101      	bne.n	8008942 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800893e:	2301      	movs	r3, #1
 8008940:	e05b      	b.n	80089fa <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8008942:	68ba      	ldr	r2, [r7, #8]
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	88fa      	ldrh	r2, [r7, #6]
 800894c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	88fa      	ldrh	r2, [r7, #6]
 8008952:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	2200      	movs	r2, #0
 8008958:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	2221      	movs	r2, #33	@ 0x21
 800895e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008966:	4a27      	ldr	r2, [pc, #156]	@ (8008a04 <HAL_UART_Transmit_DMA+0xec>)
 8008968:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800896e:	4a26      	ldr	r2, [pc, #152]	@ (8008a08 <HAL_UART_Transmit_DMA+0xf0>)
 8008970:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008976:	4a25      	ldr	r2, [pc, #148]	@ (8008a0c <HAL_UART_Transmit_DMA+0xf4>)
 8008978:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800897e:	2200      	movs	r2, #0
 8008980:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8008982:	f107 0308 	add.w	r3, r7, #8
 8008986:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800898c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800898e:	6819      	ldr	r1, [r3, #0]
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	3304      	adds	r3, #4
 8008996:	461a      	mov	r2, r3
 8008998:	88fb      	ldrh	r3, [r7, #6]
 800899a:	f7f9 fd19 	bl	80023d0 <HAL_DMA_Start_IT>
 800899e:	4603      	mov	r3, r0
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d008      	beq.n	80089b6 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	2210      	movs	r2, #16
 80089a8:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	2220      	movs	r2, #32
 80089ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 80089b2:	2301      	movs	r3, #1
 80089b4:	e021      	b.n	80089fa <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80089be:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	3314      	adds	r3, #20
 80089c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c8:	69bb      	ldr	r3, [r7, #24]
 80089ca:	e853 3f00 	ldrex	r3, [r3]
 80089ce:	617b      	str	r3, [r7, #20]
   return(result);
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	3314      	adds	r3, #20
 80089de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80089e0:	627a      	str	r2, [r7, #36]	@ 0x24
 80089e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e4:	6a39      	ldr	r1, [r7, #32]
 80089e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089e8:	e841 2300 	strex	r3, r2, [r1]
 80089ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80089ee:	69fb      	ldr	r3, [r7, #28]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d1e5      	bne.n	80089c0 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80089f4:	2300      	movs	r3, #0
 80089f6:	e000      	b.n	80089fa <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80089f8:	2302      	movs	r3, #2
  }
}
 80089fa:	4618      	mov	r0, r3
 80089fc:	3730      	adds	r7, #48	@ 0x30
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd80      	pop	{r7, pc}
 8008a02:	bf00      	nop
 8008a04:	08009151 	.word	0x08009151
 8008a08:	080091ed 	.word	0x080091ed
 8008a0c:	0800937b 	.word	0x0800937b

08008a10 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b08c      	sub	sp, #48	@ 0x30
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	60f8      	str	r0, [r7, #12]
 8008a18:	60b9      	str	r1, [r7, #8]
 8008a1a:	4613      	mov	r3, r2
 8008a1c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008a24:	b2db      	uxtb	r3, r3
 8008a26:	2b20      	cmp	r3, #32
 8008a28:	d146      	bne.n	8008ab8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d002      	beq.n	8008a36 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008a30:	88fb      	ldrh	r3, [r7, #6]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d101      	bne.n	8008a3a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008a36:	2301      	movs	r3, #1
 8008a38:	e03f      	b.n	8008aba <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	2201      	movs	r2, #1
 8008a3e:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	2200      	movs	r2, #0
 8008a44:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008a46:	88fb      	ldrh	r3, [r7, #6]
 8008a48:	461a      	mov	r2, r3
 8008a4a:	68b9      	ldr	r1, [r7, #8]
 8008a4c:	68f8      	ldr	r0, [r7, #12]
 8008a4e:	f000 fd39 	bl	80094c4 <UART_Start_Receive_DMA>
 8008a52:	4603      	mov	r3, r0
 8008a54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a5c:	2b01      	cmp	r3, #1
 8008a5e:	d125      	bne.n	8008aac <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008a60:	2300      	movs	r3, #0
 8008a62:	613b      	str	r3, [r7, #16]
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	613b      	str	r3, [r7, #16]
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	685b      	ldr	r3, [r3, #4]
 8008a72:	613b      	str	r3, [r7, #16]
 8008a74:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	330c      	adds	r3, #12
 8008a7c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a7e:	69bb      	ldr	r3, [r7, #24]
 8008a80:	e853 3f00 	ldrex	r3, [r3]
 8008a84:	617b      	str	r3, [r7, #20]
   return(result);
 8008a86:	697b      	ldr	r3, [r7, #20]
 8008a88:	f043 0310 	orr.w	r3, r3, #16
 8008a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	330c      	adds	r3, #12
 8008a94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a96:	627a      	str	r2, [r7, #36]	@ 0x24
 8008a98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a9a:	6a39      	ldr	r1, [r7, #32]
 8008a9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a9e:	e841 2300 	strex	r3, r2, [r1]
 8008aa2:	61fb      	str	r3, [r7, #28]
   return(result);
 8008aa4:	69fb      	ldr	r3, [r7, #28]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d1e5      	bne.n	8008a76 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8008aaa:	e002      	b.n	8008ab2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8008aac:	2301      	movs	r3, #1
 8008aae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8008ab2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008ab6:	e000      	b.n	8008aba <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8008ab8:	2302      	movs	r3, #2
  }
}
 8008aba:	4618      	mov	r0, r3
 8008abc:	3730      	adds	r7, #48	@ 0x30
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bd80      	pop	{r7, pc}
	...

08008ac4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b0ba      	sub	sp, #232	@ 0xe8
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	68db      	ldr	r3, [r3, #12]
 8008adc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	695b      	ldr	r3, [r3, #20]
 8008ae6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008aea:	2300      	movs	r3, #0
 8008aec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008af0:	2300      	movs	r3, #0
 8008af2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008af6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008afa:	f003 030f 	and.w	r3, r3, #15
 8008afe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008b02:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d10f      	bne.n	8008b2a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b0e:	f003 0320 	and.w	r3, r3, #32
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d009      	beq.n	8008b2a <HAL_UART_IRQHandler+0x66>
 8008b16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b1a:	f003 0320 	and.w	r3, r3, #32
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d003      	beq.n	8008b2a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f000 fe7a 	bl	800981c <UART_Receive_IT>
      return;
 8008b28:	e27a      	b.n	8009020 <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008b2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	f000 80e1 	beq.w	8008cf6 <HAL_UART_IRQHandler+0x232>
 8008b34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b38:	f003 0301 	and.w	r3, r3, #1
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d106      	bne.n	8008b4e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008b40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b44:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	f000 80d4 	beq.w	8008cf6 <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008b4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b52:	f003 0301 	and.w	r3, r3, #1
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d00b      	beq.n	8008b72 <HAL_UART_IRQHandler+0xae>
 8008b5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d005      	beq.n	8008b72 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b6a:	f043 0201 	orr.w	r2, r3, #1
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008b72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b76:	f003 0304 	and.w	r3, r3, #4
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d00b      	beq.n	8008b96 <HAL_UART_IRQHandler+0xd2>
 8008b7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b82:	f003 0301 	and.w	r3, r3, #1
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d005      	beq.n	8008b96 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b8e:	f043 0202 	orr.w	r2, r3, #2
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008b96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b9a:	f003 0302 	and.w	r3, r3, #2
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d00b      	beq.n	8008bba <HAL_UART_IRQHandler+0xf6>
 8008ba2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ba6:	f003 0301 	and.w	r3, r3, #1
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d005      	beq.n	8008bba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bb2:	f043 0204 	orr.w	r2, r3, #4
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008bba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bbe:	f003 0308 	and.w	r3, r3, #8
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d011      	beq.n	8008bea <HAL_UART_IRQHandler+0x126>
 8008bc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bca:	f003 0320 	and.w	r3, r3, #32
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d105      	bne.n	8008bde <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008bd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008bd6:	f003 0301 	and.w	r3, r3, #1
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d005      	beq.n	8008bea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008be2:	f043 0208 	orr.w	r2, r3, #8
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	f000 8211 	beq.w	8009016 <HAL_UART_IRQHandler+0x552>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008bf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bf8:	f003 0320 	and.w	r3, r3, #32
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d008      	beq.n	8008c12 <HAL_UART_IRQHandler+0x14e>
 8008c00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c04:	f003 0320 	and.w	r3, r3, #32
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d002      	beq.n	8008c12 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f000 fe05 	bl	800981c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	695b      	ldr	r3, [r3, #20]
 8008c18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c1c:	2b40      	cmp	r3, #64	@ 0x40
 8008c1e:	bf0c      	ite	eq
 8008c20:	2301      	moveq	r3, #1
 8008c22:	2300      	movne	r3, #0
 8008c24:	b2db      	uxtb	r3, r3
 8008c26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c2e:	f003 0308 	and.w	r3, r3, #8
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d103      	bne.n	8008c3e <HAL_UART_IRQHandler+0x17a>
 8008c36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d051      	beq.n	8008ce2 <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f000 fd0e 	bl	8009660 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	695b      	ldr	r3, [r3, #20]
 8008c4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c4e:	2b40      	cmp	r3, #64	@ 0x40
 8008c50:	d142      	bne.n	8008cd8 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	3314      	adds	r3, #20
 8008c58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008c60:	e853 3f00 	ldrex	r3, [r3]
 8008c64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008c68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008c6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	3314      	adds	r3, #20
 8008c7a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008c7e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008c82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c86:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008c8a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008c8e:	e841 2300 	strex	r3, r2, [r1]
 8008c92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008c96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d1d9      	bne.n	8008c52 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d013      	beq.n	8008cce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008caa:	4a8d      	ldr	r2, [pc, #564]	@ (8008ee0 <HAL_UART_IRQHandler+0x41c>)
 8008cac:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	f7f9 fc54 	bl	8002560 <HAL_DMA_Abort_IT>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d019      	beq.n	8008cf2 <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cc4:	687a      	ldr	r2, [r7, #4]
 8008cc6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008cc8:	4610      	mov	r0, r2
 8008cca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ccc:	e011      	b.n	8008cf2 <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cd6:	e00c      	b.n	8008cf2 <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ce0:	e007      	b.n	8008cf2 <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2200      	movs	r2, #0
 8008cee:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008cf0:	e191      	b.n	8009016 <HAL_UART_IRQHandler+0x552>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cf2:	bf00      	nop
    return;
 8008cf4:	e18f      	b.n	8009016 <HAL_UART_IRQHandler+0x552>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cfa:	2b01      	cmp	r3, #1
 8008cfc:	f040 816b 	bne.w	8008fd6 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008d00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d04:	f003 0310 	and.w	r3, r3, #16
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	f000 8164 	beq.w	8008fd6 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008d0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d12:	f003 0310 	and.w	r3, r3, #16
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	f000 815d 	beq.w	8008fd6 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	60bb      	str	r3, [r7, #8]
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	60bb      	str	r3, [r7, #8]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	685b      	ldr	r3, [r3, #4]
 8008d2e:	60bb      	str	r3, [r7, #8]
 8008d30:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	695b      	ldr	r3, [r3, #20]
 8008d38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d3c:	2b40      	cmp	r3, #64	@ 0x40
 8008d3e:	f040 80d1 	bne.w	8008ee4 <HAL_UART_IRQHandler+0x420>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	685b      	ldr	r3, [r3, #4]
 8008d4a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008d4e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	f000 80aa 	beq.w	8008eac <HAL_UART_IRQHandler+0x3e8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008d5c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d60:	429a      	cmp	r2, r3
 8008d62:	f080 80a3 	bcs.w	8008eac <HAL_UART_IRQHandler+0x3e8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d6c:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d72:	69db      	ldr	r3, [r3, #28]
 8008d74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d78:	f000 8088 	beq.w	8008e8c <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	330c      	adds	r3, #12
 8008d82:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d86:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008d8a:	e853 3f00 	ldrex	r3, [r3]
 8008d8e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008d92:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008d96:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008d9a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	330c      	adds	r3, #12
 8008da4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008da8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008dac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008db0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008db4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008db8:	e841 2300 	strex	r3, r2, [r1]
 8008dbc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008dc0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d1d9      	bne.n	8008d7c <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	3314      	adds	r3, #20
 8008dce:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008dd2:	e853 3f00 	ldrex	r3, [r3]
 8008dd6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008dd8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008dda:	f023 0301 	bic.w	r3, r3, #1
 8008dde:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	3314      	adds	r3, #20
 8008de8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008dec:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008df0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008df4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008df8:	e841 2300 	strex	r3, r2, [r1]
 8008dfc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008dfe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d1e1      	bne.n	8008dc8 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	3314      	adds	r3, #20
 8008e0a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e0c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008e0e:	e853 3f00 	ldrex	r3, [r3]
 8008e12:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008e14:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008e16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e1a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	3314      	adds	r3, #20
 8008e24:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008e28:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008e2a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e2c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008e2e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008e30:	e841 2300 	strex	r3, r2, [r1]
 8008e34:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008e36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d1e3      	bne.n	8008e04 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2220      	movs	r2, #32
 8008e40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2200      	movs	r2, #0
 8008e48:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	330c      	adds	r3, #12
 8008e50:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e54:	e853 3f00 	ldrex	r3, [r3]
 8008e58:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008e5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e5c:	f023 0310 	bic.w	r3, r3, #16
 8008e60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	330c      	adds	r3, #12
 8008e6a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008e6e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008e70:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e72:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008e74:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e76:	e841 2300 	strex	r3, r2, [r1]
 8008e7a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008e7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d1e3      	bne.n	8008e4a <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e86:	4618      	mov	r0, r3
 8008e88:	f7f9 fafa 	bl	8002480 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2202      	movs	r2, #2
 8008e90:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e96:	687a      	ldr	r2, [r7, #4]
 8008e98:	8d91      	ldrh	r1, [r2, #44]	@ 0x2c
 8008e9a:	687a      	ldr	r2, [r7, #4]
 8008e9c:	8dd2      	ldrh	r2, [r2, #46]	@ 0x2e
 8008e9e:	b292      	uxth	r2, r2
 8008ea0:	1a8a      	subs	r2, r1, r2
 8008ea2:	b292      	uxth	r2, r2
 8008ea4:	4611      	mov	r1, r2
 8008ea6:	6878      	ldr	r0, [r7, #4]
 8008ea8:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008eaa:	e0b6      	b.n	800901a <HAL_UART_IRQHandler+0x556>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008eb0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008eb4:	429a      	cmp	r2, r3
 8008eb6:	f040 80b0 	bne.w	800901a <HAL_UART_IRQHandler+0x556>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ebe:	69db      	ldr	r3, [r3, #28]
 8008ec0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ec4:	f040 80a9 	bne.w	800901a <HAL_UART_IRQHandler+0x556>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2202      	movs	r2, #2
 8008ecc:	635a      	str	r2, [r3, #52]	@ 0x34
            huart->RxEventCallback(huart, huart->RxXferSize);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ed2:	687a      	ldr	r2, [r7, #4]
 8008ed4:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 8008ed6:	4611      	mov	r1, r2
 8008ed8:	6878      	ldr	r0, [r7, #4]
 8008eda:	4798      	blx	r3
      return;
 8008edc:	e09d      	b.n	800901a <HAL_UART_IRQHandler+0x556>
 8008ede:	bf00      	nop
 8008ee0:	08009727 	.word	0x08009727
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008eec:	b29b      	uxth	r3, r3
 8008eee:	1ad3      	subs	r3, r2, r3
 8008ef0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008ef8:	b29b      	uxth	r3, r3
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	f000 808f 	beq.w	800901e <HAL_UART_IRQHandler+0x55a>
          && (nb_rx_data > 0U))
 8008f00:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	f000 808a 	beq.w	800901e <HAL_UART_IRQHandler+0x55a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	330c      	adds	r3, #12
 8008f10:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f14:	e853 3f00 	ldrex	r3, [r3]
 8008f18:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f20:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	330c      	adds	r3, #12
 8008f2a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008f2e:	647a      	str	r2, [r7, #68]	@ 0x44
 8008f30:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f32:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f36:	e841 2300 	strex	r3, r2, [r1]
 8008f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d1e3      	bne.n	8008f0a <HAL_UART_IRQHandler+0x446>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	3314      	adds	r3, #20
 8008f48:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f4c:	e853 3f00 	ldrex	r3, [r3]
 8008f50:	623b      	str	r3, [r7, #32]
   return(result);
 8008f52:	6a3b      	ldr	r3, [r7, #32]
 8008f54:	f023 0301 	bic.w	r3, r3, #1
 8008f58:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	3314      	adds	r3, #20
 8008f62:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008f66:	633a      	str	r2, [r7, #48]	@ 0x30
 8008f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f6e:	e841 2300 	strex	r3, r2, [r1]
 8008f72:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d1e3      	bne.n	8008f42 <HAL_UART_IRQHandler+0x47e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2220      	movs	r2, #32
 8008f7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2200      	movs	r2, #0
 8008f86:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	330c      	adds	r3, #12
 8008f8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f90:	693b      	ldr	r3, [r7, #16]
 8008f92:	e853 3f00 	ldrex	r3, [r3]
 8008f96:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	f023 0310 	bic.w	r3, r3, #16
 8008f9e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	330c      	adds	r3, #12
 8008fa8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008fac:	61fa      	str	r2, [r7, #28]
 8008fae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fb0:	69b9      	ldr	r1, [r7, #24]
 8008fb2:	69fa      	ldr	r2, [r7, #28]
 8008fb4:	e841 2300 	strex	r3, r2, [r1]
 8008fb8:	617b      	str	r3, [r7, #20]
   return(result);
 8008fba:	697b      	ldr	r3, [r7, #20]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d1e3      	bne.n	8008f88 <HAL_UART_IRQHandler+0x4c4>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2202      	movs	r2, #2
 8008fc4:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008fca:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8008fce:	4611      	mov	r1, r2
 8008fd0:	6878      	ldr	r0, [r7, #4]
 8008fd2:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008fd4:	e023      	b.n	800901e <HAL_UART_IRQHandler+0x55a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d009      	beq.n	8008ff6 <HAL_UART_IRQHandler+0x532>
 8008fe2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008fe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d003      	beq.n	8008ff6 <HAL_UART_IRQHandler+0x532>
  {
    UART_Transmit_IT(huart);
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f000 fbab 	bl	800974a <UART_Transmit_IT>
    return;
 8008ff4:	e014      	b.n	8009020 <HAL_UART_IRQHandler+0x55c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008ff6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ffa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d00e      	beq.n	8009020 <HAL_UART_IRQHandler+0x55c>
 8009002:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009006:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800900a:	2b00      	cmp	r3, #0
 800900c:	d008      	beq.n	8009020 <HAL_UART_IRQHandler+0x55c>
  {
    UART_EndTransmit_IT(huart);
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f000 fbeb 	bl	80097ea <UART_EndTransmit_IT>
    return;
 8009014:	e004      	b.n	8009020 <HAL_UART_IRQHandler+0x55c>
    return;
 8009016:	bf00      	nop
 8009018:	e002      	b.n	8009020 <HAL_UART_IRQHandler+0x55c>
      return;
 800901a:	bf00      	nop
 800901c:	e000      	b.n	8009020 <HAL_UART_IRQHandler+0x55c>
      return;
 800901e:	bf00      	nop
  }
}
 8009020:	37e8      	adds	r7, #232	@ 0xe8
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}
 8009026:	bf00      	nop

08009028 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009028:	b480      	push	{r7}
 800902a:	b083      	sub	sp, #12
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009030:	bf00      	nop
 8009032:	370c      	adds	r7, #12
 8009034:	46bd      	mov	sp, r7
 8009036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903a:	4770      	bx	lr

0800903c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800903c:	b480      	push	{r7}
 800903e:	b083      	sub	sp, #12
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009044:	bf00      	nop
 8009046:	370c      	adds	r7, #12
 8009048:	46bd      	mov	sp, r7
 800904a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904e:	4770      	bx	lr

08009050 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009050:	b480      	push	{r7}
 8009052:	b083      	sub	sp, #12
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009058:	bf00      	nop
 800905a:	370c      	adds	r7, #12
 800905c:	46bd      	mov	sp, r7
 800905e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009062:	4770      	bx	lr

08009064 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009064:	b480      	push	{r7}
 8009066:	b083      	sub	sp, #12
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800906c:	bf00      	nop
 800906e:	370c      	adds	r7, #12
 8009070:	46bd      	mov	sp, r7
 8009072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009076:	4770      	bx	lr

08009078 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009078:	b480      	push	{r7}
 800907a:	b083      	sub	sp, #12
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009080:	bf00      	nop
 8009082:	370c      	adds	r7, #12
 8009084:	46bd      	mov	sp, r7
 8009086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908a:	4770      	bx	lr

0800908c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800908c:	b480      	push	{r7}
 800908e:	b083      	sub	sp, #12
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8009094:	bf00      	nop
 8009096:	370c      	adds	r7, #12
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr

080090a0 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80090a0:	b480      	push	{r7}
 80090a2:	b083      	sub	sp, #12
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80090a8:	bf00      	nop
 80090aa:	370c      	adds	r7, #12
 80090ac:	46bd      	mov	sp, r7
 80090ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b2:	4770      	bx	lr

080090b4 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80090b4:	b480      	push	{r7}
 80090b6:	b083      	sub	sp, #12
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80090bc:	bf00      	nop
 80090be:	370c      	adds	r7, #12
 80090c0:	46bd      	mov	sp, r7
 80090c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c6:	4770      	bx	lr

080090c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b083      	sub	sp, #12
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
 80090d0:	460b      	mov	r3, r1
 80090d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80090d4:	bf00      	nop
 80090d6:	370c      	adds	r7, #12
 80090d8:	46bd      	mov	sp, r7
 80090da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090de:	4770      	bx	lr

080090e0 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 80090e0:	b480      	push	{r7}
 80090e2:	b083      	sub	sp, #12
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	4a10      	ldr	r2, [pc, #64]	@ (800912c <UART_InitCallbacksToDefault+0x4c>)
 80090ec:	649a      	str	r2, [r3, #72]	@ 0x48
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	4a0f      	ldr	r2, [pc, #60]	@ (8009130 <UART_InitCallbacksToDefault+0x50>)
 80090f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	4a0f      	ldr	r2, [pc, #60]	@ (8009134 <UART_InitCallbacksToDefault+0x54>)
 80090f8:	651a      	str	r2, [r3, #80]	@ 0x50
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	4a0e      	ldr	r2, [pc, #56]	@ (8009138 <UART_InitCallbacksToDefault+0x58>)
 80090fe:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	4a0e      	ldr	r2, [pc, #56]	@ (800913c <UART_InitCallbacksToDefault+0x5c>)
 8009104:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	4a0d      	ldr	r2, [pc, #52]	@ (8009140 <UART_InitCallbacksToDefault+0x60>)
 800910a:	65da      	str	r2, [r3, #92]	@ 0x5c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	4a0d      	ldr	r2, [pc, #52]	@ (8009144 <UART_InitCallbacksToDefault+0x64>)
 8009110:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	4a0c      	ldr	r2, [pc, #48]	@ (8009148 <UART_InitCallbacksToDefault+0x68>)
 8009116:	665a      	str	r2, [r3, #100]	@ 0x64
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	4a0c      	ldr	r2, [pc, #48]	@ (800914c <UART_InitCallbacksToDefault+0x6c>)
 800911c:	66da      	str	r2, [r3, #108]	@ 0x6c

}
 800911e:	bf00      	nop
 8009120:	370c      	adds	r7, #12
 8009122:	46bd      	mov	sp, r7
 8009124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009128:	4770      	bx	lr
 800912a:	bf00      	nop
 800912c:	0800903d 	.word	0x0800903d
 8009130:	08009029 	.word	0x08009029
 8009134:	08009065 	.word	0x08009065
 8009138:	08009051 	.word	0x08009051
 800913c:	08009079 	.word	0x08009079
 8009140:	0800908d 	.word	0x0800908d
 8009144:	080090a1 	.word	0x080090a1
 8009148:	080090b5 	.word	0x080090b5
 800914c:	080090c9 	.word	0x080090c9

08009150 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b090      	sub	sp, #64	@ 0x40
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800915c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009168:	2b00      	cmp	r3, #0
 800916a:	d137      	bne.n	80091dc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800916c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800916e:	2200      	movs	r2, #0
 8009170:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009172:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	3314      	adds	r3, #20
 8009178:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800917a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800917c:	e853 3f00 	ldrex	r3, [r3]
 8009180:	623b      	str	r3, [r7, #32]
   return(result);
 8009182:	6a3b      	ldr	r3, [r7, #32]
 8009184:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009188:	63bb      	str	r3, [r7, #56]	@ 0x38
 800918a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	3314      	adds	r3, #20
 8009190:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009192:	633a      	str	r2, [r7, #48]	@ 0x30
 8009194:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009196:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009198:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800919a:	e841 2300 	strex	r3, r2, [r1]
 800919e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80091a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d1e5      	bne.n	8009172 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80091a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	330c      	adds	r3, #12
 80091ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091ae:	693b      	ldr	r3, [r7, #16]
 80091b0:	e853 3f00 	ldrex	r3, [r3]
 80091b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80091be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	330c      	adds	r3, #12
 80091c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80091c6:	61fa      	str	r2, [r7, #28]
 80091c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ca:	69b9      	ldr	r1, [r7, #24]
 80091cc:	69fa      	ldr	r2, [r7, #28]
 80091ce:	e841 2300 	strex	r3, r2, [r1]
 80091d2:	617b      	str	r3, [r7, #20]
   return(result);
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d1e5      	bne.n	80091a6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80091da:	e003      	b.n	80091e4 <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 80091dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80091e0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80091e2:	4798      	blx	r3
}
 80091e4:	bf00      	nop
 80091e6:	3740      	adds	r7, #64	@ 0x40
 80091e8:	46bd      	mov	sp, r7
 80091ea:	bd80      	pop	{r7, pc}

080091ec <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b084      	sub	sp, #16
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091f8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091fe:	68f8      	ldr	r0, [r7, #12]
 8009200:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009202:	bf00      	nop
 8009204:	3710      	adds	r7, #16
 8009206:	46bd      	mov	sp, r7
 8009208:	bd80      	pop	{r7, pc}

0800920a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800920a:	b580      	push	{r7, lr}
 800920c:	b09c      	sub	sp, #112	@ 0x70
 800920e:	af00      	add	r7, sp, #0
 8009210:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009216:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009222:	2b00      	cmp	r3, #0
 8009224:	d172      	bne.n	800930c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009226:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009228:	2200      	movs	r2, #0
 800922a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800922c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	330c      	adds	r3, #12
 8009232:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009234:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009236:	e853 3f00 	ldrex	r3, [r3]
 800923a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800923c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800923e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009242:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009244:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	330c      	adds	r3, #12
 800924a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800924c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800924e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009250:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009252:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009254:	e841 2300 	strex	r3, r2, [r1]
 8009258:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800925a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800925c:	2b00      	cmp	r3, #0
 800925e:	d1e5      	bne.n	800922c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009260:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	3314      	adds	r3, #20
 8009266:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800926a:	e853 3f00 	ldrex	r3, [r3]
 800926e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009270:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009272:	f023 0301 	bic.w	r3, r3, #1
 8009276:	667b      	str	r3, [r7, #100]	@ 0x64
 8009278:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	3314      	adds	r3, #20
 800927e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009280:	647a      	str	r2, [r7, #68]	@ 0x44
 8009282:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009284:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009286:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009288:	e841 2300 	strex	r3, r2, [r1]
 800928c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800928e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009290:	2b00      	cmp	r3, #0
 8009292:	d1e5      	bne.n	8009260 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009294:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	3314      	adds	r3, #20
 800929a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800929c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800929e:	e853 3f00 	ldrex	r3, [r3]
 80092a2:	623b      	str	r3, [r7, #32]
   return(result);
 80092a4:	6a3b      	ldr	r3, [r7, #32]
 80092a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80092aa:	663b      	str	r3, [r7, #96]	@ 0x60
 80092ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	3314      	adds	r3, #20
 80092b2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80092b4:	633a      	str	r2, [r7, #48]	@ 0x30
 80092b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092bc:	e841 2300 	strex	r3, r2, [r1]
 80092c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80092c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d1e5      	bne.n	8009294 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80092c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092ca:	2220      	movs	r2, #32
 80092cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092d4:	2b01      	cmp	r3, #1
 80092d6:	d119      	bne.n	800930c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	330c      	adds	r3, #12
 80092de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e0:	693b      	ldr	r3, [r7, #16]
 80092e2:	e853 3f00 	ldrex	r3, [r3]
 80092e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	f023 0310 	bic.w	r3, r3, #16
 80092ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80092f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	330c      	adds	r3, #12
 80092f6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80092f8:	61fa      	str	r2, [r7, #28]
 80092fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092fc:	69b9      	ldr	r1, [r7, #24]
 80092fe:	69fa      	ldr	r2, [r7, #28]
 8009300:	e841 2300 	strex	r3, r2, [r1]
 8009304:	617b      	str	r3, [r7, #20]
   return(result);
 8009306:	697b      	ldr	r3, [r7, #20]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d1e5      	bne.n	80092d8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800930c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800930e:	2200      	movs	r2, #0
 8009310:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009312:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009316:	2b01      	cmp	r3, #1
 8009318:	d107      	bne.n	800932a <UART_DMAReceiveCplt+0x120>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800931a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800931c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800931e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009320:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 8009322:	4611      	mov	r1, r2
 8009324:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009326:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009328:	e003      	b.n	8009332 <UART_DMAReceiveCplt+0x128>
    huart->RxCpltCallback(huart);
 800932a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800932c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800932e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009330:	4798      	blx	r3
}
 8009332:	bf00      	nop
 8009334:	3770      	adds	r7, #112	@ 0x70
 8009336:	46bd      	mov	sp, r7
 8009338:	bd80      	pop	{r7, pc}

0800933a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800933a:	b580      	push	{r7, lr}
 800933c:	b084      	sub	sp, #16
 800933e:	af00      	add	r7, sp, #0
 8009340:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009346:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	2201      	movs	r2, #1
 800934c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009352:	2b01      	cmp	r3, #1
 8009354:	d109      	bne.n	800936a <UART_DMARxHalfCplt+0x30>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800935a:	68fa      	ldr	r2, [r7, #12]
 800935c:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 800935e:	0852      	lsrs	r2, r2, #1
 8009360:	b292      	uxth	r2, r2
 8009362:	4611      	mov	r1, r2
 8009364:	68f8      	ldr	r0, [r7, #12]
 8009366:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009368:	e003      	b.n	8009372 <UART_DMARxHalfCplt+0x38>
    huart->RxHalfCpltCallback(huart);
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800936e:	68f8      	ldr	r0, [r7, #12]
 8009370:	4798      	blx	r3
}
 8009372:	bf00      	nop
 8009374:	3710      	adds	r7, #16
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}

0800937a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800937a:	b580      	push	{r7, lr}
 800937c:	b084      	sub	sp, #16
 800937e:	af00      	add	r7, sp, #0
 8009380:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009382:	2300      	movs	r3, #0
 8009384:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800938a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800938c:	68bb      	ldr	r3, [r7, #8]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	695b      	ldr	r3, [r3, #20]
 8009392:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009396:	2b80      	cmp	r3, #128	@ 0x80
 8009398:	bf0c      	ite	eq
 800939a:	2301      	moveq	r3, #1
 800939c:	2300      	movne	r3, #0
 800939e:	b2db      	uxtb	r3, r3
 80093a0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80093a8:	b2db      	uxtb	r3, r3
 80093aa:	2b21      	cmp	r3, #33	@ 0x21
 80093ac:	d108      	bne.n	80093c0 <UART_DMAError+0x46>
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d005      	beq.n	80093c0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	2200      	movs	r2, #0
 80093b8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80093ba:	68b8      	ldr	r0, [r7, #8]
 80093bc:	f000 f928 	bl	8009610 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	695b      	ldr	r3, [r3, #20]
 80093c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093ca:	2b40      	cmp	r3, #64	@ 0x40
 80093cc:	bf0c      	ite	eq
 80093ce:	2301      	moveq	r3, #1
 80093d0:	2300      	movne	r3, #0
 80093d2:	b2db      	uxtb	r3, r3
 80093d4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80093d6:	68bb      	ldr	r3, [r7, #8]
 80093d8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80093dc:	b2db      	uxtb	r3, r3
 80093de:	2b22      	cmp	r3, #34	@ 0x22
 80093e0:	d108      	bne.n	80093f4 <UART_DMAError+0x7a>
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d005      	beq.n	80093f4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80093e8:	68bb      	ldr	r3, [r7, #8]
 80093ea:	2200      	movs	r2, #0
 80093ec:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80093ee:	68b8      	ldr	r0, [r7, #8]
 80093f0:	f000 f936 	bl	8009660 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80093f4:	68bb      	ldr	r3, [r7, #8]
 80093f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093f8:	f043 0210 	orr.w	r2, r3, #16
 80093fc:	68bb      	ldr	r3, [r7, #8]
 80093fe:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009404:	68b8      	ldr	r0, [r7, #8]
 8009406:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009408:	bf00      	nop
 800940a:	3710      	adds	r7, #16
 800940c:	46bd      	mov	sp, r7
 800940e:	bd80      	pop	{r7, pc}

08009410 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b086      	sub	sp, #24
 8009414:	af00      	add	r7, sp, #0
 8009416:	60f8      	str	r0, [r7, #12]
 8009418:	60b9      	str	r1, [r7, #8]
 800941a:	603b      	str	r3, [r7, #0]
 800941c:	4613      	mov	r3, r2
 800941e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009420:	e03b      	b.n	800949a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009422:	6a3b      	ldr	r3, [r7, #32]
 8009424:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009428:	d037      	beq.n	800949a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800942a:	f7f8 fe11 	bl	8002050 <HAL_GetTick>
 800942e:	4602      	mov	r2, r0
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	1ad3      	subs	r3, r2, r3
 8009434:	6a3a      	ldr	r2, [r7, #32]
 8009436:	429a      	cmp	r2, r3
 8009438:	d302      	bcc.n	8009440 <UART_WaitOnFlagUntilTimeout+0x30>
 800943a:	6a3b      	ldr	r3, [r7, #32]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d101      	bne.n	8009444 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009440:	2303      	movs	r3, #3
 8009442:	e03a      	b.n	80094ba <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	68db      	ldr	r3, [r3, #12]
 800944a:	f003 0304 	and.w	r3, r3, #4
 800944e:	2b00      	cmp	r3, #0
 8009450:	d023      	beq.n	800949a <UART_WaitOnFlagUntilTimeout+0x8a>
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	2b80      	cmp	r3, #128	@ 0x80
 8009456:	d020      	beq.n	800949a <UART_WaitOnFlagUntilTimeout+0x8a>
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	2b40      	cmp	r3, #64	@ 0x40
 800945c:	d01d      	beq.n	800949a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	f003 0308 	and.w	r3, r3, #8
 8009468:	2b08      	cmp	r3, #8
 800946a:	d116      	bne.n	800949a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800946c:	2300      	movs	r3, #0
 800946e:	617b      	str	r3, [r7, #20]
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	617b      	str	r3, [r7, #20]
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	685b      	ldr	r3, [r3, #4]
 800947e:	617b      	str	r3, [r7, #20]
 8009480:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009482:	68f8      	ldr	r0, [r7, #12]
 8009484:	f000 f8ec 	bl	8009660 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	2208      	movs	r2, #8
 800948c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	2200      	movs	r2, #0
 8009492:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009496:	2301      	movs	r3, #1
 8009498:	e00f      	b.n	80094ba <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	681a      	ldr	r2, [r3, #0]
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	4013      	ands	r3, r2
 80094a4:	68ba      	ldr	r2, [r7, #8]
 80094a6:	429a      	cmp	r2, r3
 80094a8:	bf0c      	ite	eq
 80094aa:	2301      	moveq	r3, #1
 80094ac:	2300      	movne	r3, #0
 80094ae:	b2db      	uxtb	r3, r3
 80094b0:	461a      	mov	r2, r3
 80094b2:	79fb      	ldrb	r3, [r7, #7]
 80094b4:	429a      	cmp	r2, r3
 80094b6:	d0b4      	beq.n	8009422 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80094b8:	2300      	movs	r3, #0
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	3718      	adds	r7, #24
 80094be:	46bd      	mov	sp, r7
 80094c0:	bd80      	pop	{r7, pc}
	...

080094c4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b098      	sub	sp, #96	@ 0x60
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	60f8      	str	r0, [r7, #12]
 80094cc:	60b9      	str	r1, [r7, #8]
 80094ce:	4613      	mov	r3, r2
 80094d0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80094d2:	68ba      	ldr	r2, [r7, #8]
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	88fa      	ldrh	r2, [r7, #6]
 80094dc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	2200      	movs	r2, #0
 80094e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	2222      	movs	r2, #34	@ 0x22
 80094e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094f0:	4a44      	ldr	r2, [pc, #272]	@ (8009604 <UART_Start_Receive_DMA+0x140>)
 80094f2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094f8:	4a43      	ldr	r2, [pc, #268]	@ (8009608 <UART_Start_Receive_DMA+0x144>)
 80094fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009500:	4a42      	ldr	r2, [pc, #264]	@ (800960c <UART_Start_Receive_DMA+0x148>)
 8009502:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009508:	2200      	movs	r2, #0
 800950a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800950c:	f107 0308 	add.w	r3, r7, #8
 8009510:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	3304      	adds	r3, #4
 800951c:	4619      	mov	r1, r3
 800951e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009520:	681a      	ldr	r2, [r3, #0]
 8009522:	88fb      	ldrh	r3, [r7, #6]
 8009524:	f7f8 ff54 	bl	80023d0 <HAL_DMA_Start_IT>
 8009528:	4603      	mov	r3, r0
 800952a:	2b00      	cmp	r3, #0
 800952c:	d008      	beq.n	8009540 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	2210      	movs	r2, #16
 8009532:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	2220      	movs	r2, #32
 8009538:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800953c:	2301      	movs	r3, #1
 800953e:	e05d      	b.n	80095fc <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009540:	2300      	movs	r3, #0
 8009542:	613b      	str	r3, [r7, #16]
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	613b      	str	r3, [r7, #16]
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	685b      	ldr	r3, [r3, #4]
 8009552:	613b      	str	r3, [r7, #16]
 8009554:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	691b      	ldr	r3, [r3, #16]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d019      	beq.n	8009592 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	330c      	adds	r3, #12
 8009564:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009566:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009568:	e853 3f00 	ldrex	r3, [r3]
 800956c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800956e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009570:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009574:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	330c      	adds	r3, #12
 800957c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800957e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8009580:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009582:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009584:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009586:	e841 2300 	strex	r3, r2, [r1]
 800958a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800958c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800958e:	2b00      	cmp	r3, #0
 8009590:	d1e5      	bne.n	800955e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	3314      	adds	r3, #20
 8009598:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800959a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800959c:	e853 3f00 	ldrex	r3, [r3]
 80095a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80095a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095a4:	f043 0301 	orr.w	r3, r3, #1
 80095a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	3314      	adds	r3, #20
 80095b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80095b2:	63ba      	str	r2, [r7, #56]	@ 0x38
 80095b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095b6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80095b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80095ba:	e841 2300 	strex	r3, r2, [r1]
 80095be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80095c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d1e5      	bne.n	8009592 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	3314      	adds	r3, #20
 80095cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ce:	69bb      	ldr	r3, [r7, #24]
 80095d0:	e853 3f00 	ldrex	r3, [r3]
 80095d4:	617b      	str	r3, [r7, #20]
   return(result);
 80095d6:	697b      	ldr	r3, [r7, #20]
 80095d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	3314      	adds	r3, #20
 80095e4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80095e6:	627a      	str	r2, [r7, #36]	@ 0x24
 80095e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ea:	6a39      	ldr	r1, [r7, #32]
 80095ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095ee:	e841 2300 	strex	r3, r2, [r1]
 80095f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80095f4:	69fb      	ldr	r3, [r7, #28]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d1e5      	bne.n	80095c6 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80095fa:	2300      	movs	r3, #0
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	3760      	adds	r7, #96	@ 0x60
 8009600:	46bd      	mov	sp, r7
 8009602:	bd80      	pop	{r7, pc}
 8009604:	0800920b 	.word	0x0800920b
 8009608:	0800933b 	.word	0x0800933b
 800960c:	0800937b 	.word	0x0800937b

08009610 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009610:	b480      	push	{r7}
 8009612:	b089      	sub	sp, #36	@ 0x24
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	330c      	adds	r3, #12
 800961e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	e853 3f00 	ldrex	r3, [r3]
 8009626:	60bb      	str	r3, [r7, #8]
   return(result);
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800962e:	61fb      	str	r3, [r7, #28]
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	330c      	adds	r3, #12
 8009636:	69fa      	ldr	r2, [r7, #28]
 8009638:	61ba      	str	r2, [r7, #24]
 800963a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800963c:	6979      	ldr	r1, [r7, #20]
 800963e:	69ba      	ldr	r2, [r7, #24]
 8009640:	e841 2300 	strex	r3, r2, [r1]
 8009644:	613b      	str	r3, [r7, #16]
   return(result);
 8009646:	693b      	ldr	r3, [r7, #16]
 8009648:	2b00      	cmp	r3, #0
 800964a:	d1e5      	bne.n	8009618 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2220      	movs	r2, #32
 8009650:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8009654:	bf00      	nop
 8009656:	3724      	adds	r7, #36	@ 0x24
 8009658:	46bd      	mov	sp, r7
 800965a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965e:	4770      	bx	lr

08009660 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009660:	b480      	push	{r7}
 8009662:	b095      	sub	sp, #84	@ 0x54
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	330c      	adds	r3, #12
 800966e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009672:	e853 3f00 	ldrex	r3, [r3]
 8009676:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800967a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800967e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	330c      	adds	r3, #12
 8009686:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009688:	643a      	str	r2, [r7, #64]	@ 0x40
 800968a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800968c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800968e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009690:	e841 2300 	strex	r3, r2, [r1]
 8009694:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009698:	2b00      	cmp	r3, #0
 800969a:	d1e5      	bne.n	8009668 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	3314      	adds	r3, #20
 80096a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096a4:	6a3b      	ldr	r3, [r7, #32]
 80096a6:	e853 3f00 	ldrex	r3, [r3]
 80096aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80096ac:	69fb      	ldr	r3, [r7, #28]
 80096ae:	f023 0301 	bic.w	r3, r3, #1
 80096b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	3314      	adds	r3, #20
 80096ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80096bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80096be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80096c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096c4:	e841 2300 	strex	r3, r2, [r1]
 80096c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80096ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d1e5      	bne.n	800969c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096d4:	2b01      	cmp	r3, #1
 80096d6:	d119      	bne.n	800970c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	330c      	adds	r3, #12
 80096de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	e853 3f00 	ldrex	r3, [r3]
 80096e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	f023 0310 	bic.w	r3, r3, #16
 80096ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	330c      	adds	r3, #12
 80096f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80096f8:	61ba      	str	r2, [r7, #24]
 80096fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096fc:	6979      	ldr	r1, [r7, #20]
 80096fe:	69ba      	ldr	r2, [r7, #24]
 8009700:	e841 2300 	strex	r3, r2, [r1]
 8009704:	613b      	str	r3, [r7, #16]
   return(result);
 8009706:	693b      	ldr	r3, [r7, #16]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d1e5      	bne.n	80096d8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2220      	movs	r2, #32
 8009710:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2200      	movs	r2, #0
 8009718:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800971a:	bf00      	nop
 800971c:	3754      	adds	r7, #84	@ 0x54
 800971e:	46bd      	mov	sp, r7
 8009720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009724:	4770      	bx	lr

08009726 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009726:	b580      	push	{r7, lr}
 8009728:	b084      	sub	sp, #16
 800972a:	af00      	add	r7, sp, #0
 800972c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009732:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	2200      	movs	r2, #0
 8009738:	85da      	strh	r2, [r3, #46]	@ 0x2e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800973e:	68f8      	ldr	r0, [r7, #12]
 8009740:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009742:	bf00      	nop
 8009744:	3710      	adds	r7, #16
 8009746:	46bd      	mov	sp, r7
 8009748:	bd80      	pop	{r7, pc}

0800974a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800974a:	b480      	push	{r7}
 800974c:	b085      	sub	sp, #20
 800974e:	af00      	add	r7, sp, #0
 8009750:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009758:	b2db      	uxtb	r3, r3
 800975a:	2b21      	cmp	r3, #33	@ 0x21
 800975c:	d13e      	bne.n	80097dc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	689b      	ldr	r3, [r3, #8]
 8009762:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009766:	d114      	bne.n	8009792 <UART_Transmit_IT+0x48>
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	691b      	ldr	r3, [r3, #16]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d110      	bne.n	8009792 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	6a1b      	ldr	r3, [r3, #32]
 8009774:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	881b      	ldrh	r3, [r3, #0]
 800977a:	461a      	mov	r2, r3
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009784:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	6a1b      	ldr	r3, [r3, #32]
 800978a:	1c9a      	adds	r2, r3, #2
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	621a      	str	r2, [r3, #32]
 8009790:	e008      	b.n	80097a4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6a1b      	ldr	r3, [r3, #32]
 8009796:	1c59      	adds	r1, r3, #1
 8009798:	687a      	ldr	r2, [r7, #4]
 800979a:	6211      	str	r1, [r2, #32]
 800979c:	781a      	ldrb	r2, [r3, #0]
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80097a8:	b29b      	uxth	r3, r3
 80097aa:	3b01      	subs	r3, #1
 80097ac:	b29b      	uxth	r3, r3
 80097ae:	687a      	ldr	r2, [r7, #4]
 80097b0:	4619      	mov	r1, r3
 80097b2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d10f      	bne.n	80097d8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	68da      	ldr	r2, [r3, #12]
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80097c6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	68da      	ldr	r2, [r3, #12]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80097d6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80097d8:	2300      	movs	r3, #0
 80097da:	e000      	b.n	80097de <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80097dc:	2302      	movs	r3, #2
  }
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3714      	adds	r7, #20
 80097e2:	46bd      	mov	sp, r7
 80097e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e8:	4770      	bx	lr

080097ea <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80097ea:	b580      	push	{r7, lr}
 80097ec:	b082      	sub	sp, #8
 80097ee:	af00      	add	r7, sp, #0
 80097f0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	68da      	ldr	r2, [r3, #12]
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009800:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	2220      	movs	r2, #32
 8009806:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800980e:	6878      	ldr	r0, [r7, #4]
 8009810:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009812:	2300      	movs	r3, #0
}
 8009814:	4618      	mov	r0, r3
 8009816:	3708      	adds	r7, #8
 8009818:	46bd      	mov	sp, r7
 800981a:	bd80      	pop	{r7, pc}

0800981c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b08c      	sub	sp, #48	@ 0x30
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009824:	2300      	movs	r3, #0
 8009826:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009828:	2300      	movs	r3, #0
 800982a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009832:	b2db      	uxtb	r3, r3
 8009834:	2b22      	cmp	r3, #34	@ 0x22
 8009836:	f040 80ac 	bne.w	8009992 <UART_Receive_IT+0x176>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	689b      	ldr	r3, [r3, #8]
 800983e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009842:	d115      	bne.n	8009870 <UART_Receive_IT+0x54>
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	691b      	ldr	r3, [r3, #16]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d111      	bne.n	8009870 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009850:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	685b      	ldr	r3, [r3, #4]
 8009858:	b29b      	uxth	r3, r3
 800985a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800985e:	b29a      	uxth	r2, r3
 8009860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009862:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009868:	1c9a      	adds	r2, r3, #2
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	629a      	str	r2, [r3, #40]	@ 0x28
 800986e:	e024      	b.n	80098ba <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009874:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	689b      	ldr	r3, [r3, #8]
 800987a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800987e:	d007      	beq.n	8009890 <UART_Receive_IT+0x74>
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	689b      	ldr	r3, [r3, #8]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d10a      	bne.n	800989e <UART_Receive_IT+0x82>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	691b      	ldr	r3, [r3, #16]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d106      	bne.n	800989e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	685b      	ldr	r3, [r3, #4]
 8009896:	b2da      	uxtb	r2, r3
 8009898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800989a:	701a      	strb	r2, [r3, #0]
 800989c:	e008      	b.n	80098b0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	685b      	ldr	r3, [r3, #4]
 80098a4:	b2db      	uxtb	r3, r3
 80098a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80098aa:	b2da      	uxtb	r2, r3
 80098ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098ae:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098b4:	1c5a      	adds	r2, r3, #1
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80098be:	b29b      	uxth	r3, r3
 80098c0:	3b01      	subs	r3, #1
 80098c2:	b29b      	uxth	r3, r3
 80098c4:	687a      	ldr	r2, [r7, #4]
 80098c6:	4619      	mov	r1, r3
 80098c8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d15f      	bne.n	800998e <UART_Receive_IT+0x172>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	68da      	ldr	r2, [r3, #12]
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	f022 0220 	bic.w	r2, r2, #32
 80098dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	68da      	ldr	r2, [r3, #12]
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80098ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	695a      	ldr	r2, [r3, #20]
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f022 0201 	bic.w	r2, r2, #1
 80098fc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	2220      	movs	r2, #32
 8009902:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2200      	movs	r2, #0
 800990a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009910:	2b01      	cmp	r3, #1
 8009912:	d136      	bne.n	8009982 <UART_Receive_IT+0x166>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2200      	movs	r2, #0
 8009918:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	330c      	adds	r3, #12
 8009920:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009922:	697b      	ldr	r3, [r7, #20]
 8009924:	e853 3f00 	ldrex	r3, [r3]
 8009928:	613b      	str	r3, [r7, #16]
   return(result);
 800992a:	693b      	ldr	r3, [r7, #16]
 800992c:	f023 0310 	bic.w	r3, r3, #16
 8009930:	627b      	str	r3, [r7, #36]	@ 0x24
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	330c      	adds	r3, #12
 8009938:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800993a:	623a      	str	r2, [r7, #32]
 800993c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800993e:	69f9      	ldr	r1, [r7, #28]
 8009940:	6a3a      	ldr	r2, [r7, #32]
 8009942:	e841 2300 	strex	r3, r2, [r1]
 8009946:	61bb      	str	r3, [r7, #24]
   return(result);
 8009948:	69bb      	ldr	r3, [r7, #24]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d1e5      	bne.n	800991a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	f003 0310 	and.w	r3, r3, #16
 8009958:	2b10      	cmp	r3, #16
 800995a:	d10a      	bne.n	8009972 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800995c:	2300      	movs	r3, #0
 800995e:	60fb      	str	r3, [r7, #12]
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	60fb      	str	r3, [r7, #12]
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	685b      	ldr	r3, [r3, #4]
 800996e:	60fb      	str	r3, [r7, #12]
 8009970:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009976:	687a      	ldr	r2, [r7, #4]
 8009978:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 800997a:	4611      	mov	r1, r2
 800997c:	6878      	ldr	r0, [r7, #4]
 800997e:	4798      	blx	r3
 8009980:	e003      	b.n	800998a <UART_Receive_IT+0x16e>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009986:	6878      	ldr	r0, [r7, #4]
 8009988:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800998a:	2300      	movs	r3, #0
 800998c:	e002      	b.n	8009994 <UART_Receive_IT+0x178>
    }
    return HAL_OK;
 800998e:	2300      	movs	r3, #0
 8009990:	e000      	b.n	8009994 <UART_Receive_IT+0x178>
  }
  else
  {
    return HAL_BUSY;
 8009992:	2302      	movs	r3, #2
  }
}
 8009994:	4618      	mov	r0, r3
 8009996:	3730      	adds	r7, #48	@ 0x30
 8009998:	46bd      	mov	sp, r7
 800999a:	bd80      	pop	{r7, pc}

0800999c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800999c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80099a0:	b0c0      	sub	sp, #256	@ 0x100
 80099a2:	af00      	add	r7, sp, #0
 80099a4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80099a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	691b      	ldr	r3, [r3, #16]
 80099b0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80099b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099b8:	68d9      	ldr	r1, [r3, #12]
 80099ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099be:	681a      	ldr	r2, [r3, #0]
 80099c0:	ea40 0301 	orr.w	r3, r0, r1
 80099c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80099c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099ca:	689a      	ldr	r2, [r3, #8]
 80099cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099d0:	691b      	ldr	r3, [r3, #16]
 80099d2:	431a      	orrs	r2, r3
 80099d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099d8:	695b      	ldr	r3, [r3, #20]
 80099da:	431a      	orrs	r2, r3
 80099dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099e0:	69db      	ldr	r3, [r3, #28]
 80099e2:	4313      	orrs	r3, r2
 80099e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80099e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	68db      	ldr	r3, [r3, #12]
 80099f0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80099f4:	f021 010c 	bic.w	r1, r1, #12
 80099f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099fc:	681a      	ldr	r2, [r3, #0]
 80099fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009a02:	430b      	orrs	r3, r1
 8009a04:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009a06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	695b      	ldr	r3, [r3, #20]
 8009a0e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009a12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a16:	6999      	ldr	r1, [r3, #24]
 8009a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a1c:	681a      	ldr	r2, [r3, #0]
 8009a1e:	ea40 0301 	orr.w	r3, r0, r1
 8009a22:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a28:	681a      	ldr	r2, [r3, #0]
 8009a2a:	4b8f      	ldr	r3, [pc, #572]	@ (8009c68 <UART_SetConfig+0x2cc>)
 8009a2c:	429a      	cmp	r2, r3
 8009a2e:	d005      	beq.n	8009a3c <UART_SetConfig+0xa0>
 8009a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a34:	681a      	ldr	r2, [r3, #0]
 8009a36:	4b8d      	ldr	r3, [pc, #564]	@ (8009c6c <UART_SetConfig+0x2d0>)
 8009a38:	429a      	cmp	r2, r3
 8009a3a:	d104      	bne.n	8009a46 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009a3c:	f7fc fe5e 	bl	80066fc <HAL_RCC_GetPCLK2Freq>
 8009a40:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009a44:	e003      	b.n	8009a4e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009a46:	f7fc fe45 	bl	80066d4 <HAL_RCC_GetPCLK1Freq>
 8009a4a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a52:	69db      	ldr	r3, [r3, #28]
 8009a54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009a58:	f040 810c 	bne.w	8009c74 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009a5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a60:	2200      	movs	r2, #0
 8009a62:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009a66:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009a6a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009a6e:	4622      	mov	r2, r4
 8009a70:	462b      	mov	r3, r5
 8009a72:	1891      	adds	r1, r2, r2
 8009a74:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009a76:	415b      	adcs	r3, r3
 8009a78:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009a7a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009a7e:	4621      	mov	r1, r4
 8009a80:	eb12 0801 	adds.w	r8, r2, r1
 8009a84:	4629      	mov	r1, r5
 8009a86:	eb43 0901 	adc.w	r9, r3, r1
 8009a8a:	f04f 0200 	mov.w	r2, #0
 8009a8e:	f04f 0300 	mov.w	r3, #0
 8009a92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009a96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009a9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009a9e:	4690      	mov	r8, r2
 8009aa0:	4699      	mov	r9, r3
 8009aa2:	4623      	mov	r3, r4
 8009aa4:	eb18 0303 	adds.w	r3, r8, r3
 8009aa8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009aac:	462b      	mov	r3, r5
 8009aae:	eb49 0303 	adc.w	r3, r9, r3
 8009ab2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009ab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009aba:	685b      	ldr	r3, [r3, #4]
 8009abc:	2200      	movs	r2, #0
 8009abe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009ac2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009ac6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009aca:	460b      	mov	r3, r1
 8009acc:	18db      	adds	r3, r3, r3
 8009ace:	653b      	str	r3, [r7, #80]	@ 0x50
 8009ad0:	4613      	mov	r3, r2
 8009ad2:	eb42 0303 	adc.w	r3, r2, r3
 8009ad6:	657b      	str	r3, [r7, #84]	@ 0x54
 8009ad8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009adc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009ae0:	f7f7 f968 	bl	8000db4 <__aeabi_uldivmod>
 8009ae4:	4602      	mov	r2, r0
 8009ae6:	460b      	mov	r3, r1
 8009ae8:	4b61      	ldr	r3, [pc, #388]	@ (8009c70 <UART_SetConfig+0x2d4>)
 8009aea:	fba3 2302 	umull	r2, r3, r3, r2
 8009aee:	095b      	lsrs	r3, r3, #5
 8009af0:	011c      	lsls	r4, r3, #4
 8009af2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009af6:	2200      	movs	r2, #0
 8009af8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009afc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009b00:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009b04:	4642      	mov	r2, r8
 8009b06:	464b      	mov	r3, r9
 8009b08:	1891      	adds	r1, r2, r2
 8009b0a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009b0c:	415b      	adcs	r3, r3
 8009b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b10:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009b14:	4641      	mov	r1, r8
 8009b16:	eb12 0a01 	adds.w	sl, r2, r1
 8009b1a:	4649      	mov	r1, r9
 8009b1c:	eb43 0b01 	adc.w	fp, r3, r1
 8009b20:	f04f 0200 	mov.w	r2, #0
 8009b24:	f04f 0300 	mov.w	r3, #0
 8009b28:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009b2c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009b30:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009b34:	4692      	mov	sl, r2
 8009b36:	469b      	mov	fp, r3
 8009b38:	4643      	mov	r3, r8
 8009b3a:	eb1a 0303 	adds.w	r3, sl, r3
 8009b3e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009b42:	464b      	mov	r3, r9
 8009b44:	eb4b 0303 	adc.w	r3, fp, r3
 8009b48:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b50:	685b      	ldr	r3, [r3, #4]
 8009b52:	2200      	movs	r2, #0
 8009b54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009b58:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009b5c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009b60:	460b      	mov	r3, r1
 8009b62:	18db      	adds	r3, r3, r3
 8009b64:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b66:	4613      	mov	r3, r2
 8009b68:	eb42 0303 	adc.w	r3, r2, r3
 8009b6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b6e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009b72:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009b76:	f7f7 f91d 	bl	8000db4 <__aeabi_uldivmod>
 8009b7a:	4602      	mov	r2, r0
 8009b7c:	460b      	mov	r3, r1
 8009b7e:	4611      	mov	r1, r2
 8009b80:	4b3b      	ldr	r3, [pc, #236]	@ (8009c70 <UART_SetConfig+0x2d4>)
 8009b82:	fba3 2301 	umull	r2, r3, r3, r1
 8009b86:	095b      	lsrs	r3, r3, #5
 8009b88:	2264      	movs	r2, #100	@ 0x64
 8009b8a:	fb02 f303 	mul.w	r3, r2, r3
 8009b8e:	1acb      	subs	r3, r1, r3
 8009b90:	00db      	lsls	r3, r3, #3
 8009b92:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009b96:	4b36      	ldr	r3, [pc, #216]	@ (8009c70 <UART_SetConfig+0x2d4>)
 8009b98:	fba3 2302 	umull	r2, r3, r3, r2
 8009b9c:	095b      	lsrs	r3, r3, #5
 8009b9e:	005b      	lsls	r3, r3, #1
 8009ba0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009ba4:	441c      	add	r4, r3
 8009ba6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009baa:	2200      	movs	r2, #0
 8009bac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009bb0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009bb4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009bb8:	4642      	mov	r2, r8
 8009bba:	464b      	mov	r3, r9
 8009bbc:	1891      	adds	r1, r2, r2
 8009bbe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009bc0:	415b      	adcs	r3, r3
 8009bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009bc4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009bc8:	4641      	mov	r1, r8
 8009bca:	1851      	adds	r1, r2, r1
 8009bcc:	6339      	str	r1, [r7, #48]	@ 0x30
 8009bce:	4649      	mov	r1, r9
 8009bd0:	414b      	adcs	r3, r1
 8009bd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bd4:	f04f 0200 	mov.w	r2, #0
 8009bd8:	f04f 0300 	mov.w	r3, #0
 8009bdc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009be0:	4659      	mov	r1, fp
 8009be2:	00cb      	lsls	r3, r1, #3
 8009be4:	4651      	mov	r1, sl
 8009be6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009bea:	4651      	mov	r1, sl
 8009bec:	00ca      	lsls	r2, r1, #3
 8009bee:	4610      	mov	r0, r2
 8009bf0:	4619      	mov	r1, r3
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	4642      	mov	r2, r8
 8009bf6:	189b      	adds	r3, r3, r2
 8009bf8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009bfc:	464b      	mov	r3, r9
 8009bfe:	460a      	mov	r2, r1
 8009c00:	eb42 0303 	adc.w	r3, r2, r3
 8009c04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c0c:	685b      	ldr	r3, [r3, #4]
 8009c0e:	2200      	movs	r2, #0
 8009c10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009c14:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009c18:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009c1c:	460b      	mov	r3, r1
 8009c1e:	18db      	adds	r3, r3, r3
 8009c20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009c22:	4613      	mov	r3, r2
 8009c24:	eb42 0303 	adc.w	r3, r2, r3
 8009c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009c2a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009c2e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009c32:	f7f7 f8bf 	bl	8000db4 <__aeabi_uldivmod>
 8009c36:	4602      	mov	r2, r0
 8009c38:	460b      	mov	r3, r1
 8009c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8009c70 <UART_SetConfig+0x2d4>)
 8009c3c:	fba3 1302 	umull	r1, r3, r3, r2
 8009c40:	095b      	lsrs	r3, r3, #5
 8009c42:	2164      	movs	r1, #100	@ 0x64
 8009c44:	fb01 f303 	mul.w	r3, r1, r3
 8009c48:	1ad3      	subs	r3, r2, r3
 8009c4a:	00db      	lsls	r3, r3, #3
 8009c4c:	3332      	adds	r3, #50	@ 0x32
 8009c4e:	4a08      	ldr	r2, [pc, #32]	@ (8009c70 <UART_SetConfig+0x2d4>)
 8009c50:	fba2 2303 	umull	r2, r3, r2, r3
 8009c54:	095b      	lsrs	r3, r3, #5
 8009c56:	f003 0207 	and.w	r2, r3, #7
 8009c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	4422      	add	r2, r4
 8009c62:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009c64:	e106      	b.n	8009e74 <UART_SetConfig+0x4d8>
 8009c66:	bf00      	nop
 8009c68:	40011000 	.word	0x40011000
 8009c6c:	40011400 	.word	0x40011400
 8009c70:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009c74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c78:	2200      	movs	r2, #0
 8009c7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009c7e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009c82:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009c86:	4642      	mov	r2, r8
 8009c88:	464b      	mov	r3, r9
 8009c8a:	1891      	adds	r1, r2, r2
 8009c8c:	6239      	str	r1, [r7, #32]
 8009c8e:	415b      	adcs	r3, r3
 8009c90:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009c96:	4641      	mov	r1, r8
 8009c98:	1854      	adds	r4, r2, r1
 8009c9a:	4649      	mov	r1, r9
 8009c9c:	eb43 0501 	adc.w	r5, r3, r1
 8009ca0:	f04f 0200 	mov.w	r2, #0
 8009ca4:	f04f 0300 	mov.w	r3, #0
 8009ca8:	00eb      	lsls	r3, r5, #3
 8009caa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009cae:	00e2      	lsls	r2, r4, #3
 8009cb0:	4614      	mov	r4, r2
 8009cb2:	461d      	mov	r5, r3
 8009cb4:	4643      	mov	r3, r8
 8009cb6:	18e3      	adds	r3, r4, r3
 8009cb8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009cbc:	464b      	mov	r3, r9
 8009cbe:	eb45 0303 	adc.w	r3, r5, r3
 8009cc2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cca:	685b      	ldr	r3, [r3, #4]
 8009ccc:	2200      	movs	r2, #0
 8009cce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009cd2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009cd6:	f04f 0200 	mov.w	r2, #0
 8009cda:	f04f 0300 	mov.w	r3, #0
 8009cde:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009ce2:	4629      	mov	r1, r5
 8009ce4:	008b      	lsls	r3, r1, #2
 8009ce6:	4621      	mov	r1, r4
 8009ce8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009cec:	4621      	mov	r1, r4
 8009cee:	008a      	lsls	r2, r1, #2
 8009cf0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009cf4:	f7f7 f85e 	bl	8000db4 <__aeabi_uldivmod>
 8009cf8:	4602      	mov	r2, r0
 8009cfa:	460b      	mov	r3, r1
 8009cfc:	4b60      	ldr	r3, [pc, #384]	@ (8009e80 <UART_SetConfig+0x4e4>)
 8009cfe:	fba3 2302 	umull	r2, r3, r3, r2
 8009d02:	095b      	lsrs	r3, r3, #5
 8009d04:	011c      	lsls	r4, r3, #4
 8009d06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009d10:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009d14:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009d18:	4642      	mov	r2, r8
 8009d1a:	464b      	mov	r3, r9
 8009d1c:	1891      	adds	r1, r2, r2
 8009d1e:	61b9      	str	r1, [r7, #24]
 8009d20:	415b      	adcs	r3, r3
 8009d22:	61fb      	str	r3, [r7, #28]
 8009d24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009d28:	4641      	mov	r1, r8
 8009d2a:	1851      	adds	r1, r2, r1
 8009d2c:	6139      	str	r1, [r7, #16]
 8009d2e:	4649      	mov	r1, r9
 8009d30:	414b      	adcs	r3, r1
 8009d32:	617b      	str	r3, [r7, #20]
 8009d34:	f04f 0200 	mov.w	r2, #0
 8009d38:	f04f 0300 	mov.w	r3, #0
 8009d3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009d40:	4659      	mov	r1, fp
 8009d42:	00cb      	lsls	r3, r1, #3
 8009d44:	4651      	mov	r1, sl
 8009d46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009d4a:	4651      	mov	r1, sl
 8009d4c:	00ca      	lsls	r2, r1, #3
 8009d4e:	4610      	mov	r0, r2
 8009d50:	4619      	mov	r1, r3
 8009d52:	4603      	mov	r3, r0
 8009d54:	4642      	mov	r2, r8
 8009d56:	189b      	adds	r3, r3, r2
 8009d58:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009d5c:	464b      	mov	r3, r9
 8009d5e:	460a      	mov	r2, r1
 8009d60:	eb42 0303 	adc.w	r3, r2, r3
 8009d64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d6c:	685b      	ldr	r3, [r3, #4]
 8009d6e:	2200      	movs	r2, #0
 8009d70:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009d72:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009d74:	f04f 0200 	mov.w	r2, #0
 8009d78:	f04f 0300 	mov.w	r3, #0
 8009d7c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009d80:	4649      	mov	r1, r9
 8009d82:	008b      	lsls	r3, r1, #2
 8009d84:	4641      	mov	r1, r8
 8009d86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009d8a:	4641      	mov	r1, r8
 8009d8c:	008a      	lsls	r2, r1, #2
 8009d8e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009d92:	f7f7 f80f 	bl	8000db4 <__aeabi_uldivmod>
 8009d96:	4602      	mov	r2, r0
 8009d98:	460b      	mov	r3, r1
 8009d9a:	4611      	mov	r1, r2
 8009d9c:	4b38      	ldr	r3, [pc, #224]	@ (8009e80 <UART_SetConfig+0x4e4>)
 8009d9e:	fba3 2301 	umull	r2, r3, r3, r1
 8009da2:	095b      	lsrs	r3, r3, #5
 8009da4:	2264      	movs	r2, #100	@ 0x64
 8009da6:	fb02 f303 	mul.w	r3, r2, r3
 8009daa:	1acb      	subs	r3, r1, r3
 8009dac:	011b      	lsls	r3, r3, #4
 8009dae:	3332      	adds	r3, #50	@ 0x32
 8009db0:	4a33      	ldr	r2, [pc, #204]	@ (8009e80 <UART_SetConfig+0x4e4>)
 8009db2:	fba2 2303 	umull	r2, r3, r2, r3
 8009db6:	095b      	lsrs	r3, r3, #5
 8009db8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009dbc:	441c      	add	r4, r3
 8009dbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	673b      	str	r3, [r7, #112]	@ 0x70
 8009dc6:	677a      	str	r2, [r7, #116]	@ 0x74
 8009dc8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009dcc:	4642      	mov	r2, r8
 8009dce:	464b      	mov	r3, r9
 8009dd0:	1891      	adds	r1, r2, r2
 8009dd2:	60b9      	str	r1, [r7, #8]
 8009dd4:	415b      	adcs	r3, r3
 8009dd6:	60fb      	str	r3, [r7, #12]
 8009dd8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009ddc:	4641      	mov	r1, r8
 8009dde:	1851      	adds	r1, r2, r1
 8009de0:	6039      	str	r1, [r7, #0]
 8009de2:	4649      	mov	r1, r9
 8009de4:	414b      	adcs	r3, r1
 8009de6:	607b      	str	r3, [r7, #4]
 8009de8:	f04f 0200 	mov.w	r2, #0
 8009dec:	f04f 0300 	mov.w	r3, #0
 8009df0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009df4:	4659      	mov	r1, fp
 8009df6:	00cb      	lsls	r3, r1, #3
 8009df8:	4651      	mov	r1, sl
 8009dfa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009dfe:	4651      	mov	r1, sl
 8009e00:	00ca      	lsls	r2, r1, #3
 8009e02:	4610      	mov	r0, r2
 8009e04:	4619      	mov	r1, r3
 8009e06:	4603      	mov	r3, r0
 8009e08:	4642      	mov	r2, r8
 8009e0a:	189b      	adds	r3, r3, r2
 8009e0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009e0e:	464b      	mov	r3, r9
 8009e10:	460a      	mov	r2, r1
 8009e12:	eb42 0303 	adc.w	r3, r2, r3
 8009e16:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e1c:	685b      	ldr	r3, [r3, #4]
 8009e1e:	2200      	movs	r2, #0
 8009e20:	663b      	str	r3, [r7, #96]	@ 0x60
 8009e22:	667a      	str	r2, [r7, #100]	@ 0x64
 8009e24:	f04f 0200 	mov.w	r2, #0
 8009e28:	f04f 0300 	mov.w	r3, #0
 8009e2c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009e30:	4649      	mov	r1, r9
 8009e32:	008b      	lsls	r3, r1, #2
 8009e34:	4641      	mov	r1, r8
 8009e36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009e3a:	4641      	mov	r1, r8
 8009e3c:	008a      	lsls	r2, r1, #2
 8009e3e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009e42:	f7f6 ffb7 	bl	8000db4 <__aeabi_uldivmod>
 8009e46:	4602      	mov	r2, r0
 8009e48:	460b      	mov	r3, r1
 8009e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8009e80 <UART_SetConfig+0x4e4>)
 8009e4c:	fba3 1302 	umull	r1, r3, r3, r2
 8009e50:	095b      	lsrs	r3, r3, #5
 8009e52:	2164      	movs	r1, #100	@ 0x64
 8009e54:	fb01 f303 	mul.w	r3, r1, r3
 8009e58:	1ad3      	subs	r3, r2, r3
 8009e5a:	011b      	lsls	r3, r3, #4
 8009e5c:	3332      	adds	r3, #50	@ 0x32
 8009e5e:	4a08      	ldr	r2, [pc, #32]	@ (8009e80 <UART_SetConfig+0x4e4>)
 8009e60:	fba2 2303 	umull	r2, r3, r2, r3
 8009e64:	095b      	lsrs	r3, r3, #5
 8009e66:	f003 020f 	and.w	r2, r3, #15
 8009e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	4422      	add	r2, r4
 8009e72:	609a      	str	r2, [r3, #8]
}
 8009e74:	bf00      	nop
 8009e76:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009e80:	51eb851f 	.word	0x51eb851f

08009e84 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009e84:	b084      	sub	sp, #16
 8009e86:	b580      	push	{r7, lr}
 8009e88:	b084      	sub	sp, #16
 8009e8a:	af00      	add	r7, sp, #0
 8009e8c:	6078      	str	r0, [r7, #4]
 8009e8e:	f107 001c 	add.w	r0, r7, #28
 8009e92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009e96:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009e9a:	2b01      	cmp	r3, #1
 8009e9c:	d123      	bne.n	8009ee6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ea2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	68db      	ldr	r3, [r3, #12]
 8009eae:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8009eb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009eb6:	687a      	ldr	r2, [r7, #4]
 8009eb8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	68db      	ldr	r3, [r3, #12]
 8009ebe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009ec6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009eca:	2b01      	cmp	r3, #1
 8009ecc:	d105      	bne.n	8009eda <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	68db      	ldr	r3, [r3, #12]
 8009ed2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009eda:	6878      	ldr	r0, [r7, #4]
 8009edc:	f000 f9dc 	bl	800a298 <USB_CoreReset>
 8009ee0:	4603      	mov	r3, r0
 8009ee2:	73fb      	strb	r3, [r7, #15]
 8009ee4:	e01b      	b.n	8009f1e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	68db      	ldr	r3, [r3, #12]
 8009eea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f000 f9d0 	bl	800a298 <USB_CoreReset>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009efc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d106      	bne.n	8009f12 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f08:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	639a      	str	r2, [r3, #56]	@ 0x38
 8009f10:	e005      	b.n	8009f1e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f16:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009f1e:	7fbb      	ldrb	r3, [r7, #30]
 8009f20:	2b01      	cmp	r3, #1
 8009f22:	d10b      	bne.n	8009f3c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	689b      	ldr	r3, [r3, #8]
 8009f28:	f043 0206 	orr.w	r2, r3, #6
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	689b      	ldr	r3, [r3, #8]
 8009f34:	f043 0220 	orr.w	r2, r3, #32
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f3e:	4618      	mov	r0, r3
 8009f40:	3710      	adds	r7, #16
 8009f42:	46bd      	mov	sp, r7
 8009f44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009f48:	b004      	add	sp, #16
 8009f4a:	4770      	bx	lr

08009f4c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009f4c:	b480      	push	{r7}
 8009f4e:	b083      	sub	sp, #12
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	689b      	ldr	r3, [r3, #8]
 8009f58:	f043 0201 	orr.w	r2, r3, #1
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009f60:	2300      	movs	r3, #0
}
 8009f62:	4618      	mov	r0, r3
 8009f64:	370c      	adds	r7, #12
 8009f66:	46bd      	mov	sp, r7
 8009f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6c:	4770      	bx	lr

08009f6e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009f6e:	b480      	push	{r7}
 8009f70:	b083      	sub	sp, #12
 8009f72:	af00      	add	r7, sp, #0
 8009f74:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	689b      	ldr	r3, [r3, #8]
 8009f7a:	f023 0201 	bic.w	r2, r3, #1
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009f82:	2300      	movs	r3, #0
}
 8009f84:	4618      	mov	r0, r3
 8009f86:	370c      	adds	r7, #12
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8e:	4770      	bx	lr

08009f90 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b084      	sub	sp, #16
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
 8009f98:	460b      	mov	r3, r1
 8009f9a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	68db      	ldr	r3, [r3, #12]
 8009fa4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009fac:	78fb      	ldrb	r3, [r7, #3]
 8009fae:	2b01      	cmp	r3, #1
 8009fb0:	d115      	bne.n	8009fde <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	68db      	ldr	r3, [r3, #12]
 8009fb6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009fbe:	200a      	movs	r0, #10
 8009fc0:	f7f8 f852 	bl	8002068 <HAL_Delay>
      ms += 10U;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	330a      	adds	r3, #10
 8009fc8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f000 f956 	bl	800a27c <USB_GetMode>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	2b01      	cmp	r3, #1
 8009fd4:	d01e      	beq.n	800a014 <USB_SetCurrentMode+0x84>
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	2bc7      	cmp	r3, #199	@ 0xc7
 8009fda:	d9f0      	bls.n	8009fbe <USB_SetCurrentMode+0x2e>
 8009fdc:	e01a      	b.n	800a014 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009fde:	78fb      	ldrb	r3, [r7, #3]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d115      	bne.n	800a010 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	68db      	ldr	r3, [r3, #12]
 8009fe8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009ff0:	200a      	movs	r0, #10
 8009ff2:	f7f8 f839 	bl	8002068 <HAL_Delay>
      ms += 10U;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	330a      	adds	r3, #10
 8009ffa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009ffc:	6878      	ldr	r0, [r7, #4]
 8009ffe:	f000 f93d 	bl	800a27c <USB_GetMode>
 800a002:	4603      	mov	r3, r0
 800a004:	2b00      	cmp	r3, #0
 800a006:	d005      	beq.n	800a014 <USB_SetCurrentMode+0x84>
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	2bc7      	cmp	r3, #199	@ 0xc7
 800a00c:	d9f0      	bls.n	8009ff0 <USB_SetCurrentMode+0x60>
 800a00e:	e001      	b.n	800a014 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a010:	2301      	movs	r3, #1
 800a012:	e005      	b.n	800a020 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	2bc8      	cmp	r3, #200	@ 0xc8
 800a018:	d101      	bne.n	800a01e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a01a:	2301      	movs	r3, #1
 800a01c:	e000      	b.n	800a020 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a01e:	2300      	movs	r3, #0
}
 800a020:	4618      	mov	r0, r3
 800a022:	3710      	adds	r7, #16
 800a024:	46bd      	mov	sp, r7
 800a026:	bd80      	pop	{r7, pc}

0800a028 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a028:	b480      	push	{r7}
 800a02a:	b085      	sub	sp, #20
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	6078      	str	r0, [r7, #4]
 800a030:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a032:	2300      	movs	r3, #0
 800a034:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	3301      	adds	r3, #1
 800a03a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a042:	d901      	bls.n	800a048 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a044:	2303      	movs	r3, #3
 800a046:	e01b      	b.n	800a080 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	691b      	ldr	r3, [r3, #16]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	daf2      	bge.n	800a036 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a050:	2300      	movs	r3, #0
 800a052:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	019b      	lsls	r3, r3, #6
 800a058:	f043 0220 	orr.w	r2, r3, #32
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	3301      	adds	r3, #1
 800a064:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a06c:	d901      	bls.n	800a072 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a06e:	2303      	movs	r3, #3
 800a070:	e006      	b.n	800a080 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	691b      	ldr	r3, [r3, #16]
 800a076:	f003 0320 	and.w	r3, r3, #32
 800a07a:	2b20      	cmp	r3, #32
 800a07c:	d0f0      	beq.n	800a060 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a07e:	2300      	movs	r3, #0
}
 800a080:	4618      	mov	r0, r3
 800a082:	3714      	adds	r7, #20
 800a084:	46bd      	mov	sp, r7
 800a086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08a:	4770      	bx	lr

0800a08c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a08c:	b480      	push	{r7}
 800a08e:	b085      	sub	sp, #20
 800a090:	af00      	add	r7, sp, #0
 800a092:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a094:	2300      	movs	r3, #0
 800a096:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	3301      	adds	r3, #1
 800a09c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a0a4:	d901      	bls.n	800a0aa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a0a6:	2303      	movs	r3, #3
 800a0a8:	e018      	b.n	800a0dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	691b      	ldr	r3, [r3, #16]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	daf2      	bge.n	800a098 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2210      	movs	r2, #16
 800a0ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	3301      	adds	r3, #1
 800a0c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a0c8:	d901      	bls.n	800a0ce <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a0ca:	2303      	movs	r3, #3
 800a0cc:	e006      	b.n	800a0dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	691b      	ldr	r3, [r3, #16]
 800a0d2:	f003 0310 	and.w	r3, r3, #16
 800a0d6:	2b10      	cmp	r3, #16
 800a0d8:	d0f0      	beq.n	800a0bc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a0da:	2300      	movs	r3, #0
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3714      	adds	r7, #20
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e6:	4770      	bx	lr

0800a0e8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a0e8:	b480      	push	{r7}
 800a0ea:	b089      	sub	sp, #36	@ 0x24
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	60f8      	str	r0, [r7, #12]
 800a0f0:	60b9      	str	r1, [r7, #8]
 800a0f2:	4611      	mov	r1, r2
 800a0f4:	461a      	mov	r2, r3
 800a0f6:	460b      	mov	r3, r1
 800a0f8:	71fb      	strb	r3, [r7, #7]
 800a0fa:	4613      	mov	r3, r2
 800a0fc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a106:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d123      	bne.n	800a156 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a10e:	88bb      	ldrh	r3, [r7, #4]
 800a110:	3303      	adds	r3, #3
 800a112:	089b      	lsrs	r3, r3, #2
 800a114:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a116:	2300      	movs	r3, #0
 800a118:	61bb      	str	r3, [r7, #24]
 800a11a:	e018      	b.n	800a14e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a11c:	79fb      	ldrb	r3, [r7, #7]
 800a11e:	031a      	lsls	r2, r3, #12
 800a120:	697b      	ldr	r3, [r7, #20]
 800a122:	4413      	add	r3, r2
 800a124:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a128:	461a      	mov	r2, r3
 800a12a:	69fb      	ldr	r3, [r7, #28]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a130:	69fb      	ldr	r3, [r7, #28]
 800a132:	3301      	adds	r3, #1
 800a134:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a136:	69fb      	ldr	r3, [r7, #28]
 800a138:	3301      	adds	r3, #1
 800a13a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a13c:	69fb      	ldr	r3, [r7, #28]
 800a13e:	3301      	adds	r3, #1
 800a140:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a142:	69fb      	ldr	r3, [r7, #28]
 800a144:	3301      	adds	r3, #1
 800a146:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a148:	69bb      	ldr	r3, [r7, #24]
 800a14a:	3301      	adds	r3, #1
 800a14c:	61bb      	str	r3, [r7, #24]
 800a14e:	69ba      	ldr	r2, [r7, #24]
 800a150:	693b      	ldr	r3, [r7, #16]
 800a152:	429a      	cmp	r2, r3
 800a154:	d3e2      	bcc.n	800a11c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a156:	2300      	movs	r3, #0
}
 800a158:	4618      	mov	r0, r3
 800a15a:	3724      	adds	r7, #36	@ 0x24
 800a15c:	46bd      	mov	sp, r7
 800a15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a162:	4770      	bx	lr

0800a164 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a164:	b480      	push	{r7}
 800a166:	b08b      	sub	sp, #44	@ 0x2c
 800a168:	af00      	add	r7, sp, #0
 800a16a:	60f8      	str	r0, [r7, #12]
 800a16c:	60b9      	str	r1, [r7, #8]
 800a16e:	4613      	mov	r3, r2
 800a170:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a176:	68bb      	ldr	r3, [r7, #8]
 800a178:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a17a:	88fb      	ldrh	r3, [r7, #6]
 800a17c:	089b      	lsrs	r3, r3, #2
 800a17e:	b29b      	uxth	r3, r3
 800a180:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a182:	88fb      	ldrh	r3, [r7, #6]
 800a184:	f003 0303 	and.w	r3, r3, #3
 800a188:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a18a:	2300      	movs	r3, #0
 800a18c:	623b      	str	r3, [r7, #32]
 800a18e:	e014      	b.n	800a1ba <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a190:	69bb      	ldr	r3, [r7, #24]
 800a192:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a196:	681a      	ldr	r2, [r3, #0]
 800a198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a19a:	601a      	str	r2, [r3, #0]
    pDest++;
 800a19c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a19e:	3301      	adds	r3, #1
 800a1a0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a1a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a4:	3301      	adds	r3, #1
 800a1a6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a1a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1aa:	3301      	adds	r3, #1
 800a1ac:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a1ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1b0:	3301      	adds	r3, #1
 800a1b2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a1b4:	6a3b      	ldr	r3, [r7, #32]
 800a1b6:	3301      	adds	r3, #1
 800a1b8:	623b      	str	r3, [r7, #32]
 800a1ba:	6a3a      	ldr	r2, [r7, #32]
 800a1bc:	697b      	ldr	r3, [r7, #20]
 800a1be:	429a      	cmp	r2, r3
 800a1c0:	d3e6      	bcc.n	800a190 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a1c2:	8bfb      	ldrh	r3, [r7, #30]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d01e      	beq.n	800a206 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a1cc:	69bb      	ldr	r3, [r7, #24]
 800a1ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a1d2:	461a      	mov	r2, r3
 800a1d4:	f107 0310 	add.w	r3, r7, #16
 800a1d8:	6812      	ldr	r2, [r2, #0]
 800a1da:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a1dc:	693a      	ldr	r2, [r7, #16]
 800a1de:	6a3b      	ldr	r3, [r7, #32]
 800a1e0:	b2db      	uxtb	r3, r3
 800a1e2:	00db      	lsls	r3, r3, #3
 800a1e4:	fa22 f303 	lsr.w	r3, r2, r3
 800a1e8:	b2da      	uxtb	r2, r3
 800a1ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ec:	701a      	strb	r2, [r3, #0]
      i++;
 800a1ee:	6a3b      	ldr	r3, [r7, #32]
 800a1f0:	3301      	adds	r3, #1
 800a1f2:	623b      	str	r3, [r7, #32]
      pDest++;
 800a1f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1f6:	3301      	adds	r3, #1
 800a1f8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a1fa:	8bfb      	ldrh	r3, [r7, #30]
 800a1fc:	3b01      	subs	r3, #1
 800a1fe:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a200:	8bfb      	ldrh	r3, [r7, #30]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d1ea      	bne.n	800a1dc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a208:	4618      	mov	r0, r3
 800a20a:	372c      	adds	r7, #44	@ 0x2c
 800a20c:	46bd      	mov	sp, r7
 800a20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a212:	4770      	bx	lr

0800a214 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a214:	b480      	push	{r7}
 800a216:	b085      	sub	sp, #20
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	695b      	ldr	r3, [r3, #20]
 800a220:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	699b      	ldr	r3, [r3, #24]
 800a226:	68fa      	ldr	r2, [r7, #12]
 800a228:	4013      	ands	r3, r2
 800a22a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a22c:	68fb      	ldr	r3, [r7, #12]
}
 800a22e:	4618      	mov	r0, r3
 800a230:	3714      	adds	r7, #20
 800a232:	46bd      	mov	sp, r7
 800a234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a238:	4770      	bx	lr

0800a23a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800a23a:	b480      	push	{r7}
 800a23c:	b085      	sub	sp, #20
 800a23e:	af00      	add	r7, sp, #0
 800a240:	6078      	str	r0, [r7, #4]
 800a242:	460b      	mov	r3, r1
 800a244:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800a24a:	78fb      	ldrb	r3, [r7, #3]
 800a24c:	015a      	lsls	r2, r3, #5
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	4413      	add	r3, r2
 800a252:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800a25a:	78fb      	ldrb	r3, [r7, #3]
 800a25c:	015a      	lsls	r2, r3, #5
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	4413      	add	r3, r2
 800a262:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a266:	68db      	ldr	r3, [r3, #12]
 800a268:	68ba      	ldr	r2, [r7, #8]
 800a26a:	4013      	ands	r3, r2
 800a26c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a26e:	68bb      	ldr	r3, [r7, #8]
}
 800a270:	4618      	mov	r0, r3
 800a272:	3714      	adds	r7, #20
 800a274:	46bd      	mov	sp, r7
 800a276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27a:	4770      	bx	lr

0800a27c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a27c:	b480      	push	{r7}
 800a27e:	b083      	sub	sp, #12
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	695b      	ldr	r3, [r3, #20]
 800a288:	f003 0301 	and.w	r3, r3, #1
}
 800a28c:	4618      	mov	r0, r3
 800a28e:	370c      	adds	r7, #12
 800a290:	46bd      	mov	sp, r7
 800a292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a296:	4770      	bx	lr

0800a298 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a298:	b480      	push	{r7}
 800a29a:	b085      	sub	sp, #20
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	3301      	adds	r3, #1
 800a2a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a2b0:	d901      	bls.n	800a2b6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a2b2:	2303      	movs	r3, #3
 800a2b4:	e022      	b.n	800a2fc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	691b      	ldr	r3, [r3, #16]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	daf2      	bge.n	800a2a4 <USB_CoreReset+0xc>

  count = 10U;
 800a2be:	230a      	movs	r3, #10
 800a2c0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a2c2:	e002      	b.n	800a2ca <USB_CoreReset+0x32>
  {
    count--;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	3b01      	subs	r3, #1
 800a2c8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d1f9      	bne.n	800a2c4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	691b      	ldr	r3, [r3, #16]
 800a2d4:	f043 0201 	orr.w	r2, r3, #1
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	3301      	adds	r3, #1
 800a2e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a2e8:	d901      	bls.n	800a2ee <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a2ea:	2303      	movs	r3, #3
 800a2ec:	e006      	b.n	800a2fc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	691b      	ldr	r3, [r3, #16]
 800a2f2:	f003 0301 	and.w	r3, r3, #1
 800a2f6:	2b01      	cmp	r3, #1
 800a2f8:	d0f0      	beq.n	800a2dc <USB_CoreReset+0x44>

  return HAL_OK;
 800a2fa:	2300      	movs	r3, #0
}
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	3714      	adds	r7, #20
 800a300:	46bd      	mov	sp, r7
 800a302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a306:	4770      	bx	lr

0800a308 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a308:	b084      	sub	sp, #16
 800a30a:	b580      	push	{r7, lr}
 800a30c:	b086      	sub	sp, #24
 800a30e:	af00      	add	r7, sp, #0
 800a310:	6078      	str	r0, [r7, #4]
 800a312:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a316:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a31a:	2300      	movs	r3, #0
 800a31c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a328:	461a      	mov	r2, r3
 800a32a:	2300      	movs	r3, #0
 800a32c:	6013      	str	r3, [r2, #0]

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Disable HW VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a332:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	68db      	ldr	r3, [r3, #12]
 800a33e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a342:	2b00      	cmp	r3, #0
 800a344:	d119      	bne.n	800a37a <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800a346:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a34a:	2b01      	cmp	r3, #1
 800a34c:	d10a      	bne.n	800a364 <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	68fa      	ldr	r2, [r7, #12]
 800a358:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a35c:	f043 0304 	orr.w	r3, r3, #4
 800a360:	6013      	str	r3, [r2, #0]
 800a362:	e014      	b.n	800a38e <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	68fa      	ldr	r2, [r7, #12]
 800a36e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a372:	f023 0304 	bic.w	r3, r3, #4
 800a376:	6013      	str	r3, [r2, #0]
 800a378:	e009      	b.n	800a38e <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	68fa      	ldr	r2, [r7, #12]
 800a384:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a388:	f023 0304 	bic.w	r3, r3, #4
 800a38c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a38e:	2110      	movs	r1, #16
 800a390:	6878      	ldr	r0, [r7, #4]
 800a392:	f7ff fe49 	bl	800a028 <USB_FlushTxFifo>
 800a396:	4603      	mov	r3, r0
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d001      	beq.n	800a3a0 <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 800a39c:	2301      	movs	r3, #1
 800a39e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a3a0:	6878      	ldr	r0, [r7, #4]
 800a3a2:	f7ff fe73 	bl	800a08c <USB_FlushRxFifo>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d001      	beq.n	800a3b0 <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 800a3ac:	2301      	movs	r3, #1
 800a3ae:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	613b      	str	r3, [r7, #16]
 800a3b4:	e015      	b.n	800a3e2 <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800a3b6:	693b      	ldr	r3, [r7, #16]
 800a3b8:	015a      	lsls	r2, r3, #5
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	4413      	add	r3, r2
 800a3be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3c2:	461a      	mov	r2, r3
 800a3c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a3c8:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a3ca:	693b      	ldr	r3, [r7, #16]
 800a3cc:	015a      	lsls	r2, r3, #5
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	4413      	add	r3, r2
 800a3d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3d6:	461a      	mov	r2, r3
 800a3d8:	2300      	movs	r3, #0
 800a3da:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a3dc:	693b      	ldr	r3, [r7, #16]
 800a3de:	3301      	adds	r3, #1
 800a3e0:	613b      	str	r3, [r7, #16]
 800a3e2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a3e6:	461a      	mov	r2, r3
 800a3e8:	693b      	ldr	r3, [r7, #16]
 800a3ea:	4293      	cmp	r3, r2
 800a3ec:	d3e3      	bcc.n	800a3b6 <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a3fa:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	4a18      	ldr	r2, [pc, #96]	@ (800a460 <USB_HostInit+0x158>)
 800a400:	4293      	cmp	r3, r2
 800a402:	d10b      	bne.n	800a41c <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a40a:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	4a15      	ldr	r2, [pc, #84]	@ (800a464 <USB_HostInit+0x15c>)
 800a410:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	4a14      	ldr	r2, [pc, #80]	@ (800a468 <USB_HostInit+0x160>)
 800a416:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800a41a:	e009      	b.n	800a430 <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	2280      	movs	r2, #128	@ 0x80
 800a420:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	4a11      	ldr	r2, [pc, #68]	@ (800a46c <USB_HostInit+0x164>)
 800a426:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	4a11      	ldr	r2, [pc, #68]	@ (800a470 <USB_HostInit+0x168>)
 800a42c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a430:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a434:	2b00      	cmp	r3, #0
 800a436:	d105      	bne.n	800a444 <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	699b      	ldr	r3, [r3, #24]
 800a43c:	f043 0210 	orr.w	r2, r3, #16
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	699a      	ldr	r2, [r3, #24]
 800a448:	4b0a      	ldr	r3, [pc, #40]	@ (800a474 <USB_HostInit+0x16c>)
 800a44a:	4313      	orrs	r3, r2
 800a44c:	687a      	ldr	r2, [r7, #4]
 800a44e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800a450:	7dfb      	ldrb	r3, [r7, #23]
}
 800a452:	4618      	mov	r0, r3
 800a454:	3718      	adds	r7, #24
 800a456:	46bd      	mov	sp, r7
 800a458:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a45c:	b004      	add	sp, #16
 800a45e:	4770      	bx	lr
 800a460:	40040000 	.word	0x40040000
 800a464:	01000200 	.word	0x01000200
 800a468:	00e00300 	.word	0x00e00300
 800a46c:	00600080 	.word	0x00600080
 800a470:	004000e0 	.word	0x004000e0
 800a474:	a3200008 	.word	0xa3200008

0800a478 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a478:	b480      	push	{r7}
 800a47a:	b085      	sub	sp, #20
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
 800a480:	460b      	mov	r3, r1
 800a482:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	68fa      	ldr	r2, [r7, #12]
 800a492:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a496:	f023 0303 	bic.w	r3, r3, #3
 800a49a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a4a2:	681a      	ldr	r2, [r3, #0]
 800a4a4:	78fb      	ldrb	r3, [r7, #3]
 800a4a6:	f003 0303 	and.w	r3, r3, #3
 800a4aa:	68f9      	ldr	r1, [r7, #12]
 800a4ac:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800a4b0:	4313      	orrs	r3, r2
 800a4b2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a4b4:	78fb      	ldrb	r3, [r7, #3]
 800a4b6:	2b01      	cmp	r3, #1
 800a4b8:	d107      	bne.n	800a4ca <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a4c0:	461a      	mov	r2, r3
 800a4c2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800a4c6:	6053      	str	r3, [r2, #4]
 800a4c8:	e00c      	b.n	800a4e4 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800a4ca:	78fb      	ldrb	r3, [r7, #3]
 800a4cc:	2b02      	cmp	r3, #2
 800a4ce:	d107      	bne.n	800a4e0 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a4d6:	461a      	mov	r2, r3
 800a4d8:	f241 7370 	movw	r3, #6000	@ 0x1770
 800a4dc:	6053      	str	r3, [r2, #4]
 800a4de:	e001      	b.n	800a4e4 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	e000      	b.n	800a4e6 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800a4e4:	2300      	movs	r3, #0
}
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	3714      	adds	r7, #20
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f0:	4770      	bx	lr

0800a4f2 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800a4f2:	b580      	push	{r7, lr}
 800a4f4:	b084      	sub	sp, #16
 800a4f6:	af00      	add	r7, sp, #0
 800a4f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800a4fe:	2300      	movs	r3, #0
 800a500:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a50c:	68bb      	ldr	r3, [r7, #8]
 800a50e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800a512:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800a514:	68bb      	ldr	r3, [r7, #8]
 800a516:	68fa      	ldr	r2, [r7, #12]
 800a518:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a51c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a520:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800a522:	2064      	movs	r0, #100	@ 0x64
 800a524:	f7f7 fda0 	bl	8002068 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800a528:	68bb      	ldr	r3, [r7, #8]
 800a52a:	68fa      	ldr	r2, [r7, #12]
 800a52c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a530:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a534:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800a536:	200a      	movs	r0, #10
 800a538:	f7f7 fd96 	bl	8002068 <HAL_Delay>

  return HAL_OK;
 800a53c:	2300      	movs	r3, #0
}
 800a53e:	4618      	mov	r0, r3
 800a540:	3710      	adds	r7, #16
 800a542:	46bd      	mov	sp, r7
 800a544:	bd80      	pop	{r7, pc}

0800a546 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a546:	b480      	push	{r7}
 800a548:	b085      	sub	sp, #20
 800a54a:	af00      	add	r7, sp, #0
 800a54c:	6078      	str	r0, [r7, #4]
 800a54e:	460b      	mov	r3, r1
 800a550:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a556:	2300      	movs	r3, #0
 800a558:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a564:	68bb      	ldr	r3, [r7, #8]
 800a566:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800a56a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a572:	2b00      	cmp	r3, #0
 800a574:	d109      	bne.n	800a58a <USB_DriveVbus+0x44>
 800a576:	78fb      	ldrb	r3, [r7, #3]
 800a578:	2b01      	cmp	r3, #1
 800a57a:	d106      	bne.n	800a58a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a57c:	68bb      	ldr	r3, [r7, #8]
 800a57e:	68fa      	ldr	r2, [r7, #12]
 800a580:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a584:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a588:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a58a:	68bb      	ldr	r3, [r7, #8]
 800a58c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a590:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a594:	d109      	bne.n	800a5aa <USB_DriveVbus+0x64>
 800a596:	78fb      	ldrb	r3, [r7, #3]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d106      	bne.n	800a5aa <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	68fa      	ldr	r2, [r7, #12]
 800a5a0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a5a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a5a8:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a5aa:	2300      	movs	r3, #0
}
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	3714      	adds	r7, #20
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b6:	4770      	bx	lr

0800a5b8 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800a5b8:	b480      	push	{r7}
 800a5ba:	b085      	sub	sp, #20
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	0c5b      	lsrs	r3, r3, #17
 800a5d6:	f003 0303 	and.w	r3, r3, #3
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3714      	adds	r7, #20
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e4:	4770      	bx	lr

0800a5e6 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800a5e6:	b480      	push	{r7}
 800a5e8:	b085      	sub	sp, #20
 800a5ea:	af00      	add	r7, sp, #0
 800a5ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a5f8:	689b      	ldr	r3, [r3, #8]
 800a5fa:	b29b      	uxth	r3, r3
}
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	3714      	adds	r7, #20
 800a600:	46bd      	mov	sp, r7
 800a602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a606:	4770      	bx	lr

0800a608 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b088      	sub	sp, #32
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
 800a610:	4608      	mov	r0, r1
 800a612:	4611      	mov	r1, r2
 800a614:	461a      	mov	r2, r3
 800a616:	4603      	mov	r3, r0
 800a618:	70fb      	strb	r3, [r7, #3]
 800a61a:	460b      	mov	r3, r1
 800a61c:	70bb      	strb	r3, [r7, #2]
 800a61e:	4613      	mov	r3, r2
 800a620:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a622:	2300      	movs	r3, #0
 800a624:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800a62a:	78fb      	ldrb	r3, [r7, #3]
 800a62c:	015a      	lsls	r2, r3, #5
 800a62e:	693b      	ldr	r3, [r7, #16]
 800a630:	4413      	add	r3, r2
 800a632:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a636:	461a      	mov	r2, r3
 800a638:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a63c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a63e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a642:	2b03      	cmp	r3, #3
 800a644:	d87c      	bhi.n	800a740 <USB_HC_Init+0x138>
 800a646:	a201      	add	r2, pc, #4	@ (adr r2, 800a64c <USB_HC_Init+0x44>)
 800a648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a64c:	0800a65d 	.word	0x0800a65d
 800a650:	0800a703 	.word	0x0800a703
 800a654:	0800a65d 	.word	0x0800a65d
 800a658:	0800a6c5 	.word	0x0800a6c5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a65c:	78fb      	ldrb	r3, [r7, #3]
 800a65e:	015a      	lsls	r2, r3, #5
 800a660:	693b      	ldr	r3, [r7, #16]
 800a662:	4413      	add	r3, r2
 800a664:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a668:	461a      	mov	r2, r3
 800a66a:	f240 439d 	movw	r3, #1181	@ 0x49d
 800a66e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a670:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a674:	2b00      	cmp	r3, #0
 800a676:	da10      	bge.n	800a69a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a678:	78fb      	ldrb	r3, [r7, #3]
 800a67a:	015a      	lsls	r2, r3, #5
 800a67c:	693b      	ldr	r3, [r7, #16]
 800a67e:	4413      	add	r3, r2
 800a680:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a684:	68db      	ldr	r3, [r3, #12]
 800a686:	78fa      	ldrb	r2, [r7, #3]
 800a688:	0151      	lsls	r1, r2, #5
 800a68a:	693a      	ldr	r2, [r7, #16]
 800a68c:	440a      	add	r2, r1
 800a68e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a692:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a696:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800a698:	e055      	b.n	800a746 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	4a6f      	ldr	r2, [pc, #444]	@ (800a85c <USB_HC_Init+0x254>)
 800a69e:	4293      	cmp	r3, r2
 800a6a0:	d151      	bne.n	800a746 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800a6a2:	78fb      	ldrb	r3, [r7, #3]
 800a6a4:	015a      	lsls	r2, r3, #5
 800a6a6:	693b      	ldr	r3, [r7, #16]
 800a6a8:	4413      	add	r3, r2
 800a6aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a6ae:	68db      	ldr	r3, [r3, #12]
 800a6b0:	78fa      	ldrb	r2, [r7, #3]
 800a6b2:	0151      	lsls	r1, r2, #5
 800a6b4:	693a      	ldr	r2, [r7, #16]
 800a6b6:	440a      	add	r2, r1
 800a6b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a6bc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a6c0:	60d3      	str	r3, [r2, #12]
      break;
 800a6c2:	e040      	b.n	800a746 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a6c4:	78fb      	ldrb	r3, [r7, #3]
 800a6c6:	015a      	lsls	r2, r3, #5
 800a6c8:	693b      	ldr	r3, [r7, #16]
 800a6ca:	4413      	add	r3, r2
 800a6cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a6d0:	461a      	mov	r2, r3
 800a6d2:	f240 639d 	movw	r3, #1693	@ 0x69d
 800a6d6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a6d8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	da34      	bge.n	800a74a <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a6e0:	78fb      	ldrb	r3, [r7, #3]
 800a6e2:	015a      	lsls	r2, r3, #5
 800a6e4:	693b      	ldr	r3, [r7, #16]
 800a6e6:	4413      	add	r3, r2
 800a6e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a6ec:	68db      	ldr	r3, [r3, #12]
 800a6ee:	78fa      	ldrb	r2, [r7, #3]
 800a6f0:	0151      	lsls	r1, r2, #5
 800a6f2:	693a      	ldr	r2, [r7, #16]
 800a6f4:	440a      	add	r2, r1
 800a6f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a6fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a6fe:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a700:	e023      	b.n	800a74a <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a702:	78fb      	ldrb	r3, [r7, #3]
 800a704:	015a      	lsls	r2, r3, #5
 800a706:	693b      	ldr	r3, [r7, #16]
 800a708:	4413      	add	r3, r2
 800a70a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a70e:	461a      	mov	r2, r3
 800a710:	f240 2325 	movw	r3, #549	@ 0x225
 800a714:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a716:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	da17      	bge.n	800a74e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a71e:	78fb      	ldrb	r3, [r7, #3]
 800a720:	015a      	lsls	r2, r3, #5
 800a722:	693b      	ldr	r3, [r7, #16]
 800a724:	4413      	add	r3, r2
 800a726:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a72a:	68db      	ldr	r3, [r3, #12]
 800a72c:	78fa      	ldrb	r2, [r7, #3]
 800a72e:	0151      	lsls	r1, r2, #5
 800a730:	693a      	ldr	r2, [r7, #16]
 800a732:	440a      	add	r2, r1
 800a734:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a738:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800a73c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a73e:	e006      	b.n	800a74e <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800a740:	2301      	movs	r3, #1
 800a742:	77fb      	strb	r3, [r7, #31]
      break;
 800a744:	e004      	b.n	800a750 <USB_HC_Init+0x148>
      break;
 800a746:	bf00      	nop
 800a748:	e002      	b.n	800a750 <USB_HC_Init+0x148>
      break;
 800a74a:	bf00      	nop
 800a74c:	e000      	b.n	800a750 <USB_HC_Init+0x148>
      break;
 800a74e:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800a750:	78fb      	ldrb	r3, [r7, #3]
 800a752:	015a      	lsls	r2, r3, #5
 800a754:	693b      	ldr	r3, [r7, #16]
 800a756:	4413      	add	r3, r2
 800a758:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a75c:	461a      	mov	r2, r3
 800a75e:	2300      	movs	r3, #0
 800a760:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800a762:	78fb      	ldrb	r3, [r7, #3]
 800a764:	015a      	lsls	r2, r3, #5
 800a766:	693b      	ldr	r3, [r7, #16]
 800a768:	4413      	add	r3, r2
 800a76a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a76e:	68db      	ldr	r3, [r3, #12]
 800a770:	78fa      	ldrb	r2, [r7, #3]
 800a772:	0151      	lsls	r1, r2, #5
 800a774:	693a      	ldr	r2, [r7, #16]
 800a776:	440a      	add	r2, r1
 800a778:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a77c:	f043 0302 	orr.w	r3, r3, #2
 800a780:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a782:	693b      	ldr	r3, [r7, #16]
 800a784:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a788:	699a      	ldr	r2, [r3, #24]
 800a78a:	78fb      	ldrb	r3, [r7, #3]
 800a78c:	f003 030f 	and.w	r3, r3, #15
 800a790:	2101      	movs	r1, #1
 800a792:	fa01 f303 	lsl.w	r3, r1, r3
 800a796:	6939      	ldr	r1, [r7, #16]
 800a798:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800a79c:	4313      	orrs	r3, r2
 800a79e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	699b      	ldr	r3, [r3, #24]
 800a7a4:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a7ac:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	da03      	bge.n	800a7bc <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a7b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a7b8:	61bb      	str	r3, [r7, #24]
 800a7ba:	e001      	b.n	800a7c0 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800a7bc:	2300      	movs	r3, #0
 800a7be:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800a7c0:	6878      	ldr	r0, [r7, #4]
 800a7c2:	f7ff fef9 	bl	800a5b8 <USB_GetHostSpeed>
 800a7c6:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800a7c8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a7cc:	2b02      	cmp	r3, #2
 800a7ce:	d106      	bne.n	800a7de <USB_HC_Init+0x1d6>
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	2b02      	cmp	r3, #2
 800a7d4:	d003      	beq.n	800a7de <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a7d6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a7da:	617b      	str	r3, [r7, #20]
 800a7dc:	e001      	b.n	800a7e2 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a7de:	2300      	movs	r3, #0
 800a7e0:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a7e2:	787b      	ldrb	r3, [r7, #1]
 800a7e4:	059b      	lsls	r3, r3, #22
 800a7e6:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a7ea:	78bb      	ldrb	r3, [r7, #2]
 800a7ec:	02db      	lsls	r3, r3, #11
 800a7ee:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a7f2:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a7f4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a7f8:	049b      	lsls	r3, r3, #18
 800a7fa:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a7fe:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800a800:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800a802:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a806:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800a808:	69bb      	ldr	r3, [r7, #24]
 800a80a:	431a      	orrs	r2, r3
 800a80c:	697b      	ldr	r3, [r7, #20]
 800a80e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a810:	78fa      	ldrb	r2, [r7, #3]
 800a812:	0151      	lsls	r1, r2, #5
 800a814:	693a      	ldr	r2, [r7, #16]
 800a816:	440a      	add	r2, r1
 800a818:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800a81c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a820:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800a822:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a826:	2b03      	cmp	r3, #3
 800a828:	d003      	beq.n	800a832 <USB_HC_Init+0x22a>
 800a82a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a82e:	2b01      	cmp	r3, #1
 800a830:	d10f      	bne.n	800a852 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800a832:	78fb      	ldrb	r3, [r7, #3]
 800a834:	015a      	lsls	r2, r3, #5
 800a836:	693b      	ldr	r3, [r7, #16]
 800a838:	4413      	add	r3, r2
 800a83a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	78fa      	ldrb	r2, [r7, #3]
 800a842:	0151      	lsls	r1, r2, #5
 800a844:	693a      	ldr	r2, [r7, #16]
 800a846:	440a      	add	r2, r1
 800a848:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a84c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a850:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800a852:	7ffb      	ldrb	r3, [r7, #31]
}
 800a854:	4618      	mov	r0, r3
 800a856:	3720      	adds	r7, #32
 800a858:	46bd      	mov	sp, r7
 800a85a:	bd80      	pop	{r7, pc}
 800a85c:	40040000 	.word	0x40040000

0800a860 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800a860:	b580      	push	{r7, lr}
 800a862:	b08c      	sub	sp, #48	@ 0x30
 800a864:	af02      	add	r7, sp, #8
 800a866:	60f8      	str	r0, [r7, #12]
 800a868:	60b9      	str	r1, [r7, #8]
 800a86a:	4613      	mov	r3, r2
 800a86c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a872:	68bb      	ldr	r3, [r7, #8]
 800a874:	785b      	ldrb	r3, [r3, #1]
 800a876:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800a878:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a87c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	4a5d      	ldr	r2, [pc, #372]	@ (800a9f8 <USB_HC_StartXfer+0x198>)
 800a882:	4293      	cmp	r3, r2
 800a884:	d12f      	bne.n	800a8e6 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800a886:	79fb      	ldrb	r3, [r7, #7]
 800a888:	2b01      	cmp	r3, #1
 800a88a:	d11c      	bne.n	800a8c6 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	7c9b      	ldrb	r3, [r3, #18]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d003      	beq.n	800a89c <USB_HC_StartXfer+0x3c>
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	7c9b      	ldrb	r3, [r3, #18]
 800a898:	2b02      	cmp	r3, #2
 800a89a:	d124      	bne.n	800a8e6 <USB_HC_StartXfer+0x86>
 800a89c:	68bb      	ldr	r3, [r7, #8]
 800a89e:	799b      	ldrb	r3, [r3, #6]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d120      	bne.n	800a8e6 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800a8a4:	69fb      	ldr	r3, [r7, #28]
 800a8a6:	015a      	lsls	r2, r3, #5
 800a8a8:	6a3b      	ldr	r3, [r7, #32]
 800a8aa:	4413      	add	r3, r2
 800a8ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a8b0:	68db      	ldr	r3, [r3, #12]
 800a8b2:	69fa      	ldr	r2, [r7, #28]
 800a8b4:	0151      	lsls	r1, r2, #5
 800a8b6:	6a3a      	ldr	r2, [r7, #32]
 800a8b8:	440a      	add	r2, r1
 800a8ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a8be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a8c2:	60d3      	str	r3, [r2, #12]
 800a8c4:	e00f      	b.n	800a8e6 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800a8c6:	68bb      	ldr	r3, [r7, #8]
 800a8c8:	791b      	ldrb	r3, [r3, #4]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d10b      	bne.n	800a8e6 <USB_HC_StartXfer+0x86>
 800a8ce:	68bb      	ldr	r3, [r7, #8]
 800a8d0:	795b      	ldrb	r3, [r3, #5]
 800a8d2:	2b01      	cmp	r3, #1
 800a8d4:	d107      	bne.n	800a8e6 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800a8d6:	68bb      	ldr	r3, [r7, #8]
 800a8d8:	785b      	ldrb	r3, [r3, #1]
 800a8da:	4619      	mov	r1, r3
 800a8dc:	68f8      	ldr	r0, [r7, #12]
 800a8de:	f000 fb6b 	bl	800afb8 <USB_DoPing>
        return HAL_OK;
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	e232      	b.n	800ad4c <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800a8e6:	68bb      	ldr	r3, [r7, #8]
 800a8e8:	799b      	ldrb	r3, [r3, #6]
 800a8ea:	2b01      	cmp	r3, #1
 800a8ec:	d158      	bne.n	800a9a0 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	78db      	ldrb	r3, [r3, #3]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d007      	beq.n	800a90a <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a8fa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a8fc:	68ba      	ldr	r2, [r7, #8]
 800a8fe:	8a92      	ldrh	r2, [r2, #20]
 800a900:	fb03 f202 	mul.w	r2, r3, r2
 800a904:	68bb      	ldr	r3, [r7, #8]
 800a906:	61da      	str	r2, [r3, #28]
 800a908:	e07c      	b.n	800aa04 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800a90a:	68bb      	ldr	r3, [r7, #8]
 800a90c:	7c9b      	ldrb	r3, [r3, #18]
 800a90e:	2b01      	cmp	r3, #1
 800a910:	d130      	bne.n	800a974 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800a912:	68bb      	ldr	r3, [r7, #8]
 800a914:	6a1b      	ldr	r3, [r3, #32]
 800a916:	2bbc      	cmp	r3, #188	@ 0xbc
 800a918:	d918      	bls.n	800a94c <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800a91a:	68bb      	ldr	r3, [r7, #8]
 800a91c:	8a9b      	ldrh	r3, [r3, #20]
 800a91e:	461a      	mov	r2, r3
 800a920:	68bb      	ldr	r3, [r7, #8]
 800a922:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800a924:	68bb      	ldr	r3, [r7, #8]
 800a926:	69da      	ldr	r2, [r3, #28]
 800a928:	68bb      	ldr	r3, [r7, #8]
 800a92a:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800a92c:	68bb      	ldr	r3, [r7, #8]
 800a92e:	68db      	ldr	r3, [r3, #12]
 800a930:	2b01      	cmp	r3, #1
 800a932:	d003      	beq.n	800a93c <USB_HC_StartXfer+0xdc>
 800a934:	68bb      	ldr	r3, [r7, #8]
 800a936:	68db      	ldr	r3, [r3, #12]
 800a938:	2b02      	cmp	r3, #2
 800a93a:	d103      	bne.n	800a944 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	2202      	movs	r2, #2
 800a940:	60da      	str	r2, [r3, #12]
 800a942:	e05f      	b.n	800aa04 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	2201      	movs	r2, #1
 800a948:	60da      	str	r2, [r3, #12]
 800a94a:	e05b      	b.n	800aa04 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800a94c:	68bb      	ldr	r3, [r7, #8]
 800a94e:	6a1a      	ldr	r2, [r3, #32]
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800a954:	68bb      	ldr	r3, [r7, #8]
 800a956:	68db      	ldr	r3, [r3, #12]
 800a958:	2b01      	cmp	r3, #1
 800a95a:	d007      	beq.n	800a96c <USB_HC_StartXfer+0x10c>
 800a95c:	68bb      	ldr	r3, [r7, #8]
 800a95e:	68db      	ldr	r3, [r3, #12]
 800a960:	2b02      	cmp	r3, #2
 800a962:	d003      	beq.n	800a96c <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	2204      	movs	r2, #4
 800a968:	60da      	str	r2, [r3, #12]
 800a96a:	e04b      	b.n	800aa04 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800a96c:	68bb      	ldr	r3, [r7, #8]
 800a96e:	2203      	movs	r2, #3
 800a970:	60da      	str	r2, [r3, #12]
 800a972:	e047      	b.n	800aa04 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800a974:	79fb      	ldrb	r3, [r7, #7]
 800a976:	2b01      	cmp	r3, #1
 800a978:	d10d      	bne.n	800a996 <USB_HC_StartXfer+0x136>
 800a97a:	68bb      	ldr	r3, [r7, #8]
 800a97c:	6a1b      	ldr	r3, [r3, #32]
 800a97e:	68ba      	ldr	r2, [r7, #8]
 800a980:	8a92      	ldrh	r2, [r2, #20]
 800a982:	4293      	cmp	r3, r2
 800a984:	d907      	bls.n	800a996 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a986:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a988:	68ba      	ldr	r2, [r7, #8]
 800a98a:	8a92      	ldrh	r2, [r2, #20]
 800a98c:	fb03 f202 	mul.w	r2, r3, r2
 800a990:	68bb      	ldr	r3, [r7, #8]
 800a992:	61da      	str	r2, [r3, #28]
 800a994:	e036      	b.n	800aa04 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800a996:	68bb      	ldr	r3, [r7, #8]
 800a998:	6a1a      	ldr	r2, [r3, #32]
 800a99a:	68bb      	ldr	r3, [r7, #8]
 800a99c:	61da      	str	r2, [r3, #28]
 800a99e:	e031      	b.n	800aa04 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800a9a0:	68bb      	ldr	r3, [r7, #8]
 800a9a2:	6a1b      	ldr	r3, [r3, #32]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d018      	beq.n	800a9da <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a9a8:	68bb      	ldr	r3, [r7, #8]
 800a9aa:	6a1b      	ldr	r3, [r3, #32]
 800a9ac:	68ba      	ldr	r2, [r7, #8]
 800a9ae:	8a92      	ldrh	r2, [r2, #20]
 800a9b0:	4413      	add	r3, r2
 800a9b2:	3b01      	subs	r3, #1
 800a9b4:	68ba      	ldr	r2, [r7, #8]
 800a9b6:	8a92      	ldrh	r2, [r2, #20]
 800a9b8:	fbb3 f3f2 	udiv	r3, r3, r2
 800a9bc:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800a9be:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a9c0:	8b7b      	ldrh	r3, [r7, #26]
 800a9c2:	429a      	cmp	r2, r3
 800a9c4:	d90b      	bls.n	800a9de <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800a9c6:	8b7b      	ldrh	r3, [r7, #26]
 800a9c8:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a9ca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a9cc:	68ba      	ldr	r2, [r7, #8]
 800a9ce:	8a92      	ldrh	r2, [r2, #20]
 800a9d0:	fb03 f202 	mul.w	r2, r3, r2
 800a9d4:	68bb      	ldr	r3, [r7, #8]
 800a9d6:	61da      	str	r2, [r3, #28]
 800a9d8:	e001      	b.n	800a9de <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800a9da:	2301      	movs	r3, #1
 800a9dc:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800a9de:	68bb      	ldr	r3, [r7, #8]
 800a9e0:	78db      	ldrb	r3, [r3, #3]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d00a      	beq.n	800a9fc <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a9e6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a9e8:	68ba      	ldr	r2, [r7, #8]
 800a9ea:	8a92      	ldrh	r2, [r2, #20]
 800a9ec:	fb03 f202 	mul.w	r2, r3, r2
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	61da      	str	r2, [r3, #28]
 800a9f4:	e006      	b.n	800aa04 <USB_HC_StartXfer+0x1a4>
 800a9f6:	bf00      	nop
 800a9f8:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	6a1a      	ldr	r2, [r3, #32]
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800aa04:	68bb      	ldr	r3, [r7, #8]
 800aa06:	69db      	ldr	r3, [r3, #28]
 800aa08:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800aa0c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800aa0e:	04d9      	lsls	r1, r3, #19
 800aa10:	4ba3      	ldr	r3, [pc, #652]	@ (800aca0 <USB_HC_StartXfer+0x440>)
 800aa12:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800aa14:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800aa16:	68bb      	ldr	r3, [r7, #8]
 800aa18:	7d9b      	ldrb	r3, [r3, #22]
 800aa1a:	075b      	lsls	r3, r3, #29
 800aa1c:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800aa20:	69f9      	ldr	r1, [r7, #28]
 800aa22:	0148      	lsls	r0, r1, #5
 800aa24:	6a39      	ldr	r1, [r7, #32]
 800aa26:	4401      	add	r1, r0
 800aa28:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800aa2c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800aa2e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800aa30:	79fb      	ldrb	r3, [r7, #7]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d009      	beq.n	800aa4a <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800aa36:	68bb      	ldr	r3, [r7, #8]
 800aa38:	6999      	ldr	r1, [r3, #24]
 800aa3a:	69fb      	ldr	r3, [r7, #28]
 800aa3c:	015a      	lsls	r2, r3, #5
 800aa3e:	6a3b      	ldr	r3, [r7, #32]
 800aa40:	4413      	add	r3, r2
 800aa42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aa46:	460a      	mov	r2, r1
 800aa48:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800aa4a:	6a3b      	ldr	r3, [r7, #32]
 800aa4c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800aa50:	689b      	ldr	r3, [r3, #8]
 800aa52:	f003 0301 	and.w	r3, r3, #1
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	bf0c      	ite	eq
 800aa5a:	2301      	moveq	r3, #1
 800aa5c:	2300      	movne	r3, #0
 800aa5e:	b2db      	uxtb	r3, r3
 800aa60:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800aa62:	69fb      	ldr	r3, [r7, #28]
 800aa64:	015a      	lsls	r2, r3, #5
 800aa66:	6a3b      	ldr	r3, [r7, #32]
 800aa68:	4413      	add	r3, r2
 800aa6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	69fa      	ldr	r2, [r7, #28]
 800aa72:	0151      	lsls	r1, r2, #5
 800aa74:	6a3a      	ldr	r2, [r7, #32]
 800aa76:	440a      	add	r2, r1
 800aa78:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800aa7c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800aa80:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800aa82:	69fb      	ldr	r3, [r7, #28]
 800aa84:	015a      	lsls	r2, r3, #5
 800aa86:	6a3b      	ldr	r3, [r7, #32]
 800aa88:	4413      	add	r3, r2
 800aa8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aa8e:	681a      	ldr	r2, [r3, #0]
 800aa90:	7e7b      	ldrb	r3, [r7, #25]
 800aa92:	075b      	lsls	r3, r3, #29
 800aa94:	69f9      	ldr	r1, [r7, #28]
 800aa96:	0148      	lsls	r0, r1, #5
 800aa98:	6a39      	ldr	r1, [r7, #32]
 800aa9a:	4401      	add	r1, r0
 800aa9c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800aaa0:	4313      	orrs	r3, r2
 800aaa2:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	799b      	ldrb	r3, [r3, #6]
 800aaa8:	2b01      	cmp	r3, #1
 800aaaa:	f040 80c3 	bne.w	800ac34 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800aaae:	68bb      	ldr	r3, [r7, #8]
 800aab0:	7c5b      	ldrb	r3, [r3, #17]
 800aab2:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800aab4:	68ba      	ldr	r2, [r7, #8]
 800aab6:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800aab8:	4313      	orrs	r3, r2
 800aaba:	69fa      	ldr	r2, [r7, #28]
 800aabc:	0151      	lsls	r1, r2, #5
 800aabe:	6a3a      	ldr	r2, [r7, #32]
 800aac0:	440a      	add	r2, r1
 800aac2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800aac6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800aaca:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800aacc:	69fb      	ldr	r3, [r7, #28]
 800aace:	015a      	lsls	r2, r3, #5
 800aad0:	6a3b      	ldr	r3, [r7, #32]
 800aad2:	4413      	add	r3, r2
 800aad4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aad8:	68db      	ldr	r3, [r3, #12]
 800aada:	69fa      	ldr	r2, [r7, #28]
 800aadc:	0151      	lsls	r1, r2, #5
 800aade:	6a3a      	ldr	r2, [r7, #32]
 800aae0:	440a      	add	r2, r1
 800aae2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800aae6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800aaea:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800aaec:	68bb      	ldr	r3, [r7, #8]
 800aaee:	79db      	ldrb	r3, [r3, #7]
 800aaf0:	2b01      	cmp	r3, #1
 800aaf2:	d123      	bne.n	800ab3c <USB_HC_StartXfer+0x2dc>
 800aaf4:	68bb      	ldr	r3, [r7, #8]
 800aaf6:	78db      	ldrb	r3, [r3, #3]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d11f      	bne.n	800ab3c <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800aafc:	69fb      	ldr	r3, [r7, #28]
 800aafe:	015a      	lsls	r2, r3, #5
 800ab00:	6a3b      	ldr	r3, [r7, #32]
 800ab02:	4413      	add	r3, r2
 800ab04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ab08:	685b      	ldr	r3, [r3, #4]
 800ab0a:	69fa      	ldr	r2, [r7, #28]
 800ab0c:	0151      	lsls	r1, r2, #5
 800ab0e:	6a3a      	ldr	r2, [r7, #32]
 800ab10:	440a      	add	r2, r1
 800ab12:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ab16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ab1a:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800ab1c:	69fb      	ldr	r3, [r7, #28]
 800ab1e:	015a      	lsls	r2, r3, #5
 800ab20:	6a3b      	ldr	r3, [r7, #32]
 800ab22:	4413      	add	r3, r2
 800ab24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ab28:	68db      	ldr	r3, [r3, #12]
 800ab2a:	69fa      	ldr	r2, [r7, #28]
 800ab2c:	0151      	lsls	r1, r2, #5
 800ab2e:	6a3a      	ldr	r2, [r7, #32]
 800ab30:	440a      	add	r2, r1
 800ab32:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ab36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab3a:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800ab3c:	68bb      	ldr	r3, [r7, #8]
 800ab3e:	7c9b      	ldrb	r3, [r3, #18]
 800ab40:	2b01      	cmp	r3, #1
 800ab42:	d003      	beq.n	800ab4c <USB_HC_StartXfer+0x2ec>
 800ab44:	68bb      	ldr	r3, [r7, #8]
 800ab46:	7c9b      	ldrb	r3, [r3, #18]
 800ab48:	2b03      	cmp	r3, #3
 800ab4a:	d117      	bne.n	800ab7c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800ab4c:	68bb      	ldr	r3, [r7, #8]
 800ab4e:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800ab50:	2b01      	cmp	r3, #1
 800ab52:	d113      	bne.n	800ab7c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800ab54:	68bb      	ldr	r3, [r7, #8]
 800ab56:	78db      	ldrb	r3, [r3, #3]
 800ab58:	2b01      	cmp	r3, #1
 800ab5a:	d10f      	bne.n	800ab7c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800ab5c:	69fb      	ldr	r3, [r7, #28]
 800ab5e:	015a      	lsls	r2, r3, #5
 800ab60:	6a3b      	ldr	r3, [r7, #32]
 800ab62:	4413      	add	r3, r2
 800ab64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ab68:	685b      	ldr	r3, [r3, #4]
 800ab6a:	69fa      	ldr	r2, [r7, #28]
 800ab6c:	0151      	lsls	r1, r2, #5
 800ab6e:	6a3a      	ldr	r2, [r7, #32]
 800ab70:	440a      	add	r2, r1
 800ab72:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ab76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ab7a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	7c9b      	ldrb	r3, [r3, #18]
 800ab80:	2b01      	cmp	r3, #1
 800ab82:	d162      	bne.n	800ac4a <USB_HC_StartXfer+0x3ea>
 800ab84:	68bb      	ldr	r3, [r7, #8]
 800ab86:	78db      	ldrb	r3, [r3, #3]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d15e      	bne.n	800ac4a <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	68db      	ldr	r3, [r3, #12]
 800ab90:	3b01      	subs	r3, #1
 800ab92:	2b03      	cmp	r3, #3
 800ab94:	d858      	bhi.n	800ac48 <USB_HC_StartXfer+0x3e8>
 800ab96:	a201      	add	r2, pc, #4	@ (adr r2, 800ab9c <USB_HC_StartXfer+0x33c>)
 800ab98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab9c:	0800abad 	.word	0x0800abad
 800aba0:	0800abcf 	.word	0x0800abcf
 800aba4:	0800abf1 	.word	0x0800abf1
 800aba8:	0800ac13 	.word	0x0800ac13
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800abac:	69fb      	ldr	r3, [r7, #28]
 800abae:	015a      	lsls	r2, r3, #5
 800abb0:	6a3b      	ldr	r3, [r7, #32]
 800abb2:	4413      	add	r3, r2
 800abb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800abb8:	685b      	ldr	r3, [r3, #4]
 800abba:	69fa      	ldr	r2, [r7, #28]
 800abbc:	0151      	lsls	r1, r2, #5
 800abbe:	6a3a      	ldr	r2, [r7, #32]
 800abc0:	440a      	add	r2, r1
 800abc2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800abc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800abca:	6053      	str	r3, [r2, #4]
          break;
 800abcc:	e03d      	b.n	800ac4a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800abce:	69fb      	ldr	r3, [r7, #28]
 800abd0:	015a      	lsls	r2, r3, #5
 800abd2:	6a3b      	ldr	r3, [r7, #32]
 800abd4:	4413      	add	r3, r2
 800abd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800abda:	685b      	ldr	r3, [r3, #4]
 800abdc:	69fa      	ldr	r2, [r7, #28]
 800abde:	0151      	lsls	r1, r2, #5
 800abe0:	6a3a      	ldr	r2, [r7, #32]
 800abe2:	440a      	add	r2, r1
 800abe4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800abe8:	f043 030e 	orr.w	r3, r3, #14
 800abec:	6053      	str	r3, [r2, #4]
          break;
 800abee:	e02c      	b.n	800ac4a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800abf0:	69fb      	ldr	r3, [r7, #28]
 800abf2:	015a      	lsls	r2, r3, #5
 800abf4:	6a3b      	ldr	r3, [r7, #32]
 800abf6:	4413      	add	r3, r2
 800abf8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800abfc:	685b      	ldr	r3, [r3, #4]
 800abfe:	69fa      	ldr	r2, [r7, #28]
 800ac00:	0151      	lsls	r1, r2, #5
 800ac02:	6a3a      	ldr	r2, [r7, #32]
 800ac04:	440a      	add	r2, r1
 800ac06:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ac0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ac0e:	6053      	str	r3, [r2, #4]
          break;
 800ac10:	e01b      	b.n	800ac4a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800ac12:	69fb      	ldr	r3, [r7, #28]
 800ac14:	015a      	lsls	r2, r3, #5
 800ac16:	6a3b      	ldr	r3, [r7, #32]
 800ac18:	4413      	add	r3, r2
 800ac1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac1e:	685b      	ldr	r3, [r3, #4]
 800ac20:	69fa      	ldr	r2, [r7, #28]
 800ac22:	0151      	lsls	r1, r2, #5
 800ac24:	6a3a      	ldr	r2, [r7, #32]
 800ac26:	440a      	add	r2, r1
 800ac28:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ac2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ac30:	6053      	str	r3, [r2, #4]
          break;
 800ac32:	e00a      	b.n	800ac4a <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800ac34:	69fb      	ldr	r3, [r7, #28]
 800ac36:	015a      	lsls	r2, r3, #5
 800ac38:	6a3b      	ldr	r3, [r7, #32]
 800ac3a:	4413      	add	r3, r2
 800ac3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac40:	461a      	mov	r2, r3
 800ac42:	2300      	movs	r3, #0
 800ac44:	6053      	str	r3, [r2, #4]
 800ac46:	e000      	b.n	800ac4a <USB_HC_StartXfer+0x3ea>
          break;
 800ac48:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800ac4a:	69fb      	ldr	r3, [r7, #28]
 800ac4c:	015a      	lsls	r2, r3, #5
 800ac4e:	6a3b      	ldr	r3, [r7, #32]
 800ac50:	4413      	add	r3, r2
 800ac52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800ac5a:	693b      	ldr	r3, [r7, #16]
 800ac5c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ac60:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	78db      	ldrb	r3, [r3, #3]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d004      	beq.n	800ac74 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800ac6a:	693b      	ldr	r3, [r7, #16]
 800ac6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ac70:	613b      	str	r3, [r7, #16]
 800ac72:	e003      	b.n	800ac7c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800ac74:	693b      	ldr	r3, [r7, #16]
 800ac76:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ac7a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800ac7c:	693b      	ldr	r3, [r7, #16]
 800ac7e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ac82:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800ac84:	69fb      	ldr	r3, [r7, #28]
 800ac86:	015a      	lsls	r2, r3, #5
 800ac88:	6a3b      	ldr	r3, [r7, #32]
 800ac8a:	4413      	add	r3, r2
 800ac8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac90:	461a      	mov	r2, r3
 800ac92:	693b      	ldr	r3, [r7, #16]
 800ac94:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800ac96:	79fb      	ldrb	r3, [r7, #7]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d003      	beq.n	800aca4 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	e055      	b.n	800ad4c <USB_HC_StartXfer+0x4ec>
 800aca0:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	78db      	ldrb	r3, [r3, #3]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d14e      	bne.n	800ad4a <USB_HC_StartXfer+0x4ea>
 800acac:	68bb      	ldr	r3, [r7, #8]
 800acae:	6a1b      	ldr	r3, [r3, #32]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d04a      	beq.n	800ad4a <USB_HC_StartXfer+0x4ea>
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	79db      	ldrb	r3, [r3, #7]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d146      	bne.n	800ad4a <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800acbc:	68bb      	ldr	r3, [r7, #8]
 800acbe:	7c9b      	ldrb	r3, [r3, #18]
 800acc0:	2b03      	cmp	r3, #3
 800acc2:	d831      	bhi.n	800ad28 <USB_HC_StartXfer+0x4c8>
 800acc4:	a201      	add	r2, pc, #4	@ (adr r2, 800accc <USB_HC_StartXfer+0x46c>)
 800acc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acca:	bf00      	nop
 800accc:	0800acdd 	.word	0x0800acdd
 800acd0:	0800ad01 	.word	0x0800ad01
 800acd4:	0800acdd 	.word	0x0800acdd
 800acd8:	0800ad01 	.word	0x0800ad01
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800acdc:	68bb      	ldr	r3, [r7, #8]
 800acde:	6a1b      	ldr	r3, [r3, #32]
 800ace0:	3303      	adds	r3, #3
 800ace2:	089b      	lsrs	r3, r3, #2
 800ace4:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800ace6:	8afa      	ldrh	r2, [r7, #22]
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acec:	b29b      	uxth	r3, r3
 800acee:	429a      	cmp	r2, r3
 800acf0:	d91c      	bls.n	800ad2c <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	699b      	ldr	r3, [r3, #24]
 800acf6:	f043 0220 	orr.w	r2, r3, #32
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	619a      	str	r2, [r3, #24]
        }
        break;
 800acfe:	e015      	b.n	800ad2c <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	6a1b      	ldr	r3, [r3, #32]
 800ad04:	3303      	adds	r3, #3
 800ad06:	089b      	lsrs	r3, r3, #2
 800ad08:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800ad0a:	8afa      	ldrh	r2, [r7, #22]
 800ad0c:	6a3b      	ldr	r3, [r7, #32]
 800ad0e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ad12:	691b      	ldr	r3, [r3, #16]
 800ad14:	b29b      	uxth	r3, r3
 800ad16:	429a      	cmp	r2, r3
 800ad18:	d90a      	bls.n	800ad30 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	699b      	ldr	r3, [r3, #24]
 800ad1e:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	619a      	str	r2, [r3, #24]
        }
        break;
 800ad26:	e003      	b.n	800ad30 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800ad28:	bf00      	nop
 800ad2a:	e002      	b.n	800ad32 <USB_HC_StartXfer+0x4d2>
        break;
 800ad2c:	bf00      	nop
 800ad2e:	e000      	b.n	800ad32 <USB_HC_StartXfer+0x4d2>
        break;
 800ad30:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	6999      	ldr	r1, [r3, #24]
 800ad36:	68bb      	ldr	r3, [r7, #8]
 800ad38:	785a      	ldrb	r2, [r3, #1]
 800ad3a:	68bb      	ldr	r3, [r7, #8]
 800ad3c:	6a1b      	ldr	r3, [r3, #32]
 800ad3e:	b29b      	uxth	r3, r3
 800ad40:	2000      	movs	r0, #0
 800ad42:	9000      	str	r0, [sp, #0]
 800ad44:	68f8      	ldr	r0, [r7, #12]
 800ad46:	f7ff f9cf 	bl	800a0e8 <USB_WritePacket>
  }

  return HAL_OK;
 800ad4a:	2300      	movs	r3, #0
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3728      	adds	r7, #40	@ 0x28
 800ad50:	46bd      	mov	sp, r7
 800ad52:	bd80      	pop	{r7, pc}

0800ad54 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800ad54:	b480      	push	{r7}
 800ad56:	b085      	sub	sp, #20
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ad66:	695b      	ldr	r3, [r3, #20]
 800ad68:	b29b      	uxth	r3, r3
}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	3714      	adds	r7, #20
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad74:	4770      	bx	lr

0800ad76 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800ad76:	b480      	push	{r7}
 800ad78:	b089      	sub	sp, #36	@ 0x24
 800ad7a:	af00      	add	r7, sp, #0
 800ad7c:	6078      	str	r0, [r7, #4]
 800ad7e:	460b      	mov	r3, r1
 800ad80:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800ad86:	78fb      	ldrb	r3, [r7, #3]
 800ad88:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800ad8e:	69bb      	ldr	r3, [r7, #24]
 800ad90:	015a      	lsls	r2, r3, #5
 800ad92:	69fb      	ldr	r3, [r7, #28]
 800ad94:	4413      	add	r3, r2
 800ad96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	0c9b      	lsrs	r3, r3, #18
 800ad9e:	f003 0303 	and.w	r3, r3, #3
 800ada2:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800ada4:	69bb      	ldr	r3, [r7, #24]
 800ada6:	015a      	lsls	r2, r3, #5
 800ada8:	69fb      	ldr	r3, [r7, #28]
 800adaa:	4413      	add	r3, r2
 800adac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	0fdb      	lsrs	r3, r3, #31
 800adb4:	f003 0301 	and.w	r3, r3, #1
 800adb8:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800adba:	69bb      	ldr	r3, [r7, #24]
 800adbc:	015a      	lsls	r2, r3, #5
 800adbe:	69fb      	ldr	r3, [r7, #28]
 800adc0:	4413      	add	r3, r2
 800adc2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800adc6:	685b      	ldr	r3, [r3, #4]
 800adc8:	0fdb      	lsrs	r3, r3, #31
 800adca:	f003 0301 	and.w	r3, r3, #1
 800adce:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	689b      	ldr	r3, [r3, #8]
 800add4:	f003 0320 	and.w	r3, r3, #32
 800add8:	2b20      	cmp	r3, #32
 800adda:	d10d      	bne.n	800adf8 <USB_HC_Halt+0x82>
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d10a      	bne.n	800adf8 <USB_HC_Halt+0x82>
 800ade2:	693b      	ldr	r3, [r7, #16]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d005      	beq.n	800adf4 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800ade8:	697b      	ldr	r3, [r7, #20]
 800adea:	2b01      	cmp	r3, #1
 800adec:	d002      	beq.n	800adf4 <USB_HC_Halt+0x7e>
 800adee:	697b      	ldr	r3, [r7, #20]
 800adf0:	2b03      	cmp	r3, #3
 800adf2:	d101      	bne.n	800adf8 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800adf4:	2300      	movs	r3, #0
 800adf6:	e0d8      	b.n	800afaa <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800adf8:	697b      	ldr	r3, [r7, #20]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d002      	beq.n	800ae04 <USB_HC_Halt+0x8e>
 800adfe:	697b      	ldr	r3, [r7, #20]
 800ae00:	2b02      	cmp	r3, #2
 800ae02:	d173      	bne.n	800aeec <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ae04:	69bb      	ldr	r3, [r7, #24]
 800ae06:	015a      	lsls	r2, r3, #5
 800ae08:	69fb      	ldr	r3, [r7, #28]
 800ae0a:	4413      	add	r3, r2
 800ae0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	69ba      	ldr	r2, [r7, #24]
 800ae14:	0151      	lsls	r1, r2, #5
 800ae16:	69fa      	ldr	r2, [r7, #28]
 800ae18:	440a      	add	r2, r1
 800ae1a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ae1e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ae22:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	689b      	ldr	r3, [r3, #8]
 800ae28:	f003 0320 	and.w	r3, r3, #32
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d14a      	bne.n	800aec6 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae34:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d133      	bne.n	800aea4 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ae3c:	69bb      	ldr	r3, [r7, #24]
 800ae3e:	015a      	lsls	r2, r3, #5
 800ae40:	69fb      	ldr	r3, [r7, #28]
 800ae42:	4413      	add	r3, r2
 800ae44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	69ba      	ldr	r2, [r7, #24]
 800ae4c:	0151      	lsls	r1, r2, #5
 800ae4e:	69fa      	ldr	r2, [r7, #28]
 800ae50:	440a      	add	r2, r1
 800ae52:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ae56:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ae5a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ae5c:	69bb      	ldr	r3, [r7, #24]
 800ae5e:	015a      	lsls	r2, r3, #5
 800ae60:	69fb      	ldr	r3, [r7, #28]
 800ae62:	4413      	add	r3, r2
 800ae64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	69ba      	ldr	r2, [r7, #24]
 800ae6c:	0151      	lsls	r1, r2, #5
 800ae6e:	69fa      	ldr	r2, [r7, #28]
 800ae70:	440a      	add	r2, r1
 800ae72:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ae76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ae7a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800ae7c:	68bb      	ldr	r3, [r7, #8]
 800ae7e:	3301      	adds	r3, #1
 800ae80:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800ae82:	68bb      	ldr	r3, [r7, #8]
 800ae84:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ae88:	d82e      	bhi.n	800aee8 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ae8a:	69bb      	ldr	r3, [r7, #24]
 800ae8c:	015a      	lsls	r2, r3, #5
 800ae8e:	69fb      	ldr	r3, [r7, #28]
 800ae90:	4413      	add	r3, r2
 800ae92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ae9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aea0:	d0ec      	beq.n	800ae7c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800aea2:	e081      	b.n	800afa8 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aea4:	69bb      	ldr	r3, [r7, #24]
 800aea6:	015a      	lsls	r2, r3, #5
 800aea8:	69fb      	ldr	r3, [r7, #28]
 800aeaa:	4413      	add	r3, r2
 800aeac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	69ba      	ldr	r2, [r7, #24]
 800aeb4:	0151      	lsls	r1, r2, #5
 800aeb6:	69fa      	ldr	r2, [r7, #28]
 800aeb8:	440a      	add	r2, r1
 800aeba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800aebe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800aec2:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800aec4:	e070      	b.n	800afa8 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aec6:	69bb      	ldr	r3, [r7, #24]
 800aec8:	015a      	lsls	r2, r3, #5
 800aeca:	69fb      	ldr	r3, [r7, #28]
 800aecc:	4413      	add	r3, r2
 800aece:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	69ba      	ldr	r2, [r7, #24]
 800aed6:	0151      	lsls	r1, r2, #5
 800aed8:	69fa      	ldr	r2, [r7, #28]
 800aeda:	440a      	add	r2, r1
 800aedc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800aee0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800aee4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800aee6:	e05f      	b.n	800afa8 <USB_HC_Halt+0x232>
            break;
 800aee8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800aeea:	e05d      	b.n	800afa8 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800aeec:	69bb      	ldr	r3, [r7, #24]
 800aeee:	015a      	lsls	r2, r3, #5
 800aef0:	69fb      	ldr	r3, [r7, #28]
 800aef2:	4413      	add	r3, r2
 800aef4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	69ba      	ldr	r2, [r7, #24]
 800aefc:	0151      	lsls	r1, r2, #5
 800aefe:	69fa      	ldr	r2, [r7, #28]
 800af00:	440a      	add	r2, r1
 800af02:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800af06:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800af0a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800af0c:	69fb      	ldr	r3, [r7, #28]
 800af0e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800af12:	691b      	ldr	r3, [r3, #16]
 800af14:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d133      	bne.n	800af84 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800af1c:	69bb      	ldr	r3, [r7, #24]
 800af1e:	015a      	lsls	r2, r3, #5
 800af20:	69fb      	ldr	r3, [r7, #28]
 800af22:	4413      	add	r3, r2
 800af24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	69ba      	ldr	r2, [r7, #24]
 800af2c:	0151      	lsls	r1, r2, #5
 800af2e:	69fa      	ldr	r2, [r7, #28]
 800af30:	440a      	add	r2, r1
 800af32:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800af36:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800af3a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800af3c:	69bb      	ldr	r3, [r7, #24]
 800af3e:	015a      	lsls	r2, r3, #5
 800af40:	69fb      	ldr	r3, [r7, #28]
 800af42:	4413      	add	r3, r2
 800af44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	69ba      	ldr	r2, [r7, #24]
 800af4c:	0151      	lsls	r1, r2, #5
 800af4e:	69fa      	ldr	r2, [r7, #28]
 800af50:	440a      	add	r2, r1
 800af52:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800af56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800af5a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800af5c:	68bb      	ldr	r3, [r7, #8]
 800af5e:	3301      	adds	r3, #1
 800af60:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800af62:	68bb      	ldr	r3, [r7, #8]
 800af64:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800af68:	d81d      	bhi.n	800afa6 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800af6a:	69bb      	ldr	r3, [r7, #24]
 800af6c:	015a      	lsls	r2, r3, #5
 800af6e:	69fb      	ldr	r3, [r7, #28]
 800af70:	4413      	add	r3, r2
 800af72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800af7c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800af80:	d0ec      	beq.n	800af5c <USB_HC_Halt+0x1e6>
 800af82:	e011      	b.n	800afa8 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800af84:	69bb      	ldr	r3, [r7, #24]
 800af86:	015a      	lsls	r2, r3, #5
 800af88:	69fb      	ldr	r3, [r7, #28]
 800af8a:	4413      	add	r3, r2
 800af8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	69ba      	ldr	r2, [r7, #24]
 800af94:	0151      	lsls	r1, r2, #5
 800af96:	69fa      	ldr	r2, [r7, #28]
 800af98:	440a      	add	r2, r1
 800af9a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800af9e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800afa2:	6013      	str	r3, [r2, #0]
 800afa4:	e000      	b.n	800afa8 <USB_HC_Halt+0x232>
          break;
 800afa6:	bf00      	nop
    }
  }

  return HAL_OK;
 800afa8:	2300      	movs	r3, #0
}
 800afaa:	4618      	mov	r0, r3
 800afac:	3724      	adds	r7, #36	@ 0x24
 800afae:	46bd      	mov	sp, r7
 800afb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb4:	4770      	bx	lr
	...

0800afb8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800afb8:	b480      	push	{r7}
 800afba:	b087      	sub	sp, #28
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	6078      	str	r0, [r7, #4]
 800afc0:	460b      	mov	r3, r1
 800afc2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800afc8:	78fb      	ldrb	r3, [r7, #3]
 800afca:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800afcc:	2301      	movs	r3, #1
 800afce:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	04da      	lsls	r2, r3, #19
 800afd4:	4b15      	ldr	r3, [pc, #84]	@ (800b02c <USB_DoPing+0x74>)
 800afd6:	4013      	ands	r3, r2
 800afd8:	693a      	ldr	r2, [r7, #16]
 800afda:	0151      	lsls	r1, r2, #5
 800afdc:	697a      	ldr	r2, [r7, #20]
 800afde:	440a      	add	r2, r1
 800afe0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800afe4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800afe8:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800afea:	693b      	ldr	r3, [r7, #16]
 800afec:	015a      	lsls	r2, r3, #5
 800afee:	697b      	ldr	r3, [r7, #20]
 800aff0:	4413      	add	r3, r2
 800aff2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800affa:	68bb      	ldr	r3, [r7, #8]
 800affc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b000:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b002:	68bb      	ldr	r3, [r7, #8]
 800b004:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b008:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800b00a:	693b      	ldr	r3, [r7, #16]
 800b00c:	015a      	lsls	r2, r3, #5
 800b00e:	697b      	ldr	r3, [r7, #20]
 800b010:	4413      	add	r3, r2
 800b012:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b016:	461a      	mov	r2, r3
 800b018:	68bb      	ldr	r3, [r7, #8]
 800b01a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800b01c:	2300      	movs	r3, #0
}
 800b01e:	4618      	mov	r0, r3
 800b020:	371c      	adds	r7, #28
 800b022:	46bd      	mov	sp, r7
 800b024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b028:	4770      	bx	lr
 800b02a:	bf00      	nop
 800b02c:	1ff80000 	.word	0x1ff80000

0800b030 <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b096      	sub	sp, #88	@ 0x58
 800b034:	af00      	add	r7, sp, #0
 800b036:	60f8      	str	r0, [r7, #12]
 800b038:	60b9      	str	r1, [r7, #8]
 800b03a:	607a      	str	r2, [r7, #4]
 800b03c:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	3303      	adds	r3, #3
 800b042:	f023 0303 	bic.w	r3, r3, #3
 800b046:	607b      	str	r3, [r7, #4]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b048:	f3ef 8310 	mrs	r3, PRIMASK
 800b04c:	637b      	str	r3, [r7, #52]	@ 0x34
#endif
    return(posture);
 800b04e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 800b050:	633b      	str	r3, [r7, #48]	@ 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 800b052:	b672      	cpsid	i
#endif
    return(int_posture);
 800b054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 800b056:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800b058:	4b55      	ldr	r3, [pc, #340]	@ (800b1b0 <_tx_byte_allocate+0x180>)
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	64bb      	str	r3, [r7, #72]	@ 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 800b05e:	2300      	movs	r3, #0
 800b060:	64fb      	str	r3, [r7, #76]	@ 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b066:	621a      	str	r2, [r3, #32]
 800b068:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b06a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b06c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b06e:	f383 8810 	msr	PRIMASK, r3
}
 800b072:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 800b074:	6879      	ldr	r1, [r7, #4]
 800b076:	68f8      	ldr	r0, [r7, #12]
 800b078:	f000 f9b2 	bl	800b3e0 <_tx_byte_pool_search>
 800b07c:	6478      	str	r0, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b07e:	f3ef 8310 	mrs	r3, PRIMASK
 800b082:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800b084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800b086:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800b088:	b672      	cpsid	i
    return(int_posture);
 800b08a:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 800b08c:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 800b08e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b090:	2b00      	cmp	r3, #0
 800b092:	d002      	beq.n	800b09a <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 800b094:	2301      	movs	r3, #1
 800b096:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b098:	e006      	b.n	800b0a8 <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	6a1b      	ldr	r3, [r3, #32]
 800b09e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b0a0:	429a      	cmp	r2, r3
 800b0a2:	d101      	bne.n	800b0a8 <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 800b0a4:	2301      	movs	r3, #1
 800b0a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }

    } while (finished == TX_FALSE);
 800b0a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d0d9      	beq.n	800b062 <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 800b0ae:	68bb      	ldr	r3, [r7, #8]
 800b0b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b0b2:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 800b0b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d008      	beq.n	800b0cc <_tx_byte_allocate+0x9c>
 800b0ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b0bc:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b0be:	6a3b      	ldr	r3, [r7, #32]
 800b0c0:	f383 8810 	msr	PRIMASK, r3
}
 800b0c4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	653b      	str	r3, [r7, #80]	@ 0x50
 800b0ca:	e06c      	b.n	800b1a6 <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 800b0cc:	683b      	ldr	r3, [r7, #0]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d061      	beq.n	800b196 <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800b0d2:	4b38      	ldr	r3, [pc, #224]	@ (800b1b4 <_tx_byte_allocate+0x184>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d007      	beq.n	800b0ea <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 800b0da:	2310      	movs	r3, #16
 800b0dc:	653b      	str	r3, [r7, #80]	@ 0x50
 800b0de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b0e0:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b0e2:	69fb      	ldr	r3, [r7, #28]
 800b0e4:	f383 8810 	msr	PRIMASK, r3
}
 800b0e8:	e05d      	b.n	800b1a6 <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 800b0ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0ec:	4a32      	ldr	r2, [pc, #200]	@ (800b1b8 <_tx_byte_allocate+0x188>)
 800b0ee:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 800b0f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0f2:	68fa      	ldr	r2, [r7, #12]
 800b0f4:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 800b0f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0f8:	68ba      	ldr	r2, [r7, #8]
 800b0fa:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 800b0fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b0fe:	687a      	ldr	r2, [r7, #4]
 800b100:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800b102:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b104:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b108:	1c5a      	adds	r2, r3, #1
 800b10a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b10c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b114:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b11a:	1c5a      	adds	r2, r3, #1
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 800b120:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b122:	2b00      	cmp	r3, #0
 800b124:	d109      	bne.n	800b13a <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b12a:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800b12c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b12e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b130:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800b132:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b134:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b136:	675a      	str	r2, [r3, #116]	@ 0x74
 800b138:	e011      	b.n	800b15e <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b13e:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800b140:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b142:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b144:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800b146:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b148:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b14a:	63bb      	str	r3, [r7, #56]	@ 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800b14c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b14e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b150:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800b152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b154:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b156:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800b158:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b15a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b15c:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 800b15e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b160:	2209      	movs	r2, #9
 800b162:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800b164:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b166:	2201      	movs	r2, #1
 800b168:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800b16a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b16c:	683a      	ldr	r2, [r7, #0]
 800b16e:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800b170:	4b10      	ldr	r3, [pc, #64]	@ (800b1b4 <_tx_byte_allocate+0x184>)
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	3301      	adds	r3, #1
 800b176:	4a0f      	ldr	r2, [pc, #60]	@ (800b1b4 <_tx_byte_allocate+0x184>)
 800b178:	6013      	str	r3, [r2, #0]
 800b17a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b17c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b17e:	69bb      	ldr	r3, [r7, #24]
 800b180:	f383 8810 	msr	PRIMASK, r3
}
 800b184:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800b186:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800b188:	f003 f954 	bl	800e434 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 800b18c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b18e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b192:	653b      	str	r3, [r7, #80]	@ 0x50
 800b194:	e007      	b.n	800b1a6 <_tx_byte_allocate+0x176>
 800b196:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b198:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b19a:	697b      	ldr	r3, [r7, #20]
 800b19c:	f383 8810 	msr	PRIMASK, r3
}
 800b1a0:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 800b1a2:	2310      	movs	r3, #16
 800b1a4:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 800b1a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	3758      	adds	r7, #88	@ 0x58
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	bd80      	pop	{r7, pc}
 800b1b0:	200159dc 	.word	0x200159dc
 800b1b4:	20015a74 	.word	0x20015a74
 800b1b8:	0800b1bd 	.word	0x0800b1bd

0800b1bc <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b08e      	sub	sp, #56	@ 0x38
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
 800b1c4:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b1c6:	f3ef 8310 	mrs	r3, PRIMASK
 800b1ca:	623b      	str	r3, [r7, #32]
    return(posture);
 800b1cc:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800b1ce:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b1d0:	b672      	cpsid	i
    return(int_posture);
 800b1d2:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 800b1d4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b1da:	4a33      	ldr	r2, [pc, #204]	@ (800b2a8 <_tx_byte_pool_cleanup+0xec>)
 800b1dc:	4293      	cmp	r3, r2
 800b1de:	d158      	bne.n	800b292 <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b1e6:	683a      	ldr	r2, [r7, #0]
 800b1e8:	429a      	cmp	r2, r3
 800b1ea:	d152      	bne.n	800b292 <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b1f0:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 800b1f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d04c      	beq.n	800b292 <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 800b1f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	4a2b      	ldr	r2, [pc, #172]	@ (800b2ac <_tx_byte_pool_cleanup+0xf0>)
 800b1fe:	4293      	cmp	r3, r2
 800b200:	d147      	bne.n	800b292 <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800b202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b204:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b206:	2b00      	cmp	r3, #0
 800b208:	d043      	beq.n	800b292 <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	2200      	movs	r2, #0
 800b20e:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 800b210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b214:	1e5a      	subs	r2, r3, #1
 800b216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b218:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800b21a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b21c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b21e:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800b220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b222:	2b00      	cmp	r3, #0
 800b224:	d103      	bne.n	800b22e <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 800b226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b228:	2200      	movs	r2, #0
 800b22a:	625a      	str	r2, [r3, #36]	@ 0x24
 800b22c:	e013      	b.n	800b256 <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b232:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b238:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800b23a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b23c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b23e:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800b240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b242:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b244:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 800b246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b24a:	687a      	ldr	r2, [r7, #4]
 800b24c:	429a      	cmp	r2, r3
 800b24e:	d102      	bne.n	800b256 <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 800b250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b252:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b254:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b25a:	2b09      	cmp	r3, #9
 800b25c:	d119      	bne.n	800b292 <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	2210      	movs	r2, #16
 800b262:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800b266:	4b12      	ldr	r3, [pc, #72]	@ (800b2b0 <_tx_byte_pool_cleanup+0xf4>)
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	3301      	adds	r3, #1
 800b26c:	4a10      	ldr	r2, [pc, #64]	@ (800b2b0 <_tx_byte_pool_cleanup+0xf4>)
 800b26e:	6013      	str	r3, [r2, #0]
 800b270:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b272:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b274:	693b      	ldr	r3, [r7, #16]
 800b276:	f383 8810 	msr	PRIMASK, r3
}
 800b27a:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800b27c:	6878      	ldr	r0, [r7, #4]
 800b27e:	f002 ffd9 	bl	800e234 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b282:	f3ef 8310 	mrs	r3, PRIMASK
 800b286:	61bb      	str	r3, [r7, #24]
    return(posture);
 800b288:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800b28a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b28c:	b672      	cpsid	i
    return(int_posture);
 800b28e:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800b290:	637b      	str	r3, [r7, #52]	@ 0x34
 800b292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b294:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	f383 8810 	msr	PRIMASK, r3
}
 800b29c:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800b29e:	bf00      	nop
 800b2a0:	3738      	adds	r7, #56	@ 0x38
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	bd80      	pop	{r7, pc}
 800b2a6:	bf00      	nop
 800b2a8:	0800b1bd 	.word	0x0800b1bd
 800b2ac:	42595445 	.word	0x42595445
 800b2b0:	20015a74 	.word	0x20015a74

0800b2b4 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b08e      	sub	sp, #56	@ 0x38
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	60f8      	str	r0, [r7, #12]
 800b2bc:	60b9      	str	r1, [r7, #8]
 800b2be:	607a      	str	r2, [r7, #4]
 800b2c0:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 800b2c2:	2234      	movs	r2, #52	@ 0x34
 800b2c4:	2100      	movs	r1, #0
 800b2c6:	68f8      	ldr	r0, [r7, #12]
 800b2c8:	f00e fe3c 	bl	8019f44 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	f023 0303 	bic.w	r3, r3, #3
 800b2d2:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	68ba      	ldr	r2, [r7, #8]
 800b2d8:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	687a      	ldr	r2, [r7, #4]
 800b2de:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	683a      	ldr	r2, [r7, #0]
 800b2e4:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	687a      	ldr	r2, [r7, #4]
 800b2ea:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	687a      	ldr	r2, [r7, #4]
 800b2f0:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	f1a3 0208 	sub.w	r2, r3, #8
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	2202      	movs	r2, #2
 800b300:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 800b306:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b308:	683b      	ldr	r3, [r7, #0]
 800b30a:	4413      	add	r3, r2
 800b30c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 800b30e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b310:	3b04      	subs	r3, #4
 800b312:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800b318:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b31a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 800b31c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b31e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b320:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 800b322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b324:	3b04      	subs	r3, #4
 800b326:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800b328:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b32a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b32c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b32e:	687a      	ldr	r2, [r7, #4]
 800b330:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 800b336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b338:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 800b33a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b33c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b33e:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 800b344:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b346:	3304      	adds	r3, #4
 800b348:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 800b34a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b34c:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 800b34e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b350:	4a1f      	ldr	r2, [pc, #124]	@ (800b3d0 <_tx_byte_pool_create+0x11c>)
 800b352:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	2200      	movs	r2, #0
 800b358:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b35a:	f3ef 8310 	mrs	r3, PRIMASK
 800b35e:	61bb      	str	r3, [r7, #24]
    return(posture);
 800b360:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800b362:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b364:	b672      	cpsid	i
    return(int_posture);
 800b366:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 800b368:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	4a19      	ldr	r2, [pc, #100]	@ (800b3d4 <_tx_byte_pool_create+0x120>)
 800b36e:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 800b370:	4b19      	ldr	r3, [pc, #100]	@ (800b3d8 <_tx_byte_pool_create+0x124>)
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d109      	bne.n	800b38c <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 800b378:	4a18      	ldr	r2, [pc, #96]	@ (800b3dc <_tx_byte_pool_create+0x128>)
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	68fa      	ldr	r2, [r7, #12]
 800b382:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	68fa      	ldr	r2, [r7, #12]
 800b388:	631a      	str	r2, [r3, #48]	@ 0x30
 800b38a:	e011      	b.n	800b3b0 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 800b38c:	4b13      	ldr	r3, [pc, #76]	@ (800b3dc <_tx_byte_pool_create+0x128>)
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 800b392:	6a3b      	ldr	r3, [r7, #32]
 800b394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b396:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 800b398:	6a3b      	ldr	r3, [r7, #32]
 800b39a:	68fa      	ldr	r2, [r7, #12]
 800b39c:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 800b39e:	69fb      	ldr	r3, [r7, #28]
 800b3a0:	68fa      	ldr	r2, [r7, #12]
 800b3a2:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	69fa      	ldr	r2, [r7, #28]
 800b3a8:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	6a3a      	ldr	r2, [r7, #32]
 800b3ae:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 800b3b0:	4b09      	ldr	r3, [pc, #36]	@ (800b3d8 <_tx_byte_pool_create+0x124>)
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	3301      	adds	r3, #1
 800b3b6:	4a08      	ldr	r2, [pc, #32]	@ (800b3d8 <_tx_byte_pool_create+0x124>)
 800b3b8:	6013      	str	r3, [r2, #0]
 800b3ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3bc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b3be:	693b      	ldr	r3, [r7, #16]
 800b3c0:	f383 8810 	msr	PRIMASK, r3
}
 800b3c4:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800b3c6:	2300      	movs	r3, #0
}
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	3738      	adds	r7, #56	@ 0x38
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bd80      	pop	{r7, pc}
 800b3d0:	ffffeeee 	.word	0xffffeeee
 800b3d4:	42595445 	.word	0x42595445
 800b3d8:	200159d0 	.word	0x200159d0
 800b3dc:	200159cc 	.word	0x200159cc

0800b3e0 <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 800b3e0:	b480      	push	{r7}
 800b3e2:	b097      	sub	sp, #92	@ 0x5c
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	6078      	str	r0, [r7, #4]
 800b3e8:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b3ee:	f3ef 8310 	mrs	r3, PRIMASK
 800b3f2:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800b3f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800b3f6:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b3f8:	b672      	cpsid	i
    return(int_posture);
 800b3fa:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 800b3fc:	657b      	str	r3, [r7, #84]	@ 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	689a      	ldr	r2, [r3, #8]
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	68db      	ldr	r3, [r3, #12]
 800b406:	3b02      	subs	r3, #2
 800b408:	00db      	lsls	r3, r3, #3
 800b40a:	4413      	add	r3, r2
 800b40c:	643b      	str	r3, [r7, #64]	@ 0x40
    if (memory_size >= total_theoretical_available)
 800b40e:	683a      	ldr	r2, [r7, #0]
 800b410:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b412:	429a      	cmp	r2, r3
 800b414:	d308      	bcc.n	800b428 <_tx_byte_pool_search+0x48>
 800b416:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b418:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b41a:	69fb      	ldr	r3, [r7, #28]
 800b41c:	f383 8810 	msr	PRIMASK, r3
}
 800b420:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 800b422:	2300      	movs	r3, #0
 800b424:	653b      	str	r3, [r7, #80]	@ 0x50
 800b426:	e0dd      	b.n	800b5e4 <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800b428:	4b72      	ldr	r3, [pc, #456]	@ (800b5f4 <_tx_byte_pool_search+0x214>)
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b432:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	695b      	ldr	r3, [r3, #20]
 800b438:	653b      	str	r3, [r7, #80]	@ 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	68db      	ldr	r3, [r3, #12]
 800b43e:	3301      	adds	r3, #1
 800b440:	64bb      	str	r3, [r7, #72]	@ 0x48
        available_bytes =  ((ULONG) 0);
 800b442:	2300      	movs	r3, #0
 800b444:	64fb      	str	r3, [r7, #76]	@ 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 800b446:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b448:	3304      	adds	r3, #4
 800b44a:	63bb      	str	r3, [r7, #56]	@ 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800b44c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b44e:	637b      	str	r3, [r7, #52]	@ 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800b450:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	4a68      	ldr	r2, [pc, #416]	@ (800b5f8 <_tx_byte_pool_search+0x218>)
 800b456:	4293      	cmp	r3, r2
 800b458:	d143      	bne.n	800b4e2 <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 800b45a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d104      	bne.n	800b46a <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b464:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 800b466:	2301      	movs	r3, #1
 800b468:	647b      	str	r3, [r7, #68]	@ 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800b46a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b46c:	633b      	str	r3, [r7, #48]	@ 0x30
                next_ptr =             *this_block_link_ptr;
 800b46e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 800b474:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b476:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b478:	1ad3      	subs	r3, r2, r3
 800b47a:	64fb      	str	r3, [r7, #76]	@ 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800b47c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b47e:	3b08      	subs	r3, #8
 800b480:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 800b482:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b484:	683b      	ldr	r3, [r7, #0]
 800b486:	429a      	cmp	r2, r3
 800b488:	d257      	bcs.n	800b53a <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 800b48a:	2300      	movs	r3, #0
 800b48c:	64fb      	str	r3, [r7, #76]	@ 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800b48e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b490:	3304      	adds	r3, #4
 800b492:	63bb      	str	r3, [r7, #56]	@ 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800b494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b496:	637b      	str	r3, [r7, #52]	@ 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800b498:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	4a56      	ldr	r2, [pc, #344]	@ (800b5f8 <_tx_byte_pool_search+0x218>)
 800b49e:	4293      	cmp	r3, r2
 800b4a0:	d113      	bne.n	800b4ca <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800b4a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4a4:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 800b4a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4a8:	681a      	ldr	r2, [r3, #0]
 800b4aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4ac:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	68db      	ldr	r3, [r3, #12]
 800b4b2:	1e5a      	subs	r2, r3, #1
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	695b      	ldr	r3, [r3, #20]
 800b4bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b4be:	429a      	cmp	r2, r3
 800b4c0:	d114      	bne.n	800b4ec <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b4c6:	615a      	str	r2, [r3, #20]
 800b4c8:	e010      	b.n	800b4ec <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800b4ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4cc:	62bb      	str	r3, [r7, #40]	@ 0x28
                        current_ptr =  *next_block_link_ptr;
 800b4ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 800b4d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d008      	beq.n	800b4ec <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 800b4da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b4dc:	3b01      	subs	r3, #1
 800b4de:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b4e0:	e004      	b.n	800b4ec <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800b4e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b4e4:	633b      	str	r3, [r7, #48]	@ 0x30
                current_ptr =  *this_block_link_ptr;
 800b4e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	653b      	str	r3, [r7, #80]	@ 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 800b4ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d002      	beq.n	800b4f8 <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 800b4f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b4f4:	3b01      	subs	r3, #1
 800b4f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b4f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b4fa:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b4fc:	693b      	ldr	r3, [r7, #16]
 800b4fe:	f383 8810 	msr	PRIMASK, r3
}
 800b502:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b504:	f3ef 8310 	mrs	r3, PRIMASK
 800b508:	61bb      	str	r3, [r7, #24]
    return(posture);
 800b50a:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800b50c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b50e:	b672      	cpsid	i
    return(int_posture);
 800b510:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 800b512:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	6a1b      	ldr	r3, [r3, #32]
 800b518:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b51a:	429a      	cmp	r2, r3
 800b51c:	d009      	beq.n	800b532 <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	695b      	ldr	r3, [r3, #20]
 800b522:	653b      	str	r3, [r7, #80]	@ 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	68db      	ldr	r3, [r3, #12]
 800b528:	3301      	adds	r3, #1
 800b52a:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b530:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 800b532:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b534:	2b00      	cmp	r3, #0
 800b536:	d186      	bne.n	800b446 <_tx_byte_pool_search+0x66>
 800b538:	e000      	b.n	800b53c <_tx_byte_pool_search+0x15c>
                    break;
 800b53a:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 800b53c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d048      	beq.n	800b5d4 <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 800b542:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	1ad3      	subs	r3, r2, r3
 800b548:	2b13      	cmp	r3, #19
 800b54a:	d91e      	bls.n	800b58a <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	3308      	adds	r3, #8
 800b550:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b552:	4413      	add	r3, r2
 800b554:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800b556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b558:	62bb      	str	r3, [r7, #40]	@ 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800b55a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b55c:	633b      	str	r3, [r7, #48]	@ 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 800b55e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b560:	681a      	ldr	r2, [r3, #0]
 800b562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b564:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800b566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b568:	3304      	adds	r3, #4
 800b56a:	63bb      	str	r3, [r7, #56]	@ 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800b56c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b56e:	637b      	str	r3, [r7, #52]	@ 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 800b570:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b572:	4a21      	ldr	r2, [pc, #132]	@ (800b5f8 <_tx_byte_pool_search+0x218>)
 800b574:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	68db      	ldr	r3, [r3, #12]
 800b57a:	1c5a      	adds	r2, r3, #1
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 800b580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b582:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b584:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 800b586:	683b      	ldr	r3, [r7, #0]
 800b588:	64fb      	str	r3, [r7, #76]	@ 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 800b58a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b58c:	3304      	adds	r3, #4
 800b58e:	63bb      	str	r3, [r7, #56]	@ 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 800b590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b592:	633b      	str	r3, [r7, #48]	@ 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800b594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b596:	687a      	ldr	r2, [r7, #4]
 800b598:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	689a      	ldr	r2, [r3, #8]
 800b59e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5a0:	1ad3      	subs	r3, r2, r3
 800b5a2:	f1a3 0208 	sub.w	r2, r3, #8
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	695b      	ldr	r3, [r3, #20]
 800b5ae:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b5b0:	429a      	cmp	r2, r3
 800b5b2:	d105      	bne.n	800b5c0 <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800b5b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b5b6:	633b      	str	r3, [r7, #48]	@ 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 800b5b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5ba:	681a      	ldr	r2, [r3, #0]
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	615a      	str	r2, [r3, #20]
 800b5c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5c2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	f383 8810 	msr	PRIMASK, r3
}
 800b5ca:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800b5cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b5ce:	3308      	adds	r3, #8
 800b5d0:	653b      	str	r3, [r7, #80]	@ 0x50
 800b5d2:	e007      	b.n	800b5e4 <_tx_byte_pool_search+0x204>
 800b5d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5d6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b5d8:	68bb      	ldr	r3, [r7, #8]
 800b5da:	f383 8810 	msr	PRIMASK, r3
}
 800b5de:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 800b5e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	375c      	adds	r7, #92	@ 0x5c
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f0:	4770      	bx	lr
 800b5f2:	bf00      	nop
 800b5f4:	200159dc 	.word	0x200159dc
 800b5f8:	ffffeeee 	.word	0xffffeeee

0800b5fc <_tx_byte_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_release(VOID *memory_ptr)
{
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b09e      	sub	sp, #120	@ 0x78
 800b600:	af00      	add	r7, sp, #0
 800b602:	6078      	str	r0, [r7, #4]
UCHAR               **block_link_ptr;
UCHAR               **suspend_info_ptr;


    /* Default to successful status.  */
    status =  TX_SUCCESS;
 800b604:	2300      	movs	r3, #0
 800b606:	673b      	str	r3, [r7, #112]	@ 0x70

    /* Set the pool pointer to NULL.  */
    pool_ptr =  TX_NULL;
 800b608:	2300      	movs	r3, #0
 800b60a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b60c:	f3ef 8310 	mrs	r3, PRIMASK
 800b610:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800b612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 800b614:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800b616:	b672      	cpsid	i
    return(int_posture);
 800b618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Lockout interrupts.  */
    TX_DISABLE
 800b61a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* Determine if the memory pointer is valid.  */
    work_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(memory_ptr);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (work_ptr != TX_NULL)
 800b620:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b622:	2b00      	cmp	r3, #0
 800b624:	d027      	beq.n	800b676 <_tx_byte_release+0x7a>
    {

        /* Back off the memory pointer to pickup its header.  */
        work_ptr =  TX_UCHAR_POINTER_SUB(work_ptr, ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 800b626:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b628:	3b08      	subs	r3, #8
 800b62a:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* There is a pointer, pickup the pool pointer address.  */
        temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 800b62c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b62e:	3304      	adds	r3, #4
 800b630:	667b      	str	r3, [r7, #100]	@ 0x64
        free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 800b632:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b634:	663b      	str	r3, [r7, #96]	@ 0x60
        if ((*free_ptr) != TX_BYTE_BLOCK_FREE)
 800b636:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	4a7e      	ldr	r2, [pc, #504]	@ (800b834 <_tx_byte_release+0x238>)
 800b63c:	4293      	cmp	r3, r2
 800b63e:	d017      	beq.n	800b670 <_tx_byte_release+0x74>
        {

            /* Pickup the pool pointer.  */
            temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 800b640:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b642:	3304      	adds	r3, #4
 800b644:	667b      	str	r3, [r7, #100]	@ 0x64
            byte_pool_ptr =  TX_UCHAR_TO_INDIRECT_BYTE_POOL_POINTER(temp_ptr);
 800b646:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b648:	65fb      	str	r3, [r7, #92]	@ 0x5c
            pool_ptr =  *byte_pool_ptr;
 800b64a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* See if we have a valid pool pointer.  */
            if (pool_ptr == TX_NULL)
 800b650:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b652:	2b00      	cmp	r3, #0
 800b654:	d102      	bne.n	800b65c <_tx_byte_release+0x60>
            {

                /* Return pointer error.  */
                status =  TX_PTR_ERROR;
 800b656:	2303      	movs	r3, #3
 800b658:	673b      	str	r3, [r7, #112]	@ 0x70
 800b65a:	e00e      	b.n	800b67a <_tx_byte_release+0x7e>
            }
            else
            {

                /* See if we have a valid pool.  */
                if (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 800b65c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	4a75      	ldr	r2, [pc, #468]	@ (800b838 <_tx_byte_release+0x23c>)
 800b662:	4293      	cmp	r3, r2
 800b664:	d009      	beq.n	800b67a <_tx_byte_release+0x7e>
                {

                    /* Return pointer error.  */
                    status =  TX_PTR_ERROR;
 800b666:	2303      	movs	r3, #3
 800b668:	673b      	str	r3, [r7, #112]	@ 0x70

                    /* Reset the pool pointer is NULL.  */
                    pool_ptr =  TX_NULL;
 800b66a:	2300      	movs	r3, #0
 800b66c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b66e:	e004      	b.n	800b67a <_tx_byte_release+0x7e>
        }
        else
        {

            /* Return pointer error.  */
            status =  TX_PTR_ERROR;
 800b670:	2303      	movs	r3, #3
 800b672:	673b      	str	r3, [r7, #112]	@ 0x70
 800b674:	e001      	b.n	800b67a <_tx_byte_release+0x7e>
    }
    else
    {

        /* Return pointer error.  */
        status =  TX_PTR_ERROR;
 800b676:	2303      	movs	r3, #3
 800b678:	673b      	str	r3, [r7, #112]	@ 0x70
    }

    /* Determine if the pointer is valid.  */
    if (pool_ptr == TX_NULL)
 800b67a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d105      	bne.n	800b68c <_tx_byte_release+0x90>
 800b680:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b682:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b686:	f383 8810 	msr	PRIMASK, r3
}
 800b68a:	e0cd      	b.n	800b828 <_tx_byte_release+0x22c>
    {

        /* At this point, we know that the pointer is valid.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800b68c:	4b6b      	ldr	r3, [pc, #428]	@ (800b83c <_tx_byte_release+0x240>)
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800b692:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b694:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b696:	621a      	str	r2, [r3, #32]

        /* Log this kernel call.  */
        TX_EL_BYTE_RELEASE_INSERT

        /* Release the memory.  */
        temp_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 800b698:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b69a:	3304      	adds	r3, #4
 800b69c:	667b      	str	r3, [r7, #100]	@ 0x64
        free_ptr =   TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 800b69e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b6a0:	663b      	str	r3, [r7, #96]	@ 0x60
        *free_ptr =  TX_BYTE_BLOCK_FREE;
 800b6a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6a4:	4a63      	ldr	r2, [pc, #396]	@ (800b834 <_tx_byte_release+0x238>)
 800b6a6:	601a      	str	r2, [r3, #0]

        /* Update the number of available bytes in the pool.  */
        block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 800b6a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b6aa:	657b      	str	r3, [r7, #84]	@ 0x54
        next_block_ptr =  *block_link_ptr;
 800b6ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	653b      	str	r3, [r7, #80]	@ 0x50
        pool_ptr -> tx_byte_pool_available =
            pool_ptr -> tx_byte_pool_available + TX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 800b6b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6b4:	689b      	ldr	r3, [r3, #8]
 800b6b6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b6b8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b6ba:	1a8a      	subs	r2, r1, r2
 800b6bc:	441a      	add	r2, r3
        pool_ptr -> tx_byte_pool_available =
 800b6be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6c0:	609a      	str	r2, [r3, #8]

        /* Determine if the free block is prior to current search pointer.  */
        if (work_ptr < (pool_ptr -> tx_byte_pool_search))
 800b6c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6c4:	695b      	ldr	r3, [r3, #20]
 800b6c6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b6c8:	429a      	cmp	r2, r3
 800b6ca:	d202      	bcs.n	800b6d2 <_tx_byte_release+0xd6>
        {

            /* Yes, update the search pointer to the released block.  */
            pool_ptr -> tx_byte_pool_search =  work_ptr;
 800b6cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6ce:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b6d0:	615a      	str	r2, [r3, #20]
        }

        /* Determine if there are threads suspended on this byte pool.  */
        if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800b6d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	f000 80a0 	beq.w	800b81c <_tx_byte_release+0x220>
        {

            /* Now examine the suspension list to find threads waiting for
               memory.  Maybe it is now available!  */
            while (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800b6dc:	e08e      	b.n	800b7fc <_tx_byte_release+0x200>
            {

                /* Pickup the first suspended thread pointer.  */
                susp_thread_ptr =  pool_ptr -> tx_byte_pool_suspension_list;
 800b6de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b6e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6e2:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the size of the memory the thread is requesting.  */
                memory_size =  susp_thread_ptr -> tx_thread_suspend_info;
 800b6e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b6e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b6e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b6ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b6ec:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b6ee:	6a3b      	ldr	r3, [r7, #32]
 800b6f0:	f383 8810 	msr	PRIMASK, r3
}
 800b6f4:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* See if the request can be satisfied.  */
                work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 800b6f6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b6f8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b6fa:	f7ff fe71 	bl	800b3e0 <_tx_byte_pool_search>
 800b6fe:	66b8      	str	r0, [r7, #104]	@ 0x68
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b700:	f3ef 8310 	mrs	r3, PRIMASK
 800b704:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800b706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800b708:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800b70a:	b672      	cpsid	i
    return(int_posture);
 800b70c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

                /* Optional processing extension.  */
                TX_BYTE_RELEASE_EXTENSION

                /* Disable interrupts.  */
                TX_DISABLE
 800b70e:	677b      	str	r3, [r7, #116]	@ 0x74

                /* Indicate that this thread is the current owner.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800b710:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b712:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b714:	621a      	str	r2, [r3, #32]

                /* If there is not enough memory, break this loop!  */
                if (work_ptr == TX_NULL)
 800b716:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d075      	beq.n	800b808 <_tx_byte_release+0x20c>
                  /* Break out of the loop.  */
                    break;
                }

                /* Check to make sure the thread is still suspended.  */
                if (susp_thread_ptr ==  pool_ptr -> tx_byte_pool_suspension_list)
 800b71c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b71e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b720:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b722:	429a      	cmp	r2, r3
 800b724:	d147      	bne.n	800b7b6 <_tx_byte_release+0x1ba>
                {

                    /* Also, makes sure the memory size is the same.  */
                    if (susp_thread_ptr -> tx_thread_suspend_info == memory_size)
 800b726:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b728:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b72a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b72c:	429a      	cmp	r2, r3
 800b72e:	d142      	bne.n	800b7b6 <_tx_byte_release+0x1ba>
                    {

                        /* Remove the suspended thread from the list.  */

                        /* Decrement the number of threads suspended.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 800b730:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b734:	1e5a      	subs	r2, r3, #1
 800b736:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b738:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800b73a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b73c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b73e:	647b      	str	r3, [r7, #68]	@ 0x44

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800b740:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b742:	2b00      	cmp	r3, #0
 800b744:	d103      	bne.n	800b74e <_tx_byte_release+0x152>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 800b746:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b748:	2200      	movs	r2, #0
 800b74a:	625a      	str	r2, [r3, #36]	@ 0x24
 800b74c:	e00e      	b.n	800b76c <_tx_byte_release+0x170>
                        {

                            /* At least one more thread is on the same expiration list.  */

                            /* Update the list head pointer.  */
                            next_thread =                                susp_thread_ptr -> tx_thread_suspended_next;
 800b74e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b750:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b752:	643b      	str	r3, [r7, #64]	@ 0x40
                            pool_ptr -> tx_byte_pool_suspension_list =   next_thread;
 800b754:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b756:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b758:	625a      	str	r2, [r3, #36]	@ 0x24

                            /* Update the links of the adjacent threads.  */
                            previous_thread =                              susp_thread_ptr -> tx_thread_suspended_previous;
 800b75a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b75c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b75e:	63fb      	str	r3, [r7, #60]	@ 0x3c
                            next_thread -> tx_thread_suspended_previous =  previous_thread;
 800b760:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b762:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b764:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =  next_thread;
 800b766:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b768:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b76a:	671a      	str	r2, [r3, #112]	@ 0x70
                        }

                        /* Prepare for resumption of the thread.  */

                        /* Clear cleanup routine to avoid timeout.  */
                        susp_thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800b76c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b76e:	2200      	movs	r2, #0
 800b770:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Return this block pointer to the suspended thread waiting for
                           a block.  */
                        suspend_info_ptr =   TX_VOID_TO_INDIRECT_UCHAR_POINTER_CONVERT(susp_thread_ptr -> tx_thread_additional_suspend_info);
 800b772:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b774:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b776:	63bb      	str	r3, [r7, #56]	@ 0x38
                        *suspend_info_ptr =  work_ptr;
 800b778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b77a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b77c:	601a      	str	r2, [r3, #0]

                        /* Clear the memory pointer to indicate that it was given to the suspended thread.  */
                        work_ptr =  TX_NULL;
 800b77e:	2300      	movs	r3, #0
 800b780:	66bb      	str	r3, [r7, #104]	@ 0x68

                        /* Put return status into the thread control block.  */
                        susp_thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800b782:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b784:	2200      	movs	r2, #0
 800b786:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

                        /* Restore interrupts.  */
                        TX_RESTORE
#else
                        /* Temporarily disable preemption.  */
                        _tx_thread_preempt_disable++;
 800b78a:	4b2d      	ldr	r3, [pc, #180]	@ (800b840 <_tx_byte_release+0x244>)
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	3301      	adds	r3, #1
 800b790:	4a2b      	ldr	r2, [pc, #172]	@ (800b840 <_tx_byte_release+0x244>)
 800b792:	6013      	str	r3, [r2, #0]
 800b794:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b796:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b798:	697b      	ldr	r3, [r7, #20]
 800b79a:	f383 8810 	msr	PRIMASK, r3
}
 800b79e:	bf00      	nop

                        /* Restore interrupts.  */
                        TX_RESTORE

                        /* Resume thread.  */
                        _tx_thread_system_resume(susp_thread_ptr);
 800b7a0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800b7a2:	f002 fd47 	bl	800e234 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b7a6:	f3ef 8310 	mrs	r3, PRIMASK
 800b7aa:	61fb      	str	r3, [r7, #28]
    return(posture);
 800b7ac:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800b7ae:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b7b0:	b672      	cpsid	i
    return(int_posture);
 800b7b2:	69bb      	ldr	r3, [r7, #24]
#endif

                        /* Lockout interrupts.  */
                        TX_DISABLE
 800b7b4:	677b      	str	r3, [r7, #116]	@ 0x74
                    }
                }

                /* Determine if the memory was given to the suspended thread.  */
                if (work_ptr != TX_NULL)
 800b7b6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d01f      	beq.n	800b7fc <_tx_byte_release+0x200>

                    /* No, it wasn't given to the suspended thread.  */

                    /* Put the memory back on the available list since this thread is no longer
                       suspended.  */
                    work_ptr =  TX_UCHAR_POINTER_SUB(work_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800b7bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b7be:	3b08      	subs	r3, #8
 800b7c0:	66bb      	str	r3, [r7, #104]	@ 0x68
                    temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 800b7c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b7c4:	3304      	adds	r3, #4
 800b7c6:	667b      	str	r3, [r7, #100]	@ 0x64
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 800b7c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b7ca:	663b      	str	r3, [r7, #96]	@ 0x60
                    *free_ptr =  TX_BYTE_BLOCK_FREE;
 800b7cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b7ce:	4a19      	ldr	r2, [pc, #100]	@ (800b834 <_tx_byte_release+0x238>)
 800b7d0:	601a      	str	r2, [r3, #0]

                    /* Update the number of available bytes in the pool.  */
                    block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 800b7d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b7d4:	657b      	str	r3, [r7, #84]	@ 0x54
                    next_block_ptr =  *block_link_ptr;
 800b7d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	653b      	str	r3, [r7, #80]	@ 0x50
                    pool_ptr -> tx_byte_pool_available =
                        pool_ptr -> tx_byte_pool_available + TX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 800b7dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b7de:	689b      	ldr	r3, [r3, #8]
 800b7e0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b7e2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b7e4:	1a8a      	subs	r2, r1, r2
 800b7e6:	441a      	add	r2, r3
                    pool_ptr -> tx_byte_pool_available =
 800b7e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b7ea:	609a      	str	r2, [r3, #8]

                    /* Determine if the current pointer is before the search pointer.  */
                    if (work_ptr < (pool_ptr -> tx_byte_pool_search))
 800b7ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b7ee:	695b      	ldr	r3, [r3, #20]
 800b7f0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b7f2:	429a      	cmp	r2, r3
 800b7f4:	d202      	bcs.n	800b7fc <_tx_byte_release+0x200>
                    {

                        /* Yes, update the search pointer.  */
                        pool_ptr -> tx_byte_pool_search =  work_ptr;
 800b7f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b7f8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b7fa:	615a      	str	r2, [r3, #20]
            while (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800b7fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b7fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b800:	2b00      	cmp	r3, #0
 800b802:	f47f af6c 	bne.w	800b6de <_tx_byte_release+0xe2>
 800b806:	e000      	b.n	800b80a <_tx_byte_release+0x20e>
                    break;
 800b808:	bf00      	nop
 800b80a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b80c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b80e:	693b      	ldr	r3, [r7, #16]
 800b810:	f383 8810 	msr	PRIMASK, r3
}
 800b814:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Check for preemption.  */
            _tx_thread_system_preempt_check();
 800b816:	f002 fcd3 	bl	800e1c0 <_tx_thread_system_preempt_check>
 800b81a:	e005      	b.n	800b828 <_tx_byte_release+0x22c>
 800b81c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b81e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	f383 8810 	msr	PRIMASK, r3
}
 800b826:	bf00      	nop
            TX_RESTORE
        }
    }

    /* Return completion status.  */
    return(status);
 800b828:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
}
 800b82a:	4618      	mov	r0, r3
 800b82c:	3778      	adds	r7, #120	@ 0x78
 800b82e:	46bd      	mov	sp, r7
 800b830:	bd80      	pop	{r7, pc}
 800b832:	bf00      	nop
 800b834:	ffffeeee 	.word	0xffffeeee
 800b838:	42595445 	.word	0x42595445
 800b83c:	200159dc 	.word	0x200159dc
 800b840:	20015a74 	.word	0x20015a74

0800b844 <_tx_event_flags_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_event_flags_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b08e      	sub	sp, #56	@ 0x38
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
 800b84c:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b84e:	f3ef 8310 	mrs	r3, PRIMASK
 800b852:	61fb      	str	r3, [r7, #28]
    return(posture);
 800b854:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800b856:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b858:	b672      	cpsid	i
    return(int_posture);
 800b85a:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the event flags group.  */
    TX_DISABLE
 800b85c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_event_flags_cleanup))
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b862:	4a38      	ldr	r2, [pc, #224]	@ (800b944 <_tx_event_flags_cleanup+0x100>)
 800b864:	4293      	cmp	r3, r2
 800b866:	d162      	bne.n	800b92e <_tx_event_flags_cleanup+0xea>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b86e:	683a      	ldr	r2, [r7, #0]
 800b870:	429a      	cmp	r2, r3
 800b872:	d15c      	bne.n	800b92e <_tx_event_flags_cleanup+0xea>
        {

            /* Setup pointer to event flags control block.  */
            group_ptr =  TX_VOID_TO_EVENT_FLAGS_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b878:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL event flags control block pointer.  */
            if (group_ptr != TX_NULL)
 800b87a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d056      	beq.n	800b92e <_tx_event_flags_cleanup+0xea>
            {

                /* Is the group pointer ID valid?  */
                if (group_ptr -> tx_event_flags_group_id == TX_EVENT_FLAGS_ID)
 800b880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	4a30      	ldr	r2, [pc, #192]	@ (800b948 <_tx_event_flags_cleanup+0x104>)
 800b886:	4293      	cmp	r3, r2
 800b888:	d151      	bne.n	800b92e <_tx_event_flags_cleanup+0xea>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 800b88a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b88c:	695b      	ldr	r3, [r3, #20]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d04d      	beq.n	800b92e <_tx_event_flags_cleanup+0xea>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	2200      	movs	r2, #0
 800b896:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Pickup the suspended count.  */
                        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 800b898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b89a:	695b      	ldr	r3, [r3, #20]
 800b89c:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Pickup the suspension head.  */
                        suspension_head =  group_ptr -> tx_event_flags_group_suspension_list;
 800b89e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8a0:	691b      	ldr	r3, [r3, #16]
 800b8a2:	62bb      	str	r3, [r7, #40]	@ 0x28

                        /* Determine if the cleanup is being done while a set operation was interrupted.  If the
                           suspended count is non-zero and the suspension head is NULL, the list is being processed
                           and cannot be touched from here. The suspension list removal will instead take place
                           inside the event flag set code.  */
                        if (suspension_head != TX_NULL)
 800b8a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d020      	beq.n	800b8ec <_tx_event_flags_cleanup+0xa8>
                        {

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the local suspension count.  */
                            suspended_count--;
 800b8aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8ac:	3b01      	subs	r3, #1
 800b8ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

                            /* Store the updated suspended count.  */
                            group_ptr -> tx_event_flags_group_suspended_count =  suspended_count;
 800b8b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b8b4:	615a      	str	r2, [r3, #20]

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 800b8b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d103      	bne.n	800b8c4 <_tx_event_flags_cleanup+0x80>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 800b8bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8be:	2200      	movs	r2, #0
 800b8c0:	611a      	str	r2, [r3, #16]
 800b8c2:	e016      	b.n	800b8f2 <_tx_event_flags_cleanup+0xae>
                            {

                                /* At least one more thread is on the same suspension list.  */

                                /* Update the links of the adjacent threads.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b8c8:	627b      	str	r3, [r7, #36]	@ 0x24
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b8ce:	623b      	str	r3, [r7, #32]
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 800b8d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8d2:	6a3a      	ldr	r2, [r7, #32]
 800b8d4:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 800b8d6:	6a3b      	ldr	r3, [r7, #32]
 800b8d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b8da:	671a      	str	r2, [r3, #112]	@ 0x70

                                /* Determine if we need to update the head pointer.  */
                                if (suspension_head == thread_ptr)
 800b8dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	429a      	cmp	r2, r3
 800b8e2:	d106      	bne.n	800b8f2 <_tx_event_flags_cleanup+0xae>
                                {

                                    /* Update the list head pointer.  */
                                    group_ptr -> tx_event_flags_group_suspension_list =  next_thread;
 800b8e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b8e8:	611a      	str	r2, [r3, #16]
 800b8ea:	e002      	b.n	800b8f2 <_tx_event_flags_cleanup+0xae>
                        }
                        else
                        {

                            /* In this case, the search pointer in an interrupted event flag set must be reset.  */
                            group_ptr -> tx_event_flags_group_reset_search =  TX_TRUE;
 800b8ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8ee:	2201      	movs	r2, #1
 800b8f0:	60da      	str	r2, [r3, #12]
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG)
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8f6:	2b07      	cmp	r3, #7
 800b8f8:	d119      	bne.n	800b92e <_tx_event_flags_cleanup+0xea>
                            /* Increment the number of timeouts on this event flags group.  */
                            group_ptr -> tx_event_flags_group____performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_EVENTS;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2207      	movs	r2, #7
 800b8fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                           /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800b902:	4b12      	ldr	r3, [pc, #72]	@ (800b94c <_tx_event_flags_cleanup+0x108>)
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	3301      	adds	r3, #1
 800b908:	4a10      	ldr	r2, [pc, #64]	@ (800b94c <_tx_event_flags_cleanup+0x108>)
 800b90a:	6013      	str	r3, [r2, #0]
 800b90c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b90e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	f383 8810 	msr	PRIMASK, r3
}
 800b916:	bf00      	nop
                            TX_RESTORE

                            /* Resume the thread!  Check for preemption even though we are executing
                               from the system timer thread right now which normally executes at the
                               highest priority.  */
                            _tx_thread_system_resume(thread_ptr);
 800b918:	6878      	ldr	r0, [r7, #4]
 800b91a:	f002 fc8b 	bl	800e234 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b91e:	f3ef 8310 	mrs	r3, PRIMASK
 800b922:	617b      	str	r3, [r7, #20]
    return(posture);
 800b924:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800b926:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b928:	b672      	cpsid	i
    return(int_posture);
 800b92a:	693b      	ldr	r3, [r7, #16]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800b92c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b92e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b930:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b932:	68bb      	ldr	r3, [r7, #8]
 800b934:	f383 8810 	msr	PRIMASK, r3
}
 800b938:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800b93a:	bf00      	nop
 800b93c:	3738      	adds	r7, #56	@ 0x38
 800b93e:	46bd      	mov	sp, r7
 800b940:	bd80      	pop	{r7, pc}
 800b942:	bf00      	nop
 800b944:	0800b845 	.word	0x0800b845
 800b948:	4456444e 	.word	0x4456444e
 800b94c:	20015a74 	.word	0x20015a74

0800b950 <_tx_event_flags_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr)
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b088      	sub	sp, #32
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
 800b958:	6039      	str	r1, [r7, #0]
TX_EVENT_FLAGS_GROUP    *next_group;
TX_EVENT_FLAGS_GROUP    *previous_group;


    /* Initialize event flags control block to all zeros.  */
    TX_MEMSET(group_ptr, 0, (sizeof(TX_EVENT_FLAGS_GROUP)));
 800b95a:	2224      	movs	r2, #36	@ 0x24
 800b95c:	2100      	movs	r1, #0
 800b95e:	6878      	ldr	r0, [r7, #4]
 800b960:	f00e faf0 	bl	8019f44 <memset>

    /* Setup the basic event flags group fields.  */
    group_ptr -> tx_event_flags_group_name =             name_ptr;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	683a      	ldr	r2, [r7, #0]
 800b968:	605a      	str	r2, [r3, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b96a:	f3ef 8310 	mrs	r3, PRIMASK
 800b96e:	613b      	str	r3, [r7, #16]
    return(posture);
 800b970:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 800b972:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b974:	b672      	cpsid	i
    return(int_posture);
 800b976:	68fb      	ldr	r3, [r7, #12]

    /* Disable interrupts to put the event flags group on the created list.  */
    TX_DISABLE
 800b978:	61fb      	str	r3, [r7, #28]

    /* Setup the event flags ID to make it valid.  */
    group_ptr -> tx_event_flags_group_id =  TX_EVENT_FLAGS_ID;
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	4a18      	ldr	r2, [pc, #96]	@ (800b9e0 <_tx_event_flags_create+0x90>)
 800b97e:	601a      	str	r2, [r3, #0]

    /* Place the group on the list of created event flag groups.  First,
       check for an empty list.  */
    if (_tx_event_flags_created_count == TX_EMPTY)
 800b980:	4b18      	ldr	r3, [pc, #96]	@ (800b9e4 <_tx_event_flags_create+0x94>)
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	2b00      	cmp	r3, #0
 800b986:	d109      	bne.n	800b99c <_tx_event_flags_create+0x4c>
    {

        /* The created event flags list is empty.  Add event flag group to empty list.  */
        _tx_event_flags_created_ptr =                         group_ptr;
 800b988:	4a17      	ldr	r2, [pc, #92]	@ (800b9e8 <_tx_event_flags_create+0x98>)
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	6013      	str	r3, [r2, #0]
        group_ptr -> tx_event_flags_group_created_next =      group_ptr;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	687a      	ldr	r2, [r7, #4]
 800b992:	619a      	str	r2, [r3, #24]
        group_ptr -> tx_event_flags_group_created_previous =  group_ptr;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	687a      	ldr	r2, [r7, #4]
 800b998:	61da      	str	r2, [r3, #28]
 800b99a:	e011      	b.n	800b9c0 <_tx_event_flags_create+0x70>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_group =      _tx_event_flags_created_ptr;
 800b99c:	4b12      	ldr	r3, [pc, #72]	@ (800b9e8 <_tx_event_flags_create+0x98>)
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	61bb      	str	r3, [r7, #24]
        previous_group =  next_group -> tx_event_flags_group_created_previous;
 800b9a2:	69bb      	ldr	r3, [r7, #24]
 800b9a4:	69db      	ldr	r3, [r3, #28]
 800b9a6:	617b      	str	r3, [r7, #20]

        /* Place the new event flag group in the list.  */
        next_group -> tx_event_flags_group_created_previous =  group_ptr;
 800b9a8:	69bb      	ldr	r3, [r7, #24]
 800b9aa:	687a      	ldr	r2, [r7, #4]
 800b9ac:	61da      	str	r2, [r3, #28]
        previous_group -> tx_event_flags_group_created_next =  group_ptr;
 800b9ae:	697b      	ldr	r3, [r7, #20]
 800b9b0:	687a      	ldr	r2, [r7, #4]
 800b9b2:	619a      	str	r2, [r3, #24]

        /* Setup this group's created links.  */
        group_ptr -> tx_event_flags_group_created_previous =  previous_group;
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	697a      	ldr	r2, [r7, #20]
 800b9b8:	61da      	str	r2, [r3, #28]
        group_ptr -> tx_event_flags_group_created_next =      next_group;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	69ba      	ldr	r2, [r7, #24]
 800b9be:	619a      	str	r2, [r3, #24]
    }

    /* Increment the number of created event flag groups.  */
    _tx_event_flags_created_count++;
 800b9c0:	4b08      	ldr	r3, [pc, #32]	@ (800b9e4 <_tx_event_flags_create+0x94>)
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	3301      	adds	r3, #1
 800b9c6:	4a07      	ldr	r2, [pc, #28]	@ (800b9e4 <_tx_event_flags_create+0x94>)
 800b9c8:	6013      	str	r3, [r2, #0]
 800b9ca:	69fb      	ldr	r3, [r7, #28]
 800b9cc:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b9ce:	68bb      	ldr	r3, [r7, #8]
 800b9d0:	f383 8810 	msr	PRIMASK, r3
}
 800b9d4:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800b9d6:	2300      	movs	r3, #0
}
 800b9d8:	4618      	mov	r0, r3
 800b9da:	3720      	adds	r7, #32
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	bd80      	pop	{r7, pc}
 800b9e0:	4456444e 	.word	0x4456444e
 800b9e4:	200159b8 	.word	0x200159b8
 800b9e8:	200159b4 	.word	0x200159b4

0800b9ec <_tx_event_flags_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags,
                    UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b096      	sub	sp, #88	@ 0x58
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	60f8      	str	r0, [r7, #12]
 800b9f4:	60b9      	str	r1, [r7, #8]
 800b9f6:	607a      	str	r2, [r7, #4]
 800b9f8:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b9fa:	f3ef 8310 	mrs	r3, PRIMASK
 800b9fe:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800ba00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800ba02:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ba04:	b672      	cpsid	i
    return(int_posture);
 800ba06:	6a3b      	ldr	r3, [r7, #32]
UINT            interrupted_set_request;
#endif


    /* Disable interrupts to examine the event flags group.  */
    TX_DISABLE
 800ba08:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_GET_INSERT

    /* Pickup current flags.  */
    current_flags =  group_ptr -> tx_event_flags_group_current;
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	689b      	ldr	r3, [r3, #8]
 800ba0e:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Apply the event flag option mask.  */
    and_request =  (get_option & TX_AND);
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f003 0302 	and.w	r3, r3, #2
 800ba16:	643b      	str	r3, [r7, #64]	@ 0x40
    }

#else

    /* Pickup delayed clear flags.  */
    delayed_clear_flags =  group_ptr -> tx_event_flags_group_delayed_clear;
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	6a1b      	ldr	r3, [r3, #32]
 800ba1c:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Determine if there are any delayed clear operations pending.  */
    if (delayed_clear_flags != ((ULONG) 0))
 800ba1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d004      	beq.n	800ba2e <_tx_event_flags_get+0x42>
    {

        /* Yes, apply them to the current flags.  */
        current_flags =  current_flags & (~delayed_clear_flags);
 800ba24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba26:	43db      	mvns	r3, r3
 800ba28:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ba2a:	4013      	ands	r3, r2
 800ba2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }

    /* Check for AND condition. All flags must be present to satisfy request.  */
    if (and_request == TX_AND)
 800ba2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba30:	2b02      	cmp	r3, #2
 800ba32:	d10a      	bne.n	800ba4a <_tx_event_flags_get+0x5e>
    {

        /* AND request is present.  */

        /* Calculate the flags present.  */
        flags_satisfied =  (current_flags & requested_flags);
 800ba34:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ba36:	68bb      	ldr	r3, [r7, #8]
 800ba38:	4013      	ands	r3, r2
 800ba3a:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* Determine if they satisfy the AND request.  */
        if (flags_satisfied != requested_flags)
 800ba3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ba3e:	68bb      	ldr	r3, [r7, #8]
 800ba40:	429a      	cmp	r2, r3
 800ba42:	d006      	beq.n	800ba52 <_tx_event_flags_get+0x66>
        {

            /* No, not all the requested flags are present. Clear the flags present variable.  */
            flags_satisfied =  ((ULONG) 0);
 800ba44:	2300      	movs	r3, #0
 800ba46:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ba48:	e003      	b.n	800ba52 <_tx_event_flags_get+0x66>
    else
    {

        /* OR request is present. Simply AND together the requested flags and the current flags
           to see if any are present.  */
        flags_satisfied =  (current_flags & requested_flags);
 800ba4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ba4c:	68bb      	ldr	r3, [r7, #8]
 800ba4e:	4013      	ands	r3, r2
 800ba50:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    /* Determine if the request is satisfied.  */
    if (flags_satisfied != ((ULONG) 0))
 800ba52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d029      	beq.n	800baac <_tx_event_flags_get+0xc0>
    {

        /* Yes, this request can be handled immediately.  */

        /* Return the actual event flags that satisfied the request.  */
        *actual_flags_ptr =  current_flags;
 800ba58:	683b      	ldr	r3, [r7, #0]
 800ba5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ba5c:	601a      	str	r2, [r3, #0]

        /* Pickup the clear bit.  */
        clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	f003 0301 	and.w	r3, r3, #1
 800ba64:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Determine whether or not clearing needs to take place.  */
        if (clear_request == TX_TRUE)
 800ba66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba68:	2b01      	cmp	r3, #1
 800ba6a:	d11c      	bne.n	800baa6 <_tx_event_flags_get+0xba>
        {

            /* Set interrupted set request flag to false.  */
            interrupted_set_request =  TX_FALSE;
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if the suspension list is being processed by an interrupted
               set request.  */
            if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	695b      	ldr	r3, [r3, #20]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d005      	beq.n	800ba84 <_tx_event_flags_get+0x98>
            {

                if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL)
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	691b      	ldr	r3, [r3, #16]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d101      	bne.n	800ba84 <_tx_event_flags_get+0x98>
                {

                    /* Set the interrupted set request flag.  */
                    interrupted_set_request =  TX_TRUE;
 800ba80:	2301      	movs	r3, #1
 800ba82:	647b      	str	r3, [r7, #68]	@ 0x44
                }
            }

            /* Was a set request interrupted?  */
            if (interrupted_set_request == TX_TRUE)
 800ba84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba86:	2b01      	cmp	r3, #1
 800ba88:	d106      	bne.n	800ba98 <_tx_event_flags_get+0xac>
                /* A previous set operation is was interrupted, we need to defer the
                   event clearing until the set operation is complete.  */

                /* Remember the events to clear.  */
                group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear | requested_flags;
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	6a1a      	ldr	r2, [r3, #32]
 800ba8e:	68bb      	ldr	r3, [r7, #8]
 800ba90:	431a      	orrs	r2, r3
                group_ptr -> tx_event_flags_group_delayed_clear =
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	621a      	str	r2, [r3, #32]
 800ba96:	e006      	b.n	800baa6 <_tx_event_flags_get+0xba>
            else
            {

                /* Yes, clear the flags that satisfied this request.  */
                group_ptr -> tx_event_flags_group_current =
                                        group_ptr -> tx_event_flags_group_current & ~requested_flags;
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	689a      	ldr	r2, [r3, #8]
 800ba9c:	68bb      	ldr	r3, [r7, #8]
 800ba9e:	43db      	mvns	r3, r3
 800baa0:	401a      	ands	r2, r3
                group_ptr -> tx_event_flags_group_current =
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	609a      	str	r2, [r3, #8]
            }
        }

        /* Set status to success.  */
        status =  TX_SUCCESS;
 800baa6:	2300      	movs	r3, #0
 800baa8:	653b      	str	r3, [r7, #80]	@ 0x50
 800baaa:	e070      	b.n	800bb8e <_tx_event_flags_get+0x1a2>
#endif
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 800baac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d06b      	beq.n	800bb8a <_tx_event_flags_get+0x19e>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800bab2:	4b3c      	ldr	r3, [pc, #240]	@ (800bba4 <_tx_event_flags_get+0x1b8>)
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d002      	beq.n	800bac0 <_tx_event_flags_get+0xd4>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point, return error completion.  */
                status =  TX_NO_EVENTS;
 800baba:	2307      	movs	r3, #7
 800babc:	653b      	str	r3, [r7, #80]	@ 0x50
 800babe:	e066      	b.n	800bb8e <_tx_event_flags_get+0x1a2>
                /* Increment the number of event flags suspensions on this semaphore.  */
                group_ptr -> tx_event_flags_group___performance_suspension_count++;
#endif

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(thread_ptr)
 800bac0:	4b39      	ldr	r3, [pc, #228]	@ (800bba8 <_tx_event_flags_get+0x1bc>)
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_event_flags_cleanup);
 800bac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bac8:	4a38      	ldr	r2, [pc, #224]	@ (800bbac <_tx_event_flags_get+0x1c0>)
 800baca:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Remember which event flags we are looking for.  */
                thread_ptr -> tx_thread_suspend_info =  requested_flags;
 800bacc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bace:	68ba      	ldr	r2, [r7, #8]
 800bad0:	679a      	str	r2, [r3, #120]	@ 0x78

                /* Save the get option as well.  */
                thread_ptr -> tx_thread_suspend_option =  get_option;
 800bad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bad4:	687a      	ldr	r2, [r7, #4]
 800bad6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

                /* Save the destination for the current events.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) actual_flags_ptr;
 800bada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800badc:	683a      	ldr	r2, [r7, #0]
 800bade:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Setup cleanup information, i.e. this event flags group control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) group_ptr;
 800bae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bae2:	68fa      	ldr	r2, [r7, #12]
 800bae4:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800bae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bae8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800baec:	1c5a      	adds	r2, r3, #1
 800baee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baf0:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the suspended count.  */
                suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	695b      	ldr	r3, [r3, #20]
 800baf8:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 800bafa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d109      	bne.n	800bb14 <_tx_event_flags_get+0x128>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    group_ptr -> tx_event_flags_group_suspension_list =   thread_ptr;
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bb04:	611a      	str	r2, [r3, #16]
                    thread_ptr -> tx_thread_suspended_next =              thread_ptr;
 800bb06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb08:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bb0a:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =          thread_ptr;
 800bb0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb0e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bb10:	675a      	str	r2, [r3, #116]	@ 0x74
 800bb12:	e011      	b.n	800bb38 <_tx_event_flags_get+0x14c>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   group_ptr -> tx_event_flags_group_suspension_list;
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	691b      	ldr	r3, [r3, #16]
 800bb18:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800bb1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb1e:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800bb20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bb24:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800bb26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bb2a:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800bb2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb2e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bb30:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800bb32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb34:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bb36:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the number of threads suspended.  */
                group_ptr -> tx_event_flags_group_suspended_count++;
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	695b      	ldr	r3, [r3, #20]
 800bb3c:	1c5a      	adds	r2, r3, #1
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	615a      	str	r2, [r3, #20]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_EVENT_FLAG;
 800bb42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb44:	2207      	movs	r2, #7
 800bb46:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800bb48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb4a:	2201      	movs	r2, #1
 800bb4c:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800bb4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb50:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bb52:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800bb54:	4b13      	ldr	r3, [pc, #76]	@ (800bba4 <_tx_event_flags_get+0x1b8>)
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	3301      	adds	r3, #1
 800bb5a:	4a12      	ldr	r2, [pc, #72]	@ (800bba4 <_tx_event_flags_get+0x1b8>)
 800bb5c:	6013      	str	r3, [r2, #0]
 800bb5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bb60:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bb62:	697b      	ldr	r3, [r7, #20]
 800bb64:	f383 8810 	msr	PRIMASK, r3
}
 800bb68:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800bb6a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800bb6c:	f002 fc62 	bl	800e434 <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bb70:	f3ef 8310 	mrs	r3, PRIMASK
 800bb74:	61fb      	str	r3, [r7, #28]
    return(posture);
 800bb76:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800bb78:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bb7a:	b672      	cpsid	i
    return(int_posture);
 800bb7c:	69bb      	ldr	r3, [r7, #24]

                /* Disable interrupts.  */
                TX_DISABLE
 800bb7e:	657b      	str	r3, [r7, #84]	@ 0x54

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 800bb80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bb86:	653b      	str	r3, [r7, #80]	@ 0x50
 800bb88:	e001      	b.n	800bb8e <_tx_event_flags_get+0x1a2>
        }
        else
        {

            /* Immediate return, return error completion.  */
            status =  TX_NO_EVENTS;
 800bb8a:	2307      	movs	r3, #7
 800bb8c:	653b      	str	r3, [r7, #80]	@ 0x50
 800bb8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bb90:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bb92:	693b      	ldr	r3, [r7, #16]
 800bb94:	f383 8810 	msr	PRIMASK, r3
}
 800bb98:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(status);
 800bb9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	3758      	adds	r7, #88	@ 0x58
 800bba0:	46bd      	mov	sp, r7
 800bba2:	bd80      	pop	{r7, pc}
 800bba4:	20015a74 	.word	0x20015a74
 800bba8:	200159dc 	.word	0x200159dc
 800bbac:	0800b845 	.word	0x0800b845

0800bbb0 <_tx_event_flags_set>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option)
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b0a6      	sub	sp, #152	@ 0x98
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	60f8      	str	r0, [r7, #12]
 800bbb8:	60b9      	str	r1, [r7, #8]
 800bbba:	607a      	str	r2, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bbbc:	f3ef 8310 	mrs	r3, PRIMASK
 800bbc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800bbc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800bbc4:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 800bbc6:	b672      	cpsid	i
    return(int_posture);
 800bbc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
VOID            (*events_set_notify)(struct TX_EVENT_FLAGS_GROUP_STRUCT *notify_group_ptr);
#endif


    /* Disable interrupts to remove the semaphore from the created list.  */
    TX_DISABLE
 800bbca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_SET_INSERT

    /* Determine how to set this group's event flags.  */
    if ((set_option & TX_EVENT_FLAGS_AND_MASK) == TX_AND)
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	f003 0302 	and.w	r3, r3, #2
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d023      	beq.n	800bc20 <_tx_event_flags_set+0x70>
    {

#ifndef TX_NOT_INTERRUPTABLE

        /* Set interrupted set request flag to false.  */
        interrupted_set_request =  TX_FALSE;
 800bbd8:	2300      	movs	r3, #0
 800bbda:	673b      	str	r3, [r7, #112]	@ 0x70

        /* Determine if the suspension list is being processed by an interrupted
           set request.  */
        if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	695b      	ldr	r3, [r3, #20]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d005      	beq.n	800bbf0 <_tx_event_flags_set+0x40>
        {

            if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL)
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	691b      	ldr	r3, [r3, #16]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d101      	bne.n	800bbf0 <_tx_event_flags_set+0x40>
            {

                /* Set the interrupted set request flag.  */
                interrupted_set_request =  TX_TRUE;
 800bbec:	2301      	movs	r3, #1
 800bbee:	673b      	str	r3, [r7, #112]	@ 0x70
            }
        }

        /* Was a set request interrupted?  */
        if (interrupted_set_request == TX_TRUE)
 800bbf0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bbf2:	2b01      	cmp	r3, #1
 800bbf4:	d107      	bne.n	800bc06 <_tx_event_flags_set+0x56>
            /* A previous set operation was interrupted, we need to defer the
               event clearing until the set operation is complete.  */

            /* Remember the events to clear.  */
            group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear | ~flags_to_set;
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	6a1a      	ldr	r2, [r3, #32]
 800bbfa:	68bb      	ldr	r3, [r7, #8]
 800bbfc:	43db      	mvns	r3, r3
 800bbfe:	431a      	orrs	r2, r3
            group_ptr -> tx_event_flags_group_delayed_clear =
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	621a      	str	r2, [r3, #32]
 800bc04:	e005      	b.n	800bc12 <_tx_event_flags_set+0x62>

            /* Previous set operation was not interrupted, simply clear the
               specified flags by "ANDing" the flags into the current events
               of the group.  */
            group_ptr -> tx_event_flags_group_current =
                group_ptr -> tx_event_flags_group_current & flags_to_set;
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	689a      	ldr	r2, [r3, #8]
 800bc0a:	68bb      	ldr	r3, [r7, #8]
 800bc0c:	401a      	ands	r2, r3
            group_ptr -> tx_event_flags_group_current =
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	609a      	str	r2, [r3, #8]
 800bc12:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc16:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bc18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc1a:	f383 8810 	msr	PRIMASK, r3
}
 800bc1e:	e1d4      	b.n	800bfca <_tx_event_flags_set+0x41a>
        events_set_notify =  group_ptr -> tx_event_flags_group_set_notify;
#endif

        /* "OR" the flags into the current events of the group.  */
        group_ptr -> tx_event_flags_group_current =
            group_ptr -> tx_event_flags_group_current | flags_to_set;
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	689a      	ldr	r2, [r3, #8]
 800bc24:	68bb      	ldr	r3, [r7, #8]
 800bc26:	431a      	orrs	r2, r3
        group_ptr -> tx_event_flags_group_current =
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	609a      	str	r2, [r3, #8]

#ifndef TX_NOT_INTERRUPTABLE

        /* Determine if there are any delayed flags to clear.  */
        if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0))
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	6a1b      	ldr	r3, [r3, #32]
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d006      	beq.n	800bc42 <_tx_event_flags_set+0x92>
        {

            /* Yes, we need to neutralize the delayed clearing as well.  */
            group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear & ~flags_to_set;
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	6a1a      	ldr	r2, [r3, #32]
 800bc38:	68bb      	ldr	r3, [r7, #8]
 800bc3a:	43db      	mvns	r3, r3
 800bc3c:	401a      	ands	r2, r3
            group_ptr -> tx_event_flags_group_delayed_clear =
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	621a      	str	r2, [r3, #32]
        }
#endif

        /* Clear the preempt check flag.  */
        preempt_check =  TX_FALSE;
 800bc42:	2300      	movs	r3, #0
 800bc44:	677b      	str	r3, [r7, #116]	@ 0x74

        /* Pickup the thread suspended count.  */
        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	695b      	ldr	r3, [r3, #20]
 800bc4a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

        /* Determine if there are any threads suspended on the event flag group.  */
        if (group_ptr -> tx_event_flags_group_suspension_list != TX_NULL)
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	691b      	ldr	r3, [r3, #16]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	f000 81a6 	beq.w	800bfa4 <_tx_event_flags_set+0x3f4>
        {

            /* Determine if there is just a single thread waiting on the event
               flag group.  */
            if (suspended_count == ((UINT) 1))
 800bc58:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bc5c:	2b01      	cmp	r3, #1
 800bc5e:	d169      	bne.n	800bd34 <_tx_event_flags_set+0x184>

                /* Single thread waiting for event flags.  Bypass the multiple thread
                   logic.  */

                /* Setup thread pointer.  */
                thread_ptr =  group_ptr -> tx_event_flags_group_suspension_list;
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	691b      	ldr	r3, [r3, #16]
 800bc64:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                /* Pickup the current event flags.  */
                current_event_flags =  group_ptr -> tx_event_flags_group_current;
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	689b      	ldr	r3, [r3, #8]
 800bc6c:	67fb      	str	r3, [r7, #124]	@ 0x7c

                /* Pickup the suspend information.  */
                requested_flags =  thread_ptr -> tx_thread_suspend_info;
 800bc6e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bc72:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bc74:	66bb      	str	r3, [r7, #104]	@ 0x68

                /* Pickup the suspend option.  */
                get_option =  thread_ptr -> tx_thread_suspend_option;
 800bc76:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bc7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bc7e:	667b      	str	r3, [r7, #100]	@ 0x64

                /* Isolate the AND selection.  */
                and_request =  (get_option & TX_AND);
 800bc80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc82:	f003 0302 	and.w	r3, r3, #2
 800bc86:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Check for AND condition. All flags must be present to satisfy request.  */
                if (and_request == TX_AND)
 800bc88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bc8a:	2b02      	cmp	r3, #2
 800bc8c:	d10a      	bne.n	800bca4 <_tx_event_flags_set+0xf4>
                {

                    /* AND request is present.  */

                    /* Calculate the flags present.  */
                    flags_satisfied =  (current_event_flags & requested_flags);
 800bc8e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800bc90:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bc92:	4013      	ands	r3, r2
 800bc94:	67bb      	str	r3, [r7, #120]	@ 0x78

                    /* Determine if they satisfy the AND request.  */
                    if (flags_satisfied != requested_flags)
 800bc96:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800bc98:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bc9a:	429a      	cmp	r2, r3
 800bc9c:	d006      	beq.n	800bcac <_tx_event_flags_set+0xfc>
                    {

                        /* No, not all the requested flags are present. Clear the flags present variable.  */
                        flags_satisfied =  ((ULONG) 0);
 800bc9e:	2300      	movs	r3, #0
 800bca0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bca2:	e003      	b.n	800bcac <_tx_event_flags_set+0xfc>
                }
                else
                {

                    /* OR request is present. Simply or the requested flags and the current flags.  */
                    flags_satisfied =  (current_event_flags & requested_flags);
 800bca4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800bca6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bca8:	4013      	ands	r3, r2
 800bcaa:	67bb      	str	r3, [r7, #120]	@ 0x78
                }

                /* Determine if the request is satisfied.  */
                if (flags_satisfied != ((ULONG) 0))
 800bcac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	f000 817f 	beq.w	800bfb2 <_tx_event_flags_set+0x402>

                    /* Yes, resume the thread and apply any event flag
                       clearing.  */

                    /* Set the preempt check flag.  */
                    preempt_check =  TX_TRUE;
 800bcb4:	2301      	movs	r3, #1
 800bcb6:	677b      	str	r3, [r7, #116]	@ 0x74

                    /* Return the actual event flags that satisfied the request.  */
                    suspend_info_ptr =   TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800bcb8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bcbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bcbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    *suspend_info_ptr =  current_event_flags;
 800bcc0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bcc2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800bcc4:	601a      	str	r2, [r3, #0]

                    /* Pickup the clear bit.  */
                    clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 800bcc6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bcc8:	f003 0301 	and.w	r3, r3, #1
 800bccc:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Determine whether or not clearing needs to take place.  */
                    if (clear_request == TX_TRUE)
 800bcce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bcd0:	2b01      	cmp	r3, #1
 800bcd2:	d106      	bne.n	800bce2 <_tx_event_flags_set+0x132>
                    {

                        /* Yes, clear the flags that satisfied this request.  */
                        group_ptr -> tx_event_flags_group_current =  group_ptr -> tx_event_flags_group_current & (~requested_flags);
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	689a      	ldr	r2, [r3, #8]
 800bcd8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bcda:	43db      	mvns	r3, r3
 800bcdc:	401a      	ands	r2, r3
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	609a      	str	r2, [r3, #8]
                    }

                    /* Clear the suspension information in the event flag group.  */
                    group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	2200      	movs	r2, #0
 800bce6:	611a      	str	r2, [r3, #16]
                    group_ptr -> tx_event_flags_group_suspended_count =  TX_NO_SUSPENSIONS;
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	2200      	movs	r2, #0
 800bcec:	615a      	str	r2, [r3, #20]

                    /* Clear cleanup routine to avoid timeout.  */
                    thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800bcee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	669a      	str	r2, [r3, #104]	@ 0x68

                    /* Put return status into the thread control block.  */
                    thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800bcf6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                    /* Resume the thread!  */
                    _tx_thread_system_ni_resume(thread_ptr);
#else

                    /* Temporarily disable preemption.  */
                    _tx_thread_preempt_disable++;
 800bd00:	4ba7      	ldr	r3, [pc, #668]	@ (800bfa0 <_tx_event_flags_set+0x3f0>)
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	3301      	adds	r3, #1
 800bd06:	4aa6      	ldr	r2, [pc, #664]	@ (800bfa0 <_tx_event_flags_set+0x3f0>)
 800bd08:	6013      	str	r3, [r2, #0]
 800bd0a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bd0e:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bd10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd12:	f383 8810 	msr	PRIMASK, r3
}
 800bd16:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Resume thread.  */
                    _tx_thread_system_resume(thread_ptr);
 800bd18:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800bd1c:	f002 fa8a 	bl	800e234 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bd20:	f3ef 8310 	mrs	r3, PRIMASK
 800bd24:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800bd26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800bd28:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800bd2a:	b672      	cpsid	i
    return(int_posture);
 800bd2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c

                    /* Disable interrupts to remove the semaphore from the created list.  */
                    TX_DISABLE
 800bd2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bd32:	e13e      	b.n	800bfb2 <_tx_event_flags_set+0x402>

                /* Otherwise, the event flag requests of multiple threads must be
                   examined.  */

                /* Setup thread pointer, keep a local copy of the head pointer.  */
                suspended_list =  group_ptr -> tx_event_flags_group_suspension_list;
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	691b      	ldr	r3, [r3, #16]
 800bd38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                thread_ptr =      suspended_list;
 800bd3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bd40:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                /* Clear the suspended list head pointer to thwart manipulation of
                   the list in ISR's while we are processing here.  */
                group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	2200      	movs	r2, #0
 800bd48:	611a      	str	r2, [r3, #16]

                /* Setup the satisfied thread pointers.  */
                satisfied_list =  TX_NULL;
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                last_satisfied =  TX_NULL;
 800bd50:	2300      	movs	r3, #0
 800bd52:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

                /* Pickup the current event flags.  */
                current_event_flags =  group_ptr -> tx_event_flags_group_current;
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	689b      	ldr	r3, [r3, #8]
 800bd5a:	67fb      	str	r3, [r7, #124]	@ 0x7c

                /* Disable preemption while we process the suspended list.  */
                _tx_thread_preempt_disable++;
 800bd5c:	4b90      	ldr	r3, [pc, #576]	@ (800bfa0 <_tx_event_flags_set+0x3f0>)
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	3301      	adds	r3, #1
 800bd62:	4a8f      	ldr	r2, [pc, #572]	@ (800bfa0 <_tx_event_flags_set+0x3f0>)
 800bd64:	6013      	str	r3, [r2, #0]
 800bd66:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bd6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bd6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd6e:	f383 8810 	msr	PRIMASK, r3
}
 800bd72:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bd74:	f3ef 8310 	mrs	r3, PRIMASK
 800bd78:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800bd7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 800bd7c:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800bd7e:	b672      	cpsid	i
    return(int_posture);
 800bd80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

                    /* Restore interrupts temporarily.  */
                    TX_RESTORE

                    /* Disable interrupts again.  */
                    TX_DISABLE
 800bd82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
#endif

                    /* Determine if we need to reset the search.  */
                    if (group_ptr -> tx_event_flags_group_reset_search != TX_FALSE)
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	68db      	ldr	r3, [r3, #12]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d00f      	beq.n	800bdae <_tx_event_flags_set+0x1fe>
                    {

                        /* Clear the reset search flag.  */
                        group_ptr -> tx_event_flags_group_reset_search =  TX_FALSE;
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	2200      	movs	r2, #0
 800bd92:	60da      	str	r2, [r3, #12]

                        /* Move the thread pointer to the beginning of the search list.  */
                        thread_ptr =  suspended_list;
 800bd94:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bd98:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                        /* Reset the suspended count.  */
                        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	695b      	ldr	r3, [r3, #20]
 800bda0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                        /* Update the current events with any new ones that might
                           have been set in a nested set events call from an ISR.  */
                        current_event_flags =  current_event_flags | group_ptr -> tx_event_flags_group_current;
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	689b      	ldr	r3, [r3, #8]
 800bda8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800bdaa:	4313      	orrs	r3, r2
 800bdac:	67fb      	str	r3, [r7, #124]	@ 0x7c
                    }

                    /* Save next thread pointer.  */
                    next_thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 800bdae:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bdb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bdb4:	66fb      	str	r3, [r7, #108]	@ 0x6c

                    /* Pickup the suspend information.  */
                    requested_flags =  thread_ptr -> tx_thread_suspend_info;
 800bdb6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bdba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bdbc:	66bb      	str	r3, [r7, #104]	@ 0x68

                    /* Pickup this thread's suspension get option.  */
                    get_option =  thread_ptr -> tx_thread_suspend_option;
 800bdbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bdc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bdc6:	667b      	str	r3, [r7, #100]	@ 0x64

                    /* Isolate the AND selection.  */
                    and_request =  (get_option & TX_AND);
 800bdc8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bdca:	f003 0302 	and.w	r3, r3, #2
 800bdce:	663b      	str	r3, [r7, #96]	@ 0x60

                    /* Check for AND condition. All flags must be present to satisfy request.  */
                    if (and_request == TX_AND)
 800bdd0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bdd2:	2b02      	cmp	r3, #2
 800bdd4:	d10a      	bne.n	800bdec <_tx_event_flags_set+0x23c>
                    {

                        /* AND request is present.  */

                        /* Calculate the flags present.  */
                        flags_satisfied =  (current_event_flags & requested_flags);
 800bdd6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800bdd8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bdda:	4013      	ands	r3, r2
 800bddc:	67bb      	str	r3, [r7, #120]	@ 0x78

                        /* Determine if they satisfy the AND request.  */
                        if (flags_satisfied != requested_flags)
 800bdde:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800bde0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bde2:	429a      	cmp	r2, r3
 800bde4:	d006      	beq.n	800bdf4 <_tx_event_flags_set+0x244>
                        {

                            /* No, not all the requested flags are present. Clear the flags present variable.  */
                            flags_satisfied =  ((ULONG) 0);
 800bde6:	2300      	movs	r3, #0
 800bde8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bdea:	e003      	b.n	800bdf4 <_tx_event_flags_set+0x244>
                    }
                    else
                    {

                        /* OR request is present. Simply or the requested flags and the current flags.  */
                        flags_satisfied =  (current_event_flags & requested_flags);
 800bdec:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800bdee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bdf0:	4013      	ands	r3, r2
 800bdf2:	67bb      	str	r3, [r7, #120]	@ 0x78
                    }

                    /* Check to see if the thread had a timeout or wait abort during the event search processing.
                       If so, just set the flags satisfied to ensure the processing here removes the thread from
                       the suspension list.  */
                    if (thread_ptr -> tx_thread_state != TX_EVENT_FLAG)
 800bdf4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bdf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bdfa:	2b07      	cmp	r3, #7
 800bdfc:	d001      	beq.n	800be02 <_tx_event_flags_set+0x252>
                    {

                       /* Simply set the satisfied flags to 1 in order to remove the thread from the suspension list.  */
                        flags_satisfied =  ((ULONG) 1);
 800bdfe:	2301      	movs	r3, #1
 800be00:	67bb      	str	r3, [r7, #120]	@ 0x78
                    }

                    /* Determine if the request is satisfied.  */
                    if (flags_satisfied != ((ULONG) 0))
 800be02:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800be04:	2b00      	cmp	r3, #0
 800be06:	d06b      	beq.n	800bee0 <_tx_event_flags_set+0x330>
                    {

                        /* Yes, this request can be handled now.  */

                        /* Set the preempt check flag.  */
                        preempt_check =  TX_TRUE;
 800be08:	2301      	movs	r3, #1
 800be0a:	677b      	str	r3, [r7, #116]	@ 0x74

                        /* Determine if the thread is still suspended on the event flag group. If not, a wait
                           abort must have been done from an ISR.  */
                        if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG)
 800be0c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800be10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be12:	2b07      	cmp	r3, #7
 800be14:	d11d      	bne.n	800be52 <_tx_event_flags_set+0x2a2>
                        {

                            /* Return the actual event flags that satisfied the request.  */
                            suspend_info_ptr =   TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800be16:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800be1a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800be1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
                            *suspend_info_ptr =  current_event_flags;
 800be1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800be20:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800be22:	601a      	str	r2, [r3, #0]

                            /* Pickup the clear bit.  */
                            clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 800be24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800be26:	f003 0301 	and.w	r3, r3, #1
 800be2a:	65bb      	str	r3, [r7, #88]	@ 0x58

                            /* Determine whether or not clearing needs to take place.  */
                            if (clear_request == TX_TRUE)
 800be2c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800be2e:	2b01      	cmp	r3, #1
 800be30:	d106      	bne.n	800be40 <_tx_event_flags_set+0x290>
                            {

                                /* Yes, clear the flags that satisfied this request.  */
                                group_ptr -> tx_event_flags_group_current =  group_ptr -> tx_event_flags_group_current & ~requested_flags;
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	689a      	ldr	r2, [r3, #8]
 800be36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800be38:	43db      	mvns	r3, r3
 800be3a:	401a      	ands	r2, r3
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	609a      	str	r2, [r3, #8]
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800be40:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800be44:	2200      	movs	r2, #0
 800be46:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800be48:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800be4c:	2200      	movs	r2, #0
 800be4e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

                        /* We need to remove the thread from the suspension list and place it in the
                           expired list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (thread_ptr == thread_ptr -> tx_thread_suspended_next)
 800be52:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800be56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be58:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800be5c:	429a      	cmp	r2, r3
 800be5e:	d103      	bne.n	800be68 <_tx_event_flags_set+0x2b8>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            suspended_list =  TX_NULL;
 800be60:	2300      	movs	r3, #0
 800be62:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800be66:	e018      	b.n	800be9a <_tx_event_flags_set+0x2ea>
                        {

                            /* At least one more thread is on the same expiration list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 800be68:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800be6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be6e:	657b      	str	r3, [r7, #84]	@ 0x54
                            previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800be70:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800be74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800be76:	653b      	str	r3, [r7, #80]	@ 0x50
                            next_thread -> tx_thread_suspended_previous =  previous_thread;
 800be78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800be7a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800be7c:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =  next_thread;
 800be7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be80:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800be82:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Update the list head pointer, if removing the head of the
                               list.  */
                            if (suspended_list == thread_ptr)
 800be84:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800be88:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800be8c:	429a      	cmp	r2, r3
 800be8e:	d104      	bne.n	800be9a <_tx_event_flags_set+0x2ea>
                            {

                                /* Yes, head pointer needs to be updated.  */
                                suspended_list =  thread_ptr -> tx_thread_suspended_next;
 800be90:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800be94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be96:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            }
                        }

                        /* Decrement the suspension count.  */
                        group_ptr -> tx_event_flags_group_suspended_count--;
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	695b      	ldr	r3, [r3, #20]
 800be9e:	1e5a      	subs	r2, r3, #1
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	615a      	str	r2, [r3, #20]

                        /* Place this thread on the expired list.  */
                        if (satisfied_list == TX_NULL)
 800bea4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d10c      	bne.n	800bec6 <_tx_event_flags_set+0x316>
                        {

                            /* First thread on the satisfied list.  */
                            satisfied_list =  thread_ptr;
 800beac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800beb0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                            last_satisfied =  thread_ptr;
 800beb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800beb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

                            /* Setup initial next pointer.  */
                            thread_ptr -> tx_thread_suspended_next =  TX_NULL;
 800bebc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bec0:	2200      	movs	r2, #0
 800bec2:	671a      	str	r2, [r3, #112]	@ 0x70
 800bec4:	e00c      	b.n	800bee0 <_tx_event_flags_set+0x330>
                        {

                            /* Not the first thread on the satisfied list.  */

                            /* Link it up at the end.  */
                            last_satisfied -> tx_thread_suspended_next =  thread_ptr;
 800bec6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800beca:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800bece:	671a      	str	r2, [r3, #112]	@ 0x70
                            thread_ptr -> tx_thread_suspended_next =      TX_NULL;
 800bed0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bed4:	2200      	movs	r2, #0
 800bed6:	671a      	str	r2, [r3, #112]	@ 0x70
                            last_satisfied =                              thread_ptr;
 800bed8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bedc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                        }
                    }

                    /* Copy next thread pointer to working thread ptr.  */
                    thread_ptr =  next_thread_ptr;
 800bee0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bee2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                    /* Decrement the suspension count.  */
                    suspended_count--;
 800bee6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800beea:	3b01      	subs	r3, #1
 800beec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                } while (suspended_count != TX_NO_SUSPENSIONS);
 800bef0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	f47f af36 	bne.w	800bd66 <_tx_event_flags_set+0x1b6>

                /* Setup the group's suspension list head again.  */
                group_ptr -> tx_event_flags_group_suspension_list =  suspended_list;
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800bf00:	611a      	str	r2, [r3, #16]

#ifndef TX_NOT_INTERRUPTABLE

                /* Determine if there is any delayed event clearing to perform.  */
                if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0))
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	6a1b      	ldr	r3, [r3, #32]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d00a      	beq.n	800bf20 <_tx_event_flags_set+0x370>
                {

                    /* Perform the delayed event clearing.  */
                    group_ptr -> tx_event_flags_group_current =
                        group_ptr -> tx_event_flags_group_current & ~(group_ptr -> tx_event_flags_group_delayed_clear);
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	689a      	ldr	r2, [r3, #8]
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	6a1b      	ldr	r3, [r3, #32]
 800bf12:	43db      	mvns	r3, r3
 800bf14:	401a      	ands	r2, r3
                    group_ptr -> tx_event_flags_group_current =
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	609a      	str	r2, [r3, #8]

                    /* Clear the delayed event flag clear value.  */
                    group_ptr -> tx_event_flags_group_delayed_clear =  ((ULONG) 0);
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	2200      	movs	r2, #0
 800bf1e:	621a      	str	r2, [r3, #32]
 800bf20:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bf24:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bf26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf28:	f383 8810 	msr	PRIMASK, r3
}
 800bf2c:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Walk through the satisfied list, setup initial thread pointer. */
                thread_ptr =  satisfied_list;
 800bf2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bf32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                while(thread_ptr != TX_NULL)
 800bf36:	e01f      	b.n	800bf78 <_tx_event_flags_set+0x3c8>
                {

                    /* Get next pointer first.  */
                    next_thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 800bf38:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bf3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bf3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bf40:	f3ef 8310 	mrs	r3, PRIMASK
 800bf44:	623b      	str	r3, [r7, #32]
    return(posture);
 800bf46:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800bf48:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bf4a:	b672      	cpsid	i
    return(int_posture);
 800bf4c:	69fb      	ldr	r3, [r7, #28]

                    /* Disable interrupts.  */
                    TX_DISABLE
 800bf4e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    /* Restore interrupts.  */
                    TX_RESTORE
#else

                    /* Disable preemption again.  */
                    _tx_thread_preempt_disable++;
 800bf52:	4b13      	ldr	r3, [pc, #76]	@ (800bfa0 <_tx_event_flags_set+0x3f0>)
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	3301      	adds	r3, #1
 800bf58:	4a11      	ldr	r2, [pc, #68]	@ (800bfa0 <_tx_event_flags_set+0x3f0>)
 800bf5a:	6013      	str	r3, [r2, #0]
 800bf5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bf60:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bf62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf64:	f383 8810 	msr	PRIMASK, r3
}
 800bf68:	bf00      	nop

                    /* Restore interrupt posture.  */
                    TX_RESTORE

                    /* Resume the thread.  */
                    _tx_thread_system_resume(thread_ptr);
 800bf6a:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800bf6e:	f002 f961 	bl	800e234 <_tx_thread_system_resume>
#endif

                    /* Move next thread to current.  */
                    thread_ptr =  next_thread_ptr;
 800bf72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bf74:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                while(thread_ptr != TX_NULL)
 800bf78:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d1db      	bne.n	800bf38 <_tx_event_flags_set+0x388>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bf80:	f3ef 8310 	mrs	r3, PRIMASK
 800bf84:	61bb      	str	r3, [r7, #24]
    return(posture);
 800bf86:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800bf88:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bf8a:	b672      	cpsid	i
    return(int_posture);
 800bf8c:	697b      	ldr	r3, [r7, #20]
                }

                /* Disable interrupts.  */
                TX_DISABLE
 800bf8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                /* Release thread preemption disable.  */
                _tx_thread_preempt_disable--;
 800bf92:	4b03      	ldr	r3, [pc, #12]	@ (800bfa0 <_tx_event_flags_set+0x3f0>)
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	3b01      	subs	r3, #1
 800bf98:	4a01      	ldr	r2, [pc, #4]	@ (800bfa0 <_tx_event_flags_set+0x3f0>)
 800bf9a:	6013      	str	r3, [r2, #0]
 800bf9c:	e009      	b.n	800bfb2 <_tx_event_flags_set+0x402>
 800bf9e:	bf00      	nop
 800bfa0:	20015a74 	.word	0x20015a74
        }
        else
        {

            /* Determine if we need to set the reset search field.  */
            if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	695b      	ldr	r3, [r3, #20]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d002      	beq.n	800bfb2 <_tx_event_flags_set+0x402>
            {

                /* We interrupted a search of an event flag group suspension
                   list.  Make sure we reset the search.  */
                group_ptr -> tx_event_flags_group_reset_search =  TX_TRUE;
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	2201      	movs	r2, #1
 800bfb0:	60da      	str	r2, [r3, #12]
 800bfb2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bfb6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bfb8:	693b      	ldr	r3, [r7, #16]
 800bfba:	f383 8810 	msr	PRIMASK, r3
}
 800bfbe:	bf00      	nop
            (events_set_notify)(group_ptr);
        }
#endif

        /* Determine if a check for preemption is necessary.  */
        if (preempt_check == TX_TRUE)
 800bfc0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bfc2:	2b01      	cmp	r3, #1
 800bfc4:	d101      	bne.n	800bfca <_tx_event_flags_set+0x41a>
        {

            /* Yes, one or more threads were resumed, check for preemption.  */
            _tx_thread_system_preempt_check();
 800bfc6:	f002 f8fb 	bl	800e1c0 <_tx_thread_system_preempt_check>
        }
    }

    /* Return completion status.  */
    return(TX_SUCCESS);
 800bfca:	2300      	movs	r3, #0
}
 800bfcc:	4618      	mov	r0, r3
 800bfce:	3798      	adds	r7, #152	@ 0x98
 800bfd0:	46bd      	mov	sp, r7
 800bfd2:	bd80      	pop	{r7, pc}

0800bfd4 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 800bfd8:	f001 fec6 	bl	800dd68 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 800bfdc:	f002 fd90 	bl	800eb00 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 800bfe0:	4b12      	ldr	r3, [pc, #72]	@ (800c02c <_tx_initialize_high_level+0x58>)
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	601a      	str	r2, [r3, #0]
 800bfe6:	4b12      	ldr	r3, [pc, #72]	@ (800c030 <_tx_initialize_high_level+0x5c>)
 800bfe8:	2200      	movs	r2, #0
 800bfea:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 800bfec:	4b11      	ldr	r3, [pc, #68]	@ (800c034 <_tx_initialize_high_level+0x60>)
 800bfee:	2200      	movs	r2, #0
 800bff0:	601a      	str	r2, [r3, #0]
 800bff2:	4b11      	ldr	r3, [pc, #68]	@ (800c038 <_tx_initialize_high_level+0x64>)
 800bff4:	2200      	movs	r2, #0
 800bff6:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 800bff8:	4b10      	ldr	r3, [pc, #64]	@ (800c03c <_tx_initialize_high_level+0x68>)
 800bffa:	2200      	movs	r2, #0
 800bffc:	601a      	str	r2, [r3, #0]
 800bffe:	4b10      	ldr	r3, [pc, #64]	@ (800c040 <_tx_initialize_high_level+0x6c>)
 800c000:	2200      	movs	r2, #0
 800c002:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 800c004:	4b0f      	ldr	r3, [pc, #60]	@ (800c044 <_tx_initialize_high_level+0x70>)
 800c006:	2200      	movs	r2, #0
 800c008:	601a      	str	r2, [r3, #0]
 800c00a:	4b0f      	ldr	r3, [pc, #60]	@ (800c048 <_tx_initialize_high_level+0x74>)
 800c00c:	2200      	movs	r2, #0
 800c00e:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 800c010:	4b0e      	ldr	r3, [pc, #56]	@ (800c04c <_tx_initialize_high_level+0x78>)
 800c012:	2200      	movs	r2, #0
 800c014:	601a      	str	r2, [r3, #0]
 800c016:	4b0e      	ldr	r3, [pc, #56]	@ (800c050 <_tx_initialize_high_level+0x7c>)
 800c018:	2200      	movs	r2, #0
 800c01a:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 800c01c:	4b0d      	ldr	r3, [pc, #52]	@ (800c054 <_tx_initialize_high_level+0x80>)
 800c01e:	2200      	movs	r2, #0
 800c020:	601a      	str	r2, [r3, #0]
 800c022:	4b0d      	ldr	r3, [pc, #52]	@ (800c058 <_tx_initialize_high_level+0x84>)
 800c024:	2200      	movs	r2, #0
 800c026:	601a      	str	r2, [r3, #0]
#endif
}
 800c028:	bf00      	nop
 800c02a:	bd80      	pop	{r7, pc}
 800c02c:	200159a4 	.word	0x200159a4
 800c030:	200159a8 	.word	0x200159a8
 800c034:	200159ac 	.word	0x200159ac
 800c038:	200159b0 	.word	0x200159b0
 800c03c:	200159b4 	.word	0x200159b4
 800c040:	200159b8 	.word	0x200159b8
 800c044:	200159c4 	.word	0x200159c4
 800c048:	200159c8 	.word	0x200159c8
 800c04c:	200159cc 	.word	0x200159cc
 800c050:	200159d0 	.word	0x200159d0
 800c054:	200159bc 	.word	0x200159bc
 800c058:	200159c0 	.word	0x200159c0

0800c05c <_tx_initialize_kernel_enter>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 800c060:	4b10      	ldr	r3, [pc, #64]	@ (800c0a4 <_tx_initialize_kernel_enter+0x48>)
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 800c068:	d00c      	beq.n	800c084 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800c06a:	4b0e      	ldr	r3, [pc, #56]	@ (800c0a4 <_tx_initialize_kernel_enter+0x48>)
 800c06c:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800c070:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 800c072:	f7f4 f8cd 	bl	8000210 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 800c076:	f7ff ffad 	bl	800bfd4 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 800c07a:	4b0b      	ldr	r3, [pc, #44]	@ (800c0a8 <_tx_initialize_kernel_enter+0x4c>)
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	3301      	adds	r3, #1
 800c080:	4a09      	ldr	r2, [pc, #36]	@ (800c0a8 <_tx_initialize_kernel_enter+0x4c>)
 800c082:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800c084:	4b07      	ldr	r3, [pc, #28]	@ (800c0a4 <_tx_initialize_kernel_enter+0x48>)
 800c086:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800c08a:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 800c08c:	4b07      	ldr	r3, [pc, #28]	@ (800c0ac <_tx_initialize_kernel_enter+0x50>)
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	4618      	mov	r0, r3
 800c092:	f7f5 f87b 	bl	800118c <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 800c096:	4b03      	ldr	r3, [pc, #12]	@ (800c0a4 <_tx_initialize_kernel_enter+0x48>)
 800c098:	2200      	movs	r2, #0
 800c09a:	601a      	str	r2, [r3, #0]

    /* Call any port specific pre-scheduler processing.  */
    TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 800c09c:	f7f4 f900 	bl	80002a0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800c0a0:	bf00      	nop
 800c0a2:	bd80      	pop	{r7, pc}
 800c0a4:	2000000c 	.word	0x2000000c
 800c0a8:	20015a74 	.word	0x20015a74
 800c0ac:	200159d4 	.word	0x200159d4

0800c0b0 <_tx_mutex_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b08e      	sub	sp, #56	@ 0x38
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
 800c0b8:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c0ba:	f3ef 8310 	mrs	r3, PRIMASK
 800c0be:	623b      	str	r3, [r7, #32]
    return(posture);
 800c0c0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c0c2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c0c4:	b672      	cpsid	i
    return(int_posture);
 800c0c6:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the mutex.  */
    TX_DISABLE
 800c0c8:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_mutex_cleanup))
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c0ce:	4a33      	ldr	r2, [pc, #204]	@ (800c19c <_tx_mutex_cleanup+0xec>)
 800c0d0:	4293      	cmp	r3, r2
 800c0d2:	d158      	bne.n	800c186 <_tx_mutex_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c0da:	683a      	ldr	r2, [r7, #0]
 800c0dc:	429a      	cmp	r2, r3
 800c0de:	d152      	bne.n	800c186 <_tx_mutex_cleanup+0xd6>
        {

            /* Setup pointer to mutex control block.  */
            mutex_ptr =  TX_VOID_TO_MUTEX_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c0e4:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL mutex pointer.  */
            if (mutex_ptr != TX_NULL)
 800c0e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d04c      	beq.n	800c186 <_tx_mutex_cleanup+0xd6>
            {

                /* Determine if the mutex ID is valid.  */
                if (mutex_ptr -> tx_mutex_id == TX_MUTEX_ID)
 800c0ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	4a2b      	ldr	r2, [pc, #172]	@ (800c1a0 <_tx_mutex_cleanup+0xf0>)
 800c0f2:	4293      	cmp	r3, r2
 800c0f4:	d147      	bne.n	800c186 <_tx_mutex_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 800c0f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0f8:	69db      	ldr	r3, [r3, #28]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d043      	beq.n	800c186 <_tx_mutex_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	2200      	movs	r2, #0
 800c102:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        mutex_ptr -> tx_mutex_suspended_count--;
 800c104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c106:	69db      	ldr	r3, [r3, #28]
 800c108:	1e5a      	subs	r2, r3, #1
 800c10a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c10c:	61da      	str	r2, [r3, #28]

                        /* Pickup the suspended count.  */
                        suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800c10e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c110:	69db      	ldr	r3, [r3, #28]
 800c112:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800c114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c116:	2b00      	cmp	r3, #0
 800c118:	d103      	bne.n	800c122 <_tx_mutex_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 800c11a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c11c:	2200      	movs	r2, #0
 800c11e:	619a      	str	r2, [r3, #24]
 800c120:	e013      	b.n	800c14a <_tx_mutex_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c126:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c12c:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800c12e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c130:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c132:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800c134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c136:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c138:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr)
 800c13a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c13c:	699b      	ldr	r3, [r3, #24]
 800c13e:	687a      	ldr	r2, [r7, #4]
 800c140:	429a      	cmp	r2, r3
 800c142:	d102      	bne.n	800c14a <_tx_mutex_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =         next_thread;
 800c144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c146:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c148:	619a      	str	r2, [r3, #24]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_MUTEX_SUSP)
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c14e:	2b0d      	cmp	r3, #13
 800c150:	d119      	bne.n	800c186 <_tx_mutex_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            mutex_ptr -> tx_mutex_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NOT_AVAILABLE;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	221d      	movs	r2, #29
 800c156:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800c15a:	4b12      	ldr	r3, [pc, #72]	@ (800c1a4 <_tx_mutex_cleanup+0xf4>)
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	3301      	adds	r3, #1
 800c160:	4a10      	ldr	r2, [pc, #64]	@ (800c1a4 <_tx_mutex_cleanup+0xf4>)
 800c162:	6013      	str	r3, [r2, #0]
 800c164:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c166:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c168:	693b      	ldr	r3, [r7, #16]
 800c16a:	f383 8810 	msr	PRIMASK, r3
}
 800c16e:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800c170:	6878      	ldr	r0, [r7, #4]
 800c172:	f002 f85f 	bl	800e234 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c176:	f3ef 8310 	mrs	r3, PRIMASK
 800c17a:	61bb      	str	r3, [r7, #24]
    return(posture);
 800c17c:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800c17e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c180:	b672      	cpsid	i
    return(int_posture);
 800c182:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800c184:	637b      	str	r3, [r7, #52]	@ 0x34
 800c186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c188:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	f383 8810 	msr	PRIMASK, r3
}
 800c190:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800c192:	bf00      	nop
 800c194:	3738      	adds	r7, #56	@ 0x38
 800c196:	46bd      	mov	sp, r7
 800c198:	bd80      	pop	{r7, pc}
 800c19a:	bf00      	nop
 800c19c:	0800c0b1 	.word	0x0800c0b1
 800c1a0:	4d555445 	.word	0x4d555445
 800c1a4:	20015a74 	.word	0x20015a74

0800c1a8 <_tx_mutex_thread_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_thread_release(TX_THREAD  *thread_ptr)
{
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b08a      	sub	sp, #40	@ 0x28
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c1b0:	f3ef 8310 	mrs	r3, PRIMASK
 800c1b4:	61fb      	str	r3, [r7, #28]
    return(posture);
 800c1b6:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800c1b8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c1ba:	b672      	cpsid	i
    return(int_posture);
 800c1bc:	69bb      	ldr	r3, [r7, #24]
UINT        status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 800c1be:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800c1c0:	4b1a      	ldr	r3, [pc, #104]	@ (800c22c <_tx_mutex_thread_release+0x84>)
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	3301      	adds	r3, #1
 800c1c6:	4a19      	ldr	r2, [pc, #100]	@ (800c22c <_tx_mutex_thread_release+0x84>)
 800c1c8:	6013      	str	r3, [r2, #0]
    /* Loop to look at all the mutexes.  */
    do
    {

        /* Pickup the mutex head pointer.  */
        mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c1d0:	623b      	str	r3, [r7, #32]

        /* Determine if there is a mutex.  */
        if (mutex_ptr != TX_NULL)
 800c1d2:	6a3b      	ldr	r3, [r7, #32]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d017      	beq.n	800c208 <_tx_mutex_thread_release+0x60>
        {

            /* Yes, set the ownership count to 1.  */
            mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 800c1d8:	6a3b      	ldr	r3, [r7, #32]
 800c1da:	2201      	movs	r2, #1
 800c1dc:	609a      	str	r2, [r3, #8]
 800c1de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1e0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	f383 8810 	msr	PRIMASK, r3
}
 800c1e8:	bf00      	nop
            do
            {
                status =  _tx_mutex_put(mutex_ptr);
            } while (status != TX_SUCCESS);
#else
            _tx_mutex_put(mutex_ptr);
 800c1ea:	6a38      	ldr	r0, [r7, #32]
 800c1ec:	f000 fb9c 	bl	800c928 <_tx_mutex_put>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c1f0:	f3ef 8310 	mrs	r3, PRIMASK
 800c1f4:	617b      	str	r3, [r7, #20]
    return(posture);
 800c1f6:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800c1f8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c1fa:	b672      	cpsid	i
    return(int_posture);
 800c1fc:	693b      	ldr	r3, [r7, #16]
#endif

            /* Disable interrupts.  */
            TX_DISABLE
 800c1fe:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Move to the next mutex.  */
            mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c206:	623b      	str	r3, [r7, #32]
        }
    } while (mutex_ptr != TX_NULL);
 800c208:	6a3b      	ldr	r3, [r7, #32]
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d1dd      	bne.n	800c1ca <_tx_mutex_thread_release+0x22>

    /* Restore preemption.  */
    _tx_thread_preempt_disable--;
 800c20e:	4b07      	ldr	r3, [pc, #28]	@ (800c22c <_tx_mutex_thread_release+0x84>)
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	3b01      	subs	r3, #1
 800c214:	4a05      	ldr	r2, [pc, #20]	@ (800c22c <_tx_mutex_thread_release+0x84>)
 800c216:	6013      	str	r3, [r2, #0]
 800c218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c21a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c21c:	68bb      	ldr	r3, [r7, #8]
 800c21e:	f383 8810 	msr	PRIMASK, r3
}
 800c222:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE
}
 800c224:	bf00      	nop
 800c226:	3728      	adds	r7, #40	@ 0x28
 800c228:	46bd      	mov	sp, r7
 800c22a:	bd80      	pop	{r7, pc}
 800c22c:	20015a74 	.word	0x20015a74

0800c230 <_tx_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit)
{
 800c230:	b580      	push	{r7, lr}
 800c232:	b08a      	sub	sp, #40	@ 0x28
 800c234:	af00      	add	r7, sp, #0
 800c236:	60f8      	str	r0, [r7, #12]
 800c238:	60b9      	str	r1, [r7, #8]
 800c23a:	607a      	str	r2, [r7, #4]
TX_MUTEX        *next_mutex;
TX_MUTEX        *previous_mutex;


    /* Initialize mutex control block to all zeros.  */
    TX_MEMSET(mutex_ptr, 0, (sizeof(TX_MUTEX)));
 800c23c:	2234      	movs	r2, #52	@ 0x34
 800c23e:	2100      	movs	r1, #0
 800c240:	68f8      	ldr	r0, [r7, #12]
 800c242:	f00d fe7f 	bl	8019f44 <memset>

    /* Setup the basic mutex fields.  */
    mutex_ptr -> tx_mutex_name =             name_ptr;
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	68ba      	ldr	r2, [r7, #8]
 800c24a:	605a      	str	r2, [r3, #4]
    mutex_ptr -> tx_mutex_inherit =          inherit;
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	687a      	ldr	r2, [r7, #4]
 800c250:	611a      	str	r2, [r3, #16]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c252:	f3ef 8310 	mrs	r3, PRIMASK
 800c256:	61bb      	str	r3, [r7, #24]
    return(posture);
 800c258:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800c25a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c25c:	b672      	cpsid	i
    return(int_posture);
 800c25e:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the mutex on the created list.  */
    TX_DISABLE
 800c260:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the mutex ID to make it valid.  */
    mutex_ptr -> tx_mutex_id =  TX_MUTEX_ID;
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	4a1a      	ldr	r2, [pc, #104]	@ (800c2d0 <_tx_mutex_create+0xa0>)
 800c266:	601a      	str	r2, [r3, #0]

    /* Setup the thread mutex release function pointer.  */
    _tx_thread_mutex_release =  &(_tx_mutex_thread_release);
 800c268:	4b1a      	ldr	r3, [pc, #104]	@ (800c2d4 <_tx_mutex_create+0xa4>)
 800c26a:	4a1b      	ldr	r2, [pc, #108]	@ (800c2d8 <_tx_mutex_create+0xa8>)
 800c26c:	601a      	str	r2, [r3, #0]

    /* Place the mutex on the list of created mutexes.  First,
       check for an empty list.  */
    if (_tx_mutex_created_count == TX_EMPTY)
 800c26e:	4b1b      	ldr	r3, [pc, #108]	@ (800c2dc <_tx_mutex_create+0xac>)
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d109      	bne.n	800c28a <_tx_mutex_create+0x5a>
    {

        /* The created mutex list is empty.  Add mutex to empty list.  */
        _tx_mutex_created_ptr =                   mutex_ptr;
 800c276:	4a1a      	ldr	r2, [pc, #104]	@ (800c2e0 <_tx_mutex_create+0xb0>)
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	6013      	str	r3, [r2, #0]
        mutex_ptr -> tx_mutex_created_next =      mutex_ptr;
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	68fa      	ldr	r2, [r7, #12]
 800c280:	621a      	str	r2, [r3, #32]
        mutex_ptr -> tx_mutex_created_previous =  mutex_ptr;
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	68fa      	ldr	r2, [r7, #12]
 800c286:	625a      	str	r2, [r3, #36]	@ 0x24
 800c288:	e011      	b.n	800c2ae <_tx_mutex_create+0x7e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_mutex =      _tx_mutex_created_ptr;
 800c28a:	4b15      	ldr	r3, [pc, #84]	@ (800c2e0 <_tx_mutex_create+0xb0>)
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	623b      	str	r3, [r7, #32]
        previous_mutex =  next_mutex -> tx_mutex_created_previous;
 800c290:	6a3b      	ldr	r3, [r7, #32]
 800c292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c294:	61fb      	str	r3, [r7, #28]

        /* Place the new mutex in the list.  */
        next_mutex -> tx_mutex_created_previous =  mutex_ptr;
 800c296:	6a3b      	ldr	r3, [r7, #32]
 800c298:	68fa      	ldr	r2, [r7, #12]
 800c29a:	625a      	str	r2, [r3, #36]	@ 0x24
        previous_mutex -> tx_mutex_created_next =  mutex_ptr;
 800c29c:	69fb      	ldr	r3, [r7, #28]
 800c29e:	68fa      	ldr	r2, [r7, #12]
 800c2a0:	621a      	str	r2, [r3, #32]

        /* Setup this mutex's next and previous created links.  */
        mutex_ptr -> tx_mutex_created_previous =  previous_mutex;
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	69fa      	ldr	r2, [r7, #28]
 800c2a6:	625a      	str	r2, [r3, #36]	@ 0x24
        mutex_ptr -> tx_mutex_created_next =      next_mutex;
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	6a3a      	ldr	r2, [r7, #32]
 800c2ac:	621a      	str	r2, [r3, #32]
    }

    /* Increment the ownership count.  */
    _tx_mutex_created_count++;
 800c2ae:	4b0b      	ldr	r3, [pc, #44]	@ (800c2dc <_tx_mutex_create+0xac>)
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	3301      	adds	r3, #1
 800c2b4:	4a09      	ldr	r2, [pc, #36]	@ (800c2dc <_tx_mutex_create+0xac>)
 800c2b6:	6013      	str	r3, [r2, #0]
 800c2b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2ba:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c2bc:	693b      	ldr	r3, [r7, #16]
 800c2be:	f383 8810 	msr	PRIMASK, r3
}
 800c2c2:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800c2c4:	2300      	movs	r3, #0
}
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	3728      	adds	r7, #40	@ 0x28
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	bd80      	pop	{r7, pc}
 800c2ce:	bf00      	nop
 800c2d0:	4d555445 	.word	0x4d555445
 800c2d4:	20015a78 	.word	0x20015a78
 800c2d8:	0800c1a9 	.word	0x0800c1a9
 800c2dc:	200159c0 	.word	0x200159c0
 800c2e0:	200159bc 	.word	0x200159bc

0800c2e4 <_tx_mutex_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_delete(TX_MUTEX *mutex_ptr)
{
 800c2e4:	b580      	push	{r7, lr}
 800c2e6:	b096      	sub	sp, #88	@ 0x58
 800c2e8:	af00      	add	r7, sp, #0
 800c2ea:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c2ec:	f3ef 8310 	mrs	r3, PRIMASK
 800c2f0:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800c2f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800c2f4:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800c2f6:	b672      	cpsid	i
    return(int_posture);
 800c2f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
#ifdef TX_MISRA_ENABLE
UINT            status;
#endif

    /* Disable interrupts to remove the mutex from the created list.  */
    TX_DISABLE
 800c2fa:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Log this kernel call.  */
    TX_EL_MUTEX_DELETE_INSERT

    /* Clear the mutex ID to make it invalid.  */
    mutex_ptr -> tx_mutex_id =  TX_CLEAR_ID;
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	2200      	movs	r2, #0
 800c300:	601a      	str	r2, [r3, #0]

    /* Decrement the created count.  */
    _tx_mutex_created_count--;
 800c302:	4b4a      	ldr	r3, [pc, #296]	@ (800c42c <_tx_mutex_delete+0x148>)
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	3b01      	subs	r3, #1
 800c308:	4a48      	ldr	r2, [pc, #288]	@ (800c42c <_tx_mutex_delete+0x148>)
 800c30a:	6013      	str	r3, [r2, #0]

    /* See if the mutex is the only one on the list.  */
    if (_tx_mutex_created_count == TX_EMPTY)
 800c30c:	4b47      	ldr	r3, [pc, #284]	@ (800c42c <_tx_mutex_delete+0x148>)
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	2b00      	cmp	r3, #0
 800c312:	d103      	bne.n	800c31c <_tx_mutex_delete+0x38>
    {

        /* Only created mutex, just set the created list to NULL.  */
        _tx_mutex_created_ptr =  TX_NULL;
 800c314:	4b46      	ldr	r3, [pc, #280]	@ (800c430 <_tx_mutex_delete+0x14c>)
 800c316:	2200      	movs	r2, #0
 800c318:	601a      	str	r2, [r3, #0]
 800c31a:	e013      	b.n	800c344 <_tx_mutex_delete+0x60>
    }
    else
    {

        /* Link-up the neighbors.  */
        next_mutex =                               mutex_ptr -> tx_mutex_created_next;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	6a1b      	ldr	r3, [r3, #32]
 800c320:	64bb      	str	r3, [r7, #72]	@ 0x48
        previous_mutex =                           mutex_ptr -> tx_mutex_created_previous;
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c326:	647b      	str	r3, [r7, #68]	@ 0x44
        next_mutex -> tx_mutex_created_previous =  previous_mutex;
 800c328:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c32a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c32c:	625a      	str	r2, [r3, #36]	@ 0x24
        previous_mutex -> tx_mutex_created_next =  next_mutex;
 800c32e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c330:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c332:	621a      	str	r2, [r3, #32]

        /* See if we have to update the created list head pointer.  */
        if (_tx_mutex_created_ptr == mutex_ptr)
 800c334:	4b3e      	ldr	r3, [pc, #248]	@ (800c430 <_tx_mutex_delete+0x14c>)
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	687a      	ldr	r2, [r7, #4]
 800c33a:	429a      	cmp	r2, r3
 800c33c:	d102      	bne.n	800c344 <_tx_mutex_delete+0x60>
        {

            /* Yes, move the head pointer to the next link. */
            _tx_mutex_created_ptr =  next_mutex;
 800c33e:	4a3c      	ldr	r2, [pc, #240]	@ (800c430 <_tx_mutex_delete+0x14c>)
 800c340:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c342:	6013      	str	r3, [r2, #0]
        }
    }

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800c344:	4b3b      	ldr	r3, [pc, #236]	@ (800c434 <_tx_mutex_delete+0x150>)
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	3301      	adds	r3, #1
 800c34a:	4a3a      	ldr	r2, [pc, #232]	@ (800c434 <_tx_mutex_delete+0x150>)
 800c34c:	6013      	str	r3, [r2, #0]

    /* Pickup the suspension information.  */
    thread_ptr =                             mutex_ptr -> tx_mutex_suspension_list;
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	699b      	ldr	r3, [r3, #24]
 800c352:	653b      	str	r3, [r7, #80]	@ 0x50
    mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2200      	movs	r2, #0
 800c358:	619a      	str	r2, [r3, #24]
    suspended_count =                        mutex_ptr -> tx_mutex_suspended_count;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	69db      	ldr	r3, [r3, #28]
 800c35e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    mutex_ptr -> tx_mutex_suspended_count =  TX_NO_SUSPENSIONS;
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	2200      	movs	r2, #0
 800c364:	61da      	str	r2, [r3, #28]


    /* Determine if the mutex is currently on a thread's ownership list.  */

    /* Setup pointer to owner of mutex.  */
    owner_thread =  mutex_ptr -> tx_mutex_owner;
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	68db      	ldr	r3, [r3, #12]
 800c36a:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Determine if there is a valid thread pointer.  */
    if (owner_thread != TX_NULL)
 800c36c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d013      	beq.n	800c39a <_tx_mutex_delete+0xb6>
    {

        /* Yes, remove this mutex from the owned list.  */

        /* Set the ownership count to 1.  */
        mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	2201      	movs	r2, #1
 800c376:	609a      	str	r2, [r3, #8]
 800c378:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c37a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c37c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c37e:	f383 8810 	msr	PRIMASK, r3
}
 800c382:	bf00      	nop
        do
        {
            status =  _tx_mutex_put(mutex_ptr);
        } while (status != TX_SUCCESS);
#else
        _tx_mutex_put(mutex_ptr);
 800c384:	6878      	ldr	r0, [r7, #4]
 800c386:	f000 facf 	bl	800c928 <_tx_mutex_put>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c38a:	f3ef 8310 	mrs	r3, PRIMASK
 800c38e:	633b      	str	r3, [r7, #48]	@ 0x30
    return(posture);
 800c390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    int_posture = __get_interrupt_posture();
 800c392:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("CPSID i" : : : "memory");
 800c394:	b672      	cpsid	i
    return(int_posture);
 800c396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
#endif

        /* Disable interrupts.  */
        TX_DISABLE
 800c398:	657b      	str	r3, [r7, #84]	@ 0x54
 800c39a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c39c:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c39e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3a0:	f383 8810 	msr	PRIMASK, r3
}
 800c3a4:	bf00      	nop
    /* Restore interrupts.  */
    TX_RESTORE

    /* Walk through the mutex list to resume any and all threads suspended
       on this mutex.  */
    while (suspended_count != ((ULONG) 0))
 800c3a6:	e024      	b.n	800c3f2 <_tx_mutex_delete+0x10e>
    {

        /* Decrement the suspension count.  */
        suspended_count--;
 800c3a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3aa:	3b01      	subs	r3, #1
 800c3ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c3ae:	f3ef 8310 	mrs	r3, PRIMASK
 800c3b2:	61fb      	str	r3, [r7, #28]
    return(posture);
 800c3b4:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800c3b6:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c3b8:	b672      	cpsid	i
    return(int_posture);
 800c3ba:	69bb      	ldr	r3, [r7, #24]

        /* Lockout interrupts.  */
        TX_DISABLE
 800c3bc:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Clear the cleanup pointer, this prevents the timeout from doing
           anything.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800c3be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Set the return status in the thread to TX_DELETED.  */
        thread_ptr -> tx_thread_suspend_status =  TX_DELETED;
 800c3c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c3c6:	2201      	movs	r2, #1
 800c3c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Move the thread pointer ahead.  */
        next_thread =  thread_ptr -> tx_thread_suspended_next;
 800c3cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c3ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c3d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption again.  */
        _tx_thread_preempt_disable++;
 800c3d2:	4b18      	ldr	r3, [pc, #96]	@ (800c434 <_tx_mutex_delete+0x150>)
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	3301      	adds	r3, #1
 800c3d8:	4a16      	ldr	r2, [pc, #88]	@ (800c434 <_tx_mutex_delete+0x150>)
 800c3da:	6013      	str	r3, [r2, #0]
 800c3dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c3de:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c3e0:	6a3b      	ldr	r3, [r7, #32]
 800c3e2:	f383 8810 	msr	PRIMASK, r3
}
 800c3e6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 800c3e8:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c3ea:	f001 ff23 	bl	800e234 <_tx_thread_system_resume>
#endif

        /* Move to next thread.  */
        thread_ptr =  next_thread;
 800c3ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3f0:	653b      	str	r3, [r7, #80]	@ 0x50
    while (suspended_count != ((ULONG) 0))
 800c3f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d1d7      	bne.n	800c3a8 <_tx_mutex_delete+0xc4>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c3f8:	f3ef 8310 	mrs	r3, PRIMASK
 800c3fc:	613b      	str	r3, [r7, #16]
    return(posture);
 800c3fe:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 800c400:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c402:	b672      	cpsid	i
    return(int_posture);
 800c404:	68fb      	ldr	r3, [r7, #12]

    /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h.  */
    TX_MUTEX_DELETE_PORT_COMPLETION(mutex_ptr)

    /* Disable interrupts.  */
    TX_DISABLE
 800c406:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Release previous preempt disable.  */
    _tx_thread_preempt_disable--;
 800c408:	4b0a      	ldr	r3, [pc, #40]	@ (800c434 <_tx_mutex_delete+0x150>)
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	3b01      	subs	r3, #1
 800c40e:	4a09      	ldr	r2, [pc, #36]	@ (800c434 <_tx_mutex_delete+0x150>)
 800c410:	6013      	str	r3, [r2, #0]
 800c412:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c414:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c416:	697b      	ldr	r3, [r7, #20]
 800c418:	f383 8810 	msr	PRIMASK, r3
}
 800c41c:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 800c41e:	f001 fecf 	bl	800e1c0 <_tx_thread_system_preempt_check>

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800c422:	2300      	movs	r3, #0
}
 800c424:	4618      	mov	r0, r3
 800c426:	3758      	adds	r7, #88	@ 0x58
 800c428:	46bd      	mov	sp, r7
 800c42a:	bd80      	pop	{r7, pc}
 800c42c:	200159c0 	.word	0x200159c0
 800c430:	200159bc 	.word	0x200159bc
 800c434:	20015a74 	.word	0x20015a74

0800c438 <_tx_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 800c438:	b580      	push	{r7, lr}
 800c43a:	b092      	sub	sp, #72	@ 0x48
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]
 800c440:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c442:	f3ef 8310 	mrs	r3, PRIMASK
 800c446:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800c448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800c44a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c44c:	b672      	cpsid	i
    return(int_posture);
 800c44e:	6a3b      	ldr	r3, [r7, #32]
TX_THREAD       *previous_thread;
UINT            status;


    /* Disable interrupts to get an instance from the mutex.  */
    TX_DISABLE
 800c450:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Log this kernel call.  */
    TX_EL_MUTEX_GET_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800c452:	4b7a      	ldr	r3, [pc, #488]	@ (800c63c <_tx_mutex_get+0x204>)
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Determine if this mutex is available.  */
    if (mutex_ptr -> tx_mutex_ownership_count == ((UINT) 0))
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	689b      	ldr	r3, [r3, #8]
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d144      	bne.n	800c4ea <_tx_mutex_get+0xb2>
    {

        /* Set the ownership count to 1.  */
        mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	2201      	movs	r2, #1
 800c464:	609a      	str	r2, [r3, #8]

        /* Remember that the calling thread owns the mutex.  */
        mutex_ptr -> tx_mutex_owner =  thread_ptr;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c46a:	60da      	str	r2, [r3, #12]

        /* Determine if the thread pointer is valid.  */
        if (thread_ptr != TX_NULL)
 800c46c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d032      	beq.n	800c4d8 <_tx_mutex_get+0xa0>
        {

            /* Determine if priority inheritance is required.  */
            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	691b      	ldr	r3, [r3, #16]
 800c476:	2b01      	cmp	r3, #1
 800c478:	d106      	bne.n	800c488 <_tx_mutex_get+0x50>
            {

                /* Remember the current priority of thread.  */
                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 800c47a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c47c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	615a      	str	r2, [r3, #20]

                /* Setup the highest priority waiting thread.  */
                mutex_ptr -> tx_mutex_highest_priority_waiting =  ((UINT) TX_MAX_PRIORITIES);
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	2220      	movs	r2, #32
 800c486:	629a      	str	r2, [r3, #40]	@ 0x28
            }

            /* Pickup next mutex pointer, which is the head of the list.  */
            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 800c488:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c48a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c48e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
            if (next_mutex != TX_NULL)
 800c490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c492:	2b00      	cmp	r3, #0
 800c494:	d00f      	beq.n	800c4b6 <_tx_mutex_get+0x7e>
            {

                /* Non-empty list. Link up the mutex.  */

                /* Pickup the next and previous mutex pointer.  */
                previous_mutex =  next_mutex -> tx_mutex_owned_previous;
 800c496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c49a:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Place the owned mutex in the list.  */
                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 800c49c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c49e:	687a      	ldr	r2, [r7, #4]
 800c4a0:	631a      	str	r2, [r3, #48]	@ 0x30
                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 800c4a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4a4:	687a      	ldr	r2, [r7, #4]
 800c4a6:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Setup this mutex's next and previous created links.  */
                mutex_ptr -> tx_mutex_owned_previous =  previous_mutex;
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c4ac:	631a      	str	r2, [r3, #48]	@ 0x30
                mutex_ptr -> tx_mutex_owned_next =      next_mutex;
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c4b2:	62da      	str	r2, [r3, #44]	@ 0x2c
 800c4b4:	e009      	b.n	800c4ca <_tx_mutex_get+0x92>
            }
            else
            {

                /* The owned mutex list is empty.  Add mutex to empty list.  */
                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 800c4b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4b8:	687a      	ldr	r2, [r7, #4]
 800c4ba:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	687a      	ldr	r2, [r7, #4]
 800c4c2:	62da      	str	r2, [r3, #44]	@ 0x2c
                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	687a      	ldr	r2, [r7, #4]
 800c4c8:	631a      	str	r2, [r3, #48]	@ 0x30
            }

            /* Increment the number of mutexes owned counter.  */
            thread_ptr -> tx_thread_owned_mutex_count++;
 800c4ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4cc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c4d0:	1c5a      	adds	r2, r3, #1
 800c4d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c4d4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800c4d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c4da:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c4dc:	69fb      	ldr	r3, [r7, #28]
 800c4de:	f383 8810 	msr	PRIMASK, r3
}
 800c4e2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	647b      	str	r3, [r7, #68]	@ 0x44
 800c4e8:	e0a2      	b.n	800c630 <_tx_mutex_get+0x1f8>
    }

    /* Otherwise, see if the owning thread is trying to obtain the same mutex.  */
    else if (mutex_ptr -> tx_mutex_owner == thread_ptr)
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	68db      	ldr	r3, [r3, #12]
 800c4ee:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c4f0:	429a      	cmp	r2, r3
 800c4f2:	d10d      	bne.n	800c510 <_tx_mutex_get+0xd8>
    {

        /* The owning thread is requesting the mutex again, just
           increment the ownership count.  */
        mutex_ptr -> tx_mutex_ownership_count++;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	689b      	ldr	r3, [r3, #8]
 800c4f8:	1c5a      	adds	r2, r3, #1
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	609a      	str	r2, [r3, #8]
 800c4fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c500:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c502:	69bb      	ldr	r3, [r7, #24]
 800c504:	f383 8810 	msr	PRIMASK, r3
}
 800c508:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 800c50a:	2300      	movs	r3, #0
 800c50c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c50e:	e08f      	b.n	800c630 <_tx_mutex_get+0x1f8>
    }
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 800c510:	683b      	ldr	r3, [r7, #0]
 800c512:	2b00      	cmp	r3, #0
 800c514:	f000 8084 	beq.w	800c620 <_tx_mutex_get+0x1e8>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800c518:	4b49      	ldr	r3, [pc, #292]	@ (800c640 <_tx_mutex_get+0x208>)
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d008      	beq.n	800c532 <_tx_mutex_get+0xfa>
 800c520:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c522:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c524:	697b      	ldr	r3, [r7, #20]
 800c526:	f383 8810 	msr	PRIMASK, r3
}
 800c52a:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NOT_AVAILABLE;
 800c52c:	231d      	movs	r3, #29
 800c52e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c530:	e07e      	b.n	800c630 <_tx_mutex_get+0x1f8>
            {

                /* Prepare for suspension of this thread.  */

                /* Pickup the mutex owner.  */
                mutex_owner =  mutex_ptr -> tx_mutex_owner;
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	68db      	ldr	r3, [r3, #12]
 800c536:	63bb      	str	r3, [r7, #56]	@ 0x38
#endif
                }
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_mutex_cleanup);
 800c538:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c53a:	4a42      	ldr	r2, [pc, #264]	@ (800c644 <_tx_mutex_get+0x20c>)
 800c53c:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this mutex control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) mutex_ptr;
 800c53e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c540:	687a      	ldr	r2, [r7, #4]
 800c542:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800c544:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c546:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c54a:	1c5a      	adds	r2, r3, #1
 800c54c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c54e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Setup suspension list.  */
                if (mutex_ptr -> tx_mutex_suspended_count == TX_NO_SUSPENSIONS)
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	69db      	ldr	r3, [r3, #28]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d109      	bne.n	800c56e <_tx_mutex_get+0x136>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    mutex_ptr -> tx_mutex_suspension_list =         thread_ptr;
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c55e:	619a      	str	r2, [r3, #24]
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800c560:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c562:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c564:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800c566:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c568:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c56a:	675a      	str	r2, [r3, #116]	@ 0x74
 800c56c:	e011      	b.n	800c592 <_tx_mutex_get+0x15a>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   mutex_ptr -> tx_mutex_suspension_list;
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	699b      	ldr	r3, [r3, #24]
 800c572:	637b      	str	r3, [r7, #52]	@ 0x34
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800c574:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c576:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c578:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800c57a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c57c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c57e:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800c580:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c582:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c584:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800c586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c588:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c58a:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800c58c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c58e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c590:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the suspension count.  */
                mutex_ptr -> tx_mutex_suspended_count++;
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	69db      	ldr	r3, [r3, #28]
 800c596:	1c5a      	adds	r2, r3, #1
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	61da      	str	r2, [r3, #28]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_MUTEX_SUSP;
 800c59c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c59e:	220d      	movs	r2, #13
 800c5a0:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800c5a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5a4:	2201      	movs	r2, #1
 800c5a6:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800c5a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5aa:	683a      	ldr	r2, [r7, #0]
 800c5ac:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800c5ae:	4b24      	ldr	r3, [pc, #144]	@ (800c640 <_tx_mutex_get+0x208>)
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	3301      	adds	r3, #1
 800c5b4:	4a22      	ldr	r2, [pc, #136]	@ (800c640 <_tx_mutex_get+0x208>)
 800c5b6:	6013      	str	r3, [r2, #0]
 800c5b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5ba:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c5bc:	693b      	ldr	r3, [r7, #16]
 800c5be:	f383 8810 	msr	PRIMASK, r3
}
 800c5c2:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if we need to raise the priority of the thread
                   owning the mutex.  */
                if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	691b      	ldr	r3, [r3, #16]
 800c5c8:	2b01      	cmp	r3, #1
 800c5ca:	d121      	bne.n	800c610 <_tx_mutex_get+0x1d8>
                {

                    /* Determine if this is the highest priority to raise for this mutex.  */
                    if (mutex_ptr -> tx_mutex_highest_priority_waiting > thread_ptr -> tx_thread_priority)
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800c5d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5d4:	429a      	cmp	r2, r3
 800c5d6:	d903      	bls.n	800c5e0 <_tx_mutex_get+0x1a8>
                    {

                        /* Remember this priority.  */
                        mutex_ptr -> tx_mutex_highest_priority_waiting =  thread_ptr -> tx_thread_priority;
 800c5d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	629a      	str	r2, [r3, #40]	@ 0x28
                    }

                    /* Determine if we have to update inherit priority level of the mutex owner.  */
                    if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority)
 800c5e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c5e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c5ea:	429a      	cmp	r2, r3
 800c5ec:	d204      	bcs.n	800c5f8 <_tx_mutex_get+0x1c0>
                    {

                        /* Remember the new priority inheritance priority.  */
                        mutex_owner -> tx_thread_inherit_priority =  thread_ptr -> tx_thread_priority;
 800c5ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c5f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5f4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
                    }

                    /* Priority inheritance is requested, check to see if the thread that owns the mutex is lower priority.  */
                    if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority)
 800c5f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c5fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c600:	429a      	cmp	r2, r3
 800c602:	d905      	bls.n	800c610 <_tx_mutex_get+0x1d8>
                    {

                        /* Yes, raise the suspended, owning thread's priority to that
                           of the current thread.  */
                        _tx_mutex_priority_change(mutex_owner, thread_ptr -> tx_thread_priority);
 800c604:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c608:	4619      	mov	r1, r3
 800c60a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c60c:	f000 f8ce 	bl	800c7ac <_tx_mutex_priority_change>
#endif
                    }
                }

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800c610:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c612:	f001 ff0f 	bl	800e434 <_tx_thread_system_suspend>
#endif
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 800c616:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c618:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c61c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c61e:	e007      	b.n	800c630 <_tx_mutex_get+0x1f8>
 800c620:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c622:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	f383 8810 	msr	PRIMASK, r3
}
 800c62a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NOT_AVAILABLE;
 800c62c:	231d      	movs	r3, #29
 800c62e:	647b      	str	r3, [r7, #68]	@ 0x44
        }
    }

    /* Return completion status.  */
    return(status);
 800c630:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800c632:	4618      	mov	r0, r3
 800c634:	3748      	adds	r7, #72	@ 0x48
 800c636:	46bd      	mov	sp, r7
 800c638:	bd80      	pop	{r7, pc}
 800c63a:	bf00      	nop
 800c63c:	200159dc 	.word	0x200159dc
 800c640:	20015a74 	.word	0x20015a74
 800c644:	0800c0b1 	.word	0x0800c0b1

0800c648 <_tx_mutex_prioritize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_prioritize(TX_MUTEX *mutex_ptr)
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b092      	sub	sp, #72	@ 0x48
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c650:	f3ef 8310 	mrs	r3, PRIMASK
 800c654:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800c656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800c658:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c65a:	b672      	cpsid	i
    return(int_posture);
 800c65c:	6a3b      	ldr	r3, [r7, #32]
UINT            status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 800c65e:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_MUTEX_PRIORITIZE_INSERT

    /* Pickup the suspended count.  */
    suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	69db      	ldr	r3, [r3, #28]
 800c664:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if there are fewer than 2 suspended threads.  */
    if (suspended_count < ((UINT) 2))
 800c666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c668:	2b01      	cmp	r3, #1
 800c66a:	d805      	bhi.n	800c678 <_tx_mutex_prioritize+0x30>
 800c66c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c66e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c670:	69fb      	ldr	r3, [r7, #28]
 800c672:	f383 8810 	msr	PRIMASK, r3
}
 800c676:	e092      	b.n	800c79e <_tx_mutex_prioritize+0x156>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if there how many threads are suspended on this mutex.  */
    else if (suspended_count == ((UINT) 2))
 800c678:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c67a:	2b02      	cmp	r3, #2
 800c67c:	d114      	bne.n	800c6a8 <_tx_mutex_prioritize+0x60>
    {

        /* Pickup the head pointer and the next pointer.  */
        head_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	699b      	ldr	r3, [r3, #24]
 800c682:	63bb      	str	r3, [r7, #56]	@ 0x38
        next_thread =  head_ptr -> tx_thread_suspended_next;
 800c684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c686:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c688:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Determine if the next suspended thread has a higher priority.  */
        if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority))
 800c68a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c68c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c68e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c692:	429a      	cmp	r2, r3
 800c694:	d202      	bcs.n	800c69c <_tx_mutex_prioritize+0x54>
        {

            /* Yes, move the list head to the next thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  next_thread;
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c69a:	619a      	str	r2, [r3, #24]
 800c69c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c69e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c6a0:	69bb      	ldr	r3, [r7, #24]
 800c6a2:	f383 8810 	msr	PRIMASK, r3
}
 800c6a6:	e07a      	b.n	800c79e <_tx_mutex_prioritize+0x156>
    }
    else
    {

        /* Remember the suspension count and head pointer.  */
        head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	699b      	ldr	r3, [r3, #24]
 800c6ac:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Default the highest priority thread to the thread at the front of the list.  */
        priority_thread_ptr =  head_ptr;
 800c6ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6b0:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup search pointer.  */
        thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 800c6b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c6b6:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 800c6b8:	4b3b      	ldr	r3, [pc, #236]	@ (800c7a8 <_tx_mutex_prioritize+0x160>)
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	3301      	adds	r3, #1
 800c6be:	4a3a      	ldr	r2, [pc, #232]	@ (800c7a8 <_tx_mutex_prioritize+0x160>)
 800c6c0:	6013      	str	r3, [r2, #0]

        /* Set the list changed flag to false.  */
        list_changed =  TX_FALSE;
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Search through the list to find the highest priority thread.  */
        do
        {

            /* Is the current thread higher priority?  */
            if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority)
 800c6c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6ce:	429a      	cmp	r2, r3
 800c6d0:	d201      	bcs.n	800c6d6 <_tx_mutex_prioritize+0x8e>
            {

                /* Yes, remember that this thread is the highest priority.  */
                priority_thread_ptr =  thread_ptr;
 800c6d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c6d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c6d8:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	f383 8810 	msr	PRIMASK, r3
}
 800c6e0:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c6e2:	f3ef 8310 	mrs	r3, PRIMASK
 800c6e6:	617b      	str	r3, [r7, #20]
    return(posture);
 800c6e8:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800c6ea:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c6ec:	b672      	cpsid	i
    return(int_posture);
 800c6ee:	693b      	ldr	r3, [r7, #16]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800c6f0:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if any changes to the list have occurred while
               interrupts were enabled.  */

            /* Is the list head the same?  */
            if (head_ptr != mutex_ptr -> tx_mutex_suspension_list)
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	699b      	ldr	r3, [r3, #24]
 800c6f6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c6f8:	429a      	cmp	r2, r3
 800c6fa:	d002      	beq.n	800c702 <_tx_mutex_prioritize+0xba>
            {

                /* The list head has changed, set the list changed flag.  */
                list_changed =  TX_TRUE;
 800c6fc:	2301      	movs	r3, #1
 800c6fe:	633b      	str	r3, [r7, #48]	@ 0x30
 800c700:	e006      	b.n	800c710 <_tx_mutex_prioritize+0xc8>
            }
            else
            {

                /* Is the suspended count the same?  */
                if (suspended_count != mutex_ptr -> tx_mutex_suspended_count)
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	69db      	ldr	r3, [r3, #28]
 800c706:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c708:	429a      	cmp	r2, r3
 800c70a:	d001      	beq.n	800c710 <_tx_mutex_prioritize+0xc8>
                {

                    /* The list head has changed, set the list changed flag.  */
                    list_changed =  TX_TRUE;
 800c70c:	2301      	movs	r3, #1
 800c70e:	633b      	str	r3, [r7, #48]	@ 0x30
                }
            }

            /* Determine if the list has changed.  */
            if (list_changed == TX_FALSE)
 800c710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c712:	2b00      	cmp	r3, #0
 800c714:	d103      	bne.n	800c71e <_tx_mutex_prioritize+0xd6>
            {

                /* Move the thread pointer to the next thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 800c716:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c718:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c71a:	643b      	str	r3, [r7, #64]	@ 0x40
 800c71c:	e00c      	b.n	800c738 <_tx_mutex_prioritize+0xf0>
            }
            else
            {

                /* Remember the suspension count and head pointer.  */
                head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	699b      	ldr	r3, [r3, #24]
 800c722:	63bb      	str	r3, [r7, #56]	@ 0x38
                suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	69db      	ldr	r3, [r3, #28]
 800c728:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Default the highest priority thread to the thread at the front of the list.  */
                priority_thread_ptr =  head_ptr;
 800c72a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c72c:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Setup search pointer.  */
                thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 800c72e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c730:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c732:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Reset the list changed flag.  */
                list_changed =  TX_FALSE;
 800c734:	2300      	movs	r3, #0
 800c736:	633b      	str	r3, [r7, #48]	@ 0x30
            }

        } while (thread_ptr != head_ptr);
 800c738:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c73a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c73c:	429a      	cmp	r2, r3
 800c73e:	d1c2      	bne.n	800c6c6 <_tx_mutex_prioritize+0x7e>

        /* Release preemption.  */
        _tx_thread_preempt_disable--;
 800c740:	4b19      	ldr	r3, [pc, #100]	@ (800c7a8 <_tx_mutex_prioritize+0x160>)
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	3b01      	subs	r3, #1
 800c746:	4a18      	ldr	r2, [pc, #96]	@ (800c7a8 <_tx_mutex_prioritize+0x160>)
 800c748:	6013      	str	r3, [r2, #0]

        /* Now determine if the highest priority thread is at the front
           of the list.  */
        if (priority_thread_ptr != head_ptr)
 800c74a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c74c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c74e:	429a      	cmp	r2, r3
 800c750:	d01d      	beq.n	800c78e <_tx_mutex_prioritize+0x146>
            /* No, we need to move the highest priority suspended thread to the
               front of the list.  */

            /* First, remove the highest priority thread by updating the
               adjacent suspended threads.  */
            next_thread =                                  priority_thread_ptr -> tx_thread_suspended_next;
 800c752:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c754:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c756:	62fb      	str	r3, [r7, #44]	@ 0x2c
            previous_thread =                              priority_thread_ptr -> tx_thread_suspended_previous;
 800c758:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c75a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c75c:	62bb      	str	r3, [r7, #40]	@ 0x28
            next_thread -> tx_thread_suspended_previous =  previous_thread;
 800c75e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c760:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c762:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =  next_thread;
 800c764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c766:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c768:	671a      	str	r2, [r3, #112]	@ 0x70

            /* Now, link the highest priority thread at the front of the list.  */
            previous_thread =                                      head_ptr -> tx_thread_suspended_previous;
 800c76a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c76c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c76e:	62bb      	str	r3, [r7, #40]	@ 0x28
            priority_thread_ptr -> tx_thread_suspended_next =      head_ptr;
 800c770:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c772:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c774:	671a      	str	r2, [r3, #112]	@ 0x70
            priority_thread_ptr -> tx_thread_suspended_previous =  previous_thread;
 800c776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c778:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c77a:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =          priority_thread_ptr;
 800c77c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c77e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c780:	671a      	str	r2, [r3, #112]	@ 0x70
            head_ptr -> tx_thread_suspended_previous =             priority_thread_ptr;
 800c782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c784:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c786:	675a      	str	r2, [r3, #116]	@ 0x74

            /* Move the list head pointer to the highest priority suspended thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  priority_thread_ptr;
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c78c:	619a      	str	r2, [r3, #24]
 800c78e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c790:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c792:	68bb      	ldr	r3, [r7, #8]
 800c794:	f383 8810 	msr	PRIMASK, r3
}
 800c798:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800c79a:	f001 fd11 	bl	800e1c0 <_tx_thread_system_preempt_check>
    /* Return completion status.  */
    return(status);
#else

    /* Return successful completion.  */
    return(TX_SUCCESS);
 800c79e:	2300      	movs	r3, #0
#endif
}
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	3748      	adds	r7, #72	@ 0x48
 800c7a4:	46bd      	mov	sp, r7
 800c7a6:	bd80      	pop	{r7, pc}
 800c7a8:	20015a74 	.word	0x20015a74

0800c7ac <_tx_mutex_priority_change>:
/*                                            priority rather than next,  */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority)
{
 800c7ac:	b580      	push	{r7, lr}
 800c7ae:	b090      	sub	sp, #64	@ 0x40
 800c7b0:	af00      	add	r7, sp, #0
 800c7b2:	6078      	str	r0, [r7, #4]
 800c7b4:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c7b6:	f3ef 8310 	mrs	r3, PRIMASK
 800c7ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800c7bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800c7be:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800c7c0:	b672      	cpsid	i
    return(int_posture);
 800c7c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28


#ifndef TX_NOT_INTERRUPTABLE

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800c7c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d017      	beq.n	800c7fe <_tx_mutex_priority_change+0x52>
    {

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	683a      	ldr	r2, [r7, #0]
 800c7d2:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c7da:	683a      	ldr	r2, [r7, #0]
 800c7dc:	429a      	cmp	r2, r3
 800c7de:	d905      	bls.n	800c7ec <_tx_mutex_priority_change+0x40>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c7ea:	e002      	b.n	800c7f2 <_tx_mutex_priority_change+0x46>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	683a      	ldr	r2, [r7, #0]
 800c7f0:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c7f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7f4:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c7f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7f8:	f383 8810 	msr	PRIMASK, r3
}
 800c7fc:	e089      	b.n	800c912 <_tx_mutex_priority_change+0x166>
    }
    else
    {

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 800c7fe:	4b47      	ldr	r3, [pc, #284]	@ (800c91c <_tx_mutex_priority_change+0x170>)
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c808:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
#else

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 800c80a:	4b45      	ldr	r3, [pc, #276]	@ (800c920 <_tx_mutex_priority_change+0x174>)
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	3302      	adds	r3, #2
 800c810:	4a43      	ldr	r2, [pc, #268]	@ (800c920 <_tx_mutex_priority_change+0x174>)
 800c812:	6013      	str	r3, [r2, #0]

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	220e      	movs	r2, #14
 800c818:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	2201      	movs	r2, #1
 800c81e:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	2200      	movs	r2, #0
 800c824:	64da      	str	r2, [r3, #76]	@ 0x4c
 800c826:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c828:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c82a:	69bb      	ldr	r3, [r7, #24]
 800c82c:	f383 8810 	msr	PRIMASK, r3
}
 800c830:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 800c832:	6878      	ldr	r0, [r7, #4]
 800c834:	f001 fdfe 	bl	800e434 <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c838:	f3ef 8310 	mrs	r3, PRIMASK
 800c83c:	623b      	str	r3, [r7, #32]
    return(posture);
 800c83e:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c840:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c842:	b672      	cpsid	i
    return(int_posture);
 800c844:	69fb      	ldr	r3, [r7, #28]

        /* Disable interrupts.  */
        TX_DISABLE
 800c846:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	683a      	ldr	r2, [r7, #0]
 800c84c:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c854:	683a      	ldr	r2, [r7, #0]
 800c856:	429a      	cmp	r2, r3
 800c858:	d905      	bls.n	800c866 <_tx_mutex_priority_change+0xba>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c864:	e002      	b.n	800c86c <_tx_mutex_priority_change+0xc0>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	683a      	ldr	r2, [r7, #0]
 800c86a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c86c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c86e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	f383 8810 	msr	PRIMASK, r3
}
 800c876:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 800c878:	6878      	ldr	r0, [r7, #4]
 800c87a:	f001 fcdb 	bl	800e234 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c87e:	f3ef 8310 	mrs	r3, PRIMASK
 800c882:	617b      	str	r3, [r7, #20]
    return(posture);
 800c884:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800c886:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c888:	b672      	cpsid	i
    return(int_posture);
 800c88a:	693b      	ldr	r3, [r7, #16]
        TX_MUTEX_PRIORITY_CHANGE_EXTENSION

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 800c88c:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 800c88e:	4b23      	ldr	r3, [pc, #140]	@ (800c91c <_tx_mutex_priority_change+0x170>)
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 800c894:	687a      	ldr	r2, [r7, #4]
 800c896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c898:	429a      	cmp	r2, r3
 800c89a:	d034      	beq.n	800c906 <_tx_mutex_priority_change+0x15a>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d130      	bne.n	800c906 <_tx_mutex_priority_change+0x15a>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c8a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8ac:	429a      	cmp	r2, r3
 800c8ae:	d811      	bhi.n	800c8d4 <_tx_mutex_priority_change+0x128>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 800c8b0:	687a      	ldr	r2, [r7, #4]
 800c8b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8b4:	429a      	cmp	r2, r3
 800c8b6:	d126      	bne.n	800c906 <_tx_mutex_priority_change+0x15a>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 800c8b8:	4a18      	ldr	r2, [pc, #96]	@ (800c91c <_tx_mutex_priority_change+0x170>)
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	6013      	str	r3, [r2, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 800c8be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c8c0:	683b      	ldr	r3, [r7, #0]
 800c8c2:	429a      	cmp	r2, r3
 800c8c4:	d21f      	bcs.n	800c906 <_tx_mutex_priority_change+0x15a>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8ca:	4916      	ldr	r1, [pc, #88]	@ (800c924 <_tx_mutex_priority_change+0x178>)
 800c8cc:	687a      	ldr	r2, [r7, #4]
 800c8ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800c8d2:	e018      	b.n	800c906 <_tx_mutex_priority_change+0x15a>
                }
                else
                {

                    /* Now determine if this thread's preemption-threshold needs to be enforced.  */
                    if (thread_ptr -> tx_thread_preempt_threshold < thread_ptr -> tx_thread_priority)
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8dc:	429a      	cmp	r2, r3
 800c8de:	d212      	bcs.n	800c906 <_tx_mutex_priority_change+0x15a>
                    {

                        /* Yes, preemption-threshold is in force for this thread. */

                        /* Compare the next thread to execute thread's priority against the thread's preemption-threshold.  */
                        if (thread_ptr -> tx_thread_preempt_threshold <= next_execute_ptr -> tx_thread_priority)
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c8e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8e8:	429a      	cmp	r2, r3
 800c8ea:	d80c      	bhi.n	800c906 <_tx_mutex_priority_change+0x15a>
                        {

                            /* We must swap execute pointers to enforce the preemption-threshold of a thread coming out of
                               priority inheritance.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800c8ec:	4a0b      	ldr	r2, [pc, #44]	@ (800c91c <_tx_mutex_priority_change+0x170>)
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	6013      	str	r3, [r2, #0]

                            /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                            if (original_priority < new_priority)
 800c8f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c8f4:	683b      	ldr	r3, [r7, #0]
 800c8f6:	429a      	cmp	r2, r3
 800c8f8:	d205      	bcs.n	800c906 <_tx_mutex_priority_change+0x15a>
                            {

                                /* Ensure that this thread is placed at the front of the priority list.  */
                                _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8fe:	4909      	ldr	r1, [pc, #36]	@ (800c924 <_tx_mutex_priority_change+0x178>)
 800c900:	687a      	ldr	r2, [r7, #4]
 800c902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800c906:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c908:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c90a:	68bb      	ldr	r3, [r7, #8]
 800c90c:	f383 8810 	msr	PRIMASK, r3
}
 800c910:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800c912:	bf00      	nop
 800c914:	3740      	adds	r7, #64	@ 0x40
 800c916:	46bd      	mov	sp, r7
 800c918:	bd80      	pop	{r7, pc}
 800c91a:	bf00      	nop
 800c91c:	200159e0 	.word	0x200159e0
 800c920:	20015a74 	.word	0x20015a74
 800c924:	200159f4 	.word	0x200159f4

0800c928 <_tx_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
{
 800c928:	b580      	push	{r7, lr}
 800c92a:	b0a6      	sub	sp, #152	@ 0x98
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	6078      	str	r0, [r7, #4]
TX_THREAD       *suspended_thread;
UINT            inheritance_priority;


    /* Setup status to indicate the processing is not complete.  */
    status =  TX_NOT_DONE;
 800c930:	2320      	movs	r3, #32
 800c932:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c936:	f3ef 8310 	mrs	r3, PRIMASK
 800c93a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    return(posture);
 800c93c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    int_posture = __get_interrupt_posture();
 800c93e:	65bb      	str	r3, [r7, #88]	@ 0x58
    __asm__ volatile ("CPSID i" : : : "memory");
 800c940:	b672      	cpsid	i
    return(int_posture);
 800c942:	6dbb      	ldr	r3, [r7, #88]	@ 0x58

    /* Disable interrupts to put an instance back to the mutex.  */
    TX_DISABLE
 800c944:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    /* Log this kernel call.  */
    TX_EL_MUTEX_PUT_INSERT

    /* Determine if this mutex is owned.  */
    if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	689b      	ldr	r3, [r3, #8]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	f000 81ff 	beq.w	800cd50 <_tx_mutex_put+0x428>
    {

        /* Pickup the owning thread pointer.  */
        thread_ptr =  mutex_ptr -> tx_mutex_owner;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	68db      	ldr	r3, [r3, #12]
 800c956:	67fb      	str	r3, [r7, #124]	@ 0x7c

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800c958:	4ba3      	ldr	r3, [pc, #652]	@ (800cbe8 <_tx_mutex_put+0x2c0>)
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Check to see if the mutex is owned by the calling thread.  */
        if (mutex_ptr -> tx_mutex_owner != current_thread)
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	68db      	ldr	r3, [r3, #12]
 800c962:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800c964:	429a      	cmp	r2, r3
 800c966:	d00d      	beq.n	800c984 <_tx_mutex_put+0x5c>
        {

            /* Determine if the preempt disable flag is set, indicating that
               the caller is not the application but from ThreadX. In such
               cases, the thread mutex owner does not need to match.  */
            if (_tx_thread_preempt_disable == ((UINT) 0))
 800c968:	4ba0      	ldr	r3, [pc, #640]	@ (800cbec <_tx_mutex_put+0x2c4>)
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d109      	bne.n	800c984 <_tx_mutex_put+0x5c>
 800c970:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c974:	657b      	str	r3, [r7, #84]	@ 0x54
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c976:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c978:	f383 8810 	msr	PRIMASK, r3
}
 800c97c:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Caller does not own the mutex.  */
                status =  TX_NOT_OWNED;
 800c97e:	231e      	movs	r3, #30
 800c980:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            }
        }

        /* Determine if we should continue.  */
        if (status == TX_NOT_DONE)
 800c984:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c988:	2b20      	cmp	r3, #32
 800c98a:	f040 81eb 	bne.w	800cd64 <_tx_mutex_put+0x43c>
        {

            /* Decrement the mutex ownership count.  */
            mutex_ptr -> tx_mutex_ownership_count--;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	689b      	ldr	r3, [r3, #8]
 800c992:	1e5a      	subs	r2, r3, #1
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	609a      	str	r2, [r3, #8]

            /* Determine if the mutex is still owned by the current thread.  */
            if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	689b      	ldr	r3, [r3, #8]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d00a      	beq.n	800c9b6 <_tx_mutex_put+0x8e>
 800c9a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c9a4:	653b      	str	r3, [r7, #80]	@ 0x50
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c9a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9a8:	f383 8810 	msr	PRIMASK, r3
}
 800c9ac:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Mutex is still owned, just return successful status.  */
                status =  TX_SUCCESS;
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c9b4:	e1d6      	b.n	800cd64 <_tx_mutex_put+0x43c>
            }
            else
            {

                /* Check for a NULL thread pointer, which can only happen during initialization.   */
                if (thread_ptr == TX_NULL)
 800c9b6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d10a      	bne.n	800c9d2 <_tx_mutex_put+0xaa>
 800c9bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c9c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c9c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c9c4:	f383 8810 	msr	PRIMASK, r3
}
 800c9c8:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Mutex is now available, return successful status.  */
                    status =  TX_SUCCESS;
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c9d0:	e1c8      	b.n	800cd64 <_tx_mutex_put+0x43c>
                    /* The mutex is now available.   */

                    /* Remove this mutex from the owned mutex list.  */

                    /* Decrement the ownership count.  */
                    thread_ptr -> tx_thread_owned_mutex_count--;
 800c9d2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c9d4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c9d8:	1e5a      	subs	r2, r3, #1
 800c9da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c9dc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                    /* Determine if this mutex was the only one on the list.  */
                    if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 800c9e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c9e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d104      	bne.n	800c9f4 <_tx_mutex_put+0xcc>
                    {

                        /* Yes, the list is empty.  Simply set the head pointer to NULL.  */
                        thread_ptr -> tx_thread_owned_mutex_list =  TX_NULL;
 800c9ea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c9ec:	2200      	movs	r2, #0
 800c9ee:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 800c9f2:	e019      	b.n	800ca28 <_tx_mutex_put+0x100>
                    {

                        /* No, there are more mutexes on the list.  */

                        /* Link-up the neighbors.  */
                        next_mutex =                             mutex_ptr -> tx_mutex_owned_next;
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                        previous_mutex =                         mutex_ptr -> tx_mutex_owned_previous;
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca00:	677b      	str	r3, [r7, #116]	@ 0x74
                        next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 800ca02:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ca06:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800ca08:	631a      	str	r2, [r3, #48]	@ 0x30
                        previous_mutex -> tx_mutex_owned_next =  next_mutex;
 800ca0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ca0c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ca10:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* See if we have to update the created list head pointer.  */
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 800ca12:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ca14:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ca18:	687a      	ldr	r2, [r7, #4]
 800ca1a:	429a      	cmp	r2, r3
 800ca1c:	d104      	bne.n	800ca28 <_tx_mutex_put+0x100>
                        {

                            /* Yes, move the head pointer to the next link. */
                            thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 800ca1e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ca20:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ca24:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                        }
                    }

                    /* Determine if the simple, non-suspension, non-priority inheritance case is present.  */
                    if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	699b      	ldr	r3, [r3, #24]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d110      	bne.n	800ca52 <_tx_mutex_put+0x12a>
                    {

                        /* Is this a priority inheritance mutex?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	691b      	ldr	r3, [r3, #16]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d10c      	bne.n	800ca52 <_tx_mutex_put+0x12a>
                        {

                            /* Yes, we are done - set the mutex owner to NULL.   */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	60da      	str	r2, [r3, #12]
 800ca3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ca42:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ca44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca46:	f383 8810 	msr	PRIMASK, r3
}
 800ca4a:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Mutex is now available, return successful status.  */
                            status =  TX_SUCCESS;
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                        }
                    }

                    /* Determine if the processing is complete.  */
                    if (status == TX_NOT_DONE)
 800ca52:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ca56:	2b20      	cmp	r3, #32
 800ca58:	f040 8184 	bne.w	800cd64 <_tx_mutex_put+0x43c>
                    {

                        /* Initialize original owner and thread priority.  */
                        old_owner =      TX_NULL;
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                        old_priority =   thread_ptr -> tx_thread_user_priority;
 800ca62:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ca64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ca68:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

                        /* Does this mutex support priority inheritance?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	691b      	ldr	r3, [r3, #16]
 800ca70:	2b01      	cmp	r3, #1
 800ca72:	d155      	bne.n	800cb20 <_tx_mutex_put+0x1f8>
                        {

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800ca74:	4b5d      	ldr	r3, [pc, #372]	@ (800cbec <_tx_mutex_put+0x2c4>)
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	3301      	adds	r3, #1
 800ca7a:	4a5c      	ldr	r2, [pc, #368]	@ (800cbec <_tx_mutex_put+0x2c4>)
 800ca7c:	6013      	str	r3, [r2, #0]
 800ca7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ca82:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ca84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca86:	f383 8810 	msr	PRIMASK, r3
}
 800ca8a:	bf00      	nop
                            /* Restore interrupts.  */
                            TX_RESTORE
#endif

                            /* Default the inheritance priority to disabled.  */
                            inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 800ca8c:	2320      	movs	r3, #32
 800ca8e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                            /* Search the owned mutexes for this thread to determine the highest priority for this
                               former mutex owner to return to.  */
                            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 800ca92:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ca94:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ca98:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 800ca9c:	e01f      	b.n	800cade <_tx_mutex_put+0x1b6>
                            {

                                /* Does this mutex support priority inheritance?  */
                                if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 800ca9e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800caa2:	691b      	ldr	r3, [r3, #16]
 800caa4:	2b01      	cmp	r3, #1
 800caa6:	d10b      	bne.n	800cac0 <_tx_mutex_put+0x198>
                                {

                                    /* Determine if highest priority field of the mutex is higher than the priority to
                                       restore.  */
                                    if (next_mutex -> tx_mutex_highest_priority_waiting < inheritance_priority)
 800caa8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800caac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800caae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cab2:	429a      	cmp	r2, r3
 800cab4:	d904      	bls.n	800cac0 <_tx_mutex_put+0x198>
                                    {

                                        /* Use this priority to return releasing thread to.  */
                                        inheritance_priority =   next_mutex -> tx_mutex_highest_priority_waiting;
 800cab6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800caba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cabc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                                    }
                                }

                                /* Move mutex pointer to the next mutex in the list.  */
                                next_mutex =  next_mutex -> tx_mutex_owned_next;
 800cac0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cac6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

                                /* Are we at the end of the list?  */
                                if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 800caca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cacc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cad0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800cad4:	429a      	cmp	r2, r3
 800cad6:	d102      	bne.n	800cade <_tx_mutex_put+0x1b6>
                                {

                                    /* Yes, set the next mutex to NULL.  */
                                    next_mutex =  TX_NULL;
 800cad8:	2300      	movs	r3, #0
 800cada:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 800cade:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d1db      	bne.n	800ca9e <_tx_mutex_put+0x176>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cae6:	f3ef 8310 	mrs	r3, PRIMASK
 800caea:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800caec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800caee:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800caf0:	b672      	cpsid	i
    return(int_posture);
 800caf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts.  */
                            TX_DISABLE
 800caf4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Undo the temporarily preemption disable.  */
                            _tx_thread_preempt_disable--;
 800caf8:	4b3c      	ldr	r3, [pc, #240]	@ (800cbec <_tx_mutex_put+0x2c4>)
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	3b01      	subs	r3, #1
 800cafe:	4a3b      	ldr	r2, [pc, #236]	@ (800cbec <_tx_mutex_put+0x2c4>)
 800cb00:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the inherit priority to that of the highest priority thread waiting on the mutex.  */
                            thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 800cb02:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cb04:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cb08:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

                            /* Determine if the inheritance priority is less than the default old priority.  */
                            if (inheritance_priority < old_priority)
 800cb0c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cb10:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cb14:	429a      	cmp	r2, r3
 800cb16:	d203      	bcs.n	800cb20 <_tx_mutex_put+0x1f8>
                            {

                                /* Yes, update the old priority.  */
                                old_priority =  inheritance_priority;
 800cb18:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cb1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                            }
                        }

                        /* Determine if priority inheritance is in effect and there are one or more
                           threads suspended on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	69db      	ldr	r3, [r3, #28]
 800cb24:	2b01      	cmp	r3, #1
 800cb26:	d920      	bls.n	800cb6a <_tx_mutex_put+0x242>
                        {

                            /* Is priority inheritance in effect?  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	691b      	ldr	r3, [r3, #16]
 800cb2c:	2b01      	cmp	r3, #1
 800cb2e:	d11c      	bne.n	800cb6a <_tx_mutex_put+0x242>
                                   at the front of the suspension list.  */

#ifndef TX_NOT_INTERRUPTABLE

                                /* Temporarily disable preemption.  */
                                _tx_thread_preempt_disable++;
 800cb30:	4b2e      	ldr	r3, [pc, #184]	@ (800cbec <_tx_mutex_put+0x2c4>)
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	3301      	adds	r3, #1
 800cb36:	4a2d      	ldr	r2, [pc, #180]	@ (800cbec <_tx_mutex_put+0x2c4>)
 800cb38:	6013      	str	r3, [r2, #0]
 800cb3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800cb3e:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cb40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb42:	f383 8810 	msr	PRIMASK, r3
}
 800cb46:	bf00      	nop
                                do
                                {
                                    status =  _tx_mutex_prioritize(mutex_ptr);
                                } while (status != TX_SUCCESS);
#else
                                _tx_mutex_prioritize(mutex_ptr);
 800cb48:	6878      	ldr	r0, [r7, #4]
 800cb4a:	f7ff fd7d 	bl	800c648 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cb4e:	f3ef 8310 	mrs	r3, PRIMASK
 800cb52:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800cb54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800cb56:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800cb58:	b672      	cpsid	i
    return(int_posture);
 800cb5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
                                TX_MUTEX_PUT_EXTENSION_1

#ifndef TX_NOT_INTERRUPTABLE

                                /* Disable interrupts.  */
                                TX_DISABLE
 800cb5c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                /* Back off the preemption disable.  */
                                _tx_thread_preempt_disable--;
 800cb60:	4b22      	ldr	r3, [pc, #136]	@ (800cbec <_tx_mutex_put+0x2c4>)
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	3b01      	subs	r3, #1
 800cb66:	4a21      	ldr	r2, [pc, #132]	@ (800cbec <_tx_mutex_put+0x2c4>)
 800cb68:	6013      	str	r3, [r2, #0]
#endif
                            }
                        }

                        /* Now determine if there are any threads still waiting on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	699b      	ldr	r3, [r3, #24]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d13e      	bne.n	800cbf0 <_tx_mutex_put+0x2c8>
                            /* No, there are no longer any threads waiting on the mutex.  */

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800cb72:	4b1e      	ldr	r3, [pc, #120]	@ (800cbec <_tx_mutex_put+0x2c4>)
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	3301      	adds	r3, #1
 800cb78:	4a1c      	ldr	r2, [pc, #112]	@ (800cbec <_tx_mutex_put+0x2c4>)
 800cb7a:	6013      	str	r3, [r2, #0]
 800cb7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800cb80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cb82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb84:	f383 8810 	msr	PRIMASK, r3
}
 800cb88:	bf00      	nop
                            /* Mutex is not owned, but it is possible that a thread that
                               caused a priority inheritance to occur is no longer waiting
                               on the mutex.  */

                            /* Setup the highest priority waiting thread.  */
                            mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	2220      	movs	r2, #32
 800cb8e:	629a      	str	r2, [r3, #40]	@ 0x28

                            /* Determine if we need to restore priority.  */
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	68db      	ldr	r3, [r3, #12]
 800cb94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb96:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800cb9a:	429a      	cmp	r2, r3
 800cb9c:	d006      	beq.n	800cbac <_tx_mutex_put+0x284>
                            {

                                /* Yes, restore the priority of thread.  */
                                _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority);
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	68db      	ldr	r3, [r3, #12]
 800cba2:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800cba6:	4618      	mov	r0, r3
 800cba8:	f7ff fe00 	bl	800c7ac <_tx_mutex_priority_change>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cbac:	f3ef 8310 	mrs	r3, PRIMASK
 800cbb0:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800cbb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800cbb4:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cbb6:	b672      	cpsid	i
    return(int_posture);
 800cbb8:	6a3b      	ldr	r3, [r7, #32]
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts again.  */
                            TX_DISABLE
 800cbba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Back off the preemption disable.  */
                            _tx_thread_preempt_disable--;
 800cbbe:	4b0b      	ldr	r3, [pc, #44]	@ (800cbec <_tx_mutex_put+0x2c4>)
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	3b01      	subs	r3, #1
 800cbc4:	4a09      	ldr	r2, [pc, #36]	@ (800cbec <_tx_mutex_put+0x2c4>)
 800cbc6:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the mutex owner to NULL.  */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	2200      	movs	r2, #0
 800cbcc:	60da      	str	r2, [r3, #12]
 800cbce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800cbd2:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cbd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbd6:	f383 8810 	msr	PRIMASK, r3
}
 800cbda:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Check for preemption.  */
                            _tx_thread_system_preempt_check();
 800cbdc:	f001 faf0 	bl	800e1c0 <_tx_thread_system_preempt_check>

                            /* Set status to success.  */
                            status =  TX_SUCCESS;
 800cbe0:	2300      	movs	r3, #0
 800cbe2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cbe6:	e0bd      	b.n	800cd64 <_tx_mutex_put+0x43c>
 800cbe8:	200159dc 	.word	0x200159dc
 800cbec:	20015a74 	.word	0x20015a74
                        }
                        else
                        {

                            /* Pickup the thread at the front of the suspension list.  */
                            thread_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	699b      	ldr	r3, [r3, #24]
 800cbf4:	67fb      	str	r3, [r7, #124]	@ 0x7c

                            /* Save the previous ownership information, if inheritance is
                               in effect.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	691b      	ldr	r3, [r3, #16]
 800cbfa:	2b01      	cmp	r3, #1
 800cbfc:	d10a      	bne.n	800cc14 <_tx_mutex_put+0x2ec>
                            {

                                /* Remember the old mutex owner.  */
                                old_owner =  mutex_ptr -> tx_mutex_owner;
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	68db      	ldr	r3, [r3, #12]
 800cc02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                                /* Setup owner thread priority information.  */
                                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 800cc06:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cc08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	615a      	str	r2, [r3, #20]

                                /* Setup the highest priority waiting thread.  */
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	2220      	movs	r2, #32
 800cc12:	629a      	str	r2, [r3, #40]	@ 0x28
                            }

                            /* Determine how many mutexes are owned by this thread.  */
                            owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 800cc14:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cc16:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800cc1a:	673b      	str	r3, [r7, #112]	@ 0x70

                            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
                            if (owned_count == ((UINT) 0))
 800cc1c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d10a      	bne.n	800cc38 <_tx_mutex_put+0x310>
                            {

                                /* The owned mutex list is empty.  Add mutex to empty list.  */
                                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 800cc22:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cc24:	687a      	ldr	r2, [r7, #4]
 800cc26:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	687a      	ldr	r2, [r7, #4]
 800cc2e:	62da      	str	r2, [r3, #44]	@ 0x2c
                                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	687a      	ldr	r2, [r7, #4]
 800cc34:	631a      	str	r2, [r3, #48]	@ 0x30
 800cc36:	e016      	b.n	800cc66 <_tx_mutex_put+0x33e>
                            {

                                /* Non-empty list. Link up the mutex.  */

                                /* Pickup tail pointer.  */
                                next_mutex =                            thread_ptr -> tx_thread_owned_mutex_list;
 800cc38:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cc3a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cc3e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                                previous_mutex =                        next_mutex -> tx_mutex_owned_previous;
 800cc42:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cc46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc48:	677b      	str	r3, [r7, #116]	@ 0x74

                                /* Place the owned mutex in the list.  */
                                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 800cc4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cc4e:	687a      	ldr	r2, [r7, #4]
 800cc50:	631a      	str	r2, [r3, #48]	@ 0x30
                                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 800cc52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cc54:	687a      	ldr	r2, [r7, #4]
 800cc56:	62da      	str	r2, [r3, #44]	@ 0x2c

                                /* Setup this mutex's next and previous created links.  */
                                mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800cc5c:	631a      	str	r2, [r3, #48]	@ 0x30
                                mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800cc64:	62da      	str	r2, [r3, #44]	@ 0x2c
                            }

                            /* Increment the number of mutexes owned counter.  */
                            thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 800cc66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cc68:	1c5a      	adds	r2, r3, #1
 800cc6a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cc6c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                            /* Mark the Mutex as owned and fill in the corresponding information.  */
                            mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	2201      	movs	r2, #1
 800cc74:	609a      	str	r2, [r3, #8]
                            mutex_ptr -> tx_mutex_owner =            thread_ptr;
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800cc7a:	60da      	str	r2, [r3, #12]

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the suspension count.  */
                            mutex_ptr -> tx_mutex_suspended_count--;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	69db      	ldr	r3, [r3, #28]
 800cc80:	1e5a      	subs	r2, r3, #1
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	61da      	str	r2, [r3, #28]

                            /* Pickup the suspended count.  */
                            suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	69db      	ldr	r3, [r3, #28]
 800cc8a:	66fb      	str	r3, [r7, #108]	@ 0x6c

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 800cc8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d103      	bne.n	800cc9a <_tx_mutex_put+0x372>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	2200      	movs	r2, #0
 800cc96:	619a      	str	r2, [r3, #24]
 800cc98:	e00e      	b.n	800ccb8 <_tx_mutex_put+0x390>
                            {

                                /* At least one more thread is on the same expiration list.  */

                                /* Update the list head pointer.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 800cc9a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cc9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cc9e:	66bb      	str	r3, [r7, #104]	@ 0x68
                                mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cca4:	619a      	str	r2, [r3, #24]

                                /* Update the links of the adjacent threads.  */
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800cca6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cca8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ccaa:	667b      	str	r3, [r7, #100]	@ 0x64
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 800ccac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ccae:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ccb0:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 800ccb2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ccb4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800ccb6:	671a      	str	r2, [r3, #112]	@ 0x70
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800ccb8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ccba:	2200      	movs	r2, #0
 800ccbc:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800ccbe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Restore interrupts.  */
                            TX_RESTORE
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800ccc6:	4b2a      	ldr	r3, [pc, #168]	@ (800cd70 <_tx_mutex_put+0x448>)
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	3301      	adds	r3, #1
 800cccc:	4a28      	ldr	r2, [pc, #160]	@ (800cd70 <_tx_mutex_put+0x448>)
 800ccce:	6013      	str	r3, [r2, #0]
 800ccd0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ccd4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ccd6:	69fb      	ldr	r3, [r7, #28]
 800ccd8:	f383 8810 	msr	PRIMASK, r3
}
 800ccdc:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Determine if priority inheritance is enabled for this mutex.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	691b      	ldr	r3, [r3, #16]
 800cce2:	2b01      	cmp	r3, #1
 800cce4:	d12d      	bne.n	800cd42 <_tx_mutex_put+0x41a>
                            {

                                /* Yes, priority inheritance is requested.  */

                                /* Determine if there are any more threads still suspended on the mutex.  */
                                if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	69db      	ldr	r3, [r3, #28]
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d01c      	beq.n	800cd28 <_tx_mutex_put+0x400>
                                    do
                                    {
                                        status =  _tx_mutex_prioritize(mutex_ptr);
                                    } while (status != TX_SUCCESS);
#else
                                    _tx_mutex_prioritize(mutex_ptr);
 800ccee:	6878      	ldr	r0, [r7, #4]
 800ccf0:	f7ff fcaa 	bl	800c648 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ccf4:	f3ef 8310 	mrs	r3, PRIMASK
 800ccf8:	61bb      	str	r3, [r7, #24]
    return(posture);
 800ccfa:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800ccfc:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ccfe:	b672      	cpsid	i
    return(int_posture);
 800cd00:	697b      	ldr	r3, [r7, #20]

                                    /* Optional processing extension.  */
                                    TX_MUTEX_PUT_EXTENSION_2

                                    /* Disable interrupts.  */
                                    TX_DISABLE
 800cd02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                    /* Determine if there still are threads suspended for this mutex.  */
                                    suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	699b      	ldr	r3, [r3, #24]
 800cd0a:	663b      	str	r3, [r7, #96]	@ 0x60
                                    if (suspended_thread != TX_NULL)
 800cd0c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d003      	beq.n	800cd1a <_tx_mutex_put+0x3f2>
                                    {

                                        /* Setup the highest priority thread waiting on this mutex.  */
                                        mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended_thread -> tx_thread_priority;
 800cd12:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cd14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	629a      	str	r2, [r3, #40]	@ 0x28
 800cd1a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800cd1e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cd20:	693b      	ldr	r3, [r7, #16]
 800cd22:	f383 8810 	msr	PRIMASK, r3
}
 800cd26:	bf00      	nop

                                /* Restore previous priority needs to be restored after priority
                                   inheritance.  */

                                /* Is the priority different?  */
                                if (old_owner -> tx_thread_priority != old_priority)
 800cd28:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cd2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd2e:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800cd32:	429a      	cmp	r2, r3
 800cd34:	d005      	beq.n	800cd42 <_tx_mutex_put+0x41a>
                                {

                                    /* Restore the priority of thread.  */
                                    _tx_mutex_priority_change(old_owner, old_priority);
 800cd36:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800cd3a:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800cd3e:	f7ff fd35 	bl	800c7ac <_tx_mutex_priority_change>
                                }
                            }

                            /* Resume thread.  */
                            _tx_thread_system_resume(thread_ptr);
 800cd42:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800cd44:	f001 fa76 	bl	800e234 <_tx_thread_system_resume>
#endif

                            /* Return a successful status.  */
                            status =  TX_SUCCESS;
 800cd48:	2300      	movs	r3, #0
 800cd4a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cd4e:	e009      	b.n	800cd64 <_tx_mutex_put+0x43c>
 800cd50:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800cd54:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	f383 8810 	msr	PRIMASK, r3
}
 800cd5c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Caller does not own the mutex.  */
        status =  TX_NOT_OWNED;
 800cd5e:	231e      	movs	r3, #30
 800cd60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    }

    /* Return the completion status.  */
    return(status);
 800cd64:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 800cd68:	4618      	mov	r0, r3
 800cd6a:	3798      	adds	r7, #152	@ 0x98
 800cd6c:	46bd      	mov	sp, r7
 800cd6e:	bd80      	pop	{r7, pc}
 800cd70:	20015a74 	.word	0x20015a74

0800cd74 <_tx_queue_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_queue_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 800cd74:	b580      	push	{r7, lr}
 800cd76:	b08e      	sub	sp, #56	@ 0x38
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	6078      	str	r0, [r7, #4]
 800cd7c:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cd7e:	f3ef 8310 	mrs	r3, PRIMASK
 800cd82:	623b      	str	r3, [r7, #32]
    return(posture);
 800cd84:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800cd86:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cd88:	b672      	cpsid	i
    return(int_posture);
 800cd8a:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the queue.  */
    TX_DISABLE
 800cd8c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_queue_cleanup))
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800cd92:	4a37      	ldr	r2, [pc, #220]	@ (800ce70 <_tx_queue_cleanup+0xfc>)
 800cd94:	4293      	cmp	r3, r2
 800cd96:	d161      	bne.n	800ce5c <_tx_queue_cleanup+0xe8>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800cd9e:	683a      	ldr	r2, [r7, #0]
 800cda0:	429a      	cmp	r2, r3
 800cda2:	d15b      	bne.n	800ce5c <_tx_queue_cleanup+0xe8>
        {

            /* Setup pointer to queue control block.  */
            queue_ptr =  TX_VOID_TO_QUEUE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cda8:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL queue pointer.  */
            if (queue_ptr != TX_NULL)
 800cdaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d055      	beq.n	800ce5c <_tx_queue_cleanup+0xe8>
            {

                /* Is the queue ID valid?  */
                if (queue_ptr -> tx_queue_id == TX_QUEUE_ID)
 800cdb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	4a2f      	ldr	r2, [pc, #188]	@ (800ce74 <_tx_queue_cleanup+0x100>)
 800cdb6:	4293      	cmp	r3, r2
 800cdb8:	d150      	bne.n	800ce5c <_tx_queue_cleanup+0xe8>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (queue_ptr -> tx_queue_suspended_count != TX_NO_SUSPENSIONS)
 800cdba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d04c      	beq.n	800ce5c <_tx_queue_cleanup+0xe8>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        queue_ptr -> tx_queue_suspended_count--;
 800cdc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdcc:	1e5a      	subs	r2, r3, #1
 800cdce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdd0:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* Pickup the suspended count.  */
                        suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800cdd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdd6:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800cdd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d103      	bne.n	800cde6 <_tx_queue_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800cdde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cde0:	2200      	movs	r2, #0
 800cde2:	629a      	str	r2, [r3, #40]	@ 0x28
 800cde4:	e013      	b.n	800ce0e <_tx_queue_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cdea:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cdf0:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800cdf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cdf6:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800cdf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdfa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cdfc:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (queue_ptr -> tx_queue_suspension_list == thread_ptr)
 800cdfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce02:	687a      	ldr	r2, [r7, #4]
 800ce04:	429a      	cmp	r2, r3
 800ce06:	d102      	bne.n	800ce0e <_tx_queue_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                queue_ptr -> tx_queue_suspension_list =         next_thread;
 800ce08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ce0c:	629a      	str	r2, [r3, #40]	@ 0x28
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_QUEUE_SUSP)
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce12:	2b05      	cmp	r3, #5
 800ce14:	d122      	bne.n	800ce5c <_tx_queue_cleanup+0xe8>
                            /* Increment the number of timeouts on this queue.  */
                            queue_ptr -> tx_queue_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 800ce16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce18:	691b      	ldr	r3, [r3, #16]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d004      	beq.n	800ce28 <_tx_queue_cleanup+0xb4>
                            {

                                /* Queue full timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_FULL;
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	220b      	movs	r2, #11
 800ce22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800ce26:	e003      	b.n	800ce30 <_tx_queue_cleanup+0xbc>
                            }
                            else
                            {

                                /* Queue empty timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_EMPTY;
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	220a      	movs	r2, #10
 800ce2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800ce30:	4b11      	ldr	r3, [pc, #68]	@ (800ce78 <_tx_queue_cleanup+0x104>)
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	3301      	adds	r3, #1
 800ce36:	4a10      	ldr	r2, [pc, #64]	@ (800ce78 <_tx_queue_cleanup+0x104>)
 800ce38:	6013      	str	r3, [r2, #0]
 800ce3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce3c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ce3e:	693b      	ldr	r3, [r7, #16]
 800ce40:	f383 8810 	msr	PRIMASK, r3
}
 800ce44:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800ce46:	6878      	ldr	r0, [r7, #4]
 800ce48:	f001 f9f4 	bl	800e234 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ce4c:	f3ef 8310 	mrs	r3, PRIMASK
 800ce50:	61bb      	str	r3, [r7, #24]
    return(posture);
 800ce52:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800ce54:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ce56:	b672      	cpsid	i
    return(int_posture);
 800ce58:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800ce5a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ce5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce5e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	f383 8810 	msr	PRIMASK, r3
}
 800ce66:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800ce68:	bf00      	nop
 800ce6a:	3738      	adds	r7, #56	@ 0x38
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	bd80      	pop	{r7, pc}
 800ce70:	0800cd75 	.word	0x0800cd75
 800ce74:	51554555 	.word	0x51554555
 800ce78:	20015a74 	.word	0x20015a74

0800ce7c <_tx_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size)
{
 800ce7c:	b580      	push	{r7, lr}
 800ce7e:	b08c      	sub	sp, #48	@ 0x30
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	60f8      	str	r0, [r7, #12]
 800ce84:	60b9      	str	r1, [r7, #8]
 800ce86:	607a      	str	r2, [r7, #4]
 800ce88:	603b      	str	r3, [r7, #0]
TX_QUEUE        *next_queue;
TX_QUEUE        *previous_queue;


    /* Initialize queue control block to all zeros.  */
    TX_MEMSET(queue_ptr, 0, (sizeof(TX_QUEUE)));
 800ce8a:	2238      	movs	r2, #56	@ 0x38
 800ce8c:	2100      	movs	r1, #0
 800ce8e:	68f8      	ldr	r0, [r7, #12]
 800ce90:	f00d f858 	bl	8019f44 <memset>

    /* Setup the basic queue fields.  */
    queue_ptr -> tx_queue_name =             name_ptr;
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	68ba      	ldr	r2, [r7, #8]
 800ce98:	605a      	str	r2, [r3, #4]

    /* Save the message size in the control block.  */
    queue_ptr -> tx_queue_message_size =  message_size;
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	687a      	ldr	r2, [r7, #4]
 800ce9e:	609a      	str	r2, [r3, #8]

    /* Determine how many messages will fit in the queue area and the number
       of ULONGs used.  */
    capacity =    (UINT) (queue_size / ((ULONG) (((ULONG) message_size) * (sizeof(ULONG)))));
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	009b      	lsls	r3, r3, #2
 800cea4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cea6:	fbb2 f3f3 	udiv	r3, r2, r3
 800ceaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    used_words =  capacity * message_size;
 800ceac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ceae:	687a      	ldr	r2, [r7, #4]
 800ceb0:	fb02 f303 	mul.w	r3, r2, r3
 800ceb4:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Save the starting address and calculate the ending address of
       the queue.  Note that the ending address is really one past the
       end!  */
    queue_ptr -> tx_queue_start =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	683a      	ldr	r2, [r7, #0]
 800ceba:	619a      	str	r2, [r3, #24]
    queue_ptr -> tx_queue_end =    TX_ULONG_POINTER_ADD(queue_ptr -> tx_queue_start, used_words);
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	699a      	ldr	r2, [r3, #24]
 800cec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cec2:	009b      	lsls	r3, r3, #2
 800cec4:	441a      	add	r2, r3
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	61da      	str	r2, [r3, #28]

    /* Set the read and write pointers to the beginning of the queue
       area.  */
    queue_ptr -> tx_queue_read =   TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	683a      	ldr	r2, [r7, #0]
 800cece:	621a      	str	r2, [r3, #32]
    queue_ptr -> tx_queue_write =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	683a      	ldr	r2, [r7, #0]
 800ced4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Setup the number of enqueued messages and the number of message
       slots available in the queue.  */
    queue_ptr -> tx_queue_available_storage =  (UINT) capacity;
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ceda:	615a      	str	r2, [r3, #20]
    queue_ptr -> tx_queue_capacity =           (UINT) capacity;
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cee0:	60da      	str	r2, [r3, #12]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cee2:	f3ef 8310 	mrs	r3, PRIMASK
 800cee6:	61bb      	str	r3, [r7, #24]
    return(posture);
 800cee8:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800ceea:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ceec:	b672      	cpsid	i
    return(int_posture);
 800ceee:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to put the queue on the created list.  */
    TX_DISABLE
 800cef0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the queue ID to make it valid.  */
    queue_ptr -> tx_queue_id =  TX_QUEUE_ID;
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	4a18      	ldr	r2, [pc, #96]	@ (800cf58 <_tx_queue_create+0xdc>)
 800cef6:	601a      	str	r2, [r3, #0]

    /* Place the queue on the list of created queues.  First,
       check for an empty list.  */
    if (_tx_queue_created_count == TX_EMPTY)
 800cef8:	4b18      	ldr	r3, [pc, #96]	@ (800cf5c <_tx_queue_create+0xe0>)
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d109      	bne.n	800cf14 <_tx_queue_create+0x98>
    {

        /* The created queue list is empty.  Add queue to empty list.  */
        _tx_queue_created_ptr =                   queue_ptr;
 800cf00:	4a17      	ldr	r2, [pc, #92]	@ (800cf60 <_tx_queue_create+0xe4>)
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	6013      	str	r3, [r2, #0]
        queue_ptr -> tx_queue_created_next =      queue_ptr;
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	68fa      	ldr	r2, [r7, #12]
 800cf0a:	631a      	str	r2, [r3, #48]	@ 0x30
        queue_ptr -> tx_queue_created_previous =  queue_ptr;
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	68fa      	ldr	r2, [r7, #12]
 800cf10:	635a      	str	r2, [r3, #52]	@ 0x34
 800cf12:	e011      	b.n	800cf38 <_tx_queue_create+0xbc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_queue =      _tx_queue_created_ptr;
 800cf14:	4b12      	ldr	r3, [pc, #72]	@ (800cf60 <_tx_queue_create+0xe4>)
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	623b      	str	r3, [r7, #32]
        previous_queue =  next_queue -> tx_queue_created_previous;
 800cf1a:	6a3b      	ldr	r3, [r7, #32]
 800cf1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf1e:	61fb      	str	r3, [r7, #28]

        /* Place the new queue in the list.  */
        next_queue -> tx_queue_created_previous =  queue_ptr;
 800cf20:	6a3b      	ldr	r3, [r7, #32]
 800cf22:	68fa      	ldr	r2, [r7, #12]
 800cf24:	635a      	str	r2, [r3, #52]	@ 0x34
        previous_queue -> tx_queue_created_next =  queue_ptr;
 800cf26:	69fb      	ldr	r3, [r7, #28]
 800cf28:	68fa      	ldr	r2, [r7, #12]
 800cf2a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Setup this queues's created links.  */
        queue_ptr -> tx_queue_created_previous =  previous_queue;
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	69fa      	ldr	r2, [r7, #28]
 800cf30:	635a      	str	r2, [r3, #52]	@ 0x34
        queue_ptr -> tx_queue_created_next =      next_queue;
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	6a3a      	ldr	r2, [r7, #32]
 800cf36:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Increment the created queue count.  */
    _tx_queue_created_count++;
 800cf38:	4b08      	ldr	r3, [pc, #32]	@ (800cf5c <_tx_queue_create+0xe0>)
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	3301      	adds	r3, #1
 800cf3e:	4a07      	ldr	r2, [pc, #28]	@ (800cf5c <_tx_queue_create+0xe0>)
 800cf40:	6013      	str	r3, [r2, #0]
 800cf42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf44:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cf46:	693b      	ldr	r3, [r7, #16]
 800cf48:	f383 8810 	msr	PRIMASK, r3
}
 800cf4c:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800cf4e:	2300      	movs	r3, #0
}
 800cf50:	4618      	mov	r0, r3
 800cf52:	3730      	adds	r7, #48	@ 0x30
 800cf54:	46bd      	mov	sp, r7
 800cf56:	bd80      	pop	{r7, pc}
 800cf58:	51554555 	.word	0x51554555
 800cf5c:	200159b0 	.word	0x200159b0
 800cf60:	200159ac 	.word	0x200159ac

0800cf64 <_tx_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b096      	sub	sp, #88	@ 0x58
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	60f8      	str	r0, [r7, #12]
 800cf6c:	60b9      	str	r1, [r7, #8]
 800cf6e:	607a      	str	r2, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800cf70:	2300      	movs	r3, #0
 800cf72:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cf74:	f3ef 8310 	mrs	r3, PRIMASK
 800cf78:	633b      	str	r3, [r7, #48]	@ 0x30
    return(posture);
 800cf7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    int_posture = __get_interrupt_posture();
 800cf7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("CPSID i" : : : "memory");
 800cf7e:	b672      	cpsid	i
    return(int_posture);
 800cf80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable interrupts to receive message from queue.  */
    TX_DISABLE
 800cf82:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_QUEUE_RECEIVE_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf88:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Determine if there is anything in the queue.  */
    if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	691b      	ldr	r3, [r3, #16]
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	f000 8136 	beq.w	800d200 <_tx_queue_receive+0x29c>
    {

        /* Determine if there are any suspensions.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 800cf94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d13c      	bne.n	800d014 <_tx_queue_receive+0xb0>
        {

            /* There is a message waiting in the queue and there are no suspensi.  */

            /* Setup source and destination pointers.  */
            source =       queue_ptr -> tx_queue_read;
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	6a1b      	ldr	r3, [r3, #32]
 800cf9e:	657b      	str	r3, [r7, #84]	@ 0x54
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800cfa0:	68bb      	ldr	r3, [r7, #8]
 800cfa2:	653b      	str	r3, [r7, #80]	@ 0x50
            size =         queue_ptr -> tx_queue_message_size;
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	689b      	ldr	r3, [r3, #8]
 800cfa8:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800cfaa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cfac:	1d13      	adds	r3, r2, #4
 800cfae:	657b      	str	r3, [r7, #84]	@ 0x54
 800cfb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cfb2:	1d19      	adds	r1, r3, #4
 800cfb4:	6539      	str	r1, [r7, #80]	@ 0x50
 800cfb6:	6812      	ldr	r2, [r2, #0]
 800cfb8:	601a      	str	r2, [r3, #0]
 800cfba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfbc:	2b01      	cmp	r3, #1
 800cfbe:	d90e      	bls.n	800cfde <_tx_queue_receive+0x7a>
 800cfc0:	e007      	b.n	800cfd2 <_tx_queue_receive+0x6e>
 800cfc2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cfc4:	1d13      	adds	r3, r2, #4
 800cfc6:	657b      	str	r3, [r7, #84]	@ 0x54
 800cfc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cfca:	1d19      	adds	r1, r3, #4
 800cfcc:	6539      	str	r1, [r7, #80]	@ 0x50
 800cfce:	6812      	ldr	r2, [r2, #0]
 800cfd0:	601a      	str	r2, [r3, #0]
 800cfd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfd4:	3b01      	subs	r3, #1
 800cfd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cfd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d1f1      	bne.n	800cfc2 <_tx_queue_receive+0x5e>

            /* Determine if we are at the end.  */
            if (source == queue_ptr -> tx_queue_end)
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	69db      	ldr	r3, [r3, #28]
 800cfe2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cfe4:	429a      	cmp	r2, r3
 800cfe6:	d102      	bne.n	800cfee <_tx_queue_receive+0x8a>
            {

                /* Yes, wrap around to the beginning.  */
                source =  queue_ptr -> tx_queue_start;
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	699b      	ldr	r3, [r3, #24]
 800cfec:	657b      	str	r3, [r7, #84]	@ 0x54
            }

            /* Setup the queue read pointer.   */
            queue_ptr -> tx_queue_read =  source;
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cff2:	621a      	str	r2, [r3, #32]

            /* Increase the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage++;
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	695b      	ldr	r3, [r3, #20]
 800cff8:	1c5a      	adds	r2, r3, #1
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	615a      	str	r2, [r3, #20]

            /* Decrease the enqueued count.  */
            queue_ptr -> tx_queue_enqueued--;
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	691b      	ldr	r3, [r3, #16]
 800d002:	1e5a      	subs	r2, r3, #1
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	611a      	str	r2, [r3, #16]
 800d008:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d00a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d00c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d00e:	f383 8810 	msr	PRIMASK, r3
}
 800d012:	e163      	b.n	800d2dc <_tx_queue_receive+0x378>
        {

            /* At this point we know the queue is full.  */

            /* Pickup thread suspension list head pointer.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d018:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Now determine if there is a queue front suspension active.   */

            /* Is the front suspension flag set?  */
            if (thread_ptr -> tx_thread_suspend_option == TX_TRUE)
 800d01a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d01c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d020:	2b01      	cmp	r3, #1
 800d022:	d153      	bne.n	800d0cc <_tx_queue_receive+0x168>
                /* Yes, a queue front suspension is present.  */

                /* Return the message associated with this suspension.  */

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800d024:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d026:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d028:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800d02a:	68bb      	ldr	r3, [r7, #8]
 800d02c:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	689b      	ldr	r3, [r3, #8]
 800d032:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800d034:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d036:	1d13      	adds	r3, r2, #4
 800d038:	657b      	str	r3, [r7, #84]	@ 0x54
 800d03a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d03c:	1d19      	adds	r1, r3, #4
 800d03e:	6539      	str	r1, [r7, #80]	@ 0x50
 800d040:	6812      	ldr	r2, [r2, #0]
 800d042:	601a      	str	r2, [r3, #0]
 800d044:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d046:	2b01      	cmp	r3, #1
 800d048:	d90e      	bls.n	800d068 <_tx_queue_receive+0x104>
 800d04a:	e007      	b.n	800d05c <_tx_queue_receive+0xf8>
 800d04c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d04e:	1d13      	adds	r3, r2, #4
 800d050:	657b      	str	r3, [r7, #84]	@ 0x54
 800d052:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d054:	1d19      	adds	r1, r3, #4
 800d056:	6539      	str	r1, [r7, #80]	@ 0x50
 800d058:	6812      	ldr	r2, [r2, #0]
 800d05a:	601a      	str	r2, [r3, #0]
 800d05c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d05e:	3b01      	subs	r3, #1
 800d060:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d062:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d064:	2b00      	cmp	r3, #0
 800d066:	d1f1      	bne.n	800d04c <_tx_queue_receive+0xe8>

                /* Message is now in the caller's destination. See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 800d068:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d06a:	3b01      	subs	r3, #1
 800d06c:	643b      	str	r3, [r7, #64]	@ 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 800d06e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d070:	2b00      	cmp	r3, #0
 800d072:	d103      	bne.n	800d07c <_tx_queue_receive+0x118>
                {

                    /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	2200      	movs	r2, #0
 800d078:	629a      	str	r2, [r3, #40]	@ 0x28
 800d07a:	e00e      	b.n	800d09a <_tx_queue_receive+0x136>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800d07c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d07e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d080:	63bb      	str	r3, [r7, #56]	@ 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d086:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800d088:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d08a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d08c:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_thread -> tx_thread_suspended_previous =  previous_thread;
 800d08e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d090:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d092:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =  next_thread;
 800d094:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d096:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d098:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d09e:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800d0a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800d0a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d0a8:	2200      	movs	r2, #0
 800d0aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800d0ae:	4b8e      	ldr	r3, [pc, #568]	@ (800d2e8 <_tx_queue_receive+0x384>)
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	3301      	adds	r3, #1
 800d0b4:	4a8c      	ldr	r2, [pc, #560]	@ (800d2e8 <_tx_queue_receive+0x384>)
 800d0b6:	6013      	str	r3, [r2, #0]
 800d0b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d0ba:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d0bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0be:	f383 8810 	msr	PRIMASK, r3
}
 800d0c2:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 800d0c4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d0c6:	f001 f8b5 	bl	800e234 <_tx_thread_system_resume>
 800d0ca:	e107      	b.n	800d2dc <_tx_queue_receive+0x378>
                /* At this point, we know that the queue is full and there
                   are one or more threads suspended trying to send another
                   message to this queue.  */

                /* Setup source and destination pointers.  */
                source =       queue_ptr -> tx_queue_read;
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	6a1b      	ldr	r3, [r3, #32]
 800d0d0:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800d0d2:	68bb      	ldr	r3, [r7, #8]
 800d0d4:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	689b      	ldr	r3, [r3, #8]
 800d0da:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800d0dc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d0de:	1d13      	adds	r3, r2, #4
 800d0e0:	657b      	str	r3, [r7, #84]	@ 0x54
 800d0e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0e4:	1d19      	adds	r1, r3, #4
 800d0e6:	6539      	str	r1, [r7, #80]	@ 0x50
 800d0e8:	6812      	ldr	r2, [r2, #0]
 800d0ea:	601a      	str	r2, [r3, #0]
 800d0ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d0ee:	2b01      	cmp	r3, #1
 800d0f0:	d90e      	bls.n	800d110 <_tx_queue_receive+0x1ac>
 800d0f2:	e007      	b.n	800d104 <_tx_queue_receive+0x1a0>
 800d0f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d0f6:	1d13      	adds	r3, r2, #4
 800d0f8:	657b      	str	r3, [r7, #84]	@ 0x54
 800d0fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0fc:	1d19      	adds	r1, r3, #4
 800d0fe:	6539      	str	r1, [r7, #80]	@ 0x50
 800d100:	6812      	ldr	r2, [r2, #0]
 800d102:	601a      	str	r2, [r3, #0]
 800d104:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d106:	3b01      	subs	r3, #1
 800d108:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d10a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d1f1      	bne.n	800d0f4 <_tx_queue_receive+0x190>

                /* Determine if we are at the end.  */
                if (source == queue_ptr -> tx_queue_end)
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	69db      	ldr	r3, [r3, #28]
 800d114:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d116:	429a      	cmp	r2, r3
 800d118:	d102      	bne.n	800d120 <_tx_queue_receive+0x1bc>
                {

                    /* Yes, wrap around to the beginning.  */
                    source =  queue_ptr -> tx_queue_start;
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	699b      	ldr	r3, [r3, #24]
 800d11e:	657b      	str	r3, [r7, #84]	@ 0x54
                }

                /* Setup the queue read pointer.   */
                queue_ptr -> tx_queue_read =  source;
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d124:	621a      	str	r2, [r3, #32]

                /* Disable preemption.  */
                _tx_thread_preempt_disable++;
 800d126:	4b70      	ldr	r3, [pc, #448]	@ (800d2e8 <_tx_queue_receive+0x384>)
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	3301      	adds	r3, #1
 800d12c:	4a6e      	ldr	r2, [pc, #440]	@ (800d2e8 <_tx_queue_receive+0x384>)
 800d12e:	6013      	str	r3, [r2, #0]
                /* Disable interrupts again.  */
                TX_DISABLE
#endif

                /* Decrement the preemption disable variable.  */
                _tx_thread_preempt_disable--;
 800d130:	4b6d      	ldr	r3, [pc, #436]	@ (800d2e8 <_tx_queue_receive+0x384>)
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	3b01      	subs	r3, #1
 800d136:	4a6c      	ldr	r2, [pc, #432]	@ (800d2e8 <_tx_queue_receive+0x384>)
 800d138:	6013      	str	r3, [r2, #0]

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800d13a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d13c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d13e:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  queue_ptr -> tx_queue_write;
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d144:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	689b      	ldr	r3, [r3, #8]
 800d14a:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800d14c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d14e:	1d13      	adds	r3, r2, #4
 800d150:	657b      	str	r3, [r7, #84]	@ 0x54
 800d152:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d154:	1d19      	adds	r1, r3, #4
 800d156:	6539      	str	r1, [r7, #80]	@ 0x50
 800d158:	6812      	ldr	r2, [r2, #0]
 800d15a:	601a      	str	r2, [r3, #0]
 800d15c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d15e:	2b01      	cmp	r3, #1
 800d160:	d90e      	bls.n	800d180 <_tx_queue_receive+0x21c>
 800d162:	e007      	b.n	800d174 <_tx_queue_receive+0x210>
 800d164:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d166:	1d13      	adds	r3, r2, #4
 800d168:	657b      	str	r3, [r7, #84]	@ 0x54
 800d16a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d16c:	1d19      	adds	r1, r3, #4
 800d16e:	6539      	str	r1, [r7, #80]	@ 0x50
 800d170:	6812      	ldr	r2, [r2, #0]
 800d172:	601a      	str	r2, [r3, #0]
 800d174:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d176:	3b01      	subs	r3, #1
 800d178:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d17a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d1f1      	bne.n	800d164 <_tx_queue_receive+0x200>

                /* Determine if we are at the end.  */
                if (destination == queue_ptr -> tx_queue_end)
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	69db      	ldr	r3, [r3, #28]
 800d184:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d186:	429a      	cmp	r2, r3
 800d188:	d102      	bne.n	800d190 <_tx_queue_receive+0x22c>
                {

                    /* Yes, wrap around to the beginning.  */
                    destination =  queue_ptr -> tx_queue_start;
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	699b      	ldr	r3, [r3, #24]
 800d18e:	653b      	str	r3, [r7, #80]	@ 0x50
                }

                /* Adjust the write pointer.  */
                queue_ptr -> tx_queue_write =  destination;
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d194:	625a      	str	r2, [r3, #36]	@ 0x24

                /* Pickup thread pointer.  */
                thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d19a:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Message is now in the queue.  See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 800d19c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d19e:	3b01      	subs	r3, #1
 800d1a0:	643b      	str	r3, [r7, #64]	@ 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 800d1a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d103      	bne.n	800d1b0 <_tx_queue_receive+0x24c>
                {

                  /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	2200      	movs	r2, #0
 800d1ac:	629a      	str	r2, [r3, #40]	@ 0x28
 800d1ae:	e00e      	b.n	800d1ce <_tx_queue_receive+0x26a>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800d1b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d1b4:	63bb      	str	r3, [r7, #56]	@ 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d1ba:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800d1bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d1c0:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_thread -> tx_thread_suspended_previous =   previous_thread;
 800d1c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d1c6:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   next_thread;
 800d1c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1ca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d1cc:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d1d2:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800d1d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1d6:	2200      	movs	r2, #0
 800d1d8:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800d1da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1dc:	2200      	movs	r2, #0
 800d1de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800d1e2:	4b41      	ldr	r3, [pc, #260]	@ (800d2e8 <_tx_queue_receive+0x384>)
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	3301      	adds	r3, #1
 800d1e8:	4a3f      	ldr	r2, [pc, #252]	@ (800d2e8 <_tx_queue_receive+0x384>)
 800d1ea:	6013      	str	r3, [r2, #0]
 800d1ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d1ee:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d1f0:	6a3b      	ldr	r3, [r7, #32]
 800d1f2:	f383 8810 	msr	PRIMASK, r3
}
 800d1f6:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 800d1f8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d1fa:	f001 f81b 	bl	800e234 <_tx_thread_system_resume>
 800d1fe:	e06d      	b.n	800d2dc <_tx_queue_receive+0x378>
            }
        }
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	2b00      	cmp	r3, #0
 800d204:	d062      	beq.n	800d2cc <_tx_queue_receive+0x368>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800d206:	4b38      	ldr	r3, [pc, #224]	@ (800d2e8 <_tx_queue_receive+0x384>)
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d008      	beq.n	800d220 <_tx_queue_receive+0x2bc>
 800d20e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d210:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d212:	69fb      	ldr	r3, [r7, #28]
 800d214:	f383 8810 	msr	PRIMASK, r3
}
 800d218:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_EMPTY;
 800d21a:	230a      	movs	r3, #10
 800d21c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d21e:	e05d      	b.n	800d2dc <_tx_queue_receive+0x378>
            /* Increment the number of empty suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_empty_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800d220:	4b32      	ldr	r3, [pc, #200]	@ (800d2ec <_tx_queue_receive+0x388>)
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 800d226:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d228:	4a31      	ldr	r2, [pc, #196]	@ (800d2f0 <_tx_queue_receive+0x38c>)
 800d22a:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 800d22c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d22e:	68fa      	ldr	r2, [r7, #12]
 800d230:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) destination_ptr;
 800d232:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d234:	68ba      	ldr	r2, [r7, #8]
 800d236:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 800d238:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d23a:	2200      	movs	r2, #0
 800d23c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800d240:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d242:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d246:	1c5a      	adds	r2, r3, #1
 800d248:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d24a:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 800d24e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d250:	2b00      	cmp	r3, #0
 800d252:	d109      	bne.n	800d268 <_tx_queue_receive+0x304>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d258:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800d25a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d25c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d25e:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800d260:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d262:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d264:	675a      	str	r2, [r3, #116]	@ 0x74
 800d266:	e011      	b.n	800d28c <_tx_queue_receive+0x328>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d26c:	63bb      	str	r3, [r7, #56]	@ 0x38
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800d26e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d270:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d272:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800d274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d276:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d278:	637b      	str	r3, [r7, #52]	@ 0x34
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800d27a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d27c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d27e:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800d280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d282:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d284:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800d286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d288:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d28a:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 800d28c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d28e:	1c5a      	adds	r2, r3, #1
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 800d294:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d296:	2205      	movs	r2, #5
 800d298:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800d29a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d29c:	2201      	movs	r2, #1
 800d29e:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800d2a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2a2:	687a      	ldr	r2, [r7, #4]
 800d2a4:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800d2a6:	4b10      	ldr	r3, [pc, #64]	@ (800d2e8 <_tx_queue_receive+0x384>)
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	3301      	adds	r3, #1
 800d2ac:	4a0e      	ldr	r2, [pc, #56]	@ (800d2e8 <_tx_queue_receive+0x384>)
 800d2ae:	6013      	str	r3, [r2, #0]
 800d2b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d2b2:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d2b4:	69bb      	ldr	r3, [r7, #24]
 800d2b6:	f383 8810 	msr	PRIMASK, r3
}
 800d2ba:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800d2bc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800d2be:	f001 f8b9 	bl	800e434 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800d2c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d2c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d2ca:	e007      	b.n	800d2dc <_tx_queue_receive+0x378>
 800d2cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d2ce:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d2d0:	697b      	ldr	r3, [r7, #20]
 800d2d2:	f383 8810 	msr	PRIMASK, r3
}
 800d2d6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_QUEUE_EMPTY;
 800d2d8:	230a      	movs	r3, #10
 800d2da:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    /* Return completion status.  */
    return(status);
 800d2dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800d2de:	4618      	mov	r0, r3
 800d2e0:	3758      	adds	r7, #88	@ 0x58
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	bd80      	pop	{r7, pc}
 800d2e6:	bf00      	nop
 800d2e8:	20015a74 	.word	0x20015a74
 800d2ec:	200159dc 	.word	0x200159dc
 800d2f0:	0800cd75 	.word	0x0800cd75

0800d2f4 <_tx_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 800d2f4:	b580      	push	{r7, lr}
 800d2f6:	b094      	sub	sp, #80	@ 0x50
 800d2f8:	af00      	add	r7, sp, #0
 800d2fa:	60f8      	str	r0, [r7, #12]
 800d2fc:	60b9      	str	r1, [r7, #8]
 800d2fe:	607a      	str	r2, [r7, #4]
VOID            (*queue_send_notify)(struct TX_QUEUE_STRUCT *notify_queue_ptr);
#endif


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800d300:	2300      	movs	r3, #0
 800d302:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d304:	f3ef 8310 	mrs	r3, PRIMASK
 800d308:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800d30a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800d30c:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800d30e:	b672      	cpsid	i
    return(int_posture);
 800d310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Disable interrupts to place message in the queue.  */
    TX_DISABLE
 800d312:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_QUEUE_SEND_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d318:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Determine if there is room in the queue.  */
    if (queue_ptr -> tx_queue_available_storage != TX_NO_MESSAGES)
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	695b      	ldr	r3, [r3, #20]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	f000 809b 	beq.w	800d45a <_tx_queue_send+0x166>
    {

        /* There is room for the message in the queue.  */

        /* Determine if there are suspended on this queue.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 800d324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d326:	2b00      	cmp	r3, #0
 800d328:	d13c      	bne.n	800d3a4 <_tx_queue_send+0xb0>
        {

            /* No suspended threads, simply place the message in the queue.  */

            /* Reduce the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage--;
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	695b      	ldr	r3, [r3, #20]
 800d32e:	1e5a      	subs	r2, r3, #1
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	615a      	str	r2, [r3, #20]

            /* Increase the enqueued count.  */
            queue_ptr -> tx_queue_enqueued++;
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	691b      	ldr	r3, [r3, #16]
 800d338:	1c5a      	adds	r2, r3, #1
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	611a      	str	r2, [r3, #16]

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 800d33e:	68bb      	ldr	r3, [r7, #8]
 800d340:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  queue_ptr -> tx_queue_write;
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d346:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	689b      	ldr	r3, [r3, #8]
 800d34c:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800d34e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d350:	1d13      	adds	r3, r2, #4
 800d352:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d354:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d356:	1d19      	adds	r1, r3, #4
 800d358:	64b9      	str	r1, [r7, #72]	@ 0x48
 800d35a:	6812      	ldr	r2, [r2, #0]
 800d35c:	601a      	str	r2, [r3, #0]
 800d35e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d360:	2b01      	cmp	r3, #1
 800d362:	d90e      	bls.n	800d382 <_tx_queue_send+0x8e>
 800d364:	e007      	b.n	800d376 <_tx_queue_send+0x82>
 800d366:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d368:	1d13      	adds	r3, r2, #4
 800d36a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d36c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d36e:	1d19      	adds	r1, r3, #4
 800d370:	64b9      	str	r1, [r7, #72]	@ 0x48
 800d372:	6812      	ldr	r2, [r2, #0]
 800d374:	601a      	str	r2, [r3, #0]
 800d376:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d378:	3b01      	subs	r3, #1
 800d37a:	647b      	str	r3, [r7, #68]	@ 0x44
 800d37c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d1f1      	bne.n	800d366 <_tx_queue_send+0x72>

            /* Determine if we are at the end.  */
            if (destination == queue_ptr -> tx_queue_end)
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	69db      	ldr	r3, [r3, #28]
 800d386:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d388:	429a      	cmp	r2, r3
 800d38a:	d102      	bne.n	800d392 <_tx_queue_send+0x9e>
            {

                /* Yes, wrap around to the beginning.  */
                destination =  queue_ptr -> tx_queue_start;
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	699b      	ldr	r3, [r3, #24]
 800d390:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Adjust the write pointer.  */
            queue_ptr -> tx_queue_write =  destination;
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d396:	625a      	str	r2, [r3, #36]	@ 0x24
 800d398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d39a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d39c:	6a3b      	ldr	r3, [r7, #32]
 800d39e:	f383 8810 	msr	PRIMASK, r3
}
 800d3a2:	e0c8      	b.n	800d536 <_tx_queue_send+0x242>
            /* There is a thread suspended on an empty queue. Simply
               copy the message to the suspended thread's destination
               pointer.  */

            /* Pickup the head of the suspension list.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3a8:	637b      	str	r3, [r7, #52]	@ 0x34

            /* See if this is the only suspended thread on the list.  */
            suspended_count--;
 800d3aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3ac:	3b01      	subs	r3, #1
 800d3ae:	63bb      	str	r3, [r7, #56]	@ 0x38
            if (suspended_count == TX_NO_SUSPENSIONS)
 800d3b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d103      	bne.n	800d3be <_tx_queue_send+0xca>
            {

                /* Yes, the only suspended thread.  */

                /* Update the head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	2200      	movs	r2, #0
 800d3ba:	629a      	str	r2, [r3, #40]	@ 0x28
 800d3bc:	e012      	b.n	800d3e4 <_tx_queue_send+0xf0>
            {

                /* At least one more thread is on the same expiration list.  */

                /* Update the list head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 800d3be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3c0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800d3c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d3ca:	633b      	str	r3, [r7, #48]	@ 0x30
                queue_ptr -> tx_queue_suspension_list =  next_thread;
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d3d0:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800d3d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d3d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                next_thread -> tx_thread_suspended_previous =   previous_thread;
 800d3d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d3dc:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   next_thread;
 800d3de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d3e2:	671a      	str	r2, [r3, #112]	@ 0x70
            }

            /* Decrement the suspension count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d3e8:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Prepare for resumption of the thread.  */

            /* Clear cleanup routine to avoid timeout.  */
            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800d3ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3ec:	2200      	movs	r2, #0
 800d3ee:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 800d3f0:	68bb      	ldr	r3, [r7, #8]
 800d3f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800d3f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d3f8:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	689b      	ldr	r3, [r3, #8]
 800d3fe:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800d400:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d402:	1d13      	adds	r3, r2, #4
 800d404:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d406:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d408:	1d19      	adds	r1, r3, #4
 800d40a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800d40c:	6812      	ldr	r2, [r2, #0]
 800d40e:	601a      	str	r2, [r3, #0]
 800d410:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d412:	2b01      	cmp	r3, #1
 800d414:	d90e      	bls.n	800d434 <_tx_queue_send+0x140>
 800d416:	e007      	b.n	800d428 <_tx_queue_send+0x134>
 800d418:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d41a:	1d13      	adds	r3, r2, #4
 800d41c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d41e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d420:	1d19      	adds	r1, r3, #4
 800d422:	64b9      	str	r1, [r7, #72]	@ 0x48
 800d424:	6812      	ldr	r2, [r2, #0]
 800d426:	601a      	str	r2, [r3, #0]
 800d428:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d42a:	3b01      	subs	r3, #1
 800d42c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d42e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d430:	2b00      	cmp	r3, #0
 800d432:	d1f1      	bne.n	800d418 <_tx_queue_send+0x124>

            /* Put return status into the thread control block.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800d434:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d436:	2200      	movs	r2, #0
 800d438:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800d43c:	4b40      	ldr	r3, [pc, #256]	@ (800d540 <_tx_queue_send+0x24c>)
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	3301      	adds	r3, #1
 800d442:	4a3f      	ldr	r2, [pc, #252]	@ (800d540 <_tx_queue_send+0x24c>)
 800d444:	6013      	str	r3, [r2, #0]
 800d446:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d448:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d44a:	69fb      	ldr	r3, [r7, #28]
 800d44c:	f383 8810 	msr	PRIMASK, r3
}
 800d450:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Resume thread.  */
            _tx_thread_system_resume(thread_ptr);
 800d452:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d454:	f000 feee 	bl	800e234 <_tx_thread_system_resume>
 800d458:	e06d      	b.n	800d536 <_tx_queue_send+0x242>
#endif
        }
    }

    /* At this point, the queue is full. Determine if suspension is requested.  */
    else if (wait_option != TX_NO_WAIT)
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d062      	beq.n	800d526 <_tx_queue_send+0x232>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800d460:	4b37      	ldr	r3, [pc, #220]	@ (800d540 <_tx_queue_send+0x24c>)
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	2b00      	cmp	r3, #0
 800d466:	d008      	beq.n	800d47a <_tx_queue_send+0x186>
 800d468:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d46a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d46c:	69bb      	ldr	r3, [r7, #24]
 800d46e:	f383 8810 	msr	PRIMASK, r3
}
 800d472:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_FULL;
 800d474:	230b      	movs	r3, #11
 800d476:	643b      	str	r3, [r7, #64]	@ 0x40
 800d478:	e05d      	b.n	800d536 <_tx_queue_send+0x242>
            /* Increment the number of full suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_full_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800d47a:	4b32      	ldr	r3, [pc, #200]	@ (800d544 <_tx_queue_send+0x250>)
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 800d480:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d482:	4a31      	ldr	r2, [pc, #196]	@ (800d548 <_tx_queue_send+0x254>)
 800d484:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 800d486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d488:	68fa      	ldr	r2, [r7, #12]
 800d48a:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) source_ptr;
 800d48c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d48e:	68ba      	ldr	r2, [r7, #8]
 800d490:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 800d492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d494:	2200      	movs	r2, #0
 800d496:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800d49a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d49c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d4a0:	1c5a      	adds	r2, r3, #1
 800d4a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4a4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 800d4a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d109      	bne.n	800d4c2 <_tx_queue_send+0x1ce>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d4b2:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800d4b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d4b8:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800d4ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d4be:	675a      	str	r2, [r3, #116]	@ 0x74
 800d4c0:	e011      	b.n	800d4e6 <_tx_queue_send+0x1f2>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4c6:	633b      	str	r3, [r7, #48]	@ 0x30
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800d4c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d4cc:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800d4ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d4d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800d4d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d4d8:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800d4da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d4de:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800d4e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4e2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d4e4:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 800d4e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4e8:	1c5a      	adds	r2, r3, #1
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 800d4ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4f0:	2205      	movs	r2, #5
 800d4f2:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800d4f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4f6:	2201      	movs	r2, #1
 800d4f8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800d4fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4fc:	687a      	ldr	r2, [r7, #4]
 800d4fe:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800d500:	4b0f      	ldr	r3, [pc, #60]	@ (800d540 <_tx_queue_send+0x24c>)
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	3301      	adds	r3, #1
 800d506:	4a0e      	ldr	r2, [pc, #56]	@ (800d540 <_tx_queue_send+0x24c>)
 800d508:	6013      	str	r3, [r2, #0]
 800d50a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d50c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d50e:	697b      	ldr	r3, [r7, #20]
 800d510:	f383 8810 	msr	PRIMASK, r3
}
 800d514:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800d516:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d518:	f000 ff8c 	bl	800e434 <_tx_thread_system_suspend>
                }
            }
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800d51c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d51e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d522:	643b      	str	r3, [r7, #64]	@ 0x40
 800d524:	e007      	b.n	800d536 <_tx_queue_send+0x242>
 800d526:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d528:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d52a:	693b      	ldr	r3, [r7, #16]
 800d52c:	f383 8810 	msr	PRIMASK, r3
}
 800d530:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return error completion.  */
        status =  TX_QUEUE_FULL;
 800d532:	230b      	movs	r3, #11
 800d534:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Return completion status.  */
    return(status);
 800d536:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 800d538:	4618      	mov	r0, r3
 800d53a:	3750      	adds	r7, #80	@ 0x50
 800d53c:	46bd      	mov	sp, r7
 800d53e:	bd80      	pop	{r7, pc}
 800d540:	20015a74 	.word	0x20015a74
 800d544:	200159dc 	.word	0x200159dc
 800d548:	0800cd75 	.word	0x0800cd75

0800d54c <_tx_semaphore_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_semaphore_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800d54c:	b580      	push	{r7, lr}
 800d54e:	b08e      	sub	sp, #56	@ 0x38
 800d550:	af00      	add	r7, sp, #0
 800d552:	6078      	str	r0, [r7, #4]
 800d554:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d556:	f3ef 8310 	mrs	r3, PRIMASK
 800d55a:	623b      	str	r3, [r7, #32]
    return(posture);
 800d55c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800d55e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d560:	b672      	cpsid	i
    return(int_posture);
 800d562:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the semaphore.  */
    TX_DISABLE
 800d564:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_semaphore_cleanup))
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d56a:	4a33      	ldr	r2, [pc, #204]	@ (800d638 <_tx_semaphore_cleanup+0xec>)
 800d56c:	4293      	cmp	r3, r2
 800d56e:	d158      	bne.n	800d622 <_tx_semaphore_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d576:	683a      	ldr	r2, [r7, #0]
 800d578:	429a      	cmp	r2, r3
 800d57a:	d152      	bne.n	800d622 <_tx_semaphore_cleanup+0xd6>
        {

            /* Setup pointer to semaphore control block.  */
            semaphore_ptr =  TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d580:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL semaphore pointer.  */
            if (semaphore_ptr != TX_NULL)
 800d582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d584:	2b00      	cmp	r3, #0
 800d586:	d04c      	beq.n	800d622 <_tx_semaphore_cleanup+0xd6>
            {

                /* Check for a valid semaphore ID.  */
                if (semaphore_ptr -> tx_semaphore_id == TX_SEMAPHORE_ID)
 800d588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	4a2b      	ldr	r2, [pc, #172]	@ (800d63c <_tx_semaphore_cleanup+0xf0>)
 800d58e:	4293      	cmp	r3, r2
 800d590:	d147      	bne.n	800d622 <_tx_semaphore_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (semaphore_ptr -> tx_semaphore_suspended_count != TX_NO_SUSPENSIONS)
 800d592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d594:	691b      	ldr	r3, [r3, #16]
 800d596:	2b00      	cmp	r3, #0
 800d598:	d043      	beq.n	800d622 <_tx_semaphore_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	2200      	movs	r2, #0
 800d59e:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        semaphore_ptr -> tx_semaphore_suspended_count--;
 800d5a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5a2:	691b      	ldr	r3, [r3, #16]
 800d5a4:	1e5a      	subs	r2, r3, #1
 800d5a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5a8:	611a      	str	r2, [r3, #16]

                        /* Pickup the suspended count.  */
                        suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800d5aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5ac:	691b      	ldr	r3, [r3, #16]
 800d5ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800d5b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d103      	bne.n	800d5be <_tx_semaphore_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800d5b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5b8:	2200      	movs	r2, #0
 800d5ba:	60da      	str	r2, [r3, #12]
 800d5bc:	e013      	b.n	800d5e6 <_tx_semaphore_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5c2:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d5c8:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800d5ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d5ce:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800d5d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d5d4:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr)
 800d5d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5d8:	68db      	ldr	r3, [r3, #12]
 800d5da:	687a      	ldr	r2, [r7, #4]
 800d5dc:	429a      	cmp	r2, r3
 800d5de:	d102      	bne.n	800d5e6 <_tx_semaphore_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800d5e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d5e4:	60da      	str	r2, [r3, #12]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_SEMAPHORE_SUSP)
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5ea:	2b06      	cmp	r3, #6
 800d5ec:	d119      	bne.n	800d622 <_tx_semaphore_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            semaphore_ptr -> tx_semaphore_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_INSTANCE;
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	220d      	movs	r2, #13
 800d5f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800d5f6:	4b12      	ldr	r3, [pc, #72]	@ (800d640 <_tx_semaphore_cleanup+0xf4>)
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	3301      	adds	r3, #1
 800d5fc:	4a10      	ldr	r2, [pc, #64]	@ (800d640 <_tx_semaphore_cleanup+0xf4>)
 800d5fe:	6013      	str	r3, [r2, #0]
 800d600:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d602:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d604:	693b      	ldr	r3, [r7, #16]
 800d606:	f383 8810 	msr	PRIMASK, r3
}
 800d60a:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800d60c:	6878      	ldr	r0, [r7, #4]
 800d60e:	f000 fe11 	bl	800e234 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d612:	f3ef 8310 	mrs	r3, PRIMASK
 800d616:	61bb      	str	r3, [r7, #24]
    return(posture);
 800d618:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800d61a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d61c:	b672      	cpsid	i
    return(int_posture);
 800d61e:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800d620:	637b      	str	r3, [r7, #52]	@ 0x34
 800d622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d624:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	f383 8810 	msr	PRIMASK, r3
}
 800d62c:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800d62e:	bf00      	nop
 800d630:	3738      	adds	r7, #56	@ 0x38
 800d632:	46bd      	mov	sp, r7
 800d634:	bd80      	pop	{r7, pc}
 800d636:	bf00      	nop
 800d638:	0800d54d 	.word	0x0800d54d
 800d63c:	53454d41 	.word	0x53454d41
 800d640:	20015a74 	.word	0x20015a74

0800d644 <_tx_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count)
{
 800d644:	b580      	push	{r7, lr}
 800d646:	b08a      	sub	sp, #40	@ 0x28
 800d648:	af00      	add	r7, sp, #0
 800d64a:	60f8      	str	r0, [r7, #12]
 800d64c:	60b9      	str	r1, [r7, #8]
 800d64e:	607a      	str	r2, [r7, #4]
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Initialize semaphore control block to all zeros.  */
    TX_MEMSET(semaphore_ptr, 0, (sizeof(TX_SEMAPHORE)));
 800d650:	221c      	movs	r2, #28
 800d652:	2100      	movs	r1, #0
 800d654:	68f8      	ldr	r0, [r7, #12]
 800d656:	f00c fc75 	bl	8019f44 <memset>

    /* Setup the basic semaphore fields.  */
    semaphore_ptr -> tx_semaphore_name =             name_ptr;
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	68ba      	ldr	r2, [r7, #8]
 800d65e:	605a      	str	r2, [r3, #4]
    semaphore_ptr -> tx_semaphore_count =            initial_count;
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	687a      	ldr	r2, [r7, #4]
 800d664:	609a      	str	r2, [r3, #8]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d666:	f3ef 8310 	mrs	r3, PRIMASK
 800d66a:	61bb      	str	r3, [r7, #24]
    return(posture);
 800d66c:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800d66e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d670:	b672      	cpsid	i
    return(int_posture);
 800d672:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the semaphore on the created list.  */
    TX_DISABLE
 800d674:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the semaphore ID to make it valid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_SEMAPHORE_ID;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	4a18      	ldr	r2, [pc, #96]	@ (800d6dc <_tx_semaphore_create+0x98>)
 800d67a:	601a      	str	r2, [r3, #0]

    /* Place the semaphore on the list of created semaphores.  First,
       check for an empty list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 800d67c:	4b18      	ldr	r3, [pc, #96]	@ (800d6e0 <_tx_semaphore_create+0x9c>)
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	2b00      	cmp	r3, #0
 800d682:	d109      	bne.n	800d698 <_tx_semaphore_create+0x54>
    {

        /* The created semaphore list is empty.  Add semaphore to empty list.  */
        _tx_semaphore_created_ptr =                       semaphore_ptr;
 800d684:	4a17      	ldr	r2, [pc, #92]	@ (800d6e4 <_tx_semaphore_create+0xa0>)
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	6013      	str	r3, [r2, #0]
        semaphore_ptr -> tx_semaphore_created_next =      semaphore_ptr;
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	68fa      	ldr	r2, [r7, #12]
 800d68e:	615a      	str	r2, [r3, #20]
        semaphore_ptr -> tx_semaphore_created_previous =  semaphore_ptr;
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	68fa      	ldr	r2, [r7, #12]
 800d694:	619a      	str	r2, [r3, #24]
 800d696:	e011      	b.n	800d6bc <_tx_semaphore_create+0x78>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_semaphore =      _tx_semaphore_created_ptr;
 800d698:	4b12      	ldr	r3, [pc, #72]	@ (800d6e4 <_tx_semaphore_create+0xa0>)
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	623b      	str	r3, [r7, #32]
        previous_semaphore =  next_semaphore -> tx_semaphore_created_previous;
 800d69e:	6a3b      	ldr	r3, [r7, #32]
 800d6a0:	699b      	ldr	r3, [r3, #24]
 800d6a2:	61fb      	str	r3, [r7, #28]

        /* Place the new semaphore in the list.  */
        next_semaphore -> tx_semaphore_created_previous =  semaphore_ptr;
 800d6a4:	6a3b      	ldr	r3, [r7, #32]
 800d6a6:	68fa      	ldr	r2, [r7, #12]
 800d6a8:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  semaphore_ptr;
 800d6aa:	69fb      	ldr	r3, [r7, #28]
 800d6ac:	68fa      	ldr	r2, [r7, #12]
 800d6ae:	615a      	str	r2, [r3, #20]

        /* Setup this semaphore's next and previous created links.  */
        semaphore_ptr -> tx_semaphore_created_previous =  previous_semaphore;
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	69fa      	ldr	r2, [r7, #28]
 800d6b4:	619a      	str	r2, [r3, #24]
        semaphore_ptr -> tx_semaphore_created_next =      next_semaphore;
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	6a3a      	ldr	r2, [r7, #32]
 800d6ba:	615a      	str	r2, [r3, #20]
    }

    /* Increment the created count.  */
    _tx_semaphore_created_count++;
 800d6bc:	4b08      	ldr	r3, [pc, #32]	@ (800d6e0 <_tx_semaphore_create+0x9c>)
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	3301      	adds	r3, #1
 800d6c2:	4a07      	ldr	r2, [pc, #28]	@ (800d6e0 <_tx_semaphore_create+0x9c>)
 800d6c4:	6013      	str	r3, [r2, #0]
 800d6c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6c8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d6ca:	693b      	ldr	r3, [r7, #16]
 800d6cc:	f383 8810 	msr	PRIMASK, r3
}
 800d6d0:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800d6d2:	2300      	movs	r3, #0
}
 800d6d4:	4618      	mov	r0, r3
 800d6d6:	3728      	adds	r7, #40	@ 0x28
 800d6d8:	46bd      	mov	sp, r7
 800d6da:	bd80      	pop	{r7, pc}
 800d6dc:	53454d41 	.word	0x53454d41
 800d6e0:	200159a8 	.word	0x200159a8
 800d6e4:	200159a4 	.word	0x200159a4

0800d6e8 <_tx_semaphore_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_delete(TX_SEMAPHORE *semaphore_ptr)
{
 800d6e8:	b580      	push	{r7, lr}
 800d6ea:	b092      	sub	sp, #72	@ 0x48
 800d6ec:	af00      	add	r7, sp, #0
 800d6ee:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d6f0:	f3ef 8310 	mrs	r3, PRIMASK
 800d6f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800d6f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800d6f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800d6fa:	b672      	cpsid	i
    return(int_posture);
 800d6fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Disable interrupts to remove the semaphore from the created list.  */
    TX_DISABLE
 800d6fe:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_DELETE_INSERT

    /* Clear the semaphore ID to make it invalid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_CLEAR_ID;
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	2200      	movs	r2, #0
 800d704:	601a      	str	r2, [r3, #0]

    /* Decrement the number of semaphores.  */
    _tx_semaphore_created_count--;
 800d706:	4b3d      	ldr	r3, [pc, #244]	@ (800d7fc <_tx_semaphore_delete+0x114>)
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	3b01      	subs	r3, #1
 800d70c:	4a3b      	ldr	r2, [pc, #236]	@ (800d7fc <_tx_semaphore_delete+0x114>)
 800d70e:	6013      	str	r3, [r2, #0]

    /* See if the semaphore is the only one on the list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 800d710:	4b3a      	ldr	r3, [pc, #232]	@ (800d7fc <_tx_semaphore_delete+0x114>)
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	2b00      	cmp	r3, #0
 800d716:	d103      	bne.n	800d720 <_tx_semaphore_delete+0x38>
    {

        /* Only created semaphore, just set the created list to NULL.  */
        _tx_semaphore_created_ptr =  TX_NULL;
 800d718:	4b39      	ldr	r3, [pc, #228]	@ (800d800 <_tx_semaphore_delete+0x118>)
 800d71a:	2200      	movs	r2, #0
 800d71c:	601a      	str	r2, [r3, #0]
 800d71e:	e013      	b.n	800d748 <_tx_semaphore_delete+0x60>
    }
    else
    {

        /* Link-up the neighbors.  */
        next_semaphore =                                   semaphore_ptr -> tx_semaphore_created_next;
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	695b      	ldr	r3, [r3, #20]
 800d724:	63bb      	str	r3, [r7, #56]	@ 0x38
        previous_semaphore =                               semaphore_ptr -> tx_semaphore_created_previous;
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	699b      	ldr	r3, [r3, #24]
 800d72a:	637b      	str	r3, [r7, #52]	@ 0x34
        next_semaphore -> tx_semaphore_created_previous =  previous_semaphore;
 800d72c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d72e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d730:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  next_semaphore;
 800d732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d734:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d736:	615a      	str	r2, [r3, #20]

        /* See if we have to update the created list head pointer.  */
        if (_tx_semaphore_created_ptr == semaphore_ptr)
 800d738:	4b31      	ldr	r3, [pc, #196]	@ (800d800 <_tx_semaphore_delete+0x118>)
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	687a      	ldr	r2, [r7, #4]
 800d73e:	429a      	cmp	r2, r3
 800d740:	d102      	bne.n	800d748 <_tx_semaphore_delete+0x60>
        {

            /* Yes, move the head pointer to the next link. */
            _tx_semaphore_created_ptr =  next_semaphore;
 800d742:	4a2f      	ldr	r2, [pc, #188]	@ (800d800 <_tx_semaphore_delete+0x118>)
 800d744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d746:	6013      	str	r3, [r2, #0]
        }
    }

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800d748:	4b2e      	ldr	r3, [pc, #184]	@ (800d804 <_tx_semaphore_delete+0x11c>)
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	3301      	adds	r3, #1
 800d74e:	4a2d      	ldr	r2, [pc, #180]	@ (800d804 <_tx_semaphore_delete+0x11c>)
 800d750:	6013      	str	r3, [r2, #0]

    /* Pickup the suspension information.  */
    thread_ptr =                                     semaphore_ptr -> tx_semaphore_suspension_list;
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	68db      	ldr	r3, [r3, #12]
 800d756:	647b      	str	r3, [r7, #68]	@ 0x44
    semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	2200      	movs	r2, #0
 800d75c:	60da      	str	r2, [r3, #12]
    suspended_count =                                semaphore_ptr -> tx_semaphore_suspended_count;
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	691b      	ldr	r3, [r3, #16]
 800d762:	643b      	str	r3, [r7, #64]	@ 0x40
    semaphore_ptr -> tx_semaphore_suspended_count =  TX_NO_SUSPENSIONS;
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	2200      	movs	r2, #0
 800d768:	611a      	str	r2, [r3, #16]
 800d76a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d76c:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d76e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d770:	f383 8810 	msr	PRIMASK, r3
}
 800d774:	bf00      	nop
    /* Restore interrupts.  */
    TX_RESTORE

    /* Walk through the semaphore list to resume any and all threads suspended
       on this semaphore.  */
    while (suspended_count != TX_NO_SUSPENSIONS)
 800d776:	e024      	b.n	800d7c2 <_tx_semaphore_delete+0xda>
    {

        /* Decrement the suspension count.  */
        suspended_count--;
 800d778:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d77a:	3b01      	subs	r3, #1
 800d77c:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d77e:	f3ef 8310 	mrs	r3, PRIMASK
 800d782:	61fb      	str	r3, [r7, #28]
    return(posture);
 800d784:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800d786:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d788:	b672      	cpsid	i
    return(int_posture);
 800d78a:	69bb      	ldr	r3, [r7, #24]

        /* Lockout interrupts.  */
        TX_DISABLE
 800d78c:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Clear the cleanup pointer, this prevents the timeout from doing
           anything.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800d78e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d790:	2200      	movs	r2, #0
 800d792:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Set the return status in the thread to TX_DELETED.  */
        thread_ptr -> tx_thread_suspend_status =  TX_DELETED;
 800d794:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d796:	2201      	movs	r2, #1
 800d798:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Move the thread pointer ahead.  */
        next_thread =  thread_ptr -> tx_thread_suspended_next;
 800d79c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d79e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d7a0:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption again.  */
        _tx_thread_preempt_disable++;
 800d7a2:	4b18      	ldr	r3, [pc, #96]	@ (800d804 <_tx_semaphore_delete+0x11c>)
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	3301      	adds	r3, #1
 800d7a8:	4a16      	ldr	r2, [pc, #88]	@ (800d804 <_tx_semaphore_delete+0x11c>)
 800d7aa:	6013      	str	r3, [r2, #0]
 800d7ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7ae:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d7b0:	6a3b      	ldr	r3, [r7, #32]
 800d7b2:	f383 8810 	msr	PRIMASK, r3
}
 800d7b6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 800d7b8:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800d7ba:	f000 fd3b 	bl	800e234 <_tx_thread_system_resume>
#endif

        /* Move to next thread.  */
        thread_ptr =  next_thread;
 800d7be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7c0:	647b      	str	r3, [r7, #68]	@ 0x44
    while (suspended_count != TX_NO_SUSPENSIONS)
 800d7c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d1d7      	bne.n	800d778 <_tx_semaphore_delete+0x90>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d7c8:	f3ef 8310 	mrs	r3, PRIMASK
 800d7cc:	613b      	str	r3, [r7, #16]
    return(posture);
 800d7ce:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 800d7d0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d7d2:	b672      	cpsid	i
    return(int_posture);
 800d7d4:	68fb      	ldr	r3, [r7, #12]

    /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h.  */
    TX_SEMAPHORE_DELETE_PORT_COMPLETION(semaphore_ptr)

    /* Disable interrupts.  */
    TX_DISABLE
 800d7d6:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Release previous preempt disable.  */
    _tx_thread_preempt_disable--;
 800d7d8:	4b0a      	ldr	r3, [pc, #40]	@ (800d804 <_tx_semaphore_delete+0x11c>)
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	3b01      	subs	r3, #1
 800d7de:	4a09      	ldr	r2, [pc, #36]	@ (800d804 <_tx_semaphore_delete+0x11c>)
 800d7e0:	6013      	str	r3, [r2, #0]
 800d7e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7e4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d7e6:	697b      	ldr	r3, [r7, #20]
 800d7e8:	f383 8810 	msr	PRIMASK, r3
}
 800d7ec:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 800d7ee:	f000 fce7 	bl	800e1c0 <_tx_thread_system_preempt_check>

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800d7f2:	2300      	movs	r3, #0
}
 800d7f4:	4618      	mov	r0, r3
 800d7f6:	3748      	adds	r7, #72	@ 0x48
 800d7f8:	46bd      	mov	sp, r7
 800d7fa:	bd80      	pop	{r7, pc}
 800d7fc:	200159a8 	.word	0x200159a8
 800d800:	200159a4 	.word	0x200159a4
 800d804:	20015a74 	.word	0x20015a74

0800d808 <_tx_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800d808:	b580      	push	{r7, lr}
 800d80a:	b08e      	sub	sp, #56	@ 0x38
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	6078      	str	r0, [r7, #4]
 800d810:	6039      	str	r1, [r7, #0]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800d812:	2300      	movs	r3, #0
 800d814:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d816:	f3ef 8310 	mrs	r3, PRIMASK
 800d81a:	623b      	str	r3, [r7, #32]
    return(posture);
 800d81c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800d81e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d820:	b672      	cpsid	i
    return(int_posture);
 800d822:	69fb      	ldr	r3, [r7, #28]

    /* Disable interrupts to get an instance from the semaphore.  */
    TX_DISABLE
 800d824:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_GET_INSERT

    /* Determine if there is an instance of the semaphore.  */
    if (semaphore_ptr -> tx_semaphore_count != ((ULONG) 0))
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	689b      	ldr	r3, [r3, #8]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d00a      	beq.n	800d844 <_tx_semaphore_get+0x3c>
    {

        /* Decrement the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count--;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	689b      	ldr	r3, [r3, #8]
 800d832:	1e5a      	subs	r2, r3, #1
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	609a      	str	r2, [r3, #8]
 800d838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d83a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d83c:	69bb      	ldr	r3, [r7, #24]
 800d83e:	f383 8810 	msr	PRIMASK, r3
}
 800d842:	e068      	b.n	800d916 <_tx_semaphore_get+0x10e>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 800d844:	683b      	ldr	r3, [r7, #0]
 800d846:	2b00      	cmp	r3, #0
 800d848:	d05d      	beq.n	800d906 <_tx_semaphore_get+0xfe>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800d84a:	4b35      	ldr	r3, [pc, #212]	@ (800d920 <_tx_semaphore_get+0x118>)
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d008      	beq.n	800d864 <_tx_semaphore_get+0x5c>
 800d852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d854:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d856:	697b      	ldr	r3, [r7, #20]
 800d858:	f383 8810 	msr	PRIMASK, r3
}
 800d85c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_NO_INSTANCE;
 800d85e:	230d      	movs	r3, #13
 800d860:	637b      	str	r3, [r7, #52]	@ 0x34
 800d862:	e058      	b.n	800d916 <_tx_semaphore_get+0x10e>
            /* Increment the number of suspensions on this semaphore.  */
            semaphore_ptr -> tx_semaphore_performance_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800d864:	4b2f      	ldr	r3, [pc, #188]	@ (800d924 <_tx_semaphore_get+0x11c>)
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_semaphore_cleanup);
 800d86a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d86c:	4a2e      	ldr	r2, [pc, #184]	@ (800d928 <_tx_semaphore_get+0x120>)
 800d86e:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this semaphore control
               block.  */
            thread_ptr -> tx_thread_suspend_control_block =  (VOID *) semaphore_ptr;
 800d870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d872:	687a      	ldr	r2, [r7, #4]
 800d874:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800d876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d878:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d87c:	1c5a      	adds	r2, r3, #1
 800d87e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d880:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (semaphore_ptr -> tx_semaphore_suspended_count == TX_NO_SUSPENSIONS)
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	691b      	ldr	r3, [r3, #16]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d109      	bne.n	800d8a0 <_tx_semaphore_get+0x98>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                semaphore_ptr -> tx_semaphore_suspension_list =         thread_ptr;
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d890:	60da      	str	r2, [r3, #12]
                thread_ptr -> tx_thread_suspended_next =                thread_ptr;
 800d892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d894:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d896:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =            thread_ptr;
 800d898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d89a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d89c:	675a      	str	r2, [r3, #116]	@ 0x74
 800d89e:	e011      	b.n	800d8c4 <_tx_semaphore_get+0xbc>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   semaphore_ptr -> tx_semaphore_suspension_list;
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	68db      	ldr	r3, [r3, #12]
 800d8a4:	62bb      	str	r3, [r7, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800d8a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d8aa:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800d8ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d8b0:	627b      	str	r3, [r7, #36]	@ 0x24
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800d8b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d8b6:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800d8b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d8bc:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800d8be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d8c2:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the number of suspensions.  */
            semaphore_ptr -> tx_semaphore_suspended_count++;
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	691b      	ldr	r3, [r3, #16]
 800d8c8:	1c5a      	adds	r2, r3, #1
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	611a      	str	r2, [r3, #16]

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SEMAPHORE_SUSP;
 800d8ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8d0:	2206      	movs	r2, #6
 800d8d2:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800d8d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8d6:	2201      	movs	r2, #1
 800d8d8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800d8da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8dc:	683a      	ldr	r2, [r7, #0]
 800d8de:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800d8e0:	4b0f      	ldr	r3, [pc, #60]	@ (800d920 <_tx_semaphore_get+0x118>)
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	3301      	adds	r3, #1
 800d8e6:	4a0e      	ldr	r2, [pc, #56]	@ (800d920 <_tx_semaphore_get+0x118>)
 800d8e8:	6013      	str	r3, [r2, #0]
 800d8ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8ec:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d8ee:	693b      	ldr	r3, [r7, #16]
 800d8f0:	f383 8810 	msr	PRIMASK, r3
}
 800d8f4:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800d8f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d8f8:	f000 fd9c 	bl	800e434 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800d8fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d902:	637b      	str	r3, [r7, #52]	@ 0x34
 800d904:	e007      	b.n	800d916 <_tx_semaphore_get+0x10e>
 800d906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d908:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	f383 8810 	msr	PRIMASK, r3
}
 800d910:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_NO_INSTANCE;
 800d912:	230d      	movs	r3, #13
 800d914:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Return completion status.  */
    return(status);
 800d916:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d918:	4618      	mov	r0, r3
 800d91a:	3738      	adds	r7, #56	@ 0x38
 800d91c:	46bd      	mov	sp, r7
 800d91e:	bd80      	pop	{r7, pc}
 800d920:	20015a74 	.word	0x20015a74
 800d924:	200159dc 	.word	0x200159dc
 800d928:	0800d54d 	.word	0x0800d54d

0800d92c <_tx_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800d92c:	b580      	push	{r7, lr}
 800d92e:	b08c      	sub	sp, #48	@ 0x30
 800d930:	af00      	add	r7, sp, #0
 800d932:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d934:	f3ef 8310 	mrs	r3, PRIMASK
 800d938:	61bb      	str	r3, [r7, #24]
    return(posture);
 800d93a:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800d93c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d93e:	b672      	cpsid	i
    return(int_posture);
 800d940:	697b      	ldr	r3, [r7, #20]
TX_THREAD       *next_thread;
TX_THREAD       *previous_thread;


    /* Disable interrupts to put an instance back to the semaphore.  */
    TX_DISABLE
 800d942:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_PUT_INSERT

    /* Pickup the number of suspended threads.  */
    suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	691b      	ldr	r3, [r3, #16]
 800d948:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Determine if there are any threads suspended on the semaphore.  */
    if (suspended_count == TX_NO_SUSPENSIONS)
 800d94a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d10a      	bne.n	800d966 <_tx_semaphore_put+0x3a>
    {

        /* Increment the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count++;
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	689b      	ldr	r3, [r3, #8]
 800d954:	1c5a      	adds	r2, r3, #1
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	609a      	str	r2, [r3, #8]
 800d95a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d95c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d95e:	693b      	ldr	r3, [r7, #16]
 800d960:	f383 8810 	msr	PRIMASK, r3
}
 800d964:	e033      	b.n	800d9ce <_tx_semaphore_put+0xa2>
    {

        /* A thread is suspended on this semaphore.  */

        /* Pickup the pointer to the first suspended thread.  */
        thread_ptr =  semaphore_ptr -> tx_semaphore_suspension_list;
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	68db      	ldr	r3, [r3, #12]
 800d96a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        suspended_count--;
 800d96c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d96e:	3b01      	subs	r3, #1
 800d970:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (suspended_count == TX_NO_SUSPENSIONS)
 800d972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d974:	2b00      	cmp	r3, #0
 800d976:	d103      	bne.n	800d980 <_tx_semaphore_put+0x54>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	2200      	movs	r2, #0
 800d97c:	60da      	str	r2, [r3, #12]
 800d97e:	e00e      	b.n	800d99e <_tx_semaphore_put+0x72>
        {

            /* At least one more thread is on the same expiration list.  */

            /* Update the list head pointer.  */
            next_thread =                                     thread_ptr -> tx_thread_suspended_next;
 800d980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d982:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d984:	623b      	str	r3, [r7, #32]
            semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	6a3a      	ldr	r2, [r7, #32]
 800d98a:	60da      	str	r2, [r3, #12]

            /* Update the links of the adjacent threads.  */
            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800d98c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d98e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d990:	61fb      	str	r3, [r7, #28]
            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800d992:	6a3b      	ldr	r3, [r7, #32]
 800d994:	69fa      	ldr	r2, [r7, #28]
 800d996:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =   next_thread;
 800d998:	69fb      	ldr	r3, [r7, #28]
 800d99a:	6a3a      	ldr	r2, [r7, #32]
 800d99c:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        semaphore_ptr -> tx_semaphore_suspended_count =  suspended_count;
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d9a2:	611a      	str	r2, [r3, #16]

        /* Prepare for resumption of the first thread.  */

        /* Clear cleanup routine to avoid timeout.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800d9a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	669a      	str	r2, [r3, #104]	@ 0x68
        /* Pickup the application notify function.  */
        semaphore_put_notify =  semaphore_ptr -> tx_semaphore_put_notify;
#endif

        /* Put return status into the thread control block.  */
        thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800d9aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9ac:	2200      	movs	r2, #0
 800d9ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 800d9b2:	4b09      	ldr	r3, [pc, #36]	@ (800d9d8 <_tx_semaphore_put+0xac>)
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	3301      	adds	r3, #1
 800d9b8:	4a07      	ldr	r2, [pc, #28]	@ (800d9d8 <_tx_semaphore_put+0xac>)
 800d9ba:	6013      	str	r3, [r2, #0]
 800d9bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9be:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	f383 8810 	msr	PRIMASK, r3
}
 800d9c6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume thread.  */
        _tx_thread_system_resume(thread_ptr);
 800d9c8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d9ca:	f000 fc33 	bl	800e234 <_tx_thread_system_resume>
        }
#endif
    }

    /* Return successful completion.  */
    return(TX_SUCCESS);
 800d9ce:	2300      	movs	r3, #0
}
 800d9d0:	4618      	mov	r0, r3
 800d9d2:	3730      	adds	r7, #48	@ 0x30
 800d9d4:	46bd      	mov	sp, r7
 800d9d6:	bd80      	pop	{r7, pc}
 800d9d8:	20015a74 	.word	0x20015a74

0800d9dc <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 800d9dc:	b580      	push	{r7, lr}
 800d9de:	b092      	sub	sp, #72	@ 0x48
 800d9e0:	af00      	add	r7, sp, #0
 800d9e2:	60f8      	str	r0, [r7, #12]
 800d9e4:	60b9      	str	r1, [r7, #8]
 800d9e6:	607a      	str	r2, [r7, #4]
 800d9e8:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	643b      	str	r3, [r7, #64]	@ 0x40
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 800d9ee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d9f0:	21ef      	movs	r1, #239	@ 0xef
 800d9f2:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800d9f4:	f00c faa6 	bl	8019f44 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 800d9f8:	22b0      	movs	r2, #176	@ 0xb0
 800d9fa:	2100      	movs	r1, #0
 800d9fc:	68f8      	ldr	r0, [r7, #12]
 800d9fe:	f00c faa1 	bl	8019f44 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	68ba      	ldr	r2, [r7, #8]
 800da06:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	687a      	ldr	r2, [r7, #4]
 800da0c:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	683a      	ldr	r2, [r7, #0]
 800da12:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800da18:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800da1e:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800da24:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800da2a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800da32:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800da38:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	2220      	movs	r2, #32
 800da3e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800da42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800da44:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 800da46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800da48:	3b01      	subs	r3, #1
 800da4a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800da4c:	4413      	add	r3, r2
 800da4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800da54:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 800da56:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800da58:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800da5a:	429a      	cmp	r2, r3
 800da5c:	d007      	beq.n	800da6e <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	2200      	movs	r2, #0
 800da62:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	2200      	movs	r2, #0
 800da68:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800da6c:	e006      	b.n	800da7c <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800da72:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800da78:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	2203      	movs	r2, #3
 800da80:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	4a48      	ldr	r2, [pc, #288]	@ (800dba8 <_tx_thread_create+0x1cc>)
 800da86:	655a      	str	r2, [r3, #84]	@ 0x54
 800da88:	68fa      	ldr	r2, [r7, #12]
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 800da8e:	4947      	ldr	r1, [pc, #284]	@ (800dbac <_tx_thread_create+0x1d0>)
 800da90:	68f8      	ldr	r0, [r7, #12]
 800da92:	f7f2 fc65 	bl	8000360 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800da96:	f3ef 8310 	mrs	r3, PRIMASK
 800da9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800da9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800da9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800daa0:	b672      	cpsid	i
    return(int_posture);
 800daa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 800daa4:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	4a41      	ldr	r2, [pc, #260]	@ (800dbb0 <_tx_thread_create+0x1d4>)
 800daaa:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 800daac:	4b41      	ldr	r3, [pc, #260]	@ (800dbb4 <_tx_thread_create+0x1d8>)
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d10b      	bne.n	800dacc <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 800dab4:	4a40      	ldr	r2, [pc, #256]	@ (800dbb8 <_tx_thread_create+0x1dc>)
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	68fa      	ldr	r2, [r7, #12]
 800dabe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	68fa      	ldr	r2, [r7, #12]
 800dac6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800daca:	e016      	b.n	800dafa <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 800dacc:	4b3a      	ldr	r3, [pc, #232]	@ (800dbb8 <_tx_thread_create+0x1dc>)
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 800dad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dad4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dad8:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 800dada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dadc:	68fa      	ldr	r2, [r7, #12]
 800dade:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 800dae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dae4:	68fa      	ldr	r2, [r7, #12]
 800dae6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800daee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800daf6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 800dafa:	4b2e      	ldr	r3, [pc, #184]	@ (800dbb4 <_tx_thread_create+0x1d8>)
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	3301      	adds	r3, #1
 800db00:	4a2c      	ldr	r2, [pc, #176]	@ (800dbb4 <_tx_thread_create+0x1d8>)
 800db02:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800db04:	4b2d      	ldr	r3, [pc, #180]	@ (800dbbc <_tx_thread_create+0x1e0>)
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	3301      	adds	r3, #1
 800db0a:	4a2c      	ldr	r2, [pc, #176]	@ (800dbbc <_tx_thread_create+0x1e0>)
 800db0c:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 800db0e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db10:	2b01      	cmp	r3, #1
 800db12:	d129      	bne.n	800db68 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800db14:	f3ef 8305 	mrs	r3, IPSR
 800db18:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 800db1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 800db1c:	4b28      	ldr	r3, [pc, #160]	@ (800dbc0 <_tx_thread_create+0x1e4>)
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	4313      	orrs	r3, r2
 800db22:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800db26:	d30d      	bcc.n	800db44 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 800db28:	4b26      	ldr	r3, [pc, #152]	@ (800dbc4 <_tx_thread_create+0x1e8>)
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 800db2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800db30:	2b00      	cmp	r3, #0
 800db32:	d009      	beq.n	800db48 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 800db34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800db36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800db38:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 800db3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800db3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800db40:	63da      	str	r2, [r3, #60]	@ 0x3c
 800db42:	e001      	b.n	800db48 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 800db44:	2300      	movs	r3, #0
 800db46:	647b      	str	r3, [r7, #68]	@ 0x44
 800db48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db4a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800db4c:	6a3b      	ldr	r3, [r7, #32]
 800db4e:	f383 8810 	msr	PRIMASK, r3
}
 800db52:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 800db54:	68f8      	ldr	r0, [r7, #12]
 800db56:	f000 fb6d 	bl	800e234 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 800db5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d01e      	beq.n	800db9e <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 800db60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800db62:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800db64:	63da      	str	r2, [r3, #60]	@ 0x3c
 800db66:	e01a      	b.n	800db9e <_tx_thread_create+0x1c2>
 800db68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db6a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800db6c:	693b      	ldr	r3, [r7, #16]
 800db6e:	f383 8810 	msr	PRIMASK, r3
}
 800db72:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800db74:	f3ef 8310 	mrs	r3, PRIMASK
 800db78:	61bb      	str	r3, [r7, #24]
    return(posture);
 800db7a:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800db7c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800db7e:	b672      	cpsid	i
    return(int_posture);
 800db80:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 800db82:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 800db84:	4b0d      	ldr	r3, [pc, #52]	@ (800dbbc <_tx_thread_create+0x1e0>)
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	3b01      	subs	r3, #1
 800db8a:	4a0c      	ldr	r2, [pc, #48]	@ (800dbbc <_tx_thread_create+0x1e0>)
 800db8c:	6013      	str	r3, [r2, #0]
 800db8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db90:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800db92:	69fb      	ldr	r3, [r7, #28]
 800db94:	f383 8810 	msr	PRIMASK, r3
}
 800db98:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800db9a:	f000 fb11 	bl	800e1c0 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 800db9e:	2300      	movs	r3, #0
}
 800dba0:	4618      	mov	r0, r3
 800dba2:	3748      	adds	r7, #72	@ 0x48
 800dba4:	46bd      	mov	sp, r7
 800dba6:	bd80      	pop	{r7, pc}
 800dba8:	0800ea09 	.word	0x0800ea09
 800dbac:	0800e029 	.word	0x0800e029
 800dbb0:	54485244 	.word	0x54485244
 800dbb4:	200159e8 	.word	0x200159e8
 800dbb8:	200159e4 	.word	0x200159e4
 800dbbc:	20015a74 	.word	0x20015a74
 800dbc0:	2000000c 	.word	0x2000000c
 800dbc4:	200159e0 	.word	0x200159e0

0800dbc8 <_tx_thread_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_delete(TX_THREAD *thread_ptr)
{
 800dbc8:	b480      	push	{r7}
 800dbca:	b08b      	sub	sp, #44	@ 0x2c
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dbd4:	f3ef 8310 	mrs	r3, PRIMASK
 800dbd8:	617b      	str	r3, [r7, #20]
    return(posture);
 800dbda:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800dbdc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800dbde:	b672      	cpsid	i
    return(int_posture);
 800dbe0:	693b      	ldr	r3, [r7, #16]

    /* Lockout interrupts while the thread is being deleted.  */
    TX_DISABLE
 800dbe2:	623b      	str	r3, [r7, #32]

    /* Check for proper status of this thread to delete.  */
    if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dbe8:	2b01      	cmp	r3, #1
 800dbea:	d00b      	beq.n	800dc04 <_tx_thread_delete+0x3c>
    {

        /* Now check for terminated state.  */
        if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dbf0:	2b02      	cmp	r3, #2
 800dbf2:	d007      	beq.n	800dc04 <_tx_thread_delete+0x3c>
 800dbf4:	6a3b      	ldr	r3, [r7, #32]
 800dbf6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	f383 8810 	msr	PRIMASK, r3
}
 800dbfe:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Thread not completed or terminated - return an error!  */
            status =  TX_DELETE_ERROR;
 800dc00:	2311      	movs	r3, #17
 800dc02:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }

    /* Determine if the delete operation is okay.  */
    if (status == TX_SUCCESS)
 800dc04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d12d      	bne.n	800dc66 <_tx_thread_delete+0x9e>

        /* Unregister thread in the thread array structure.  */
        TX_EL_THREAD_UNREGISTER(thread_ptr)

        /* Clear the thread ID to make it invalid.  */
        thread_ptr -> tx_thread_id =  TX_CLEAR_ID;
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	2200      	movs	r2, #0
 800dc0e:	601a      	str	r2, [r3, #0]

        /* Decrement the number of created threads.  */
        _tx_thread_created_count--;
 800dc10:	4b18      	ldr	r3, [pc, #96]	@ (800dc74 <_tx_thread_delete+0xac>)
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	3b01      	subs	r3, #1
 800dc16:	4a17      	ldr	r2, [pc, #92]	@ (800dc74 <_tx_thread_delete+0xac>)
 800dc18:	6013      	str	r3, [r2, #0]

        /* See if the thread is the only one on the list.  */
        if (_tx_thread_created_count == TX_EMPTY)
 800dc1a:	4b16      	ldr	r3, [pc, #88]	@ (800dc74 <_tx_thread_delete+0xac>)
 800dc1c:	681b      	ldr	r3, [r3, #0]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d103      	bne.n	800dc2a <_tx_thread_delete+0x62>
        {

            /* Only created thread, just set the created list to NULL.  */
            _tx_thread_created_ptr =  TX_NULL;
 800dc22:	4b15      	ldr	r3, [pc, #84]	@ (800dc78 <_tx_thread_delete+0xb0>)
 800dc24:	2200      	movs	r2, #0
 800dc26:	601a      	str	r2, [r3, #0]
 800dc28:	e017      	b.n	800dc5a <_tx_thread_delete+0x92>
        }
        else
        {

            /* Otherwise, not the only created thread, link-up the neighbors.  */
            next_thread =                                thread_ptr -> tx_thread_created_next;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc30:	61fb      	str	r3, [r7, #28]
            previous_thread =                            thread_ptr -> tx_thread_created_previous;
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dc38:	61bb      	str	r3, [r7, #24]
            next_thread -> tx_thread_created_previous =  previous_thread;
 800dc3a:	69fb      	ldr	r3, [r7, #28]
 800dc3c:	69ba      	ldr	r2, [r7, #24]
 800dc3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            previous_thread -> tx_thread_created_next =  next_thread;
 800dc42:	69bb      	ldr	r3, [r7, #24]
 800dc44:	69fa      	ldr	r2, [r7, #28]
 800dc46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

            /* See if we have to update the created list head pointer.  */
            if (_tx_thread_created_ptr == thread_ptr)
 800dc4a:	4b0b      	ldr	r3, [pc, #44]	@ (800dc78 <_tx_thread_delete+0xb0>)
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	687a      	ldr	r2, [r7, #4]
 800dc50:	429a      	cmp	r2, r3
 800dc52:	d102      	bne.n	800dc5a <_tx_thread_delete+0x92>
            {

                /* Yes, move the head pointer to the next link. */
                _tx_thread_created_ptr =  next_thread;
 800dc54:	4a08      	ldr	r2, [pc, #32]	@ (800dc78 <_tx_thread_delete+0xb0>)
 800dc56:	69fb      	ldr	r3, [r7, #28]
 800dc58:	6013      	str	r3, [r2, #0]
 800dc5a:	6a3b      	ldr	r3, [r7, #32]
 800dc5c:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dc5e:	68bb      	ldr	r3, [r7, #8]
 800dc60:	f383 8810 	msr	PRIMASK, r3
}
 800dc64:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Return completion status.  */
    return(status);
 800dc66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800dc68:	4618      	mov	r0, r3
 800dc6a:	372c      	adds	r7, #44	@ 0x2c
 800dc6c:	46bd      	mov	sp, r7
 800dc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc72:	4770      	bx	lr
 800dc74:	200159e8 	.word	0x200159e8
 800dc78:	200159e4 	.word	0x200159e4

0800dc7c <_tx_thread_identify>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
TX_THREAD  *_tx_thread_identify(VOID)
{
 800dc7c:	b480      	push	{r7}
 800dc7e:	b087      	sub	sp, #28
 800dc80:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dc82:	f3ef 8310 	mrs	r3, PRIMASK
 800dc86:	60bb      	str	r3, [r7, #8]
    return(posture);
 800dc88:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 800dc8a:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 800dc8c:	b672      	cpsid	i
    return(int_posture);
 800dc8e:	687b      	ldr	r3, [r7, #4]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 800dc90:	617b      	str	r3, [r7, #20]

   /* Log this kernel call.  */
    TX_EL_THREAD_IDENTIFY_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800dc92:	4b08      	ldr	r3, [pc, #32]	@ (800dcb4 <_tx_thread_identify+0x38>)
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	613b      	str	r3, [r7, #16]
 800dc98:	697b      	ldr	r3, [r7, #20]
 800dc9a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	f383 8810 	msr	PRIMASK, r3
}
 800dca2:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the current thread pointer.  */
    return(thread_ptr);
 800dca4:	693b      	ldr	r3, [r7, #16]
}
 800dca6:	4618      	mov	r0, r3
 800dca8:	371c      	adds	r7, #28
 800dcaa:	46bd      	mov	sp, r7
 800dcac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb0:	4770      	bx	lr
 800dcb2:	bf00      	nop
 800dcb4:	200159dc 	.word	0x200159dc

0800dcb8 <_tx_thread_info_get>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count,
                UINT *priority, UINT *preemption_threshold, ULONG *time_slice,
                TX_THREAD **next_thread, TX_THREAD **next_suspended_thread)
{
 800dcb8:	b480      	push	{r7}
 800dcba:	b089      	sub	sp, #36	@ 0x24
 800dcbc:	af00      	add	r7, sp, #0
 800dcbe:	60f8      	str	r0, [r7, #12]
 800dcc0:	60b9      	str	r1, [r7, #8]
 800dcc2:	607a      	str	r2, [r7, #4]
 800dcc4:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dcc6:	f3ef 8310 	mrs	r3, PRIMASK
 800dcca:	61bb      	str	r3, [r7, #24]
    return(posture);
 800dccc:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800dcce:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800dcd0:	b672      	cpsid	i
    return(int_posture);
 800dcd2:	697b      	ldr	r3, [r7, #20]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts.  */
    TX_DISABLE
 800dcd4:	61fb      	str	r3, [r7, #28]

    /* Retrieve all the pertinent information and return it in the supplied
       destinations.  */

    /* Retrieve the name of the thread.  */
    if (name != TX_NULL)
 800dcd6:	68bb      	ldr	r3, [r7, #8]
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d003      	beq.n	800dce4 <_tx_thread_info_get+0x2c>
    {

        *name =  thread_ptr -> tx_thread_name;
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800dce0:	68bb      	ldr	r3, [r7, #8]
 800dce2:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's current state.  */
    if (state != TX_NULL)
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d003      	beq.n	800dcf2 <_tx_thread_info_get+0x3a>
    {

        *state =  thread_ptr -> tx_thread_state;
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the number of times the thread has been scheduled.  */
    if (run_count != TX_NULL)
 800dcf2:	683b      	ldr	r3, [r7, #0]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d003      	beq.n	800dd00 <_tx_thread_info_get+0x48>
    {

        *run_count =  thread_ptr -> tx_thread_run_count;
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	685a      	ldr	r2, [r3, #4]
 800dcfc:	683b      	ldr	r3, [r7, #0]
 800dcfe:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's priority.  */
    if (priority != TX_NULL)
 800dd00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d004      	beq.n	800dd10 <_tx_thread_info_get+0x58>
    {

        *priority =  thread_ptr -> tx_thread_user_priority;
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800dd0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd0e:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's preemption-threshold.  */
    if (preemption_threshold != TX_NULL)
 800dd10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d004      	beq.n	800dd20 <_tx_thread_info_get+0x68>
    {

        *preemption_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800dd1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd1e:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's current time-slice.  */
    if (time_slice != TX_NULL)
 800dd20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d003      	beq.n	800dd2e <_tx_thread_info_get+0x76>
    {

        *time_slice =  thread_ptr -> tx_thread_time_slice;
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	699a      	ldr	r2, [r3, #24]
 800dd2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd2c:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the next created thread.  */
    if (next_thread != TX_NULL)
 800dd2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d004      	beq.n	800dd3e <_tx_thread_info_get+0x86>
    {

        *next_thread =  thread_ptr -> tx_thread_created_next;
 800dd34:	68fb      	ldr	r3, [r7, #12]
 800dd36:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800dd3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd3c:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the next thread suspended.  */
    if (next_suspended_thread != TX_NULL)
 800dd3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d003      	beq.n	800dd4c <_tx_thread_info_get+0x94>
    {

        *next_suspended_thread =  thread_ptr -> tx_thread_suspended_next;
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800dd48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd4a:	601a      	str	r2, [r3, #0]
 800dd4c:	69fb      	ldr	r3, [r7, #28]
 800dd4e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dd50:	693b      	ldr	r3, [r7, #16]
 800dd52:	f383 8810 	msr	PRIMASK, r3
}
 800dd56:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(TX_SUCCESS);
 800dd58:	2300      	movs	r3, #0
}
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	3724      	adds	r7, #36	@ 0x24
 800dd5e:	46bd      	mov	sp, r7
 800dd60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd64:	4770      	bx	lr
	...

0800dd68 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 800dd68:	b580      	push	{r7, lr}
 800dd6a:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 800dd6c:	4b12      	ldr	r3, [pc, #72]	@ (800ddb8 <_tx_thread_initialize+0x50>)
 800dd6e:	2200      	movs	r2, #0
 800dd70:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 800dd72:	4b12      	ldr	r3, [pc, #72]	@ (800ddbc <_tx_thread_initialize+0x54>)
 800dd74:	2200      	movs	r2, #0
 800dd76:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 800dd78:	4b11      	ldr	r3, [pc, #68]	@ (800ddc0 <_tx_thread_initialize+0x58>)
 800dd7a:	2200      	movs	r2, #0
 800dd7c:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800dd7e:	4b11      	ldr	r3, [pc, #68]	@ (800ddc4 <_tx_thread_initialize+0x5c>)
 800dd80:	2220      	movs	r2, #32
 800dd82:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 800dd84:	2280      	movs	r2, #128	@ 0x80
 800dd86:	2100      	movs	r1, #0
 800dd88:	480f      	ldr	r0, [pc, #60]	@ (800ddc8 <_tx_thread_initialize+0x60>)
 800dd8a:	f00c f8db 	bl	8019f44 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 800dd8e:	4b0f      	ldr	r3, [pc, #60]	@ (800ddcc <_tx_thread_initialize+0x64>)
 800dd90:	2200      	movs	r2, #0
 800dd92:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 800dd94:	4b0e      	ldr	r3, [pc, #56]	@ (800ddd0 <_tx_thread_initialize+0x68>)
 800dd96:	2200      	movs	r2, #0
 800dd98:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 800dd9a:	4b0e      	ldr	r3, [pc, #56]	@ (800ddd4 <_tx_thread_initialize+0x6c>)
 800dd9c:	2200      	movs	r2, #0
 800dd9e:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 800dda0:	4b0d      	ldr	r3, [pc, #52]	@ (800ddd8 <_tx_thread_initialize+0x70>)
 800dda2:	2200      	movs	r2, #0
 800dda4:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 800dda6:	4b0d      	ldr	r3, [pc, #52]	@ (800dddc <_tx_thread_initialize+0x74>)
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 800ddae:	4a0b      	ldr	r2, [pc, #44]	@ (800dddc <_tx_thread_initialize+0x74>)
 800ddb0:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 800ddb2:	bf00      	nop
 800ddb4:	bd80      	pop	{r7, pc}
 800ddb6:	bf00      	nop
 800ddb8:	200159dc 	.word	0x200159dc
 800ddbc:	200159e0 	.word	0x200159e0
 800ddc0:	200159ec 	.word	0x200159ec
 800ddc4:	200159f0 	.word	0x200159f0
 800ddc8:	200159f4 	.word	0x200159f4
 800ddcc:	200159e4 	.word	0x200159e4
 800ddd0:	200159e8 	.word	0x200159e8
 800ddd4:	20015a74 	.word	0x20015a74
 800ddd8:	20015a78 	.word	0x20015a78
 800dddc:	20015a7c 	.word	0x20015a7c

0800dde0 <_tx_thread_priority_change>:
/*                                            _tx_thread_system_suspend,  */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_priority_change(TX_THREAD *thread_ptr, UINT new_priority, UINT *old_priority)
{
 800dde0:	b580      	push	{r7, lr}
 800dde2:	b090      	sub	sp, #64	@ 0x40
 800dde4:	af00      	add	r7, sp, #0
 800dde6:	60f8      	str	r0, [r7, #12]
 800dde8:	60b9      	str	r1, [r7, #8]
 800ddea:	607a      	str	r2, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ddec:	f3ef 8310 	mrs	r3, PRIMASK
 800ddf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800ddf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800ddf4:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800ddf6:	b672      	cpsid	i
    return(int_posture);
 800ddf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
TX_THREAD       *next_execute_ptr;
UINT            original_priority;


    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800ddfa:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Save the previous priority.  */
    *old_priority =  thread_ptr -> tx_thread_user_priority;
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	601a      	str	r2, [r3, #0]

    /* Log this kernel call.  */
    TX_EL_THREAD_PRIORITY_CHANGE_INSERT

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d024      	beq.n	800de58 <_tx_thread_priority_change+0x78>
    {

        /* Setup the user priority and threshold in the thread's control
           block.  */
        thread_ptr -> tx_thread_user_priority =               new_priority;
 800de0e:	68fb      	ldr	r3, [r7, #12]
 800de10:	68ba      	ldr	r2, [r7, #8]
 800de12:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        thread_ptr -> tx_thread_user_preempt_threshold =      new_priority;
 800de16:	68fb      	ldr	r3, [r7, #12]
 800de18:	68ba      	ldr	r2, [r7, #8]
 800de1a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

        /* Determine if the actual thread priority should be setup, which is the
           case if the new priority is higher than the priority inheritance.  */
        if (new_priority < thread_ptr -> tx_thread_inherit_priority)
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800de24:	68ba      	ldr	r2, [r7, #8]
 800de26:	429a      	cmp	r2, r3
 800de28:	d206      	bcs.n	800de38 <_tx_thread_priority_change+0x58>
        {

            /* Change thread priority to the new user's priority.  */
            thread_ptr -> tx_thread_priority =           new_priority;
 800de2a:	68fb      	ldr	r3, [r7, #12]
 800de2c:	68ba      	ldr	r2, [r7, #8]
 800de2e:	62da      	str	r2, [r3, #44]	@ 0x2c
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	68ba      	ldr	r2, [r7, #8]
 800de34:	63da      	str	r2, [r3, #60]	@ 0x3c
 800de36:	e009      	b.n	800de4c <_tx_thread_priority_change+0x6c>
        }
        else
        {

            /* Change thread priority to the priority inheritance.  */
            thread_ptr -> tx_thread_priority =           thread_ptr -> tx_thread_inherit_priority;
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	62da      	str	r2, [r3, #44]	@ 0x2c
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_inherit_priority;
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800de4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de4e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800de50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de52:	f383 8810 	msr	PRIMASK, r3
}
 800de56:	e075      	b.n	800df44 <_tx_thread_priority_change+0x164>
    }
    else
    {

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	220e      	movs	r2, #14
 800de5c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 800de5e:	4b3c      	ldr	r3, [pc, #240]	@ (800df50 <_tx_thread_priority_change+0x170>)
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de68:	637b      	str	r3, [r7, #52]	@ 0x34

#else

        /* Increment the preempt disable flag by 2 to prevent system suspend from
           returning to the system.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 3);
 800de6a:	4b3a      	ldr	r3, [pc, #232]	@ (800df54 <_tx_thread_priority_change+0x174>)
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	3303      	adds	r3, #3
 800de70:	4a38      	ldr	r2, [pc, #224]	@ (800df54 <_tx_thread_priority_change+0x174>)
 800de72:	6013      	str	r3, [r2, #0]

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	2201      	movs	r2, #1
 800de78:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	2200      	movs	r2, #0
 800de7e:	64da      	str	r2, [r3, #76]	@ 0x4c
 800de80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de82:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800de84:	6a3b      	ldr	r3, [r7, #32]
 800de86:	f383 8810 	msr	PRIMASK, r3
}
 800de8a:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 800de8c:	68f8      	ldr	r0, [r7, #12]
 800de8e:	f000 fad1 	bl	800e434 <_tx_thread_system_suspend>

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Setup the new priority for this thread.  */
        thread_ptr -> tx_thread_user_priority =           new_priority;
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	68ba      	ldr	r2, [r7, #8]
 800de96:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        thread_ptr -> tx_thread_user_preempt_threshold =  new_priority;
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	68ba      	ldr	r2, [r7, #8]
 800de9e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

        /* Determine if the actual thread priority should be setup, which is the
           case if the new priority is higher than the priority inheritance.  */
        if (new_priority < thread_ptr -> tx_thread_inherit_priority)
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800dea8:	68ba      	ldr	r2, [r7, #8]
 800deaa:	429a      	cmp	r2, r3
 800deac:	d206      	bcs.n	800debc <_tx_thread_priority_change+0xdc>
        {

            /* Change thread priority to the new user's priority.  */
            thread_ptr -> tx_thread_priority =           new_priority;
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	68ba      	ldr	r2, [r7, #8]
 800deb2:	62da      	str	r2, [r3, #44]	@ 0x2c
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	68ba      	ldr	r2, [r7, #8]
 800deb8:	63da      	str	r2, [r3, #60]	@ 0x3c
 800deba:	e009      	b.n	800ded0 <_tx_thread_priority_change+0xf0>
        }
        else
        {

            /* Change thread priority to the priority inheritance.  */
            thread_ptr -> tx_thread_priority =           thread_ptr -> tx_thread_inherit_priority;
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	62da      	str	r2, [r3, #44]	@ 0x2c
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_inherit_priority;
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	63da      	str	r2, [r3, #60]	@ 0x3c
        }

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 800ded0:	68f8      	ldr	r0, [r7, #12]
 800ded2:	f000 f9af 	bl	800e234 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ded6:	f3ef 8310 	mrs	r3, PRIMASK
 800deda:	61fb      	str	r3, [r7, #28]
    return(posture);
 800dedc:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800dede:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800dee0:	b672      	cpsid	i
    return(int_posture);
 800dee2:	69bb      	ldr	r3, [r7, #24]

        /* Disable interrupts.  */
        TX_DISABLE
 800dee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800dee6:	4b1b      	ldr	r3, [pc, #108]	@ (800df54 <_tx_thread_priority_change+0x174>)
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	3b01      	subs	r3, #1
 800deec:	4a19      	ldr	r2, [pc, #100]	@ (800df54 <_tx_thread_priority_change+0x174>)
 800deee:	6013      	str	r3, [r2, #0]

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 800def0:	4b17      	ldr	r3, [pc, #92]	@ (800df50 <_tx_thread_priority_change+0x170>)
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 800def6:	68fa      	ldr	r2, [r7, #12]
 800def8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800defa:	429a      	cmp	r2, r3
 800defc:	d01a      	beq.n	800df34 <_tx_thread_priority_change+0x154>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df02:	2b00      	cmp	r3, #0
 800df04:	d116      	bne.n	800df34 <_tx_thread_priority_change+0x154>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df0e:	429a      	cmp	r2, r3
 800df10:	d810      	bhi.n	800df34 <_tx_thread_priority_change+0x154>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 800df12:	68fa      	ldr	r2, [r7, #12]
 800df14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df16:	429a      	cmp	r2, r3
 800df18:	d10c      	bne.n	800df34 <_tx_thread_priority_change+0x154>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 800df1a:	4a0d      	ldr	r2, [pc, #52]	@ (800df50 <_tx_thread_priority_change+0x170>)
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	6013      	str	r3, [r2, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 800df20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800df22:	68bb      	ldr	r3, [r7, #8]
 800df24:	429a      	cmp	r2, r3
 800df26:	d205      	bcs.n	800df34 <_tx_thread_priority_change+0x154>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df2c:	490a      	ldr	r1, [pc, #40]	@ (800df58 <_tx_thread_priority_change+0x178>)
 800df2e:	68fa      	ldr	r2, [r7, #12]
 800df30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800df34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800df36:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800df38:	697b      	ldr	r3, [r7, #20]
 800df3a:	f383 8810 	msr	PRIMASK, r3
}
 800df3e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800df40:	f000 f93e 	bl	800e1c0 <_tx_thread_system_preempt_check>
    }

    /* Return success if we get here!  */
    return(TX_SUCCESS);
 800df44:	2300      	movs	r3, #0
}
 800df46:	4618      	mov	r0, r3
 800df48:	3740      	adds	r7, #64	@ 0x40
 800df4a:	46bd      	mov	sp, r7
 800df4c:	bd80      	pop	{r7, pc}
 800df4e:	bf00      	nop
 800df50:	200159e0 	.word	0x200159e0
 800df54:	20015a74 	.word	0x20015a74
 800df58:	200159f4 	.word	0x200159f4

0800df5c <_tx_thread_relinquish>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_relinquish(VOID)
{
 800df5c:	b480      	push	{r7}
 800df5e:	b08b      	sub	sp, #44	@ 0x2c
 800df60:	af00      	add	r7, sp, #0
UINT            priority;
TX_THREAD       *thread_ptr;


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800df62:	4b2b      	ldr	r3, [pc, #172]	@ (800e010 <_tx_thread_relinquish+0xb4>)
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800df68:	f3ef 8310 	mrs	r3, PRIMASK
 800df6c:	61bb      	str	r3, [r7, #24]
    return(posture);
 800df6e:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800df70:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800df72:	b672      	cpsid	i
    return(int_posture);
 800df74:	697b      	ldr	r3, [r7, #20]
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Disable interrupts.  */
    TX_DISABLE
 800df76:	623b      	str	r3, [r7, #32]

#ifndef TX_NO_TIMER

    /* Reset time slice for current thread.  */
    _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800df78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df7a:	69db      	ldr	r3, [r3, #28]
 800df7c:	4a25      	ldr	r2, [pc, #148]	@ (800e014 <_tx_thread_relinquish+0xb8>)
 800df7e:	6013      	str	r3, [r2, #0]
#endif

    /* Pickup the thread's priority.  */
    priority =  thread_ptr -> tx_thread_priority;
 800df80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df84:	61fb      	str	r3, [r7, #28]

    /* Determine if there is another thread at the same priority.  */
    if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800df86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df88:	6a1b      	ldr	r3, [r3, #32]
 800df8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800df8c:	429a      	cmp	r2, r3
 800df8e:	d009      	beq.n	800dfa4 <_tx_thread_relinquish+0x48>
    {

        /* Yes, there is another thread at this priority, make it the highest at
           this priority level.  */
        _tx_thread_priority_list[priority] =  thread_ptr -> tx_thread_ready_next;
 800df90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df92:	6a1a      	ldr	r2, [r3, #32]
 800df94:	4920      	ldr	r1, [pc, #128]	@ (800e018 <_tx_thread_relinquish+0xbc>)
 800df96:	69fb      	ldr	r3, [r7, #28]
 800df98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Mark the new thread as the one to execute.  */
        _tx_thread_execute_ptr = thread_ptr -> tx_thread_ready_next;
 800df9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df9e:	6a1b      	ldr	r3, [r3, #32]
 800dfa0:	4a1e      	ldr	r2, [pc, #120]	@ (800e01c <_tx_thread_relinquish+0xc0>)
 800dfa2:	6013      	str	r3, [r2, #0]
    }

    /* Determine if there is a higher-priority thread ready.  */
    if (_tx_thread_highest_priority < priority)
 800dfa4:	4b1e      	ldr	r3, [pc, #120]	@ (800e020 <_tx_thread_relinquish+0xc4>)
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	69fa      	ldr	r2, [r7, #28]
 800dfaa:	429a      	cmp	r2, r3
 800dfac:	d906      	bls.n	800dfbc <_tx_thread_relinquish+0x60>
    {

        /* Yes, there is a higher priority thread ready to execute.  Make
           it visible to the thread scheduler.  */
        _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800dfae:	4b1c      	ldr	r3, [pc, #112]	@ (800e020 <_tx_thread_relinquish+0xc4>)
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	4a19      	ldr	r2, [pc, #100]	@ (800e018 <_tx_thread_relinquish+0xbc>)
 800dfb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dfb8:	4a18      	ldr	r2, [pc, #96]	@ (800e01c <_tx_thread_relinquish+0xc0>)
 800dfba:	6013      	str	r3, [r2, #0]
 800dfbc:	6a3b      	ldr	r3, [r7, #32]
 800dfbe:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dfc0:	693b      	ldr	r3, [r7, #16]
 800dfc2:	f383 8810 	msr	PRIMASK, r3
}
 800dfc6:	bf00      	nop

    /* Restore previous interrupt posture.  */
    TX_RESTORE

    /* Determine if this thread needs to return to the system.  */
    if (_tx_thread_execute_ptr != thread_ptr)
 800dfc8:	4b14      	ldr	r3, [pc, #80]	@ (800e01c <_tx_thread_relinquish+0xc0>)
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dfce:	429a      	cmp	r2, r3
 800dfd0:	d017      	beq.n	800e002 <_tx_thread_relinquish+0xa6>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800dfd2:	4b14      	ldr	r3, [pc, #80]	@ (800e024 <_tx_thread_relinquish+0xc8>)
 800dfd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dfd8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800dfda:	f3ef 8305 	mrs	r3, IPSR
 800dfde:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800dfe0:	68fb      	ldr	r3, [r7, #12]
    if (__get_ipsr_value() == 0)
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d10c      	bne.n	800e000 <_tx_thread_relinquish+0xa4>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dfe6:	f3ef 8310 	mrs	r3, PRIMASK
 800dfea:	60bb      	str	r3, [r7, #8]
    return(posture);
 800dfec:	68bb      	ldr	r3, [r7, #8]
    {
        interrupt_save = __get_interrupt_posture();
 800dfee:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800dff0:	b662      	cpsie	i
}
 800dff2:	bf00      	nop
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dff8:	683b      	ldr	r3, [r7, #0]
 800dffa:	f383 8810 	msr	PRIMASK, r3
}
 800dffe:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 800e000:	bf00      	nop

        /* Transfer control to the system so the scheduler can execute
           the next thread.  */
        _tx_thread_system_return();
    }
}
 800e002:	bf00      	nop
 800e004:	372c      	adds	r7, #44	@ 0x2c
 800e006:	46bd      	mov	sp, r7
 800e008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e00c:	4770      	bx	lr
 800e00e:	bf00      	nop
 800e010:	200159dc 	.word	0x200159dc
 800e014:	20015fe0 	.word	0x20015fe0
 800e018:	200159f4 	.word	0x200159f4
 800e01c:	200159e0 	.word	0x200159e0
 800e020:	200159f0 	.word	0x200159f0
 800e024:	e000ed04 	.word	0xe000ed04

0800e028 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 800e028:	b580      	push	{r7, lr}
 800e02a:	b088      	sub	sp, #32
 800e02c:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800e02e:	4b21      	ldr	r3, [pc, #132]	@ (800e0b4 <_tx_thread_shell_entry+0x8c>)
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 800e034:	69fb      	ldr	r3, [r7, #28]
 800e036:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e038:	69fa      	ldr	r2, [r7, #28]
 800e03a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800e03c:	4610      	mov	r0, r2
 800e03e:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 800e040:	4b1d      	ldr	r3, [pc, #116]	@ (800e0b8 <_tx_thread_shell_entry+0x90>)
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	2b00      	cmp	r3, #0
 800e046:	d003      	beq.n	800e050 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 800e048:	4b1b      	ldr	r3, [pc, #108]	@ (800e0b8 <_tx_thread_shell_entry+0x90>)
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	69f8      	ldr	r0, [r7, #28]
 800e04e:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e050:	f3ef 8310 	mrs	r3, PRIMASK
 800e054:	607b      	str	r3, [r7, #4]
    return(posture);
 800e056:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800e058:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e05a:	b672      	cpsid	i
    return(int_posture);
 800e05c:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 800e05e:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 800e060:	69fb      	ldr	r3, [r7, #28]
 800e062:	2201      	movs	r2, #1
 800e064:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800e066:	69fb      	ldr	r3, [r7, #28]
 800e068:	2201      	movs	r2, #1
 800e06a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800e06c:	69fb      	ldr	r3, [r7, #28]
 800e06e:	2200      	movs	r2, #0
 800e070:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800e072:	4b12      	ldr	r3, [pc, #72]	@ (800e0bc <_tx_thread_shell_entry+0x94>)
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	3301      	adds	r3, #1
 800e078:	4a10      	ldr	r2, [pc, #64]	@ (800e0bc <_tx_thread_shell_entry+0x94>)
 800e07a:	6013      	str	r3, [r2, #0]
 800e07c:	69bb      	ldr	r3, [r7, #24]
 800e07e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e080:	68bb      	ldr	r3, [r7, #8]
 800e082:	f383 8810 	msr	PRIMASK, r3
}
 800e086:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800e088:	f3ef 8314 	mrs	r3, CONTROL
 800e08c:	60fb      	str	r3, [r7, #12]
    return(control_value);
 800e08e:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 800e090:	617b      	str	r3, [r7, #20]
 800e092:	697b      	ldr	r3, [r7, #20]
 800e094:	f023 0304 	bic.w	r3, r3, #4
 800e098:	617b      	str	r3, [r7, #20]
 800e09a:	697b      	ldr	r3, [r7, #20]
 800e09c:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800e09e:	693b      	ldr	r3, [r7, #16]
 800e0a0:	f383 8814 	msr	CONTROL, r3
}
 800e0a4:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 800e0a6:	69f8      	ldr	r0, [r7, #28]
 800e0a8:	f000 f9c4 	bl	800e434 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800e0ac:	bf00      	nop
 800e0ae:	3720      	adds	r7, #32
 800e0b0:	46bd      	mov	sp, r7
 800e0b2:	bd80      	pop	{r7, pc}
 800e0b4:	200159dc 	.word	0x200159dc
 800e0b8:	20015a78 	.word	0x20015a78
 800e0bc:	20015a74 	.word	0x20015a74

0800e0c0 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 800e0c0:	b580      	push	{r7, lr}
 800e0c2:	b08e      	sub	sp, #56	@ 0x38
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e0c8:	f3ef 8310 	mrs	r3, PRIMASK
 800e0cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800e0ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800e0d0:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800e0d2:	b672      	cpsid	i
    return(int_posture);
 800e0d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800e0d6:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800e0d8:	4b35      	ldr	r3, [pc, #212]	@ (800e1b0 <_tx_thread_sleep+0xf0>)
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 800e0de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d108      	bne.n	800e0f6 <_tx_thread_sleep+0x36>
 800e0e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0e6:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e0e8:	6a3b      	ldr	r3, [r7, #32]
 800e0ea:	f383 8810 	msr	PRIMASK, r3
}
 800e0ee:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800e0f0:	2313      	movs	r3, #19
 800e0f2:	637b      	str	r3, [r7, #52]	@ 0x34
 800e0f4:	e056      	b.n	800e1a4 <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e0f6:	f3ef 8305 	mrs	r3, IPSR
 800e0fa:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800e0fc:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800e0fe:	4b2d      	ldr	r3, [pc, #180]	@ (800e1b4 <_tx_thread_sleep+0xf4>)
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	4313      	orrs	r3, r2
 800e104:	2b00      	cmp	r3, #0
 800e106:	d008      	beq.n	800e11a <_tx_thread_sleep+0x5a>
 800e108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e10a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e10c:	69bb      	ldr	r3, [r7, #24]
 800e10e:	f383 8810 	msr	PRIMASK, r3
}
 800e112:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800e114:	2313      	movs	r3, #19
 800e116:	637b      	str	r3, [r7, #52]	@ 0x34
 800e118:	e044      	b.n	800e1a4 <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 800e11a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e11c:	4a26      	ldr	r2, [pc, #152]	@ (800e1b8 <_tx_thread_sleep+0xf8>)
 800e11e:	4293      	cmp	r3, r2
 800e120:	d108      	bne.n	800e134 <_tx_thread_sleep+0x74>
 800e122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e124:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e126:	697b      	ldr	r3, [r7, #20]
 800e128:	f383 8810 	msr	PRIMASK, r3
}
 800e12c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800e12e:	2313      	movs	r3, #19
 800e130:	637b      	str	r3, [r7, #52]	@ 0x34
 800e132:	e037      	b.n	800e1a4 <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	2b00      	cmp	r3, #0
 800e138:	d108      	bne.n	800e14c <_tx_thread_sleep+0x8c>
 800e13a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e13c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e13e:	693b      	ldr	r3, [r7, #16]
 800e140:	f383 8810 	msr	PRIMASK, r3
}
 800e144:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 800e146:	2300      	movs	r3, #0
 800e148:	637b      	str	r3, [r7, #52]	@ 0x34
 800e14a:	e02b      	b.n	800e1a4 <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800e14c:	4b1b      	ldr	r3, [pc, #108]	@ (800e1bc <_tx_thread_sleep+0xfc>)
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	2b00      	cmp	r3, #0
 800e152:	d008      	beq.n	800e166 <_tx_thread_sleep+0xa6>
 800e154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e156:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	f383 8810 	msr	PRIMASK, r3
}
 800e15e:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 800e160:	2313      	movs	r3, #19
 800e162:	637b      	str	r3, [r7, #52]	@ 0x34
 800e164:	e01e      	b.n	800e1a4 <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 800e166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e168:	2204      	movs	r2, #4
 800e16a:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800e16c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e16e:	2201      	movs	r2, #1
 800e170:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800e172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e174:	2200      	movs	r2, #0
 800e176:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 800e17a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e17c:	687a      	ldr	r2, [r7, #4]
 800e17e:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800e180:	4b0e      	ldr	r3, [pc, #56]	@ (800e1bc <_tx_thread_sleep+0xfc>)
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	3301      	adds	r3, #1
 800e186:	4a0d      	ldr	r2, [pc, #52]	@ (800e1bc <_tx_thread_sleep+0xfc>)
 800e188:	6013      	str	r3, [r2, #0]
 800e18a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e18c:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e18e:	68bb      	ldr	r3, [r7, #8]
 800e190:	f383 8810 	msr	PRIMASK, r3
}
 800e194:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800e196:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e198:	f000 f94c 	bl	800e434 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800e19c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e19e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e1a2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 800e1a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800e1a6:	4618      	mov	r0, r3
 800e1a8:	3738      	adds	r7, #56	@ 0x38
 800e1aa:	46bd      	mov	sp, r7
 800e1ac:	bd80      	pop	{r7, pc}
 800e1ae:	bf00      	nop
 800e1b0:	200159dc 	.word	0x200159dc
 800e1b4:	2000000c 	.word	0x2000000c
 800e1b8:	20015b24 	.word	0x20015b24
 800e1bc:	20015a74 	.word	0x20015a74

0800e1c0 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 800e1c0:	b480      	push	{r7}
 800e1c2:	b089      	sub	sp, #36	@ 0x24
 800e1c4:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800e1c6:	4b17      	ldr	r3, [pc, #92]	@ (800e224 <_tx_thread_system_preempt_check+0x64>)
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 800e1cc:	69fb      	ldr	r3, [r7, #28]
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d121      	bne.n	800e216 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800e1d2:	4b15      	ldr	r3, [pc, #84]	@ (800e228 <_tx_thread_system_preempt_check+0x68>)
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 800e1d8:	4b14      	ldr	r3, [pc, #80]	@ (800e22c <_tx_thread_system_preempt_check+0x6c>)
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 800e1de:	69ba      	ldr	r2, [r7, #24]
 800e1e0:	697b      	ldr	r3, [r7, #20]
 800e1e2:	429a      	cmp	r2, r3
 800e1e4:	d017      	beq.n	800e216 <_tx_thread_system_preempt_check+0x56>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800e1e6:	4b12      	ldr	r3, [pc, #72]	@ (800e230 <_tx_thread_system_preempt_check+0x70>)
 800e1e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e1ec:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e1ee:	f3ef 8305 	mrs	r3, IPSR
 800e1f2:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800e1f4:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d10c      	bne.n	800e214 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e1fa:	f3ef 8310 	mrs	r3, PRIMASK
 800e1fe:	60fb      	str	r3, [r7, #12]
    return(posture);
 800e200:	68fb      	ldr	r3, [r7, #12]
        interrupt_save = __get_interrupt_posture();
 800e202:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800e204:	b662      	cpsie	i
}
 800e206:	bf00      	nop
 800e208:	68bb      	ldr	r3, [r7, #8]
 800e20a:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	f383 8810 	msr	PRIMASK, r3
}
 800e212:	bf00      	nop
}
 800e214:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 800e216:	bf00      	nop
 800e218:	3724      	adds	r7, #36	@ 0x24
 800e21a:	46bd      	mov	sp, r7
 800e21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e220:	4770      	bx	lr
 800e222:	bf00      	nop
 800e224:	20015a74 	.word	0x20015a74
 800e228:	200159dc 	.word	0x200159dc
 800e22c:	200159e0 	.word	0x200159e0
 800e230:	e000ed04 	.word	0xe000ed04

0800e234 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800e234:	b580      	push	{r7, lr}
 800e236:	b096      	sub	sp, #88	@ 0x58
 800e238:	af00      	add	r7, sp, #0
 800e23a:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e23c:	f3ef 8310 	mrs	r3, PRIMASK
 800e240:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800e242:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 800e244:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800e246:	b672      	cpsid	i
    return(int_posture);
 800e248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800e24a:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e250:	2b00      	cmp	r3, #0
 800e252:	d005      	beq.n	800e260 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	334c      	adds	r3, #76	@ 0x4c
 800e258:	4618      	mov	r0, r3
 800e25a:	f000 fd2f 	bl	800ecbc <_tx_timer_system_deactivate>
 800e25e:	e002      	b.n	800e266 <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	2200      	movs	r2, #0
 800e264:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800e266:	4b6c      	ldr	r3, [pc, #432]	@ (800e418 <_tx_thread_system_resume+0x1e4>)
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	3b01      	subs	r3, #1
 800e26c:	4a6a      	ldr	r2, [pc, #424]	@ (800e418 <_tx_thread_system_resume+0x1e4>)
 800e26e:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e274:	2b00      	cmp	r3, #0
 800e276:	f040 8083 	bne.w	800e380 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e27e:	2b00      	cmp	r3, #0
 800e280:	f000 8097 	beq.w	800e3b2 <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d172      	bne.n	800e372 <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	2200      	movs	r2, #0
 800e290:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e296:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 800e298:	4a60      	ldr	r2, [pc, #384]	@ (800e41c <_tx_thread_system_resume+0x1e8>)
 800e29a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e29c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e2a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 800e2a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d154      	bne.n	800e352 <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 800e2a8:	495c      	ldr	r1, [pc, #368]	@ (800e41c <_tx_thread_system_resume+0x1e8>)
 800e2aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e2ac:	687a      	ldr	r2, [r7, #4]
 800e2ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	687a      	ldr	r2, [r7, #4]
 800e2b6:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	687a      	ldr	r2, [r7, #4]
 800e2bc:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 800e2be:	2201      	movs	r2, #1
 800e2c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e2c2:	fa02 f303 	lsl.w	r3, r2, r3
 800e2c6:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 800e2c8:	4b55      	ldr	r3, [pc, #340]	@ (800e420 <_tx_thread_system_resume+0x1ec>)
 800e2ca:	681a      	ldr	r2, [r3, #0]
 800e2cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e2ce:	4313      	orrs	r3, r2
 800e2d0:	4a53      	ldr	r2, [pc, #332]	@ (800e420 <_tx_thread_system_resume+0x1ec>)
 800e2d2:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 800e2d4:	4b53      	ldr	r3, [pc, #332]	@ (800e424 <_tx_thread_system_resume+0x1f0>)
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e2da:	429a      	cmp	r2, r3
 800e2dc:	d269      	bcs.n	800e3b2 <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 800e2de:	4a51      	ldr	r2, [pc, #324]	@ (800e424 <_tx_thread_system_resume+0x1f0>)
 800e2e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e2e2:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 800e2e4:	4b50      	ldr	r3, [pc, #320]	@ (800e428 <_tx_thread_system_resume+0x1f4>)
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 800e2ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d103      	bne.n	800e2f8 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800e2f0:	4a4d      	ldr	r2, [pc, #308]	@ (800e428 <_tx_thread_system_resume+0x1f4>)
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	6013      	str	r3, [r2, #0]
 800e2f6:	e05c      	b.n	800e3b2 <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 800e2f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e2fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e2fc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e2fe:	429a      	cmp	r2, r3
 800e300:	d257      	bcs.n	800e3b2 <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 800e302:	4a49      	ldr	r2, [pc, #292]	@ (800e428 <_tx_thread_system_resume+0x1f4>)
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	6013      	str	r3, [r2, #0]
 800e308:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e30a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e30c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e30e:	f383 8810 	msr	PRIMASK, r3
}
 800e312:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800e314:	4b40      	ldr	r3, [pc, #256]	@ (800e418 <_tx_thread_system_resume+0x1e4>)
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 800e31a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d174      	bne.n	800e40a <_tx_thread_system_resume+0x1d6>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800e320:	4b42      	ldr	r3, [pc, #264]	@ (800e42c <_tx_thread_system_resume+0x1f8>)
 800e322:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e326:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e328:	f3ef 8305 	mrs	r3, IPSR
 800e32c:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 800e32e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 800e330:	2b00      	cmp	r3, #0
 800e332:	d10c      	bne.n	800e34e <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e334:	f3ef 8310 	mrs	r3, PRIMASK
 800e338:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800e33a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 800e33c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800e33e:	b662      	cpsie	i
}
 800e340:	bf00      	nop
 800e342:	6a3b      	ldr	r3, [r7, #32]
 800e344:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e346:	69fb      	ldr	r3, [r7, #28]
 800e348:	f383 8810 	msr	PRIMASK, r3
}
 800e34c:	bf00      	nop
}
 800e34e:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 800e350:	e05b      	b.n	800e40a <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 800e352:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e356:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 800e358:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e35a:	687a      	ldr	r2, [r7, #4]
 800e35c:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 800e35e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e360:	687a      	ldr	r2, [r7, #4]
 800e362:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e368:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e36e:	621a      	str	r2, [r3, #32]
 800e370:	e01f      	b.n	800e3b2 <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	2200      	movs	r2, #0
 800e376:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	2203      	movs	r2, #3
 800e37c:	631a      	str	r2, [r3, #48]	@ 0x30
 800e37e:	e018      	b.n	800e3b2 <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e384:	2b01      	cmp	r3, #1
 800e386:	d014      	beq.n	800e3b2 <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e38c:	2b02      	cmp	r3, #2
 800e38e:	d010      	beq.n	800e3b2 <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e394:	2b00      	cmp	r3, #0
 800e396:	d106      	bne.n	800e3a6 <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	2200      	movs	r2, #0
 800e39c:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	2200      	movs	r2, #0
 800e3a2:	631a      	str	r2, [r3, #48]	@ 0x30
 800e3a4:	e005      	b.n	800e3b2 <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	2200      	movs	r2, #0
 800e3aa:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	2203      	movs	r2, #3
 800e3b0:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800e3b2:	4b1f      	ldr	r3, [pc, #124]	@ (800e430 <_tx_thread_system_resume+0x1fc>)
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e3b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e3ba:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e3bc:	69bb      	ldr	r3, [r7, #24]
 800e3be:	f383 8810 	msr	PRIMASK, r3
}
 800e3c2:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800e3c4:	4b18      	ldr	r3, [pc, #96]	@ (800e428 <_tx_thread_system_resume+0x1f4>)
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e3ca:	429a      	cmp	r2, r3
 800e3cc:	d020      	beq.n	800e410 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800e3ce:	4b12      	ldr	r3, [pc, #72]	@ (800e418 <_tx_thread_system_resume+0x1e4>)
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 800e3d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d11a      	bne.n	800e410 <_tx_thread_system_resume+0x1dc>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800e3da:	4b14      	ldr	r3, [pc, #80]	@ (800e42c <_tx_thread_system_resume+0x1f8>)
 800e3dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e3e0:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e3e2:	f3ef 8305 	mrs	r3, IPSR
 800e3e6:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800e3e8:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d10f      	bne.n	800e40e <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e3ee:	f3ef 8310 	mrs	r3, PRIMASK
 800e3f2:	613b      	str	r3, [r7, #16]
    return(posture);
 800e3f4:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 800e3f6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800e3f8:	b662      	cpsie	i
}
 800e3fa:	bf00      	nop
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e400:	68bb      	ldr	r3, [r7, #8]
 800e402:	f383 8810 	msr	PRIMASK, r3
}
 800e406:	bf00      	nop
}
 800e408:	e001      	b.n	800e40e <_tx_thread_system_resume+0x1da>
                                return;
 800e40a:	bf00      	nop
 800e40c:	e000      	b.n	800e410 <_tx_thread_system_resume+0x1dc>
 800e40e:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 800e410:	3758      	adds	r7, #88	@ 0x58
 800e412:	46bd      	mov	sp, r7
 800e414:	bd80      	pop	{r7, pc}
 800e416:	bf00      	nop
 800e418:	20015a74 	.word	0x20015a74
 800e41c:	200159f4 	.word	0x200159f4
 800e420:	200159ec 	.word	0x200159ec
 800e424:	200159f0 	.word	0x200159f0
 800e428:	200159e0 	.word	0x200159e0
 800e42c:	e000ed04 	.word	0xe000ed04
 800e430:	200159dc 	.word	0x200159dc

0800e434 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800e434:	b580      	push	{r7, lr}
 800e436:	b09e      	sub	sp, #120	@ 0x78
 800e438:	af00      	add	r7, sp, #0
 800e43a:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800e43c:	4b81      	ldr	r3, [pc, #516]	@ (800e644 <_tx_thread_system_suspend+0x210>)
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e442:	f3ef 8310 	mrs	r3, PRIMASK
 800e446:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800e448:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800e44a:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 800e44c:	b672      	cpsid	i
    return(int_posture);
 800e44e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800e450:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 800e452:	687a      	ldr	r2, [r7, #4]
 800e454:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e456:	429a      	cmp	r2, r3
 800e458:	d112      	bne.n	800e480 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e45e:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 800e460:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e462:	2b00      	cmp	r3, #0
 800e464:	d008      	beq.n	800e478 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 800e466:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e468:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e46c:	d004      	beq.n	800e478 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	334c      	adds	r3, #76	@ 0x4c
 800e472:	4618      	mov	r0, r3
 800e474:	f000 fbc0 	bl	800ebf8 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	69db      	ldr	r3, [r3, #28]
 800e47c:	4a72      	ldr	r2, [pc, #456]	@ (800e648 <_tx_thread_system_suspend+0x214>)
 800e47e:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800e480:	4b72      	ldr	r3, [pc, #456]	@ (800e64c <_tx_thread_system_suspend+0x218>)
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	3b01      	subs	r3, #1
 800e486:	4a71      	ldr	r2, [pc, #452]	@ (800e64c <_tx_thread_system_suspend+0x218>)
 800e488:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e48e:	2b01      	cmp	r3, #1
 800e490:	f040 80a6 	bne.w	800e5e0 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	2200      	movs	r2, #0
 800e498:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e49e:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	6a1b      	ldr	r3, [r3, #32]
 800e4a4:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 800e4a6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	429a      	cmp	r2, r3
 800e4ac:	d015      	beq.n	800e4da <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e4b2:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 800e4b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e4b6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e4b8:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 800e4ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e4bc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e4be:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 800e4c0:	4a63      	ldr	r2, [pc, #396]	@ (800e650 <_tx_thread_system_suspend+0x21c>)
 800e4c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e4c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e4c8:	687a      	ldr	r2, [r7, #4]
 800e4ca:	429a      	cmp	r2, r3
 800e4cc:	d157      	bne.n	800e57e <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 800e4ce:	4960      	ldr	r1, [pc, #384]	@ (800e650 <_tx_thread_system_suspend+0x21c>)
 800e4d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e4d2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e4d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800e4d8:	e051      	b.n	800e57e <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 800e4da:	4a5d      	ldr	r2, [pc, #372]	@ (800e650 <_tx_thread_system_suspend+0x21c>)
 800e4dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e4de:	2100      	movs	r1, #0
 800e4e0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 800e4e4:	2201      	movs	r2, #1
 800e4e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e4e8:	fa02 f303 	lsl.w	r3, r2, r3
 800e4ec:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 800e4ee:	4b59      	ldr	r3, [pc, #356]	@ (800e654 <_tx_thread_system_suspend+0x220>)
 800e4f0:	681a      	ldr	r2, [r3, #0]
 800e4f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e4f4:	43db      	mvns	r3, r3
 800e4f6:	4013      	ands	r3, r2
 800e4f8:	4a56      	ldr	r2, [pc, #344]	@ (800e654 <_tx_thread_system_suspend+0x220>)
 800e4fa:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 800e4fc:	2300      	movs	r3, #0
 800e4fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 800e500:	4b54      	ldr	r3, [pc, #336]	@ (800e654 <_tx_thread_system_suspend+0x220>)
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800e506:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d12b      	bne.n	800e564 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800e50c:	4b52      	ldr	r3, [pc, #328]	@ (800e658 <_tx_thread_system_suspend+0x224>)
 800e50e:	2220      	movs	r2, #32
 800e510:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 800e512:	4b52      	ldr	r3, [pc, #328]	@ (800e65c <_tx_thread_system_suspend+0x228>)
 800e514:	2200      	movs	r2, #0
 800e516:	601a      	str	r2, [r3, #0]
 800e518:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e51a:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e51c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e51e:	f383 8810 	msr	PRIMASK, r3
}
 800e522:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800e524:	4b49      	ldr	r3, [pc, #292]	@ (800e64c <_tx_thread_system_suspend+0x218>)
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 800e52a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	f040 8081 	bne.w	800e634 <_tx_thread_system_suspend+0x200>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800e532:	4b4b      	ldr	r3, [pc, #300]	@ (800e660 <_tx_thread_system_suspend+0x22c>)
 800e534:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e538:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e53a:	f3ef 8305 	mrs	r3, IPSR
 800e53e:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 800e540:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (__get_ipsr_value() == 0)
 800e542:	2b00      	cmp	r3, #0
 800e544:	d10c      	bne.n	800e560 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e546:	f3ef 8310 	mrs	r3, PRIMASK
 800e54a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 800e54c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 800e54e:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 800e550:	b662      	cpsie	i
}
 800e552:	bf00      	nop
 800e554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e556:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e55a:	f383 8810 	msr	PRIMASK, r3
}
 800e55e:	bf00      	nop
}
 800e560:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 800e562:	e067      	b.n	800e634 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 800e564:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e566:	fa93 f3a3 	rbit	r3, r3
 800e56a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e56c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e56e:	fab3 f383 	clz	r3, r3
 800e572:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 800e574:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e576:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e578:	4413      	add	r3, r2
 800e57a:	4a37      	ldr	r2, [pc, #220]	@ (800e658 <_tx_thread_system_suspend+0x224>)
 800e57c:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800e57e:	4b37      	ldr	r3, [pc, #220]	@ (800e65c <_tx_thread_system_suspend+0x228>)
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	687a      	ldr	r2, [r7, #4]
 800e584:	429a      	cmp	r2, r3
 800e586:	d12b      	bne.n	800e5e0 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800e588:	4b33      	ldr	r3, [pc, #204]	@ (800e658 <_tx_thread_system_suspend+0x224>)
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	4a30      	ldr	r2, [pc, #192]	@ (800e650 <_tx_thread_system_suspend+0x21c>)
 800e58e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e592:	4a32      	ldr	r2, [pc, #200]	@ (800e65c <_tx_thread_system_suspend+0x228>)
 800e594:	6013      	str	r3, [r2, #0]
 800e596:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e598:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e59a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e59c:	f383 8810 	msr	PRIMASK, r3
}
 800e5a0:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800e5a2:	4b2a      	ldr	r3, [pc, #168]	@ (800e64c <_tx_thread_system_suspend+0x218>)
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 800e5a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d144      	bne.n	800e638 <_tx_thread_system_suspend+0x204>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800e5ae:	4b2c      	ldr	r3, [pc, #176]	@ (800e660 <_tx_thread_system_suspend+0x22c>)
 800e5b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e5b4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e5b6:	f3ef 8305 	mrs	r3, IPSR
 800e5ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 800e5bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d10c      	bne.n	800e5dc <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e5c2:	f3ef 8310 	mrs	r3, PRIMASK
 800e5c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800e5c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 800e5ca:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 800e5cc:	b662      	cpsie	i
}
 800e5ce:	bf00      	nop
 800e5d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5d2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e5d4:	6a3b      	ldr	r3, [r7, #32]
 800e5d6:	f383 8810 	msr	PRIMASK, r3
}
 800e5da:	bf00      	nop
}
 800e5dc:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 800e5de:	e02b      	b.n	800e638 <_tx_thread_system_suspend+0x204>
 800e5e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e5e2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e5e4:	69fb      	ldr	r3, [r7, #28]
 800e5e6:	f383 8810 	msr	PRIMASK, r3
}
 800e5ea:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800e5ec:	4b1b      	ldr	r3, [pc, #108]	@ (800e65c <_tx_thread_system_suspend+0x228>)
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800e5f2:	429a      	cmp	r2, r3
 800e5f4:	d022      	beq.n	800e63c <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800e5f6:	4b15      	ldr	r3, [pc, #84]	@ (800e64c <_tx_thread_system_suspend+0x218>)
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 800e5fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d11c      	bne.n	800e63c <_tx_thread_system_suspend+0x208>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800e602:	4b17      	ldr	r3, [pc, #92]	@ (800e660 <_tx_thread_system_suspend+0x22c>)
 800e604:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e608:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e60a:	f3ef 8305 	mrs	r3, IPSR
 800e60e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800e610:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 800e612:	2b00      	cmp	r3, #0
 800e614:	d10c      	bne.n	800e630 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e616:	f3ef 8310 	mrs	r3, PRIMASK
 800e61a:	617b      	str	r3, [r7, #20]
    return(posture);
 800e61c:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 800e61e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800e620:	b662      	cpsie	i
}
 800e622:	bf00      	nop
 800e624:	693b      	ldr	r3, [r7, #16]
 800e626:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	f383 8810 	msr	PRIMASK, r3
}
 800e62e:	bf00      	nop
}
 800e630:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 800e632:	e003      	b.n	800e63c <_tx_thread_system_suspend+0x208>
                return;
 800e634:	bf00      	nop
 800e636:	e002      	b.n	800e63e <_tx_thread_system_suspend+0x20a>
            return;
 800e638:	bf00      	nop
 800e63a:	e000      	b.n	800e63e <_tx_thread_system_suspend+0x20a>
    return;
 800e63c:	bf00      	nop
}
 800e63e:	3778      	adds	r7, #120	@ 0x78
 800e640:	46bd      	mov	sp, r7
 800e642:	bd80      	pop	{r7, pc}
 800e644:	200159dc 	.word	0x200159dc
 800e648:	20015fe0 	.word	0x20015fe0
 800e64c:	20015a74 	.word	0x20015a74
 800e650:	200159f4 	.word	0x200159f4
 800e654:	200159ec 	.word	0x200159ec
 800e658:	200159f0 	.word	0x200159f0
 800e65c:	200159e0 	.word	0x200159e0
 800e660:	e000ed04 	.word	0xe000ed04

0800e664 <_tx_thread_terminate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_terminate(TX_THREAD *thread_ptr)
{
 800e664:	b580      	push	{r7, lr}
 800e666:	b0ac      	sub	sp, #176	@ 0xb0
 800e668:	af00      	add	r7, sp, #0
 800e66a:	6078      	str	r0, [r7, #4]
UINT        status;
ULONG       suspension_sequence;


    /* Default to successful completion.  */
    status =  TX_SUCCESS;
 800e66c:	2300      	movs	r3, #0
 800e66e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e672:	f3ef 8310 	mrs	r3, PRIMASK
 800e676:	67fb      	str	r3, [r7, #124]	@ 0x7c
    return(posture);
 800e678:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
    int_posture = __get_interrupt_posture();
 800e67a:	67bb      	str	r3, [r7, #120]	@ 0x78
    __asm__ volatile ("CPSID i" : : : "memory");
 800e67c:	b672      	cpsid	i
    return(int_posture);
 800e67e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78

    /* Lockout interrupts while the thread is being terminated.  */
    TX_DISABLE
 800e680:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    /* Deactivate thread timer, if active.  */
    _tx_timer_system_deactivate(&thread_ptr -> tx_thread_timer);
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	334c      	adds	r3, #76	@ 0x4c
 800e688:	4618      	mov	r0, r3
 800e68a:	f000 fb17 	bl	800ecbc <_tx_timer_system_deactivate>

    /* Log this kernel call.  */
    TX_EL_THREAD_TERMINATE_INSERT

    /* Is the thread already terminated?  */
    if (thread_ptr -> tx_thread_state == TX_TERMINATED)
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e692:	2b02      	cmp	r3, #2
 800e694:	d10a      	bne.n	800e6ac <_tx_thread_terminate+0x48>
 800e696:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e69a:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e69c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e69e:	f383 8810 	msr	PRIMASK, r3
}
 800e6a2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success since thread is already terminated.  */
        status =  TX_SUCCESS;
 800e6a4:	2300      	movs	r3, #0
 800e6a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e6aa:	e148      	b.n	800e93e <_tx_thread_terminate+0x2da>
    }

    /* Check the specified thread's current status.  */
    else if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e6b0:	2b01      	cmp	r3, #1
 800e6b2:	f000 813d 	beq.w	800e930 <_tx_thread_terminate+0x2cc>
    {

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 800e6b6:	4ba6      	ldr	r3, [pc, #664]	@ (800e950 <_tx_thread_terminate+0x2ec>)
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	3301      	adds	r3, #1
 800e6bc:	4aa4      	ldr	r2, [pc, #656]	@ (800e950 <_tx_thread_terminate+0x2ec>)
 800e6be:	6013      	str	r3, [r2, #0]
        /* Pickup the entry/exit application callback routine.  */
        entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

        /* Check to see if the thread is currently ready.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d17a      	bne.n	800e7be <_tx_thread_terminate+0x15a>
        {

            /* Set the state to terminated.  */
            thread_ptr -> tx_thread_state =  TX_TERMINATED;
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	2202      	movs	r2, #2
 800e6cc:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Call actual non-interruptable thread suspension routine.  */
            _tx_thread_system_ni_suspend(thread_ptr, ((ULONG) 0));
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	2201      	movs	r2, #1
 800e6d2:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup for no timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	2200      	movs	r2, #0
 800e6d8:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Disable preemption.  */
            _tx_thread_preempt_disable++;
 800e6da:	4b9d      	ldr	r3, [pc, #628]	@ (800e950 <_tx_thread_terminate+0x2ec>)
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	3301      	adds	r3, #1
 800e6e0:	4a9b      	ldr	r2, [pc, #620]	@ (800e950 <_tx_thread_terminate+0x2ec>)
 800e6e2:	6013      	str	r3, [r2, #0]
 800e6e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e6e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e6ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e6ec:	f383 8810 	msr	PRIMASK, r3
}
 800e6f0:	bf00      	nop
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e6f2:	f3ef 8305 	mrs	r3, IPSR
 800e6f6:	673b      	str	r3, [r7, #112]	@ 0x70
    return(ipsr_value);
 800e6f8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70

            /* Restore interrupts.  */
            TX_RESTORE

            /* Perform any additional activities for tool or user purpose.  */
            TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 800e6fa:	4b96      	ldr	r3, [pc, #600]	@ (800e954 <_tx_thread_terminate+0x2f0>)
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	4313      	orrs	r3, r2
 800e700:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e704:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d118      	bne.n	800e73e <_tx_thread_terminate+0xda>
 800e70c:	4b92      	ldr	r3, [pc, #584]	@ (800e958 <_tx_thread_terminate+0x2f4>)
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	687a      	ldr	r2, [r7, #4]
 800e712:	429a      	cmp	r2, r3
 800e714:	d113      	bne.n	800e73e <_tx_thread_terminate+0xda>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800e716:	f3ef 8314 	mrs	r3, CONTROL
 800e71a:	667b      	str	r3, [r7, #100]	@ 0x64
    return(control_value);
 800e71c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e71e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e722:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e726:	f023 0304 	bic.w	r3, r3, #4
 800e72a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e72e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e732:	66bb      	str	r3, [r7, #104]	@ 0x68
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800e734:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e736:	f383 8814 	msr	CONTROL, r3
}
 800e73a:	bf00      	nop
 800e73c:	e032      	b.n	800e7a4 <_tx_thread_terminate+0x140>
 800e73e:	4b87      	ldr	r3, [pc, #540]	@ (800e95c <_tx_thread_terminate+0x2f8>)
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e746:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e74a:	f003 0301 	and.w	r3, r3, #1
 800e74e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e752:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e756:	2b01      	cmp	r3, #1
 800e758:	d124      	bne.n	800e7a4 <_tx_thread_terminate+0x140>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800e75a:	f3ef 8314 	mrs	r3, CONTROL
 800e75e:	663b      	str	r3, [r7, #96]	@ 0x60
    return(control_value);
 800e760:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e762:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e766:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e76a:	f003 0304 	and.w	r3, r3, #4
 800e76e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e772:	eeb0 0a40 	vmov.f32	s0, s0
 800e776:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d112      	bne.n	800e7a4 <_tx_thread_terminate+0x140>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800e77e:	f3ef 8314 	mrs	r3, CONTROL
 800e782:	65bb      	str	r3, [r7, #88]	@ 0x58
    return(control_value);
 800e784:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e786:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e78a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e78e:	f023 0304 	bic.w	r3, r3, #4
 800e792:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e796:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e79a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800e79c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e79e:	f383 8814 	msr	CONTROL, r3
}
 800e7a2:	bf00      	nop
                (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
            }
#endif

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800e7a4:	6878      	ldr	r0, [r7, #4]
 800e7a6:	f7ff fe45 	bl	800e434 <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e7aa:	f3ef 8310 	mrs	r3, PRIMASK
 800e7ae:	657b      	str	r3, [r7, #84]	@ 0x54
    return(posture);
 800e7b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
    int_posture = __get_interrupt_posture();
 800e7b2:	653b      	str	r3, [r7, #80]	@ 0x50
    __asm__ volatile ("CPSID i" : : : "memory");
 800e7b4:	b672      	cpsid	i
    return(int_posture);
 800e7b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50

            /* Disable interrupts.  */
            TX_DISABLE
 800e7b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e7bc:	e094      	b.n	800e8e8 <_tx_thread_terminate+0x284>
        }
        else
        {

            /* Change the state to terminated.  */
            thread_ptr -> tx_thread_state =    TX_TERMINATED;
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	2202      	movs	r2, #2
 800e7c2:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Thread state change.  */
            TX_THREAD_STATE_CHANGE(thread_ptr, TX_TERMINATED)

            /* Set the suspending flag.  This prevents the thread from being
               resumed before the cleanup routine is executed.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	2201      	movs	r2, #1
 800e7c8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Pickup the cleanup routine address.  */
            suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e7ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

#ifndef TX_NOT_INTERRUPTABLE

            /* Pickup the suspension sequence number that is used later to verify that the
               cleanup is still necessary.  */
            suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e7d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e7dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e7e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e7e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e7e4:	f383 8810 	msr	PRIMASK, r3
}
 800e7e8:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE
#endif

            /* Call any cleanup routines.  */
            if (suspend_cleanup != TX_NULL)
 800e7ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d005      	beq.n	800e7fe <_tx_thread_terminate+0x19a>
            {

                /* Yes, there is a function to call.  */
                (suspend_cleanup)(thread_ptr, suspension_sequence);
 800e7f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e7f6:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800e7fa:	6878      	ldr	r0, [r7, #4]
 800e7fc:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e7fe:	f3ef 8310 	mrs	r3, PRIMASK
 800e802:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800e804:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800e806:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800e808:	b672      	cpsid	i
    return(int_posture);
 800e80a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
            }

#ifndef TX_NOT_INTERRUPTABLE

            /* Disable interrupts.  */
            TX_DISABLE
 800e80c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
#endif

            /* Clear the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_FALSE;
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	2200      	movs	r2, #0
 800e814:	639a      	str	r2, [r3, #56]	@ 0x38
 800e816:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e81a:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e81c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e81e:	f383 8810 	msr	PRIMASK, r3
}
 800e822:	bf00      	nop
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e824:	f3ef 8305 	mrs	r3, IPSR
 800e828:	64bb      	str	r3, [r7, #72]	@ 0x48
    return(ipsr_value);
 800e82a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
            /* Restore interrupts.  */
            TX_RESTORE
#endif

            /* Perform any additional activities for tool or user purpose.  */
            TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 800e82c:	4b49      	ldr	r3, [pc, #292]	@ (800e954 <_tx_thread_terminate+0x2f0>)
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	4313      	orrs	r3, r2
 800e832:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e836:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d118      	bne.n	800e870 <_tx_thread_terminate+0x20c>
 800e83e:	4b46      	ldr	r3, [pc, #280]	@ (800e958 <_tx_thread_terminate+0x2f4>)
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	687a      	ldr	r2, [r7, #4]
 800e844:	429a      	cmp	r2, r3
 800e846:	d113      	bne.n	800e870 <_tx_thread_terminate+0x20c>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800e848:	f3ef 8314 	mrs	r3, CONTROL
 800e84c:	637b      	str	r3, [r7, #52]	@ 0x34
    return(control_value);
 800e84e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e850:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e854:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e858:	f023 0304 	bic.w	r3, r3, #4
 800e85c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e860:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e864:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800e866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e868:	f383 8814 	msr	CONTROL, r3
}
 800e86c:	bf00      	nop
 800e86e:	e032      	b.n	800e8d6 <_tx_thread_terminate+0x272>
 800e870:	4b3a      	ldr	r3, [pc, #232]	@ (800e95c <_tx_thread_terminate+0x2f8>)
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e878:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e87c:	f003 0301 	and.w	r3, r3, #1
 800e880:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e884:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e888:	2b01      	cmp	r3, #1
 800e88a:	d124      	bne.n	800e8d6 <_tx_thread_terminate+0x272>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800e88c:	f3ef 8314 	mrs	r3, CONTROL
 800e890:	633b      	str	r3, [r7, #48]	@ 0x30
    return(control_value);
 800e892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e894:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e898:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e89c:	f003 0304 	and.w	r3, r3, #4
 800e8a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e8a4:	eeb0 0a40 	vmov.f32	s0, s0
 800e8a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d112      	bne.n	800e8d6 <_tx_thread_terminate+0x272>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800e8b0:	f3ef 8314 	mrs	r3, CONTROL
 800e8b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(control_value);
 800e8b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8b8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e8bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e8c0:	f023 0304 	bic.w	r3, r3, #4
 800e8c4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e8c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e8cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800e8ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8d0:	f383 8814 	msr	CONTROL, r3
}
 800e8d4:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e8d6:	f3ef 8310 	mrs	r3, PRIMASK
 800e8da:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800e8dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800e8de:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e8e0:	b672      	cpsid	i
    return(int_posture);
 800e8e2:	6a3b      	ldr	r3, [r7, #32]
#endif

#ifndef TX_NOT_INTERRUPTABLE

            /* Disable interrupts.  */
            TX_DISABLE
 800e8e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e8e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e8ec:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e8ee:	69fb      	ldr	r3, [r7, #28]
 800e8f0:	f383 8810 	msr	PRIMASK, r3
}
 800e8f4:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE
#endif

        /* Determine if the application is using mutexes.  */
        if (_tx_thread_mutex_release != TX_NULL)
 800e8f6:	4b1a      	ldr	r3, [pc, #104]	@ (800e960 <_tx_thread_terminate+0x2fc>)
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	2b00      	cmp	r3, #0
 800e8fc:	d003      	beq.n	800e906 <_tx_thread_terminate+0x2a2>
        {

            /* Yes, call the mutex release function via a function pointer that
               is setup during initialization.  */
            (_tx_thread_mutex_release)(thread_ptr);
 800e8fe:	4b18      	ldr	r3, [pc, #96]	@ (800e960 <_tx_thread_terminate+0x2fc>)
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	6878      	ldr	r0, [r7, #4]
 800e904:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e906:	f3ef 8310 	mrs	r3, PRIMASK
 800e90a:	617b      	str	r3, [r7, #20]
    return(posture);
 800e90c:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800e90e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e910:	b672      	cpsid	i
    return(int_posture);
 800e912:	693b      	ldr	r3, [r7, #16]
        }

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 800e914:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
#endif

        /* Enable preemption.  */
        _tx_thread_preempt_disable--;
 800e918:	4b0d      	ldr	r3, [pc, #52]	@ (800e950 <_tx_thread_terminate+0x2ec>)
 800e91a:	681b      	ldr	r3, [r3, #0]
 800e91c:	3b01      	subs	r3, #1
 800e91e:	4a0c      	ldr	r2, [pc, #48]	@ (800e950 <_tx_thread_terminate+0x2ec>)
 800e920:	6013      	str	r3, [r2, #0]
 800e922:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e926:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e928:	69bb      	ldr	r3, [r7, #24]
 800e92a:	f383 8810 	msr	PRIMASK, r3
}
 800e92e:	e006      	b.n	800e93e <_tx_thread_terminate+0x2da>
 800e930:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e934:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	f383 8810 	msr	PRIMASK, r3
}
 800e93c:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 800e93e:	f7ff fc3f 	bl	800e1c0 <_tx_thread_system_preempt_check>

    /* Return completion status.  */
    return(status);
 800e942:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
}
 800e946:	4618      	mov	r0, r3
 800e948:	37b0      	adds	r7, #176	@ 0xb0
 800e94a:	46bd      	mov	sp, r7
 800e94c:	bd80      	pop	{r7, pc}
 800e94e:	bf00      	nop
 800e950:	20015a74 	.word	0x20015a74
 800e954:	2000000c 	.word	0x2000000c
 800e958:	200159dc 	.word	0x200159dc
 800e95c:	e000ef34 	.word	0xe000ef34
 800e960:	20015a78 	.word	0x20015a78

0800e964 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 800e964:	b480      	push	{r7}
 800e966:	b087      	sub	sp, #28
 800e968:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800e96a:	4b21      	ldr	r3, [pc, #132]	@ (800e9f0 <_tx_thread_time_slice+0x8c>)
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e970:	f3ef 8310 	mrs	r3, PRIMASK
 800e974:	60fb      	str	r3, [r7, #12]
    return(posture);
 800e976:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 800e978:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e97a:	b672      	cpsid	i
    return(int_posture);
 800e97c:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800e97e:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800e980:	4b1c      	ldr	r3, [pc, #112]	@ (800e9f4 <_tx_thread_time_slice+0x90>)
 800e982:	2200      	movs	r2, #0
 800e984:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 800e986:	697b      	ldr	r3, [r7, #20]
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d024      	beq.n	800e9d6 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800e98c:	697b      	ldr	r3, [r7, #20]
 800e98e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e990:	2b00      	cmp	r3, #0
 800e992:	d120      	bne.n	800e9d6 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800e994:	697b      	ldr	r3, [r7, #20]
 800e996:	69da      	ldr	r2, [r3, #28]
 800e998:	697b      	ldr	r3, [r7, #20]
 800e99a:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 800e99c:	697b      	ldr	r3, [r7, #20]
 800e99e:	699b      	ldr	r3, [r3, #24]
 800e9a0:	4a15      	ldr	r2, [pc, #84]	@ (800e9f8 <_tx_thread_time_slice+0x94>)
 800e9a2:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800e9a4:	697b      	ldr	r3, [r7, #20]
 800e9a6:	6a1b      	ldr	r3, [r3, #32]
 800e9a8:	697a      	ldr	r2, [r7, #20]
 800e9aa:	429a      	cmp	r2, r3
 800e9ac:	d013      	beq.n	800e9d6 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 800e9ae:	697b      	ldr	r3, [r7, #20]
 800e9b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e9b2:	697b      	ldr	r3, [r7, #20]
 800e9b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e9b6:	429a      	cmp	r2, r3
 800e9b8:	d10d      	bne.n	800e9d6 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 800e9ba:	697b      	ldr	r3, [r7, #20]
 800e9bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9be:	697a      	ldr	r2, [r7, #20]
 800e9c0:	6a12      	ldr	r2, [r2, #32]
 800e9c2:	490e      	ldr	r1, [pc, #56]	@ (800e9fc <_tx_thread_time_slice+0x98>)
 800e9c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800e9c8:	4b0d      	ldr	r3, [pc, #52]	@ (800ea00 <_tx_thread_time_slice+0x9c>)
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	4a0b      	ldr	r2, [pc, #44]	@ (800e9fc <_tx_thread_time_slice+0x98>)
 800e9ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e9d2:	4a0c      	ldr	r2, [pc, #48]	@ (800ea04 <_tx_thread_time_slice+0xa0>)
 800e9d4:	6013      	str	r3, [r2, #0]
 800e9d6:	693b      	ldr	r3, [r7, #16]
 800e9d8:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	f383 8810 	msr	PRIMASK, r3
}
 800e9e0:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 800e9e2:	bf00      	nop
 800e9e4:	371c      	adds	r7, #28
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ec:	4770      	bx	lr
 800e9ee:	bf00      	nop
 800e9f0:	200159dc 	.word	0x200159dc
 800e9f4:	20015a84 	.word	0x20015a84
 800e9f8:	20015fe0 	.word	0x20015fe0
 800e9fc:	200159f4 	.word	0x200159f4
 800ea00:	200159f0 	.word	0x200159f0
 800ea04:	200159e0 	.word	0x200159e0

0800ea08 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 800ea08:	b580      	push	{r7, lr}
 800ea0a:	b08a      	sub	sp, #40	@ 0x28
 800ea0c:	af00      	add	r7, sp, #0
 800ea0e:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ea14:	f3ef 8310 	mrs	r3, PRIMASK
 800ea18:	617b      	str	r3, [r7, #20]
    return(posture);
 800ea1a:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800ea1c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ea1e:	b672      	cpsid	i
    return(int_posture);
 800ea20:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 800ea22:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 800ea24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea28:	2b04      	cmp	r3, #4
 800ea2a:	d10e      	bne.n	800ea4a <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 800ea2c:	4b13      	ldr	r3, [pc, #76]	@ (800ea7c <_tx_thread_timeout+0x74>)
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	3301      	adds	r3, #1
 800ea32:	4a12      	ldr	r2, [pc, #72]	@ (800ea7c <_tx_thread_timeout+0x74>)
 800ea34:	6013      	str	r3, [r2, #0]
 800ea36:	6a3b      	ldr	r3, [r7, #32]
 800ea38:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	f383 8810 	msr	PRIMASK, r3
}
 800ea40:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 800ea42:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ea44:	f7ff fbf6 	bl	800e234 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800ea48:	e013      	b.n	800ea72 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800ea4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ea4e:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800ea50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea52:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ea56:	61bb      	str	r3, [r7, #24]
 800ea58:	6a3b      	ldr	r3, [r7, #32]
 800ea5a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ea5c:	68bb      	ldr	r3, [r7, #8]
 800ea5e:	f383 8810 	msr	PRIMASK, r3
}
 800ea62:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 800ea64:	69fb      	ldr	r3, [r7, #28]
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d003      	beq.n	800ea72 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 800ea6a:	69fb      	ldr	r3, [r7, #28]
 800ea6c:	69b9      	ldr	r1, [r7, #24]
 800ea6e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ea70:	4798      	blx	r3
}
 800ea72:	bf00      	nop
 800ea74:	3728      	adds	r7, #40	@ 0x28
 800ea76:	46bd      	mov	sp, r7
 800ea78:	bd80      	pop	{r7, pc}
 800ea7a:	bf00      	nop
 800ea7c:	20015a74 	.word	0x20015a74

0800ea80 <_tx_time_get>:
/*  12-31-2020     Andres Mlinar            Modified comment(s),          */
/*                                            resulting in version 6.1.3  */
/*                                                                        */
/**************************************************************************/
ULONG  _tx_time_get(VOID)
{
 800ea80:	b480      	push	{r7}
 800ea82:	b087      	sub	sp, #28
 800ea84:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ea86:	f3ef 8310 	mrs	r3, PRIMASK
 800ea8a:	60bb      	str	r3, [r7, #8]
    return(posture);
 800ea8c:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 800ea8e:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ea90:	b672      	cpsid	i
    return(int_posture);
 800ea92:	687b      	ldr	r3, [r7, #4]
#endif
ULONG   temp_time;


    /* Disable interrupts.  */
    TX_DISABLE
 800ea94:	617b      	str	r3, [r7, #20]

    /* Pickup the system clock time.  */
    temp_time =  _tx_timer_system_clock;
 800ea96:	4b08      	ldr	r3, [pc, #32]	@ (800eab8 <_tx_time_get+0x38>)
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	613b      	str	r3, [r7, #16]
 800ea9c:	697b      	ldr	r3, [r7, #20]
 800ea9e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	f383 8810 	msr	PRIMASK, r3
}
 800eaa6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the time.  */
    return(temp_time);
 800eaa8:	693b      	ldr	r3, [r7, #16]
}
 800eaaa:	4618      	mov	r0, r3
 800eaac:	371c      	adds	r7, #28
 800eaae:	46bd      	mov	sp, r7
 800eab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab4:	4770      	bx	lr
 800eab6:	bf00      	nop
 800eab8:	20015a80 	.word	0x20015a80

0800eabc <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 800eabc:	b580      	push	{r7, lr}
 800eabe:	b084      	sub	sp, #16
 800eac0:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800eac2:	f3ef 8310 	mrs	r3, PRIMASK
 800eac6:	607b      	str	r3, [r7, #4]
    return(posture);
 800eac8:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800eaca:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800eacc:	b672      	cpsid	i
    return(int_posture);
 800eace:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 800ead0:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 800ead2:	4b09      	ldr	r3, [pc, #36]	@ (800eaf8 <_tx_timer_expiration_process+0x3c>)
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	3301      	adds	r3, #1
 800ead8:	4a07      	ldr	r2, [pc, #28]	@ (800eaf8 <_tx_timer_expiration_process+0x3c>)
 800eada:	6013      	str	r3, [r2, #0]
 800eadc:	68fb      	ldr	r3, [r7, #12]
 800eade:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800eae0:	68bb      	ldr	r3, [r7, #8]
 800eae2:	f383 8810 	msr	PRIMASK, r3
}
 800eae6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 800eae8:	4804      	ldr	r0, [pc, #16]	@ (800eafc <_tx_timer_expiration_process+0x40>)
 800eaea:	f7ff fba3 	bl	800e234 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800eaee:	bf00      	nop
 800eaf0:	3710      	adds	r7, #16
 800eaf2:	46bd      	mov	sp, r7
 800eaf4:	bd80      	pop	{r7, pc}
 800eaf6:	bf00      	nop
 800eaf8:	20015a74 	.word	0x20015a74
 800eafc:	20015b24 	.word	0x20015b24

0800eb00 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 800eb00:	b590      	push	{r4, r7, lr}
 800eb02:	b089      	sub	sp, #36	@ 0x24
 800eb04:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 800eb06:	4b28      	ldr	r3, [pc, #160]	@ (800eba8 <_tx_timer_initialize+0xa8>)
 800eb08:	2200      	movs	r2, #0
 800eb0a:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 800eb0c:	4b27      	ldr	r3, [pc, #156]	@ (800ebac <_tx_timer_initialize+0xac>)
 800eb0e:	2200      	movs	r2, #0
 800eb10:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800eb12:	4b27      	ldr	r3, [pc, #156]	@ (800ebb0 <_tx_timer_initialize+0xb0>)
 800eb14:	2200      	movs	r2, #0
 800eb16:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 800eb18:	4b26      	ldr	r3, [pc, #152]	@ (800ebb4 <_tx_timer_initialize+0xb4>)
 800eb1a:	2200      	movs	r2, #0
 800eb1c:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 800eb1e:	4b26      	ldr	r3, [pc, #152]	@ (800ebb8 <_tx_timer_initialize+0xb8>)
 800eb20:	2200      	movs	r2, #0
 800eb22:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 800eb24:	2280      	movs	r2, #128	@ 0x80
 800eb26:	2100      	movs	r1, #0
 800eb28:	4824      	ldr	r0, [pc, #144]	@ (800ebbc <_tx_timer_initialize+0xbc>)
 800eb2a:	f00b fa0b 	bl	8019f44 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 800eb2e:	4b24      	ldr	r3, [pc, #144]	@ (800ebc0 <_tx_timer_initialize+0xc0>)
 800eb30:	4a22      	ldr	r2, [pc, #136]	@ (800ebbc <_tx_timer_initialize+0xbc>)
 800eb32:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 800eb34:	4b23      	ldr	r3, [pc, #140]	@ (800ebc4 <_tx_timer_initialize+0xc4>)
 800eb36:	4a21      	ldr	r2, [pc, #132]	@ (800ebbc <_tx_timer_initialize+0xbc>)
 800eb38:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 800eb3a:	4b23      	ldr	r3, [pc, #140]	@ (800ebc8 <_tx_timer_initialize+0xc8>)
 800eb3c:	4a23      	ldr	r2, [pc, #140]	@ (800ebcc <_tx_timer_initialize+0xcc>)
 800eb3e:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 800eb40:	4b21      	ldr	r3, [pc, #132]	@ (800ebc8 <_tx_timer_initialize+0xc8>)
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	3304      	adds	r3, #4
 800eb46:	4a20      	ldr	r2, [pc, #128]	@ (800ebc8 <_tx_timer_initialize+0xc8>)
 800eb48:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 800eb4a:	4b21      	ldr	r3, [pc, #132]	@ (800ebd0 <_tx_timer_initialize+0xd0>)
 800eb4c:	4a21      	ldr	r2, [pc, #132]	@ (800ebd4 <_tx_timer_initialize+0xd4>)
 800eb4e:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 800eb50:	4b21      	ldr	r3, [pc, #132]	@ (800ebd8 <_tx_timer_initialize+0xd8>)
 800eb52:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800eb56:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 800eb58:	4b20      	ldr	r3, [pc, #128]	@ (800ebdc <_tx_timer_initialize+0xdc>)
 800eb5a:	2200      	movs	r2, #0
 800eb5c:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 800eb5e:	4b1c      	ldr	r3, [pc, #112]	@ (800ebd0 <_tx_timer_initialize+0xd0>)
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	4a1d      	ldr	r2, [pc, #116]	@ (800ebd8 <_tx_timer_initialize+0xd8>)
 800eb64:	6812      	ldr	r2, [r2, #0]
 800eb66:	491d      	ldr	r1, [pc, #116]	@ (800ebdc <_tx_timer_initialize+0xdc>)
 800eb68:	6809      	ldr	r1, [r1, #0]
 800eb6a:	481c      	ldr	r0, [pc, #112]	@ (800ebdc <_tx_timer_initialize+0xdc>)
 800eb6c:	6800      	ldr	r0, [r0, #0]
 800eb6e:	2400      	movs	r4, #0
 800eb70:	9405      	str	r4, [sp, #20]
 800eb72:	2400      	movs	r4, #0
 800eb74:	9404      	str	r4, [sp, #16]
 800eb76:	9003      	str	r0, [sp, #12]
 800eb78:	9102      	str	r1, [sp, #8]
 800eb7a:	9201      	str	r2, [sp, #4]
 800eb7c:	9300      	str	r3, [sp, #0]
 800eb7e:	4b18      	ldr	r3, [pc, #96]	@ (800ebe0 <_tx_timer_initialize+0xe0>)
 800eb80:	4a18      	ldr	r2, [pc, #96]	@ (800ebe4 <_tx_timer_initialize+0xe4>)
 800eb82:	4919      	ldr	r1, [pc, #100]	@ (800ebe8 <_tx_timer_initialize+0xe8>)
 800eb84:	4819      	ldr	r0, [pc, #100]	@ (800ebec <_tx_timer_initialize+0xec>)
 800eb86:	f7fe ff29 	bl	800d9dc <_tx_thread_create>
 800eb8a:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d1e5      	bne.n	800eb5e <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 800eb92:	4b17      	ldr	r3, [pc, #92]	@ (800ebf0 <_tx_timer_initialize+0xf0>)
 800eb94:	2200      	movs	r2, #0
 800eb96:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 800eb98:	4b16      	ldr	r3, [pc, #88]	@ (800ebf4 <_tx_timer_initialize+0xf4>)
 800eb9a:	2200      	movs	r2, #0
 800eb9c:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 800eb9e:	bf00      	nop
 800eba0:	370c      	adds	r7, #12
 800eba2:	46bd      	mov	sp, r7
 800eba4:	bd90      	pop	{r4, r7, pc}
 800eba6:	bf00      	nop
 800eba8:	20015a80 	.word	0x20015a80
 800ebac:	20015fe0 	.word	0x20015fe0
 800ebb0:	20015a84 	.word	0x20015a84
 800ebb4:	20015b14 	.word	0x20015b14
 800ebb8:	20015b20 	.word	0x20015b20
 800ebbc:	20015a88 	.word	0x20015a88
 800ebc0:	20015b08 	.word	0x20015b08
 800ebc4:	20015b10 	.word	0x20015b10
 800ebc8:	20015b0c 	.word	0x20015b0c
 800ebcc:	20015b04 	.word	0x20015b04
 800ebd0:	20015bd4 	.word	0x20015bd4
 800ebd4:	20015be0 	.word	0x20015be0
 800ebd8:	20015bd8 	.word	0x20015bd8
 800ebdc:	20015bdc 	.word	0x20015bdc
 800ebe0:	4154494d 	.word	0x4154494d
 800ebe4:	0800ed2d 	.word	0x0800ed2d
 800ebe8:	0801a008 	.word	0x0801a008
 800ebec:	20015b24 	.word	0x20015b24
 800ebf0:	20015b18 	.word	0x20015b18
 800ebf4:	20015b1c 	.word	0x20015b1c

0800ebf8 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 800ebf8:	b480      	push	{r7}
 800ebfa:	b089      	sub	sp, #36	@ 0x24
 800ebfc:	af00      	add	r7, sp, #0
 800ebfe:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 800ec06:	697b      	ldr	r3, [r7, #20]
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d04a      	beq.n	800eca2 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 800ec0c:	697b      	ldr	r3, [r7, #20]
 800ec0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ec12:	d046      	beq.n	800eca2 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	699b      	ldr	r3, [r3, #24]
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d142      	bne.n	800eca2 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 800ec1c:	697b      	ldr	r3, [r7, #20]
 800ec1e:	2b20      	cmp	r3, #32
 800ec20:	d902      	bls.n	800ec28 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 800ec22:	231f      	movs	r3, #31
 800ec24:	61bb      	str	r3, [r7, #24]
 800ec26:	e002      	b.n	800ec2e <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 800ec28:	697b      	ldr	r3, [r7, #20]
 800ec2a:	3b01      	subs	r3, #1
 800ec2c:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 800ec2e:	4b20      	ldr	r3, [pc, #128]	@ (800ecb0 <_tx_timer_system_activate+0xb8>)
 800ec30:	681a      	ldr	r2, [r3, #0]
 800ec32:	69bb      	ldr	r3, [r7, #24]
 800ec34:	009b      	lsls	r3, r3, #2
 800ec36:	4413      	add	r3, r2
 800ec38:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800ec3a:	4b1e      	ldr	r3, [pc, #120]	@ (800ecb4 <_tx_timer_system_activate+0xbc>)
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	69fa      	ldr	r2, [r7, #28]
 800ec40:	429a      	cmp	r2, r3
 800ec42:	d30b      	bcc.n	800ec5c <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 800ec44:	4b1b      	ldr	r3, [pc, #108]	@ (800ecb4 <_tx_timer_system_activate+0xbc>)
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	69fa      	ldr	r2, [r7, #28]
 800ec4a:	1ad3      	subs	r3, r2, r3
 800ec4c:	109b      	asrs	r3, r3, #2
 800ec4e:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 800ec50:	4b19      	ldr	r3, [pc, #100]	@ (800ecb8 <_tx_timer_system_activate+0xc0>)
 800ec52:	681a      	ldr	r2, [r3, #0]
 800ec54:	693b      	ldr	r3, [r7, #16]
 800ec56:	009b      	lsls	r3, r3, #2
 800ec58:	4413      	add	r3, r2
 800ec5a:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 800ec5c:	69fb      	ldr	r3, [r7, #28]
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d109      	bne.n	800ec78 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	687a      	ldr	r2, [r7, #4]
 800ec68:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	687a      	ldr	r2, [r7, #4]
 800ec6e:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 800ec70:	69fb      	ldr	r3, [r7, #28]
 800ec72:	687a      	ldr	r2, [r7, #4]
 800ec74:	601a      	str	r2, [r3, #0]
 800ec76:	e011      	b.n	800ec9c <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 800ec78:	69fb      	ldr	r3, [r7, #28]
 800ec7a:	681b      	ldr	r3, [r3, #0]
 800ec7c:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	695b      	ldr	r3, [r3, #20]
 800ec82:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 800ec84:	68bb      	ldr	r3, [r7, #8]
 800ec86:	687a      	ldr	r2, [r7, #4]
 800ec88:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	687a      	ldr	r2, [r7, #4]
 800ec8e:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	68fa      	ldr	r2, [r7, #12]
 800ec94:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	68ba      	ldr	r2, [r7, #8]
 800ec9a:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	69fa      	ldr	r2, [r7, #28]
 800eca0:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 800eca2:	bf00      	nop
 800eca4:	3724      	adds	r7, #36	@ 0x24
 800eca6:	46bd      	mov	sp, r7
 800eca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecac:	4770      	bx	lr
 800ecae:	bf00      	nop
 800ecb0:	20015b10 	.word	0x20015b10
 800ecb4:	20015b0c 	.word	0x20015b0c
 800ecb8:	20015b08 	.word	0x20015b08

0800ecbc <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 800ecbc:	b480      	push	{r7}
 800ecbe:	b087      	sub	sp, #28
 800ecc0:	af00      	add	r7, sp, #0
 800ecc2:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	699b      	ldr	r3, [r3, #24]
 800ecc8:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 800ecca:	697b      	ldr	r3, [r7, #20]
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d026      	beq.n	800ed1e <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	691b      	ldr	r3, [r3, #16]
 800ecd4:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 800ecd6:	687a      	ldr	r2, [r7, #4]
 800ecd8:	693b      	ldr	r3, [r7, #16]
 800ecda:	429a      	cmp	r2, r3
 800ecdc:	d108      	bne.n	800ecf0 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800ecde:	697b      	ldr	r3, [r7, #20]
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	687a      	ldr	r2, [r7, #4]
 800ece4:	429a      	cmp	r2, r3
 800ece6:	d117      	bne.n	800ed18 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 800ece8:	697b      	ldr	r3, [r7, #20]
 800ecea:	2200      	movs	r2, #0
 800ecec:	601a      	str	r2, [r3, #0]
 800ecee:	e013      	b.n	800ed18 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	695b      	ldr	r3, [r3, #20]
 800ecf4:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800ecf6:	693b      	ldr	r3, [r7, #16]
 800ecf8:	68fa      	ldr	r2, [r7, #12]
 800ecfa:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	693a      	ldr	r2, [r7, #16]
 800ed00:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800ed02:	697b      	ldr	r3, [r7, #20]
 800ed04:	681b      	ldr	r3, [r3, #0]
 800ed06:	687a      	ldr	r2, [r7, #4]
 800ed08:	429a      	cmp	r2, r3
 800ed0a:	d105      	bne.n	800ed18 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 800ed0c:	693b      	ldr	r3, [r7, #16]
 800ed0e:	697a      	ldr	r2, [r7, #20]
 800ed10:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800ed12:	697b      	ldr	r3, [r7, #20]
 800ed14:	693a      	ldr	r2, [r7, #16]
 800ed16:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	2200      	movs	r2, #0
 800ed1c:	619a      	str	r2, [r3, #24]
    }
}
 800ed1e:	bf00      	nop
 800ed20:	371c      	adds	r7, #28
 800ed22:	46bd      	mov	sp, r7
 800ed24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed28:	4770      	bx	lr
	...

0800ed2c <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 800ed2c:	b580      	push	{r7, lr}
 800ed2e:	b098      	sub	sp, #96	@ 0x60
 800ed30:	af00      	add	r7, sp, #0
 800ed32:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 800ed34:	2300      	movs	r3, #0
 800ed36:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	4a73      	ldr	r2, [pc, #460]	@ (800ef08 <_tx_timer_thread_entry+0x1dc>)
 800ed3c:	4293      	cmp	r3, r2
 800ed3e:	f040 80de 	bne.w	800eefe <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ed42:	f3ef 8310 	mrs	r3, PRIMASK
 800ed46:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800ed48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800ed4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800ed4c:	b672      	cpsid	i
    return(int_posture);
 800ed4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 800ed50:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 800ed52:	4b6e      	ldr	r3, [pc, #440]	@ (800ef0c <_tx_timer_thread_entry+0x1e0>)
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d003      	beq.n	800ed68 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	f107 020c 	add.w	r2, r7, #12
 800ed66:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 800ed68:	4b68      	ldr	r3, [pc, #416]	@ (800ef0c <_tx_timer_thread_entry+0x1e0>)
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	2200      	movs	r2, #0
 800ed6e:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 800ed70:	4b66      	ldr	r3, [pc, #408]	@ (800ef0c <_tx_timer_thread_entry+0x1e0>)
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	3304      	adds	r3, #4
 800ed76:	4a65      	ldr	r2, [pc, #404]	@ (800ef0c <_tx_timer_thread_entry+0x1e0>)
 800ed78:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800ed7a:	4b64      	ldr	r3, [pc, #400]	@ (800ef0c <_tx_timer_thread_entry+0x1e0>)
 800ed7c:	681a      	ldr	r2, [r3, #0]
 800ed7e:	4b64      	ldr	r3, [pc, #400]	@ (800ef10 <_tx_timer_thread_entry+0x1e4>)
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	429a      	cmp	r2, r3
 800ed84:	d103      	bne.n	800ed8e <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 800ed86:	4b63      	ldr	r3, [pc, #396]	@ (800ef14 <_tx_timer_thread_entry+0x1e8>)
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	4a60      	ldr	r2, [pc, #384]	@ (800ef0c <_tx_timer_thread_entry+0x1e0>)
 800ed8c:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 800ed8e:	4b62      	ldr	r3, [pc, #392]	@ (800ef18 <_tx_timer_thread_entry+0x1ec>)
 800ed90:	2200      	movs	r2, #0
 800ed92:	601a      	str	r2, [r3, #0]
 800ed94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ed96:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ed98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed9a:	f383 8810 	msr	PRIMASK, r3
}
 800ed9e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800eda0:	f3ef 8310 	mrs	r3, PRIMASK
 800eda4:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800eda6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800eda8:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800edaa:	b672      	cpsid	i
    return(int_posture);
 800edac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800edae:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 800edb0:	e07f      	b.n	800eeb2 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 800edb2:	68fb      	ldr	r3, [r7, #12]
 800edb4:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	691b      	ldr	r3, [r3, #16]
 800edba:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 800edbc:	2300      	movs	r3, #0
 800edbe:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 800edc0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800edc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800edc4:	429a      	cmp	r2, r3
 800edc6:	d102      	bne.n	800edce <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 800edc8:	2300      	movs	r3, #0
 800edca:	60fb      	str	r3, [r7, #12]
 800edcc:	e00e      	b.n	800edec <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 800edce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800edd0:	695b      	ldr	r3, [r3, #20]
 800edd2:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800edd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800edd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800edd8:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 800edda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800eddc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800edde:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 800ede0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ede2:	f107 020c 	add.w	r2, r7, #12
 800ede6:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 800ede8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800edea:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800edec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	2b20      	cmp	r3, #32
 800edf2:	d911      	bls.n	800ee18 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800edf4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 800edfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800edfe:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 800ee00:	2300      	movs	r3, #0
 800ee02:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800ee04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee06:	f107 0208 	add.w	r2, r7, #8
 800ee0a:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 800ee0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee0e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ee10:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 800ee12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee14:	60bb      	str	r3, [r7, #8]
 800ee16:	e01a      	b.n	800ee4e <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 800ee18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee1a:	689b      	ldr	r3, [r3, #8]
 800ee1c:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 800ee1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee20:	68db      	ldr	r3, [r3, #12]
 800ee22:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 800ee24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee26:	685a      	ldr	r2, [r3, #4]
 800ee28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee2a:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 800ee2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d009      	beq.n	800ee48 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800ee34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee36:	f107 0208 	add.w	r2, r7, #8
 800ee3a:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 800ee3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee3e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ee40:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 800ee42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee44:	60bb      	str	r3, [r7, #8]
 800ee46:	e002      	b.n	800ee4e <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 800ee48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee4a:	2200      	movs	r2, #0
 800ee4c:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 800ee4e:	4a33      	ldr	r2, [pc, #204]	@ (800ef1c <_tx_timer_thread_entry+0x1f0>)
 800ee50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee52:	6013      	str	r3, [r2, #0]
 800ee54:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ee56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ee58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee5a:	f383 8810 	msr	PRIMASK, r3
}
 800ee5e:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 800ee60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d002      	beq.n	800ee6c <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 800ee66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ee68:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800ee6a:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ee6c:	f3ef 8310 	mrs	r3, PRIMASK
 800ee70:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800ee72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800ee74:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800ee76:	b672      	cpsid	i
    return(int_posture);
 800ee78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 800ee7a:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 800ee7c:	4b27      	ldr	r3, [pc, #156]	@ (800ef1c <_tx_timer_thread_entry+0x1f0>)
 800ee7e:	2200      	movs	r2, #0
 800ee80:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 800ee82:	68bb      	ldr	r3, [r7, #8]
 800ee84:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ee86:	429a      	cmp	r2, r3
 800ee88:	d105      	bne.n	800ee96 <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 800ee8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee8c:	2200      	movs	r2, #0
 800ee8e:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 800ee90:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800ee92:	f7ff feb1 	bl	800ebf8 <_tx_timer_system_activate>
 800ee96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ee98:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ee9a:	69bb      	ldr	r3, [r7, #24]
 800ee9c:	f383 8810 	msr	PRIMASK, r3
}
 800eea0:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800eea2:	f3ef 8310 	mrs	r3, PRIMASK
 800eea6:	623b      	str	r3, [r7, #32]
    return(posture);
 800eea8:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800eeaa:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800eeac:	b672      	cpsid	i
    return(int_posture);
 800eeae:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 800eeb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	f47f af7c 	bne.w	800edb2 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 800eeba:	4b17      	ldr	r3, [pc, #92]	@ (800ef18 <_tx_timer_thread_entry+0x1ec>)
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	d116      	bne.n	800eef0 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 800eec2:	4b17      	ldr	r3, [pc, #92]	@ (800ef20 <_tx_timer_thread_entry+0x1f4>)
 800eec4:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800eec6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800eec8:	2203      	movs	r2, #3
 800eeca:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800eecc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800eece:	2201      	movs	r2, #1
 800eed0:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 800eed2:	4b14      	ldr	r3, [pc, #80]	@ (800ef24 <_tx_timer_thread_entry+0x1f8>)
 800eed4:	681b      	ldr	r3, [r3, #0]
 800eed6:	3301      	adds	r3, #1
 800eed8:	4a12      	ldr	r2, [pc, #72]	@ (800ef24 <_tx_timer_thread_entry+0x1f8>)
 800eeda:	6013      	str	r3, [r2, #0]
 800eedc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eede:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800eee0:	697b      	ldr	r3, [r7, #20]
 800eee2:	f383 8810 	msr	PRIMASK, r3
}
 800eee6:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800eee8:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800eeea:	f7ff faa3 	bl	800e434 <_tx_thread_system_suspend>
 800eeee:	e728      	b.n	800ed42 <_tx_timer_thread_entry+0x16>
 800eef0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eef2:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800eef4:	693b      	ldr	r3, [r7, #16]
 800eef6:	f383 8810 	msr	PRIMASK, r3
}
 800eefa:	bf00      	nop
            TX_DISABLE
 800eefc:	e721      	b.n	800ed42 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 800eefe:	bf00      	nop
 800ef00:	3760      	adds	r7, #96	@ 0x60
 800ef02:	46bd      	mov	sp, r7
 800ef04:	bd80      	pop	{r7, pc}
 800ef06:	bf00      	nop
 800ef08:	4154494d 	.word	0x4154494d
 800ef0c:	20015b10 	.word	0x20015b10
 800ef10:	20015b0c 	.word	0x20015b0c
 800ef14:	20015b08 	.word	0x20015b08
 800ef18:	20015b14 	.word	0x20015b14
 800ef1c:	20015b20 	.word	0x20015b20
 800ef20:	20015b24 	.word	0x20015b24
 800ef24:	20015a74 	.word	0x20015a74

0800ef28 <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 800ef28:	b580      	push	{r7, lr}
 800ef2a:	b08a      	sub	sp, #40	@ 0x28
 800ef2c:	af00      	add	r7, sp, #0
 800ef2e:	60f8      	str	r0, [r7, #12]
 800ef30:	60b9      	str	r1, [r7, #8]
 800ef32:	607a      	str	r2, [r7, #4]
 800ef34:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800ef36:	2300      	movs	r3, #0
 800ef38:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d102      	bne.n	800ef46 <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800ef40:	2302      	movs	r3, #2
 800ef42:	627b      	str	r3, [r7, #36]	@ 0x24
 800ef44:	e029      	b.n	800ef9a <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	4a2d      	ldr	r2, [pc, #180]	@ (800f000 <_txe_byte_allocate+0xd8>)
 800ef4c:	4293      	cmp	r3, r2
 800ef4e:	d002      	beq.n	800ef56 <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800ef50:	2302      	movs	r3, #2
 800ef52:	627b      	str	r3, [r7, #36]	@ 0x24
 800ef54:	e021      	b.n	800ef9a <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 800ef56:	68bb      	ldr	r3, [r7, #8]
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d102      	bne.n	800ef62 <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800ef5c:	2303      	movs	r3, #3
 800ef5e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ef60:	e01b      	b.n	800ef9a <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d102      	bne.n	800ef6e <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800ef68:	2305      	movs	r3, #5
 800ef6a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ef6c:	e015      	b.n	800ef9a <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	69db      	ldr	r3, [r3, #28]
 800ef72:	687a      	ldr	r2, [r7, #4]
 800ef74:	429a      	cmp	r2, r3
 800ef76:	d902      	bls.n	800ef7e <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800ef78:	2305      	movs	r3, #5
 800ef7a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ef7c:	e00d      	b.n	800ef9a <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800ef7e:	683b      	ldr	r3, [r7, #0]
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d00a      	beq.n	800ef9a <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ef84:	f3ef 8305 	mrs	r3, IPSR
 800ef88:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800ef8a:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ef8c:	4b1d      	ldr	r3, [pc, #116]	@ (800f004 <_txe_byte_allocate+0xdc>)
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	4313      	orrs	r3, r2
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d001      	beq.n	800ef9a <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800ef96:	2304      	movs	r3, #4
 800ef98:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 800ef9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d108      	bne.n	800efb2 <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800efa0:	4b19      	ldr	r3, [pc, #100]	@ (800f008 <_txe_byte_allocate+0xe0>)
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800efa6:	6a3b      	ldr	r3, [r7, #32]
 800efa8:	4a18      	ldr	r2, [pc, #96]	@ (800f00c <_txe_byte_allocate+0xe4>)
 800efaa:	4293      	cmp	r3, r2
 800efac:	d101      	bne.n	800efb2 <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800efae:	2313      	movs	r3, #19
 800efb0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 800efb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efb4:	2b00      	cmp	r3, #0
 800efb6:	d114      	bne.n	800efe2 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800efb8:	f3ef 8305 	mrs	r3, IPSR
 800efbc:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800efbe:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800efc0:	4b10      	ldr	r3, [pc, #64]	@ (800f004 <_txe_byte_allocate+0xdc>)
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	4313      	orrs	r3, r2
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d00b      	beq.n	800efe2 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800efca:	f3ef 8305 	mrs	r3, IPSR
 800efce:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800efd0:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800efd2:	4b0c      	ldr	r3, [pc, #48]	@ (800f004 <_txe_byte_allocate+0xdc>)
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	4313      	orrs	r3, r2
 800efd8:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800efdc:	d201      	bcs.n	800efe2 <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800efde:	2313      	movs	r3, #19
 800efe0:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800efe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d106      	bne.n	800eff6 <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 800efe8:	683b      	ldr	r3, [r7, #0]
 800efea:	687a      	ldr	r2, [r7, #4]
 800efec:	68b9      	ldr	r1, [r7, #8]
 800efee:	68f8      	ldr	r0, [r7, #12]
 800eff0:	f7fc f81e 	bl	800b030 <_tx_byte_allocate>
 800eff4:	6278      	str	r0, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 800eff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800eff8:	4618      	mov	r0, r3
 800effa:	3728      	adds	r7, #40	@ 0x28
 800effc:	46bd      	mov	sp, r7
 800effe:	bd80      	pop	{r7, pc}
 800f000:	42595445 	.word	0x42595445
 800f004:	2000000c 	.word	0x2000000c
 800f008:	200159dc 	.word	0x200159dc
 800f00c:	20015b24 	.word	0x20015b24

0800f010 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 800f010:	b580      	push	{r7, lr}
 800f012:	b092      	sub	sp, #72	@ 0x48
 800f014:	af00      	add	r7, sp, #0
 800f016:	60f8      	str	r0, [r7, #12]
 800f018:	60b9      	str	r1, [r7, #8]
 800f01a:	607a      	str	r2, [r7, #4]
 800f01c:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f01e:	2300      	movs	r3, #0
 800f020:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	2b00      	cmp	r3, #0
 800f026:	d102      	bne.n	800f02e <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800f028:	2302      	movs	r3, #2
 800f02a:	647b      	str	r3, [r7, #68]	@ 0x44
 800f02c:	e075      	b.n	800f11a <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 800f02e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f030:	2b34      	cmp	r3, #52	@ 0x34
 800f032:	d002      	beq.n	800f03a <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800f034:	2302      	movs	r3, #2
 800f036:	647b      	str	r3, [r7, #68]	@ 0x44
 800f038:	e06f      	b.n	800f11a <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f03a:	f3ef 8310 	mrs	r3, PRIMASK
 800f03e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800f040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800f042:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800f044:	b672      	cpsid	i
    return(int_posture);
 800f046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800f048:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800f04a:	4b3b      	ldr	r3, [pc, #236]	@ (800f138 <_txe_byte_pool_create+0x128>)
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	3301      	adds	r3, #1
 800f050:	4a39      	ldr	r2, [pc, #228]	@ (800f138 <_txe_byte_pool_create+0x128>)
 800f052:	6013      	str	r3, [r2, #0]
 800f054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f056:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f05a:	f383 8810 	msr	PRIMASK, r3
}
 800f05e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 800f060:	4b36      	ldr	r3, [pc, #216]	@ (800f13c <_txe_byte_pool_create+0x12c>)
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800f066:	2300      	movs	r3, #0
 800f068:	643b      	str	r3, [r7, #64]	@ 0x40
 800f06a:	e009      	b.n	800f080 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 800f06c:	68fa      	ldr	r2, [r7, #12]
 800f06e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f070:	429a      	cmp	r2, r3
 800f072:	d00b      	beq.n	800f08c <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 800f074:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f078:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800f07a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f07c:	3301      	adds	r3, #1
 800f07e:	643b      	str	r3, [r7, #64]	@ 0x40
 800f080:	4b2f      	ldr	r3, [pc, #188]	@ (800f140 <_txe_byte_pool_create+0x130>)
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f086:	429a      	cmp	r2, r3
 800f088:	d3f0      	bcc.n	800f06c <_txe_byte_pool_create+0x5c>
 800f08a:	e000      	b.n	800f08e <_txe_byte_pool_create+0x7e>
                break;
 800f08c:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f08e:	f3ef 8310 	mrs	r3, PRIMASK
 800f092:	623b      	str	r3, [r7, #32]
    return(posture);
 800f094:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800f096:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800f098:	b672      	cpsid	i
    return(int_posture);
 800f09a:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800f09c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800f09e:	4b26      	ldr	r3, [pc, #152]	@ (800f138 <_txe_byte_pool_create+0x128>)
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	3b01      	subs	r3, #1
 800f0a4:	4a24      	ldr	r2, [pc, #144]	@ (800f138 <_txe_byte_pool_create+0x128>)
 800f0a6:	6013      	str	r3, [r2, #0]
 800f0a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0aa:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f0ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0ae:	f383 8810 	msr	PRIMASK, r3
}
 800f0b2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800f0b4:	f7ff f884 	bl	800e1c0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 800f0b8:	68fa      	ldr	r2, [r7, #12]
 800f0ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f0bc:	429a      	cmp	r2, r3
 800f0be:	d102      	bne.n	800f0c6 <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 800f0c0:	2302      	movs	r3, #2
 800f0c2:	647b      	str	r3, [r7, #68]	@ 0x44
 800f0c4:	e029      	b.n	800f11a <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d102      	bne.n	800f0d2 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 800f0cc:	2303      	movs	r3, #3
 800f0ce:	647b      	str	r3, [r7, #68]	@ 0x44
 800f0d0:	e023      	b.n	800f11a <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 800f0d2:	683b      	ldr	r3, [r7, #0]
 800f0d4:	2b63      	cmp	r3, #99	@ 0x63
 800f0d6:	d802      	bhi.n	800f0de <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 800f0d8:	2305      	movs	r3, #5
 800f0da:	647b      	str	r3, [r7, #68]	@ 0x44
 800f0dc:	e01d      	b.n	800f11a <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800f0de:	4b19      	ldr	r3, [pc, #100]	@ (800f144 <_txe_byte_pool_create+0x134>)
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800f0e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f0e6:	4a18      	ldr	r2, [pc, #96]	@ (800f148 <_txe_byte_pool_create+0x138>)
 800f0e8:	4293      	cmp	r3, r2
 800f0ea:	d101      	bne.n	800f0f0 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800f0ec:	2313      	movs	r3, #19
 800f0ee:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f0f0:	f3ef 8305 	mrs	r3, IPSR
 800f0f4:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800f0f6:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f0f8:	4b14      	ldr	r3, [pc, #80]	@ (800f14c <_txe_byte_pool_create+0x13c>)
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	4313      	orrs	r3, r2
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d00b      	beq.n	800f11a <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f102:	f3ef 8305 	mrs	r3, IPSR
 800f106:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800f108:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800f10a:	4b10      	ldr	r3, [pc, #64]	@ (800f14c <_txe_byte_pool_create+0x13c>)
 800f10c:	681b      	ldr	r3, [r3, #0]
 800f10e:	4313      	orrs	r3, r2
 800f110:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800f114:	d201      	bcs.n	800f11a <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800f116:	2313      	movs	r3, #19
 800f118:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f11a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d106      	bne.n	800f12e <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 800f120:	683b      	ldr	r3, [r7, #0]
 800f122:	687a      	ldr	r2, [r7, #4]
 800f124:	68b9      	ldr	r1, [r7, #8]
 800f126:	68f8      	ldr	r0, [r7, #12]
 800f128:	f7fc f8c4 	bl	800b2b4 <_tx_byte_pool_create>
 800f12c:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800f12e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800f130:	4618      	mov	r0, r3
 800f132:	3748      	adds	r7, #72	@ 0x48
 800f134:	46bd      	mov	sp, r7
 800f136:	bd80      	pop	{r7, pc}
 800f138:	20015a74 	.word	0x20015a74
 800f13c:	200159cc 	.word	0x200159cc
 800f140:	200159d0 	.word	0x200159d0
 800f144:	200159dc 	.word	0x200159dc
 800f148:	20015b24 	.word	0x20015b24
 800f14c:	2000000c 	.word	0x2000000c

0800f150 <_txe_byte_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_release(VOID *memory_ptr)
{
 800f150:	b580      	push	{r7, lr}
 800f152:	b086      	sub	sp, #24
 800f154:	af00      	add	r7, sp, #0
 800f156:	6078      	str	r0, [r7, #4]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f158:	2300      	movs	r3, #0
 800f15a:	617b      	str	r3, [r7, #20]

    /* First check the supplied memory pointer.  */
    if (memory_ptr == TX_NULL)
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d102      	bne.n	800f168 <_txe_byte_release+0x18>
    {

        /* The byte memory pointer is invalid, return appropriate status.  */
        status =  TX_PTR_ERROR;
 800f162:	2303      	movs	r3, #3
 800f164:	617b      	str	r3, [r7, #20]
 800f166:	e01d      	b.n	800f1a4 <_txe_byte_release+0x54>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800f168:	4b14      	ldr	r3, [pc, #80]	@ (800f1bc <_txe_byte_release+0x6c>)
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	613b      	str	r3, [r7, #16]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800f16e:	693b      	ldr	r3, [r7, #16]
 800f170:	4a13      	ldr	r2, [pc, #76]	@ (800f1c0 <_txe_byte_release+0x70>)
 800f172:	4293      	cmp	r3, r2
 800f174:	d101      	bne.n	800f17a <_txe_byte_release+0x2a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800f176:	2313      	movs	r3, #19
 800f178:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f17a:	f3ef 8305 	mrs	r3, IPSR
 800f17e:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800f180:	68fa      	ldr	r2, [r7, #12]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f182:	4b10      	ldr	r3, [pc, #64]	@ (800f1c4 <_txe_byte_release+0x74>)
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	4313      	orrs	r3, r2
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d00b      	beq.n	800f1a4 <_txe_byte_release+0x54>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f18c:	f3ef 8305 	mrs	r3, IPSR
 800f190:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 800f192:	68ba      	ldr	r2, [r7, #8]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800f194:	4b0b      	ldr	r3, [pc, #44]	@ (800f1c4 <_txe_byte_release+0x74>)
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	4313      	orrs	r3, r2
 800f19a:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800f19e:	d201      	bcs.n	800f1a4 <_txe_byte_release+0x54>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800f1a0:	2313      	movs	r3, #19
 800f1a2:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f1a4:	697b      	ldr	r3, [r7, #20]
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d103      	bne.n	800f1b2 <_txe_byte_release+0x62>
    {

        /* Call actual byte release function.  */
        status =  _tx_byte_release(memory_ptr);
 800f1aa:	6878      	ldr	r0, [r7, #4]
 800f1ac:	f7fc fa26 	bl	800b5fc <_tx_byte_release>
 800f1b0:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800f1b2:	697b      	ldr	r3, [r7, #20]
}
 800f1b4:	4618      	mov	r0, r3
 800f1b6:	3718      	adds	r7, #24
 800f1b8:	46bd      	mov	sp, r7
 800f1ba:	bd80      	pop	{r7, pc}
 800f1bc:	200159dc 	.word	0x200159dc
 800f1c0:	20015b24 	.word	0x20015b24
 800f1c4:	2000000c 	.word	0x2000000c

0800f1c8 <_txe_event_flags_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr, UINT event_control_block_size)
{
 800f1c8:	b580      	push	{r7, lr}
 800f1ca:	b092      	sub	sp, #72	@ 0x48
 800f1cc:	af00      	add	r7, sp, #0
 800f1ce:	60f8      	str	r0, [r7, #12]
 800f1d0:	60b9      	str	r1, [r7, #8]
 800f1d2:	607a      	str	r2, [r7, #4]
TX_THREAD                   *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f1d4:	2300      	movs	r3, #0
 800f1d6:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid event flags group pointer.  */
    if (group_ptr == TX_NULL)
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d102      	bne.n	800f1e4 <_txe_event_flags_create+0x1c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800f1de:	2306      	movs	r3, #6
 800f1e0:	647b      	str	r3, [r7, #68]	@ 0x44
 800f1e2:	e069      	b.n	800f2b8 <_txe_event_flags_create+0xf0>
    }

    /* Now check for proper control block size.  */
    else if (event_control_block_size != (sizeof(TX_EVENT_FLAGS_GROUP)))
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	2b24      	cmp	r3, #36	@ 0x24
 800f1e8:	d002      	beq.n	800f1f0 <_txe_event_flags_create+0x28>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800f1ea:	2306      	movs	r3, #6
 800f1ec:	647b      	str	r3, [r7, #68]	@ 0x44
 800f1ee:	e063      	b.n	800f2b8 <_txe_event_flags_create+0xf0>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f1f0:	f3ef 8310 	mrs	r3, PRIMASK
 800f1f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800f1f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800f1f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800f1fa:	b672      	cpsid	i
    return(int_posture);
 800f1fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800f1fe:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800f200:	4b34      	ldr	r3, [pc, #208]	@ (800f2d4 <_txe_event_flags_create+0x10c>)
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	3301      	adds	r3, #1
 800f206:	4a33      	ldr	r2, [pc, #204]	@ (800f2d4 <_txe_event_flags_create+0x10c>)
 800f208:	6013      	str	r3, [r2, #0]
 800f20a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f20c:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f20e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f210:	f383 8810 	msr	PRIMASK, r3
}
 800f214:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_group =   _tx_event_flags_created_ptr;
 800f216:	4b30      	ldr	r3, [pc, #192]	@ (800f2d8 <_txe_event_flags_create+0x110>)
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_event_flags_created_count; i++)
 800f21c:	2300      	movs	r3, #0
 800f21e:	643b      	str	r3, [r7, #64]	@ 0x40
 800f220:	e009      	b.n	800f236 <_txe_event_flags_create+0x6e>
        {

            /* Determine if this group matches the event flags group in the list.  */
            if (group_ptr == next_group)
 800f222:	68fa      	ldr	r2, [r7, #12]
 800f224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f226:	429a      	cmp	r2, r3
 800f228:	d00b      	beq.n	800f242 <_txe_event_flags_create+0x7a>
            }
            else
            {

                /* Move to the next group.  */
                next_group =  next_group -> tx_event_flags_group_created_next;
 800f22a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f22c:	699b      	ldr	r3, [r3, #24]
 800f22e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_event_flags_created_count; i++)
 800f230:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f232:	3301      	adds	r3, #1
 800f234:	643b      	str	r3, [r7, #64]	@ 0x40
 800f236:	4b29      	ldr	r3, [pc, #164]	@ (800f2dc <_txe_event_flags_create+0x114>)
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f23c:	429a      	cmp	r2, r3
 800f23e:	d3f0      	bcc.n	800f222 <_txe_event_flags_create+0x5a>
 800f240:	e000      	b.n	800f244 <_txe_event_flags_create+0x7c>
                break;
 800f242:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f244:	f3ef 8310 	mrs	r3, PRIMASK
 800f248:	623b      	str	r3, [r7, #32]
    return(posture);
 800f24a:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800f24c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800f24e:	b672      	cpsid	i
    return(int_posture);
 800f250:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800f252:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800f254:	4b1f      	ldr	r3, [pc, #124]	@ (800f2d4 <_txe_event_flags_create+0x10c>)
 800f256:	681b      	ldr	r3, [r3, #0]
 800f258:	3b01      	subs	r3, #1
 800f25a:	4a1e      	ldr	r2, [pc, #120]	@ (800f2d4 <_txe_event_flags_create+0x10c>)
 800f25c:	6013      	str	r3, [r2, #0]
 800f25e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f260:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f264:	f383 8810 	msr	PRIMASK, r3
}
 800f268:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800f26a:	f7fe ffa9 	bl	800e1c0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate event flag group.  */
        if (group_ptr == next_group)
 800f26e:	68fa      	ldr	r2, [r7, #12]
 800f270:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f272:	429a      	cmp	r2, r3
 800f274:	d102      	bne.n	800f27c <_txe_event_flags_create+0xb4>
        {

            /* Group is already created, return appropriate error code.  */
            status =  TX_GROUP_ERROR;
 800f276:	2306      	movs	r3, #6
 800f278:	647b      	str	r3, [r7, #68]	@ 0x44
 800f27a:	e01d      	b.n	800f2b8 <_txe_event_flags_create+0xf0>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800f27c:	4b18      	ldr	r3, [pc, #96]	@ (800f2e0 <_txe_event_flags_create+0x118>)
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800f282:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f284:	4a17      	ldr	r2, [pc, #92]	@ (800f2e4 <_txe_event_flags_create+0x11c>)
 800f286:	4293      	cmp	r3, r2
 800f288:	d101      	bne.n	800f28e <_txe_event_flags_create+0xc6>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800f28a:	2313      	movs	r3, #19
 800f28c:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f28e:	f3ef 8305 	mrs	r3, IPSR
 800f292:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800f294:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f296:	4b14      	ldr	r3, [pc, #80]	@ (800f2e8 <_txe_event_flags_create+0x120>)
 800f298:	681b      	ldr	r3, [r3, #0]
 800f29a:	4313      	orrs	r3, r2
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d00b      	beq.n	800f2b8 <_txe_event_flags_create+0xf0>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f2a0:	f3ef 8305 	mrs	r3, IPSR
 800f2a4:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800f2a6:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800f2a8:	4b0f      	ldr	r3, [pc, #60]	@ (800f2e8 <_txe_event_flags_create+0x120>)
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	4313      	orrs	r3, r2
 800f2ae:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800f2b2:	d201      	bcs.n	800f2b8 <_txe_event_flags_create+0xf0>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800f2b4:	2313      	movs	r3, #19
 800f2b6:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f2b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d104      	bne.n	800f2c8 <_txe_event_flags_create+0x100>
    {

        /* Call actual event flags create function.  */
        status =  _tx_event_flags_create(group_ptr, name_ptr);
 800f2be:	68b9      	ldr	r1, [r7, #8]
 800f2c0:	68f8      	ldr	r0, [r7, #12]
 800f2c2:	f7fc fb45 	bl	800b950 <_tx_event_flags_create>
 800f2c6:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800f2c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800f2ca:	4618      	mov	r0, r3
 800f2cc:	3748      	adds	r7, #72	@ 0x48
 800f2ce:	46bd      	mov	sp, r7
 800f2d0:	bd80      	pop	{r7, pc}
 800f2d2:	bf00      	nop
 800f2d4:	20015a74 	.word	0x20015a74
 800f2d8:	200159b4 	.word	0x200159b4
 800f2dc:	200159b8 	.word	0x200159b8
 800f2e0:	200159dc 	.word	0x200159dc
 800f2e4:	20015b24 	.word	0x20015b24
 800f2e8:	2000000c 	.word	0x2000000c

0800f2ec <_txe_event_flags_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags,
                    UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 800f2ec:	b580      	push	{r7, lr}
 800f2ee:	b08a      	sub	sp, #40	@ 0x28
 800f2f0:	af02      	add	r7, sp, #8
 800f2f2:	60f8      	str	r0, [r7, #12]
 800f2f4:	60b9      	str	r1, [r7, #8]
 800f2f6:	607a      	str	r2, [r7, #4]
 800f2f8:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f2fa:	2300      	movs	r3, #0
 800f2fc:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	2b00      	cmp	r3, #0
 800f302:	d102      	bne.n	800f30a <_txe_event_flags_get+0x1e>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800f304:	2306      	movs	r3, #6
 800f306:	61fb      	str	r3, [r7, #28]
 800f308:	e025      	b.n	800f356 <_txe_event_flags_get+0x6a>
    }

    /* Now check for invalid event group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	4a1e      	ldr	r2, [pc, #120]	@ (800f388 <_txe_event_flags_get+0x9c>)
 800f310:	4293      	cmp	r3, r2
 800f312:	d002      	beq.n	800f31a <_txe_event_flags_get+0x2e>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800f314:	2306      	movs	r3, #6
 800f316:	61fb      	str	r3, [r7, #28]
 800f318:	e01d      	b.n	800f356 <_txe_event_flags_get+0x6a>
    }

    /* Check for an invalid destination for actual flags.  */
    else if (actual_flags_ptr == TX_NULL)
 800f31a:	683b      	ldr	r3, [r7, #0]
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d102      	bne.n	800f326 <_txe_event_flags_get+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800f320:	2303      	movs	r3, #3
 800f322:	61fb      	str	r3, [r7, #28]
 800f324:	e017      	b.n	800f356 <_txe_event_flags_get+0x6a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800f326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d014      	beq.n	800f356 <_txe_event_flags_get+0x6a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f32c:	f3ef 8305 	mrs	r3, IPSR
 800f330:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800f332:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f334:	4b15      	ldr	r3, [pc, #84]	@ (800f38c <_txe_event_flags_get+0xa0>)
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	4313      	orrs	r3, r2
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d002      	beq.n	800f344 <_txe_event_flags_get+0x58>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800f33e:	2304      	movs	r3, #4
 800f340:	61fb      	str	r3, [r7, #28]
 800f342:	e008      	b.n	800f356 <_txe_event_flags_get+0x6a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800f344:	4b12      	ldr	r3, [pc, #72]	@ (800f390 <_txe_event_flags_get+0xa4>)
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800f34a:	69bb      	ldr	r3, [r7, #24]
 800f34c:	4a11      	ldr	r2, [pc, #68]	@ (800f394 <_txe_event_flags_get+0xa8>)
 800f34e:	4293      	cmp	r3, r2
 800f350:	d101      	bne.n	800f356 <_txe_event_flags_get+0x6a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800f352:	2304      	movs	r3, #4
 800f354:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 800f356:	69fb      	ldr	r3, [r7, #28]
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d104      	bne.n	800f366 <_txe_event_flags_get+0x7a>
    {

        /* Check for invalid get option.  */
        if (get_option > TX_AND_CLEAR)
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	2b03      	cmp	r3, #3
 800f360:	d901      	bls.n	800f366 <_txe_event_flags_get+0x7a>
        {

            /* Invalid get events option, return appropriate error.  */
            status =  TX_OPTION_ERROR;
 800f362:	2308      	movs	r3, #8
 800f364:	61fb      	str	r3, [r7, #28]
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f366:	69fb      	ldr	r3, [r7, #28]
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d108      	bne.n	800f37e <_txe_event_flags_get+0x92>
    {

        /* Call actual event flags get function.  */
        status =  _tx_event_flags_get(group_ptr, requested_flags, get_option, actual_flags_ptr, wait_option);
 800f36c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f36e:	9300      	str	r3, [sp, #0]
 800f370:	683b      	ldr	r3, [r7, #0]
 800f372:	687a      	ldr	r2, [r7, #4]
 800f374:	68b9      	ldr	r1, [r7, #8]
 800f376:	68f8      	ldr	r0, [r7, #12]
 800f378:	f7fc fb38 	bl	800b9ec <_tx_event_flags_get>
 800f37c:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800f37e:	69fb      	ldr	r3, [r7, #28]
}
 800f380:	4618      	mov	r0, r3
 800f382:	3720      	adds	r7, #32
 800f384:	46bd      	mov	sp, r7
 800f386:	bd80      	pop	{r7, pc}
 800f388:	4456444e 	.word	0x4456444e
 800f38c:	2000000c 	.word	0x2000000c
 800f390:	200159dc 	.word	0x200159dc
 800f394:	20015b24 	.word	0x20015b24

0800f398 <_txe_event_flags_set>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option)
{
 800f398:	b580      	push	{r7, lr}
 800f39a:	b086      	sub	sp, #24
 800f39c:	af00      	add	r7, sp, #0
 800f39e:	60f8      	str	r0, [r7, #12]
 800f3a0:	60b9      	str	r1, [r7, #8]
 800f3a2:	607a      	str	r2, [r7, #4]

UINT        status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f3a4:	2300      	movs	r3, #0
 800f3a6:	617b      	str	r3, [r7, #20]

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d102      	bne.n	800f3b4 <_txe_event_flags_set+0x1c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800f3ae:	2306      	movs	r3, #6
 800f3b0:	617b      	str	r3, [r7, #20]
 800f3b2:	e00f      	b.n	800f3d4 <_txe_event_flags_set+0x3c>
    }

    /* Now check for invalid event flag group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	4a0d      	ldr	r2, [pc, #52]	@ (800f3f0 <_txe_event_flags_set+0x58>)
 800f3ba:	4293      	cmp	r3, r2
 800f3bc:	d002      	beq.n	800f3c4 <_txe_event_flags_set+0x2c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800f3be:	2306      	movs	r3, #6
 800f3c0:	617b      	str	r3, [r7, #20]
 800f3c2:	e007      	b.n	800f3d4 <_txe_event_flags_set+0x3c>
    }
    else
    {

        /* Check for invalid set option.  */
        if (set_option != TX_AND)
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	2b02      	cmp	r3, #2
 800f3c8:	d004      	beq.n	800f3d4 <_txe_event_flags_set+0x3c>
        {

            if (set_option != TX_OR)
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d001      	beq.n	800f3d4 <_txe_event_flags_set+0x3c>
            {

                /* Invalid set events option, return appropriate error.  */
                status =  TX_OPTION_ERROR;
 800f3d0:	2308      	movs	r3, #8
 800f3d2:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f3d4:	697b      	ldr	r3, [r7, #20]
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d105      	bne.n	800f3e6 <_txe_event_flags_set+0x4e>
    {

        /* Call actual event flags set function.  */
        status =  _tx_event_flags_set(group_ptr, flags_to_set, set_option);
 800f3da:	687a      	ldr	r2, [r7, #4]
 800f3dc:	68b9      	ldr	r1, [r7, #8]
 800f3de:	68f8      	ldr	r0, [r7, #12]
 800f3e0:	f7fc fbe6 	bl	800bbb0 <_tx_event_flags_set>
 800f3e4:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800f3e6:	697b      	ldr	r3, [r7, #20]
}
 800f3e8:	4618      	mov	r0, r3
 800f3ea:	3718      	adds	r7, #24
 800f3ec:	46bd      	mov	sp, r7
 800f3ee:	bd80      	pop	{r7, pc}
 800f3f0:	4456444e 	.word	0x4456444e

0800f3f4 <_txe_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit, UINT mutex_control_block_size)
{
 800f3f4:	b580      	push	{r7, lr}
 800f3f6:	b092      	sub	sp, #72	@ 0x48
 800f3f8:	af00      	add	r7, sp, #0
 800f3fa:	60f8      	str	r0, [r7, #12]
 800f3fc:	60b9      	str	r1, [r7, #8]
 800f3fe:	607a      	str	r2, [r7, #4]
 800f400:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f402:	2300      	movs	r3, #0
 800f404:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d102      	bne.n	800f412 <_txe_mutex_create+0x1e>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800f40c:	231c      	movs	r3, #28
 800f40e:	647b      	str	r3, [r7, #68]	@ 0x44
 800f410:	e053      	b.n	800f4ba <_txe_mutex_create+0xc6>
    }

    /* Now check to make sure the control block is the correct size.  */
    else if (mutex_control_block_size != (sizeof(TX_MUTEX)))
 800f412:	683b      	ldr	r3, [r7, #0]
 800f414:	2b34      	cmp	r3, #52	@ 0x34
 800f416:	d002      	beq.n	800f41e <_txe_mutex_create+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800f418:	231c      	movs	r3, #28
 800f41a:	647b      	str	r3, [r7, #68]	@ 0x44
 800f41c:	e04d      	b.n	800f4ba <_txe_mutex_create+0xc6>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f41e:	f3ef 8310 	mrs	r3, PRIMASK
 800f422:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800f424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800f426:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800f428:	b672      	cpsid	i
    return(int_posture);
 800f42a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800f42c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800f42e:	4b3a      	ldr	r3, [pc, #232]	@ (800f518 <_txe_mutex_create+0x124>)
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	3301      	adds	r3, #1
 800f434:	4a38      	ldr	r2, [pc, #224]	@ (800f518 <_txe_mutex_create+0x124>)
 800f436:	6013      	str	r3, [r2, #0]
 800f438:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f43a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f43c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f43e:	f383 8810 	msr	PRIMASK, r3
}
 800f442:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_mutex =   _tx_mutex_created_ptr;
 800f444:	4b35      	ldr	r3, [pc, #212]	@ (800f51c <_txe_mutex_create+0x128>)
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 800f44a:	2300      	movs	r3, #0
 800f44c:	643b      	str	r3, [r7, #64]	@ 0x40
 800f44e:	e009      	b.n	800f464 <_txe_mutex_create+0x70>
        {

            /* Determine if this mutex matches the mutex in the list.  */
            if (mutex_ptr == next_mutex)
 800f450:	68fa      	ldr	r2, [r7, #12]
 800f452:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f454:	429a      	cmp	r2, r3
 800f456:	d00b      	beq.n	800f470 <_txe_mutex_create+0x7c>
            }
            else
            {

                /* Move to the next mutex.  */
                next_mutex =  next_mutex -> tx_mutex_created_next;
 800f458:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f45a:	6a1b      	ldr	r3, [r3, #32]
 800f45c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 800f45e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f460:	3301      	adds	r3, #1
 800f462:	643b      	str	r3, [r7, #64]	@ 0x40
 800f464:	4b2e      	ldr	r3, [pc, #184]	@ (800f520 <_txe_mutex_create+0x12c>)
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f46a:	429a      	cmp	r2, r3
 800f46c:	d3f0      	bcc.n	800f450 <_txe_mutex_create+0x5c>
 800f46e:	e000      	b.n	800f472 <_txe_mutex_create+0x7e>
                break;
 800f470:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f472:	f3ef 8310 	mrs	r3, PRIMASK
 800f476:	623b      	str	r3, [r7, #32]
    return(posture);
 800f478:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800f47a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800f47c:	b672      	cpsid	i
    return(int_posture);
 800f47e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800f480:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800f482:	4b25      	ldr	r3, [pc, #148]	@ (800f518 <_txe_mutex_create+0x124>)
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	3b01      	subs	r3, #1
 800f488:	4a23      	ldr	r2, [pc, #140]	@ (800f518 <_txe_mutex_create+0x124>)
 800f48a:	6013      	str	r3, [r2, #0]
 800f48c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f48e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f492:	f383 8810 	msr	PRIMASK, r3
}
 800f496:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800f498:	f7fe fe92 	bl	800e1c0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate mutex.  */
        if (mutex_ptr == next_mutex)
 800f49c:	68fa      	ldr	r2, [r7, #12]
 800f49e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f4a0:	429a      	cmp	r2, r3
 800f4a2:	d102      	bne.n	800f4aa <_txe_mutex_create+0xb6>
        {

            /* Mutex is already created, return appropriate error code.  */
            status =  TX_MUTEX_ERROR;
 800f4a4:	231c      	movs	r3, #28
 800f4a6:	647b      	str	r3, [r7, #68]	@ 0x44
 800f4a8:	e007      	b.n	800f4ba <_txe_mutex_create+0xc6>
        }
        else
        {

            /* Check for a valid inherit option.  */
            if (inherit != TX_INHERIT)
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	2b01      	cmp	r3, #1
 800f4ae:	d004      	beq.n	800f4ba <_txe_mutex_create+0xc6>
            {

                if (inherit != TX_NO_INHERIT)
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d001      	beq.n	800f4ba <_txe_mutex_create+0xc6>
                {

                    /* Inherit option is illegal.  */
                    status =  TX_INHERIT_ERROR;
 800f4b6:	231f      	movs	r3, #31
 800f4b8:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f4ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d11d      	bne.n	800f4fc <_txe_mutex_create+0x108>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800f4c0:	4b18      	ldr	r3, [pc, #96]	@ (800f524 <_txe_mutex_create+0x130>)
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800f4c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4c8:	4a17      	ldr	r2, [pc, #92]	@ (800f528 <_txe_mutex_create+0x134>)
 800f4ca:	4293      	cmp	r3, r2
 800f4cc:	d101      	bne.n	800f4d2 <_txe_mutex_create+0xde>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800f4ce:	2313      	movs	r3, #19
 800f4d0:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f4d2:	f3ef 8305 	mrs	r3, IPSR
 800f4d6:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800f4d8:	69ba      	ldr	r2, [r7, #24]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f4da:	4b14      	ldr	r3, [pc, #80]	@ (800f52c <_txe_mutex_create+0x138>)
 800f4dc:	681b      	ldr	r3, [r3, #0]
 800f4de:	4313      	orrs	r3, r2
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d00b      	beq.n	800f4fc <_txe_mutex_create+0x108>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f4e4:	f3ef 8305 	mrs	r3, IPSR
 800f4e8:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800f4ea:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800f4ec:	4b0f      	ldr	r3, [pc, #60]	@ (800f52c <_txe_mutex_create+0x138>)
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	4313      	orrs	r3, r2
 800f4f2:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800f4f6:	d201      	bcs.n	800f4fc <_txe_mutex_create+0x108>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800f4f8:	2313      	movs	r3, #19
 800f4fa:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f4fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d105      	bne.n	800f50e <_txe_mutex_create+0x11a>
    {

        /* Call actual mutex create function.  */
        status =  _tx_mutex_create(mutex_ptr, name_ptr, inherit);
 800f502:	687a      	ldr	r2, [r7, #4]
 800f504:	68b9      	ldr	r1, [r7, #8]
 800f506:	68f8      	ldr	r0, [r7, #12]
 800f508:	f7fc fe92 	bl	800c230 <_tx_mutex_create>
 800f50c:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800f50e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800f510:	4618      	mov	r0, r3
 800f512:	3748      	adds	r7, #72	@ 0x48
 800f514:	46bd      	mov	sp, r7
 800f516:	bd80      	pop	{r7, pc}
 800f518:	20015a74 	.word	0x20015a74
 800f51c:	200159bc 	.word	0x200159bc
 800f520:	200159c0 	.word	0x200159c0
 800f524:	200159dc 	.word	0x200159dc
 800f528:	20015b24 	.word	0x20015b24
 800f52c:	2000000c 	.word	0x2000000c

0800f530 <_txe_mutex_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_delete(TX_MUTEX *mutex_ptr)
{
 800f530:	b580      	push	{r7, lr}
 800f532:	b086      	sub	sp, #24
 800f534:	af00      	add	r7, sp, #0
 800f536:	6078      	str	r0, [r7, #4]


#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f538:	2300      	movs	r3, #0
 800f53a:	617b      	str	r3, [r7, #20]
#endif

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d102      	bne.n	800f548 <_txe_mutex_delete+0x18>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800f542:	231c      	movs	r3, #28
 800f544:	617b      	str	r3, [r7, #20]
 800f546:	e023      	b.n	800f590 <_txe_mutex_delete+0x60>
    }

    /* Now check for a valid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	681b      	ldr	r3, [r3, #0]
 800f54c:	4a13      	ldr	r2, [pc, #76]	@ (800f59c <_txe_mutex_delete+0x6c>)
 800f54e:	4293      	cmp	r3, r2
 800f550:	d002      	beq.n	800f558 <_txe_mutex_delete+0x28>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800f552:	231c      	movs	r3, #28
 800f554:	617b      	str	r3, [r7, #20]
 800f556:	e01b      	b.n	800f590 <_txe_mutex_delete+0x60>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f558:	f3ef 8305 	mrs	r3, IPSR
 800f55c:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800f55e:	68fa      	ldr	r2, [r7, #12]
    }

    /* Check for invalid caller of this function.  */

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f560:	4b0f      	ldr	r3, [pc, #60]	@ (800f5a0 <_txe_mutex_delete+0x70>)
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	4313      	orrs	r3, r2
 800f566:	2b00      	cmp	r3, #0
 800f568:	d002      	beq.n	800f570 <_txe_mutex_delete+0x40>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 800f56a:	2313      	movs	r3, #19
 800f56c:	617b      	str	r3, [r7, #20]
 800f56e:	e00f      	b.n	800f590 <_txe_mutex_delete+0x60>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800f570:	4b0c      	ldr	r3, [pc, #48]	@ (800f5a4 <_txe_mutex_delete+0x74>)
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	613b      	str	r3, [r7, #16]

        /* Is the caller the system timer thread?  */
        if (thread_ptr == &_tx_timer_thread)
 800f576:	693b      	ldr	r3, [r7, #16]
 800f578:	4a0b      	ldr	r2, [pc, #44]	@ (800f5a8 <_txe_mutex_delete+0x78>)
 800f57a:	4293      	cmp	r3, r2
 800f57c:	d101      	bne.n	800f582 <_txe_mutex_delete+0x52>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800f57e:	2313      	movs	r3, #19
 800f580:	617b      	str	r3, [r7, #20]
        }

        /* Determine if everything is okay.  */
        if (status == TX_SUCCESS)
 800f582:	697b      	ldr	r3, [r7, #20]
 800f584:	2b00      	cmp	r3, #0
 800f586:	d103      	bne.n	800f590 <_txe_mutex_delete+0x60>
        {
#endif

            /* Call actual mutex delete function.  */
            status =  _tx_mutex_delete(mutex_ptr);
 800f588:	6878      	ldr	r0, [r7, #4]
 800f58a:	f7fc feab 	bl	800c2e4 <_tx_mutex_delete>
 800f58e:	6178      	str	r0, [r7, #20]
        }
#endif
    }

    /* Return completion status.  */
    return(status);
 800f590:	697b      	ldr	r3, [r7, #20]
}
 800f592:	4618      	mov	r0, r3
 800f594:	3718      	adds	r7, #24
 800f596:	46bd      	mov	sp, r7
 800f598:	bd80      	pop	{r7, pc}
 800f59a:	bf00      	nop
 800f59c:	4d555445 	.word	0x4d555445
 800f5a0:	2000000c 	.word	0x2000000c
 800f5a4:	200159dc 	.word	0x200159dc
 800f5a8:	20015b24 	.word	0x20015b24

0800f5ac <_txe_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 800f5ac:	b580      	push	{r7, lr}
 800f5ae:	b088      	sub	sp, #32
 800f5b0:	af00      	add	r7, sp, #0
 800f5b2:	6078      	str	r0, [r7, #4]
 800f5b4:	6039      	str	r1, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f5b6:	2300      	movs	r3, #0
 800f5b8:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	d102      	bne.n	800f5c6 <_txe_mutex_get+0x1a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800f5c0:	231c      	movs	r3, #28
 800f5c2:	61fb      	str	r3, [r7, #28]
 800f5c4:	e01f      	b.n	800f606 <_txe_mutex_get+0x5a>
    }

    /* Now check for a valid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	681b      	ldr	r3, [r3, #0]
 800f5ca:	4a21      	ldr	r2, [pc, #132]	@ (800f650 <_txe_mutex_get+0xa4>)
 800f5cc:	4293      	cmp	r3, r2
 800f5ce:	d002      	beq.n	800f5d6 <_txe_mutex_get+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800f5d0:	231c      	movs	r3, #28
 800f5d2:	61fb      	str	r3, [r7, #28]
 800f5d4:	e017      	b.n	800f606 <_txe_mutex_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800f5d6:	683b      	ldr	r3, [r7, #0]
 800f5d8:	2b00      	cmp	r3, #0
 800f5da:	d014      	beq.n	800f606 <_txe_mutex_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f5dc:	f3ef 8305 	mrs	r3, IPSR
 800f5e0:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800f5e2:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f5e4:	4b1b      	ldr	r3, [pc, #108]	@ (800f654 <_txe_mutex_get+0xa8>)
 800f5e6:	681b      	ldr	r3, [r3, #0]
 800f5e8:	4313      	orrs	r3, r2
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d002      	beq.n	800f5f4 <_txe_mutex_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800f5ee:	2304      	movs	r3, #4
 800f5f0:	61fb      	str	r3, [r7, #28]
 800f5f2:	e008      	b.n	800f606 <_txe_mutex_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800f5f4:	4b18      	ldr	r3, [pc, #96]	@ (800f658 <_txe_mutex_get+0xac>)
 800f5f6:	681b      	ldr	r3, [r3, #0]
 800f5f8:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800f5fa:	69bb      	ldr	r3, [r7, #24]
 800f5fc:	4a17      	ldr	r2, [pc, #92]	@ (800f65c <_txe_mutex_get+0xb0>)
 800f5fe:	4293      	cmp	r3, r2
 800f600:	d101      	bne.n	800f606 <_txe_mutex_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800f602:	2304      	movs	r3, #4
 800f604:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f606:	69fb      	ldr	r3, [r7, #28]
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d114      	bne.n	800f636 <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f60c:	f3ef 8305 	mrs	r3, IPSR
 800f610:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800f612:	693a      	ldr	r2, [r7, #16]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f614:	4b0f      	ldr	r3, [pc, #60]	@ (800f654 <_txe_mutex_get+0xa8>)
 800f616:	681b      	ldr	r3, [r3, #0]
 800f618:	4313      	orrs	r3, r2
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	d00b      	beq.n	800f636 <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f61e:	f3ef 8305 	mrs	r3, IPSR
 800f622:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800f624:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800f626:	4b0b      	ldr	r3, [pc, #44]	@ (800f654 <_txe_mutex_get+0xa8>)
 800f628:	681b      	ldr	r3, [r3, #0]
 800f62a:	4313      	orrs	r3, r2
 800f62c:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800f630:	d201      	bcs.n	800f636 <_txe_mutex_get+0x8a>
            {

                /* Yes, invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800f632:	2313      	movs	r3, #19
 800f634:	61fb      	str	r3, [r7, #28]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f636:	69fb      	ldr	r3, [r7, #28]
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d104      	bne.n	800f646 <_txe_mutex_get+0x9a>
    {

        /* Call actual get mutex function.  */
        status =  _tx_mutex_get(mutex_ptr, wait_option);
 800f63c:	6839      	ldr	r1, [r7, #0]
 800f63e:	6878      	ldr	r0, [r7, #4]
 800f640:	f7fc fefa 	bl	800c438 <_tx_mutex_get>
 800f644:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800f646:	69fb      	ldr	r3, [r7, #28]
}
 800f648:	4618      	mov	r0, r3
 800f64a:	3720      	adds	r7, #32
 800f64c:	46bd      	mov	sp, r7
 800f64e:	bd80      	pop	{r7, pc}
 800f650:	4d555445 	.word	0x4d555445
 800f654:	2000000c 	.word	0x2000000c
 800f658:	200159dc 	.word	0x200159dc
 800f65c:	20015b24 	.word	0x20015b24

0800f660 <_txe_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_put(TX_MUTEX *mutex_ptr)
{
 800f660:	b580      	push	{r7, lr}
 800f662:	b086      	sub	sp, #24
 800f664:	af00      	add	r7, sp, #0
 800f666:	6078      	str	r0, [r7, #4]

UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f668:	2300      	movs	r3, #0
 800f66a:	617b      	str	r3, [r7, #20]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d102      	bne.n	800f678 <_txe_mutex_put+0x18>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800f672:	231c      	movs	r3, #28
 800f674:	617b      	str	r3, [r7, #20]
 800f676:	e01c      	b.n	800f6b2 <_txe_mutex_put+0x52>
    }

    /* Now check for invalid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	4a13      	ldr	r2, [pc, #76]	@ (800f6cc <_txe_mutex_put+0x6c>)
 800f67e:	4293      	cmp	r3, r2
 800f680:	d002      	beq.n	800f688 <_txe_mutex_put+0x28>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800f682:	231c      	movs	r3, #28
 800f684:	617b      	str	r3, [r7, #20]
 800f686:	e014      	b.n	800f6b2 <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f688:	f3ef 8305 	mrs	r3, IPSR
 800f68c:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800f68e:	693a      	ldr	r2, [r7, #16]
    }
    else
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f690:	4b0f      	ldr	r3, [pc, #60]	@ (800f6d0 <_txe_mutex_put+0x70>)
 800f692:	681b      	ldr	r3, [r3, #0]
 800f694:	4313      	orrs	r3, r2
 800f696:	2b00      	cmp	r3, #0
 800f698:	d00b      	beq.n	800f6b2 <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f69a:	f3ef 8305 	mrs	r3, IPSR
 800f69e:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800f6a0:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800f6a2:	4b0b      	ldr	r3, [pc, #44]	@ (800f6d0 <_txe_mutex_put+0x70>)
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	4313      	orrs	r3, r2
 800f6a8:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800f6ac:	d201      	bcs.n	800f6b2 <_txe_mutex_put+0x52>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800f6ae:	2313      	movs	r3, #19
 800f6b0:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f6b2:	697b      	ldr	r3, [r7, #20]
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d103      	bne.n	800f6c0 <_txe_mutex_put+0x60>
    {

        /* Call actual put mutex function.  */
        status =  _tx_mutex_put(mutex_ptr);
 800f6b8:	6878      	ldr	r0, [r7, #4]
 800f6ba:	f7fd f935 	bl	800c928 <_tx_mutex_put>
 800f6be:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800f6c0:	697b      	ldr	r3, [r7, #20]
}
 800f6c2:	4618      	mov	r0, r3
 800f6c4:	3718      	adds	r7, #24
 800f6c6:	46bd      	mov	sp, r7
 800f6c8:	bd80      	pop	{r7, pc}
 800f6ca:	bf00      	nop
 800f6cc:	4d555445 	.word	0x4d555445
 800f6d0:	2000000c 	.word	0x2000000c

0800f6d4 <_txe_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size, UINT queue_control_block_size)
{
 800f6d4:	b580      	push	{r7, lr}
 800f6d6:	b094      	sub	sp, #80	@ 0x50
 800f6d8:	af02      	add	r7, sp, #8
 800f6da:	60f8      	str	r0, [r7, #12]
 800f6dc:	60b9      	str	r1, [r7, #8]
 800f6de:	607a      	str	r2, [r7, #4]
 800f6e0:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f6e2:	2300      	movs	r3, #0
 800f6e4:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d102      	bne.n	800f6f2 <_txe_queue_create+0x1e>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800f6ec:	2309      	movs	r3, #9
 800f6ee:	647b      	str	r3, [r7, #68]	@ 0x44
 800f6f0:	e083      	b.n	800f7fa <_txe_queue_create+0x126>
    }

    /* Now check for a valid control block size.  */
    else if (queue_control_block_size != (sizeof(TX_QUEUE)))
 800f6f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f6f4:	2b38      	cmp	r3, #56	@ 0x38
 800f6f6:	d002      	beq.n	800f6fe <_txe_queue_create+0x2a>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800f6f8:	2309      	movs	r3, #9
 800f6fa:	647b      	str	r3, [r7, #68]	@ 0x44
 800f6fc:	e07d      	b.n	800f7fa <_txe_queue_create+0x126>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f6fe:	f3ef 8310 	mrs	r3, PRIMASK
 800f702:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800f704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800f706:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800f708:	b672      	cpsid	i
    return(int_posture);
 800f70a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800f70c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800f70e:	4b43      	ldr	r3, [pc, #268]	@ (800f81c <_txe_queue_create+0x148>)
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	3301      	adds	r3, #1
 800f714:	4a41      	ldr	r2, [pc, #260]	@ (800f81c <_txe_queue_create+0x148>)
 800f716:	6013      	str	r3, [r2, #0]
 800f718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f71a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f71c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f71e:	f383 8810 	msr	PRIMASK, r3
}
 800f722:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_queue =   _tx_queue_created_ptr;
 800f724:	4b3e      	ldr	r3, [pc, #248]	@ (800f820 <_txe_queue_create+0x14c>)
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 800f72a:	2300      	movs	r3, #0
 800f72c:	643b      	str	r3, [r7, #64]	@ 0x40
 800f72e:	e009      	b.n	800f744 <_txe_queue_create+0x70>
        {

            /* Determine if this queue matches the queue in the list.  */
            if (queue_ptr == next_queue)
 800f730:	68fa      	ldr	r2, [r7, #12]
 800f732:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f734:	429a      	cmp	r2, r3
 800f736:	d00b      	beq.n	800f750 <_txe_queue_create+0x7c>
            }
            else
            {

                /* Move to the next queue.  */
                next_queue =  next_queue -> tx_queue_created_next;
 800f738:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f73a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f73c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 800f73e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f740:	3301      	adds	r3, #1
 800f742:	643b      	str	r3, [r7, #64]	@ 0x40
 800f744:	4b37      	ldr	r3, [pc, #220]	@ (800f824 <_txe_queue_create+0x150>)
 800f746:	681b      	ldr	r3, [r3, #0]
 800f748:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f74a:	429a      	cmp	r2, r3
 800f74c:	d3f0      	bcc.n	800f730 <_txe_queue_create+0x5c>
 800f74e:	e000      	b.n	800f752 <_txe_queue_create+0x7e>
                break;
 800f750:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f752:	f3ef 8310 	mrs	r3, PRIMASK
 800f756:	623b      	str	r3, [r7, #32]
    return(posture);
 800f758:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800f75a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800f75c:	b672      	cpsid	i
    return(int_posture);
 800f75e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800f760:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800f762:	4b2e      	ldr	r3, [pc, #184]	@ (800f81c <_txe_queue_create+0x148>)
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	3b01      	subs	r3, #1
 800f768:	4a2c      	ldr	r2, [pc, #176]	@ (800f81c <_txe_queue_create+0x148>)
 800f76a:	6013      	str	r3, [r2, #0]
 800f76c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f76e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f772:	f383 8810 	msr	PRIMASK, r3
}
 800f776:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800f778:	f7fe fd22 	bl	800e1c0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate queue.  */
        if (queue_ptr == next_queue)
 800f77c:	68fa      	ldr	r2, [r7, #12]
 800f77e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f780:	429a      	cmp	r2, r3
 800f782:	d102      	bne.n	800f78a <_txe_queue_create+0xb6>
        {

            /* Queue is already created, return appropriate error code.  */
            status =  TX_QUEUE_ERROR;
 800f784:	2309      	movs	r3, #9
 800f786:	647b      	str	r3, [r7, #68]	@ 0x44
 800f788:	e037      	b.n	800f7fa <_txe_queue_create+0x126>
        }

        /* Check the starting address of the queue.  */
        else if (queue_start == TX_NULL)
 800f78a:	683b      	ldr	r3, [r7, #0]
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d102      	bne.n	800f796 <_txe_queue_create+0xc2>
        {

            /* Invalid starting address of queue.  */
            status =  TX_PTR_ERROR;
 800f790:	2303      	movs	r3, #3
 800f792:	647b      	str	r3, [r7, #68]	@ 0x44
 800f794:	e031      	b.n	800f7fa <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - less than 1.  */
        else if (message_size < TX_1_ULONG)
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d102      	bne.n	800f7a2 <_txe_queue_create+0xce>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 800f79c:	2305      	movs	r3, #5
 800f79e:	647b      	str	r3, [r7, #68]	@ 0x44
 800f7a0:	e02b      	b.n	800f7fa <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - greater than 16.  */
        else if (message_size > TX_16_ULONG)
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	2b10      	cmp	r3, #16
 800f7a6:	d902      	bls.n	800f7ae <_txe_queue_create+0xda>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 800f7a8:	2305      	movs	r3, #5
 800f7aa:	647b      	str	r3, [r7, #68]	@ 0x44
 800f7ac:	e025      	b.n	800f7fa <_txe_queue_create+0x126>
        }

        /* Check on the queue size.  */
        else if ((queue_size/(sizeof(ULONG))) < message_size)
 800f7ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f7b0:	089b      	lsrs	r3, r3, #2
 800f7b2:	687a      	ldr	r2, [r7, #4]
 800f7b4:	429a      	cmp	r2, r3
 800f7b6:	d902      	bls.n	800f7be <_txe_queue_create+0xea>
        {

            /* Invalid queue size specified.  */
            status =  TX_SIZE_ERROR;
 800f7b8:	2305      	movs	r3, #5
 800f7ba:	647b      	str	r3, [r7, #68]	@ 0x44
 800f7bc:	e01d      	b.n	800f7fa <_txe_queue_create+0x126>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800f7be:	4b1a      	ldr	r3, [pc, #104]	@ (800f828 <_txe_queue_create+0x154>)
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800f7c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7c6:	4a19      	ldr	r2, [pc, #100]	@ (800f82c <_txe_queue_create+0x158>)
 800f7c8:	4293      	cmp	r3, r2
 800f7ca:	d101      	bne.n	800f7d0 <_txe_queue_create+0xfc>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800f7cc:	2313      	movs	r3, #19
 800f7ce:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f7d0:	f3ef 8305 	mrs	r3, IPSR
 800f7d4:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800f7d6:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f7d8:	4b15      	ldr	r3, [pc, #84]	@ (800f830 <_txe_queue_create+0x15c>)
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	4313      	orrs	r3, r2
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d00b      	beq.n	800f7fa <_txe_queue_create+0x126>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f7e2:	f3ef 8305 	mrs	r3, IPSR
 800f7e6:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800f7e8:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800f7ea:	4b11      	ldr	r3, [pc, #68]	@ (800f830 <_txe_queue_create+0x15c>)
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	4313      	orrs	r3, r2
 800f7f0:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800f7f4:	d201      	bcs.n	800f7fa <_txe_queue_create+0x126>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800f7f6:	2313      	movs	r3, #19
 800f7f8:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f7fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	d108      	bne.n	800f812 <_txe_queue_create+0x13e>
    {

        /* Call actual queue create function.  */
        status =  _tx_queue_create(queue_ptr, name_ptr, message_size, queue_start, queue_size);
 800f800:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f802:	9300      	str	r3, [sp, #0]
 800f804:	683b      	ldr	r3, [r7, #0]
 800f806:	687a      	ldr	r2, [r7, #4]
 800f808:	68b9      	ldr	r1, [r7, #8]
 800f80a:	68f8      	ldr	r0, [r7, #12]
 800f80c:	f7fd fb36 	bl	800ce7c <_tx_queue_create>
 800f810:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800f812:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800f814:	4618      	mov	r0, r3
 800f816:	3748      	adds	r7, #72	@ 0x48
 800f818:	46bd      	mov	sp, r7
 800f81a:	bd80      	pop	{r7, pc}
 800f81c:	20015a74 	.word	0x20015a74
 800f820:	200159ac 	.word	0x200159ac
 800f824:	200159b0 	.word	0x200159b0
 800f828:	200159dc 	.word	0x200159dc
 800f82c:	20015b24 	.word	0x20015b24
 800f830:	2000000c 	.word	0x2000000c

0800f834 <_txe_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 800f834:	b580      	push	{r7, lr}
 800f836:	b088      	sub	sp, #32
 800f838:	af00      	add	r7, sp, #0
 800f83a:	60f8      	str	r0, [r7, #12]
 800f83c:	60b9      	str	r1, [r7, #8]
 800f83e:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f840:	2300      	movs	r3, #0
 800f842:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	2b00      	cmp	r3, #0
 800f848:	d102      	bne.n	800f850 <_txe_queue_receive+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800f84a:	2309      	movs	r3, #9
 800f84c:	61fb      	str	r3, [r7, #28]
 800f84e:	e025      	b.n	800f89c <_txe_queue_receive+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	4a18      	ldr	r2, [pc, #96]	@ (800f8b8 <_txe_queue_receive+0x84>)
 800f856:	4293      	cmp	r3, r2
 800f858:	d002      	beq.n	800f860 <_txe_queue_receive+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800f85a:	2309      	movs	r3, #9
 800f85c:	61fb      	str	r3, [r7, #28]
 800f85e:	e01d      	b.n	800f89c <_txe_queue_receive+0x68>
    }

    /* Check for an invalid destination for message.  */
    else if (destination_ptr == TX_NULL)
 800f860:	68bb      	ldr	r3, [r7, #8]
 800f862:	2b00      	cmp	r3, #0
 800f864:	d102      	bne.n	800f86c <_txe_queue_receive+0x38>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800f866:	2303      	movs	r3, #3
 800f868:	61fb      	str	r3, [r7, #28]
 800f86a:	e017      	b.n	800f89c <_txe_queue_receive+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d014      	beq.n	800f89c <_txe_queue_receive+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f872:	f3ef 8305 	mrs	r3, IPSR
 800f876:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800f878:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f87a:	4b10      	ldr	r3, [pc, #64]	@ (800f8bc <_txe_queue_receive+0x88>)
 800f87c:	681b      	ldr	r3, [r3, #0]
 800f87e:	4313      	orrs	r3, r2
 800f880:	2b00      	cmp	r3, #0
 800f882:	d002      	beq.n	800f88a <_txe_queue_receive+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800f884:	2304      	movs	r3, #4
 800f886:	61fb      	str	r3, [r7, #28]
 800f888:	e008      	b.n	800f89c <_txe_queue_receive+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800f88a:	4b0d      	ldr	r3, [pc, #52]	@ (800f8c0 <_txe_queue_receive+0x8c>)
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800f890:	69bb      	ldr	r3, [r7, #24]
 800f892:	4a0c      	ldr	r2, [pc, #48]	@ (800f8c4 <_txe_queue_receive+0x90>)
 800f894:	4293      	cmp	r3, r2
 800f896:	d101      	bne.n	800f89c <_txe_queue_receive+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800f898:	2304      	movs	r3, #4
 800f89a:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f89c:	69fb      	ldr	r3, [r7, #28]
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d105      	bne.n	800f8ae <_txe_queue_receive+0x7a>
    {

        /* Call actual queue receive function.  */
        status =  _tx_queue_receive(queue_ptr, destination_ptr, wait_option);
 800f8a2:	687a      	ldr	r2, [r7, #4]
 800f8a4:	68b9      	ldr	r1, [r7, #8]
 800f8a6:	68f8      	ldr	r0, [r7, #12]
 800f8a8:	f7fd fb5c 	bl	800cf64 <_tx_queue_receive>
 800f8ac:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800f8ae:	69fb      	ldr	r3, [r7, #28]
}
 800f8b0:	4618      	mov	r0, r3
 800f8b2:	3720      	adds	r7, #32
 800f8b4:	46bd      	mov	sp, r7
 800f8b6:	bd80      	pop	{r7, pc}
 800f8b8:	51554555 	.word	0x51554555
 800f8bc:	2000000c 	.word	0x2000000c
 800f8c0:	200159dc 	.word	0x200159dc
 800f8c4:	20015b24 	.word	0x20015b24

0800f8c8 <_txe_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 800f8c8:	b580      	push	{r7, lr}
 800f8ca:	b088      	sub	sp, #32
 800f8cc:	af00      	add	r7, sp, #0
 800f8ce:	60f8      	str	r0, [r7, #12]
 800f8d0:	60b9      	str	r1, [r7, #8]
 800f8d2:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f8d4:	2300      	movs	r3, #0
 800f8d6:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800f8d8:	68fb      	ldr	r3, [r7, #12]
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	d102      	bne.n	800f8e4 <_txe_queue_send+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800f8de:	2309      	movs	r3, #9
 800f8e0:	61fb      	str	r3, [r7, #28]
 800f8e2:	e025      	b.n	800f930 <_txe_queue_send+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 800f8e4:	68fb      	ldr	r3, [r7, #12]
 800f8e6:	681b      	ldr	r3, [r3, #0]
 800f8e8:	4a18      	ldr	r2, [pc, #96]	@ (800f94c <_txe_queue_send+0x84>)
 800f8ea:	4293      	cmp	r3, r2
 800f8ec:	d002      	beq.n	800f8f4 <_txe_queue_send+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800f8ee:	2309      	movs	r3, #9
 800f8f0:	61fb      	str	r3, [r7, #28]
 800f8f2:	e01d      	b.n	800f930 <_txe_queue_send+0x68>
    }

    /* Check for an invalid source for message.  */
    else if (source_ptr == TX_NULL)
 800f8f4:	68bb      	ldr	r3, [r7, #8]
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	d102      	bne.n	800f900 <_txe_queue_send+0x38>
    {

        /* Null source pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800f8fa:	2303      	movs	r3, #3
 800f8fc:	61fb      	str	r3, [r7, #28]
 800f8fe:	e017      	b.n	800f930 <_txe_queue_send+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	2b00      	cmp	r3, #0
 800f904:	d014      	beq.n	800f930 <_txe_queue_send+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800f906:	f3ef 8305 	mrs	r3, IPSR
 800f90a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800f90c:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800f90e:	4b10      	ldr	r3, [pc, #64]	@ (800f950 <_txe_queue_send+0x88>)
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	4313      	orrs	r3, r2
 800f914:	2b00      	cmp	r3, #0
 800f916:	d002      	beq.n	800f91e <_txe_queue_send+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800f918:	2304      	movs	r3, #4
 800f91a:	61fb      	str	r3, [r7, #28]
 800f91c:	e008      	b.n	800f930 <_txe_queue_send+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800f91e:	4b0d      	ldr	r3, [pc, #52]	@ (800f954 <_txe_queue_send+0x8c>)
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800f924:	69bb      	ldr	r3, [r7, #24]
 800f926:	4a0c      	ldr	r2, [pc, #48]	@ (800f958 <_txe_queue_send+0x90>)
 800f928:	4293      	cmp	r3, r2
 800f92a:	d101      	bne.n	800f930 <_txe_queue_send+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800f92c:	2304      	movs	r3, #4
 800f92e:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800f930:	69fb      	ldr	r3, [r7, #28]
 800f932:	2b00      	cmp	r3, #0
 800f934:	d105      	bne.n	800f942 <_txe_queue_send+0x7a>
    {

        /* Call actual queue send function.  */
        status =  _tx_queue_send(queue_ptr, source_ptr, wait_option);
 800f936:	687a      	ldr	r2, [r7, #4]
 800f938:	68b9      	ldr	r1, [r7, #8]
 800f93a:	68f8      	ldr	r0, [r7, #12]
 800f93c:	f7fd fcda 	bl	800d2f4 <_tx_queue_send>
 800f940:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800f942:	69fb      	ldr	r3, [r7, #28]
}
 800f944:	4618      	mov	r0, r3
 800f946:	3720      	adds	r7, #32
 800f948:	46bd      	mov	sp, r7
 800f94a:	bd80      	pop	{r7, pc}
 800f94c:	51554555 	.word	0x51554555
 800f950:	2000000c 	.word	0x2000000c
 800f954:	200159dc 	.word	0x200159dc
 800f958:	20015b24 	.word	0x20015b24

0800f95c <_txe_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size)
{
 800f95c:	b580      	push	{r7, lr}
 800f95e:	b092      	sub	sp, #72	@ 0x48
 800f960:	af00      	add	r7, sp, #0
 800f962:	60f8      	str	r0, [r7, #12]
 800f964:	60b9      	str	r1, [r7, #8]
 800f966:	607a      	str	r2, [r7, #4]
 800f968:	603b      	str	r3, [r7, #0]
TX_THREAD           *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800f96a:	2300      	movs	r3, #0
 800f96c:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	2b00      	cmp	r3, #0
 800f972:	d102      	bne.n	800f97a <_txe_semaphore_create+0x1e>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800f974:	230c      	movs	r3, #12
 800f976:	647b      	str	r3, [r7, #68]	@ 0x44
 800f978:	e054      	b.n	800fa24 <_txe_semaphore_create+0xc8>
    }

    /* Now check for a valid semaphore ID.  */
    else if (semaphore_control_block_size != (sizeof(TX_SEMAPHORE)))
 800f97a:	683b      	ldr	r3, [r7, #0]
 800f97c:	2b1c      	cmp	r3, #28
 800f97e:	d002      	beq.n	800f986 <_txe_semaphore_create+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800f980:	230c      	movs	r3, #12
 800f982:	647b      	str	r3, [r7, #68]	@ 0x44
 800f984:	e04e      	b.n	800fa24 <_txe_semaphore_create+0xc8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f986:	f3ef 8310 	mrs	r3, PRIMASK
 800f98a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800f98c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800f98e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800f990:	b672      	cpsid	i
    return(int_posture);
 800f992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800f994:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800f996:	4b36      	ldr	r3, [pc, #216]	@ (800fa70 <_txe_semaphore_create+0x114>)
 800f998:	681b      	ldr	r3, [r3, #0]
 800f99a:	3301      	adds	r3, #1
 800f99c:	4a34      	ldr	r2, [pc, #208]	@ (800fa70 <_txe_semaphore_create+0x114>)
 800f99e:	6013      	str	r3, [r2, #0]
 800f9a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9a2:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f9a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9a6:	f383 8810 	msr	PRIMASK, r3
}
 800f9aa:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_semaphore =  _tx_semaphore_created_ptr;
 800f9ac:	4b31      	ldr	r3, [pc, #196]	@ (800fa74 <_txe_semaphore_create+0x118>)
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800f9b2:	2300      	movs	r3, #0
 800f9b4:	643b      	str	r3, [r7, #64]	@ 0x40
 800f9b6:	e009      	b.n	800f9cc <_txe_semaphore_create+0x70>
        {

            /* Determine if this semaphore matches the current semaphore in the list.  */
            if (semaphore_ptr == next_semaphore)
 800f9b8:	68fa      	ldr	r2, [r7, #12]
 800f9ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f9bc:	429a      	cmp	r2, r3
 800f9be:	d00b      	beq.n	800f9d8 <_txe_semaphore_create+0x7c>
            }
            else
            {

                /* Move to next semaphore.  */
                next_semaphore =  next_semaphore -> tx_semaphore_created_next;
 800f9c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f9c2:	695b      	ldr	r3, [r3, #20]
 800f9c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800f9c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f9c8:	3301      	adds	r3, #1
 800f9ca:	643b      	str	r3, [r7, #64]	@ 0x40
 800f9cc:	4b2a      	ldr	r3, [pc, #168]	@ (800fa78 <_txe_semaphore_create+0x11c>)
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f9d2:	429a      	cmp	r2, r3
 800f9d4:	d3f0      	bcc.n	800f9b8 <_txe_semaphore_create+0x5c>
 800f9d6:	e000      	b.n	800f9da <_txe_semaphore_create+0x7e>
                break;
 800f9d8:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f9da:	f3ef 8310 	mrs	r3, PRIMASK
 800f9de:	623b      	str	r3, [r7, #32]
    return(posture);
 800f9e0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800f9e2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800f9e4:	b672      	cpsid	i
    return(int_posture);
 800f9e6:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800f9e8:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800f9ea:	4b21      	ldr	r3, [pc, #132]	@ (800fa70 <_txe_semaphore_create+0x114>)
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	3b01      	subs	r3, #1
 800f9f0:	4a1f      	ldr	r2, [pc, #124]	@ (800fa70 <_txe_semaphore_create+0x114>)
 800f9f2:	6013      	str	r3, [r2, #0]
 800f9f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9f6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f9f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9fa:	f383 8810 	msr	PRIMASK, r3
}
 800f9fe:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800fa00:	f7fe fbde 	bl	800e1c0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate semaphore.  */
        if (semaphore_ptr == next_semaphore)
 800fa04:	68fa      	ldr	r2, [r7, #12]
 800fa06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa08:	429a      	cmp	r2, r3
 800fa0a:	d102      	bne.n	800fa12 <_txe_semaphore_create+0xb6>
        {

            /* Semaphore is already created, return appropriate error code.  */
            status =  TX_SEMAPHORE_ERROR;
 800fa0c:	230c      	movs	r3, #12
 800fa0e:	647b      	str	r3, [r7, #68]	@ 0x44
 800fa10:	e008      	b.n	800fa24 <_txe_semaphore_create+0xc8>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800fa12:	4b1a      	ldr	r3, [pc, #104]	@ (800fa7c <_txe_semaphore_create+0x120>)
 800fa14:	681b      	ldr	r3, [r3, #0]
 800fa16:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800fa18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa1a:	4a19      	ldr	r2, [pc, #100]	@ (800fa80 <_txe_semaphore_create+0x124>)
 800fa1c:	4293      	cmp	r3, r2
 800fa1e:	d101      	bne.n	800fa24 <_txe_semaphore_create+0xc8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800fa20:	2313      	movs	r3, #19
 800fa22:	647b      	str	r3, [r7, #68]	@ 0x44
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800fa24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d114      	bne.n	800fa54 <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800fa2a:	f3ef 8305 	mrs	r3, IPSR
 800fa2e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800fa30:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800fa32:	4b14      	ldr	r3, [pc, #80]	@ (800fa84 <_txe_semaphore_create+0x128>)
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	4313      	orrs	r3, r2
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	d00b      	beq.n	800fa54 <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800fa3c:	f3ef 8305 	mrs	r3, IPSR
 800fa40:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800fa42:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800fa44:	4b0f      	ldr	r3, [pc, #60]	@ (800fa84 <_txe_semaphore_create+0x128>)
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	4313      	orrs	r3, r2
 800fa4a:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800fa4e:	d201      	bcs.n	800fa54 <_txe_semaphore_create+0xf8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800fa50:	2313      	movs	r3, #19
 800fa52:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800fa54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d105      	bne.n	800fa66 <_txe_semaphore_create+0x10a>
    {

        /* Call actual semaphore create function.  */
        status =  _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count);
 800fa5a:	687a      	ldr	r2, [r7, #4]
 800fa5c:	68b9      	ldr	r1, [r7, #8]
 800fa5e:	68f8      	ldr	r0, [r7, #12]
 800fa60:	f7fd fdf0 	bl	800d644 <_tx_semaphore_create>
 800fa64:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800fa66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800fa68:	4618      	mov	r0, r3
 800fa6a:	3748      	adds	r7, #72	@ 0x48
 800fa6c:	46bd      	mov	sp, r7
 800fa6e:	bd80      	pop	{r7, pc}
 800fa70:	20015a74 	.word	0x20015a74
 800fa74:	200159a4 	.word	0x200159a4
 800fa78:	200159a8 	.word	0x200159a8
 800fa7c:	200159dc 	.word	0x200159dc
 800fa80:	20015b24 	.word	0x20015b24
 800fa84:	2000000c 	.word	0x2000000c

0800fa88 <_txe_semaphore_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_delete(TX_SEMAPHORE *semaphore_ptr)
{
 800fa88:	b580      	push	{r7, lr}
 800fa8a:	b086      	sub	sp, #24
 800fa8c:	af00      	add	r7, sp, #0
 800fa8e:	6078      	str	r0, [r7, #4]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800fa90:	2300      	movs	r3, #0
 800fa92:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d102      	bne.n	800faa0 <_txe_semaphore_delete+0x18>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800fa9a:	230c      	movs	r3, #12
 800fa9c:	617b      	str	r3, [r7, #20]
 800fa9e:	e01c      	b.n	800fada <_txe_semaphore_delete+0x52>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	681b      	ldr	r3, [r3, #0]
 800faa4:	4a13      	ldr	r2, [pc, #76]	@ (800faf4 <_txe_semaphore_delete+0x6c>)
 800faa6:	4293      	cmp	r3, r2
 800faa8:	d002      	beq.n	800fab0 <_txe_semaphore_delete+0x28>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800faaa:	230c      	movs	r3, #12
 800faac:	617b      	str	r3, [r7, #20]
 800faae:	e014      	b.n	800fada <_txe_semaphore_delete+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800fab0:	f3ef 8305 	mrs	r3, IPSR
 800fab4:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800fab6:	68fa      	ldr	r2, [r7, #12]
    {

        /* Check for invalid caller of this function.  */

        /* Is the caller an ISR or Initialization?  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800fab8:	4b0f      	ldr	r3, [pc, #60]	@ (800faf8 <_txe_semaphore_delete+0x70>)
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	4313      	orrs	r3, r2
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d002      	beq.n	800fac8 <_txe_semaphore_delete+0x40>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800fac2:	2313      	movs	r3, #19
 800fac4:	617b      	str	r3, [r7, #20]
 800fac6:	e008      	b.n	800fada <_txe_semaphore_delete+0x52>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800fac8:	4b0c      	ldr	r3, [pc, #48]	@ (800fafc <_txe_semaphore_delete+0x74>)
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	613b      	str	r3, [r7, #16]

            /* Is the caller the system timer thread?  */
            if (thread_ptr == &_tx_timer_thread)
 800face:	693b      	ldr	r3, [r7, #16]
 800fad0:	4a0b      	ldr	r2, [pc, #44]	@ (800fb00 <_txe_semaphore_delete+0x78>)
 800fad2:	4293      	cmp	r3, r2
 800fad4:	d101      	bne.n	800fada <_txe_semaphore_delete+0x52>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800fad6:	2313      	movs	r3, #19
 800fad8:	617b      	str	r3, [r7, #20]
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800fada:	697b      	ldr	r3, [r7, #20]
 800fadc:	2b00      	cmp	r3, #0
 800fade:	d103      	bne.n	800fae8 <_txe_semaphore_delete+0x60>
    {

        /* Call actual semaphore delete function.  */
        status =  _tx_semaphore_delete(semaphore_ptr);
 800fae0:	6878      	ldr	r0, [r7, #4]
 800fae2:	f7fd fe01 	bl	800d6e8 <_tx_semaphore_delete>
 800fae6:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800fae8:	697b      	ldr	r3, [r7, #20]
}
 800faea:	4618      	mov	r0, r3
 800faec:	3718      	adds	r7, #24
 800faee:	46bd      	mov	sp, r7
 800faf0:	bd80      	pop	{r7, pc}
 800faf2:	bf00      	nop
 800faf4:	53454d41 	.word	0x53454d41
 800faf8:	2000000c 	.word	0x2000000c
 800fafc:	200159dc 	.word	0x200159dc
 800fb00:	20015b24 	.word	0x20015b24

0800fb04 <_txe_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800fb04:	b580      	push	{r7, lr}
 800fb06:	b086      	sub	sp, #24
 800fb08:	af00      	add	r7, sp, #0
 800fb0a:	6078      	str	r0, [r7, #4]
 800fb0c:	6039      	str	r1, [r7, #0]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800fb0e:	2300      	movs	r3, #0
 800fb10:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	2b00      	cmp	r3, #0
 800fb16:	d102      	bne.n	800fb1e <_txe_semaphore_get+0x1a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800fb18:	230c      	movs	r3, #12
 800fb1a:	617b      	str	r3, [r7, #20]
 800fb1c:	e01f      	b.n	800fb5e <_txe_semaphore_get+0x5a>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	4a15      	ldr	r2, [pc, #84]	@ (800fb78 <_txe_semaphore_get+0x74>)
 800fb24:	4293      	cmp	r3, r2
 800fb26:	d002      	beq.n	800fb2e <_txe_semaphore_get+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800fb28:	230c      	movs	r3, #12
 800fb2a:	617b      	str	r3, [r7, #20]
 800fb2c:	e017      	b.n	800fb5e <_txe_semaphore_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800fb2e:	683b      	ldr	r3, [r7, #0]
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	d014      	beq.n	800fb5e <_txe_semaphore_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800fb34:	f3ef 8305 	mrs	r3, IPSR
 800fb38:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800fb3a:	68fa      	ldr	r2, [r7, #12]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800fb3c:	4b0f      	ldr	r3, [pc, #60]	@ (800fb7c <_txe_semaphore_get+0x78>)
 800fb3e:	681b      	ldr	r3, [r3, #0]
 800fb40:	4313      	orrs	r3, r2
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d002      	beq.n	800fb4c <_txe_semaphore_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800fb46:	2304      	movs	r3, #4
 800fb48:	617b      	str	r3, [r7, #20]
 800fb4a:	e008      	b.n	800fb5e <_txe_semaphore_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800fb4c:	4b0c      	ldr	r3, [pc, #48]	@ (800fb80 <_txe_semaphore_get+0x7c>)
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	613b      	str	r3, [r7, #16]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800fb52:	693b      	ldr	r3, [r7, #16]
 800fb54:	4a0b      	ldr	r2, [pc, #44]	@ (800fb84 <_txe_semaphore_get+0x80>)
 800fb56:	4293      	cmp	r3, r2
 800fb58:	d101      	bne.n	800fb5e <_txe_semaphore_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800fb5a:	2304      	movs	r3, #4
 800fb5c:	617b      	str	r3, [r7, #20]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800fb5e:	697b      	ldr	r3, [r7, #20]
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	d104      	bne.n	800fb6e <_txe_semaphore_get+0x6a>
    {

        /* Call actual get semaphore function.  */
        status =  _tx_semaphore_get(semaphore_ptr, wait_option);
 800fb64:	6839      	ldr	r1, [r7, #0]
 800fb66:	6878      	ldr	r0, [r7, #4]
 800fb68:	f7fd fe4e 	bl	800d808 <_tx_semaphore_get>
 800fb6c:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800fb6e:	697b      	ldr	r3, [r7, #20]
}
 800fb70:	4618      	mov	r0, r3
 800fb72:	3718      	adds	r7, #24
 800fb74:	46bd      	mov	sp, r7
 800fb76:	bd80      	pop	{r7, pc}
 800fb78:	53454d41 	.word	0x53454d41
 800fb7c:	2000000c 	.word	0x2000000c
 800fb80:	200159dc 	.word	0x200159dc
 800fb84:	20015b24 	.word	0x20015b24

0800fb88 <_txe_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800fb88:	b580      	push	{r7, lr}
 800fb8a:	b084      	sub	sp, #16
 800fb8c:	af00      	add	r7, sp, #0
 800fb8e:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d102      	bne.n	800fb9c <_txe_semaphore_put+0x14>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800fb96:	230c      	movs	r3, #12
 800fb98:	60fb      	str	r3, [r7, #12]
 800fb9a:	e00b      	b.n	800fbb4 <_txe_semaphore_put+0x2c>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	4a07      	ldr	r2, [pc, #28]	@ (800fbc0 <_txe_semaphore_put+0x38>)
 800fba2:	4293      	cmp	r3, r2
 800fba4:	d002      	beq.n	800fbac <_txe_semaphore_put+0x24>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800fba6:	230c      	movs	r3, #12
 800fba8:	60fb      	str	r3, [r7, #12]
 800fbaa:	e003      	b.n	800fbb4 <_txe_semaphore_put+0x2c>
    }
    else
    {

        /* Call actual put semaphore function.  */
        status =  _tx_semaphore_put(semaphore_ptr);
 800fbac:	6878      	ldr	r0, [r7, #4]
 800fbae:	f7fd febd 	bl	800d92c <_tx_semaphore_put>
 800fbb2:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800fbb4:	68fb      	ldr	r3, [r7, #12]
}
 800fbb6:	4618      	mov	r0, r3
 800fbb8:	3710      	adds	r7, #16
 800fbba:	46bd      	mov	sp, r7
 800fbbc:	bd80      	pop	{r7, pc}
 800fbbe:	bf00      	nop
 800fbc0:	53454d41 	.word	0x53454d41

0800fbc4 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 800fbc4:	b580      	push	{r7, lr}
 800fbc6:	b09a      	sub	sp, #104	@ 0x68
 800fbc8:	af06      	add	r7, sp, #24
 800fbca:	60f8      	str	r0, [r7, #12]
 800fbcc:	60b9      	str	r1, [r7, #8]
 800fbce:	607a      	str	r2, [r7, #4]
 800fbd0:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800fbd2:	2300      	movs	r3, #0
 800fbd4:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800fbd6:	68fb      	ldr	r3, [r7, #12]
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d102      	bne.n	800fbe2 <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800fbdc:	230e      	movs	r3, #14
 800fbde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fbe0:	e0bb      	b.n	800fd5a <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 800fbe2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fbe4:	2bb0      	cmp	r3, #176	@ 0xb0
 800fbe6:	d002      	beq.n	800fbee <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800fbe8:	230e      	movs	r3, #14
 800fbea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fbec:	e0b5      	b.n	800fd5a <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800fbee:	f3ef 8310 	mrs	r3, PRIMASK
 800fbf2:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800fbf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800fbf6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800fbf8:	b672      	cpsid	i
    return(int_posture);
 800fbfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800fbfc:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800fbfe:	4b64      	ldr	r3, [pc, #400]	@ (800fd90 <_txe_thread_create+0x1cc>)
 800fc00:	681b      	ldr	r3, [r3, #0]
 800fc02:	3301      	adds	r3, #1
 800fc04:	4a62      	ldr	r2, [pc, #392]	@ (800fd90 <_txe_thread_create+0x1cc>)
 800fc06:	6013      	str	r3, [r2, #0]
 800fc08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800fc0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc0e:	f383 8810 	msr	PRIMASK, r3
}
 800fc12:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 800fc14:	2300      	movs	r3, #0
 800fc16:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 800fc18:	4b5e      	ldr	r3, [pc, #376]	@ (800fd94 <_txe_thread_create+0x1d0>)
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800fc1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fc20:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 800fc22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fc24:	3b01      	subs	r3, #1
 800fc26:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fc28:	4413      	add	r3, r2
 800fc2a:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 800fc2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc2e:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800fc30:	2300      	movs	r3, #0
 800fc32:	647b      	str	r3, [r7, #68]	@ 0x44
 800fc34:	e02b      	b.n	800fc8e <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 800fc36:	68fa      	ldr	r2, [r7, #12]
 800fc38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc3a:	429a      	cmp	r2, r3
 800fc3c:	d101      	bne.n	800fc42 <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 800fc3e:	2301      	movs	r3, #1
 800fc40:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 800fc42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fc44:	2b01      	cmp	r3, #1
 800fc46:	d028      	beq.n	800fc9a <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 800fc48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc4a:	68db      	ldr	r3, [r3, #12]
 800fc4c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fc4e:	429a      	cmp	r2, r3
 800fc50:	d308      	bcc.n	800fc64 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 800fc52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc54:	691b      	ldr	r3, [r3, #16]
 800fc56:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fc58:	429a      	cmp	r2, r3
 800fc5a:	d203      	bcs.n	800fc64 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800fc5c:	2300      	movs	r3, #0
 800fc5e:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800fc60:	2301      	movs	r3, #1
 800fc62:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 800fc64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc66:	68db      	ldr	r3, [r3, #12]
 800fc68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fc6a:	429a      	cmp	r2, r3
 800fc6c:	d308      	bcc.n	800fc80 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 800fc6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc70:	691b      	ldr	r3, [r3, #16]
 800fc72:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fc74:	429a      	cmp	r2, r3
 800fc76:	d203      	bcs.n	800fc80 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800fc78:	2300      	movs	r3, #0
 800fc7a:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800fc7c:	2301      	movs	r3, #1
 800fc7e:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 800fc80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fc86:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800fc88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fc8a:	3301      	adds	r3, #1
 800fc8c:	647b      	str	r3, [r7, #68]	@ 0x44
 800fc8e:	4b42      	ldr	r3, [pc, #264]	@ (800fd98 <_txe_thread_create+0x1d4>)
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fc94:	429a      	cmp	r2, r3
 800fc96:	d3ce      	bcc.n	800fc36 <_txe_thread_create+0x72>
 800fc98:	e000      	b.n	800fc9c <_txe_thread_create+0xd8>
                break;
 800fc9a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800fc9c:	f3ef 8310 	mrs	r3, PRIMASK
 800fca0:	61fb      	str	r3, [r7, #28]
    return(posture);
 800fca2:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800fca4:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800fca6:	b672      	cpsid	i
    return(int_posture);
 800fca8:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800fcaa:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800fcac:	4b38      	ldr	r3, [pc, #224]	@ (800fd90 <_txe_thread_create+0x1cc>)
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	3b01      	subs	r3, #1
 800fcb2:	4a37      	ldr	r2, [pc, #220]	@ (800fd90 <_txe_thread_create+0x1cc>)
 800fcb4:	6013      	str	r3, [r2, #0]
 800fcb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fcb8:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800fcba:	6a3b      	ldr	r3, [r7, #32]
 800fcbc:	f383 8810 	msr	PRIMASK, r3
}
 800fcc0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800fcc2:	f7fe fa7d 	bl	800e1c0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 800fcc6:	68fa      	ldr	r2, [r7, #12]
 800fcc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fcca:	429a      	cmp	r2, r3
 800fccc:	d102      	bne.n	800fcd4 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 800fcce:	230e      	movs	r3, #14
 800fcd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fcd2:	e042      	b.n	800fd5a <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 800fcd4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d102      	bne.n	800fce0 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800fcda:	2303      	movs	r3, #3
 800fcdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fcde:	e03c      	b.n	800fd5a <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d102      	bne.n	800fcec <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800fce6:	2303      	movs	r3, #3
 800fce8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fcea:	e036      	b.n	800fd5a <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 800fcec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fcee:	2bc7      	cmp	r3, #199	@ 0xc7
 800fcf0:	d802      	bhi.n	800fcf8 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 800fcf2:	2305      	movs	r3, #5
 800fcf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fcf6:	e030      	b.n	800fd5a <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 800fcf8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fcfa:	2b1f      	cmp	r3, #31
 800fcfc:	d902      	bls.n	800fd04 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 800fcfe:	230f      	movs	r3, #15
 800fd00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fd02:	e02a      	b.n	800fd5a <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 800fd04:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800fd06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fd08:	429a      	cmp	r2, r3
 800fd0a:	d902      	bls.n	800fd12 <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 800fd0c:	2318      	movs	r3, #24
 800fd0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fd10:	e023      	b.n	800fd5a <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 800fd12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fd14:	2b01      	cmp	r3, #1
 800fd16:	d902      	bls.n	800fd1e <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 800fd18:	2310      	movs	r3, #16
 800fd1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fd1c:	e01d      	b.n	800fd5a <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 800fd1e:	4b1f      	ldr	r3, [pc, #124]	@ (800fd9c <_txe_thread_create+0x1d8>)
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 800fd24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd26:	4a1e      	ldr	r2, [pc, #120]	@ (800fda0 <_txe_thread_create+0x1dc>)
 800fd28:	4293      	cmp	r3, r2
 800fd2a:	d101      	bne.n	800fd30 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800fd2c:	2313      	movs	r3, #19
 800fd2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800fd30:	f3ef 8305 	mrs	r3, IPSR
 800fd34:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800fd36:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800fd38:	4b1a      	ldr	r3, [pc, #104]	@ (800fda4 <_txe_thread_create+0x1e0>)
 800fd3a:	681b      	ldr	r3, [r3, #0]
 800fd3c:	4313      	orrs	r3, r2
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d00b      	beq.n	800fd5a <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800fd42:	f3ef 8305 	mrs	r3, IPSR
 800fd46:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800fd48:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800fd4a:	4b16      	ldr	r3, [pc, #88]	@ (800fda4 <_txe_thread_create+0x1e0>)
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	4313      	orrs	r3, r2
 800fd50:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800fd54:	d201      	bcs.n	800fd5a <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800fd56:	2313      	movs	r3, #19
 800fd58:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800fd5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	d112      	bne.n	800fd86 <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 800fd60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fd62:	9305      	str	r3, [sp, #20]
 800fd64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fd66:	9304      	str	r3, [sp, #16]
 800fd68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fd6a:	9303      	str	r3, [sp, #12]
 800fd6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fd6e:	9302      	str	r3, [sp, #8]
 800fd70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fd72:	9301      	str	r3, [sp, #4]
 800fd74:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fd76:	9300      	str	r3, [sp, #0]
 800fd78:	683b      	ldr	r3, [r7, #0]
 800fd7a:	687a      	ldr	r2, [r7, #4]
 800fd7c:	68b9      	ldr	r1, [r7, #8]
 800fd7e:	68f8      	ldr	r0, [r7, #12]
 800fd80:	f7fd fe2c 	bl	800d9dc <_tx_thread_create>
 800fd84:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800fd86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800fd88:	4618      	mov	r0, r3
 800fd8a:	3750      	adds	r7, #80	@ 0x50
 800fd8c:	46bd      	mov	sp, r7
 800fd8e:	bd80      	pop	{r7, pc}
 800fd90:	20015a74 	.word	0x20015a74
 800fd94:	200159e4 	.word	0x200159e4
 800fd98:	200159e8 	.word	0x200159e8
 800fd9c:	200159dc 	.word	0x200159dc
 800fda0:	20015b24 	.word	0x20015b24
 800fda4:	2000000c 	.word	0x2000000c

0800fda8 <_txe_thread_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_delete(TX_THREAD *thread_ptr)
{
 800fda8:	b580      	push	{r7, lr}
 800fdaa:	b084      	sub	sp, #16
 800fdac:	af00      	add	r7, sp, #0
 800fdae:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800fdb0:	f3ef 8305 	mrs	r3, IPSR
 800fdb4:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 800fdb6:	68ba      	ldr	r2, [r7, #8]

UINT        status;


    /* Check for invalid caller of this function.  */
    if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800fdb8:	4b0f      	ldr	r3, [pc, #60]	@ (800fdf8 <_txe_thread_delete+0x50>)
 800fdba:	681b      	ldr	r3, [r3, #0]
 800fdbc:	4313      	orrs	r3, r2
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	d002      	beq.n	800fdc8 <_txe_thread_delete+0x20>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 800fdc2:	2313      	movs	r3, #19
 800fdc4:	60fb      	str	r3, [r7, #12]
 800fdc6:	e011      	b.n	800fdec <_txe_thread_delete+0x44>
    }

    /* Check for an invalid thread pointer.  */
    else if (thread_ptr == TX_NULL)
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d102      	bne.n	800fdd4 <_txe_thread_delete+0x2c>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800fdce:	230e      	movs	r3, #14
 800fdd0:	60fb      	str	r3, [r7, #12]
 800fdd2:	e00b      	b.n	800fdec <_txe_thread_delete+0x44>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	681b      	ldr	r3, [r3, #0]
 800fdd8:	4a08      	ldr	r2, [pc, #32]	@ (800fdfc <_txe_thread_delete+0x54>)
 800fdda:	4293      	cmp	r3, r2
 800fddc:	d002      	beq.n	800fde4 <_txe_thread_delete+0x3c>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800fdde:	230e      	movs	r3, #14
 800fde0:	60fb      	str	r3, [r7, #12]
 800fde2:	e003      	b.n	800fdec <_txe_thread_delete+0x44>
    }
    else
    {

        /* Call actual thread delete function.  */
        status =  _tx_thread_delete(thread_ptr);
 800fde4:	6878      	ldr	r0, [r7, #4]
 800fde6:	f7fd feef 	bl	800dbc8 <_tx_thread_delete>
 800fdea:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800fdec:	68fb      	ldr	r3, [r7, #12]
}
 800fdee:	4618      	mov	r0, r3
 800fdf0:	3710      	adds	r7, #16
 800fdf2:	46bd      	mov	sp, r7
 800fdf4:	bd80      	pop	{r7, pc}
 800fdf6:	bf00      	nop
 800fdf8:	2000000c 	.word	0x2000000c
 800fdfc:	54485244 	.word	0x54485244

0800fe00 <_txe_thread_info_get>:
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count,
                UINT *priority, UINT *preemption_threshold, ULONG *time_slice,
                TX_THREAD **next_thread, TX_THREAD **next_suspended_thread)
{
 800fe00:	b580      	push	{r7, lr}
 800fe02:	b08c      	sub	sp, #48	@ 0x30
 800fe04:	af06      	add	r7, sp, #24
 800fe06:	60f8      	str	r0, [r7, #12]
 800fe08:	60b9      	str	r1, [r7, #8]
 800fe0a:	607a      	str	r2, [r7, #4]
 800fe0c:	603b      	str	r3, [r7, #0]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800fe0e:	68fb      	ldr	r3, [r7, #12]
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	d102      	bne.n	800fe1a <_txe_thread_info_get+0x1a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800fe14:	230e      	movs	r3, #14
 800fe16:	617b      	str	r3, [r7, #20]
 800fe18:	e018      	b.n	800fe4c <_txe_thread_info_get+0x4c>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 800fe1a:	68fb      	ldr	r3, [r7, #12]
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	4a0e      	ldr	r2, [pc, #56]	@ (800fe58 <_txe_thread_info_get+0x58>)
 800fe20:	4293      	cmp	r3, r2
 800fe22:	d002      	beq.n	800fe2a <_txe_thread_info_get+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800fe24:	230e      	movs	r3, #14
 800fe26:	617b      	str	r3, [r7, #20]
 800fe28:	e010      	b.n	800fe4c <_txe_thread_info_get+0x4c>
    }
    else
    {

        /* Call the actual thread information get service.  */
        status =  _tx_thread_info_get(thread_ptr, name, state, run_count, priority, preemption_threshold,
 800fe2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe2c:	9304      	str	r3, [sp, #16]
 800fe2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe30:	9303      	str	r3, [sp, #12]
 800fe32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe34:	9302      	str	r3, [sp, #8]
 800fe36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe38:	9301      	str	r3, [sp, #4]
 800fe3a:	6a3b      	ldr	r3, [r7, #32]
 800fe3c:	9300      	str	r3, [sp, #0]
 800fe3e:	683b      	ldr	r3, [r7, #0]
 800fe40:	687a      	ldr	r2, [r7, #4]
 800fe42:	68b9      	ldr	r1, [r7, #8]
 800fe44:	68f8      	ldr	r0, [r7, #12]
 800fe46:	f7fd ff37 	bl	800dcb8 <_tx_thread_info_get>
 800fe4a:	6178      	str	r0, [r7, #20]
                            time_slice, next_thread, next_suspended_thread);
    }

    /* Return completion status.  */
    return(status);
 800fe4c:	697b      	ldr	r3, [r7, #20]
}
 800fe4e:	4618      	mov	r0, r3
 800fe50:	3718      	adds	r7, #24
 800fe52:	46bd      	mov	sp, r7
 800fe54:	bd80      	pop	{r7, pc}
 800fe56:	bf00      	nop
 800fe58:	54485244 	.word	0x54485244

0800fe5c <_txe_thread_priority_change>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_priority_change(TX_THREAD *thread_ptr, UINT new_priority, UINT *old_priority)
{
 800fe5c:	b580      	push	{r7, lr}
 800fe5e:	b086      	sub	sp, #24
 800fe60:	af00      	add	r7, sp, #0
 800fe62:	60f8      	str	r0, [r7, #12]
 800fe64:	60b9      	str	r1, [r7, #8]
 800fe66:	607a      	str	r2, [r7, #4]

UINT        status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d102      	bne.n	800fe74 <_txe_thread_priority_change+0x18>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800fe6e:	230e      	movs	r3, #14
 800fe70:	617b      	str	r3, [r7, #20]
 800fe72:	e025      	b.n	800fec0 <_txe_thread_priority_change+0x64>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	681b      	ldr	r3, [r3, #0]
 800fe78:	4a14      	ldr	r2, [pc, #80]	@ (800fecc <_txe_thread_priority_change+0x70>)
 800fe7a:	4293      	cmp	r3, r2
 800fe7c:	d002      	beq.n	800fe84 <_txe_thread_priority_change+0x28>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800fe7e:	230e      	movs	r3, #14
 800fe80:	617b      	str	r3, [r7, #20]
 800fe82:	e01d      	b.n	800fec0 <_txe_thread_priority_change+0x64>
    }

    /* Check for a valid old priority pointer.  */
    else if (old_priority == TX_NULL)
 800fe84:	687b      	ldr	r3, [r7, #4]
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d102      	bne.n	800fe90 <_txe_thread_priority_change+0x34>
    {

        /* Invalid destination pointer, return appropriate error code.  */
        status =  TX_PTR_ERROR;
 800fe8a:	2303      	movs	r3, #3
 800fe8c:	617b      	str	r3, [r7, #20]
 800fe8e:	e017      	b.n	800fec0 <_txe_thread_priority_change+0x64>
    }

    /* Determine if the priority is legal.  */
    else if (new_priority >= ((UINT) TX_MAX_PRIORITIES))
 800fe90:	68bb      	ldr	r3, [r7, #8]
 800fe92:	2b1f      	cmp	r3, #31
 800fe94:	d902      	bls.n	800fe9c <_txe_thread_priority_change+0x40>
    {

        /* Return an error status.  */
        status =  TX_PRIORITY_ERROR;
 800fe96:	230f      	movs	r3, #15
 800fe98:	617b      	str	r3, [r7, #20]
 800fe9a:	e011      	b.n	800fec0 <_txe_thread_priority_change+0x64>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800fe9c:	f3ef 8305 	mrs	r3, IPSR
 800fea0:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800fea2:	693a      	ldr	r2, [r7, #16]
    }

    /* Check for invalid caller of this function.  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800fea4:	4b0a      	ldr	r3, [pc, #40]	@ (800fed0 <_txe_thread_priority_change+0x74>)
 800fea6:	681b      	ldr	r3, [r3, #0]
 800fea8:	4313      	orrs	r3, r2
 800feaa:	2b00      	cmp	r3, #0
 800feac:	d002      	beq.n	800feb4 <_txe_thread_priority_change+0x58>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 800feae:	2313      	movs	r3, #19
 800feb0:	617b      	str	r3, [r7, #20]
 800feb2:	e005      	b.n	800fec0 <_txe_thread_priority_change+0x64>
    }
    else
    {

        /* Call actual change thread priority function.  */
        status =  _tx_thread_priority_change(thread_ptr, new_priority, old_priority);
 800feb4:	687a      	ldr	r2, [r7, #4]
 800feb6:	68b9      	ldr	r1, [r7, #8]
 800feb8:	68f8      	ldr	r0, [r7, #12]
 800feba:	f7fd ff91 	bl	800dde0 <_tx_thread_priority_change>
 800febe:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800fec0:	697b      	ldr	r3, [r7, #20]
}
 800fec2:	4618      	mov	r0, r3
 800fec4:	3718      	adds	r7, #24
 800fec6:	46bd      	mov	sp, r7
 800fec8:	bd80      	pop	{r7, pc}
 800feca:	bf00      	nop
 800fecc:	54485244 	.word	0x54485244
 800fed0:	2000000c 	.word	0x2000000c

0800fed4 <_txe_thread_relinquish>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _txe_thread_relinquish(VOID)
{
 800fed4:	b580      	push	{r7, lr}
 800fed6:	b082      	sub	sp, #8
 800fed8:	af00      	add	r7, sp, #0

TX_THREAD   *current_thread;


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800feda:	4b0a      	ldr	r3, [pc, #40]	@ (800ff04 <_txe_thread_relinquish+0x30>)
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	607b      	str	r3, [r7, #4]

    /* Make sure a thread is executing.  */
    if (current_thread != TX_NULL)
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d00a      	beq.n	800fefc <_txe_thread_relinquish+0x28>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800fee6:	f3ef 8305 	mrs	r3, IPSR
 800feea:	603b      	str	r3, [r7, #0]
    return(ipsr_value);
 800feec:	683a      	ldr	r2, [r7, #0]
    {

        /* Now make sure the call is not from an ISR or Initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 800feee:	4b06      	ldr	r3, [pc, #24]	@ (800ff08 <_txe_thread_relinquish+0x34>)
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	4313      	orrs	r3, r2
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d101      	bne.n	800fefc <_txe_thread_relinquish+0x28>
        {

            /* Okay to call the real relinquish function.  */
            _tx_thread_relinquish();
 800fef8:	f7fe f830 	bl	800df5c <_tx_thread_relinquish>
        }
    }
}
 800fefc:	bf00      	nop
 800fefe:	3708      	adds	r7, #8
 800ff00:	46bd      	mov	sp, r7
 800ff02:	bd80      	pop	{r7, pc}
 800ff04:	200159dc 	.word	0x200159dc
 800ff08:	2000000c 	.word	0x2000000c

0800ff0c <_txe_thread_terminate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_terminate(TX_THREAD *thread_ptr)
{
 800ff0c:	b580      	push	{r7, lr}
 800ff0e:	b084      	sub	sp, #16
 800ff10:	af00      	add	r7, sp, #0
 800ff12:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d102      	bne.n	800ff20 <_txe_thread_terminate+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800ff1a:	230e      	movs	r3, #14
 800ff1c:	60fb      	str	r3, [r7, #12]
 800ff1e:	e017      	b.n	800ff50 <_txe_thread_terminate+0x44>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	681b      	ldr	r3, [r3, #0]
 800ff24:	4a0d      	ldr	r2, [pc, #52]	@ (800ff5c <_txe_thread_terminate+0x50>)
 800ff26:	4293      	cmp	r3, r2
 800ff28:	d002      	beq.n	800ff30 <_txe_thread_terminate+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800ff2a:	230e      	movs	r3, #14
 800ff2c:	60fb      	str	r3, [r7, #12]
 800ff2e:	e00f      	b.n	800ff50 <_txe_thread_terminate+0x44>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ff30:	f3ef 8305 	mrs	r3, IPSR
 800ff34:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 800ff36:	68ba      	ldr	r2, [r7, #8]
    }

    /* Check for invalid caller of this function.  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ff38:	4b09      	ldr	r3, [pc, #36]	@ (800ff60 <_txe_thread_terminate+0x54>)
 800ff3a:	681b      	ldr	r3, [r3, #0]
 800ff3c:	4313      	orrs	r3, r2
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	d002      	beq.n	800ff48 <_txe_thread_terminate+0x3c>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 800ff42:	2313      	movs	r3, #19
 800ff44:	60fb      	str	r3, [r7, #12]
 800ff46:	e003      	b.n	800ff50 <_txe_thread_terminate+0x44>
    }
    else
    {

        /* Call actual thread terminate function.  */
        status =  _tx_thread_terminate(thread_ptr);
 800ff48:	6878      	ldr	r0, [r7, #4]
 800ff4a:	f7fe fb8b 	bl	800e664 <_tx_thread_terminate>
 800ff4e:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800ff50:	68fb      	ldr	r3, [r7, #12]
}
 800ff52:	4618      	mov	r0, r3
 800ff54:	3710      	adds	r7, #16
 800ff56:	46bd      	mov	sp, r7
 800ff58:	bd80      	pop	{r7, pc}
 800ff5a:	bf00      	nop
 800ff5c:	54485244 	.word	0x54485244
 800ff60:	2000000c 	.word	0x2000000c

0800ff64 <_ux_host_stack_bandwidth_check>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_bandwidth_check(UX_HCD *hcd, UX_ENDPOINT *endpoint)
{
 800ff64:	b580      	push	{r7, lr}
 800ff66:	b08e      	sub	sp, #56	@ 0x38
 800ff68:	af00      	add	r7, sp, #0
 800ff6a:	6078      	str	r0, [r7, #4]
 800ff6c:	6039      	str	r1, [r7, #0]
UX_DEVICE       *device;
UX_DEVICE       *parent_device;
USHORT          hcd_bandwidth_claimed;
USHORT          max_packet_size;
LONG            packet_size;
USHORT          tt_bandwidth_claimed =  0;
 800ff6e:	2300      	movs	r3, #0
 800ff70:	85fb      	strh	r3, [r7, #46]	@ 0x2e
ULONG           port_index;
ULONG           port_map;
ULONG           tt_index;
const UCHAR     overheads[4][3] = {
 800ff72:	4a6a      	ldr	r2, [pc, #424]	@ (801011c <_ux_host_stack_bandwidth_check+0x1b8>)
 800ff74:	f107 030c 	add.w	r3, r7, #12
 800ff78:	ca07      	ldmia	r2, {r0, r1, r2}
 800ff7a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    { 0, 13,  55}, /* Bulk */
    {19, 13,  55}  /* Interrupt */
};

    /* Get the pointer to the device.  */
    device =  endpoint -> ux_endpoint_device;
 800ff7e:	683b      	ldr	r3, [r7, #0]
 800ff80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff82:	623b      	str	r3, [r7, #32]
     * 
     * Worst case bit stuffing is calculated as 1.1667 (7/6) times the raw time.
     */

    /* Get maximum packet size.  */
    max_packet_size  = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_PACKET_SIZE_MASK;
 800ff84:	683b      	ldr	r3, [r7, #0]
 800ff86:	69db      	ldr	r3, [r3, #28]
 800ff88:	b29b      	uxth	r3, r3
 800ff8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ff8e:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Rough time for possible Bit Stuffing.  */
    packet_size = (max_packet_size * 7 + 5) / 6;
 800ff90:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800ff92:	4613      	mov	r3, r2
 800ff94:	00db      	lsls	r3, r3, #3
 800ff96:	1a9b      	subs	r3, r3, r2
 800ff98:	3305      	adds	r3, #5
 800ff9a:	4a61      	ldr	r2, [pc, #388]	@ (8010120 <_ux_host_stack_bandwidth_check+0x1bc>)
 800ff9c:	fb82 1203 	smull	r1, r2, r2, r3
 800ffa0:	17db      	asrs	r3, r3, #31
 800ffa2:	1ad3      	subs	r3, r2, r3
 800ffa4:	61fb      	str	r3, [r7, #28]

    /* Add overhead.  */
    packet_size += overheads[endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE][device -> ux_device_speed];
 800ffa6:	683b      	ldr	r3, [r7, #0]
 800ffa8:	699b      	ldr	r3, [r3, #24]
 800ffaa:	f003 0203 	and.w	r2, r3, #3
 800ffae:	6a3b      	ldr	r3, [r7, #32]
 800ffb0:	6919      	ldr	r1, [r3, #16]
 800ffb2:	4613      	mov	r3, r2
 800ffb4:	005b      	lsls	r3, r3, #1
 800ffb6:	4413      	add	r3, r2
 800ffb8:	3338      	adds	r3, #56	@ 0x38
 800ffba:	443b      	add	r3, r7
 800ffbc:	440b      	add	r3, r1
 800ffbe:	3b2c      	subs	r3, #44	@ 0x2c
 800ffc0:	781b      	ldrb	r3, [r3, #0]
 800ffc2:	461a      	mov	r2, r3
 800ffc4:	69fb      	ldr	r3, [r7, #28]
 800ffc6:	4413      	add	r3, r2
 800ffc8:	61fb      	str	r3, [r7, #28]
    max_packet_size = (USHORT)packet_size;
 800ffca:	69fb      	ldr	r3, [r7, #28]
 800ffcc:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Check for high-speed endpoint.  */
    if (device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800ffce:	6a3b      	ldr	r3, [r7, #32]
 800ffd0:	691b      	ldr	r3, [r3, #16]
 800ffd2:	2b02      	cmp	r3, #2
 800ffd4:	d10a      	bne.n	800ffec <_ux_host_stack_bandwidth_check+0x88>
    {

        /* Get number of transactions.  */
        max_packet_size = (USHORT)(max_packet_size *
                    (((endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSACTIONS_MASK) >>
 800ffd6:	683b      	ldr	r3, [r7, #0]
 800ffd8:	69db      	ldr	r3, [r3, #28]
 800ffda:	0adb      	lsrs	r3, r3, #11
 800ffdc:	f003 0303 	and.w	r3, r3, #3
                        UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT) + 1));
 800ffe0:	3301      	adds	r3, #1
        max_packet_size = (USHORT)(max_packet_size *
 800ffe2:	b29b      	uxth	r3, r3
 800ffe4:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800ffe6:	fb12 f303 	smulbb	r3, r2, r3
 800ffea:	863b      	strh	r3, [r7, #48]	@ 0x30
    }

    /* Calculate the bandwidth claimed by this endpoint for the main bus.  */
    if (hcd -> ux_hcd_version != 0x200)
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fff2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fff6:	d017      	beq.n	8010028 <_ux_host_stack_bandwidth_check+0xc4>
    {

        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800fff8:	6a3b      	ldr	r3, [r7, #32]
 800fffa:	691b      	ldr	r3, [r3, #16]
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	d106      	bne.n	801000e <_ux_host_stack_bandwidth_check+0xaa>
            /* Low speed transfer takes 40x more units than high speed. */
            hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 8 * 5);
 8010000:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8010002:	461a      	mov	r2, r3
 8010004:	0092      	lsls	r2, r2, #2
 8010006:	4413      	add	r3, r2
 8010008:	00db      	lsls	r3, r3, #3
 801000a:	867b      	strh	r3, [r7, #50]	@ 0x32
 801000c:	e018      	b.n	8010040 <_ux_host_stack_bandwidth_check+0xdc>
        else
        {

            if (device -> ux_device_speed == UX_FULL_SPEED_DEVICE)
 801000e:	6a3b      	ldr	r3, [r7, #32]
 8010010:	691b      	ldr	r3, [r3, #16]
 8010012:	2b01      	cmp	r3, #1
 8010014:	d105      	bne.n	8010022 <_ux_host_stack_bandwidth_check+0xbe>
                /* Full speed transfer takes 5x more units than high speed. */
                hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 5);
 8010016:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8010018:	461a      	mov	r2, r3
 801001a:	0092      	lsls	r2, r2, #2
 801001c:	4413      	add	r3, r2
 801001e:	867b      	strh	r3, [r7, #50]	@ 0x32
 8010020:	e00e      	b.n	8010040 <_ux_host_stack_bandwidth_check+0xdc>
            else
                /* Use high speed timing as base for bus bandwidth calculation. */
                hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 8010022:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8010024:	867b      	strh	r3, [r7, #50]	@ 0x32
 8010026:	e00b      	b.n	8010040 <_ux_host_stack_bandwidth_check+0xdc>
        }
    }
    else        
    {

        hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 8010028:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801002a:	867b      	strh	r3, [r7, #50]	@ 0x32
        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 801002c:	6a3b      	ldr	r3, [r7, #32]
 801002e:	691b      	ldr	r3, [r3, #16]
 8010030:	2b00      	cmp	r3, #0
 8010032:	d103      	bne.n	801003c <_ux_host_stack_bandwidth_check+0xd8>
            /* Low speed transfer takes 8x more units than full speed. */
            tt_bandwidth_claimed =  (USHORT)(max_packet_size * 8);
 8010034:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8010036:	00db      	lsls	r3, r3, #3
 8010038:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801003a:	e001      	b.n	8010040 <_ux_host_stack_bandwidth_check+0xdc>
        else
            /* Use full speed timing as base for TT bandwidth calculation. */
            tt_bandwidth_claimed =  (USHORT)max_packet_size;
 801003c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801003e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    /* Do we have enough on the bus for this new endpoint?  */
    if (hcd -> ux_hcd_available_bandwidth < hcd_bandwidth_claimed)
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8010046:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8010048:	429a      	cmp	r2, r3
 801004a:	d206      	bcs.n	801005a <_ux_host_stack_bandwidth_check+0xf6>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_NO_BANDWIDTH_AVAILABLE, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_NO_BANDWIDTH_AVAILABLE);
 801004c:	2241      	movs	r2, #65	@ 0x41
 801004e:	2104      	movs	r1, #4
 8010050:	2002      	movs	r0, #2
 8010052:	f001 ffed 	bl	8012030 <_ux_system_error_handler>

        return(UX_NO_BANDWIDTH_AVAILABLE);
 8010056:	2341      	movs	r3, #65	@ 0x41
 8010058:	e05c      	b.n	8010114 <_ux_host_stack_bandwidth_check+0x1b0>
    }
    
    /* We need to take care of the case where the endpoint belongs to a USB 1.1 
       device that sits behind a 2.0 hub. We ignore cases where the device 
       is either high speed or the bus is 1.1.  */
    if ((device -> ux_device_speed == UX_HIGH_SPEED_DEVICE) || (hcd -> ux_hcd_version != 0x200))
 801005a:	6a3b      	ldr	r3, [r7, #32]
 801005c:	691b      	ldr	r3, [r3, #16]
 801005e:	2b02      	cmp	r3, #2
 8010060:	d005      	beq.n	801006e <_ux_host_stack_bandwidth_check+0x10a>
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010068:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801006c:	d001      	beq.n	8010072 <_ux_host_stack_bandwidth_check+0x10e>
    {

        /* The device is high speed, therefore no need for TT.  */
        return(UX_SUCCESS);
 801006e:	2300      	movs	r3, #0
 8010070:	e050      	b.n	8010114 <_ux_host_stack_bandwidth_check+0x1b0>
    }

    /* We have a 1.1 device, check if the parent is a 2.0 hub.  */
    parent_device =  device -> ux_device_parent;
 8010072:	6a3b      	ldr	r3, [r7, #32]
 8010074:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8010078:	637b      	str	r3, [r7, #52]	@ 0x34
    if (parent_device == UX_NULL)
 801007a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801007c:	2b00      	cmp	r3, #0
 801007e:	d101      	bne.n	8010084 <_ux_host_stack_bandwidth_check+0x120>
    {

        /* We are at the root, this controller must support 1.1 then! */
        return(UX_SUCCESS);    
 8010080:	2300      	movs	r3, #0
 8010082:	e047      	b.n	8010114 <_ux_host_stack_bandwidth_check+0x1b0>

    /* We get here when the parent is a hub. The problem occurs when the hub is itself 
       connected to a chain of hubs. We need to find the first 2.0 hub parent to this 
       chain to check the TT. We need to remember the port on which the first 1.1 
       device is hooked to.  */
    port_index =  device -> ux_device_port_location - 1;
 8010084:	6a3b      	ldr	r3, [r7, #32]
 8010086:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 801008a:	3b01      	subs	r3, #1
 801008c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Scan the chain of hubs upward.  */
    while (parent_device != UX_NULL)
 801008e:	e03d      	b.n	801010c <_ux_host_stack_bandwidth_check+0x1a8>
    {

        /* Determine if the device is high speed.  */
        if (parent_device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 8010090:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010092:	691b      	ldr	r3, [r3, #16]
 8010094:	2b02      	cmp	r3, #2
 8010096:	d130      	bne.n	80100fa <_ux_host_stack_bandwidth_check+0x196>
        {

            /* The device is a high speed hub, find the TT that manages the port. 
               The first 1.1 device is connected to. First we calculate the port 
               mapping bit.  */
            port_map = (ULONG)(1 << port_index);
 8010098:	2201      	movs	r2, #1
 801009a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801009c:	fa02 f303 	lsl.w	r3, r2, r3
 80100a0:	61bb      	str	r3, [r7, #24]

            /* Parse all the TTs attached to the hub.  */
            for (tt_index = 0; tt_index < UX_MAX_TT; tt_index++)
 80100a2:	2300      	movs	r3, #0
 80100a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80100a6:	e01e      	b.n	80100e6 <_ux_host_stack_bandwidth_check+0x182>
            {

                /* Check if this TT owns the port where the device is attached.  */
                if ((parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_port_mapping & port_map) != 0)
 80100a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80100aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100ac:	3323      	adds	r3, #35	@ 0x23
 80100ae:	00db      	lsls	r3, r3, #3
 80100b0:	4413      	add	r3, r2
 80100b2:	685a      	ldr	r2, [r3, #4]
 80100b4:	69bb      	ldr	r3, [r7, #24]
 80100b6:	4013      	ands	r3, r2
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d011      	beq.n	80100e0 <_ux_host_stack_bandwidth_check+0x17c>
                {

                    /* We have found the port, check if the tt can give us the bandwidth
                       we want to claim.  */
                    if (parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_max_bandwidth < tt_bandwidth_claimed)
 80100bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80100be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100c0:	3323      	adds	r3, #35	@ 0x23
 80100c2:	00db      	lsls	r3, r3, #3
 80100c4:	4413      	add	r3, r2
 80100c6:	689a      	ldr	r2, [r3, #8]
 80100c8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80100ca:	429a      	cmp	r2, r3
 80100cc:	d206      	bcs.n	80100dc <_ux_host_stack_bandwidth_check+0x178>

                        /* If trace is enabled, insert this event into the trace buffer.  */
                        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_NO_BANDWIDTH_AVAILABLE, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

                        /* Error trap. */
                        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_NO_BANDWIDTH_AVAILABLE);
 80100ce:	2241      	movs	r2, #65	@ 0x41
 80100d0:	2104      	movs	r1, #4
 80100d2:	2002      	movs	r0, #2
 80100d4:	f001 ffac 	bl	8012030 <_ux_system_error_handler>

                        return(UX_NO_BANDWIDTH_AVAILABLE);
 80100d8:	2341      	movs	r3, #65	@ 0x41
 80100da:	e01b      	b.n	8010114 <_ux_host_stack_bandwidth_check+0x1b0>
                    }
                                            
                    else
                        return(UX_SUCCESS);
 80100dc:	2300      	movs	r3, #0
 80100de:	e019      	b.n	8010114 <_ux_host_stack_bandwidth_check+0x1b0>
            for (tt_index = 0; tt_index < UX_MAX_TT; tt_index++)
 80100e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100e2:	3301      	adds	r3, #1
 80100e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80100e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100e8:	2b07      	cmp	r3, #7
 80100ea:	d9dd      	bls.n	80100a8 <_ux_host_stack_bandwidth_check+0x144>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_NO_BANDWIDTH_AVAILABLE, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_NO_BANDWIDTH_AVAILABLE);
 80100ec:	2241      	movs	r2, #65	@ 0x41
 80100ee:	2104      	movs	r1, #4
 80100f0:	2002      	movs	r0, #2
 80100f2:	f001 ff9d 	bl	8012030 <_ux_system_error_handler>

            /* We should never get here !!!!! */
            return(UX_NO_BANDWIDTH_AVAILABLE);
 80100f6:	2341      	movs	r3, #65	@ 0x41
 80100f8:	e00c      	b.n	8010114 <_ux_host_stack_bandwidth_check+0x1b0>
        }

        /* We now remember where this hub is located on the parent.  */
        port_index =  parent_device -> ux_device_port_location - 1;
 80100fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80100fc:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8010100:	3b01      	subs	r3, #1
 8010102:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* We go up one level in the hub chain.  */
        parent_device =  parent_device -> ux_device_parent;
 8010104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010106:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 801010a:	637b      	str	r3, [r7, #52]	@ 0x34
    while (parent_device != UX_NULL)
 801010c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801010e:	2b00      	cmp	r3, #0
 8010110:	d1be      	bne.n	8010090 <_ux_host_stack_bandwidth_check+0x12c>
    }

    /* We get here when we have not found a 2.0 hub in the list and we got to the root port.  */
    return(UX_SUCCESS);
 8010112:	2300      	movs	r3, #0
}
 8010114:	4618      	mov	r0, r3
 8010116:	3738      	adds	r7, #56	@ 0x38
 8010118:	46bd      	mov	sp, r7
 801011a:	bd80      	pop	{r7, pc}
 801011c:	0801a01c 	.word	0x0801a01c
 8010120:	2aaaaaab 	.word	0x2aaaaaab

08010124 <_ux_host_stack_bandwidth_claim>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_bandwidth_claim(UX_HCD *hcd, UX_ENDPOINT *endpoint)
{
 8010124:	b480      	push	{r7}
 8010126:	b08f      	sub	sp, #60	@ 0x3c
 8010128:	af00      	add	r7, sp, #0
 801012a:	6078      	str	r0, [r7, #4]
 801012c:	6039      	str	r1, [r7, #0]
UX_DEVICE       *device;
UX_DEVICE       *parent_device;
USHORT          hcd_bandwidth_claimed;
USHORT          max_packet_size;
LONG            packet_size;
USHORT          tt_bandwidth_claimed =  0;
 801012e:	2300      	movs	r3, #0
 8010130:	85fb      	strh	r3, [r7, #46]	@ 0x2e
ULONG           port_index;
ULONG           port_map;
ULONG           tt_index;
const UCHAR     overheads[4][3] = {
 8010132:	4a61      	ldr	r2, [pc, #388]	@ (80102b8 <_ux_host_stack_bandwidth_claim+0x194>)
 8010134:	f107 030c 	add.w	r3, r7, #12
 8010138:	ca07      	ldmia	r2, {r0, r1, r2}
 801013a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    { 0, 13,  55}, /* Bulk */
    {19, 13,  55}  /* Interrupt */
};

    /* Get the pointer to the device.  */
    device =  endpoint -> ux_endpoint_device;
 801013e:	683b      	ldr	r3, [r7, #0]
 8010140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010142:	623b      	str	r3, [r7, #32]
     * 
     * Worst case bit stuffing is calculated as 1.1667 (7/6) times the raw time.
     */

    /* Get maximum packet size.  */
    max_packet_size  = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_PACKET_SIZE_MASK;
 8010144:	683b      	ldr	r3, [r7, #0]
 8010146:	69db      	ldr	r3, [r3, #28]
 8010148:	b29b      	uxth	r3, r3
 801014a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801014e:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Rough time for possible Bit Stuffing.  */
    packet_size = (max_packet_size * 7 + 5) / 6;
 8010150:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8010152:	4613      	mov	r3, r2
 8010154:	00db      	lsls	r3, r3, #3
 8010156:	1a9b      	subs	r3, r3, r2
 8010158:	3305      	adds	r3, #5
 801015a:	4a58      	ldr	r2, [pc, #352]	@ (80102bc <_ux_host_stack_bandwidth_claim+0x198>)
 801015c:	fb82 1203 	smull	r1, r2, r2, r3
 8010160:	17db      	asrs	r3, r3, #31
 8010162:	1ad3      	subs	r3, r2, r3
 8010164:	61fb      	str	r3, [r7, #28]

    /* Add overhead.  */
    packet_size += overheads[endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE][device -> ux_device_speed];
 8010166:	683b      	ldr	r3, [r7, #0]
 8010168:	699b      	ldr	r3, [r3, #24]
 801016a:	f003 0203 	and.w	r2, r3, #3
 801016e:	6a3b      	ldr	r3, [r7, #32]
 8010170:	6919      	ldr	r1, [r3, #16]
 8010172:	4613      	mov	r3, r2
 8010174:	005b      	lsls	r3, r3, #1
 8010176:	4413      	add	r3, r2
 8010178:	3338      	adds	r3, #56	@ 0x38
 801017a:	443b      	add	r3, r7
 801017c:	440b      	add	r3, r1
 801017e:	3b2c      	subs	r3, #44	@ 0x2c
 8010180:	781b      	ldrb	r3, [r3, #0]
 8010182:	461a      	mov	r2, r3
 8010184:	69fb      	ldr	r3, [r7, #28]
 8010186:	4413      	add	r3, r2
 8010188:	61fb      	str	r3, [r7, #28]
    max_packet_size = (USHORT)packet_size;
 801018a:	69fb      	ldr	r3, [r7, #28]
 801018c:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Check for high-speed endpoint.  */
    if (device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 801018e:	6a3b      	ldr	r3, [r7, #32]
 8010190:	691b      	ldr	r3, [r3, #16]
 8010192:	2b02      	cmp	r3, #2
 8010194:	d10a      	bne.n	80101ac <_ux_host_stack_bandwidth_claim+0x88>
    {

        /* Get number of transactions.  */
        max_packet_size = (USHORT)(max_packet_size *
                    (((endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSACTIONS_MASK) >>
 8010196:	683b      	ldr	r3, [r7, #0]
 8010198:	69db      	ldr	r3, [r3, #28]
 801019a:	0adb      	lsrs	r3, r3, #11
 801019c:	f003 0303 	and.w	r3, r3, #3
                        UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT) + 1));
 80101a0:	3301      	adds	r3, #1
        max_packet_size = (USHORT)(max_packet_size *
 80101a2:	b29b      	uxth	r3, r3
 80101a4:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80101a6:	fb12 f303 	smulbb	r3, r2, r3
 80101aa:	863b      	strh	r3, [r7, #48]	@ 0x30
    }

    /* Calculate the bandwidth claimed by this endpoint for the main bus.  */
    if (hcd -> ux_hcd_version != 0x200)
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80101b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80101b6:	d017      	beq.n	80101e8 <_ux_host_stack_bandwidth_claim+0xc4>
    {

        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 80101b8:	6a3b      	ldr	r3, [r7, #32]
 80101ba:	691b      	ldr	r3, [r3, #16]
 80101bc:	2b00      	cmp	r3, #0
 80101be:	d106      	bne.n	80101ce <_ux_host_stack_bandwidth_claim+0xaa>
            /* Low speed transfer takes 40x more units than high speed. */
            hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 8 * 5);
 80101c0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80101c2:	461a      	mov	r2, r3
 80101c4:	0092      	lsls	r2, r2, #2
 80101c6:	4413      	add	r3, r2
 80101c8:	00db      	lsls	r3, r3, #3
 80101ca:	867b      	strh	r3, [r7, #50]	@ 0x32
 80101cc:	e018      	b.n	8010200 <_ux_host_stack_bandwidth_claim+0xdc>
        else
        {

            if (device -> ux_device_speed == UX_FULL_SPEED_DEVICE)
 80101ce:	6a3b      	ldr	r3, [r7, #32]
 80101d0:	691b      	ldr	r3, [r3, #16]
 80101d2:	2b01      	cmp	r3, #1
 80101d4:	d105      	bne.n	80101e2 <_ux_host_stack_bandwidth_claim+0xbe>
                /* Full speed transfer takes 5x more units than high speed. */
                hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 5);
 80101d6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80101d8:	461a      	mov	r2, r3
 80101da:	0092      	lsls	r2, r2, #2
 80101dc:	4413      	add	r3, r2
 80101de:	867b      	strh	r3, [r7, #50]	@ 0x32
 80101e0:	e00e      	b.n	8010200 <_ux_host_stack_bandwidth_claim+0xdc>
            else
                /* Use high speed timing as base for bus bandwidth calculation. */
                hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 80101e2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80101e4:	867b      	strh	r3, [r7, #50]	@ 0x32
 80101e6:	e00b      	b.n	8010200 <_ux_host_stack_bandwidth_claim+0xdc>
        }
    }
    else        
    {

        hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 80101e8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80101ea:	867b      	strh	r3, [r7, #50]	@ 0x32
        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 80101ec:	6a3b      	ldr	r3, [r7, #32]
 80101ee:	691b      	ldr	r3, [r3, #16]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d103      	bne.n	80101fc <_ux_host_stack_bandwidth_claim+0xd8>
            /* Low speed transfer takes 8x more units than full speed. */
            tt_bandwidth_claimed =  (USHORT)(max_packet_size * 8);
 80101f4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80101f6:	00db      	lsls	r3, r3, #3
 80101f8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80101fa:	e001      	b.n	8010200 <_ux_host_stack_bandwidth_claim+0xdc>
        else
            /* Use full speed timing as base for TT bandwidth calculation. */
            tt_bandwidth_claimed =  (USHORT)max_packet_size;
 80101fc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80101fe:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    /* Allocate the HCD bandwidth, since it's already checked by _bandwidth_check.  */
    hcd -> ux_hcd_available_bandwidth -=  hcd_bandwidth_claimed;
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8010206:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8010208:	1ad2      	subs	r2, r2, r3
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* We need to take care of the case where the endpoint belongs to a USB 1.1
       device that sits behind a 2.0 hub. We ignore cases where the device
       is either high speed or the bus is 1.1.  */
    if ((device -> ux_device_speed == UX_HIGH_SPEED_DEVICE) || (hcd -> ux_hcd_version != 0x200))
 8010210:	6a3b      	ldr	r3, [r7, #32]
 8010212:	691b      	ldr	r3, [r3, #16]
 8010214:	2b02      	cmp	r3, #2
 8010216:	d047      	beq.n	80102a8 <_ux_host_stack_bandwidth_claim+0x184>
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801021e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010222:	d141      	bne.n	80102a8 <_ux_host_stack_bandwidth_claim+0x184>
        /* The device is high speed, therefore no need for TT.  */
        return;
    }

    /* We have a 1.1 device, check if the parent is a 2.0 hub.  */
    parent_device =  device -> ux_device_parent;
 8010224:	6a3b      	ldr	r3, [r7, #32]
 8010226:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 801022a:	637b      	str	r3, [r7, #52]	@ 0x34
    if (parent_device == UX_NULL)
 801022c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801022e:	2b00      	cmp	r3, #0
 8010230:	d03c      	beq.n	80102ac <_ux_host_stack_bandwidth_claim+0x188>

    /* We get here when the parent is a hub. The problem occurs when the hub is 
       itself connected to a chain of hubs. We need to find the first 2.0 hub 
       parent to this chain to check the TT. We need to remember the port on 
       which the first 1.1 device is hooked to.  */
    port_index =  device -> ux_device_port_location - 1;
 8010232:	6a3b      	ldr	r3, [r7, #32]
 8010234:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8010238:	3b01      	subs	r3, #1
 801023a:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Scan the chain of hubs upward.  */
    while (parent_device != UX_NULL)
 801023c:	e030      	b.n	80102a0 <_ux_host_stack_bandwidth_claim+0x17c>
    {

        /* Is the device high speed?  */
        if (parent_device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 801023e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010240:	691b      	ldr	r3, [r3, #16]
 8010242:	2b02      	cmp	r3, #2
 8010244:	d123      	bne.n	801028e <_ux_host_stack_bandwidth_claim+0x16a>
        {

            /* The device is a high speed hub, find the TT that manages the port. 
               The first 1.1 device is connected to. First we calculate the port 
               mapping bit.  */
            port_map =  (ULONG)(1 << port_index);
 8010246:	2201      	movs	r2, #1
 8010248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801024a:	fa02 f303 	lsl.w	r3, r2, r3
 801024e:	61bb      	str	r3, [r7, #24]

            /* Parse all the TTs attached to the hub.
               Since we confirmed exist of TT in previous _check,
               just do while loop here.
             */
            tt_index = 0;
 8010250:	2300      	movs	r3, #0
 8010252:	627b      	str	r3, [r7, #36]	@ 0x24
            while(1)
            {
                /* Check if this TT owns the port where the device is attached.  */
                if ((parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_port_mapping & port_map) != 0)
 8010254:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010258:	3323      	adds	r3, #35	@ 0x23
 801025a:	00db      	lsls	r3, r3, #3
 801025c:	4413      	add	r3, r2
 801025e:	685a      	ldr	r2, [r3, #4]
 8010260:	69bb      	ldr	r3, [r7, #24]
 8010262:	4013      	ands	r3, r2
 8010264:	2b00      	cmp	r3, #0
 8010266:	d00e      	beq.n	8010286 <_ux_host_stack_bandwidth_claim+0x162>
                {

                    /* We have found the port, check if the tt can give us the bandwidth
                       we want to claim.  */
                    parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_max_bandwidth -=  tt_bandwidth_claimed;
 8010268:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801026a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801026c:	3323      	adds	r3, #35	@ 0x23
 801026e:	00db      	lsls	r3, r3, #3
 8010270:	4413      	add	r3, r2
 8010272:	689a      	ldr	r2, [r3, #8]
 8010274:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010276:	1ad2      	subs	r2, r2, r3
 8010278:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801027a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801027c:	3323      	adds	r3, #35	@ 0x23
 801027e:	00db      	lsls	r3, r3, #3
 8010280:	440b      	add	r3, r1
 8010282:	609a      	str	r2, [r3, #8]
                    return;
 8010284:	e013      	b.n	80102ae <_ux_host_stack_bandwidth_claim+0x18a>
                }

                /* Try next index.  */
                tt_index ++;
 8010286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010288:	3301      	adds	r3, #1
 801028a:	627b      	str	r3, [r7, #36]	@ 0x24
                if ((parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_port_mapping & port_map) != 0)
 801028c:	e7e2      	b.n	8010254 <_ux_host_stack_bandwidth_claim+0x130>
            }
        }

        /* We now remember where this hub is located on the parent.  */
        port_index =  parent_device -> ux_device_port_location - 1;
 801028e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010290:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8010294:	3b01      	subs	r3, #1
 8010296:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* We go up one level in the hub chain.  */
        parent_device =  parent_device -> ux_device_parent;
 8010298:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801029a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 801029e:	637b      	str	r3, [r7, #52]	@ 0x34
    while (parent_device != UX_NULL)
 80102a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d1cb      	bne.n	801023e <_ux_host_stack_bandwidth_claim+0x11a>
    }

    /* We get here when we have not found a 2.0 hub in the list and we got
       to the root port.  */
    return;
 80102a6:	e002      	b.n	80102ae <_ux_host_stack_bandwidth_claim+0x18a>
        return;
 80102a8:	bf00      	nop
 80102aa:	e000      	b.n	80102ae <_ux_host_stack_bandwidth_claim+0x18a>
        return;
 80102ac:	bf00      	nop
}
 80102ae:	373c      	adds	r7, #60	@ 0x3c
 80102b0:	46bd      	mov	sp, r7
 80102b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102b6:	4770      	bx	lr
 80102b8:	0801a028 	.word	0x0801a028
 80102bc:	2aaaaaab 	.word	0x2aaaaaab

080102c0 <_ux_host_stack_bandwidth_release>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_bandwidth_release(UX_HCD *hcd, UX_ENDPOINT *endpoint)
{
 80102c0:	b480      	push	{r7}
 80102c2:	b08f      	sub	sp, #60	@ 0x3c
 80102c4:	af00      	add	r7, sp, #0
 80102c6:	6078      	str	r0, [r7, #4]
 80102c8:	6039      	str	r1, [r7, #0]
UX_DEVICE       *device;
UX_DEVICE       *parent_device;
USHORT          hcd_bandwidth_claimed;
USHORT          max_packet_size;
LONG            packet_size;
USHORT          tt_bandwidth_claimed =  0;
 80102ca:	2300      	movs	r3, #0
 80102cc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
ULONG           port_index;
ULONG           port_map;
ULONG           tt_index;
const UCHAR     overheads[4][3] = {
 80102ce:	4a63      	ldr	r2, [pc, #396]	@ (801045c <_ux_host_stack_bandwidth_release+0x19c>)
 80102d0:	f107 030c 	add.w	r3, r7, #12
 80102d4:	ca07      	ldmia	r2, {r0, r1, r2}
 80102d6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    { 0, 13,  55}, /* Bulk */
    {19, 13,  55}  /* Interrupt */
};

    /* Get the pointer to the device.  */
    device =  endpoint -> ux_endpoint_device;
 80102da:	683b      	ldr	r3, [r7, #0]
 80102dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102de:	623b      	str	r3, [r7, #32]
     * 
     * Worst case bit stuffing is calculated as 1.1667 (7/6) times the raw time.
     */

    /* Get maximum packet size.  */
    max_packet_size  = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_PACKET_SIZE_MASK;
 80102e0:	683b      	ldr	r3, [r7, #0]
 80102e2:	69db      	ldr	r3, [r3, #28]
 80102e4:	b29b      	uxth	r3, r3
 80102e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80102ea:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Rough time for possible Bit Stuffing.  */
    packet_size = (max_packet_size * 7 + 5) / 6;
 80102ec:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80102ee:	4613      	mov	r3, r2
 80102f0:	00db      	lsls	r3, r3, #3
 80102f2:	1a9b      	subs	r3, r3, r2
 80102f4:	3305      	adds	r3, #5
 80102f6:	4a5a      	ldr	r2, [pc, #360]	@ (8010460 <_ux_host_stack_bandwidth_release+0x1a0>)
 80102f8:	fb82 1203 	smull	r1, r2, r2, r3
 80102fc:	17db      	asrs	r3, r3, #31
 80102fe:	1ad3      	subs	r3, r2, r3
 8010300:	61fb      	str	r3, [r7, #28]

    /* Add overhead.  */
    packet_size += overheads[endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE][device -> ux_device_speed];
 8010302:	683b      	ldr	r3, [r7, #0]
 8010304:	699b      	ldr	r3, [r3, #24]
 8010306:	f003 0203 	and.w	r2, r3, #3
 801030a:	6a3b      	ldr	r3, [r7, #32]
 801030c:	6919      	ldr	r1, [r3, #16]
 801030e:	4613      	mov	r3, r2
 8010310:	005b      	lsls	r3, r3, #1
 8010312:	4413      	add	r3, r2
 8010314:	3338      	adds	r3, #56	@ 0x38
 8010316:	443b      	add	r3, r7
 8010318:	440b      	add	r3, r1
 801031a:	3b2c      	subs	r3, #44	@ 0x2c
 801031c:	781b      	ldrb	r3, [r3, #0]
 801031e:	461a      	mov	r2, r3
 8010320:	69fb      	ldr	r3, [r7, #28]
 8010322:	4413      	add	r3, r2
 8010324:	61fb      	str	r3, [r7, #28]
    max_packet_size = (USHORT)packet_size;
 8010326:	69fb      	ldr	r3, [r7, #28]
 8010328:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Check for high-speed endpoint.  */
    if (device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 801032a:	6a3b      	ldr	r3, [r7, #32]
 801032c:	691b      	ldr	r3, [r3, #16]
 801032e:	2b02      	cmp	r3, #2
 8010330:	d10a      	bne.n	8010348 <_ux_host_stack_bandwidth_release+0x88>
    {

        /* Get number of transactions.  */
        max_packet_size = (USHORT)(max_packet_size *
                    (((endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSACTIONS_MASK) >>
 8010332:	683b      	ldr	r3, [r7, #0]
 8010334:	69db      	ldr	r3, [r3, #28]
 8010336:	0adb      	lsrs	r3, r3, #11
 8010338:	f003 0303 	and.w	r3, r3, #3
                        UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT) + 1));
 801033c:	3301      	adds	r3, #1
        max_packet_size = (USHORT)(max_packet_size *
 801033e:	b29b      	uxth	r3, r3
 8010340:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8010342:	fb12 f303 	smulbb	r3, r2, r3
 8010346:	863b      	strh	r3, [r7, #48]	@ 0x30
    }

    /* Calculate the bandwidth claimed by this endpoint for the main bus.  */
    if (hcd -> ux_hcd_version != 0x200)
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801034e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010352:	d017      	beq.n	8010384 <_ux_host_stack_bandwidth_release+0xc4>
    {

        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 8010354:	6a3b      	ldr	r3, [r7, #32]
 8010356:	691b      	ldr	r3, [r3, #16]
 8010358:	2b00      	cmp	r3, #0
 801035a:	d106      	bne.n	801036a <_ux_host_stack_bandwidth_release+0xaa>
            /* Low speed transfer takes 40x more units than high speed. */
            hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 8 * 5);
 801035c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801035e:	461a      	mov	r2, r3
 8010360:	0092      	lsls	r2, r2, #2
 8010362:	4413      	add	r3, r2
 8010364:	00db      	lsls	r3, r3, #3
 8010366:	867b      	strh	r3, [r7, #50]	@ 0x32
 8010368:	e018      	b.n	801039c <_ux_host_stack_bandwidth_release+0xdc>
        else
        {

            if (device -> ux_device_speed == UX_FULL_SPEED_DEVICE)
 801036a:	6a3b      	ldr	r3, [r7, #32]
 801036c:	691b      	ldr	r3, [r3, #16]
 801036e:	2b01      	cmp	r3, #1
 8010370:	d105      	bne.n	801037e <_ux_host_stack_bandwidth_release+0xbe>
                /* Full speed transfer takes 5x more units than high speed. */
                hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 5);
 8010372:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8010374:	461a      	mov	r2, r3
 8010376:	0092      	lsls	r2, r2, #2
 8010378:	4413      	add	r3, r2
 801037a:	867b      	strh	r3, [r7, #50]	@ 0x32
 801037c:	e00e      	b.n	801039c <_ux_host_stack_bandwidth_release+0xdc>
            else
                /* Use high speed timing as base for bus bandwidth calculation. */
                hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 801037e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8010380:	867b      	strh	r3, [r7, #50]	@ 0x32
 8010382:	e00b      	b.n	801039c <_ux_host_stack_bandwidth_release+0xdc>
        }
    }
    else        
    {
 
        hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 8010384:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8010386:	867b      	strh	r3, [r7, #50]	@ 0x32
        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 8010388:	6a3b      	ldr	r3, [r7, #32]
 801038a:	691b      	ldr	r3, [r3, #16]
 801038c:	2b00      	cmp	r3, #0
 801038e:	d103      	bne.n	8010398 <_ux_host_stack_bandwidth_release+0xd8>
            /* Low speed transfer takes 8x more units than full speed. */
            tt_bandwidth_claimed =  (USHORT)(max_packet_size * 8);
 8010390:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8010392:	00db      	lsls	r3, r3, #3
 8010394:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8010396:	e001      	b.n	801039c <_ux_host_stack_bandwidth_release+0xdc>
        else
            /* Use full speed timing as base for TT bandwidth calculation. */
            tt_bandwidth_claimed =  (USHORT)max_packet_size;
 8010398:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801039a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    /* Free the HCD bandwidth.  */
    hcd -> ux_hcd_available_bandwidth +=  hcd_bandwidth_claimed;
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80103a2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80103a4:	441a      	add	r2, r3
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* We need to take care of the case where the endpoint belongs to a USB 1.1
       device that sits behind a 2.0 hub. We ignore cases where the device
       is either high speed or the bus is 1.1.  */
    if ((device -> ux_device_speed == UX_HIGH_SPEED_DEVICE) || (hcd -> ux_hcd_version != 0x200))
 80103ac:	6a3b      	ldr	r3, [r7, #32]
 80103ae:	691b      	ldr	r3, [r3, #16]
 80103b0:	2b02      	cmp	r3, #2
 80103b2:	d04b      	beq.n	801044c <_ux_host_stack_bandwidth_release+0x18c>
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80103ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80103be:	d145      	bne.n	801044c <_ux_host_stack_bandwidth_release+0x18c>
        /* The device is high speed, therefore no need for TT.  */
        return;
    }

    /* We have a 1.1 device, check if the parent is a 2.0 hub.  */
    parent_device =  device -> ux_device_parent;
 80103c0:	6a3b      	ldr	r3, [r7, #32]
 80103c2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80103c6:	637b      	str	r3, [r7, #52]	@ 0x34
    if (parent_device == UX_NULL)
 80103c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d040      	beq.n	8010450 <_ux_host_stack_bandwidth_release+0x190>

    /* We get here when the parent is a hub. The problem occurs when the hub is itself 
       connected to a chain of hubs. We need to find the first 2.0 hub parent to this chain 
       to check the TT. We need to remember the port on which the first 1.1 device is 
       hooked to.  */
    port_index =  device -> ux_device_port_location - 1;
 80103ce:	6a3b      	ldr	r3, [r7, #32]
 80103d0:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80103d4:	3b01      	subs	r3, #1
 80103d6:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Scan the chain of hubs upward.  */
    while (parent_device != UX_NULL)
 80103d8:	e034      	b.n	8010444 <_ux_host_stack_bandwidth_release+0x184>
    {

        /* Check for a high speed device.  */
        if (parent_device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 80103da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80103dc:	691b      	ldr	r3, [r3, #16]
 80103de:	2b02      	cmp	r3, #2
 80103e0:	d127      	bne.n	8010432 <_ux_host_stack_bandwidth_release+0x172>
        {

            /* The device is a high speed hub, find the TT that manages the port. 
               The first 1.1 device is connected to. First we calculate the port mapping bit.  */
            port_map =  (ULONG)(1 << port_index);
 80103e2:	2201      	movs	r2, #1
 80103e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103e6:	fa02 f303 	lsl.w	r3, r2, r3
 80103ea:	61bb      	str	r3, [r7, #24]

            /* Parse all the TTs attached to the hub.  */
            for (tt_index = 0; tt_index < UX_MAX_TT; tt_index++)
 80103ec:	2300      	movs	r3, #0
 80103ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80103f0:	e01b      	b.n	801042a <_ux_host_stack_bandwidth_release+0x16a>
            {

                /* Check if this TT owns the port where the device is attached.  */
                if ((parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_port_mapping & port_map) != 0)
 80103f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80103f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103f6:	3323      	adds	r3, #35	@ 0x23
 80103f8:	00db      	lsls	r3, r3, #3
 80103fa:	4413      	add	r3, r2
 80103fc:	685a      	ldr	r2, [r3, #4]
 80103fe:	69bb      	ldr	r3, [r7, #24]
 8010400:	4013      	ands	r3, r2
 8010402:	2b00      	cmp	r3, #0
 8010404:	d00e      	beq.n	8010424 <_ux_host_stack_bandwidth_release+0x164>
                {

                    /* We have found the port, check if the tt can give us the bandwidth
                       we want to claim.  */
                    parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_max_bandwidth +=  tt_bandwidth_claimed;
 8010406:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801040a:	3323      	adds	r3, #35	@ 0x23
 801040c:	00db      	lsls	r3, r3, #3
 801040e:	4413      	add	r3, r2
 8010410:	689a      	ldr	r2, [r3, #8]
 8010412:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010414:	441a      	add	r2, r3
 8010416:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8010418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801041a:	3323      	adds	r3, #35	@ 0x23
 801041c:	00db      	lsls	r3, r3, #3
 801041e:	440b      	add	r3, r1
 8010420:	609a      	str	r2, [r3, #8]
                    return;
 8010422:	e016      	b.n	8010452 <_ux_host_stack_bandwidth_release+0x192>
            for (tt_index = 0; tt_index < UX_MAX_TT; tt_index++)
 8010424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010426:	3301      	adds	r3, #1
 8010428:	627b      	str	r3, [r7, #36]	@ 0x24
 801042a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801042c:	2b07      	cmp	r3, #7
 801042e:	d9e0      	bls.n	80103f2 <_ux_host_stack_bandwidth_release+0x132>
                }
            }

            /* We should never get here!!!!! */
            return;
 8010430:	e00f      	b.n	8010452 <_ux_host_stack_bandwidth_release+0x192>
        }

        /* We now remember where this hub is located on the parent.  */
        port_index =  parent_device -> ux_device_port_location - 1;
 8010432:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010434:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8010438:	3b01      	subs	r3, #1
 801043a:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* We go up one level in the hub chain.  */
        parent_device =  parent_device -> ux_device_parent;
 801043c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801043e:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8010442:	637b      	str	r3, [r7, #52]	@ 0x34
    while (parent_device != UX_NULL)
 8010444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010446:	2b00      	cmp	r3, #0
 8010448:	d1c7      	bne.n	80103da <_ux_host_stack_bandwidth_release+0x11a>
    }

    /* We get here when we have not found a 2.0 hub in the list and we got
       to the root port.  */
    return;
 801044a:	e002      	b.n	8010452 <_ux_host_stack_bandwidth_release+0x192>
        return;
 801044c:	bf00      	nop
 801044e:	e000      	b.n	8010452 <_ux_host_stack_bandwidth_release+0x192>
        return;
 8010450:	bf00      	nop
}
 8010452:	373c      	adds	r7, #60	@ 0x3c
 8010454:	46bd      	mov	sp, r7
 8010456:	f85d 7b04 	ldr.w	r7, [sp], #4
 801045a:	4770      	bx	lr
 801045c:	0801a034 	.word	0x0801a034
 8010460:	2aaaaaab 	.word	0x2aaaaaab

08010464 <_ux_host_stack_class_call>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_HOST_CLASS  *_ux_host_stack_class_call(UX_HOST_CLASS_COMMAND *class_command)
{
 8010464:	b580      	push	{r7, lr}
 8010466:	b086      	sub	sp, #24
 8010468:	af00      	add	r7, sp, #0
 801046a:	6078      	str	r0, [r7, #4]

UINT            status = UX_NO_CLASS_MATCH;
 801046c:	2357      	movs	r3, #87	@ 0x57
 801046e:	60fb      	str	r3, [r7, #12]
#if UX_MAX_CLASS_DRIVER > 1
ULONG           class_index;
#endif

    /* Start from the 1st registered classes with USBX.  */
    class_inst =  _ux_system_host -> ux_system_host_class_array;
 8010470:	4b12      	ldr	r3, [pc, #72]	@ (80104bc <_ux_host_stack_class_call+0x58>)
 8010472:	681b      	ldr	r3, [r3, #0]
 8010474:	685b      	ldr	r3, [r3, #4]
 8010476:	617b      	str	r3, [r7, #20]

    /* Parse all the class drivers.  */
#if UX_MAX_CLASS_DRIVER > 1
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 8010478:	2300      	movs	r3, #0
 801047a:	613b      	str	r3, [r7, #16]
 801047c:	e013      	b.n	80104a6 <_ux_host_stack_class_call+0x42>
    {
#endif

        /* Check if this class driver is used.  */
        if (class_inst -> ux_host_class_status == UX_USED)
 801047e:	697b      	ldr	r3, [r7, #20]
 8010480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010482:	2b01      	cmp	r3, #1
 8010484:	d109      	bne.n	801049a <_ux_host_stack_class_call+0x36>
        {

            /* We have found a potential candidate. Call this registered class entry function.  */
            status = class_inst -> ux_host_class_entry_function(class_command);
 8010486:	697b      	ldr	r3, [r7, #20]
 8010488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801048a:	6878      	ldr	r0, [r7, #4]
 801048c:	4798      	blx	r3
 801048e:	60f8      	str	r0, [r7, #12]

            /* The status tells us if the registered class wants to own this class.  */
            if (status == UX_SUCCESS)
 8010490:	68fb      	ldr	r3, [r7, #12]
 8010492:	2b00      	cmp	r3, #0
 8010494:	d101      	bne.n	801049a <_ux_host_stack_class_call+0x36>
            {

                /* Yes, return this class pointer.  */
                return(class_inst); 
 8010496:	697b      	ldr	r3, [r7, #20]
 8010498:	e00c      	b.n	80104b4 <_ux_host_stack_class_call+0x50>
            }
        }    
#if UX_MAX_CLASS_DRIVER > 1
        /* Move to the next registered class. */
        class_inst ++;
 801049a:	697b      	ldr	r3, [r7, #20]
 801049c:	3358      	adds	r3, #88	@ 0x58
 801049e:	617b      	str	r3, [r7, #20]
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 80104a0:	693b      	ldr	r3, [r7, #16]
 80104a2:	3301      	adds	r3, #1
 80104a4:	613b      	str	r3, [r7, #16]
 80104a6:	4b05      	ldr	r3, [pc, #20]	@ (80104bc <_ux_host_stack_class_call+0x58>)
 80104a8:	681b      	ldr	r3, [r3, #0]
 80104aa:	681b      	ldr	r3, [r3, #0]
 80104ac:	693a      	ldr	r2, [r7, #16]
 80104ae:	429a      	cmp	r2, r3
 80104b0:	d3e5      	bcc.n	801047e <_ux_host_stack_class_call+0x1a>
    }
#endif

    /* There is no driver who want to own this class!  */
    return(UX_NULL);
 80104b2:	2300      	movs	r3, #0
}
 80104b4:	4618      	mov	r0, r3
 80104b6:	3718      	adds	r7, #24
 80104b8:	46bd      	mov	sp, r7
 80104ba:	bd80      	pop	{r7, pc}
 80104bc:	20015fe4 	.word	0x20015fe4

080104c0 <_ux_host_stack_class_device_scan>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_device_scan(UX_DEVICE *device)
{
 80104c0:	b580      	push	{r7, lr}
 80104c2:	b092      	sub	sp, #72	@ 0x48
 80104c4:	af00      	add	r7, sp, #0
 80104c6:	6078      	str	r0, [r7, #4]
#if !defined(UX_HOST_STACK_DEVICE_DRIVER_SCAN_DISABLE)

UINT                        status;
UX_HOST_CLASS               *class_inst = UX_NULL;
 80104c8:	2300      	movs	r3, #0
 80104ca:	647b      	str	r3, [r7, #68]	@ 0x44
UX_HOST_CLASS_COMMAND       class_command;

    /* Perform the command initialization.  */
    class_command.ux_host_class_command_request      =   UX_HOST_CLASS_COMMAND_QUERY;
 80104cc:	2301      	movs	r3, #1
 80104ce:	60fb      	str	r3, [r7, #12]
    class_command.ux_host_class_command_container    =   (VOID *) device;
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	613b      	str	r3, [r7, #16]
    class_command.ux_host_class_command_vid          =   device -> ux_device_descriptor.idVendor;
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80104d8:	623b      	str	r3, [r7, #32]
    class_command.ux_host_class_command_pid          =   device -> ux_device_descriptor.idProduct;
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80104de:	61fb      	str	r3, [r7, #28]
    class_command.ux_host_class_command_class        =   device -> ux_device_descriptor.bDeviceClass;
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80104e4:	627b      	str	r3, [r7, #36]	@ 0x24
    class_command.ux_host_class_command_subclass     =   device -> ux_device_descriptor.bDeviceSubClass;
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80104ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    class_command.ux_host_class_command_protocol     =   device -> ux_device_descriptor.bDeviceProtocol;
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80104f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    class_command.ux_host_class_command_iad_class    =   0;
 80104f2:	2300      	movs	r3, #0
 80104f4:	633b      	str	r3, [r7, #48]	@ 0x30
    class_command.ux_host_class_command_iad_subclass =   0;
 80104f6:	2300      	movs	r3, #0
 80104f8:	637b      	str	r3, [r7, #52]	@ 0x34
    class_command.ux_host_class_command_iad_protocol =   0;
 80104fa:	2300      	movs	r3, #0
 80104fc:	63bb      	str	r3, [r7, #56]	@ 0x38

#if !defined(UX_HOST_STACK_DEVICE_DRIVER_SCAN_VIDPID_DISABLE)
    /* We start with the PID/VID for this device.  */
    class_command.ux_host_class_command_usage =  UX_HOST_CLASS_COMMAND_USAGE_PIDVID;
 80104fe:	2301      	movs	r3, #1
 8010500:	61bb      	str	r3, [r7, #24]
    class_inst =  _ux_host_stack_class_call(&class_command);
 8010502:	f107 030c 	add.w	r3, r7, #12
 8010506:	4618      	mov	r0, r3
 8010508:	f7ff ffac 	bl	8010464 <_ux_host_stack_class_call>
 801050c:	6478      	str	r0, [r7, #68]	@ 0x44
#endif

#if !defined(UX_HOST_STACK_DEVICE_DRIVER_SCAN_DCSP_DISABLE)
    /* On return, either we have found a class or the device is still an orphan.  */
    if (class_inst == UX_NULL)
 801050e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010510:	2b00      	cmp	r3, #0
 8010512:	d107      	bne.n	8010524 <_ux_host_stack_class_device_scan+0x64>
    {

        /* It the PID/VID did not work, we continue looking for the Class\Subclass\Protocol match. */  
        class_command.ux_host_class_command_usage        =   UX_HOST_CLASS_COMMAND_USAGE_DCSP;
 8010514:	2303      	movs	r3, #3
 8010516:	61bb      	str	r3, [r7, #24]
        class_inst =  _ux_host_stack_class_call(&class_command);
 8010518:	f107 030c 	add.w	r3, r7, #12
 801051c:	4618      	mov	r0, r3
 801051e:	f7ff ffa1 	bl	8010464 <_ux_host_stack_class_call>
 8010522:	6478      	str	r0, [r7, #68]	@ 0x44

    }
#endif

    /* On return, either we have found a class or the device is still an orphan.  */
    if (class_inst != UX_NULL)
 8010524:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010526:	2b00      	cmp	r3, #0
 8010528:	d010      	beq.n	801054c <_ux_host_stack_class_device_scan+0x8c>
    {

        device -> ux_device_class =  class_inst;
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801052e:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Activation may take time, run as state machine.  */
        status = UX_SUCCESS;
        return(status);
#else
        class_command.ux_host_class_command_class_ptr =  class_inst;
 8010530:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010532:	63fb      	str	r3, [r7, #60]	@ 0x3c
        class_command.ux_host_class_command_request =  UX_HOST_CLASS_COMMAND_ACTIVATE;
 8010534:	2302      	movs	r3, #2
 8010536:	60fb      	str	r3, [r7, #12]
        status =  device -> ux_device_class ->  ux_host_class_entry_function(&class_command);
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801053c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801053e:	f107 020c 	add.w	r2, r7, #12
 8010542:	4610      	mov	r0, r2
 8010544:	4798      	blx	r3
 8010546:	6438      	str	r0, [r7, #64]	@ 0x40

        /* Return result of activation.  */
        return(status);
 8010548:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801054a:	e000      	b.n	801054e <_ux_host_stack_class_device_scan+0x8e>
    }

#endif

    /* Return an error.  */
    return(UX_NO_CLASS_MATCH);
 801054c:	2357      	movs	r3, #87	@ 0x57
}
 801054e:	4618      	mov	r0, r3
 8010550:	3748      	adds	r7, #72	@ 0x48
 8010552:	46bd      	mov	sp, r7
 8010554:	bd80      	pop	{r7, pc}
	...

08010558 <_ux_host_stack_class_get>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_get(UCHAR *class_name, UX_HOST_CLASS **host_class)
{
 8010558:	b580      	push	{r7, lr}
 801055a:	b086      	sub	sp, #24
 801055c:	af00      	add	r7, sp, #0
 801055e:	6078      	str	r0, [r7, #4]
 8010560:	6039      	str	r1, [r7, #0]

UX_HOST_CLASS       *class_ptr;
#if !defined(UX_NAME_REFERENCED_BY_POINTER)
UINT                status;
UINT                class_name_length =  0;
 8010562:	2300      	movs	r3, #0
 8010564:	60bb      	str	r3, [r7, #8]
ULONG               class_index;
#endif

#if !defined(UX_NAME_REFERENCED_BY_POINTER)
    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 8010566:	f107 0308 	add.w	r3, r7, #8
 801056a:	223f      	movs	r2, #63	@ 0x3f
 801056c:	4619      	mov	r1, r3
 801056e:	6878      	ldr	r0, [r7, #4]
 8010570:	f002 f9e5 	bl	801293e <_ux_utility_string_length_check>
 8010574:	60f8      	str	r0, [r7, #12]
    if (status)
 8010576:	68fb      	ldr	r3, [r7, #12]
 8010578:	2b00      	cmp	r3, #0
 801057a:	d001      	beq.n	8010580 <_ux_host_stack_class_get+0x28>
        return(status);
 801057c:	68fb      	ldr	r3, [r7, #12]
 801057e:	e026      	b.n	80105ce <_ux_host_stack_class_get+0x76>
#endif

    /* Get first class.  */
    class_ptr =  _ux_system_host -> ux_system_host_class_array;
 8010580:	4b15      	ldr	r3, [pc, #84]	@ (80105d8 <_ux_host_stack_class_get+0x80>)
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	685b      	ldr	r3, [r3, #4]
 8010586:	617b      	str	r3, [r7, #20]

#if UX_MAX_CLASS_DRIVER > 1
    /* We need to parse the class driver table.  */
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 8010588:	2300      	movs	r3, #0
 801058a:	613b      	str	r3, [r7, #16]
 801058c:	e018      	b.n	80105c0 <_ux_host_stack_class_get+0x68>
    {
#endif

        /* Check if this class is already being used. */
        if (class_ptr -> ux_host_class_status == UX_USED)
 801058e:	697b      	ldr	r3, [r7, #20]
 8010590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010592:	2b01      	cmp	r3, #1
 8010594:	d10e      	bne.n	80105b4 <_ux_host_stack_class_get+0x5c>
        {

            /* We have found a container. Check if this is the one we need (compare including null-terminator).  */
            if (ux_utility_name_match(class_ptr -> ux_host_class_name, class_name, class_name_length + 1))
 8010596:	6978      	ldr	r0, [r7, #20]
 8010598:	68bb      	ldr	r3, [r7, #8]
 801059a:	3301      	adds	r3, #1
 801059c:	461a      	mov	r2, r3
 801059e:	6879      	ldr	r1, [r7, #4]
 80105a0:	f001 ffa6 	bl	80124f0 <_ux_utility_memory_compare>
 80105a4:	4603      	mov	r3, r0
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d104      	bne.n	80105b4 <_ux_host_stack_class_get+0x5c>
            {           

                /* The class container was found. Update the pointer to the class container for the caller.  */
                *host_class =  class_ptr;
 80105aa:	683b      	ldr	r3, [r7, #0]
 80105ac:	697a      	ldr	r2, [r7, #20]
 80105ae:	601a      	str	r2, [r3, #0]

                /* Return success.  */
                return(UX_SUCCESS);
 80105b0:	2300      	movs	r3, #0
 80105b2:	e00c      	b.n	80105ce <_ux_host_stack_class_get+0x76>
            }
        }

#if UX_MAX_CLASS_DRIVER > 1
        /* Move to the next class.  */
        class_ptr++;
 80105b4:	697b      	ldr	r3, [r7, #20]
 80105b6:	3358      	adds	r3, #88	@ 0x58
 80105b8:	617b      	str	r3, [r7, #20]
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 80105ba:	693b      	ldr	r3, [r7, #16]
 80105bc:	3301      	adds	r3, #1
 80105be:	613b      	str	r3, [r7, #16]
 80105c0:	4b05      	ldr	r3, [pc, #20]	@ (80105d8 <_ux_host_stack_class_get+0x80>)
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	693a      	ldr	r2, [r7, #16]
 80105c8:	429a      	cmp	r2, r3
 80105ca:	d3e0      	bcc.n	801058e <_ux_host_stack_class_get+0x36>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_UNKNOWN, class_name, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* This class does not exist, return an error.  */    
    return(UX_HOST_CLASS_UNKNOWN);
 80105cc:	2359      	movs	r3, #89	@ 0x59
}
 80105ce:	4618      	mov	r0, r3
 80105d0:	3718      	adds	r7, #24
 80105d2:	46bd      	mov	sp, r7
 80105d4:	bd80      	pop	{r7, pc}
 80105d6:	bf00      	nop
 80105d8:	20015fe4 	.word	0x20015fe4

080105dc <_ux_host_stack_class_instance_create>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_instance_create(UX_HOST_CLASS *host_class, VOID *class_instance)
{
 80105dc:	b480      	push	{r7}
 80105de:	b085      	sub	sp, #20
 80105e0:	af00      	add	r7, sp, #0
 80105e2:	6078      	str	r0, [r7, #4]
 80105e4:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_HOST_OBJECT_TYPE_CLASS_INSTANCE, class_instance, 0, 0, 0)

    /* Start with the first class instance attached to the class container.  */
    current_class_instance =  host_class -> ux_host_class_first_instance;
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80105ea:	60fb      	str	r3, [r7, #12]
    
    /* Check if there are any instances attached.  */
    if (current_class_instance == UX_NULL)
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d107      	bne.n	8010602 <_ux_host_stack_class_instance_create+0x26>
    {

        /* Since it is the first class, attach it to the class container.  */
        host_class -> ux_host_class_first_instance =  class_instance;
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	683a      	ldr	r2, [r7, #0]
 80105f6:	649a      	str	r2, [r3, #72]	@ 0x48

        /* Return successful completion.  */
        return(UX_SUCCESS);
 80105f8:	2300      	movs	r3, #0
 80105fa:	e00a      	b.n	8010612 <_ux_host_stack_class_instance_create+0x36>
    /* Traverse the list of the class instances until we find the last class.  */        
    while (*current_class_instance != UX_NULL)
    {

        /* Point to the next class instance.  */
        current_class_instance =  *current_class_instance;
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	681b      	ldr	r3, [r3, #0]
 8010600:	60fb      	str	r3, [r7, #12]
    while (*current_class_instance != UX_NULL)
 8010602:	68fb      	ldr	r3, [r7, #12]
 8010604:	681b      	ldr	r3, [r3, #0]
 8010606:	2b00      	cmp	r3, #0
 8010608:	d1f8      	bne.n	80105fc <_ux_host_stack_class_instance_create+0x20>
    }

    /* We have reached the last class, hook the new class to the end. This way, we preserve
       the chronological order of the class instances.  */
    *current_class_instance =  class_instance;
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	683a      	ldr	r2, [r7, #0]
 801060e:	601a      	str	r2, [r3, #0]
    
    /* Return successful completion to caller.  */
    return(UX_SUCCESS);
 8010610:	2300      	movs	r3, #0
}
 8010612:	4618      	mov	r0, r3
 8010614:	3714      	adds	r7, #20
 8010616:	46bd      	mov	sp, r7
 8010618:	f85d 7b04 	ldr.w	r7, [sp], #4
 801061c:	4770      	bx	lr

0801061e <_ux_host_stack_class_instance_destroy>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_instance_destroy(UX_HOST_CLASS *host_class, VOID *class_instance)
{
 801061e:	b580      	push	{r7, lr}
 8010620:	b084      	sub	sp, #16
 8010622:	af00      	add	r7, sp, #0
 8010624:	6078      	str	r0, [r7, #4]
 8010626:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(class_instance);

    /* Get the pointer to the instance pointed by the instance to destroy.  */
    next_class_instance =  class_instance;
 8010628:	683b      	ldr	r3, [r7, #0]
 801062a:	60bb      	str	r3, [r7, #8]
    next_class_instance =  *next_class_instance;
 801062c:	68bb      	ldr	r3, [r7, #8]
 801062e:	681b      	ldr	r3, [r3, #0]
 8010630:	60bb      	str	r3, [r7, #8]
    
    /* Start with the first class instance attached to the class container.  */
    current_class_instance =  host_class -> ux_host_class_first_instance;
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010636:	60fb      	str	r3, [r7, #12]
    
    /* Check if there are any instances attached.  */
    if (current_class_instance == UX_NULL)
 8010638:	68fb      	ldr	r3, [r7, #12]
 801063a:	2b00      	cmp	r3, #0
 801063c:	d106      	bne.n	801064c <_ux_host_stack_class_instance_destroy+0x2e>
    {        

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_HOST_CLASS_INSTANCE_UNKNOWN);
 801063e:	225b      	movs	r2, #91	@ 0x5b
 8010640:	2104      	movs	r1, #4
 8010642:	2002      	movs	r0, #2
 8010644:	f001 fcf4 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_INSTANCE_UNKNOWN, class_instance, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_HOST_CLASS_INSTANCE_UNKNOWN);
 8010648:	235b      	movs	r3, #91	@ 0x5b
 801064a:	e01f      	b.n	801068c <_ux_host_stack_class_instance_destroy+0x6e>
    }

    /* The first instance is a special case because it is attached to the class
       container.  */
    if (current_class_instance == class_instance)
 801064c:	68fa      	ldr	r2, [r7, #12]
 801064e:	683b      	ldr	r3, [r7, #0]
 8010650:	429a      	cmp	r2, r3
 8010652:	d111      	bne.n	8010678 <_ux_host_stack_class_instance_destroy+0x5a>
    {

        /* Point to next class instance.  */
        host_class -> ux_host_class_first_instance = next_class_instance;
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	68ba      	ldr	r2, [r7, #8]
 8010658:	649a      	str	r2, [r3, #72]	@ 0x48
    
        /* Return success.  */
        return(UX_SUCCESS);
 801065a:	2300      	movs	r3, #0
 801065c:	e016      	b.n	801068c <_ux_host_stack_class_instance_destroy+0x6e>
    /* Traverse the list of the class instances until we found the right one.  */        
    while (*current_class_instance != UX_NULL)
    {

        /* Check to see if this class is the one we need to destroy.  */
        if(*current_class_instance == class_instance)
 801065e:	68fb      	ldr	r3, [r7, #12]
 8010660:	681b      	ldr	r3, [r3, #0]
 8010662:	683a      	ldr	r2, [r7, #0]
 8010664:	429a      	cmp	r2, r3
 8010666:	d104      	bne.n	8010672 <_ux_host_stack_class_instance_destroy+0x54>
        {

            /* Point to next class instance.  */
            *current_class_instance =  next_class_instance;
 8010668:	68fb      	ldr	r3, [r7, #12]
 801066a:	68ba      	ldr	r2, [r7, #8]
 801066c:	601a      	str	r2, [r3, #0]

            /* Return success.  */
            return(UX_SUCCESS);
 801066e:	2300      	movs	r3, #0
 8010670:	e00c      	b.n	801068c <_ux_host_stack_class_instance_destroy+0x6e>
        }

        /* Points to the next class instance.  */
        current_class_instance =  *current_class_instance;
 8010672:	68fb      	ldr	r3, [r7, #12]
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	60fb      	str	r3, [r7, #12]
    while (*current_class_instance != UX_NULL)
 8010678:	68fb      	ldr	r3, [r7, #12]
 801067a:	681b      	ldr	r3, [r3, #0]
 801067c:	2b00      	cmp	r3, #0
 801067e:	d1ee      	bne.n	801065e <_ux_host_stack_class_instance_destroy+0x40>
    }
    
    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_HOST_CLASS_INSTANCE_UNKNOWN);
 8010680:	225b      	movs	r2, #91	@ 0x5b
 8010682:	2104      	movs	r1, #4
 8010684:	2002      	movs	r0, #2
 8010686:	f001 fcd3 	bl	8012030 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_INSTANCE_UNKNOWN, class_instance, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return error to caller.  */
    return(UX_HOST_CLASS_INSTANCE_UNKNOWN);
 801068a:	235b      	movs	r3, #91	@ 0x5b
}
 801068c:	4618      	mov	r0, r3
 801068e:	3710      	adds	r7, #16
 8010690:	46bd      	mov	sp, r7
 8010692:	bd80      	pop	{r7, pc}

08010694 <_ux_host_stack_class_interface_scan>:
/*                                            to scan interfaces,         */
/*                                            resulting in version 6.1.4  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_interface_scan(UX_DEVICE *device)
{
 8010694:	b580      	push	{r7, lr}
 8010696:	b084      	sub	sp, #16
 8010698:	af00      	add	r7, sp, #0
 801069a:	6078      	str	r0, [r7, #4]
UINT                    status;


    /* Get the 1st and only configuration.  If the device has multiple
       configurations, we simply use the first one as default. */
    configuration =  device -> ux_device_first_configuration;
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80106a0:	60fb      	str	r3, [r7, #12]
    if (configuration == UX_NULL)
 80106a2:	68fb      	ldr	r3, [r7, #12]
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d101      	bne.n	80106ac <_ux_host_stack_class_interface_scan+0x18>
        return(UX_ERROR);
 80106a8:	23ff      	movs	r3, #255	@ 0xff
 80106aa:	e004      	b.n	80106b6 <_ux_host_stack_class_interface_scan+0x22>

    /* Scan interfaces for this configuration.  */
    status = _ux_host_stack_configuration_interface_scan(configuration);
 80106ac:	68f8      	ldr	r0, [r7, #12]
 80106ae:	f000 f9b7 	bl	8010a20 <_ux_host_stack_configuration_interface_scan>
 80106b2:	60b8      	str	r0, [r7, #8]

    /* Return operation result.  */
    return(status);
 80106b4:	68bb      	ldr	r3, [r7, #8]
}
 80106b6:	4618      	mov	r0, r3
 80106b8:	3710      	adds	r7, #16
 80106ba:	46bd      	mov	sp, r7
 80106bc:	bd80      	pop	{r7, pc}
	...

080106c0 <_ux_host_stack_class_register>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_register(UCHAR *class_name,
                        UINT (*class_entry_function)(struct UX_HOST_CLASS_COMMAND_STRUCT *))
{
 80106c0:	b580      	push	{r7, lr}
 80106c2:	b086      	sub	sp, #24
 80106c4:	af00      	add	r7, sp, #0
 80106c6:	6078      	str	r0, [r7, #4]
 80106c8:	6039      	str	r1, [r7, #0]

UX_HOST_CLASS       *class_inst;
#if !defined(UX_NAME_REFERENCED_BY_POINTER)
UINT                status;
UINT                class_name_length =  0;
 80106ca:	2300      	movs	r3, #0
 80106cc:	60bb      	str	r3, [r7, #8]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CLASS_REGISTER, class_name, class_entry_function, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

#if !defined(UX_NAME_REFERENCED_BY_POINTER)
    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 80106ce:	f107 0308 	add.w	r3, r7, #8
 80106d2:	223f      	movs	r2, #63	@ 0x3f
 80106d4:	4619      	mov	r1, r3
 80106d6:	6878      	ldr	r0, [r7, #4]
 80106d8:	f002 f931 	bl	801293e <_ux_utility_string_length_check>
 80106dc:	60f8      	str	r0, [r7, #12]
    if (status)
 80106de:	68fb      	ldr	r3, [r7, #12]
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d001      	beq.n	80106e8 <_ux_host_stack_class_register+0x28>
        return(status);
 80106e4:	68fb      	ldr	r3, [r7, #12]
 80106e6:	e037      	b.n	8010758 <_ux_host_stack_class_register+0x98>
#endif

    /* Get first class.  */
    class_inst =  _ux_system_host -> ux_system_host_class_array;
 80106e8:	4b1d      	ldr	r3, [pc, #116]	@ (8010760 <_ux_host_stack_class_register+0xa0>)
 80106ea:	681b      	ldr	r3, [r3, #0]
 80106ec:	685b      	ldr	r3, [r3, #4]
 80106ee:	617b      	str	r3, [r7, #20]

#if UX_MAX_CLASS_DRIVER > 1
    /* We need to parse the class table to find an empty spot.  */
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 80106f0:	2300      	movs	r3, #0
 80106f2:	613b      	str	r3, [r7, #16]
 80106f4:	e024      	b.n	8010740 <_ux_host_stack_class_register+0x80>
    {
#endif

        /* Check if this class is already used.  */
        if (class_inst -> ux_host_class_status == UX_UNUSED)
 80106f6:	697b      	ldr	r3, [r7, #20]
 80106f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d10e      	bne.n	801071c <_ux_host_stack_class_register+0x5c>
#if defined(UX_NAME_REFERENCED_BY_POINTER)
            class_inst -> ux_host_class_name = (const UCHAR *) class_name;
#else

            /* We have found a free container for the class. Copy the name (with null-terminator).  */
            _ux_utility_memory_copy(class_inst -> ux_host_class_name, class_name, class_name_length + 1); /* Use case of memcpy is verified. */
 80106fe:	6978      	ldr	r0, [r7, #20]
 8010700:	68bb      	ldr	r3, [r7, #8]
 8010702:	3301      	adds	r3, #1
 8010704:	461a      	mov	r2, r3
 8010706:	6879      	ldr	r1, [r7, #4]
 8010708:	f001 ff15 	bl	8012536 <_ux_utility_memory_copy>
#endif

            /* Memorize the entry function of this class.  */
            class_inst -> ux_host_class_entry_function =  class_entry_function;
 801070c:	697b      	ldr	r3, [r7, #20]
 801070e:	683a      	ldr	r2, [r7, #0]
 8010710:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Mark it as used.  */
            class_inst -> ux_host_class_status =  UX_USED;
 8010712:	697b      	ldr	r3, [r7, #20]
 8010714:	2201      	movs	r2, #1
 8010716:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Return successful completion.  */
            return(UX_SUCCESS);
 8010718:	2300      	movs	r3, #0
 801071a:	e01d      	b.n	8010758 <_ux_host_stack_class_register+0x98>
           mistake. To verify this, we simple check for the class entry point.  */
        else
        {

            /* Check for an already installed class entry function.  */
            if(class_inst -> ux_host_class_entry_function == class_entry_function)
 801071c:	697b      	ldr	r3, [r7, #20]
 801071e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010720:	683a      	ldr	r2, [r7, #0]
 8010722:	429a      	cmp	r2, r3
 8010724:	d106      	bne.n	8010734 <_ux_host_stack_class_register+0x74>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_HOST_CLASS_ALREADY_INSTALLED);
 8010726:	2258      	movs	r2, #88	@ 0x58
 8010728:	2103      	movs	r1, #3
 801072a:	2002      	movs	r0, #2
 801072c:	f001 fc80 	bl	8012030 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_ALREADY_INSTALLED, class_name, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Yes, return an error.  */
                return(UX_HOST_CLASS_ALREADY_INSTALLED);
 8010730:	2358      	movs	r3, #88	@ 0x58
 8010732:	e011      	b.n	8010758 <_ux_host_stack_class_register+0x98>
            }
        }
#if UX_MAX_CLASS_DRIVER > 1
        /* Move to the next class.  */
        class_inst ++;
 8010734:	697b      	ldr	r3, [r7, #20]
 8010736:	3358      	adds	r3, #88	@ 0x58
 8010738:	617b      	str	r3, [r7, #20]
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 801073a:	693b      	ldr	r3, [r7, #16]
 801073c:	3301      	adds	r3, #1
 801073e:	613b      	str	r3, [r7, #16]
 8010740:	4b07      	ldr	r3, [pc, #28]	@ (8010760 <_ux_host_stack_class_register+0xa0>)
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	693a      	ldr	r2, [r7, #16]
 8010748:	429a      	cmp	r2, r3
 801074a:	d3d4      	bcc.n	80106f6 <_ux_host_stack_class_register+0x36>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_ARRAY_FULL, class_name, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_MEMORY_ARRAY_FULL);
 801074c:	221a      	movs	r2, #26
 801074e:	2103      	movs	r1, #3
 8010750:	2002      	movs	r0, #2
 8010752:	f001 fc6d 	bl	8012030 <_ux_system_error_handler>

    /* No more entries in the class table.  */
    return(UX_MEMORY_ARRAY_FULL);
 8010756:	231a      	movs	r3, #26
}
 8010758:	4618      	mov	r0, r3
 801075a:	3718      	adds	r7, #24
 801075c:	46bd      	mov	sp, r7
 801075e:	bd80      	pop	{r7, pc}
 8010760:	20015fe4 	.word	0x20015fe4

08010764 <_ux_host_stack_configuration_descriptor_parse>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_descriptor_parse(UX_DEVICE *device, UX_CONFIGURATION *configuration,
                                                                        UINT configuration_index)
{
 8010764:	b580      	push	{r7, lr}
 8010766:	b08a      	sub	sp, #40	@ 0x28
 8010768:	af00      	add	r7, sp, #0
 801076a:	60f8      	str	r0, [r7, #12]
 801076c:	60b9      	str	r1, [r7, #8]
 801076e:	607a      	str	r2, [r7, #4]
UX_ENDPOINT     *control_endpoint;
ULONG           total_configuration_length;


    /* Retrieve the pointer to the control endpoint and its transfer_request.  */
    control_endpoint =  &device -> ux_device_control_endpoint;
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	337c      	adds	r3, #124	@ 0x7c
 8010774:	623b      	str	r3, [r7, #32]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 8010776:	6a3b      	ldr	r3, [r7, #32]
 8010778:	3330      	adds	r3, #48	@ 0x30
 801077a:	61fb      	str	r3, [r7, #28]

    /* Retrieve the size of all the configuration descriptor.  */
    total_configuration_length =  configuration -> ux_configuration_descriptor.wTotalLength;
 801077c:	68bb      	ldr	r3, [r7, #8]
 801077e:	695b      	ldr	r3, [r3, #20]
 8010780:	61bb      	str	r3, [r7, #24]

    /* Allocate enough memory to read all descriptors attached to this configuration.  */
    descriptor =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, total_configuration_length);
 8010782:	69ba      	ldr	r2, [r7, #24]
 8010784:	2101      	movs	r1, #1
 8010786:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801078a:	f001 fdad 	bl	80122e8 <_ux_utility_memory_allocate>
 801078e:	6178      	str	r0, [r7, #20]

    /* Determine if the memory was allocated.  */
    if (descriptor == UX_NULL)
 8010790:	697b      	ldr	r3, [r7, #20]
 8010792:	2b00      	cmp	r3, #0
 8010794:	d101      	bne.n	801079a <_ux_host_stack_configuration_descriptor_parse+0x36>
    {

        /* No, return an error.  */
        return(UX_MEMORY_INSUFFICIENT);
 8010796:	2312      	movs	r3, #18
 8010798:	e028      	b.n	80107ec <_ux_host_stack_configuration_descriptor_parse+0x88>
    }
    else
    {

        /* Create a transfer_request for the GET_DESCRIPTOR request.  */
        transfer_request -> ux_transfer_request_data_pointer =      descriptor;
 801079a:	69fb      	ldr	r3, [r7, #28]
 801079c:	697a      	ldr	r2, [r7, #20]
 801079e:	609a      	str	r2, [r3, #8]
        transfer_request -> ux_transfer_request_requested_length =  total_configuration_length;
 80107a0:	69fb      	ldr	r3, [r7, #28]
 80107a2:	69ba      	ldr	r2, [r7, #24]
 80107a4:	60da      	str	r2, [r3, #12]
        transfer_request -> ux_transfer_request_function =          UX_GET_DESCRIPTOR;
 80107a6:	69fb      	ldr	r3, [r7, #28]
 80107a8:	2206      	movs	r2, #6
 80107aa:	619a      	str	r2, [r3, #24]
        transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 80107ac:	69fb      	ldr	r3, [r7, #28]
 80107ae:	2280      	movs	r2, #128	@ 0x80
 80107b0:	615a      	str	r2, [r3, #20]
        transfer_request -> ux_transfer_request_value =             configuration_index | (UINT)(UX_CONFIGURATION_DESCRIPTOR_ITEM << 8);
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80107b8:	69fb      	ldr	r3, [r7, #28]
 80107ba:	61da      	str	r2, [r3, #28]
        transfer_request -> ux_transfer_request_index =             0;
 80107bc:	69fb      	ldr	r3, [r7, #28]
 80107be:	2200      	movs	r2, #0
 80107c0:	621a      	str	r2, [r3, #32]

        /* Send request to HCD layer.  */
        status =  _ux_host_stack_transfer_request(transfer_request);
 80107c2:	69f8      	ldr	r0, [r7, #28]
 80107c4:	f001 fb82 	bl	8011ecc <_ux_host_stack_transfer_request>
 80107c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Check for correct transfer and entire descriptor returned.  */
        if((status == UX_SUCCESS) && (transfer_request -> ux_transfer_request_actual_length == total_configuration_length))
 80107ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	d109      	bne.n	80107e4 <_ux_host_stack_configuration_descriptor_parse+0x80>
 80107d0:	69fb      	ldr	r3, [r7, #28]
 80107d2:	691b      	ldr	r3, [r3, #16]
 80107d4:	69ba      	ldr	r2, [r7, #24]
 80107d6:	429a      	cmp	r2, r3
 80107d8:	d104      	bne.n	80107e4 <_ux_host_stack_configuration_descriptor_parse+0x80>
        {

            /* The entire descriptor now contains the configuration descriptor,
               the interface(s) descriptors, all alternate settings, endpoints
               and descriptor specific to the class. The descriptor is parsed for all interfaces.  */
            status =  _ux_host_stack_interfaces_scan(configuration, descriptor);
 80107da:	6979      	ldr	r1, [r7, #20]
 80107dc:	68b8      	ldr	r0, [r7, #8]
 80107de:	f000 ff55 	bl	801168c <_ux_host_stack_interfaces_scan>
 80107e2:	6278      	str	r0, [r7, #36]	@ 0x24
        }
    }

    /* Free all used resources.  */
    _ux_utility_memory_free(descriptor);
 80107e4:	6978      	ldr	r0, [r7, #20]
 80107e6:	f001 fec5 	bl	8012574 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 80107ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80107ec:	4618      	mov	r0, r3
 80107ee:	3728      	adds	r7, #40	@ 0x28
 80107f0:	46bd      	mov	sp, r7
 80107f2:	bd80      	pop	{r7, pc}

080107f4 <_ux_host_stack_configuration_enumerate>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_enumerate(UX_DEVICE *device)
{
 80107f4:	b580      	push	{r7, lr}
 80107f6:	b08a      	sub	sp, #40	@ 0x28
 80107f8:	af00      	add	r7, sp, #0
 80107fa:	6078      	str	r0, [r7, #4]

UX_TRANSFER         *transfer_request;
UINT                status =  UX_ERROR;
 80107fc:	23ff      	movs	r3, #255	@ 0xff
 80107fe:	627b      	str	r3, [r7, #36]	@ 0x24

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CONFIGURATION_ENUMERATE, device, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Retrieve the pointer to the control endpoint and its transfer_request.  */
    control_endpoint =  &device -> ux_device_control_endpoint;
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	337c      	adds	r3, #124	@ 0x7c
 8010804:	61fb      	str	r3, [r7, #28]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 8010806:	69fb      	ldr	r3, [r7, #28]
 8010808:	3330      	adds	r3, #48	@ 0x30
 801080a:	61bb      	str	r3, [r7, #24]

    /* Need to allocate memory for the configuration descriptor the first time we read 
       only the configuration descriptor when we have the configuration descriptor, we have 
       the length of the entire configuration\interface\endpoint descriptors.  */
    descriptor =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, UX_CONFIGURATION_DESCRIPTOR_LENGTH);
 801080c:	2209      	movs	r2, #9
 801080e:	2101      	movs	r1, #1
 8010810:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010814:	f001 fd68 	bl	80122e8 <_ux_utility_memory_allocate>
 8010818:	6178      	str	r0, [r7, #20]
    if (descriptor == UX_NULL)
 801081a:	697b      	ldr	r3, [r7, #20]
 801081c:	2b00      	cmp	r3, #0
 801081e:	d101      	bne.n	8010824 <_ux_host_stack_configuration_enumerate+0x30>
        return(UX_MEMORY_INSUFFICIENT);
 8010820:	2312      	movs	r3, #18
 8010822:	e05c      	b.n	80108de <_ux_host_stack_configuration_enumerate+0xea>

    /* There maybe multiple configurations for this device.  */
    nb_configurations =  device -> ux_device_descriptor.bNumConfigurations;
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010828:	613b      	str	r3, [r7, #16]

    /* Parse all the configurations attached to the device. We start with the first index. 
       The index and the actual configuration value may be different according to the USB specification!  */
    for (configuration_index = 0; configuration_index < nb_configurations; configuration_index++)
 801082a:	2300      	movs	r3, #0
 801082c:	623b      	str	r3, [r7, #32]
 801082e:	e04e      	b.n	80108ce <_ux_host_stack_configuration_enumerate+0xda>
    {

        /* Create a transfer_request for the GET_DESCRIPTOR request.  */
        transfer_request -> ux_transfer_request_data_pointer =      descriptor;
 8010830:	69bb      	ldr	r3, [r7, #24]
 8010832:	697a      	ldr	r2, [r7, #20]
 8010834:	609a      	str	r2, [r3, #8]
        transfer_request -> ux_transfer_request_requested_length =  UX_CONFIGURATION_DESCRIPTOR_LENGTH;
 8010836:	69bb      	ldr	r3, [r7, #24]
 8010838:	2209      	movs	r2, #9
 801083a:	60da      	str	r2, [r3, #12]
        transfer_request -> ux_transfer_request_function =          UX_GET_DESCRIPTOR;
 801083c:	69bb      	ldr	r3, [r7, #24]
 801083e:	2206      	movs	r2, #6
 8010840:	619a      	str	r2, [r3, #24]
        transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 8010842:	69bb      	ldr	r3, [r7, #24]
 8010844:	2280      	movs	r2, #128	@ 0x80
 8010846:	615a      	str	r2, [r3, #20]
        transfer_request -> ux_transfer_request_value =             configuration_index | (UINT)(UX_CONFIGURATION_DESCRIPTOR_ITEM << 8);
 8010848:	6a3b      	ldr	r3, [r7, #32]
 801084a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 801084e:	69bb      	ldr	r3, [r7, #24]
 8010850:	61da      	str	r2, [r3, #28]
        transfer_request -> ux_transfer_request_index =             0;
 8010852:	69bb      	ldr	r3, [r7, #24]
 8010854:	2200      	movs	r2, #0
 8010856:	621a      	str	r2, [r3, #32]

        /* Send request to HCD layer.  */
        status =  _ux_host_stack_transfer_request(transfer_request);
 8010858:	69b8      	ldr	r0, [r7, #24]
 801085a:	f001 fb37 	bl	8011ecc <_ux_host_stack_transfer_request>
 801085e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Check for correct transfer and entire descriptor returned.  */
        if ((status == UX_SUCCESS) && (transfer_request -> ux_transfer_request_actual_length == UX_CONFIGURATION_DESCRIPTOR_LENGTH))
 8010860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010862:	2b00      	cmp	r3, #0
 8010864:	d127      	bne.n	80108b6 <_ux_host_stack_configuration_enumerate+0xc2>
 8010866:	69bb      	ldr	r3, [r7, #24]
 8010868:	691b      	ldr	r3, [r3, #16]
 801086a:	2b09      	cmp	r3, #9
 801086c:	d123      	bne.n	80108b6 <_ux_host_stack_configuration_enumerate+0xc2>
        {

            /* Allocate some memory for the container of this descriptor.  */
            configuration =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_CONFIGURATION));
 801086e:	2244      	movs	r2, #68	@ 0x44
 8010870:	2100      	movs	r1, #0
 8010872:	2000      	movs	r0, #0
 8010874:	f001 fd38 	bl	80122e8 <_ux_utility_memory_allocate>
 8010878:	60f8      	str	r0, [r7, #12]

            /* Check to see if the block was allocated.  */
            if (configuration != UX_NULL)
 801087a:	68fb      	ldr	r3, [r7, #12]
 801087c:	2b00      	cmp	r3, #0
 801087e:	d017      	beq.n	80108b0 <_ux_host_stack_configuration_enumerate+0xbc>
            {

                /* This configuration must be linked to the device.  */
                _ux_host_stack_new_configuration_create(device, configuration);
 8010880:	68f9      	ldr	r1, [r7, #12]
 8010882:	6878      	ldr	r0, [r7, #4]
 8010884:	f000 ff80 	bl	8011788 <_ux_host_stack_new_configuration_create>
                
                /* The descriptor is in a packed format, parse it locally.  */      
                _ux_utility_descriptor_parse(descriptor, _ux_system_configuration_descriptor_structure,
                                    UX_CONFIGURATION_DESCRIPTOR_ENTRIES, (UCHAR *) &configuration -> ux_configuration_descriptor);
 8010888:	68fb      	ldr	r3, [r7, #12]
 801088a:	330c      	adds	r3, #12
                _ux_utility_descriptor_parse(descriptor, _ux_system_configuration_descriptor_structure,
 801088c:	2208      	movs	r2, #8
 801088e:	4916      	ldr	r1, [pc, #88]	@ (80108e8 <_ux_host_stack_configuration_enumerate+0xf4>)
 8010890:	6978      	ldr	r0, [r7, #20]
 8010892:	f001 fcbb 	bl	801220c <_ux_utility_descriptor_parse>

                /* Parse the device descriptor so that we can retrieve the length 
                    of the entire configuration.  */
                status =  _ux_host_stack_configuration_descriptor_parse(device, configuration, configuration_index);
 8010896:	6a3a      	ldr	r2, [r7, #32]
 8010898:	68f9      	ldr	r1, [r7, #12]
 801089a:	6878      	ldr	r0, [r7, #4]
 801089c:	f7ff ff62 	bl	8010764 <_ux_host_stack_configuration_descriptor_parse>
 80108a0:	6278      	str	r0, [r7, #36]	@ 0x24

                /* Check the completion status.  */
                if (status != UX_SUCCESS)
 80108a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80108a4:	2b00      	cmp	r3, #0
 80108a6:	d00e      	beq.n	80108c6 <_ux_host_stack_configuration_enumerate+0xd2>
                {
                    /* Error, delete the configuration instance.  */
                    _ux_host_stack_configuration_instance_delete(configuration);
 80108a8:	68f8      	ldr	r0, [r7, #12]
 80108aa:	f000 f83f 	bl	801092c <_ux_host_stack_configuration_instance_delete>
            if (configuration != UX_NULL)
 80108ae:	e00a      	b.n	80108c6 <_ux_host_stack_configuration_enumerate+0xd2>
            }
            else
            {

                /* Cannot allocate configuration memory. Abort enumeration */
                status =  UX_MEMORY_INSUFFICIENT;
 80108b0:	2312      	movs	r3, #18
 80108b2:	627b      	str	r3, [r7, #36]	@ 0x24

                break;
 80108b4:	e00f      	b.n	80108d6 <_ux_host_stack_configuration_enumerate+0xe2>
        }
        else
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 80108b6:	2242      	movs	r2, #66	@ 0x42
 80108b8:	2104      	movs	r1, #4
 80108ba:	2002      	movs	r0, #2
 80108bc:	f001 fbb8 	bl	8012030 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            /* The device descriptor does not contain the right amount of data. Maybe corruption.  */
            status =  UX_DESCRIPTOR_CORRUPTED;
 80108c0:	2342      	movs	r3, #66	@ 0x42
 80108c2:	627b      	str	r3, [r7, #36]	@ 0x24

            break;
 80108c4:	e007      	b.n	80108d6 <_ux_host_stack_configuration_enumerate+0xe2>
            if (configuration != UX_NULL)
 80108c6:	bf00      	nop
    for (configuration_index = 0; configuration_index < nb_configurations; configuration_index++)
 80108c8:	6a3b      	ldr	r3, [r7, #32]
 80108ca:	3301      	adds	r3, #1
 80108cc:	623b      	str	r3, [r7, #32]
 80108ce:	6a3a      	ldr	r2, [r7, #32]
 80108d0:	693b      	ldr	r3, [r7, #16]
 80108d2:	429a      	cmp	r2, r3
 80108d4:	d3ac      	bcc.n	8010830 <_ux_host_stack_configuration_enumerate+0x3c>
        }            
        
    }

    /* Free all used resources.  */
    _ux_utility_memory_free(descriptor);
 80108d6:	6978      	ldr	r0, [r7, #20]
 80108d8:	f001 fe4c 	bl	8012574 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);             
 80108dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80108de:	4618      	mov	r0, r3
 80108e0:	3728      	adds	r7, #40	@ 0x28
 80108e2:	46bd      	mov	sp, r7
 80108e4:	bd80      	pop	{r7, pc}
 80108e6:	bf00      	nop
 80108e8:	20000050 	.word	0x20000050

080108ec <_ux_host_stack_configuration_instance_create>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_instance_create(UX_CONFIGURATION *configuration)
{
 80108ec:	b580      	push	{r7, lr}
 80108ee:	b084      	sub	sp, #16
 80108f0:	af00      	add	r7, sp, #0
 80108f2:	6078      	str	r0, [r7, #4]
    
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CONFIGURATION_INSTANCE_CREATE, configuration, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Obtain the first interface for this configuration.  */
    interface =  configuration -> ux_configuration_first_interface;
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108f8:	60fb      	str	r3, [r7, #12]

    /* Each selected alternate setting 0 for each interface must be created.  */
    while (interface != UX_NULL)
 80108fa:	e00f      	b.n	801091c <_ux_host_stack_configuration_instance_create+0x30>
    {

        /* Check if we are dealing with the first alternate setting.  */
        if (interface -> ux_interface_descriptor.bAlternateSetting == 0)
 80108fc:	68fb      	ldr	r3, [r7, #12]
 80108fe:	699b      	ldr	r3, [r3, #24]
 8010900:	2b00      	cmp	r3, #0
 8010902:	d108      	bne.n	8010916 <_ux_host_stack_configuration_instance_create+0x2a>
        {
            /* Create the interface. */
            status = _ux_host_stack_interface_instance_create(interface);
 8010904:	68f8      	ldr	r0, [r7, #12]
 8010906:	f000 fe8f 	bl	8011628 <_ux_host_stack_interface_instance_create>
 801090a:	60b8      	str	r0, [r7, #8]

            /* Check status, the controller may have refused the endpoint creation.  */
            if (status != UX_SUCCESS)
 801090c:	68bb      	ldr	r3, [r7, #8]
 801090e:	2b00      	cmp	r3, #0
 8010910:	d001      	beq.n	8010916 <_ux_host_stack_configuration_instance_create+0x2a>
            
                /* An error occurred.  The interface cannot be mounted.  */
                return(status);
 8010912:	68bb      	ldr	r3, [r7, #8]
 8010914:	e006      	b.n	8010924 <_ux_host_stack_configuration_instance_create+0x38>
            
        }

        /* Next interface.  */
        interface =  interface -> ux_interface_next_interface;
 8010916:	68fb      	ldr	r3, [r7, #12]
 8010918:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801091a:	60fb      	str	r3, [r7, #12]
    while (interface != UX_NULL)
 801091c:	68fb      	ldr	r3, [r7, #12]
 801091e:	2b00      	cmp	r3, #0
 8010920:	d1ec      	bne.n	80108fc <_ux_host_stack_configuration_instance_create+0x10>
    }

    /* Return successful completion.  */
    return(UX_SUCCESS); 
 8010922:	2300      	movs	r3, #0
}
 8010924:	4618      	mov	r0, r3
 8010926:	3710      	adds	r7, #16
 8010928:	46bd      	mov	sp, r7
 801092a:	bd80      	pop	{r7, pc}

0801092c <_ux_host_stack_configuration_instance_delete>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_configuration_instance_delete(UX_CONFIGURATION *configuration)
{
 801092c:	b580      	push	{r7, lr}
 801092e:	b084      	sub	sp, #16
 8010930:	af00      	add	r7, sp, #0
 8010932:	6078      	str	r0, [r7, #4]
    
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CONFIGURATION_INSTANCE_DELETE, configuration, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Obtain the first interface for this configuration.  */
    interface =  configuration -> ux_configuration_first_interface;
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010938:	60fb      	str	r3, [r7, #12]
    
    /* In order to keep the compiler happy, we reset the alternate setting.  */
    current_alternate_setting =  0;
 801093a:	2300      	movs	r3, #0
 801093c:	60bb      	str	r3, [r7, #8]

    /* Each selected alternate setting for each interface must be deleted.  */
    while (interface != UX_NULL)
 801093e:	e011      	b.n	8010964 <_ux_host_stack_configuration_instance_delete+0x38>
    {

        /* If this is the first alternate setting, the current alternate setting is maintained here.  */
        if (interface -> ux_interface_descriptor.bAlternateSetting == 0)
 8010940:	68fb      	ldr	r3, [r7, #12]
 8010942:	699b      	ldr	r3, [r3, #24]
 8010944:	2b00      	cmp	r3, #0
 8010946:	d102      	bne.n	801094e <_ux_host_stack_configuration_instance_delete+0x22>
        {

            current_alternate_setting =  interface -> ux_interface_current_alternate_setting;
 8010948:	68fb      	ldr	r3, [r7, #12]
 801094a:	689b      	ldr	r3, [r3, #8]
 801094c:	60bb      	str	r3, [r7, #8]
        }
        
        if (interface -> ux_interface_descriptor.bAlternateSetting == current_alternate_setting)
 801094e:	68fb      	ldr	r3, [r7, #12]
 8010950:	699b      	ldr	r3, [r3, #24]
 8010952:	68ba      	ldr	r2, [r7, #8]
 8010954:	429a      	cmp	r2, r3
 8010956:	d102      	bne.n	801095e <_ux_host_stack_configuration_instance_delete+0x32>
        {
            _ux_host_stack_interface_instance_delete(interface);
 8010958:	68f8      	ldr	r0, [r7, #12]
 801095a:	f000 fe81 	bl	8011660 <_ux_host_stack_interface_instance_delete>
        }

        interface =  interface -> ux_interface_next_interface;
 801095e:	68fb      	ldr	r3, [r7, #12]
 8010960:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010962:	60fb      	str	r3, [r7, #12]
    while (interface != UX_NULL)
 8010964:	68fb      	ldr	r3, [r7, #12]
 8010966:	2b00      	cmp	r3, #0
 8010968:	d1ea      	bne.n	8010940 <_ux_host_stack_configuration_instance_delete+0x14>
    }

    return; 
 801096a:	bf00      	nop
}
 801096c:	3710      	adds	r7, #16
 801096e:	46bd      	mov	sp, r7
 8010970:	bd80      	pop	{r7, pc}

08010972 <_ux_host_stack_configuration_interface_get>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_interface_get(UX_CONFIGURATION *configuration, 
                                                UINT interface_index, UINT alternate_setting_index,
                                                UX_INTERFACE **interface)
{
 8010972:	b580      	push	{r7, lr}
 8010974:	b088      	sub	sp, #32
 8010976:	af00      	add	r7, sp, #0
 8010978:	60f8      	str	r0, [r7, #12]
 801097a:	60b9      	str	r1, [r7, #8]
 801097c:	607a      	str	r2, [r7, #4]
 801097e:	603b      	str	r3, [r7, #0]
UINT                container_index;
UX_INTERFACE        *current_interface;


    /* Do a sanity check on the configuration handle.  */
    if (configuration -> ux_configuration_handle != (ULONG) (ALIGN_TYPE) configuration)
 8010980:	68fb      	ldr	r3, [r7, #12]
 8010982:	681a      	ldr	r2, [r3, #0]
 8010984:	68fb      	ldr	r3, [r7, #12]
 8010986:	429a      	cmp	r2, r3
 8010988:	d001      	beq.n	801098e <_ux_host_stack_configuration_interface_get+0x1c>
    {

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, configuration, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
        return(UX_CONFIGURATION_HANDLE_UNKNOWN);
 801098a:	2351      	movs	r3, #81	@ 0x51
 801098c:	e044      	b.n	8010a18 <_ux_host_stack_configuration_interface_get+0xa6>
    }
            
    /* Start with the interface attached to the configuration.  */
    current_interface =  configuration -> ux_configuration_first_interface;
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010992:	61bb      	str	r3, [r7, #24]

    /* The first interface has the index 0 */    
    container_index =  0;
 8010994:	2300      	movs	r3, #0
 8010996:	61fb      	str	r3, [r7, #28]
    
    /* Reset the interface number */
    current_interface_number =  0;
 8010998:	2300      	movs	r3, #0
 801099a:	617b      	str	r3, [r7, #20]
    
    /* Traverse the list of the interfaces until we found the right one */        
    while (current_interface != UX_NULL)
 801099c:	e033      	b.n	8010a06 <_ux_host_stack_configuration_interface_get+0x94>
    {

        /* Check if the interface index matches the current one.  */
        if (interface_index == container_index)
 801099e:	68ba      	ldr	r2, [r7, #8]
 80109a0:	69fb      	ldr	r3, [r7, #28]
 80109a2:	429a      	cmp	r2, r3
 80109a4:	d126      	bne.n	80109f4 <_ux_host_stack_configuration_interface_get+0x82>
        {

            /* We have found the correct interface, now search for the alternate setting.  */
            current_interface_number =  current_interface -> ux_interface_descriptor.bInterfaceNumber;
 80109a6:	69bb      	ldr	r3, [r7, #24]
 80109a8:	695b      	ldr	r3, [r3, #20]
 80109aa:	617b      	str	r3, [r7, #20]

            /* The first alternate setting has the index 0.  */    
            container_index =  0;
 80109ac:	2300      	movs	r3, #0
 80109ae:	61fb      	str	r3, [r7, #28]

            /* Loop on all the alternate settings for this interface.  */
            while (current_interface != UX_NULL)
 80109b0:	e01d      	b.n	80109ee <_ux_host_stack_configuration_interface_get+0x7c>
            {

                /* Check if the index is matched */
                if (alternate_setting_index == container_index)
 80109b2:	687a      	ldr	r2, [r7, #4]
 80109b4:	69fb      	ldr	r3, [r7, #28]
 80109b6:	429a      	cmp	r2, r3
 80109b8:	d104      	bne.n	80109c4 <_ux_host_stack_configuration_interface_get+0x52>
                {

                    /* We have found the right interface/alternate setting combination. Set the
                       interface return pointer.  */
                    *interface =  current_interface;
 80109ba:	683b      	ldr	r3, [r7, #0]
 80109bc:	69ba      	ldr	r2, [r7, #24]
 80109be:	601a      	str	r2, [r3, #0]

                    /* Return success to caller.  */
                    return(UX_SUCCESS);
 80109c0:	2300      	movs	r3, #0
 80109c2:	e029      	b.n	8010a18 <_ux_host_stack_configuration_interface_get+0xa6>
                }

                /* Move to next alternate setting index.  */
                container_index++;
 80109c4:	69fb      	ldr	r3, [r7, #28]
 80109c6:	3301      	adds	r3, #1
 80109c8:	61fb      	str	r3, [r7, #28]

                /* Move to the next alternate setting.   */
                current_interface =  current_interface -> ux_interface_next_interface;
 80109ca:	69bb      	ldr	r3, [r7, #24]
 80109cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80109ce:	61bb      	str	r3, [r7, #24]

    
                /* Check new interface pointer, might be the end.  */
                if (current_interface != UX_NULL)
 80109d0:	69bb      	ldr	r3, [r7, #24]
 80109d2:	2b00      	cmp	r3, #0
 80109d4:	d00b      	beq.n	80109ee <_ux_host_stack_configuration_interface_get+0x7c>
                {
    
                    /* And verify that we are still in the same interface.  */
                    if (current_interface -> ux_interface_descriptor.bInterfaceNumber != current_interface_number)
 80109d6:	69bb      	ldr	r3, [r7, #24]
 80109d8:	695b      	ldr	r3, [r3, #20]
 80109da:	697a      	ldr	r2, [r7, #20]
 80109dc:	429a      	cmp	r2, r3
 80109de:	d006      	beq.n	80109ee <_ux_host_stack_configuration_interface_get+0x7c>
                    {

                        /* Error trap. */
                        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_INTERFACE_HANDLE_UNKNOWN);
 80109e0:	2252      	movs	r2, #82	@ 0x52
 80109e2:	2104      	movs	r1, #4
 80109e4:	2002      	movs	r0, #2
 80109e6:	f001 fb23 	bl	8012030 <_ux_system_error_handler>

                        /* If trace is enabled, insert this event into the trace buffer.  */
                        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface, 0, 0, UX_TRACE_ERRORS, 0, 0)

                        return(UX_INTERFACE_HANDLE_UNKNOWN);
 80109ea:	2352      	movs	r3, #82	@ 0x52
 80109ec:	e014      	b.n	8010a18 <_ux_host_stack_configuration_interface_get+0xa6>
            while (current_interface != UX_NULL)
 80109ee:	69bb      	ldr	r3, [r7, #24]
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d1de      	bne.n	80109b2 <_ux_host_stack_configuration_interface_get+0x40>
                }
            }       
        }
        
        /* Check the current interface, we may already be at the end ... */
        if (current_interface != UX_NULL)
 80109f4:	69bb      	ldr	r3, [r7, #24]
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d005      	beq.n	8010a06 <_ux_host_stack_configuration_interface_get+0x94>
        {
        
            /* Move to the next interface.  */
            current_interface =  current_interface -> ux_interface_next_interface;
 80109fa:	69bb      	ldr	r3, [r7, #24]
 80109fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80109fe:	61bb      	str	r3, [r7, #24]
        
            /* Move to the next interface index. */
            container_index++;
 8010a00:	69fb      	ldr	r3, [r7, #28]
 8010a02:	3301      	adds	r3, #1
 8010a04:	61fb      	str	r3, [r7, #28]
    while (current_interface != UX_NULL)
 8010a06:	69bb      	ldr	r3, [r7, #24]
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	d1c8      	bne.n	801099e <_ux_host_stack_configuration_interface_get+0x2c>
        }            
    }
    
    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_INTERFACE_HANDLE_UNKNOWN);
 8010a0c:	2252      	movs	r2, #82	@ 0x52
 8010a0e:	2104      	movs	r1, #4
 8010a10:	2002      	movs	r0, #2
 8010a12:	f001 fb0d 	bl	8012030 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Didn't find the right interface/alternate setting, return an error!  */
    return(UX_INTERFACE_HANDLE_UNKNOWN);
 8010a16:	2352      	movs	r3, #82	@ 0x52
}
 8010a18:	4618      	mov	r0, r3
 8010a1a:	3720      	adds	r7, #32
 8010a1c:	46bd      	mov	sp, r7
 8010a1e:	bd80      	pop	{r7, pc}

08010a20 <_ux_host_stack_configuration_interface_scan>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_interface_scan(UX_CONFIGURATION *configuration)
{
 8010a20:	b580      	push	{r7, lr}
 8010a22:	b094      	sub	sp, #80	@ 0x50
 8010a24:	af00      	add	r7, sp, #0
 8010a26:	6078      	str	r0, [r7, #4]
UX_HOST_CLASS_COMMAND   class_command;
UINT                    status;


    /* Initialize class owners to 0.  */
    nb_class_owners =  0;
 8010a28:	2300      	movs	r3, #0
 8010a2a:	64bb      	str	r3, [r7, #72]	@ 0x48

    /* Get the first interface container for this configuration.  */
    interface =  configuration -> ux_configuration_first_interface;
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a30:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* We now scan all the alternate settings 0 for each of the interfaces.  */
    while (interface !=  UX_NULL)
 8010a32:	e02d      	b.n	8010a90 <_ux_host_stack_configuration_interface_scan+0x70>
    {

        /* Is there a default interface?  */
        if(interface -> ux_interface_descriptor.bAlternateSetting == 0)
 8010a34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a36:	699b      	ldr	r3, [r3, #24]
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d126      	bne.n	8010a8a <_ux_host_stack_configuration_interface_scan+0x6a>
        {

            /* We have a default interface for this configuration. Call each class
               with the class\subclass\protocol.  We include the IAD for the cdc classes.  */
            class_command.ux_host_class_command_request      =   UX_HOST_CLASS_COMMAND_QUERY;
 8010a3c:	2301      	movs	r3, #1
 8010a3e:	60fb      	str	r3, [r7, #12]
            class_command.ux_host_class_command_container    =   (VOID *)interface;
 8010a40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a42:	613b      	str	r3, [r7, #16]
            class_command.ux_host_class_command_usage        =   UX_HOST_CLASS_COMMAND_USAGE_CSP;
 8010a44:	2302      	movs	r3, #2
 8010a46:	61bb      	str	r3, [r7, #24]
            class_command.ux_host_class_command_class        =   interface -> ux_interface_descriptor.bInterfaceClass;
 8010a48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a4a:	6a1b      	ldr	r3, [r3, #32]
 8010a4c:	627b      	str	r3, [r7, #36]	@ 0x24
            class_command.ux_host_class_command_subclass     =   interface -> ux_interface_descriptor.bInterfaceSubClass;
 8010a4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a52:	62bb      	str	r3, [r7, #40]	@ 0x28
            class_command.ux_host_class_command_protocol     =   interface -> ux_interface_descriptor.bInterfaceProtocol;
 8010a54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
            class_command.ux_host_class_command_iad_class    =   interface -> ux_interface_iad_class   ;
 8010a5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010a5e:	633b      	str	r3, [r7, #48]	@ 0x30
            class_command.ux_host_class_command_iad_subclass =   interface -> ux_interface_iad_subclass;
 8010a60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010a64:	637b      	str	r3, [r7, #52]	@ 0x34
            class_command.ux_host_class_command_iad_protocol =   interface -> ux_interface_iad_protocol;
 8010a66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010a6a:	63bb      	str	r3, [r7, #56]	@ 0x38

            class =  _ux_host_stack_class_call(&class_command);
 8010a6c:	f107 030c 	add.w	r3, r7, #12
 8010a70:	4618      	mov	r0, r3
 8010a72:	f7ff fcf7 	bl	8010464 <_ux_host_stack_class_call>
 8010a76:	6438      	str	r0, [r7, #64]	@ 0x40

            /* On return, either we have found a class or the interface is still an orphan.  */
            if (class != UX_NULL)
 8010a78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d005      	beq.n	8010a8a <_ux_host_stack_configuration_interface_scan+0x6a>
            {

                /* There is a class.  */
                nb_class_owners++;
 8010a7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010a80:	3301      	adds	r3, #1
 8010a82:	64bb      	str	r3, [r7, #72]	@ 0x48
                interface -> ux_interface_class =  class;
 8010a84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010a88:	631a      	str	r2, [r3, #48]	@ 0x30
            }
        }

        /* point to the next interface until end of the list.  */
        interface =  interface -> ux_interface_next_interface;
 8010a8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010a8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    while (interface !=  UX_NULL)
 8010a90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	d1ce      	bne.n	8010a34 <_ux_host_stack_configuration_interface_scan+0x14>
    status = (nb_class_owners > 0) ? UX_SUCCESS : UX_NO_CLASS_MATCH;
    return(status);
#else

    /* Assume no classes.  */
    status = UX_NO_CLASS_MATCH;
 8010a96:	2357      	movs	r3, #87	@ 0x57
 8010a98:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check the number of class owner found.  */
    if (nb_class_owners != 0)
 8010a9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d027      	beq.n	8010af0 <_ux_host_stack_configuration_interface_scan+0xd0>
    {

        /* If we have found one or more classes for any of the interfaces,
           we can safely do a SET_CONFIGURATION of the device.  */
        status =  _ux_host_stack_device_configuration_select(configuration);
 8010aa0:	6878      	ldr	r0, [r7, #4]
 8010aa2:	f000 f917 	bl	8010cd4 <_ux_host_stack_device_configuration_select>
 8010aa6:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Check the completion status.  */
        if (status == UX_SUCCESS)
 8010aa8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d120      	bne.n	8010af0 <_ux_host_stack_configuration_interface_scan+0xd0>
        {

            /* The device is in the CONFIGURED state, we have to call each of the classes
               again with an ACTIVATE signal.  */
            interface =  configuration -> ux_configuration_first_interface;
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ab2:	64fb      	str	r3, [r7, #76]	@ 0x4c

            while (interface != UX_NULL)
 8010ab4:	e019      	b.n	8010aea <_ux_host_stack_configuration_interface_scan+0xca>
            {

                /* Is there a default interface?  */
                if (interface -> ux_interface_descriptor.bAlternateSetting == 0)
 8010ab6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010ab8:	699b      	ldr	r3, [r3, #24]
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d112      	bne.n	8010ae4 <_ux_host_stack_configuration_interface_scan+0xc4>
                {

                    /* We have found the default interface. If this interface is owned,
                       activate its class.  */
                    class_command.ux_host_class_command_request =    UX_HOST_CLASS_COMMAND_ACTIVATE;
 8010abe:	2302      	movs	r3, #2
 8010ac0:	60fb      	str	r3, [r7, #12]
                    class_command.ux_host_class_command_container =  (VOID *) interface;
 8010ac2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010ac4:	613b      	str	r3, [r7, #16]

                    if (interface -> ux_interface_class != UX_NULL)
 8010ac6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010aca:	2b00      	cmp	r3, #0
 8010acc:	d00a      	beq.n	8010ae4 <_ux_host_stack_configuration_interface_scan+0xc4>
                    {

                        /* Save the class in the command container */
                        class_command.ux_host_class_command_class_ptr =  interface -> ux_interface_class;
 8010ace:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c

                        /* Send the ACTIVATE command to the class */
                        status =  interface -> ux_interface_class -> ux_host_class_entry_function(&class_command);
 8010ad4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010ada:	f107 020c 	add.w	r2, r7, #12
 8010ade:	4610      	mov	r0, r2
 8010ae0:	4798      	blx	r3
 8010ae2:	6478      	str	r0, [r7, #68]	@ 0x44

                    }
                }

                /* Point to the next interface until end of the list.  */
                interface =  interface -> ux_interface_next_interface;
 8010ae4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010ae6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010ae8:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (interface != UX_NULL)
 8010aea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d1e2      	bne.n	8010ab6 <_ux_host_stack_configuration_interface_scan+0x96>
            }
        }
    }

    /* Return operation result.  */
    return(status);
 8010af0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
#endif
}
 8010af2:	4618      	mov	r0, r3
 8010af4:	3750      	adds	r7, #80	@ 0x50
 8010af6:	46bd      	mov	sp, r7
 8010af8:	bd80      	pop	{r7, pc}

08010afa <_ux_host_stack_configuration_set>:
/*                                            set device power source,    */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_set(UX_CONFIGURATION *configuration)
{
 8010afa:	b580      	push	{r7, lr}
 8010afc:	b086      	sub	sp, #24
 8010afe:	af00      	add	r7, sp, #0
 8010b00:	6078      	str	r0, [r7, #4]
#endif


    /* A configuration is selected. Retrieve the pointer to the control endpoint 
       and its transfer request.  */
    device =            configuration -> ux_configuration_device;
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010b06:	617b      	str	r3, [r7, #20]
    control_endpoint =  &device -> ux_device_control_endpoint;
 8010b08:	697b      	ldr	r3, [r7, #20]
 8010b0a:	337c      	adds	r3, #124	@ 0x7c
 8010b0c:	613b      	str	r3, [r7, #16]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 8010b0e:	693b      	ldr	r3, [r7, #16]
 8010b10:	3330      	adds	r3, #48	@ 0x30
 8010b12:	60fb      	str	r3, [r7, #12]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CONFIGURATION_SET, configuration, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Create a transfer_request for the SET_CONFIGURATION request. No data for this request.  */
    transfer_request -> ux_transfer_request_requested_length =  0;
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	2200      	movs	r2, #0
 8010b18:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_SET_CONFIGURATION;
 8010b1a:	68fb      	ldr	r3, [r7, #12]
 8010b1c:	2209      	movs	r2, #9
 8010b1e:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_OUT | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 8010b20:	68fb      	ldr	r3, [r7, #12]
 8010b22:	2200      	movs	r2, #0
 8010b24:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             (USHORT) configuration -> ux_configuration_descriptor.bConfigurationValue;
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	69db      	ldr	r3, [r3, #28]
 8010b2a:	b29b      	uxth	r3, r3
 8010b2c:	461a      	mov	r2, r3
 8010b2e:	68fb      	ldr	r3, [r7, #12]
 8010b30:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             0;
 8010b32:	68fb      	ldr	r3, [r7, #12]
 8010b34:	2200      	movs	r2, #0
 8010b36:	621a      	str	r2, [r3, #32]

    /* Tend to be blocking after enumeration done.  */
#endif

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 8010b38:	68f8      	ldr	r0, [r7, #12]
 8010b3a:	f001 f9c7 	bl	8011ecc <_ux_host_stack_transfer_request>
 8010b3e:	60b8      	str	r0, [r7, #8]

    /* Check completion status.  */
    if(status == UX_SUCCESS)
 8010b40:	68bb      	ldr	r3, [r7, #8]
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d110      	bne.n	8010b68 <_ux_host_stack_configuration_set+0x6e>
    {

        /* Change the device state to configured.  */
        device -> ux_device_state =  UX_DEVICE_CONFIGURED;
 8010b46:	697b      	ldr	r3, [r7, #20]
 8010b48:	2203      	movs	r2, #3
 8010b4a:	609a      	str	r2, [r3, #8]
    
        /* Store the new configuration value in the device container.  */
        device -> ux_device_current_configuration =  configuration;
 8010b4c:	697b      	ldr	r3, [r7, #20]
 8010b4e:	687a      	ldr	r2, [r7, #4]
 8010b50:	619a      	str	r2, [r3, #24]

        /* Save current device power source.  */
        device -> ux_device_power_source = (configuration ->
                                            ux_configuration_descriptor.bmAttributes &
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
                                            UX_CONFIGURATION_DEVICE_SELF_POWERED) ?
                                UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	d001      	beq.n	8010b62 <_ux_host_stack_configuration_set+0x68>
 8010b5e:	2202      	movs	r2, #2
 8010b60:	e000      	b.n	8010b64 <_ux_host_stack_configuration_set+0x6a>
 8010b62:	2201      	movs	r2, #1
        device -> ux_device_power_source = (configuration ->
 8010b64:	697b      	ldr	r3, [r7, #20]
 8010b66:	615a      	str	r2, [r3, #20]
    }

    /* Return status to caller.  */
    return(status);
 8010b68:	68bb      	ldr	r3, [r7, #8]
}
 8010b6a:	4618      	mov	r0, r3
 8010b6c:	3718      	adds	r7, #24
 8010b6e:	46bd      	mov	sp, r7
 8010b70:	bd80      	pop	{r7, pc}
	...

08010b74 <_ux_host_stack_device_address_set>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_address_set(UX_DEVICE *device)
{
 8010b74:	b580      	push	{r7, lr}
 8010b76:	b08a      	sub	sp, #40	@ 0x28
 8010b78:	af00      	add	r7, sp, #0
 8010b7a:	6078      	str	r0, [r7, #4]


UINT            status = UX_ERROR;
 8010b7c:	23ff      	movs	r3, #255	@ 0xff
 8010b7e:	627b      	str	r3, [r7, #36]	@ 0x24
UINT            address_bit_index;
UCHAR           device_address_byte;
#endif

    /* Retrieve the pointer to the control endpoint.  */
    control_endpoint =  &device -> ux_device_control_endpoint;
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	337c      	adds	r3, #124	@ 0x7c
 8010b84:	617b      	str	r3, [r7, #20]

    /* Retrieve the transfer request pointer.  */
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 8010b86:	697b      	ldr	r3, [r7, #20]
 8010b88:	3330      	adds	r3, #48	@ 0x30
 8010b8a:	613b      	str	r3, [r7, #16]

    /* Initialize device address to 1.  */
    device_address =  1;
 8010b8c:	2301      	movs	r3, #1
 8010b8e:	847b      	strh	r3, [r7, #34]	@ 0x22

#if UX_MAX_DEVICES > 1

    /* We need the HCD pointer as well.  */
    hcd = UX_DEVICE_HCD_GET(device);
 8010b90:	4b35      	ldr	r3, [pc, #212]	@ (8010c68 <_ux_host_stack_device_address_set+0xf4>)
 8010b92:	681b      	ldr	r3, [r3, #0]
 8010b94:	68db      	ldr	r3, [r3, #12]
 8010b96:	60fb      	str	r3, [r7, #12]

    /* Calculate the new address of this device. We start with address 1.  */
    for (address_byte_index = 0; address_byte_index < 16; address_byte_index++)
 8010b98:	2300      	movs	r3, #0
 8010b9a:	61fb      	str	r3, [r7, #28]
 8010b9c:	e030      	b.n	8010c00 <_ux_host_stack_device_address_set+0x8c>
    {

        /* Get the address mask byte.  */
        device_address_byte =  hcd -> ux_hcd_address[address_byte_index];
 8010b9e:	68fa      	ldr	r2, [r7, #12]
 8010ba0:	69fb      	ldr	r3, [r7, #28]
 8010ba2:	4413      	add	r3, r2
 8010ba4:	3378      	adds	r3, #120	@ 0x78
 8010ba6:	781b      	ldrb	r3, [r3, #0]
 8010ba8:	72fb      	strb	r3, [r7, #11]

        /* Scan each bit for an empty spot.  */
        for (address_bit_index = 0; address_bit_index < 8; address_bit_index++)
 8010baa:	2300      	movs	r3, #0
 8010bac:	61bb      	str	r3, [r7, #24]
 8010bae:	e01e      	b.n	8010bee <_ux_host_stack_device_address_set+0x7a>
        {

            if ((device_address_byte & (1 << address_bit_index)) == 0)
 8010bb0:	7afa      	ldrb	r2, [r7, #11]
 8010bb2:	69bb      	ldr	r3, [r7, #24]
 8010bb4:	fa42 f303 	asr.w	r3, r2, r3
 8010bb8:	f003 0301 	and.w	r3, r3, #1
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	d110      	bne.n	8010be2 <_ux_host_stack_device_address_set+0x6e>
            {

                /* We have found an empty spot. Reserve this address.  */
                device_address_byte = (UCHAR)((UCHAR)device_address_byte | (UCHAR)(1 << address_bit_index));
 8010bc0:	2201      	movs	r2, #1
 8010bc2:	69bb      	ldr	r3, [r7, #24]
 8010bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8010bc8:	b2da      	uxtb	r2, r3
 8010bca:	7afb      	ldrb	r3, [r7, #11]
 8010bcc:	4313      	orrs	r3, r2
 8010bce:	72fb      	strb	r3, [r7, #11]

                /* Store the address mask byte.  */
                hcd -> ux_hcd_address[address_byte_index] =  device_address_byte;
 8010bd0:	68fa      	ldr	r2, [r7, #12]
 8010bd2:	69fb      	ldr	r3, [r7, #28]
 8010bd4:	4413      	add	r3, r2
 8010bd6:	3378      	adds	r3, #120	@ 0x78
 8010bd8:	7afa      	ldrb	r2, [r7, #11]
 8010bda:	701a      	strb	r2, [r3, #0]

                /* OK, apply address.  */
                status = UX_SUCCESS;
 8010bdc:	2300      	movs	r3, #0
 8010bde:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 8010be0:	e008      	b.n	8010bf4 <_ux_host_stack_device_address_set+0x80>
            }

            /* This address was already taken, increment to the next address.  */
            device_address++;
 8010be2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010be4:	3301      	adds	r3, #1
 8010be6:	847b      	strh	r3, [r7, #34]	@ 0x22
        for (address_bit_index = 0; address_bit_index < 8; address_bit_index++)
 8010be8:	69bb      	ldr	r3, [r7, #24]
 8010bea:	3301      	adds	r3, #1
 8010bec:	61bb      	str	r3, [r7, #24]
 8010bee:	69bb      	ldr	r3, [r7, #24]
 8010bf0:	2b07      	cmp	r3, #7
 8010bf2:	d9dd      	bls.n	8010bb0 <_ux_host_stack_device_address_set+0x3c>
        }

        /* If address found, break the loop.  */
        if (status == UX_SUCCESS)
 8010bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d006      	beq.n	8010c08 <_ux_host_stack_device_address_set+0x94>
    for (address_byte_index = 0; address_byte_index < 16; address_byte_index++)
 8010bfa:	69fb      	ldr	r3, [r7, #28]
 8010bfc:	3301      	adds	r3, #1
 8010bfe:	61fb      	str	r3, [r7, #28]
 8010c00:	69fb      	ldr	r3, [r7, #28]
 8010c02:	2b0f      	cmp	r3, #15
 8010c04:	d9cb      	bls.n	8010b9e <_ux_host_stack_device_address_set+0x2a>
 8010c06:	e000      	b.n	8010c0a <_ux_host_stack_device_address_set+0x96>
        {
            break;
 8010c08:	bf00      	nop
        }
    }
    if (status == UX_ERROR)
 8010c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c0c:	2bff      	cmp	r3, #255	@ 0xff
 8010c0e:	d101      	bne.n	8010c14 <_ux_host_stack_device_address_set+0xa0>

        /* We should never get here!  */
        return(UX_ERROR);
 8010c10:	23ff      	movs	r3, #255	@ 0xff
 8010c12:	e024      	b.n	8010c5e <_ux_host_stack_device_address_set+0xea>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_DEVICE_ADDRESS_SET, device, device_address, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Create a transfer request for the SET_ADDRESS request.  */
    transfer_request -> ux_transfer_request_data_pointer =      UX_NULL;
 8010c14:	693b      	ldr	r3, [r7, #16]
 8010c16:	2200      	movs	r2, #0
 8010c18:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  0;
 8010c1a:	693b      	ldr	r3, [r7, #16]
 8010c1c:	2200      	movs	r2, #0
 8010c1e:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_SET_ADDRESS;
 8010c20:	693b      	ldr	r3, [r7, #16]
 8010c22:	2205      	movs	r2, #5
 8010c24:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_OUT | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 8010c26:	693b      	ldr	r3, [r7, #16]
 8010c28:	2200      	movs	r2, #0
 8010c2a:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             device_address;
 8010c2c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8010c2e:	693b      	ldr	r3, [r7, #16]
 8010c30:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             0;
 8010c32:	693b      	ldr	r3, [r7, #16]
 8010c34:	2200      	movs	r2, #0
 8010c36:	621a      	str	r2, [r3, #32]
    status = UX_SUCCESS;
    return(status);
#else

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 8010c38:	6938      	ldr	r0, [r7, #16]
 8010c3a:	f001 f947 	bl	8011ecc <_ux_host_stack_transfer_request>
 8010c3e:	6278      	str	r0, [r7, #36]	@ 0x24

    /* Now, this address will be the one used in future transfers.  The transfer may have failed and therefore
        all the device resources including the new address will be free.*/
    device -> ux_device_address =  (ULONG) device_address;
 8010c40:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	60da      	str	r2, [r3, #12]

    /* Check completion status.  */
    if (status == UX_SUCCESS)
 8010c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d107      	bne.n	8010c5c <_ux_host_stack_device_address_set+0xe8>
    {

        /* Mark the device as ADDRESSED now.  */
        device -> ux_device_state = UX_DEVICE_ADDRESSED;
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	2202      	movs	r2, #2
 8010c50:	609a      	str	r2, [r3, #8]

        /* Some devices need some time to accept this address.  */
        _ux_utility_delay_ms(UX_DEVICE_ADDRESS_SET_WAIT);
 8010c52:	2032      	movs	r0, #50	@ 0x32
 8010c54:	f001 fac0 	bl	80121d8 <_ux_utility_delay_ms>

        /* Return successful status.  */
        return(status);
 8010c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c5a:	e000      	b.n	8010c5e <_ux_host_stack_device_address_set+0xea>
    {

        /* We have an error at the first device transaction. This is mostly
            due to the device having failed on the reset after power up.
            we will try again either at the root hub or regular hub. */   
        return(status);
 8010c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
#endif
}
 8010c5e:	4618      	mov	r0, r3
 8010c60:	3728      	adds	r7, #40	@ 0x28
 8010c62:	46bd      	mov	sp, r7
 8010c64:	bd80      	pop	{r7, pc}
 8010c66:	bf00      	nop
 8010c68:	20015fe4 	.word	0x20015fe4

08010c6c <_ux_host_stack_device_configuration_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_configuration_get(UX_DEVICE *device, UINT configuration_index,
                                                        UX_CONFIGURATION **configuration)
{
 8010c6c:	b580      	push	{r7, lr}
 8010c6e:	b086      	sub	sp, #24
 8010c70:	af00      	add	r7, sp, #0
 8010c72:	60f8      	str	r0, [r7, #12]
 8010c74:	60b9      	str	r1, [r7, #8]
 8010c76:	607a      	str	r2, [r7, #4]

UINT                    current_configuration_index;
UX_CONFIGURATION        *current_configuration;

    /* Do a sanity check on the device handle.  */
    if (device -> ux_device_handle != (ULONG) (ALIGN_TYPE) device)
 8010c78:	68fb      	ldr	r3, [r7, #12]
 8010c7a:	681a      	ldr	r2, [r3, #0]
 8010c7c:	68fb      	ldr	r3, [r7, #12]
 8010c7e:	429a      	cmp	r2, r3
 8010c80:	d006      	beq.n	8010c90 <_ux_host_stack_device_configuration_get+0x24>
    {
        
        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DEVICE_HANDLE_UNKNOWN);
 8010c82:	2250      	movs	r2, #80	@ 0x50
 8010c84:	2104      	movs	r1, #4
 8010c86:	2002      	movs	r0, #2
 8010c88:	f001 f9d2 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DEVICE_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_DEVICE_HANDLE_UNKNOWN);
 8010c8c:	2350      	movs	r3, #80	@ 0x50
 8010c8e:	e01d      	b.n	8010ccc <_ux_host_stack_device_configuration_get+0x60>
    }
        
    /* Start with the configuration attached to the device.  */
    current_configuration =  device -> ux_device_first_configuration;
 8010c90:	68fb      	ldr	r3, [r7, #12]
 8010c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010c94:	613b      	str	r3, [r7, #16]

    /* The first configuration has the index 0.  */    
    current_configuration_index =  0;
 8010c96:	2300      	movs	r3, #0
 8010c98:	617b      	str	r3, [r7, #20]
    
    /* Traverse the list of the configurations until we found the right one.  */        
    while (current_configuration != UX_NULL)
 8010c9a:	e00e      	b.n	8010cba <_ux_host_stack_device_configuration_get+0x4e>
    {

        /* Check if the configuration index matches the current one.  */
        if (configuration_index == current_configuration_index)
 8010c9c:	68ba      	ldr	r2, [r7, #8]
 8010c9e:	697b      	ldr	r3, [r7, #20]
 8010ca0:	429a      	cmp	r2, r3
 8010ca2:	d104      	bne.n	8010cae <_ux_host_stack_device_configuration_get+0x42>
        {

            /* Return the configuration pointer.  */
            *configuration =  current_configuration;
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	693a      	ldr	r2, [r7, #16]
 8010ca8:	601a      	str	r2, [r3, #0]

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_DEVICE_CONFIGURATION_GET, device, current_configuration, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

            /* Return successful completion.  */
            return(UX_SUCCESS);
 8010caa:	2300      	movs	r3, #0
 8010cac:	e00e      	b.n	8010ccc <_ux_host_stack_device_configuration_get+0x60>
        }
        
        /* Move to the next configuration.  */
        current_configuration =  current_configuration -> ux_configuration_next_configuration;
 8010cae:	693b      	ldr	r3, [r7, #16]
 8010cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010cb2:	613b      	str	r3, [r7, #16]
        
        /* Move to the next index.  */
        current_configuration_index++;
 8010cb4:	697b      	ldr	r3, [r7, #20]
 8010cb6:	3301      	adds	r3, #1
 8010cb8:	617b      	str	r3, [r7, #20]
    while (current_configuration != UX_NULL)
 8010cba:	693b      	ldr	r3, [r7, #16]
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d1ed      	bne.n	8010c9c <_ux_host_stack_device_configuration_get+0x30>
    }
    
    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_CONFIGURATION_HANDLE_UNKNOWN);
 8010cc0:	2251      	movs	r2, #81	@ 0x51
 8010cc2:	2104      	movs	r1, #4
 8010cc4:	2002      	movs	r0, #2
 8010cc6:	f001 f9b3 	bl	8012030 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, configuration, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
    /* Return an error.  */
    return(UX_CONFIGURATION_HANDLE_UNKNOWN);
 8010cca:	2351      	movs	r3, #81	@ 0x51
}
 8010ccc:	4618      	mov	r0, r3
 8010cce:	3718      	adds	r7, #24
 8010cd0:	46bd      	mov	sp, r7
 8010cd2:	bd80      	pop	{r7, pc}

08010cd4 <_ux_host_stack_device_configuration_select>:
/*                                            refine power usage check,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_configuration_select(UX_CONFIGURATION *configuration)
{
 8010cd4:	b580      	push	{r7, lr}
 8010cd6:	b086      	sub	sp, #24
 8010cd8:	af00      	add	r7, sp, #0
 8010cda:	6078      	str	r0, [r7, #4]
UX_DEVICE               *device;
UX_CONFIGURATION        *current_configuration;
UINT                    status;
    
    /* Check for validity of the configuration handle.  */
    if (configuration -> ux_configuration_handle != (ULONG) (ALIGN_TYPE) configuration)
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	681a      	ldr	r2, [r3, #0]
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	429a      	cmp	r2, r3
 8010ce4:	d006      	beq.n	8010cf4 <_ux_host_stack_device_configuration_select+0x20>
    {
    
        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_CONFIGURATION_HANDLE_UNKNOWN);
 8010ce6:	2251      	movs	r2, #81	@ 0x51
 8010ce8:	2104      	movs	r1, #4
 8010cea:	2002      	movs	r0, #2
 8010cec:	f001 f9a0 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, configuration, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
        return(UX_CONFIGURATION_HANDLE_UNKNOWN);
 8010cf0:	2351      	movs	r3, #81	@ 0x51
 8010cf2:	e02e      	b.n	8010d52 <_ux_host_stack_device_configuration_select+0x7e>
    }

    /* Get the device container for this configuration.  */       
    device =  configuration -> ux_configuration_device;
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010cf8:	617b      	str	r3, [r7, #20]
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_DEVICE_CONFIGURATION_SELECT, device, configuration, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* We need to check the amount of power the bus powered device is consuming
       before switch configuration. Otherwise we may run the risk of
       an over current fault. */
    if (((configuration -> ux_configuration_descriptor.bmAttributes & UX_CONFIGURATION_DEVICE_SELF_POWERED) == 0) &&
 8010cfa:	687b      	ldr	r3, [r7, #4]
 8010cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010cfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010d02:	2b00      	cmp	r3, #0
 8010d04:	d10d      	bne.n	8010d22 <_ux_host_stack_device_configuration_select+0x4e>
         (configuration -> ux_configuration_descriptor.MaxPower > UX_DEVICE_MAX_POWER_GET(device)))
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010d0a:	697b      	ldr	r3, [r7, #20]
 8010d0c:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
    if (((configuration -> ux_configuration_descriptor.bmAttributes & UX_CONFIGURATION_DEVICE_SELF_POWERED) == 0) &&
 8010d10:	429a      	cmp	r2, r3
 8010d12:	d906      	bls.n	8010d22 <_ux_host_stack_device_configuration_select+0x4e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_OVER_CURRENT_CONDITION);
 8010d14:	2243      	movs	r2, #67	@ 0x43
 8010d16:	2104      	movs	r1, #4
 8010d18:	2002      	movs	r0, #2
 8010d1a:	f001 f989 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_OVER_CURRENT_CONDITION, configuration, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_OVER_CURRENT_CONDITION);
 8010d1e:	2343      	movs	r3, #67	@ 0x43
 8010d20:	e017      	b.n	8010d52 <_ux_host_stack_device_configuration_select+0x7e>
    }

    /* Check for the state of the device . If the device is already configured, 
       we need to cancel the existing configuration before enabling this one.   */
    if (device -> ux_device_state == UX_DEVICE_CONFIGURED)
 8010d22:	697b      	ldr	r3, [r7, #20]
 8010d24:	689b      	ldr	r3, [r3, #8]
 8010d26:	2b03      	cmp	r3, #3
 8010d28:	d105      	bne.n	8010d36 <_ux_host_stack_device_configuration_select+0x62>
    {

        /* The device is configured. Get the first configuration pointer.  */
        current_configuration =  device -> ux_device_current_configuration;
 8010d2a:	697b      	ldr	r3, [r7, #20]
 8010d2c:	699b      	ldr	r3, [r3, #24]
 8010d2e:	613b      	str	r3, [r7, #16]

        /* Deselect this instance */
        _ux_host_stack_configuration_instance_delete(current_configuration);
 8010d30:	6938      	ldr	r0, [r7, #16]
 8010d32:	f7ff fdfb 	bl	801092c <_ux_host_stack_configuration_instance_delete>
    }

    /* The device can now be configured.  */
    status =  _ux_host_stack_configuration_set(configuration);
 8010d36:	6878      	ldr	r0, [r7, #4]
 8010d38:	f7ff fedf 	bl	8010afa <_ux_host_stack_configuration_set>
 8010d3c:	60f8      	str	r0, [r7, #12]
    if (status != UX_SUCCESS)
 8010d3e:	68fb      	ldr	r3, [r7, #12]
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	d001      	beq.n	8010d48 <_ux_host_stack_device_configuration_select+0x74>
        return(status);
 8010d44:	68fb      	ldr	r3, [r7, #12]
 8010d46:	e004      	b.n	8010d52 <_ux_host_stack_device_configuration_select+0x7e>

    /* Create the configuration instance.  */
    status =  _ux_host_stack_configuration_instance_create(configuration);
 8010d48:	6878      	ldr	r0, [r7, #4]
 8010d4a:	f7ff fdcf 	bl	80108ec <_ux_host_stack_configuration_instance_create>
 8010d4e:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 8010d50:	68fb      	ldr	r3, [r7, #12]
}
 8010d52:	4618      	mov	r0, r3
 8010d54:	3718      	adds	r7, #24
 8010d56:	46bd      	mov	sp, r7
 8010d58:	bd80      	pop	{r7, pc}
	...

08010d5c <_ux_host_stack_device_descriptor_read>:
/*                                            added class code checking,  */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_descriptor_read(UX_DEVICE *device)
{
 8010d5c:	b580      	push	{r7, lr}
 8010d5e:	b086      	sub	sp, #24
 8010d60:	af00      	add	r7, sp, #0
 8010d62:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_DEVICE_DESCRIPTOR_READ, device, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Retrieve the pointer to the control endpoint.  */
    control_endpoint =  &device -> ux_device_control_endpoint;
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	337c      	adds	r3, #124	@ 0x7c
 8010d68:	613b      	str	r3, [r7, #16]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 8010d6a:	693b      	ldr	r3, [r7, #16]
 8010d6c:	3330      	adds	r3, #48	@ 0x30
 8010d6e:	60fb      	str	r3, [r7, #12]

    /* Need to allocate memory for the descriptor.  */
    descriptor =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, UX_DEVICE_DESCRIPTOR_LENGTH);
 8010d70:	2212      	movs	r2, #18
 8010d72:	2101      	movs	r1, #1
 8010d74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010d78:	f001 fab6 	bl	80122e8 <_ux_utility_memory_allocate>
 8010d7c:	60b8      	str	r0, [r7, #8]
    if (descriptor == UX_NULL)
 8010d7e:	68bb      	ldr	r3, [r7, #8]
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	d101      	bne.n	8010d88 <_ux_host_stack_device_descriptor_read+0x2c>
        return(UX_MEMORY_INSUFFICIENT);
 8010d84:	2312      	movs	r3, #18
 8010d86:	e078      	b.n	8010e7a <_ux_host_stack_device_descriptor_read+0x11e>

    /* Create a transfer_request for the GET_DESCRIPTOR request. The first transfer_request asks 
       for the first 8 bytes only. This way we will know the real MaxPacketSize
       value for the control endpoint.  */
    transfer_request -> ux_transfer_request_data_pointer =      descriptor;
 8010d88:	68fb      	ldr	r3, [r7, #12]
 8010d8a:	68ba      	ldr	r2, [r7, #8]
 8010d8c:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  8;
 8010d8e:	68fb      	ldr	r3, [r7, #12]
 8010d90:	2208      	movs	r2, #8
 8010d92:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_GET_DESCRIPTOR;
 8010d94:	68fb      	ldr	r3, [r7, #12]
 8010d96:	2206      	movs	r2, #6
 8010d98:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 8010d9a:	68fb      	ldr	r3, [r7, #12]
 8010d9c:	2280      	movs	r2, #128	@ 0x80
 8010d9e:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             UX_DEVICE_DESCRIPTOR_ITEM << 8;
 8010da0:	68fb      	ldr	r3, [r7, #12]
 8010da2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010da6:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             0;
 8010da8:	68fb      	ldr	r3, [r7, #12]
 8010daa:	2200      	movs	r2, #0
 8010dac:	621a      	str	r2, [r3, #32]
    status = UX_SUCCESS;
    return(status);
#else

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 8010dae:	68f8      	ldr	r0, [r7, #12]
 8010db0:	f001 f88c 	bl	8011ecc <_ux_host_stack_transfer_request>
 8010db4:	6178      	str	r0, [r7, #20]

    /* Check for correct transfer and entire descriptor returned.  */
    if ((status == UX_SUCCESS) && (transfer_request -> ux_transfer_request_actual_length == 8))
 8010db6:	697b      	ldr	r3, [r7, #20]
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	d10f      	bne.n	8010ddc <_ux_host_stack_device_descriptor_read+0x80>
 8010dbc:	68fb      	ldr	r3, [r7, #12]
 8010dbe:	691b      	ldr	r3, [r3, #16]
 8010dc0:	2b08      	cmp	r3, #8
 8010dc2:	d10b      	bne.n	8010ddc <_ux_host_stack_device_descriptor_read+0x80>
    {

        /* Parse the device descriptor and create the local descriptor.  */
        _ux_utility_descriptor_parse(descriptor, _ux_system_device_descriptor_structure, UX_DEVICE_DESCRIPTOR_ENTRIES,
                                                                                (UCHAR *) &device -> ux_device_descriptor);
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	3344      	adds	r3, #68	@ 0x44
        _ux_utility_descriptor_parse(descriptor, _ux_system_device_descriptor_structure, UX_DEVICE_DESCRIPTOR_ENTRIES,
 8010dc8:	220e      	movs	r2, #14
 8010dca:	492e      	ldr	r1, [pc, #184]	@ (8010e84 <_ux_host_stack_device_descriptor_read+0x128>)
 8010dcc:	68b8      	ldr	r0, [r7, #8]
 8010dce:	f001 fa1d 	bl	801220c <_ux_utility_descriptor_parse>
        /* Return completion status.  */
        return(status);             
    }

    /* Validate the bMaxPacketSize0.  */
    if (device -> ux_device_descriptor.bMaxPacketSize0 != 8 &&
 8010dd2:	687b      	ldr	r3, [r7, #4]
 8010dd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010dd6:	2b08      	cmp	r3, #8
 8010dd8:	d105      	bne.n	8010de6 <_ux_host_stack_device_descriptor_read+0x8a>
 8010dda:	e015      	b.n	8010e08 <_ux_host_stack_device_descriptor_read+0xac>
        _ux_utility_memory_free(descriptor);
 8010ddc:	68b8      	ldr	r0, [r7, #8]
 8010dde:	f001 fbc9 	bl	8012574 <_ux_utility_memory_free>
        return(status);             
 8010de2:	697b      	ldr	r3, [r7, #20]
 8010de4:	e049      	b.n	8010e7a <_ux_host_stack_device_descriptor_read+0x11e>
        device -> ux_device_descriptor.bMaxPacketSize0 != 16 &&
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
    if (device -> ux_device_descriptor.bMaxPacketSize0 != 8 &&
 8010dea:	2b10      	cmp	r3, #16
 8010dec:	d00c      	beq.n	8010e08 <_ux_host_stack_device_descriptor_read+0xac>
        device -> ux_device_descriptor.bMaxPacketSize0 != 32 &&
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        device -> ux_device_descriptor.bMaxPacketSize0 != 16 &&
 8010df2:	2b20      	cmp	r3, #32
 8010df4:	d008      	beq.n	8010e08 <_ux_host_stack_device_descriptor_read+0xac>
        device -> ux_device_descriptor.bMaxPacketSize0 != 64)
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        device -> ux_device_descriptor.bMaxPacketSize0 != 32 &&
 8010dfa:	2b40      	cmp	r3, #64	@ 0x40
 8010dfc:	d004      	beq.n	8010e08 <_ux_host_stack_device_descriptor_read+0xac>
    {
        _ux_utility_memory_free(descriptor);
 8010dfe:	68b8      	ldr	r0, [r7, #8]
 8010e00:	f001 fbb8 	bl	8012574 <_ux_utility_memory_free>
        return(UX_DESCRIPTOR_CORRUPTED);
 8010e04:	2342      	movs	r3, #66	@ 0x42
 8010e06:	e038      	b.n	8010e7a <_ux_host_stack_device_descriptor_read+0x11e>
        return(UX_DESCRIPTOR_CORRUPTED);
    }
#endif

    /* Update the max packet size value for the endpoint.  */
    control_endpoint -> ux_endpoint_descriptor.wMaxPacketSize = device -> ux_device_descriptor.bMaxPacketSize0;
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010e0c:	693b      	ldr	r3, [r7, #16]
 8010e0e:	61da      	str	r2, [r3, #28]

    /* Create a transfer_request for the GET_DESCRIPTOR request. This time, we have the complete length */
    transfer_request -> ux_transfer_request_data_pointer =      descriptor;
 8010e10:	68fb      	ldr	r3, [r7, #12]
 8010e12:	68ba      	ldr	r2, [r7, #8]
 8010e14:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  UX_DEVICE_DESCRIPTOR_LENGTH;
 8010e16:	68fb      	ldr	r3, [r7, #12]
 8010e18:	2212      	movs	r2, #18
 8010e1a:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_GET_DESCRIPTOR;
 8010e1c:	68fb      	ldr	r3, [r7, #12]
 8010e1e:	2206      	movs	r2, #6
 8010e20:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 8010e22:	68fb      	ldr	r3, [r7, #12]
 8010e24:	2280      	movs	r2, #128	@ 0x80
 8010e26:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             UX_DEVICE_DESCRIPTOR_ITEM << 8;
 8010e28:	68fb      	ldr	r3, [r7, #12]
 8010e2a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010e2e:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             0;
 8010e30:	68fb      	ldr	r3, [r7, #12]
 8010e32:	2200      	movs	r2, #0
 8010e34:	621a      	str	r2, [r3, #32]
    transfer_request -> ux_transfer_request_packet_length =     device -> ux_device_descriptor.bMaxPacketSize0;
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010e3a:	68fb      	ldr	r3, [r7, #12]
 8010e3c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 8010e3e:	68f8      	ldr	r0, [r7, #12]
 8010e40:	f001 f844 	bl	8011ecc <_ux_host_stack_transfer_request>
 8010e44:	6178      	str	r0, [r7, #20]

    /* Check for correct transfer and entire descriptor returned.  */
    if ((status == UX_SUCCESS) && (transfer_request -> ux_transfer_request_actual_length == UX_DEVICE_DESCRIPTOR_LENGTH))
 8010e46:	697b      	ldr	r3, [r7, #20]
 8010e48:	2b00      	cmp	r3, #0
 8010e4a:	d10b      	bne.n	8010e64 <_ux_host_stack_device_descriptor_read+0x108>
 8010e4c:	68fb      	ldr	r3, [r7, #12]
 8010e4e:	691b      	ldr	r3, [r3, #16]
 8010e50:	2b12      	cmp	r3, #18
 8010e52:	d107      	bne.n	8010e64 <_ux_host_stack_device_descriptor_read+0x108>
    {

        /* Parse the device descriptor and create the local descriptor.  */
        _ux_utility_descriptor_parse(descriptor, _ux_system_device_descriptor_structure, UX_DEVICE_DESCRIPTOR_ENTRIES,
                                                                    (UCHAR *) &device -> ux_device_descriptor);
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	3344      	adds	r3, #68	@ 0x44
        _ux_utility_descriptor_parse(descriptor, _ux_system_device_descriptor_structure, UX_DEVICE_DESCRIPTOR_ENTRIES,
 8010e58:	220e      	movs	r2, #14
 8010e5a:	490a      	ldr	r1, [pc, #40]	@ (8010e84 <_ux_host_stack_device_descriptor_read+0x128>)
 8010e5c:	68b8      	ldr	r0, [r7, #8]
 8010e5e:	f001 f9d5 	bl	801220c <_ux_utility_descriptor_parse>
 8010e62:	e006      	b.n	8010e72 <_ux_host_stack_device_descriptor_read+0x116>
    }
    else
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 8010e64:	2242      	movs	r2, #66	@ 0x42
 8010e66:	2104      	movs	r1, #4
 8010e68:	2002      	movs	r0, #2
 8010e6a:	f001 f8e1 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* The device descriptor does not contain the right amount of data. Maybe corruption.  */
        status =  UX_DESCRIPTOR_CORRUPTED;
 8010e6e:	2342      	movs	r3, #66	@ 0x42
 8010e70:	617b      	str	r3, [r7, #20]
    }
    
    /* Free all used resources.  */
    _ux_utility_memory_free(descriptor);
 8010e72:	68b8      	ldr	r0, [r7, #8]
 8010e74:	f001 fb7e 	bl	8012574 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);             
 8010e78:	697b      	ldr	r3, [r7, #20]
#endif
}
 8010e7a:	4618      	mov	r0, r3
 8010e7c:	3718      	adds	r7, #24
 8010e7e:	46bd      	mov	sp, r7
 8010e80:	bd80      	pop	{r7, pc}
 8010e82:	bf00      	nop
 8010e84:	20000040 	.word	0x20000040

08010e88 <_ux_host_stack_device_remove>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_remove(UX_HCD *hcd, UX_DEVICE *parent, UINT port_index)
{
 8010e88:	b580      	push	{r7, lr}
 8010e8a:	b096      	sub	sp, #88	@ 0x58
 8010e8c:	af00      	add	r7, sp, #0
 8010e8e:	60f8      	str	r0, [r7, #12]
 8010e90:	60b9      	str	r1, [r7, #8]
 8010e92:	607a      	str	r2, [r7, #4]
UX_INTERFACE                *interface;
UX_HOST_CLASS_COMMAND       command;

    /* We need to find the device descriptor for the removed device. We can find it
       with the parent device and the port it was attached to. Start with the first device.  */
    device =  _ux_system_host -> ux_system_host_device_array;
 8010e94:	4b42      	ldr	r3, [pc, #264]	@ (8010fa0 <_ux_host_stack_device_remove+0x118>)
 8010e96:	681b      	ldr	r3, [r3, #0]
 8010e98:	695b      	ldr	r3, [r3, #20]
 8010e9a:	653b      	str	r3, [r7, #80]	@ 0x50

#if UX_MAX_DEVICES > 1
    /* Start at the beginning of the list.  */
    container_index =  0;
 8010e9c:	2300      	movs	r3, #0
 8010e9e:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Search the list until the end.  */
    while (container_index++ < _ux_system_host -> ux_system_host_max_devices)
 8010ea0:	e019      	b.n	8010ed6 <_ux_host_stack_device_remove+0x4e>
    {

        /* Until we have found a used entry.  */
        if (device -> ux_device_handle != UX_UNUSED)
 8010ea2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010ea4:	681b      	ldr	r3, [r3, #0]
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d011      	beq.n	8010ece <_ux_host_stack_device_remove+0x46>
        {

            /* Check for the parent device and the port location and the controller.  */
            if( UX_DEVICE_PARENT_MATCH(device, parent) &&
 8010eaa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010eac:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8010eb0:	68ba      	ldr	r2, [r7, #8]
 8010eb2:	429a      	cmp	r2, r3
 8010eb4:	d10b      	bne.n	8010ece <_ux_host_stack_device_remove+0x46>
                UX_DEVICE_PORT_LOCATION_MATCH(device, port_index) &&
 8010eb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010eb8:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
            if( UX_DEVICE_PARENT_MATCH(device, parent) &&
 8010ebc:	687a      	ldr	r2, [r7, #4]
 8010ebe:	429a      	cmp	r2, r3
 8010ec0:	d105      	bne.n	8010ece <_ux_host_stack_device_remove+0x46>
                UX_DEVICE_HCD_MATCH(device, hcd))
 8010ec2:	4b37      	ldr	r3, [pc, #220]	@ (8010fa0 <_ux_host_stack_device_remove+0x118>)
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	68db      	ldr	r3, [r3, #12]
                UX_DEVICE_PORT_LOCATION_MATCH(device, port_index) &&
 8010ec8:	68fa      	ldr	r2, [r7, #12]
 8010eca:	429a      	cmp	r2, r3
 8010ecc:	d00c      	beq.n	8010ee8 <_ux_host_stack_device_remove+0x60>
                break;
        }

        /* Move to the next device entry.  */
        device++;
 8010ece:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010ed0:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8010ed4:	653b      	str	r3, [r7, #80]	@ 0x50
    while (container_index++ < _ux_system_host -> ux_system_host_max_devices)
 8010ed6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010ed8:	1c5a      	adds	r2, r3, #1
 8010eda:	657a      	str	r2, [r7, #84]	@ 0x54
 8010edc:	4a30      	ldr	r2, [pc, #192]	@ (8010fa0 <_ux_host_stack_device_remove+0x118>)
 8010ede:	6812      	ldr	r2, [r2, #0]
 8010ee0:	6912      	ldr	r2, [r2, #16]
 8010ee2:	4293      	cmp	r3, r2
 8010ee4:	d3dd      	bcc.n	8010ea2 <_ux_host_stack_device_remove+0x1a>
 8010ee6:	e000      	b.n	8010eea <_ux_host_stack_device_remove+0x62>
                break;
 8010ee8:	bf00      	nop
    }

    /* Device not found.  */
    if (container_index > _ux_system_host -> ux_system_host_max_devices)
 8010eea:	4b2d      	ldr	r3, [pc, #180]	@ (8010fa0 <_ux_host_stack_device_remove+0x118>)
 8010eec:	681b      	ldr	r3, [r3, #0]
 8010eee:	691b      	ldr	r3, [r3, #16]
 8010ef0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8010ef2:	429a      	cmp	r2, r3
 8010ef4:	d906      	bls.n	8010f04 <_ux_host_stack_device_remove+0x7c>
        !UX_DEVICE_HCD_MATCH(device, hcd))
#endif
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DEVICE_HANDLE_UNKNOWN);
 8010ef6:	2250      	movs	r2, #80	@ 0x50
 8010ef8:	2104      	movs	r1, #4
 8010efa:	2002      	movs	r0, #2
 8010efc:	f001 f898 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DEVICE_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* We get here when we could not find the device.  */
        return(UX_DEVICE_HANDLE_UNKNOWN);
 8010f00:	2350      	movs	r3, #80	@ 0x50
 8010f02:	e048      	b.n	8010f96 <_ux_host_stack_device_remove+0x10e>

    /* If trace is enabled, unregister this object.  */
    UX_TRACE_OBJECT_UNREGISTER(device);

    /* We have found the device to be removed. */
    device -> ux_device_state = UX_DEVICE_REMOVED;
 8010f04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010f06:	220a      	movs	r2, #10
 8010f08:	609a      	str	r2, [r3, #8]

    /* We have found the device to be removed. Initialize the class
        command with the generic parameters.  */
    command.ux_host_class_command_request =  UX_HOST_CLASS_COMMAND_DEACTIVATE;
 8010f0a:	2303      	movs	r3, #3
 8010f0c:	617b      	str	r3, [r7, #20]

    /* The device may have a class associated with the device container or its interfaces.  */
    if (device -> ux_device_class_instance != UX_NULL)
 8010f0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010f10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d00a      	beq.n	8010f2c <_ux_host_stack_device_remove+0xa4>
    {

        /* We need to stop the class instance for the device.  */
        command.ux_host_class_command_instance =  device -> ux_device_class_instance;
 8010f16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010f18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010f1a:	61fb      	str	r3, [r7, #28]

        /* Call the class.  */
        device -> ux_device_class -> ux_host_class_entry_function(&command);
 8010f1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010f22:	f107 0214 	add.w	r2, r7, #20
 8010f26:	4610      	mov	r0, r2
 8010f28:	4798      	blx	r3
 8010f2a:	e01d      	b.n	8010f68 <_ux_host_stack_device_remove+0xe0>
    }
    else
    {

        /* Search for the active configuration.  */
        configuration =  device -> ux_device_current_configuration;
 8010f2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010f2e:	699b      	ldr	r3, [r3, #24]
 8010f30:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* If configuration is activated.  */
        if (configuration != UX_NULL)
 8010f32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	d017      	beq.n	8010f68 <_ux_host_stack_device_remove+0xe0>
        {

            /* We have the correct configuration, search the interface(s).  */
            interface =  configuration -> ux_configuration_first_interface;
 8010f38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f3c:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Loop to perform the search.  */
            while (interface != UX_NULL)
 8010f3e:	e010      	b.n	8010f62 <_ux_host_stack_device_remove+0xda>
            {

                /* Check if an instance of the interface is present.  */
                if (interface -> ux_interface_class_instance != UX_NULL)
 8010f40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d009      	beq.n	8010f5c <_ux_host_stack_device_remove+0xd4>
                {

                    /* We need to stop the class instance for the device.  */
                    command.ux_host_class_command_instance =  interface -> ux_interface_class_instance;
 8010f48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f4c:	61fb      	str	r3, [r7, #28]

                    /* Call the class.  */
                    interface -> ux_interface_class -> ux_host_class_entry_function(&command);
 8010f4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010f52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010f54:	f107 0214 	add.w	r2, r7, #20
 8010f58:	4610      	mov	r0, r2
 8010f5a:	4798      	blx	r3
                }

                /* Move to next interface.  */
                interface =  interface -> ux_interface_next_interface;
 8010f5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010f60:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (interface != UX_NULL)
 8010f62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f64:	2b00      	cmp	r3, #0
 8010f66:	d1eb      	bne.n	8010f40 <_ux_host_stack_device_remove+0xb8>
            }
        }
    }

    /* Notify application for disconnection of existing physical device.  */
    if (_ux_system_host -> ux_system_host_change_function)
 8010f68:	4b0d      	ldr	r3, [pc, #52]	@ (8010fa0 <_ux_host_stack_device_remove+0x118>)
 8010f6a:	681b      	ldr	r3, [r3, #0]
 8010f6c:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8010f70:	2b00      	cmp	r3, #0
 8010f72:	d007      	beq.n	8010f84 <_ux_host_stack_device_remove+0xfc>
    {
        _ux_system_host -> ux_system_host_change_function(UX_DEVICE_DISCONNECTION, UX_NULL, (VOID*)device);
 8010f74:	4b0a      	ldr	r3, [pc, #40]	@ (8010fa0 <_ux_host_stack_device_remove+0x118>)
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8010f7c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010f7e:	2100      	movs	r1, #0
 8010f80:	2082      	movs	r0, #130	@ 0x82
 8010f82:	4798      	blx	r3
    }

    /* Now all the resources for this device must be free.  */
    _ux_host_stack_device_resources_free(device);
 8010f84:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8010f86:	f000 f80d 	bl	8010fa4 <_ux_host_stack_device_resources_free>

    /* Decrement the number of devices on this bus.  */
    hcd -> ux_hcd_nb_devices--;
 8010f8a:	68fb      	ldr	r3, [r7, #12]
 8010f8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010f8e:	1e5a      	subs	r2, r3, #1
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	661a      	str	r2, [r3, #96]	@ 0x60

    /* We are done with this device removal.  */
    return(UX_SUCCESS);
 8010f94:	2300      	movs	r3, #0
}
 8010f96:	4618      	mov	r0, r3
 8010f98:	3758      	adds	r7, #88	@ 0x58
 8010f9a:	46bd      	mov	sp, r7
 8010f9c:	bd80      	pop	{r7, pc}
 8010f9e:	bf00      	nop
 8010fa0:	20015fe4 	.word	0x20015fe4

08010fa4 <_ux_host_stack_device_resources_free>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_resources_free(UX_DEVICE *device)
{
 8010fa4:	b580      	push	{r7, lr}
 8010fa6:	b08c      	sub	sp, #48	@ 0x30
 8010fa8:	af00      	add	r7, sp, #0
 8010faa:	6078      	str	r0, [r7, #4]
    device -> ux_device_flags = 0;

#endif

    /* Set the alternate setting to zero.  */
    current_alternate_setting = 0;
 8010fac:	2300      	movs	r3, #0
 8010fae:	623b      	str	r3, [r7, #32]

    /* Get the first configuration registered to the device.  */
    configuration =  device -> ux_device_first_configuration;
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Parse all the configurations, remove all resources for the possible configuration.  */
    while (configuration != UX_NULL)
 8010fb6:	e034      	b.n	8011022 <_ux_host_stack_device_resources_free+0x7e>
    {
        
        /* We have the correct configuration, search the interface(s).  */
        interface =  configuration -> ux_configuration_first_interface;
 8010fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010fbc:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Parse all the interfaces.  */
        while (interface != UX_NULL)
 8010fbe:	e025      	b.n	801100c <_ux_host_stack_device_resources_free+0x68>
        {

            /* The alternate setting 0 has the selected alternate setting value.  */
            if (interface -> ux_interface_descriptor.bAlternateSetting == 0)
 8010fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fc2:	699b      	ldr	r3, [r3, #24]
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	d102      	bne.n	8010fce <_ux_host_stack_device_resources_free+0x2a>
                current_alternate_setting = interface -> ux_interface_current_alternate_setting;
 8010fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fca:	689b      	ldr	r3, [r3, #8]
 8010fcc:	623b      	str	r3, [r7, #32]

            /* If this is the selected interface, we need to free all the endpoints 
            attached to the alternate setting for this interface.  */
            endpoint =  interface -> ux_interface_first_endpoint;
 8010fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010fd2:	627b      	str	r3, [r7, #36]	@ 0x24
            
            /* Parse all the endpoints.  */
            while (endpoint != UX_NULL)
 8010fd4:	e00f      	b.n	8010ff6 <_ux_host_stack_device_resources_free+0x52>
            {

                /* Check if this is the selected interface.  */
                if (interface -> ux_interface_descriptor.bAlternateSetting == current_alternate_setting)
 8010fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fd8:	699b      	ldr	r3, [r3, #24]
 8010fda:	6a3a      	ldr	r2, [r7, #32]
 8010fdc:	429a      	cmp	r2, r3
 8010fde:	d102      	bne.n	8010fe6 <_ux_host_stack_device_resources_free+0x42>
                {

                    /* Delete the endpoint instance first.  */
                    _ux_host_stack_endpoint_instance_delete(endpoint);
 8010fe0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010fe2:	f000 f8c3 	bl	801116c <_ux_host_stack_endpoint_instance_delete>
                }

                /* Memorize the endpoint container address.  */
                container =  (VOID *) endpoint;                  
 8010fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fe8:	60fb      	str	r3, [r7, #12]
                
                /* Get the next endpoint.  */      
                endpoint =  endpoint -> ux_endpoint_next_endpoint;
 8010fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010fee:	627b      	str	r3, [r7, #36]	@ 0x24
                
                /* Delete the endpoint container.  */
                _ux_utility_memory_free(container);
 8010ff0:	68f8      	ldr	r0, [r7, #12]
 8010ff2:	f001 fabf 	bl	8012574 <_ux_utility_memory_free>
            while (endpoint != UX_NULL)
 8010ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ff8:	2b00      	cmp	r3, #0
 8010ffa:	d1ec      	bne.n	8010fd6 <_ux_host_stack_device_resources_free+0x32>
            }
            
            
            /* Memorize the interface container address.  */
            container =  (VOID *) interface;                  
 8010ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ffe:	60fb      	str	r3, [r7, #12]
                
            /* Get the next interface.  */      
            interface =  interface -> ux_interface_next_interface;
 8011000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011002:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011004:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Delete the interface container.  */
            _ux_utility_memory_free(container);
 8011006:	68f8      	ldr	r0, [r7, #12]
 8011008:	f001 fab4 	bl	8012574 <_ux_utility_memory_free>
        while (interface != UX_NULL)
 801100c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801100e:	2b00      	cmp	r3, #0
 8011010:	d1d6      	bne.n	8010fc0 <_ux_host_stack_device_resources_free+0x1c>
        }

        /* Memorize this configuration address before we free it.  */
        container =  (VOID *) configuration;
 8011012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011014:	60fb      	str	r3, [r7, #12]

        /* Move to the next configuration in the list.  */
        configuration =  configuration -> ux_configuration_next_configuration;                                
 8011016:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801101a:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Free the configuration.  */
        _ux_utility_memory_free(container);
 801101c:	68f8      	ldr	r0, [r7, #12]
 801101e:	f001 faa9 	bl	8012574 <_ux_utility_memory_free>
    while (configuration != UX_NULL)
 8011022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011024:	2b00      	cmp	r3, #0
 8011026:	d1c7      	bne.n	8010fb8 <_ux_host_stack_device_resources_free+0x14>
    }                       

    /* We need the HCD address for the control endpoint removal and to free
       the device address.  */
    hcd = UX_DEVICE_HCD_GET(device);
 8011028:	4b29      	ldr	r3, [pc, #164]	@ (80110d0 <_ux_host_stack_device_resources_free+0x12c>)
 801102a:	681b      	ldr	r3, [r3, #0]
 801102c:	68db      	ldr	r3, [r3, #12]
 801102e:	61fb      	str	r3, [r7, #28]

    /* Was the control endpoint already created ? */
    if (device -> ux_device_control_endpoint.ux_endpoint_state != 0)
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011036:	2b00      	cmp	r3, #0
 8011038:	d00e      	beq.n	8011058 <_ux_host_stack_device_resources_free+0xb4>
    {

        /* There may be pending transactions on the control endpoint. They need to be aborted.  */
        _ux_host_stack_endpoint_transfer_abort(&device -> ux_device_control_endpoint);
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	337c      	adds	r3, #124	@ 0x7c
 801103e:	4618      	mov	r0, r3
 8011040:	f000 f8c0 	bl	80111c4 <_ux_host_stack_endpoint_transfer_abort>
    
        /* The enumeration thread needs to sleep a while to allow the application or the class that may be using
            the control endpoint to exit properly.  */
        _ux_host_thread_schedule_other(UX_THREAD_PRIORITY_ENUM); 
 8011044:	2014      	movs	r0, #20
 8011046:	f001 fd17 	bl	8012a78 <_ux_utility_thread_schedule_other>
    
        /* The control endpoint should be destroyed at the HCD level.  */
        hcd -> ux_hcd_entry_function(hcd, UX_HCD_DESTROY_ENDPOINT, (VOID *) &device -> ux_device_control_endpoint);
 801104a:	69fb      	ldr	r3, [r7, #28]
 801104c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801104e:	687a      	ldr	r2, [r7, #4]
 8011050:	327c      	adds	r2, #124	@ 0x7c
 8011052:	210f      	movs	r1, #15
 8011054:	69f8      	ldr	r0, [r7, #28]
 8011056:	4798      	blx	r3
    }

    /* The semaphore attached to the control endpoint must be destroyed.  */
    _ux_host_semaphore_delete(&device -> ux_device_control_endpoint.ux_endpoint_transfer_request.ux_transfer_request_semaphore);
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	33f0      	adds	r3, #240	@ 0xf0
 801105c:	4618      	mov	r0, r3
 801105e:	f001 fbd6 	bl	801280e <_ux_utility_semaphore_delete>

#if UX_MAX_DEVICES > 1
    /* Check if the device had an assigned address.  */
    if (device -> ux_device_address != 0)    
 8011062:	687b      	ldr	r3, [r7, #4]
 8011064:	68db      	ldr	r3, [r3, #12]
 8011066:	2b00      	cmp	r3, #0
 8011068:	d01f      	beq.n	80110aa <_ux_host_stack_device_resources_free+0x106>

        /* The USB address of this device can now be returned to the pool
           We need the HCD pointer for this operation.  */

        /* Calculate in which byte index the device address belongs.  */
        device_address_byte_index =  (UINT) (device -> ux_device_address-1)/8;        
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	68db      	ldr	r3, [r3, #12]
 801106e:	3b01      	subs	r3, #1
 8011070:	08db      	lsrs	r3, r3, #3
 8011072:	61bb      	str	r3, [r7, #24]

        /* Now calculate the amount left in the byte index in bit.  */
        device_address_bit_index =  (UINT) (device -> ux_device_address-1)%8;     
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	68db      	ldr	r3, [r3, #12]
 8011078:	3b01      	subs	r3, #1
 801107a:	f003 0307 	and.w	r3, r3, #7
 801107e:	617b      	str	r3, [r7, #20]

        /* Build the mask for the address.  */
        device_address_byte =  (UCHAR)(1 << device_address_bit_index);
 8011080:	2201      	movs	r2, #1
 8011082:	697b      	ldr	r3, [r7, #20]
 8011084:	fa02 f303 	lsl.w	r3, r2, r3
 8011088:	74fb      	strb	r3, [r7, #19]

        /* Free the address.  */
        hcd -> ux_hcd_address[device_address_byte_index] &=  (UCHAR)~device_address_byte;
 801108a:	69fa      	ldr	r2, [r7, #28]
 801108c:	69bb      	ldr	r3, [r7, #24]
 801108e:	4413      	add	r3, r2
 8011090:	3378      	adds	r3, #120	@ 0x78
 8011092:	781a      	ldrb	r2, [r3, #0]
 8011094:	7cfb      	ldrb	r3, [r7, #19]
 8011096:	43db      	mvns	r3, r3
 8011098:	b2db      	uxtb	r3, r3
 801109a:	4013      	ands	r3, r2
 801109c:	b2d9      	uxtb	r1, r3
 801109e:	69fa      	ldr	r2, [r7, #28]
 80110a0:	69bb      	ldr	r3, [r7, #24]
 80110a2:	4413      	add	r3, r2
 80110a4:	3378      	adds	r3, #120	@ 0x78
 80110a6:	460a      	mov	r2, r1
 80110a8:	701a      	strb	r2, [r3, #0]
    }
#endif

    /* The semaphore for endpoint 0 protection must be destroyed.  */
    _ux_host_semaphore_delete(&device -> ux_device_protection_semaphore);
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	331c      	adds	r3, #28
 80110ae:	4618      	mov	r0, r3
 80110b0:	f001 fbad 	bl	801280e <_ux_utility_semaphore_delete>

    /* Now this device can be free and its container return to the pool.  */
    _ux_utility_memory_set(device, 0, sizeof(UX_DEVICE)); /* Use case of memset is verified. */
 80110b4:	f44f 72ae 	mov.w	r2, #348	@ 0x15c
 80110b8:	2100      	movs	r1, #0
 80110ba:	6878      	ldr	r0, [r7, #4]
 80110bc:	f001 fb38 	bl	8012730 <_ux_utility_memory_set>

    /* Mark the device handle as unused.  */
    device -> ux_device_handle =  UX_UNUSED;
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	2200      	movs	r2, #0
 80110c4:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 80110c6:	2300      	movs	r3, #0
}
 80110c8:	4618      	mov	r0, r3
 80110ca:	3730      	adds	r7, #48	@ 0x30
 80110cc:	46bd      	mov	sp, r7
 80110ce:	bd80      	pop	{r7, pc}
 80110d0:	20015fe4 	.word	0x20015fe4

080110d4 <_ux_host_stack_endpoint_instance_create>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_endpoint_instance_create(UX_ENDPOINT *endpoint)
{
 80110d4:	b580      	push	{r7, lr}
 80110d6:	b086      	sub	sp, #24
 80110d8:	af00      	add	r7, sp, #0
 80110da:	6078      	str	r0, [r7, #4]
UINT            status;
UCHAR           endpoint_type;


    /* Obtain the HCD for this endpoint.  */
    hcd = UX_DEVICE_HCD_GET(endpoint -> ux_endpoint_device);
 80110dc:	4b21      	ldr	r3, [pc, #132]	@ (8011164 <_ux_host_stack_endpoint_instance_create+0x90>)
 80110de:	681b      	ldr	r3, [r3, #0]
 80110e0:	68db      	ldr	r3, [r3, #12]
 80110e2:	617b      	str	r3, [r7, #20]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_ENDPOINT_INSTANCE_CREATE, endpoint -> ux_endpoint_device, endpoint, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    
    /* If the endpoint needs guaranteed bandwidth, check if we have enough */
    endpoint_type = (endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE;
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	699b      	ldr	r3, [r3, #24]
 80110e8:	b2db      	uxtb	r3, r3
 80110ea:	f003 0303 	and.w	r3, r3, #3
 80110ee:	74fb      	strb	r3, [r7, #19]
    switch (endpoint_type)
 80110f0:	7cfb      	ldrb	r3, [r7, #19]
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d00f      	beq.n	8011116 <_ux_host_stack_endpoint_instance_create+0x42>
 80110f6:	2b02      	cmp	r3, #2
 80110f8:	d00d      	beq.n	8011116 <_ux_host_stack_endpoint_instance_create+0x42>
        break;

    default:

        /* Check the bandwidth for this endpoint */
        if (_ux_host_stack_bandwidth_check(hcd, endpoint) != UX_SUCCESS)
 80110fa:	6879      	ldr	r1, [r7, #4]
 80110fc:	6978      	ldr	r0, [r7, #20]
 80110fe:	f7fe ff31 	bl	800ff64 <_ux_host_stack_bandwidth_check>
 8011102:	4603      	mov	r3, r0
 8011104:	2b00      	cmp	r3, #0
 8011106:	d008      	beq.n	801111a <_ux_host_stack_endpoint_instance_create+0x46>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_NO_BANDWIDTH_AVAILABLE);
 8011108:	2241      	movs	r2, #65	@ 0x41
 801110a:	2104      	movs	r1, #4
 801110c:	2002      	movs	r0, #2
 801110e:	f000 ff8f 	bl	8012030 <_ux_system_error_handler>

            return(UX_NO_BANDWIDTH_AVAILABLE);
 8011112:	2341      	movs	r3, #65	@ 0x41
 8011114:	e021      	b.n	801115a <_ux_host_stack_endpoint_instance_create+0x86>
        break;
 8011116:	bf00      	nop
 8011118:	e000      	b.n	801111c <_ux_host_stack_endpoint_instance_create+0x48>
        }


        break;
 801111a:	bf00      	nop
    }

    /* Create this endpoint.  */
    status = hcd -> ux_hcd_entry_function(hcd, UX_HCD_CREATE_ENDPOINT, (VOID *) endpoint);
 801111c:	697b      	ldr	r3, [r7, #20]
 801111e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011120:	687a      	ldr	r2, [r7, #4]
 8011122:	210e      	movs	r1, #14
 8011124:	6978      	ldr	r0, [r7, #20]
 8011126:	4798      	blx	r3
 8011128:	60f8      	str	r0, [r7, #12]

    /* Check status.  */
    if (status != UX_SUCCESS)
 801112a:	68fb      	ldr	r3, [r7, #12]
 801112c:	2b00      	cmp	r3, #0
 801112e:	d001      	beq.n	8011134 <_ux_host_stack_endpoint_instance_create+0x60>
    {

        /* Return completion status.  */
        return(status);
 8011130:	68fb      	ldr	r3, [r7, #12]
 8011132:	e012      	b.n	801115a <_ux_host_stack_endpoint_instance_create+0x86>
    }

    /* Claim bandwidth if needed.  */
    if ((endpoint_type == UX_INTERRUPT_ENDPOINT) || (endpoint_type == UX_ISOCHRONOUS_ENDPOINT))
 8011134:	7cfb      	ldrb	r3, [r7, #19]
 8011136:	2b03      	cmp	r3, #3
 8011138:	d002      	beq.n	8011140 <_ux_host_stack_endpoint_instance_create+0x6c>
 801113a:	7cfb      	ldrb	r3, [r7, #19]
 801113c:	2b01      	cmp	r3, #1
 801113e:	d103      	bne.n	8011148 <_ux_host_stack_endpoint_instance_create+0x74>
    {

        /* Claim its bandwidth */
        _ux_host_stack_bandwidth_claim(hcd, endpoint);
 8011140:	6879      	ldr	r1, [r7, #4]
 8011142:	6978      	ldr	r0, [r7, #20]
 8011144:	f7fe ffee 	bl	8010124 <_ux_host_stack_bandwidth_claim>
    }

    /* Create a semaphore for this endpoint to be attached to its transfer request.  */
    status =  _ux_host_semaphore_create(&endpoint -> ux_endpoint_transfer_request.ux_transfer_request_semaphore,
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	3374      	adds	r3, #116	@ 0x74
 801114c:	2200      	movs	r2, #0
 801114e:	4906      	ldr	r1, [pc, #24]	@ (8011168 <_ux_host_stack_endpoint_instance_create+0x94>)
 8011150:	4618      	mov	r0, r3
 8011152:	f001 fb42 	bl	80127da <_ux_utility_semaphore_create>
 8011156:	60f8      	str	r0, [r7, #12]
        UX_TRACE_OBJECT_REGISTER(UX_TRACE_HOST_OBJECT_TYPE_ENDPOINT, endpoint, 0, 0, 0)

    }

    /* Return completion status.  */
    return(status);
 8011158:	68fb      	ldr	r3, [r7, #12]
}
 801115a:	4618      	mov	r0, r3
 801115c:	3718      	adds	r7, #24
 801115e:	46bd      	mov	sp, r7
 8011160:	bd80      	pop	{r7, pc}
 8011162:	bf00      	nop
 8011164:	20015fe4 	.word	0x20015fe4
 8011168:	0801a040 	.word	0x0801a040

0801116c <_ux_host_stack_endpoint_instance_delete>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_endpoint_instance_delete(UX_ENDPOINT *endpoint)
{
 801116c:	b580      	push	{r7, lr}
 801116e:	b084      	sub	sp, #16
 8011170:	af00      	add	r7, sp, #0
 8011172:	6078      	str	r0, [r7, #4]

UX_HCD          *hcd;

    
    /* Obtain the HCD for this endpoint.  */
    hcd = UX_DEVICE_HCD_GET(endpoint -> ux_endpoint_device);
 8011174:	4b12      	ldr	r3, [pc, #72]	@ (80111c0 <_ux_host_stack_endpoint_instance_delete+0x54>)
 8011176:	681b      	ldr	r3, [r3, #0]
 8011178:	68db      	ldr	r3, [r3, #12]
 801117a:	60fb      	str	r3, [r7, #12]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_ENDPOINT_INSTANCE_DELETE, endpoint -> ux_endpoint_device, endpoint, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)
    
    /* Ensure the endpoint had its physical ED allocated.  */
    if (endpoint -> ux_endpoint_ed != UX_NULL)
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	689b      	ldr	r3, [r3, #8]
 8011180:	2b00      	cmp	r3, #0
 8011182:	d00a      	beq.n	801119a <_ux_host_stack_endpoint_instance_delete+0x2e>
    {    

        /* Destroy this endpoint.  */
        hcd -> ux_hcd_entry_function(hcd, UX_HCD_DESTROY_ENDPOINT, (VOID *) endpoint);
 8011184:	68fb      	ldr	r3, [r7, #12]
 8011186:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011188:	687a      	ldr	r2, [r7, #4]
 801118a:	210f      	movs	r1, #15
 801118c:	68f8      	ldr	r0, [r7, #12]
 801118e:	4798      	blx	r3
    
        /* Free the semaphore previously attached to the transfer_request of this endpoint.  */
        _ux_host_semaphore_delete(&endpoint -> ux_endpoint_transfer_request.ux_transfer_request_semaphore);
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	3374      	adds	r3, #116	@ 0x74
 8011194:	4618      	mov	r0, r3
 8011196:	f001 fb3a 	bl	801280e <_ux_utility_semaphore_delete>
    }

    /* If the endpoint requested guaranteed bandwidth, free it now.  */
    switch ((endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE)
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	699b      	ldr	r3, [r3, #24]
 801119e:	f003 0303 	and.w	r3, r3, #3
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d006      	beq.n	80111b4 <_ux_host_stack_endpoint_instance_delete+0x48>
 80111a6:	2b02      	cmp	r3, #2
 80111a8:	d004      	beq.n	80111b4 <_ux_host_stack_endpoint_instance_delete+0x48>
        break;

    default:

        /* Reclaim its bandwidth.  */
        _ux_host_stack_bandwidth_release(hcd, endpoint);
 80111aa:	6879      	ldr	r1, [r7, #4]
 80111ac:	68f8      	ldr	r0, [r7, #12]
 80111ae:	f7ff f887 	bl	80102c0 <_ux_host_stack_bandwidth_release>

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(endpoint);

    /* Return to caller.  */
    return;    
 80111b2:	e000      	b.n	80111b6 <_ux_host_stack_endpoint_instance_delete+0x4a>
        break;
 80111b4:	bf00      	nop
    return;    
 80111b6:	bf00      	nop
}
 80111b8:	3710      	adds	r7, #16
 80111ba:	46bd      	mov	sp, r7
 80111bc:	bd80      	pop	{r7, pc}
 80111be:	bf00      	nop
 80111c0:	20015fe4 	.word	0x20015fe4

080111c4 <_ux_host_stack_endpoint_transfer_abort>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_endpoint_transfer_abort(UX_ENDPOINT *endpoint)
{
 80111c4:	b580      	push	{r7, lr}
 80111c6:	b084      	sub	sp, #16
 80111c8:	af00      	add	r7, sp, #0
 80111ca:	6078      	str	r0, [r7, #4]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_ENDPOINT_TRANSFER_ABORT, endpoint, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Since we only have one transfer_request per endpoint, use the regular 
       abort transfer request function.  */
    status =  _ux_host_stack_transfer_request_abort(&endpoint -> ux_endpoint_transfer_request);
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	3330      	adds	r3, #48	@ 0x30
 80111d0:	4618      	mov	r0, r3
 80111d2:	f000 fef3 	bl	8011fbc <_ux_host_stack_transfer_request_abort>
 80111d6:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 80111d8:	68fb      	ldr	r3, [r7, #12]
}
 80111da:	4618      	mov	r0, r3
 80111dc:	3710      	adds	r7, #16
 80111de:	46bd      	mov	sp, r7
 80111e0:	bd80      	pop	{r7, pc}
	...

080111e4 <_ux_host_stack_enum_thread_entry>:
/*                                            refined macros names,       */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_enum_thread_entry(ULONG input)
{
 80111e4:	b580      	push	{r7, lr}
 80111e6:	b082      	sub	sp, #8
 80111e8:	af00      	add	r7, sp, #0
 80111ea:	6078      	str	r0, [r7, #4]
    /* Loop forever waiting for changes signaled through the semaphore. */     
    while (1)
    {   

        /* Wait for the semaphore to be put by the root hub or a regular hub.  */
        _ux_host_semaphore_get_norc(&_ux_system_host -> ux_system_host_enum_semaphore, UX_WAIT_FOREVER);
 80111ec:	4b0a      	ldr	r3, [pc, #40]	@ (8011218 <_ux_host_stack_enum_thread_entry+0x34>)
 80111ee:	681b      	ldr	r3, [r3, #0]
 80111f0:	33d8      	adds	r3, #216	@ 0xd8
 80111f2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80111f6:	4618      	mov	r0, r3
 80111f8:	f001 fb16 	bl	8012828 <_ux_utility_semaphore_get>

#if UX_MAX_DEVICES > 1
        /* We try the hub first. For this we look into the USBX project
           structure to see if there is at least one hub.  */
        if (_ux_system_host -> ux_system_host_enum_hub_function != UX_NULL)
 80111fc:	4b06      	ldr	r3, [pc, #24]	@ (8011218 <_ux_host_stack_enum_thread_entry+0x34>)
 80111fe:	681b      	ldr	r3, [r3, #0]
 8011200:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8011204:	2b00      	cmp	r3, #0
 8011206:	d004      	beq.n	8011212 <_ux_host_stack_enum_thread_entry+0x2e>
        {

            /* Yes, there is a HUB function, call it!  */
            _ux_system_host -> ux_system_host_enum_hub_function();
 8011208:	4b03      	ldr	r3, [pc, #12]	@ (8011218 <_ux_host_stack_enum_thread_entry+0x34>)
 801120a:	681b      	ldr	r3, [r3, #0]
 801120c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8011210:	4798      	blx	r3
        }
#endif

        /* The signal may be also coming from the root hub, call the root hub handler.  */
        _ux_host_stack_rh_change_process();
 8011212:	f000 fcff 	bl	8011c14 <_ux_host_stack_rh_change_process>
        _ux_host_semaphore_get_norc(&_ux_system_host -> ux_system_host_enum_semaphore, UX_WAIT_FOREVER);
 8011216:	e7e9      	b.n	80111ec <_ux_host_stack_enum_thread_entry+0x8>
 8011218:	20015fe4 	.word	0x20015fe4

0801121c <_ux_host_stack_hcd_register>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_hcd_register(UCHAR *hcd_name,
                                    UINT (*hcd_init_function)(struct UX_HCD_STRUCT *), ULONG hcd_param1, ULONG hcd_param2)
{
 801121c:	b580      	push	{r7, lr}
 801121e:	b088      	sub	sp, #32
 8011220:	af00      	add	r7, sp, #0
 8011222:	60f8      	str	r0, [r7, #12]
 8011224:	60b9      	str	r1, [r7, #8]
 8011226:	607a      	str	r2, [r7, #4]
 8011228:	603b      	str	r3, [r7, #0]

UX_HCD      *hcd;
UINT        status;
#if !defined(UX_NAME_REFERENCED_BY_POINTER)
UINT        hcd_name_length =  0;
 801122a:	2300      	movs	r3, #0
 801122c:	617b      	str	r3, [r7, #20]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_HCD_REGISTER, hcd_name, hcd_param1, hcd_param2, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

#if !defined(UX_NAME_REFERENCED_BY_POINTER)
    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(hcd_name, &hcd_name_length, UX_MAX_HCD_NAME_LENGTH);
 801122e:	f107 0314 	add.w	r3, r7, #20
 8011232:	223f      	movs	r2, #63	@ 0x3f
 8011234:	4619      	mov	r1, r3
 8011236:	68f8      	ldr	r0, [r7, #12]
 8011238:	f001 fb81 	bl	801293e <_ux_utility_string_length_check>
 801123c:	61f8      	str	r0, [r7, #28]
    if (status)
 801123e:	69fb      	ldr	r3, [r7, #28]
 8011240:	2b00      	cmp	r3, #0
 8011242:	d001      	beq.n	8011248 <_ux_host_stack_hcd_register+0x2c>
        return(status);
 8011244:	69fb      	ldr	r3, [r7, #28]
 8011246:	e023      	b.n	8011290 <_ux_host_stack_hcd_register+0x74>
#endif

    /* Get HCD.  */
    hcd =  _ux_system_host -> ux_system_host_hcd_array;
 8011248:	4b13      	ldr	r3, [pc, #76]	@ (8011298 <_ux_host_stack_hcd_register+0x7c>)
 801124a:	681b      	ldr	r3, [r3, #0]
 801124c:	68db      	ldr	r3, [r3, #12]
 801124e:	61bb      	str	r3, [r7, #24]
    for(hcd_index = 0; hcd_index < _ux_system_host -> ux_system_host_max_hcd; hcd_index++)
    {
#endif

        /* Is this slot available?  */
        if(hcd -> ux_hcd_status == UX_UNUSED)
 8011250:	69bb      	ldr	r3, [r7, #24]
 8011252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011254:	2b00      	cmp	r3, #0
 8011256:	d11a      	bne.n	801128e <_ux_host_stack_hcd_register+0x72>
#if defined(UX_NAME_REFERENCED_BY_POINTER)
            hcd -> ux_hcd_name = (const UCHAR *)hcd_name;
#else

            /* Initialize the array of the new controller with its name (include null-terminator).  */
            _ux_utility_memory_copy(hcd -> ux_hcd_name, hcd_name, hcd_name_length + 1); /* Use case of memcpy is verified. */
 8011258:	69b8      	ldr	r0, [r7, #24]
 801125a:	697b      	ldr	r3, [r7, #20]
 801125c:	3301      	adds	r3, #1
 801125e:	461a      	mov	r2, r3
 8011260:	68f9      	ldr	r1, [r7, #12]
 8011262:	f001 f968 	bl	8012536 <_ux_utility_memory_copy>
#endif

            /* Store the hardware resources of the controller */
            hcd -> ux_hcd_io =   hcd_param1;
 8011266:	69bb      	ldr	r3, [r7, #24]
 8011268:	687a      	ldr	r2, [r7, #4]
 801126a:	66da      	str	r2, [r3, #108]	@ 0x6c
            hcd -> ux_hcd_irq =  hcd_param2;
 801126c:	69bb      	ldr	r3, [r7, #24]
 801126e:	683a      	ldr	r2, [r7, #0]
 8011270:	649a      	str	r2, [r3, #72]	@ 0x48

            /* This controller is now used */
            hcd -> ux_hcd_status =  UX_USED;
 8011272:	69bb      	ldr	r3, [r7, #24]
 8011274:	2201      	movs	r2, #1
 8011276:	641a      	str	r2, [r3, #64]	@ 0x40

            /* And we have one new controller registered.  */
            _ux_system_host -> ux_system_host_registered_hcd++;
 8011278:	4b07      	ldr	r3, [pc, #28]	@ (8011298 <_ux_host_stack_hcd_register+0x7c>)
 801127a:	681b      	ldr	r3, [r3, #0]
 801127c:	689a      	ldr	r2, [r3, #8]
 801127e:	3201      	adds	r2, #1
 8011280:	609a      	str	r2, [r3, #8]

            /* We are now calling the HCD driver initialization.  */
            status =  hcd_init_function(hcd);
 8011282:	68bb      	ldr	r3, [r7, #8]
 8011284:	69b8      	ldr	r0, [r7, #24]
 8011286:	4798      	blx	r3
 8011288:	61f8      	str	r0, [r7, #28]

            /* Return the completion status to the caller.  */
            return(status);
 801128a:	69fb      	ldr	r3, [r7, #28]
 801128c:	e000      	b.n	8011290 <_ux_host_stack_hcd_register+0x74>
        hcd++;
    }
#endif

    /* We have exhausted the array of the HCDs, return an error.  */
    return(UX_MEMORY_INSUFFICIENT);
 801128e:	2312      	movs	r3, #18
}
 8011290:	4618      	mov	r0, r3
 8011292:	3720      	adds	r7, #32
 8011294:	46bd      	mov	sp, r7
 8011296:	bd80      	pop	{r7, pc}
 8011298:	20015fe4 	.word	0x20015fe4

0801129c <_ux_host_stack_hcd_thread_entry>:
/*                                            refined macros names,       */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_hcd_thread_entry(ULONG input)
{
 801129c:	b580      	push	{r7, lr}
 801129e:	b088      	sub	sp, #32
 80112a0:	af00      	add	r7, sp, #0
 80112a2:	6078      	str	r0, [r7, #4]
    while (1)
    {   

        /* Get the semaphore that signals something is available for this
           thread to process.  */
        _ux_host_semaphore_get_norc(&_ux_system_host -> ux_system_host_hcd_semaphore, UX_WAIT_FOREVER);
 80112a4:	4b1a      	ldr	r3, [pc, #104]	@ (8011310 <_ux_host_stack_hcd_thread_entry+0x74>)
 80112a6:	681b      	ldr	r3, [r3, #0]
 80112a8:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 80112ac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80112b0:	4618      	mov	r0, r3
 80112b2:	f001 fab9 	bl	8012828 <_ux_utility_semaphore_get>
        /* This thread was awaken by one or more HCD controllers. Check each of the HCDs 
           to see who posted work to do. */  
        for(hcd_index = 0; hcd_index < _ux_system_host -> ux_system_host_max_hcd; hcd_index++)
        {
#else
            hcd_index = 0;
 80112b6:	2300      	movs	r3, #0
 80112b8:	61fb      	str	r3, [r7, #28]
#endif

            /* Pickup HCD pointer.  */
            hcd =  &_ux_system_host -> ux_system_host_hcd_array[hcd_index];
 80112ba:	4b15      	ldr	r3, [pc, #84]	@ (8011310 <_ux_host_stack_hcd_thread_entry+0x74>)
 80112bc:	681b      	ldr	r3, [r3, #0]
 80112be:	68da      	ldr	r2, [r3, #12]
 80112c0:	69fb      	ldr	r3, [r7, #28]
 80112c2:	2194      	movs	r1, #148	@ 0x94
 80112c4:	fb01 f303 	mul.w	r3, r1, r3
 80112c8:	4413      	add	r3, r2
 80112ca:	61bb      	str	r3, [r7, #24]

            /* Is there work to do for this HCD?  */
            if((hcd -> ux_hcd_status == UX_HCD_STATUS_OPERATIONAL) && (hcd -> ux_hcd_thread_signal !=0))
 80112cc:	69bb      	ldr	r3, [r7, #24]
 80112ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80112d0:	2b02      	cmp	r3, #2
 80112d2:	d1e7      	bne.n	80112a4 <_ux_host_stack_hcd_thread_entry+0x8>
 80112d4:	69bb      	ldr	r3, [r7, #24]
 80112d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d0e3      	beq.n	80112a4 <_ux_host_stack_hcd_thread_entry+0x8>
            {

                /* Yes, call the HCD function to process the work.  */
                hcd -> ux_hcd_entry_function(hcd, UX_HCD_PROCESS_DONE_QUEUE, UX_NULL);
 80112dc:	69bb      	ldr	r3, [r7, #24]
 80112de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80112e0:	2200      	movs	r2, #0
 80112e2:	2111      	movs	r1, #17
 80112e4:	69b8      	ldr	r0, [r7, #24]
 80112e6:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80112e8:	f3ef 8310 	mrs	r3, PRIMASK
 80112ec:	60fb      	str	r3, [r7, #12]
    return(posture);
 80112ee:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 80112f0:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 80112f2:	b672      	cpsid	i
    return(int_posture);
 80112f4:	68bb      	ldr	r3, [r7, #8]
                UX_DISABLE
 80112f6:	617b      	str	r3, [r7, #20]
                hcd -> ux_hcd_thread_signal--;
 80112f8:	69bb      	ldr	r3, [r7, #24]
 80112fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80112fc:	1e5a      	subs	r2, r3, #1
 80112fe:	69bb      	ldr	r3, [r7, #24]
 8011300:	665a      	str	r2, [r3, #100]	@ 0x64
 8011302:	697b      	ldr	r3, [r7, #20]
 8011304:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011306:	693b      	ldr	r3, [r7, #16]
 8011308:	f383 8810 	msr	PRIMASK, r3
}
 801130c:	bf00      	nop
        _ux_host_semaphore_get_norc(&_ux_system_host -> ux_system_host_hcd_semaphore, UX_WAIT_FOREVER);
 801130e:	e7c9      	b.n	80112a4 <_ux_host_stack_hcd_thread_entry+0x8>
 8011310:	20015fe4 	.word	0x20015fe4

08011314 <_ux_host_stack_initialize>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_initialize(UINT (*ux_system_host_change_function)(ULONG, UX_HOST_CLASS *, VOID *))
{
 8011314:	b590      	push	{r4, r7, lr}
 8011316:	b08b      	sub	sp, #44	@ 0x2c
 8011318:	af06      	add	r7, sp, #24
 801131a:	6078      	str	r0, [r7, #4]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_INITIALIZE, 0, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Initialize some of the global so that we don't have to recompile the
       core code when one item is adjusted.  */
    _ux_system_host -> ux_system_host_max_ed =        UX_MAX_ED;
 801131c:	4b71      	ldr	r3, [pc, #452]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 801131e:	681b      	ldr	r3, [r3, #0]
 8011320:	2250      	movs	r2, #80	@ 0x50
 8011322:	619a      	str	r2, [r3, #24]
    _ux_system_host -> ux_system_host_max_td =        UX_MAX_TD;
 8011324:	4b6f      	ldr	r3, [pc, #444]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 8011326:	681b      	ldr	r3, [r3, #0]
 8011328:	2220      	movs	r2, #32
 801132a:	61da      	str	r2, [r3, #28]
    _ux_system_host -> ux_system_host_max_iso_td =    UX_MAX_ISO_TD;
 801132c:	4b6d      	ldr	r3, [pc, #436]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 801132e:	681b      	ldr	r3, [r3, #0]
 8011330:	2202      	movs	r2, #2
 8011332:	621a      	str	r2, [r3, #32]
    UX_SYSTEM_HOST_MAX_CLASS_SET(UX_MAX_CLASS_DRIVER);
 8011334:	4b6b      	ldr	r3, [pc, #428]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 8011336:	681b      	ldr	r3, [r3, #0]
 8011338:	2202      	movs	r2, #2
 801133a:	601a      	str	r2, [r3, #0]
    UX_SYSTEM_HOST_MAX_HCD_SET(UX_MAX_HCD);
    UX_SYSTEM_HOST_MAX_DEVICES_SET(UX_MAX_DEVICES);
 801133c:	4b69      	ldr	r3, [pc, #420]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	2202      	movs	r2, #2
 8011342:	611a      	str	r2, [r3, #16]
    
    /* Set the change device function address.  */
    _ux_system_host -> ux_system_host_change_function =  ux_system_host_change_function;
 8011344:	4b67      	ldr	r3, [pc, #412]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 8011346:	681b      	ldr	r3, [r3, #0]
 8011348:	687a      	ldr	r2, [r7, #4]
 801134a:	f8c3 21c8 	str.w	r2, [r3, #456]	@ 0x1c8

    /* Allocate memory for the HCDs.
     * sizeof(UX_HCD)*UX_MAX_HCD overflow is checked outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HCD)*UX_MAX_HCD);
 801134e:	2294      	movs	r2, #148	@ 0x94
 8011350:	2100      	movs	r1, #0
 8011352:	2000      	movs	r0, #0
 8011354:	f000 ffc8 	bl	80122e8 <_ux_utility_memory_allocate>
 8011358:	60b8      	str	r0, [r7, #8]

    /* Check for successful allocation.  */
    if (memory == UX_NULL)
 801135a:	68bb      	ldr	r3, [r7, #8]
 801135c:	2b00      	cmp	r3, #0
 801135e:	d101      	bne.n	8011364 <_ux_host_stack_initialize+0x50>
        return(UX_MEMORY_INSUFFICIENT);
 8011360:	2312      	movs	r3, #18
 8011362:	e126      	b.n	80115b2 <_ux_host_stack_initialize+0x29e>

    /* Set to success by default.  */
    status = UX_SUCCESS;
 8011364:	2300      	movs	r3, #0
 8011366:	60fb      	str	r3, [r7, #12]

    /* Store memory in system structure.  */
    _ux_system_host -> ux_system_host_hcd_array =  (UX_HCD *) memory;
 8011368:	4b5e      	ldr	r3, [pc, #376]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	68ba      	ldr	r2, [r7, #8]
 801136e:	60da      	str	r2, [r3, #12]

    /* Allocate memory for the classes.
     * sizeof(UX_HOST_CLASS)*UX_MAX_CLASS_DRIVER overflow is checked outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HOST_CLASS)*UX_MAX_CLASS_DRIVER);
 8011370:	22b0      	movs	r2, #176	@ 0xb0
 8011372:	2100      	movs	r1, #0
 8011374:	2000      	movs	r0, #0
 8011376:	f000 ffb7 	bl	80122e8 <_ux_utility_memory_allocate>
 801137a:	60b8      	str	r0, [r7, #8]

    /* Check for successful allocation.  */
    if (memory == UX_NULL)
 801137c:	68bb      	ldr	r3, [r7, #8]
 801137e:	2b00      	cmp	r3, #0
 8011380:	d102      	bne.n	8011388 <_ux_host_stack_initialize+0x74>
        status = UX_MEMORY_INSUFFICIENT;
 8011382:	2312      	movs	r3, #18
 8011384:	60fb      	str	r3, [r7, #12]
 8011386:	e003      	b.n	8011390 <_ux_host_stack_initialize+0x7c>
    else

        /* Store memory in system structure.  */
        _ux_system_host -> ux_system_host_class_array =  (UX_HOST_CLASS *) memory;
 8011388:	4b56      	ldr	r3, [pc, #344]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 801138a:	681b      	ldr	r3, [r3, #0]
 801138c:	68ba      	ldr	r2, [r7, #8]
 801138e:	605a      	str	r2, [r3, #4]

    /* Allocate memory for the device containers.
     * sizeof(UX_DEVICE)*UX_MAX_DEVICES overflow is checked outside of the function.
     */
    if (status == UX_SUCCESS)
 8011390:	68fb      	ldr	r3, [r7, #12]
 8011392:	2b00      	cmp	r3, #0
 8011394:	d110      	bne.n	80113b8 <_ux_host_stack_initialize+0xa4>
    {
        memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DEVICE)*UX_MAX_DEVICES);
 8011396:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 801139a:	2100      	movs	r1, #0
 801139c:	2000      	movs	r0, #0
 801139e:	f000 ffa3 	bl	80122e8 <_ux_utility_memory_allocate>
 80113a2:	60b8      	str	r0, [r7, #8]

        /* Check for successful allocation.  */
        if(memory == UX_NULL)
 80113a4:	68bb      	ldr	r3, [r7, #8]
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d102      	bne.n	80113b0 <_ux_host_stack_initialize+0x9c>
            status = UX_MEMORY_INSUFFICIENT;
 80113aa:	2312      	movs	r3, #18
 80113ac:	60fb      	str	r3, [r7, #12]
 80113ae:	e003      	b.n	80113b8 <_ux_host_stack_initialize+0xa4>
        else

            /* Store memory in system structure.  */
            _ux_system_host -> ux_system_host_device_array =  (UX_DEVICE *) memory;
 80113b0:	4b4c      	ldr	r3, [pc, #304]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 80113b2:	681b      	ldr	r3, [r3, #0]
 80113b4:	68ba      	ldr	r2, [r7, #8]
 80113b6:	615a      	str	r2, [r3, #20]

    }

#if !defined(UX_HOST_STANDALONE)
    /* Obtain enough stack for the two USBX host threads.  */
    if (status == UX_SUCCESS)
 80113b8:	68fb      	ldr	r3, [r7, #12]
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	d110      	bne.n	80113e0 <_ux_host_stack_initialize+0xcc>
    {
        _ux_system_host -> ux_system_host_enum_thread_stack =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY,
 80113be:	4b49      	ldr	r3, [pc, #292]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 80113c0:	681c      	ldr	r4, [r3, #0]
 80113c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80113c6:	2100      	movs	r1, #0
 80113c8:	2000      	movs	r0, #0
 80113ca:	f000 ff8d 	bl	80122e8 <_ux_utility_memory_allocate>
 80113ce:	4603      	mov	r3, r0
 80113d0:	6263      	str	r3, [r4, #36]	@ 0x24
                                                                            UX_HOST_ENUM_THREAD_STACK_SIZE);

        /* Check for successful allocation.  */
        if (_ux_system_host -> ux_system_host_enum_thread_stack == UX_NULL)
 80113d2:	4b44      	ldr	r3, [pc, #272]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 80113d4:	681b      	ldr	r3, [r3, #0]
 80113d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80113d8:	2b00      	cmp	r3, #0
 80113da:	d101      	bne.n	80113e0 <_ux_host_stack_initialize+0xcc>
            status = UX_MEMORY_INSUFFICIENT;
 80113dc:	2312      	movs	r3, #18
 80113de:	60fb      	str	r3, [r7, #12]
    }

    /* Allocate another stack area.  */
    if (status == UX_SUCCESS)
 80113e0:	68fb      	ldr	r3, [r7, #12]
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	d112      	bne.n	801140c <_ux_host_stack_initialize+0xf8>
    {
        _ux_system_host -> ux_system_host_hcd_thread_stack =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY,
 80113e6:	4b3f      	ldr	r3, [pc, #252]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 80113e8:	681c      	ldr	r4, [r3, #0]
 80113ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80113ee:	2100      	movs	r1, #0
 80113f0:	2000      	movs	r0, #0
 80113f2:	f000 ff79 	bl	80122e8 <_ux_utility_memory_allocate>
 80113f6:	4603      	mov	r3, r0
 80113f8:	f8c4 30f8 	str.w	r3, [r4, #248]	@ 0xf8
                                                                            UX_HOST_HCD_THREAD_STACK_SIZE);

        /* Check for successful allocation.  */
        if (_ux_system_host -> ux_system_host_hcd_thread_stack == UX_NULL)
 80113fc:	4b39      	ldr	r3, [pc, #228]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 80113fe:	681b      	ldr	r3, [r3, #0]
 8011400:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8011404:	2b00      	cmp	r3, #0
 8011406:	d101      	bne.n	801140c <_ux_host_stack_initialize+0xf8>
            status = UX_MEMORY_INSUFFICIENT;
 8011408:	2312      	movs	r3, #18
 801140a:	60fb      	str	r3, [r7, #12]
    }

    /* Create the semaphores used by the hub and root hub to awake the enumeration thread.  */
    if (status == UX_SUCCESS)
 801140c:	68fb      	ldr	r3, [r7, #12]
 801140e:	2b00      	cmp	r3, #0
 8011410:	d10d      	bne.n	801142e <_ux_host_stack_initialize+0x11a>
    {
        status =  _ux_utility_semaphore_create(&_ux_system_host -> ux_system_host_enum_semaphore, "ux_system_host_enum_semaphore", 0);
 8011412:	4b34      	ldr	r3, [pc, #208]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	33d8      	adds	r3, #216	@ 0xd8
 8011418:	2200      	movs	r2, #0
 801141a:	4933      	ldr	r1, [pc, #204]	@ (80114e8 <_ux_host_stack_initialize+0x1d4>)
 801141c:	4618      	mov	r0, r3
 801141e:	f001 f9dc 	bl	80127da <_ux_utility_semaphore_create>
 8011422:	60f8      	str	r0, [r7, #12]
        if(status != UX_SUCCESS)
 8011424:	68fb      	ldr	r3, [r7, #12]
 8011426:	2b00      	cmp	r3, #0
 8011428:	d001      	beq.n	801142e <_ux_host_stack_initialize+0x11a>
            status = UX_SEMAPHORE_ERROR;
 801142a:	2315      	movs	r3, #21
 801142c:	60fb      	str	r3, [r7, #12]
    }

    /* Create the semaphores used by the HCD to perform the completion phase of transfer_requests.  */
    if (status == UX_SUCCESS)
 801142e:	68fb      	ldr	r3, [r7, #12]
 8011430:	2b00      	cmp	r3, #0
 8011432:	d10e      	bne.n	8011452 <_ux_host_stack_initialize+0x13e>
    {
        status =  _ux_utility_semaphore_create(&_ux_system_host -> ux_system_host_hcd_semaphore, "ux_system_host_hcd_semaphore", 0);
 8011434:	4b2b      	ldr	r3, [pc, #172]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 8011436:	681b      	ldr	r3, [r3, #0]
 8011438:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 801143c:	2200      	movs	r2, #0
 801143e:	492b      	ldr	r1, [pc, #172]	@ (80114ec <_ux_host_stack_initialize+0x1d8>)
 8011440:	4618      	mov	r0, r3
 8011442:	f001 f9ca 	bl	80127da <_ux_utility_semaphore_create>
 8011446:	60f8      	str	r0, [r7, #12]
        if(status != UX_SUCCESS)
 8011448:	68fb      	ldr	r3, [r7, #12]
 801144a:	2b00      	cmp	r3, #0
 801144c:	d001      	beq.n	8011452 <_ux_host_stack_initialize+0x13e>
            status = UX_SEMAPHORE_ERROR;
 801144e:	2315      	movs	r3, #21
 8011450:	60fb      	str	r3, [r7, #12]
    }

    /* Create the enumeration thread of USBX.  */
    if (status == UX_SUCCESS)
 8011452:	68fb      	ldr	r3, [r7, #12]
 8011454:	2b00      	cmp	r3, #0
 8011456:	d11d      	bne.n	8011494 <_ux_host_stack_initialize+0x180>
    {
        status =  _ux_utility_thread_create(&_ux_system_host -> ux_system_host_enum_thread, "ux_system_host_enum_thread", _ux_host_stack_enum_thread_entry,
 8011458:	4b22      	ldr	r3, [pc, #136]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	f103 0028 	add.w	r0, r3, #40	@ 0x28
                            0, _ux_system_host -> ux_system_host_enum_thread_stack,
 8011460:	4b20      	ldr	r3, [pc, #128]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 8011462:	681b      	ldr	r3, [r3, #0]
 8011464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        status =  _ux_utility_thread_create(&_ux_system_host -> ux_system_host_enum_thread, "ux_system_host_enum_thread", _ux_host_stack_enum_thread_entry,
 8011466:	2201      	movs	r2, #1
 8011468:	9205      	str	r2, [sp, #20]
 801146a:	2200      	movs	r2, #0
 801146c:	9204      	str	r2, [sp, #16]
 801146e:	2214      	movs	r2, #20
 8011470:	9203      	str	r2, [sp, #12]
 8011472:	2214      	movs	r2, #20
 8011474:	9202      	str	r2, [sp, #8]
 8011476:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801147a:	9201      	str	r2, [sp, #4]
 801147c:	9300      	str	r3, [sp, #0]
 801147e:	2300      	movs	r3, #0
 8011480:	4a1b      	ldr	r2, [pc, #108]	@ (80114f0 <_ux_host_stack_initialize+0x1dc>)
 8011482:	491c      	ldr	r1, [pc, #112]	@ (80114f4 <_ux_host_stack_initialize+0x1e0>)
 8011484:	f001 faa1 	bl	80129ca <_ux_utility_thread_create>
 8011488:	60f8      	str	r0, [r7, #12]
                            UX_HOST_ENUM_THREAD_STACK_SIZE, UX_THREAD_PRIORITY_ENUM,
                            UX_THREAD_PRIORITY_ENUM, UX_NO_TIME_SLICE, UX_AUTO_START);
                            
        /* Check the completion status.  */
        if(status != UX_SUCCESS)
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	2b00      	cmp	r3, #0
 801148e:	d001      	beq.n	8011494 <_ux_host_stack_initialize+0x180>
            status = UX_THREAD_ERROR;
 8011490:	2316      	movs	r3, #22
 8011492:	60fb      	str	r3, [r7, #12]
    }

    /* Create the HCD thread of USBX.  */
    if (status == UX_SUCCESS)
 8011494:	68fb      	ldr	r3, [r7, #12]
 8011496:	2b00      	cmp	r3, #0
 8011498:	d11e      	bne.n	80114d8 <_ux_host_stack_initialize+0x1c4>
    {
        status =  _ux_utility_thread_create(&_ux_system_host -> ux_system_host_hcd_thread, "ux_host_stack_hcd_thread", _ux_host_stack_hcd_thread_entry,
 801149a:	4b12      	ldr	r3, [pc, #72]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 801149c:	681b      	ldr	r3, [r3, #0]
 801149e:	f103 00fc 	add.w	r0, r3, #252	@ 0xfc
                            0, _ux_system_host -> ux_system_host_hcd_thread_stack,
 80114a2:	4b10      	ldr	r3, [pc, #64]	@ (80114e4 <_ux_host_stack_initialize+0x1d0>)
 80114a4:	681b      	ldr	r3, [r3, #0]
 80114a6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
        status =  _ux_utility_thread_create(&_ux_system_host -> ux_system_host_hcd_thread, "ux_host_stack_hcd_thread", _ux_host_stack_hcd_thread_entry,
 80114aa:	2201      	movs	r2, #1
 80114ac:	9205      	str	r2, [sp, #20]
 80114ae:	2200      	movs	r2, #0
 80114b0:	9204      	str	r2, [sp, #16]
 80114b2:	2202      	movs	r2, #2
 80114b4:	9203      	str	r2, [sp, #12]
 80114b6:	2202      	movs	r2, #2
 80114b8:	9202      	str	r2, [sp, #8]
 80114ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80114be:	9201      	str	r2, [sp, #4]
 80114c0:	9300      	str	r3, [sp, #0]
 80114c2:	2300      	movs	r3, #0
 80114c4:	4a0c      	ldr	r2, [pc, #48]	@ (80114f8 <_ux_host_stack_initialize+0x1e4>)
 80114c6:	490d      	ldr	r1, [pc, #52]	@ (80114fc <_ux_host_stack_initialize+0x1e8>)
 80114c8:	f001 fa7f 	bl	80129ca <_ux_utility_thread_create>
 80114cc:	60f8      	str	r0, [r7, #12]
                            UX_HOST_HCD_THREAD_STACK_SIZE, UX_THREAD_PRIORITY_HCD,
                            UX_THREAD_PRIORITY_HCD, UX_NO_TIME_SLICE,UX_AUTO_START);

        /* Check the completion status.  */
        if(status != UX_SUCCESS)
 80114ce:	68fb      	ldr	r3, [r7, #12]
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	d001      	beq.n	80114d8 <_ux_host_stack_initialize+0x1c4>
            status = UX_THREAD_ERROR;
 80114d4:	2316      	movs	r3, #22
 80114d6:	60fb      	str	r3, [r7, #12]
    if (_ux_system_host -> ux_system_host_hcd_thread.tx_thread_id != 0)
        _ux_utility_thread_delete(&_ux_system_host -> ux_system_host_hcd_thread);
#else

    /* Return completion status to caller if success.  */
    if (status == UX_SUCCESS)
 80114d8:	68fb      	ldr	r3, [r7, #12]
 80114da:	2b00      	cmp	r3, #0
 80114dc:	d110      	bne.n	8011500 <_ux_host_stack_initialize+0x1ec>
        return(status);
 80114de:	68fb      	ldr	r3, [r7, #12]
 80114e0:	e067      	b.n	80115b2 <_ux_host_stack_initialize+0x29e>
 80114e2:	bf00      	nop
 80114e4:	20015fe4 	.word	0x20015fe4
 80114e8:	0801a060 	.word	0x0801a060
 80114ec:	0801a080 	.word	0x0801a080
 80114f0:	080111e5 	.word	0x080111e5
 80114f4:	0801a0a0 	.word	0x0801a0a0
 80114f8:	0801129d 	.word	0x0801129d
 80114fc:	0801a0bc 	.word	0x0801a0bc
     * no need to delete it.  */
#endif

#if !defined(UX_HOST_STANDALONE)
    /* Delete _ux_system_host -> ux_system_host_enum_thread.  */
    if (_ux_system_host -> ux_system_host_enum_thread.tx_thread_id != 0)
 8011500:	4b2e      	ldr	r3, [pc, #184]	@ (80115bc <_ux_host_stack_initialize+0x2a8>)
 8011502:	681b      	ldr	r3, [r3, #0]
 8011504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011506:	2b00      	cmp	r3, #0
 8011508:	d005      	beq.n	8011516 <_ux_host_stack_initialize+0x202>
        _ux_utility_thread_delete(&_ux_system_host -> ux_system_host_enum_thread);
 801150a:	4b2c      	ldr	r3, [pc, #176]	@ (80115bc <_ux_host_stack_initialize+0x2a8>)
 801150c:	681b      	ldr	r3, [r3, #0]
 801150e:	3328      	adds	r3, #40	@ 0x28
 8011510:	4618      	mov	r0, r3
 8011512:	f001 fa83 	bl	8012a1c <_ux_utility_thread_delete>
    
    /* Delete _ux_system_host -> ux_system_host_hcd_semaphore.  */
    if (_ux_system_host -> ux_system_host_hcd_semaphore.tx_semaphore_id != 0)
 8011516:	4b29      	ldr	r3, [pc, #164]	@ (80115bc <_ux_host_stack_initialize+0x2a8>)
 8011518:	681b      	ldr	r3, [r3, #0]
 801151a:	f8d3 31ac 	ldr.w	r3, [r3, #428]	@ 0x1ac
 801151e:	2b00      	cmp	r3, #0
 8011520:	d006      	beq.n	8011530 <_ux_host_stack_initialize+0x21c>
        _ux_utility_semaphore_delete(&_ux_system_host -> ux_system_host_hcd_semaphore);
 8011522:	4b26      	ldr	r3, [pc, #152]	@ (80115bc <_ux_host_stack_initialize+0x2a8>)
 8011524:	681b      	ldr	r3, [r3, #0]
 8011526:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 801152a:	4618      	mov	r0, r3
 801152c:	f001 f96f 	bl	801280e <_ux_utility_semaphore_delete>

    /* Delete _ux_system_host -> ux_system_host_enum_semaphore.  */
    if (_ux_system_host -> ux_system_host_enum_semaphore.tx_semaphore_id != 0)
 8011530:	4b22      	ldr	r3, [pc, #136]	@ (80115bc <_ux_host_stack_initialize+0x2a8>)
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8011538:	2b00      	cmp	r3, #0
 801153a:	d005      	beq.n	8011548 <_ux_host_stack_initialize+0x234>
        _ux_utility_semaphore_delete(&_ux_system_host -> ux_system_host_enum_semaphore);
 801153c:	4b1f      	ldr	r3, [pc, #124]	@ (80115bc <_ux_host_stack_initialize+0x2a8>)
 801153e:	681b      	ldr	r3, [r3, #0]
 8011540:	33d8      	adds	r3, #216	@ 0xd8
 8011542:	4618      	mov	r0, r3
 8011544:	f001 f963 	bl	801280e <_ux_utility_semaphore_delete>

    /* Free _ux_system_host -> ux_system_host_hcd_thread_stack.  */
    if (_ux_system_host -> ux_system_host_hcd_thread_stack)
 8011548:	4b1c      	ldr	r3, [pc, #112]	@ (80115bc <_ux_host_stack_initialize+0x2a8>)
 801154a:	681b      	ldr	r3, [r3, #0]
 801154c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8011550:	2b00      	cmp	r3, #0
 8011552:	d006      	beq.n	8011562 <_ux_host_stack_initialize+0x24e>
        _ux_utility_memory_free(_ux_system_host -> ux_system_host_hcd_thread_stack);
 8011554:	4b19      	ldr	r3, [pc, #100]	@ (80115bc <_ux_host_stack_initialize+0x2a8>)
 8011556:	681b      	ldr	r3, [r3, #0]
 8011558:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 801155c:	4618      	mov	r0, r3
 801155e:	f001 f809 	bl	8012574 <_ux_utility_memory_free>

    /* Free _ux_system_host -> ux_system_host_enum_thread_stack.  */
    if (_ux_system_host -> ux_system_host_enum_thread_stack)
 8011562:	4b16      	ldr	r3, [pc, #88]	@ (80115bc <_ux_host_stack_initialize+0x2a8>)
 8011564:	681b      	ldr	r3, [r3, #0]
 8011566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011568:	2b00      	cmp	r3, #0
 801156a:	d005      	beq.n	8011578 <_ux_host_stack_initialize+0x264>
        _ux_utility_memory_free(_ux_system_host -> ux_system_host_enum_thread_stack);
 801156c:	4b13      	ldr	r3, [pc, #76]	@ (80115bc <_ux_host_stack_initialize+0x2a8>)
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011572:	4618      	mov	r0, r3
 8011574:	f000 fffe 	bl	8012574 <_ux_utility_memory_free>
#endif

    /* Free _ux_system_host -> ux_system_host_device_array.  */
    if (_ux_system_host -> ux_system_host_device_array)
 8011578:	4b10      	ldr	r3, [pc, #64]	@ (80115bc <_ux_host_stack_initialize+0x2a8>)
 801157a:	681b      	ldr	r3, [r3, #0]
 801157c:	695b      	ldr	r3, [r3, #20]
 801157e:	2b00      	cmp	r3, #0
 8011580:	d005      	beq.n	801158e <_ux_host_stack_initialize+0x27a>
        _ux_utility_memory_free(_ux_system_host -> ux_system_host_device_array);
 8011582:	4b0e      	ldr	r3, [pc, #56]	@ (80115bc <_ux_host_stack_initialize+0x2a8>)
 8011584:	681b      	ldr	r3, [r3, #0]
 8011586:	695b      	ldr	r3, [r3, #20]
 8011588:	4618      	mov	r0, r3
 801158a:	f000 fff3 	bl	8012574 <_ux_utility_memory_free>
    
    /* Free _ux_system_host -> ux_system_host_class_array.  */
    if (_ux_system_host -> ux_system_host_class_array)
 801158e:	4b0b      	ldr	r3, [pc, #44]	@ (80115bc <_ux_host_stack_initialize+0x2a8>)
 8011590:	681b      	ldr	r3, [r3, #0]
 8011592:	685b      	ldr	r3, [r3, #4]
 8011594:	2b00      	cmp	r3, #0
 8011596:	d005      	beq.n	80115a4 <_ux_host_stack_initialize+0x290>
        _ux_utility_memory_free(_ux_system_host -> ux_system_host_class_array);
 8011598:	4b08      	ldr	r3, [pc, #32]	@ (80115bc <_ux_host_stack_initialize+0x2a8>)
 801159a:	681b      	ldr	r3, [r3, #0]
 801159c:	685b      	ldr	r3, [r3, #4]
 801159e:	4618      	mov	r0, r3
 80115a0:	f000 ffe8 	bl	8012574 <_ux_utility_memory_free>

    /* Free _ux_system_host -> ux_system_host_hcd_array.  */
    _ux_utility_memory_free(_ux_system_host -> ux_system_host_hcd_array);
 80115a4:	4b05      	ldr	r3, [pc, #20]	@ (80115bc <_ux_host_stack_initialize+0x2a8>)
 80115a6:	681b      	ldr	r3, [r3, #0]
 80115a8:	68db      	ldr	r3, [r3, #12]
 80115aa:	4618      	mov	r0, r3
 80115ac:	f000 ffe2 	bl	8012574 <_ux_utility_memory_free>

    /* Return completion status to caller.  */
    return(status);
 80115b0:	68fb      	ldr	r3, [r7, #12]
}
 80115b2:	4618      	mov	r0, r3
 80115b4:	3714      	adds	r7, #20
 80115b6:	46bd      	mov	sp, r7
 80115b8:	bd90      	pop	{r4, r7, pc}
 80115ba:	bf00      	nop
 80115bc:	20015fe4 	.word	0x20015fe4

080115c0 <_ux_host_stack_interface_endpoint_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_interface_endpoint_get(UX_INTERFACE *interface, UINT endpoint_index, UX_ENDPOINT **endpoint)
{
 80115c0:	b580      	push	{r7, lr}
 80115c2:	b086      	sub	sp, #24
 80115c4:	af00      	add	r7, sp, #0
 80115c6:	60f8      	str	r0, [r7, #12]
 80115c8:	60b9      	str	r1, [r7, #8]
 80115ca:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_INTERFACE_ENDPOINT_GET, interface, endpoint_index, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Do a sanity check on the interface handle.  */
    if (interface -> ux_interface_handle != (ULONG) (ALIGN_TYPE) interface)
 80115cc:	68fb      	ldr	r3, [r7, #12]
 80115ce:	681a      	ldr	r2, [r3, #0]
 80115d0:	68fb      	ldr	r3, [r7, #12]
 80115d2:	429a      	cmp	r2, r3
 80115d4:	d006      	beq.n	80115e4 <_ux_host_stack_interface_endpoint_get+0x24>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_INTERFACE_HANDLE_UNKNOWN);
 80115d6:	2252      	movs	r2, #82	@ 0x52
 80115d8:	2104      	movs	r1, #4
 80115da:	2002      	movs	r0, #2
 80115dc:	f000 fd28 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_INTERFACE_HANDLE_UNKNOWN);
 80115e0:	2352      	movs	r3, #82	@ 0x52
 80115e2:	e01d      	b.n	8011620 <_ux_host_stack_interface_endpoint_get+0x60>
    }
            
    /* Start with the endpoint attached to the interface.  */
    current_endpoint =  interface -> ux_interface_first_endpoint;
 80115e4:	68fb      	ldr	r3, [r7, #12]
 80115e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80115e8:	613b      	str	r3, [r7, #16]

    /* The first endpoint has the index 0.  */    
    current_endpoint_index =  0;
 80115ea:	2300      	movs	r3, #0
 80115ec:	617b      	str	r3, [r7, #20]
    
    /* Traverse the list of the endpoints until we found the right one.  */        
    while (current_endpoint != UX_NULL)
 80115ee:	e00e      	b.n	801160e <_ux_host_stack_interface_endpoint_get+0x4e>
    {

        /* Check if the endpoint index matches the current one.  */
        if (endpoint_index == current_endpoint_index)
 80115f0:	68ba      	ldr	r2, [r7, #8]
 80115f2:	697b      	ldr	r3, [r7, #20]
 80115f4:	429a      	cmp	r2, r3
 80115f6:	d104      	bne.n	8011602 <_ux_host_stack_interface_endpoint_get+0x42>
        {

            /* Setup the return endpoint pointer.  */
            *endpoint=current_endpoint;
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	693a      	ldr	r2, [r7, #16]
 80115fc:	601a      	str	r2, [r3, #0]

            /* Return success to the caller.  */
            return(UX_SUCCESS);
 80115fe:	2300      	movs	r3, #0
 8011600:	e00e      	b.n	8011620 <_ux_host_stack_interface_endpoint_get+0x60>
        }
        
        /* Move to the next endpoint.  */
        current_endpoint =  current_endpoint -> ux_endpoint_next_endpoint;
 8011602:	693b      	ldr	r3, [r7, #16]
 8011604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011606:	613b      	str	r3, [r7, #16]
        
        /* Move to the next index.  */
        current_endpoint_index++;
 8011608:	697b      	ldr	r3, [r7, #20]
 801160a:	3301      	adds	r3, #1
 801160c:	617b      	str	r3, [r7, #20]
    while (current_endpoint != UX_NULL)
 801160e:	693b      	ldr	r3, [r7, #16]
 8011610:	2b00      	cmp	r3, #0
 8011612:	d1ed      	bne.n	80115f0 <_ux_host_stack_interface_endpoint_get+0x30>
    }

    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_ENDPOINT_HANDLE_UNKNOWN);
 8011614:	2253      	movs	r2, #83	@ 0x53
 8011616:	2104      	movs	r1, #4
 8011618:	2002      	movs	r0, #2
 801161a:	f000 fd09 	bl	8012030 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return an error!  */
    return(UX_ENDPOINT_HANDLE_UNKNOWN);
 801161e:	2353      	movs	r3, #83	@ 0x53
}
 8011620:	4618      	mov	r0, r3
 8011622:	3718      	adds	r7, #24
 8011624:	46bd      	mov	sp, r7
 8011626:	bd80      	pop	{r7, pc}

08011628 <_ux_host_stack_interface_instance_create>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_interface_instance_create(UX_INTERFACE *interface)
{
 8011628:	b580      	push	{r7, lr}
 801162a:	b084      	sub	sp, #16
 801162c:	af00      	add	r7, sp, #0
 801162e:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_INTERFACE_INSTANCE_CREATE, interface, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Obtain the first endpoint for this alternate setting.  */
    endpoint =  interface -> ux_interface_first_endpoint;
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011634:	60fb      	str	r3, [r7, #12]

    /* Loop to create each endpoint.  */
    while (endpoint != UX_NULL)
 8011636:	e00b      	b.n	8011650 <_ux_host_stack_interface_instance_create+0x28>
    {

        /* Create an endpoint for the instance.  */
        status = _ux_host_stack_endpoint_instance_create(endpoint);
 8011638:	68f8      	ldr	r0, [r7, #12]
 801163a:	f7ff fd4b 	bl	80110d4 <_ux_host_stack_endpoint_instance_create>
 801163e:	60b8      	str	r0, [r7, #8]
        
        /* Check status, the controller may have refused the endpoint creation.  */
        if (status != UX_SUCCESS)
 8011640:	68bb      	ldr	r3, [r7, #8]
 8011642:	2b00      	cmp	r3, #0
 8011644:	d001      	beq.n	801164a <_ux_host_stack_interface_instance_create+0x22>
        
            /* An error occurred at the controller level.  */
            return(status);
 8011646:	68bb      	ldr	r3, [r7, #8]
 8011648:	e006      	b.n	8011658 <_ux_host_stack_interface_instance_create+0x30>
        
        /* Move to next endpoint.  */
        endpoint =  endpoint -> ux_endpoint_next_endpoint;
 801164a:	68fb      	ldr	r3, [r7, #12]
 801164c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801164e:	60fb      	str	r3, [r7, #12]
    while (endpoint != UX_NULL)
 8011650:	68fb      	ldr	r3, [r7, #12]
 8011652:	2b00      	cmp	r3, #0
 8011654:	d1f0      	bne.n	8011638 <_ux_host_stack_interface_instance_create+0x10>

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_HOST_OBJECT_TYPE_INTERFACE, interface, 0, 0, 0);

    /* Return completion status.  */
    return(UX_SUCCESS); 
 8011656:	2300      	movs	r3, #0
}
 8011658:	4618      	mov	r0, r3
 801165a:	3710      	adds	r7, #16
 801165c:	46bd      	mov	sp, r7
 801165e:	bd80      	pop	{r7, pc}

08011660 <_ux_host_stack_interface_instance_delete>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_interface_instance_delete(UX_INTERFACE *interface)
{
 8011660:	b580      	push	{r7, lr}
 8011662:	b084      	sub	sp, #16
 8011664:	af00      	add	r7, sp, #0
 8011666:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(interface);

    /* Obtain the first endpoint for this alternate setting.  */
    endpoint =  interface -> ux_interface_first_endpoint;
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801166c:	60fb      	str	r3, [r7, #12]

    /* Loop to delete each endpoint.  */
    while (endpoint != UX_NULL)
 801166e:	e005      	b.n	801167c <_ux_host_stack_interface_instance_delete+0x1c>
    {

        /* Delete endpoint.  */
        _ux_host_stack_endpoint_instance_delete(endpoint);
 8011670:	68f8      	ldr	r0, [r7, #12]
 8011672:	f7ff fd7b 	bl	801116c <_ux_host_stack_endpoint_instance_delete>

        /* Move to next endpoint. */
        endpoint =  endpoint -> ux_endpoint_next_endpoint;
 8011676:	68fb      	ldr	r3, [r7, #12]
 8011678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801167a:	60fb      	str	r3, [r7, #12]
    while (endpoint != UX_NULL)
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	2b00      	cmp	r3, #0
 8011680:	d1f6      	bne.n	8011670 <_ux_host_stack_interface_instance_delete+0x10>
    }

    /* Return to caller.  */
    return; 
 8011682:	bf00      	nop
}
 8011684:	3710      	adds	r7, #16
 8011686:	46bd      	mov	sp, r7
 8011688:	bd80      	pop	{r7, pc}
	...

0801168c <_ux_host_stack_interfaces_scan>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_interfaces_scan(UX_CONFIGURATION *configuration, UCHAR * descriptor)
{
 801168c:	b580      	push	{r7, lr}
 801168e:	b090      	sub	sp, #64	@ 0x40
 8011690:	af00      	add	r7, sp, #0
 8011692:	6078      	str	r0, [r7, #4]
 8011694:	6039      	str	r1, [r7, #0]
ULONG                               interface_association_descriptor_present;
ULONG                               interface_in_iad_count;
UX_INTERFACE_ASSOCIATION_DESCRIPTOR interface_association;

    /* Retrieve the size of all the configuration descriptor.  */
    total_configuration_length =  configuration -> ux_configuration_descriptor.wTotalLength;
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	695b      	ldr	r3, [r3, #20]
 801169a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    
    /* Set the IAD to false.  */
    interface_association_descriptor_present = UX_FALSE;
 801169c:	2300      	movs	r3, #0
 801169e:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Set the IAD interface count to zero.  */
    interface_in_iad_count = 0;
 80116a0:	2300      	movs	r3, #0
 80116a2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Scan the entire descriptor and search for interfaces. We should also ensure that 
       the descriptor is valid by verifying the length of each descriptor scanned.  */
    while (total_configuration_length)
 80116a4:	e065      	b.n	8011772 <_ux_host_stack_interfaces_scan+0xe6>
    {

        /* Gather the length and type of the descriptor.  */
        descriptor_length =  *descriptor;
 80116a6:	683b      	ldr	r3, [r7, #0]
 80116a8:	781b      	ldrb	r3, [r3, #0]
 80116aa:	633b      	str	r3, [r7, #48]	@ 0x30
        descriptor_type =    *(descriptor + 1);
 80116ac:	683b      	ldr	r3, [r7, #0]
 80116ae:	3301      	adds	r3, #1
 80116b0:	781b      	ldrb	r3, [r3, #0]
 80116b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Make sure this descriptor has at least the minimum length.  */
        if (descriptor_length < 3)
 80116b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80116b6:	2b02      	cmp	r3, #2
 80116b8:	d806      	bhi.n	80116c8 <_ux_host_stack_interfaces_scan+0x3c>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 80116ba:	2242      	movs	r2, #66	@ 0x42
 80116bc:	2104      	movs	r1, #4
 80116be:	2002      	movs	r0, #2
 80116c0:	f000 fcb6 	bl	8012030 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_DESCRIPTOR_CORRUPTED);
 80116c4:	2342      	movs	r3, #66	@ 0x42
 80116c6:	e058      	b.n	801177a <_ux_host_stack_interfaces_scan+0xee>
        }            

        /* Check the type for an interface association descriptor.  */
        if (descriptor_type == UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ITEM)
 80116c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116ca:	2b0b      	cmp	r3, #11
 80116cc:	d113      	bne.n	80116f6 <_ux_host_stack_interfaces_scan+0x6a>
        {

            /* Parse the interface association descriptor and make it machine independent.  */
            _ux_utility_descriptor_parse(descriptor,
 80116ce:	f107 0308 	add.w	r3, r7, #8
 80116d2:	2208      	movs	r2, #8
 80116d4:	492b      	ldr	r1, [pc, #172]	@ (8011784 <_ux_host_stack_interfaces_scan+0xf8>)
 80116d6:	6838      	ldr	r0, [r7, #0]
 80116d8:	f000 fd98 	bl	801220c <_ux_utility_descriptor_parse>
                            _ux_system_interface_association_descriptor_structure,
                            UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ENTRIES,
                            (UCHAR *) &interface_association);

            /* Retrieve the CLASS/SUBCLASS from descriptor and store it in the configuration instance.  */
            configuration -> ux_configuration_iad_class    = interface_association.bFunctionClass;
 80116dc:	69ba      	ldr	r2, [r7, #24]
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	639a      	str	r2, [r3, #56]	@ 0x38
            configuration -> ux_configuration_iad_subclass = interface_association.bFunctionSubClass;
 80116e2:	69fa      	ldr	r2, [r7, #28]
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	63da      	str	r2, [r3, #60]	@ 0x3c
            configuration -> ux_configuration_iad_protocol = interface_association.bFunctionProtocol;
 80116e8:	6a3a      	ldr	r2, [r7, #32]
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	641a      	str	r2, [r3, #64]	@ 0x40

            /* We have an IAD.  */
            interface_association_descriptor_present = UX_TRUE;
 80116ee:	2301      	movs	r3, #1
 80116f0:	63bb      	str	r3, [r7, #56]	@ 0x38
            
            /* Memorize the number of interfaces attached to this IAD.  */
            interface_in_iad_count = interface_association.bInterfaceCount;
 80116f2:	697b      	ldr	r3, [r7, #20]
 80116f4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        
        /* Check the type for an interface descriptor.  */
        if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 80116f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116f8:	2b04      	cmp	r3, #4
 80116fa:	d11e      	bne.n	801173a <_ux_host_stack_interfaces_scan+0xae>
        {

            /* We have found an interface descriptor. This descriptor contains at least 
               the default alternate setting (with value 0) and may have others.  */
            status =  _ux_host_stack_new_interface_create(configuration, descriptor, total_configuration_length);
 80116fc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80116fe:	6839      	ldr	r1, [r7, #0]
 8011700:	6878      	ldr	r0, [r7, #4]
 8011702:	f000 f9f9 	bl	8011af8 <_ux_host_stack_new_interface_create>
 8011706:	62b8      	str	r0, [r7, #40]	@ 0x28

            /* Are we within an IAD ? */
            if (interface_association_descriptor_present == UX_TRUE)
 8011708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801170a:	2b01      	cmp	r3, #1
 801170c:	d110      	bne.n	8011730 <_ux_host_stack_interfaces_scan+0xa4>
            {

                /* Decrement the number of interfaces attached here.  */
                interface_in_iad_count--;
 801170e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011710:	3b01      	subs	r3, #1
 8011712:	637b      	str	r3, [r7, #52]	@ 0x34
                
                /* Are we at the end of the interface count ? */
                if (interface_in_iad_count == 0)
 8011714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011716:	2b00      	cmp	r3, #0
 8011718:	d10a      	bne.n	8011730 <_ux_host_stack_interfaces_scan+0xa4>
                {
    
                    /* Set the IAD to false now.  */
                    interface_association_descriptor_present = UX_FALSE;
 801171a:	2300      	movs	r3, #0
 801171c:	63bb      	str	r3, [r7, #56]	@ 0x38

                    /* Reset the IAD Class/Subclass/Protocol. */
                    configuration -> ux_configuration_iad_class    = 0;
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	2200      	movs	r2, #0
 8011722:	639a      	str	r2, [r3, #56]	@ 0x38
                    configuration -> ux_configuration_iad_subclass = 0;
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	2200      	movs	r2, #0
 8011728:	63da      	str	r2, [r3, #60]	@ 0x3c
                    configuration -> ux_configuration_iad_protocol = 0;
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	2200      	movs	r2, #0
 801172e:	641a      	str	r2, [r3, #64]	@ 0x40

                }
            }

            /* Check return status.  */
            if(status != UX_SUCCESS)
 8011730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011732:	2b00      	cmp	r3, #0
 8011734:	d001      	beq.n	801173a <_ux_host_stack_interfaces_scan+0xae>
                return(status);
 8011736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011738:	e01f      	b.n	801177a <_ux_host_stack_interfaces_scan+0xee>
        }       

        /* Check the type for an OTG descriptor.  */
        if (descriptor_type == UX_OTG_DESCRIPTOR_ITEM)
 801173a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801173c:	2b09      	cmp	r3, #9
 801173e:	d105      	bne.n	801174c <_ux_host_stack_interfaces_scan+0xc0>
        
            /* Retrieve the bmAttributes for SRP/HNP support.  */
            configuration -> ux_configuration_otg_capabilities = (ULONG) *(descriptor + UX_OTG_BM_ATTRIBUTES);
 8011740:	683b      	ldr	r3, [r7, #0]
 8011742:	3302      	adds	r3, #2
 8011744:	781b      	ldrb	r3, [r3, #0]
 8011746:	461a      	mov	r2, r3
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	609a      	str	r2, [r3, #8]

        /* Verify if the descriptor is still valid.  */
        if (descriptor_length > total_configuration_length)
 801174c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801174e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011750:	429a      	cmp	r2, r3
 8011752:	d906      	bls.n	8011762 <_ux_host_stack_interfaces_scan+0xd6>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 8011754:	2242      	movs	r2, #66	@ 0x42
 8011756:	2104      	movs	r1, #4
 8011758:	2002      	movs	r0, #2
 801175a:	f000 fc69 	bl	8012030 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_DESCRIPTOR_CORRUPTED);
 801175e:	2342      	movs	r3, #66	@ 0x42
 8011760:	e00b      	b.n	801177a <_ux_host_stack_interfaces_scan+0xee>
        }
        /* Jump to the next descriptor if we have not reached the end.  */
        descriptor +=  descriptor_length;
 8011762:	683a      	ldr	r2, [r7, #0]
 8011764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011766:	4413      	add	r3, r2
 8011768:	603b      	str	r3, [r7, #0]

        /* And adjust the length left to parse in the descriptor.  */
        total_configuration_length -=  descriptor_length;
 801176a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801176c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801176e:	1ad3      	subs	r3, r2, r3
 8011770:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (total_configuration_length)
 8011772:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011774:	2b00      	cmp	r3, #0
 8011776:	d196      	bne.n	80116a6 <_ux_host_stack_interfaces_scan+0x1a>
    }

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8011778:	2300      	movs	r3, #0
}
 801177a:	4618      	mov	r0, r3
 801177c:	3740      	adds	r7, #64	@ 0x40
 801177e:	46bd      	mov	sp, r7
 8011780:	bd80      	pop	{r7, pc}
 8011782:	bf00      	nop
 8011784:	20000064 	.word	0x20000064

08011788 <_ux_host_stack_new_configuration_create>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_new_configuration_create(UX_DEVICE *device, UX_CONFIGURATION *configuration)
{
 8011788:	b480      	push	{r7}
 801178a:	b085      	sub	sp, #20
 801178c:	af00      	add	r7, sp, #0
 801178e:	6078      	str	r0, [r7, #4]
 8011790:	6039      	str	r1, [r7, #0]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_NEW_CONFIGURATION_CREATE, device, configuration, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* The device that owns this configuration is memorized in the 
       configuration container itself, easier for back chaining.  */
    configuration -> ux_configuration_device =  device;
 8011792:	683b      	ldr	r3, [r7, #0]
 8011794:	687a      	ldr	r2, [r7, #4]
 8011796:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Save the configuration handle in the container, this is for ensuring the
       configuration container is not corrupted.  */
    configuration -> ux_configuration_handle =  (ULONG) (ALIGN_TYPE) configuration;
 8011798:	683a      	ldr	r2, [r7, #0]
 801179a:	683b      	ldr	r3, [r7, #0]
 801179c:	601a      	str	r2, [r3, #0]

    /* There is 2 cases for the creation of the configuration descriptor 
       if this is the first one, the configuration descriptor is hooked
       to the device. If it is not the first one, the configuration is 
       hooked to the end of the chain of configurations.  */
    if (device -> ux_device_first_configuration == UX_NULL)
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d103      	bne.n	80117ae <_ux_host_stack_new_configuration_create+0x26>
    {
        device -> ux_device_first_configuration =  configuration;
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	683a      	ldr	r2, [r7, #0]
 80117aa:	641a      	str	r2, [r3, #64]	@ 0x40
        /* Hook the new configuration.  */
        list_configuration -> ux_configuration_next_configuration =  configuration;
    }

    /* Return to caller.  */
    return;
 80117ac:	e00e      	b.n	80117cc <_ux_host_stack_new_configuration_create+0x44>
        list_configuration =  device -> ux_device_first_configuration;
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80117b2:	60fb      	str	r3, [r7, #12]
        while (list_configuration -> ux_configuration_next_configuration != UX_NULL)
 80117b4:	e002      	b.n	80117bc <_ux_host_stack_new_configuration_create+0x34>
            list_configuration =  list_configuration -> ux_configuration_next_configuration;
 80117b6:	68fb      	ldr	r3, [r7, #12]
 80117b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80117ba:	60fb      	str	r3, [r7, #12]
        while (list_configuration -> ux_configuration_next_configuration != UX_NULL)
 80117bc:	68fb      	ldr	r3, [r7, #12]
 80117be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d1f8      	bne.n	80117b6 <_ux_host_stack_new_configuration_create+0x2e>
        list_configuration -> ux_configuration_next_configuration =  configuration;
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	683a      	ldr	r2, [r7, #0]
 80117c8:	631a      	str	r2, [r3, #48]	@ 0x30
    return;
 80117ca:	bf00      	nop
}
 80117cc:	3714      	adds	r7, #20
 80117ce:	46bd      	mov	sp, r7
 80117d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117d4:	4770      	bx	lr
	...

080117d8 <_ux_host_stack_new_device_create>:
/**************************************************************************/
UINT  _ux_host_stack_new_device_create(UX_HCD *hcd, UX_DEVICE *device_owner,
                                UINT port_index, UINT device_speed,
                                UINT port_max_power,
                                UX_DEVICE **created_device)
{
 80117d8:	b580      	push	{r7, lr}
 80117da:	b088      	sub	sp, #32
 80117dc:	af00      	add	r7, sp, #0
 80117de:	60f8      	str	r0, [r7, #12]
 80117e0:	60b9      	str	r1, [r7, #8]
 80117e2:	607a      	str	r2, [r7, #4]
 80117e4:	603b      	str	r3, [r7, #0]


#if UX_MAX_DEVICES > 1
    /* Verify the number of devices attached to the HCD already. Normally a HCD
       can have up to 127 devices but that can be tailored.  */
    if (hcd -> ux_hcd_nb_devices > UX_MAX_USB_DEVICES)
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80117ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80117ec:	d906      	bls.n	80117fc <_ux_host_stack_new_device_create+0x24>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_TOO_MANY_DEVICES);
 80117ee:	2211      	movs	r2, #17
 80117f0:	2104      	movs	r1, #4
 80117f2:	2002      	movs	r0, #2
 80117f4:	f000 fc1c 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TOO_MANY_DEVICES, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_TOO_MANY_DEVICES);
 80117f8:	2311      	movs	r3, #17
 80117fa:	e093      	b.n	8011924 <_ux_host_stack_new_device_create+0x14c>
    }
#endif

    /* Get a new device container to store this new device.  */
    device =  _ux_host_stack_new_device_get();
 80117fc:	f000 f89a 	bl	8011934 <_ux_host_stack_new_device_get>
 8011800:	61b8      	str	r0, [r7, #24]
    if (device == UX_NULL)
 8011802:	69bb      	ldr	r3, [r7, #24]
 8011804:	2b00      	cmp	r3, #0
 8011806:	d106      	bne.n	8011816 <_ux_host_stack_new_device_create+0x3e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_TOO_MANY_DEVICES);
 8011808:	2211      	movs	r2, #17
 801180a:	2104      	movs	r1, #4
 801180c:	2002      	movs	r0, #2
 801180e:	f000 fc0f 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TOO_MANY_DEVICES, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_TOO_MANY_DEVICES);
 8011812:	2311      	movs	r3, #17
 8011814:	e086      	b.n	8011924 <_ux_host_stack_new_device_create+0x14c>
    }

    /* Store the device instance.  */
    *created_device = device;
 8011816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011818:	69ba      	ldr	r2, [r7, #24]
 801181a:	601a      	str	r2, [r3, #0]

    /* Increment the number of devices on this bus.  */
    hcd -> ux_hcd_nb_devices++;
 801181c:	68fb      	ldr	r3, [r7, #12]
 801181e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011820:	1c5a      	adds	r2, r3, #1
 8011822:	68fb      	ldr	r3, [r7, #12]
 8011824:	661a      	str	r2, [r3, #96]	@ 0x60
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_NEW_DEVICE_CREATE, hcd, device_owner, port_index, device, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* At this stage the device is attached but not configured.
       we don't have to worry about power consumption yet.
       Initialize the device structure.  */
    device -> ux_device_handle =         (ULONG) (ALIGN_TYPE) device;
 8011826:	69ba      	ldr	r2, [r7, #24]
 8011828:	69bb      	ldr	r3, [r7, #24]
 801182a:	601a      	str	r2, [r3, #0]
    device -> ux_device_state =          UX_DEVICE_ATTACHED;
 801182c:	69bb      	ldr	r3, [r7, #24]
 801182e:	2201      	movs	r2, #1
 8011830:	609a      	str	r2, [r3, #8]
    device -> ux_device_address =        0;
 8011832:	69bb      	ldr	r3, [r7, #24]
 8011834:	2200      	movs	r2, #0
 8011836:	60da      	str	r2, [r3, #12]
    device -> ux_device_speed =          device_speed;
 8011838:	69bb      	ldr	r3, [r7, #24]
 801183a:	683a      	ldr	r2, [r7, #0]
 801183c:	611a      	str	r2, [r3, #16]
    UX_DEVICE_MAX_POWER_SET(device, port_max_power);
 801183e:	69bb      	ldr	r3, [r7, #24]
 8011840:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011842:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
    UX_DEVICE_PARENT_SET(device, device_owner);
 8011846:	69bb      	ldr	r3, [r7, #24]
 8011848:	68ba      	ldr	r2, [r7, #8]
 801184a:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    UX_DEVICE_HCD_SET(device, hcd);
    UX_DEVICE_PORT_LOCATION_SET(device, port_index);
 801184e:	69bb      	ldr	r3, [r7, #24]
 8011850:	687a      	ldr	r2, [r7, #4]
 8011852:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
    device -> ux_device_power_source =   UX_DEVICE_BUS_POWERED;
 8011856:	69bb      	ldr	r3, [r7, #24]
 8011858:	2201      	movs	r2, #1
 801185a:	615a      	str	r2, [r3, #20]

    /* Create a semaphore for the device. This is to protect endpoint 0 mostly for OTG HNP polling. The initial count is 1 as
       a mutex mechanism.  */
    status =  _ux_host_semaphore_create(&device -> ux_device_protection_semaphore, "ux_host_endpoint0_semaphore", 1);
 801185c:	69bb      	ldr	r3, [r7, #24]
 801185e:	331c      	adds	r3, #28
 8011860:	2201      	movs	r2, #1
 8011862:	4932      	ldr	r1, [pc, #200]	@ (801192c <_ux_host_stack_new_device_create+0x154>)
 8011864:	4618      	mov	r0, r3
 8011866:	f000 ffb8 	bl	80127da <_ux_utility_semaphore_create>
 801186a:	61f8      	str	r0, [r7, #28]

    /* Check semaphore creation.  */
    if (status != UX_SUCCESS)
 801186c:	69fb      	ldr	r3, [r7, #28]
 801186e:	2b00      	cmp	r3, #0
 8011870:	d001      	beq.n	8011876 <_ux_host_stack_new_device_create+0x9e>
    {

        /* Return error. Device resources that have been allocated until this
           point should be freed by the caller via _ux_host_stack_device_resources_free.  */
        return(UX_SEMAPHORE_ERROR);
 8011872:	2315      	movs	r3, #21
 8011874:	e056      	b.n	8011924 <_ux_host_stack_new_device_create+0x14c>
    }

    /* Initialize the default control endpoint permanently attached
       to the device.  */
    control_endpoint =                               &device -> ux_device_control_endpoint;
 8011876:	69bb      	ldr	r3, [r7, #24]
 8011878:	337c      	adds	r3, #124	@ 0x7c
 801187a:	617b      	str	r3, [r7, #20]
    control_endpoint -> ux_endpoint =                (ULONG) (ALIGN_TYPE) control_endpoint;
 801187c:	697a      	ldr	r2, [r7, #20]
 801187e:	697b      	ldr	r3, [r7, #20]
 8011880:	601a      	str	r2, [r3, #0]
    control_endpoint -> ux_endpoint_next_endpoint =  UX_NULL;
 8011882:	697b      	ldr	r3, [r7, #20]
 8011884:	2200      	movs	r2, #0
 8011886:	625a      	str	r2, [r3, #36]	@ 0x24
    control_endpoint -> ux_endpoint_interface =      UX_NULL;
 8011888:	697b      	ldr	r3, [r7, #20]
 801188a:	2200      	movs	r2, #0
 801188c:	629a      	str	r2, [r3, #40]	@ 0x28
    control_endpoint -> ux_endpoint_device =         device;
 801188e:	697b      	ldr	r3, [r7, #20]
 8011890:	69ba      	ldr	r2, [r7, #24]
 8011892:	62da      	str	r2, [r3, #44]	@ 0x2c
    control_endpoint -> ux_endpoint_transfer_request.ux_transfer_request_endpoint = control_endpoint;
 8011894:	697b      	ldr	r3, [r7, #20]
 8011896:	697a      	ldr	r2, [r7, #20]
 8011898:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Create a semaphore for this endpoint to be attached to its transfer request.  */
    status =  _ux_host_semaphore_create(&control_endpoint -> ux_endpoint_transfer_request.ux_transfer_request_semaphore, "ux_host_transfer_request_semaphore", 0);
 801189a:	697b      	ldr	r3, [r7, #20]
 801189c:	3374      	adds	r3, #116	@ 0x74
 801189e:	2200      	movs	r2, #0
 80118a0:	4923      	ldr	r1, [pc, #140]	@ (8011930 <_ux_host_stack_new_device_create+0x158>)
 80118a2:	4618      	mov	r0, r3
 80118a4:	f000 ff99 	bl	80127da <_ux_utility_semaphore_create>
 80118a8:	61f8      	str	r0, [r7, #28]

    /* Check semaphore creation.  */
    if (status != UX_SUCCESS)
 80118aa:	69fb      	ldr	r3, [r7, #28]
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	d001      	beq.n	80118b4 <_ux_host_stack_new_device_create+0xdc>
    {

        /* Return error. Device resources that have been allocated until this
           point should be freed by the caller via _ux_host_stack_device_resources_free.  */
        return(UX_SEMAPHORE_ERROR);
 80118b0:	2315      	movs	r3, #21
 80118b2:	e037      	b.n	8011924 <_ux_host_stack_new_device_create+0x14c>
    }

    /* If the device is running in high speed the default max packet size for the control endpoint is 64.
       All other speeds the size is 8.  */
    if (device_speed == UX_HIGH_SPEED_DEVICE)
 80118b4:	683b      	ldr	r3, [r7, #0]
 80118b6:	2b02      	cmp	r3, #2
 80118b8:	d103      	bne.n	80118c2 <_ux_host_stack_new_device_create+0xea>
        control_endpoint -> ux_endpoint_descriptor.wMaxPacketSize =  UX_DEFAULT_HS_MPS;
 80118ba:	697b      	ldr	r3, [r7, #20]
 80118bc:	2240      	movs	r2, #64	@ 0x40
 80118be:	61da      	str	r2, [r3, #28]
 80118c0:	e002      	b.n	80118c8 <_ux_host_stack_new_device_create+0xf0>
    else
        control_endpoint -> ux_endpoint_descriptor.wMaxPacketSize =  UX_DEFAULT_MPS;
 80118c2:	697b      	ldr	r3, [r7, #20]
 80118c4:	2208      	movs	r2, #8
 80118c6:	61da      	str	r2, [r3, #28]

    /* Create the default control endpoint at the HCD level.  */
    status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_CREATE_ENDPOINT, (VOID *) control_endpoint);
 80118c8:	68fb      	ldr	r3, [r7, #12]
 80118ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80118cc:	697a      	ldr	r2, [r7, #20]
 80118ce:	210e      	movs	r1, #14
 80118d0:	68f8      	ldr	r0, [r7, #12]
 80118d2:	4798      	blx	r3
 80118d4:	61f8      	str	r0, [r7, #28]
    /* Enumeration steps will be done in task state machine.  */

#else

    /* Going on to do enumeration (requests).  */
    if (status == UX_SUCCESS)
 80118d6:	69fb      	ldr	r3, [r7, #28]
 80118d8:	2b00      	cmp	r3, #0
 80118da:	d114      	bne.n	8011906 <_ux_host_stack_new_device_create+0x12e>
    {

        /* Now control endpoint is ready, set state to running. */
        control_endpoint -> ux_endpoint_state =          UX_ENDPOINT_RUNNING;
 80118dc:	697b      	ldr	r3, [r7, #20]
 80118de:	2201      	movs	r2, #1
 80118e0:	605a      	str	r2, [r3, #4]

        /* Set the address of the device. The first time a USB device is
           accessed, it responds to the address 0. We need to change the address
           to a free device address between 1 and 127 ASAP.  */
        status =  _ux_host_stack_device_address_set(device);
 80118e2:	69b8      	ldr	r0, [r7, #24]
 80118e4:	f7ff f946 	bl	8010b74 <_ux_host_stack_device_address_set>
 80118e8:	61f8      	str	r0, [r7, #28]
        if (status == UX_SUCCESS)
 80118ea:	69fb      	ldr	r3, [r7, #28]
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d10a      	bne.n	8011906 <_ux_host_stack_new_device_create+0x12e>
        {

            /* Get the device descriptor.  */
            status =  _ux_host_stack_device_descriptor_read(device);
 80118f0:	69b8      	ldr	r0, [r7, #24]
 80118f2:	f7ff fa33 	bl	8010d5c <_ux_host_stack_device_descriptor_read>
 80118f6:	61f8      	str	r0, [r7, #28]
            if (status == UX_SUCCESS)
 80118f8:	69fb      	ldr	r3, [r7, #28]
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d103      	bne.n	8011906 <_ux_host_stack_new_device_create+0x12e>
            {

                /* Get the configuration descriptor(s) for the device
                   and parse all the configuration, interface, endpoints...  */
                status =  _ux_host_stack_configuration_enumerate(device);
 80118fe:	69b8      	ldr	r0, [r7, #24]
 8011900:	f7fe ff78 	bl	80107f4 <_ux_host_stack_configuration_enumerate>
 8011904:	61f8      	str	r0, [r7, #28]
    }

    /* Check the status of the previous operations. If there was an
       error during any of the phases, the device resources must be
       freed based on if we want to retry.  */
    if (status == UX_SUCCESS)
 8011906:	69fb      	ldr	r3, [r7, #28]
 8011908:	2b00      	cmp	r3, #0
 801190a:	d10a      	bne.n	8011922 <_ux_host_stack_new_device_create+0x14a>

        /* The device, configuration(s), interface(s), endpoint(s) are
           now in order for this device to work. No configuration is set
           yet. First we need to find a class driver that wants to own
           it. There is no need to have an orphan device in a configured state.   */
        status =  _ux_host_stack_class_device_scan(device);
 801190c:	69b8      	ldr	r0, [r7, #24]
 801190e:	f7fe fdd7 	bl	80104c0 <_ux_host_stack_class_device_scan>
 8011912:	61f8      	str	r0, [r7, #28]
        if (status == UX_NO_CLASS_MATCH)
 8011914:	69fb      	ldr	r3, [r7, #28]
 8011916:	2b57      	cmp	r3, #87	@ 0x57
 8011918:	d103      	bne.n	8011922 <_ux_host_stack_new_device_create+0x14a>
        {

            status =  _ux_host_stack_class_interface_scan(device);
 801191a:	69b8      	ldr	r0, [r7, #24]
 801191c:	f7fe feba 	bl	8010694 <_ux_host_stack_class_interface_scan>
 8011920:	61f8      	str	r0, [r7, #28]
    }
#endif

    /* Return status. If there's an error, device resources that have been 
       allocated until this point should be freed by the caller via _ux_host_stack_device_resources_free.  */
    return(status);
 8011922:	69fb      	ldr	r3, [r7, #28]
}
 8011924:	4618      	mov	r0, r3
 8011926:	3720      	adds	r7, #32
 8011928:	46bd      	mov	sp, r7
 801192a:	bd80      	pop	{r7, pc}
 801192c:	0801a0d8 	.word	0x0801a0d8
 8011930:	0801a0f4 	.word	0x0801a0f4

08011934 <_ux_host_stack_new_device_get>:
/*                                            memset and memcpy cases,    */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_DEVICE  *_ux_host_stack_new_device_get(VOID)
{
 8011934:	b580      	push	{r7, lr}
 8011936:	b082      	sub	sp, #8
 8011938:	af00      	add	r7, sp, #0
#endif
UX_DEVICE       *device;
    

    /* Start with the first device.  */
    device =  _ux_system_host -> ux_system_host_device_array;    
 801193a:	4b13      	ldr	r3, [pc, #76]	@ (8011988 <_ux_host_stack_new_device_get+0x54>)
 801193c:	681b      	ldr	r3, [r3, #0]
 801193e:	695b      	ldr	r3, [r3, #20]
 8011940:	603b      	str	r3, [r7, #0]

#if UX_MAX_DEVICES > 1
    /* Reset the container index.  */
    container_index =  0;
 8011942:	2300      	movs	r3, #0
 8011944:	607b      	str	r3, [r7, #4]

    /* Search the list until the end.  */
    while (container_index++ < _ux_system_host -> ux_system_host_max_devices)
 8011946:	e012      	b.n	801196e <_ux_host_stack_new_device_get+0x3a>
#endif
    {

        /* Until we have found an unused entry.  */
        if (device -> ux_device_handle == UX_UNUSED)
 8011948:	683b      	ldr	r3, [r7, #0]
 801194a:	681b      	ldr	r3, [r3, #0]
 801194c:	2b00      	cmp	r3, #0
 801194e:	d10a      	bne.n	8011966 <_ux_host_stack_new_device_get+0x32>
        {

            /* Reset the entire entry.  */
            _ux_utility_memory_set(device, 0, sizeof(UX_DEVICE)); /* Use case of memset is verified. */
 8011950:	f44f 72ae 	mov.w	r2, #348	@ 0x15c
 8011954:	2100      	movs	r1, #0
 8011956:	6838      	ldr	r0, [r7, #0]
 8011958:	f000 feea 	bl	8012730 <_ux_utility_memory_set>

            /* This entry is now used.  */
            device -> ux_device_handle =  UX_USED;
 801195c:	683b      	ldr	r3, [r7, #0]
 801195e:	2201      	movs	r2, #1
 8011960:	601a      	str	r2, [r3, #0]

            /* Return the device pointer.  */
            return(device);
 8011962:	683b      	ldr	r3, [r7, #0]
 8011964:	e00c      	b.n	8011980 <_ux_host_stack_new_device_get+0x4c>
        }
#if UX_MAX_DEVICES > 1

        /* Move to the next device entry.  */
        device++;
 8011966:	683b      	ldr	r3, [r7, #0]
 8011968:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 801196c:	603b      	str	r3, [r7, #0]
    while (container_index++ < _ux_system_host -> ux_system_host_max_devices)
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	1c5a      	adds	r2, r3, #1
 8011972:	607a      	str	r2, [r7, #4]
 8011974:	4a04      	ldr	r2, [pc, #16]	@ (8011988 <_ux_host_stack_new_device_get+0x54>)
 8011976:	6812      	ldr	r2, [r2, #0]
 8011978:	6912      	ldr	r2, [r2, #16]
 801197a:	4293      	cmp	r3, r2
 801197c:	d3e4      	bcc.n	8011948 <_ux_host_stack_new_device_get+0x14>
#endif
    }

    /* No unused devices, return NULL.  */
    return(UX_NULL);
 801197e:	2300      	movs	r3, #0
}
 8011980:	4618      	mov	r0, r3
 8011982:	3708      	adds	r7, #8
 8011984:	46bd      	mov	sp, r7
 8011986:	bd80      	pop	{r7, pc}
 8011988:	20015fe4 	.word	0x20015fe4

0801198c <_ux_host_stack_new_endpoint_create>:
/*                                            resulting in version 6.1.9  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_new_endpoint_create(UX_INTERFACE *interface,
                                                 UCHAR * interface_endpoint)
{
 801198c:	b580      	push	{r7, lr}
 801198e:	b088      	sub	sp, #32
 8011990:	af00      	add	r7, sp, #0
 8011992:	6078      	str	r0, [r7, #4]
 8011994:	6039      	str	r1, [r7, #0]
ULONG           endpoint_type;
ULONG           packet_size;
ULONG           n_tran;

    /* Obtain memory for storing this new endpoint.  */
    endpoint =  (UX_ENDPOINT *) _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_ENDPOINT));
 8011996:	2294      	movs	r2, #148	@ 0x94
 8011998:	2100      	movs	r1, #0
 801199a:	2000      	movs	r0, #0
 801199c:	f000 fca4 	bl	80122e8 <_ux_utility_memory_allocate>
 80119a0:	6178      	str	r0, [r7, #20]
    if (endpoint == UX_NULL)
 80119a2:	697b      	ldr	r3, [r7, #20]
 80119a4:	2b00      	cmp	r3, #0
 80119a6:	d101      	bne.n	80119ac <_ux_host_stack_new_endpoint_create+0x20>
        return(UX_MEMORY_INSUFFICIENT);
 80119a8:	2312      	movs	r3, #18
 80119aa:	e09f      	b.n	8011aec <_ux_host_stack_new_endpoint_create+0x160>
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_NEW_ENDPOINT_CREATE, interface, endpoint, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Save the endpoint handle in the container, this is for ensuring the
       endpoint container is not corrupted.  */
    endpoint -> ux_endpoint =  (ULONG) (ALIGN_TYPE) endpoint;
 80119ac:	697a      	ldr	r2, [r7, #20]
 80119ae:	697b      	ldr	r3, [r7, #20]
 80119b0:	601a      	str	r2, [r3, #0]

    /* The endpoint container has a built in transfer_request. 
       The transfer_request needs to point to the endpoint as well.  */
    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_endpoint =  endpoint;
 80119b2:	697b      	ldr	r3, [r7, #20]
 80119b4:	697a      	ldr	r2, [r7, #20]
 80119b6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Save the pointer to the device. This is useful for the HCD layer.  */
    endpoint -> ux_endpoint_device =  interface -> ux_interface_configuration -> ux_configuration_device;
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80119bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80119be:	697b      	ldr	r3, [r7, #20]
 80119c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Parse the interface descriptor and make it machine independent.  */
    _ux_utility_descriptor_parse(interface_endpoint,
                            _ux_system_endpoint_descriptor_structure,
                            UX_ENDPOINT_DESCRIPTOR_ENTRIES,
                            (UCHAR *) &endpoint -> ux_endpoint_descriptor);
 80119c2:	697b      	ldr	r3, [r7, #20]
 80119c4:	330c      	adds	r3, #12
    _ux_utility_descriptor_parse(interface_endpoint,
 80119c6:	2206      	movs	r2, #6
 80119c8:	494a      	ldr	r1, [pc, #296]	@ (8011af4 <_ux_host_stack_new_endpoint_create+0x168>)
 80119ca:	6838      	ldr	r0, [r7, #0]
 80119cc:	f000 fc1e 	bl	801220c <_ux_utility_descriptor_parse>

    /* Check endpoint size and interval to see if they are valid.  */
    endpoint_type = endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE;
 80119d0:	697b      	ldr	r3, [r7, #20]
 80119d2:	699b      	ldr	r3, [r3, #24]
 80119d4:	f003 0303 	and.w	r3, r3, #3
 80119d8:	613b      	str	r3, [r7, #16]

    /* Endpoint size should not be zero.  */
    if (endpoint -> ux_endpoint_descriptor.wMaxPacketSize == 0)
 80119da:	697b      	ldr	r3, [r7, #20]
 80119dc:	69db      	ldr	r3, [r3, #28]
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d104      	bne.n	80119ec <_ux_host_stack_new_endpoint_create+0x60>
    {
        _ux_utility_memory_free(endpoint);
 80119e2:	6978      	ldr	r0, [r7, #20]
 80119e4:	f000 fdc6 	bl	8012574 <_ux_utility_memory_free>
        return(UX_DESCRIPTOR_CORRUPTED);
 80119e8:	2342      	movs	r3, #66	@ 0x42
 80119ea:	e07f      	b.n	8011aec <_ux_host_stack_new_endpoint_create+0x160>
    }

    /* Control/bulk endpoint, 8, 16, 32, 64, ... 512 can be accepted.
       Note non-standard size in 2^N is accepted since they really works.  */
    if (endpoint_type == UX_CONTROL_ENDPOINT || endpoint_type == UX_BULK_ENDPOINT)
 80119ec:	693b      	ldr	r3, [r7, #16]
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	d002      	beq.n	80119f8 <_ux_host_stack_new_endpoint_create+0x6c>
 80119f2:	693b      	ldr	r3, [r7, #16]
 80119f4:	2b02      	cmp	r3, #2
 80119f6:	d119      	bne.n	8011a2c <_ux_host_stack_new_endpoint_create+0xa0>
    {
        for (packet_size = 8; packet_size <= 512; packet_size <<= 1)
 80119f8:	2308      	movs	r3, #8
 80119fa:	61bb      	str	r3, [r7, #24]
 80119fc:	e007      	b.n	8011a0e <_ux_host_stack_new_endpoint_create+0x82>
        {
            if (packet_size == endpoint -> ux_endpoint_descriptor.wMaxPacketSize)
 80119fe:	697b      	ldr	r3, [r7, #20]
 8011a00:	69db      	ldr	r3, [r3, #28]
 8011a02:	69ba      	ldr	r2, [r7, #24]
 8011a04:	429a      	cmp	r2, r3
 8011a06:	d007      	beq.n	8011a18 <_ux_host_stack_new_endpoint_create+0x8c>
        for (packet_size = 8; packet_size <= 512; packet_size <<= 1)
 8011a08:	69bb      	ldr	r3, [r7, #24]
 8011a0a:	005b      	lsls	r3, r3, #1
 8011a0c:	61bb      	str	r3, [r7, #24]
 8011a0e:	69bb      	ldr	r3, [r7, #24]
 8011a10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011a14:	d9f3      	bls.n	80119fe <_ux_host_stack_new_endpoint_create+0x72>
 8011a16:	e000      	b.n	8011a1a <_ux_host_stack_new_endpoint_create+0x8e>
                break;
 8011a18:	bf00      	nop
        }

        /* If endpoint size not valid, return error.  */
        if (packet_size > 512)
 8011a1a:	69bb      	ldr	r3, [r7, #24]
 8011a1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011a20:	d904      	bls.n	8011a2c <_ux_host_stack_new_endpoint_create+0xa0>
        {
            _ux_utility_memory_free(endpoint);
 8011a22:	6978      	ldr	r0, [r7, #20]
 8011a24:	f000 fda6 	bl	8012574 <_ux_utility_memory_free>
            return(UX_DESCRIPTOR_CORRUPTED);
 8011a28:	2342      	movs	r3, #66	@ 0x42
 8011a2a:	e05f      	b.n	8011aec <_ux_host_stack_new_endpoint_create+0x160>
        }
    }

    /* Interrupt/isochronous endpoint, max 1024 and 3 transactions can be accepted.  */
    if (endpoint_type == UX_INTERRUPT_ENDPOINT || endpoint_type == UX_ISOCHRONOUS_ENDPOINT)
 8011a2c:	693b      	ldr	r3, [r7, #16]
 8011a2e:	2b03      	cmp	r3, #3
 8011a30:	d002      	beq.n	8011a38 <_ux_host_stack_new_endpoint_create+0xac>
 8011a32:	693b      	ldr	r3, [r7, #16]
 8011a34:	2b01      	cmp	r3, #1
 8011a36:	d13c      	bne.n	8011ab2 <_ux_host_stack_new_endpoint_create+0x126>
    {

        /* Max size over 1024 is not allowed.  */
        packet_size = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_PACKET_SIZE_MASK;
 8011a38:	697b      	ldr	r3, [r7, #20]
 8011a3a:	69db      	ldr	r3, [r3, #28]
 8011a3c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8011a40:	61bb      	str	r3, [r7, #24]
        if (packet_size > 1024)
 8011a42:	69bb      	ldr	r3, [r7, #24]
 8011a44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011a48:	d904      	bls.n	8011a54 <_ux_host_stack_new_endpoint_create+0xc8>
        {
            _ux_utility_memory_free(endpoint);
 8011a4a:	6978      	ldr	r0, [r7, #20]
 8011a4c:	f000 fd92 	bl	8012574 <_ux_utility_memory_free>
            return(UX_DESCRIPTOR_CORRUPTED);
 8011a50:	2342      	movs	r3, #66	@ 0x42
 8011a52:	e04b      	b.n	8011aec <_ux_host_stack_new_endpoint_create+0x160>
        }

        /* Number transaction over 2 additional is not allowed.  */
        n_tran = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSACTIONS_MASK;
 8011a54:	697b      	ldr	r3, [r7, #20]
 8011a56:	69db      	ldr	r3, [r3, #28]
 8011a58:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8011a5c:	60fb      	str	r3, [r7, #12]
        if (n_tran >= UX_MAX_NUMBER_OF_TRANSACTIONS_MASK)
 8011a5e:	68fb      	ldr	r3, [r7, #12]
 8011a60:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8011a64:	d304      	bcc.n	8011a70 <_ux_host_stack_new_endpoint_create+0xe4>
        {
            _ux_utility_memory_free(endpoint);
 8011a66:	6978      	ldr	r0, [r7, #20]
 8011a68:	f000 fd84 	bl	8012574 <_ux_utility_memory_free>
            return(UX_DESCRIPTOR_CORRUPTED);
 8011a6c:	2342      	movs	r3, #66	@ 0x42
 8011a6e:	e03d      	b.n	8011aec <_ux_host_stack_new_endpoint_create+0x160>
        }

        /* Isochronous/high speed interrupt interval should be 1~16.  */
        if (endpoint -> ux_endpoint_descriptor.bInterval < 1)
 8011a70:	697b      	ldr	r3, [r7, #20]
 8011a72:	6a1b      	ldr	r3, [r3, #32]
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	d104      	bne.n	8011a82 <_ux_host_stack_new_endpoint_create+0xf6>
        {
            _ux_utility_memory_free(endpoint);
 8011a78:	6978      	ldr	r0, [r7, #20]
 8011a7a:	f000 fd7b 	bl	8012574 <_ux_utility_memory_free>
            return(UX_DESCRIPTOR_CORRUPTED);
 8011a7e:	2342      	movs	r3, #66	@ 0x42
 8011a80:	e034      	b.n	8011aec <_ux_host_stack_new_endpoint_create+0x160>
        }
        if ((endpoint_type == UX_ISOCHRONOUS_ENDPOINT) ||
 8011a82:	693b      	ldr	r3, [r7, #16]
 8011a84:	2b01      	cmp	r3, #1
 8011a86:	d005      	beq.n	8011a94 <_ux_host_stack_new_endpoint_create+0x108>
            (interface -> ux_interface_configuration -> ux_configuration_device
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011a8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                                    -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 8011a8e:	691b      	ldr	r3, [r3, #16]
        if ((endpoint_type == UX_ISOCHRONOUS_ENDPOINT) ||
 8011a90:	2b02      	cmp	r3, #2
 8011a92:	d108      	bne.n	8011aa6 <_ux_host_stack_new_endpoint_create+0x11a>
            )
        {
            if (endpoint -> ux_endpoint_descriptor.bInterval > 16)
 8011a94:	697b      	ldr	r3, [r7, #20]
 8011a96:	6a1b      	ldr	r3, [r3, #32]
 8011a98:	2b10      	cmp	r3, #16
 8011a9a:	d904      	bls.n	8011aa6 <_ux_host_stack_new_endpoint_create+0x11a>
            {
                _ux_utility_memory_free(endpoint);
 8011a9c:	6978      	ldr	r0, [r7, #20]
 8011a9e:	f000 fd69 	bl	8012574 <_ux_utility_memory_free>
                return(UX_DESCRIPTOR_CORRUPTED);
 8011aa2:	2342      	movs	r3, #66	@ 0x42
 8011aa4:	e022      	b.n	8011aec <_ux_host_stack_new_endpoint_create+0x160>
            }
        }

        /* Save final packet size.  */
        packet_size *= (n_tran + 1);
 8011aa6:	68fb      	ldr	r3, [r7, #12]
 8011aa8:	1c5a      	adds	r2, r3, #1
 8011aaa:	69bb      	ldr	r3, [r7, #24]
 8011aac:	fb02 f303 	mul.w	r3, r2, r3
 8011ab0:	61bb      	str	r3, [r7, #24]
    }

    /* Save transfer packet size.  */
    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_packet_length = packet_size;
 8011ab2:	697b      	ldr	r3, [r7, #20]
 8011ab4:	69ba      	ldr	r2, [r7, #24]
 8011ab6:	669a      	str	r2, [r3, #104]	@ 0x68

    /* The interface that owns this endpoint is memorized in the 
       endpoint container itself, easier for back chaining.  */
    endpoint -> ux_endpoint_interface =  interface;
 8011ab8:	697b      	ldr	r3, [r7, #20]
 8011aba:	687a      	ldr	r2, [r7, #4]
 8011abc:	629a      	str	r2, [r3, #40]	@ 0x28
    /* There is 2 cases for the creation of the endpoint descriptor 
       if this is the first one, the endpoint descriptor is hooked
       to the interface. 
       If it is not the first one, the endpoint is hooked to the
       end of the chain of endpoints.  */
    if (interface -> ux_interface_first_endpoint == UX_NULL)
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d103      	bne.n	8011ace <_ux_host_stack_new_endpoint_create+0x142>
    {

        interface -> ux_interface_first_endpoint =  endpoint;
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	697a      	ldr	r2, [r7, #20]
 8011aca:	639a      	str	r2, [r3, #56]	@ 0x38
 8011acc:	e00d      	b.n	8011aea <_ux_host_stack_new_endpoint_create+0x15e>
    }
    else
    {

        list_endpoint =  interface -> ux_interface_first_endpoint;
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011ad2:	61fb      	str	r3, [r7, #28]
        
        /* Traverse the list until the end.  */
        while (list_endpoint -> ux_endpoint_next_endpoint != UX_NULL)
 8011ad4:	e002      	b.n	8011adc <_ux_host_stack_new_endpoint_create+0x150>
            list_endpoint =  list_endpoint -> ux_endpoint_next_endpoint;
 8011ad6:	69fb      	ldr	r3, [r7, #28]
 8011ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011ada:	61fb      	str	r3, [r7, #28]
        while (list_endpoint -> ux_endpoint_next_endpoint != UX_NULL)
 8011adc:	69fb      	ldr	r3, [r7, #28]
 8011ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d1f8      	bne.n	8011ad6 <_ux_host_stack_new_endpoint_create+0x14a>

        /* Hook the endpoint.  */
        list_endpoint -> ux_endpoint_next_endpoint =  endpoint;
 8011ae4:	69fb      	ldr	r3, [r7, #28]
 8011ae6:	697a      	ldr	r2, [r7, #20]
 8011ae8:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Return successful status.  */
    return(UX_SUCCESS);
 8011aea:	2300      	movs	r3, #0
}
 8011aec:	4618      	mov	r0, r3
 8011aee:	3720      	adds	r7, #32
 8011af0:	46bd      	mov	sp, r7
 8011af2:	bd80      	pop	{r7, pc}
 8011af4:	20000038 	.word	0x20000038

08011af8 <_ux_host_stack_new_interface_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_new_interface_create(UX_CONFIGURATION *configuration,
                                            UCHAR * descriptor, ULONG length)
{
 8011af8:	b580      	push	{r7, lr}
 8011afa:	b08c      	sub	sp, #48	@ 0x30
 8011afc:	af00      	add	r7, sp, #0
 8011afe:	60f8      	str	r0, [r7, #12]
 8011b00:	60b9      	str	r1, [r7, #8]
 8011b02:	607a      	str	r2, [r7, #4]
UINT                descriptor_type;
UINT                status;
UCHAR               *this_interface_descriptor;

    /* Obtain memory for storing this new interface.  */
    interface =  (UX_INTERFACE *) _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_INTERFACE));
 8011b04:	2250      	movs	r2, #80	@ 0x50
 8011b06:	2100      	movs	r1, #0
 8011b08:	2000      	movs	r0, #0
 8011b0a:	f000 fbed 	bl	80122e8 <_ux_utility_memory_allocate>
 8011b0e:	6278      	str	r0, [r7, #36]	@ 0x24
    
    /* If no memory left, exit with error.  */        
    if (interface == UX_NULL)
 8011b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d101      	bne.n	8011b1a <_ux_host_stack_new_interface_create+0x22>
        return(UX_MEMORY_INSUFFICIENT);
 8011b16:	2312      	movs	r3, #18
 8011b18:	e076      	b.n	8011c08 <_ux_host_stack_new_interface_create+0x110>

    /* Save the interface handle in the container, this is for ensuring the
       interface container is not corrupted.  */
    interface -> ux_interface_handle =  (ULONG) (ALIGN_TYPE) interface;
 8011b1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b1e:	601a      	str	r2, [r3, #0]

    /* Parse the interface descriptor and make it machine independent.  */
    _ux_utility_descriptor_parse(descriptor,
                            _ux_system_interface_descriptor_structure,
                            UX_INTERFACE_DESCRIPTOR_ENTRIES,
                            (UCHAR *) &interface -> ux_interface_descriptor);
 8011b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b22:	330c      	adds	r3, #12
    _ux_utility_descriptor_parse(descriptor,
 8011b24:	2209      	movs	r2, #9
 8011b26:	493a      	ldr	r1, [pc, #232]	@ (8011c10 <_ux_host_stack_new_interface_create+0x118>)
 8011b28:	68b8      	ldr	r0, [r7, #8]
 8011b2a:	f000 fb6f 	bl	801220c <_ux_utility_descriptor_parse>

    /* The configuration that owns this interface is memorized in the 
       interface container itself, easier for back chaining.  */
    interface -> ux_interface_configuration =  configuration;
 8011b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b30:	68fa      	ldr	r2, [r7, #12]
 8011b32:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* If the interface belongs to an IAD, remember the IAD Class/SubClass/Protocol.  */
    interface -> ux_interface_iad_class    = configuration -> ux_configuration_iad_class;
 8011b34:	68fb      	ldr	r3, [r7, #12]
 8011b36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b3a:	645a      	str	r2, [r3, #68]	@ 0x44
    interface -> ux_interface_iad_subclass = configuration -> ux_configuration_iad_subclass;
 8011b3c:	68fb      	ldr	r3, [r7, #12]
 8011b3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b42:	649a      	str	r2, [r3, #72]	@ 0x48
    interface -> ux_interface_iad_protocol = configuration -> ux_configuration_iad_protocol;
 8011b44:	68fb      	ldr	r3, [r7, #12]
 8011b46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8011b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b4a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* There is 2 cases for the creation of the interface descriptor 
       if this is the first one, the interface descriptor is hooked
       to the configuration. If it is not the first one, the interface 
       is hooked to the end of the chain of interfaces.  */
    if (configuration -> ux_configuration_first_interface == UX_NULL)
 8011b4c:	68fb      	ldr	r3, [r7, #12]
 8011b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b50:	2b00      	cmp	r3, #0
 8011b52:	d103      	bne.n	8011b5c <_ux_host_stack_new_interface_create+0x64>
    {
        configuration -> ux_configuration_first_interface =  interface;
 8011b54:	68fb      	ldr	r3, [r7, #12]
 8011b56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011b58:	62da      	str	r2, [r3, #44]	@ 0x2c
 8011b5a:	e00d      	b.n	8011b78 <_ux_host_stack_new_interface_create+0x80>
    }
    else
    {
    
        list_interface =  configuration -> ux_configuration_first_interface;
 8011b5c:	68fb      	ldr	r3, [r7, #12]
 8011b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
        
        /* Traverse the list until we reach the end */
        while (list_interface -> ux_interface_next_interface != UX_NULL)
 8011b62:	e002      	b.n	8011b6a <_ux_host_stack_new_interface_create+0x72>
        {

            list_interface =  list_interface -> ux_interface_next_interface;
 8011b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (list_interface -> ux_interface_next_interface != UX_NULL)
 8011b6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011b6e:	2b00      	cmp	r3, #0
 8011b70:	d1f8      	bne.n	8011b64 <_ux_host_stack_new_interface_create+0x6c>
        }

        /* Hook the interface.  */
        list_interface -> ux_interface_next_interface =  interface;
 8011b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011b74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011b76:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* Traverse the interface in search of all endpoints that belong to it.
       We need the length remaining in the descriptor and the number of endpoints
       reported for this interface.  */
    number_endpoints =  interface -> ux_interface_descriptor.bNumEndpoints;
 8011b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b7a:	69db      	ldr	r3, [r3, #28]
 8011b7c:	62bb      	str	r3, [r7, #40]	@ 0x28

    this_interface_descriptor = descriptor;
 8011b7e:	68bb      	ldr	r3, [r7, #8]
 8011b80:	623b      	str	r3, [r7, #32]

    while (length && (number_endpoints != 0))
 8011b82:	e03a      	b.n	8011bfa <_ux_host_stack_new_interface_create+0x102>
    {

        /* Gather the length and type of the descriptor.  */
        descriptor_length =  *descriptor;
 8011b84:	68bb      	ldr	r3, [r7, #8]
 8011b86:	781b      	ldrb	r3, [r3, #0]
 8011b88:	61fb      	str	r3, [r7, #28]
        descriptor_type =    *(descriptor+1);
 8011b8a:	68bb      	ldr	r3, [r7, #8]
 8011b8c:	3301      	adds	r3, #1
 8011b8e:	781b      	ldrb	r3, [r3, #0]
 8011b90:	61bb      	str	r3, [r7, #24]

        /* make sure this descriptor has at least the minimum length.  */
        if (descriptor_length < 3)
 8011b92:	69fb      	ldr	r3, [r7, #28]
 8011b94:	2b02      	cmp	r3, #2
 8011b96:	d806      	bhi.n	8011ba6 <_ux_host_stack_new_interface_create+0xae>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 8011b98:	2242      	movs	r2, #66	@ 0x42
 8011b9a:	2104      	movs	r1, #4
 8011b9c:	2002      	movs	r0, #2
 8011b9e:	f000 fa47 	bl	8012030 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_DESCRIPTOR_CORRUPTED);
 8011ba2:	2342      	movs	r3, #66	@ 0x42
 8011ba4:	e030      	b.n	8011c08 <_ux_host_stack_new_interface_create+0x110>
        }            

        /* Check the type for an interface descriptor.  */
        if (descriptor_type == UX_ENDPOINT_DESCRIPTOR_ITEM)
 8011ba6:	69bb      	ldr	r3, [r7, #24]
 8011ba8:	2b05      	cmp	r3, #5
 8011baa:	d10c      	bne.n	8011bc6 <_ux_host_stack_new_interface_create+0xce>
        {

            /* We have found an endpoint descriptor for this interface.  */
            status =  _ux_host_stack_new_endpoint_create(interface, descriptor);
 8011bac:	68b9      	ldr	r1, [r7, #8]
 8011bae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011bb0:	f7ff feec 	bl	801198c <_ux_host_stack_new_endpoint_create>
 8011bb4:	6178      	str	r0, [r7, #20]

            /* Check return status.  */
            if(status != UX_SUCCESS)
 8011bb6:	697b      	ldr	r3, [r7, #20]
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d001      	beq.n	8011bc0 <_ux_host_stack_new_interface_create+0xc8>
                return(status);
 8011bbc:	697b      	ldr	r3, [r7, #20]
 8011bbe:	e023      	b.n	8011c08 <_ux_host_stack_new_interface_create+0x110>

            number_endpoints--;
 8011bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bc2:	3b01      	subs	r3, #1
 8011bc4:	62bb      	str	r3, [r7, #40]	@ 0x28
        }       

        /* Verify if the descriptor is still valid, or we moved to next interface.  */
        if ((descriptor_length > length) || (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM && descriptor != this_interface_descriptor))
 8011bc6:	69fa      	ldr	r2, [r7, #28]
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	429a      	cmp	r2, r3
 8011bcc:	d806      	bhi.n	8011bdc <_ux_host_stack_new_interface_create+0xe4>
 8011bce:	69bb      	ldr	r3, [r7, #24]
 8011bd0:	2b04      	cmp	r3, #4
 8011bd2:	d10a      	bne.n	8011bea <_ux_host_stack_new_interface_create+0xf2>
 8011bd4:	68ba      	ldr	r2, [r7, #8]
 8011bd6:	6a3b      	ldr	r3, [r7, #32]
 8011bd8:	429a      	cmp	r2, r3
 8011bda:	d006      	beq.n	8011bea <_ux_host_stack_new_interface_create+0xf2>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 8011bdc:	2242      	movs	r2, #66	@ 0x42
 8011bde:	2104      	movs	r1, #4
 8011be0:	2002      	movs	r0, #2
 8011be2:	f000 fa25 	bl	8012030 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_DESCRIPTOR_CORRUPTED);
 8011be6:	2342      	movs	r3, #66	@ 0x42
 8011be8:	e00e      	b.n	8011c08 <_ux_host_stack_new_interface_create+0x110>
        }

        /* Jump to the next descriptor if we have not reached the end.  */
        descriptor +=  descriptor_length;
 8011bea:	68ba      	ldr	r2, [r7, #8]
 8011bec:	69fb      	ldr	r3, [r7, #28]
 8011bee:	4413      	add	r3, r2
 8011bf0:	60bb      	str	r3, [r7, #8]
        length -=  descriptor_length;
 8011bf2:	687a      	ldr	r2, [r7, #4]
 8011bf4:	69fb      	ldr	r3, [r7, #28]
 8011bf6:	1ad3      	subs	r3, r2, r3
 8011bf8:	607b      	str	r3, [r7, #4]
    while (length && (number_endpoints != 0))
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d002      	beq.n	8011c06 <_ux_host_stack_new_interface_create+0x10e>
 8011c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	d1be      	bne.n	8011b84 <_ux_host_stack_new_interface_create+0x8c>
    }

    /* Return success!  */
    return(UX_SUCCESS);
 8011c06:	2300      	movs	r3, #0
}
 8011c08:	4618      	mov	r0, r3
 8011c0a:	3730      	adds	r7, #48	@ 0x30
 8011c0c:	46bd      	mov	sp, r7
 8011c0e:	bd80      	pop	{r7, pc}
 8011c10:	20000058 	.word	0x20000058

08011c14 <_ux_host_stack_rh_change_process>:
/*                                            fixed registered HCD scan,  */
/*                                            resulting in version 6.1.2  */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_rh_change_process(VOID)
{
 8011c14:	b580      	push	{r7, lr}
 8011c16:	b08c      	sub	sp, #48	@ 0x30
 8011c18:	af00      	add	r7, sp, #0
UINT        port_index;
UX_INTERRUPT_SAVE_AREA

    /* This thread was maybe awaken by one or more HCD controllers. Check each 
       of the HCD to see where there has been a change of topology.  */
    for(hcd_index = 0; hcd_index < UX_SYSTEM_HOST_MAX_HCD_GET(); hcd_index++)
 8011c1a:	2300      	movs	r3, #0
 8011c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011c1e:	e088      	b.n	8011d32 <_ux_host_stack_rh_change_process+0x11e>
    {

        /* Pickup HCD pointer.  */
        hcd =  &_ux_system_host -> ux_system_host_hcd_array[hcd_index];
 8011c20:	4b48      	ldr	r3, [pc, #288]	@ (8011d44 <_ux_host_stack_rh_change_process+0x130>)
 8011c22:	681b      	ldr	r3, [r3, #0]
 8011c24:	68da      	ldr	r2, [r3, #12]
 8011c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c28:	2194      	movs	r1, #148	@ 0x94
 8011c2a:	fb01 f303 	mul.w	r3, r1, r3
 8011c2e:	4413      	add	r3, r2
 8011c30:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Is this HCD operational?  */
        if (hcd -> ux_hcd_status == UX_HCD_STATUS_OPERATIONAL)
 8011c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011c36:	2b02      	cmp	r3, #2
 8011c38:	d178      	bne.n	8011d2c <_ux_host_stack_rh_change_process+0x118>
        {

            /* On each port of the root hub of the controller, get the port status */
            for (port_index = 0; port_index < hcd -> ux_hcd_nb_root_hubs; port_index++)
 8011c3a:	2300      	movs	r3, #0
 8011c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011c3e:	e070      	b.n	8011d22 <_ux_host_stack_rh_change_process+0x10e>
            {

                /* Was there any activity on this port ? */
                if (hcd -> ux_hcd_root_hub_signal[port_index] != 0)
 8011c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011c44:	3214      	adds	r2, #20
 8011c46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	d066      	beq.n	8011d1c <_ux_host_stack_rh_change_process+0x108>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011c4e:	f3ef 8310 	mrs	r3, PRIMASK
 8011c52:	617b      	str	r3, [r7, #20]
    return(posture);
 8011c54:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8011c56:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8011c58:	b672      	cpsid	i
    return(int_posture);
 8011c5a:	693b      	ldr	r3, [r7, #16]

                    /* If trace is enabled, insert this event into the trace buffer.  */
                    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_RH_CHANGE_PROCESS, port_index, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

                    /* Reset that port activity signal.  */
                    UX_DISABLE
 8011c5c:	623b      	str	r3, [r7, #32]
                    hcd -> ux_hcd_root_hub_signal[port_index]--;
 8011c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011c62:	3214      	adds	r2, #20
 8011c64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011c68:	1e59      	subs	r1, r3, #1
 8011c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011c6e:	3214      	adds	r2, #20
 8011c70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8011c74:	6a3b      	ldr	r3, [r7, #32]
 8011c76:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011c78:	69bb      	ldr	r3, [r7, #24]
 8011c7a:	f383 8810 	msr	PRIMASK, r3
}
 8011c7e:	bf00      	nop
                    UX_RESTORE

                    /* Call HCD for port status.  */
                    port_status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_GET_PORT_STATUS, (VOID *)((ALIGN_TYPE)port_index));
 8011c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011c84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011c86:	2102      	movs	r1, #2
 8011c88:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011c8a:	4798      	blx	r3
 8011c8c:	61f8      	str	r0, [r7, #28]
    
                    /* Check return status.  */
                    if (port_status != UX_PORT_INDEX_UNKNOWN)
 8011c8e:	69fb      	ldr	r3, [r7, #28]
 8011c90:	2b56      	cmp	r3, #86	@ 0x56
 8011c92:	d043      	beq.n	8011d1c <_ux_host_stack_rh_change_process+0x108>
                    {
    
                        /* The port_status value is valid and will tell us if there is
                           a device attached\detached on the downstream port.  */
                        if (port_status & UX_PS_CCS)
 8011c94:	69fb      	ldr	r3, [r7, #28]
 8011c96:	f003 0301 	and.w	r3, r3, #1
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d031      	beq.n	8011d02 <_ux_host_stack_rh_change_process+0xee>
                        {
    
                            /* There is a device attached to this port. Check if we know 
                               about it. If not, this is a device insertion signal.  */
                            if ((hcd -> ux_hcd_rh_device_connection & (ULONG)(1 << port_index)) == 0)
 8011c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ca0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8011ca2:	2101      	movs	r1, #1
 8011ca4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011ca6:	fa01 f202 	lsl.w	r2, r1, r2
 8011caa:	4013      	ands	r3, r2
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	d104      	bne.n	8011cba <_ux_host_stack_rh_change_process+0xa6>
                            {
                              
                                /* We have a simple device insertion, we have not lost any signals.  
                                   the root hub and the stack enumeration module are in synch.  */
                                _ux_host_stack_rh_device_insertion(hcd,port_index);
 8011cb0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011cb2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011cb4:	f000 f862 	bl	8011d7c <_ux_host_stack_rh_device_insertion>
 8011cb8:	e030      	b.n	8011d1c <_ux_host_stack_rh_change_process+0x108>
                                   but we may have missed them of they were too close or the stack got too busy.
                                   We check the number of events in the root hub signal. If it is not zero
                                   we are out of synch, meaning we got a disconnection followed very quickly
                                   by a insertion.  */
                                
                                if (hcd -> ux_hcd_root_hub_signal[port_index] != 0)
 8011cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011cbe:	3214      	adds	r2, #20
 8011cc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d029      	beq.n	8011d1c <_ux_host_stack_rh_change_process+0x108>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011cc8:	f3ef 8310 	mrs	r3, PRIMASK
 8011ccc:	60bb      	str	r3, [r7, #8]
    return(posture);
 8011cce:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 8011cd0:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 8011cd2:	b672      	cpsid	i
    return(int_posture);
 8011cd4:	687b      	ldr	r3, [r7, #4]
                                {

                                    /* We need to get back in synch now.  */
                                    UX_DISABLE
 8011cd6:	623b      	str	r3, [r7, #32]
                                    hcd -> ux_hcd_root_hub_signal[port_index] = 0;
 8011cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011cdc:	3214      	adds	r2, #20
 8011cde:	2100      	movs	r1, #0
 8011ce0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8011ce4:	6a3b      	ldr	r3, [r7, #32]
 8011ce6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011ce8:	68fb      	ldr	r3, [r7, #12]
 8011cea:	f383 8810 	msr	PRIMASK, r3
}
 8011cee:	bf00      	nop
                                    UX_RESTORE
                            
                                    /* First extract the device.  */
                                    _ux_host_stack_rh_device_extraction(hcd,port_index);
 8011cf0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011cf2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011cf4:	f000 f828 	bl	8011d48 <_ux_host_stack_rh_device_extraction>
                                    
                                    /* Now, insert it again.  */
                                    _ux_host_stack_rh_device_insertion(hcd,port_index);
 8011cf8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011cfa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011cfc:	f000 f83e 	bl	8011d7c <_ux_host_stack_rh_device_insertion>
 8011d00:	e00c      	b.n	8011d1c <_ux_host_stack_rh_change_process+0x108>
                        else
                        {
                              
                            /* There is no device attached to this port. Check if we know 
                               about it. If not, this is a device removal signal.  */
                            if ((hcd -> ux_hcd_rh_device_connection & (ULONG)(1 << port_index)) !=0)
 8011d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8011d06:	2101      	movs	r1, #1
 8011d08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011d0a:	fa01 f202 	lsl.w	r2, r1, r2
 8011d0e:	4013      	ands	r3, r2
 8011d10:	2b00      	cmp	r3, #0
 8011d12:	d003      	beq.n	8011d1c <_ux_host_stack_rh_change_process+0x108>
                            {
                                _ux_host_stack_rh_device_extraction(hcd,port_index);
 8011d14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011d16:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011d18:	f000 f816 	bl	8011d48 <_ux_host_stack_rh_device_extraction>
            for (port_index = 0; port_index < hcd -> ux_hcd_nb_root_hubs; port_index++)
 8011d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011d1e:	3301      	adds	r3, #1
 8011d20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011d26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011d28:	429a      	cmp	r2, r3
 8011d2a:	d389      	bcc.n	8011c40 <_ux_host_stack_rh_change_process+0x2c>
    for(hcd_index = 0; hcd_index < UX_SYSTEM_HOST_MAX_HCD_GET(); hcd_index++)
 8011d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d2e:	3301      	adds	r3, #1
 8011d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d34:	2b00      	cmp	r3, #0
 8011d36:	f43f af73 	beq.w	8011c20 <_ux_host_stack_rh_change_process+0xc>
                    }
                }
            }
        }               
    }
}
 8011d3a:	bf00      	nop
 8011d3c:	bf00      	nop
 8011d3e:	3730      	adds	r7, #48	@ 0x30
 8011d40:	46bd      	mov	sp, r7
 8011d42:	bd80      	pop	{r7, pc}
 8011d44:	20015fe4 	.word	0x20015fe4

08011d48 <_ux_host_stack_rh_device_extraction>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_rh_device_extraction(UX_HCD *hcd, UINT port_index)
{
 8011d48:	b580      	push	{r7, lr}
 8011d4a:	b082      	sub	sp, #8
 8011d4c:	af00      	add	r7, sp, #0
 8011d4e:	6078      	str	r0, [r7, #4]
 8011d50:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_RH_DEVICE_EXTRACTION, hcd, port_index, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Ask the stack to remove the device, pass the value 0 as the parent root hub.  */
    _ux_host_stack_device_remove(hcd, 0, port_index);
 8011d52:	683a      	ldr	r2, [r7, #0]
 8011d54:	2100      	movs	r1, #0
 8011d56:	6878      	ldr	r0, [r7, #4]
 8011d58:	f7ff f896 	bl	8010e88 <_ux_host_stack_device_remove>

    /* The device has been removed, so the port is free again.  */
    hcd -> ux_hcd_rh_device_connection &= (ULONG)~(1 << port_index);
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8011d60:	2101      	movs	r1, #1
 8011d62:	683a      	ldr	r2, [r7, #0]
 8011d64:	fa01 f202 	lsl.w	r2, r1, r2
 8011d68:	43d2      	mvns	r2, r2
 8011d6a:	401a      	ands	r2, r3
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	669a      	str	r2, [r3, #104]	@ 0x68

    /* That command should never fail!  */
    return(UX_SUCCESS);
 8011d70:	2300      	movs	r3, #0
}
 8011d72:	4618      	mov	r0, r3
 8011d74:	3708      	adds	r7, #8
 8011d76:	46bd      	mov	sp, r7
 8011d78:	bd80      	pop	{r7, pc}
	...

08011d7c <_ux_host_stack_rh_device_insertion>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_rh_device_insertion(UX_HCD *hcd, UINT port_index)
{
 8011d7c:	b580      	push	{r7, lr}
 8011d7e:	b08a      	sub	sp, #40	@ 0x28
 8011d80:	af02      	add	r7, sp, #8
 8011d82:	6078      	str	r0, [r7, #4]
 8011d84:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_RH_DEVICE_INSERTION, hcd, port_index, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Perform a PORT_ENABLE command.  */
    port_status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_ENABLE_PORT, (VOID *)((ALIGN_TYPE)port_index));
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011d8a:	683a      	ldr	r2, [r7, #0]
 8011d8c:	2103      	movs	r1, #3
 8011d8e:	6878      	ldr	r0, [r7, #4]
 8011d90:	4798      	blx	r3
 8011d92:	61b8      	str	r0, [r7, #24]

    /* Check return status.  */
    if (port_status == UX_PORT_INDEX_UNKNOWN)
 8011d94:	69bb      	ldr	r3, [r7, #24]
 8011d96:	2b56      	cmp	r3, #86	@ 0x56
 8011d98:	d101      	bne.n	8011d9e <_ux_host_stack_rh_device_insertion+0x22>
        return(port_status);
 8011d9a:	69bb      	ldr	r3, [r7, #24]
 8011d9c:	e090      	b.n	8011ec0 <_ux_host_stack_rh_device_insertion+0x144>

    /* A debounce interval with a minimum duration of 100 ms on attach.  */
    _ux_utility_delay_ms(100);
 8011d9e:	2064      	movs	r0, #100	@ 0x64
 8011da0:	f000 fa1a 	bl	80121d8 <_ux_utility_delay_ms>

    /* The first attempts to do a device enumeration may fail.
       Typically, after the port is reset and the first command is sent to
       the device, there is no answer. In this case, we reset the port again
       and retry. Usually that does the trick!  */
    for (index_loop = 0; index_loop < UX_RH_ENUMERATION_RETRY; index_loop++)
 8011da4:	2300      	movs	r3, #0
 8011da6:	61fb      	str	r3, [r7, #28]
 8011da8:	e066      	b.n	8011e78 <_ux_host_stack_rh_device_insertion+0xfc>
    {

        /* Now we have to do a PORT_RESET command.  */
        port_status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_RESET_PORT, (VOID *)((ALIGN_TYPE)port_index));
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011dae:	683a      	ldr	r2, [r7, #0]
 8011db0:	2109      	movs	r1, #9
 8011db2:	6878      	ldr	r0, [r7, #4]
 8011db4:	4798      	blx	r3
 8011db6:	61b8      	str	r0, [r7, #24]
        if (port_status == UX_SUCCESS)
 8011db8:	69bb      	ldr	r3, [r7, #24]
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d156      	bne.n	8011e6c <_ux_host_stack_rh_device_insertion+0xf0>
        {

            /* The port reset phase was successful. Before we invoke the device enumeration function,
               we need to know the speed of the device.  */
            port_status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_GET_PORT_STATUS, (VOID *)((ALIGN_TYPE)port_index));
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011dc2:	683a      	ldr	r2, [r7, #0]
 8011dc4:	2102      	movs	r1, #2
 8011dc6:	6878      	ldr	r0, [r7, #4]
 8011dc8:	4798      	blx	r3
 8011dca:	61b8      	str	r0, [r7, #24]

            /* Check return status.  */
            if (port_status == UX_PORT_INDEX_UNKNOWN)
 8011dcc:	69bb      	ldr	r3, [r7, #24]
 8011dce:	2b56      	cmp	r3, #86	@ 0x56
 8011dd0:	d106      	bne.n	8011de0 <_ux_host_stack_rh_device_insertion+0x64>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ROOT_HUB, UX_DEVICE_ENUMERATION_FAILURE);
 8011dd2:	2244      	movs	r2, #68	@ 0x44
 8011dd4:	2105      	movs	r1, #5
 8011dd6:	2002      	movs	r0, #2
 8011dd8:	f000 f92a 	bl	8012030 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DEVICE_ENUMERATION_FAILURE, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

                return(UX_DEVICE_ENUMERATION_FAILURE);
 8011ddc:	2344      	movs	r3, #68	@ 0x44
 8011dde:	e06f      	b.n	8011ec0 <_ux_host_stack_rh_device_insertion+0x144>
            }

            /* Check if device is still connected.  */
            if ((port_status & UX_PS_CCS) == 0)
 8011de0:	69bb      	ldr	r3, [r7, #24]
 8011de2:	f003 0301 	and.w	r3, r3, #1
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	d101      	bne.n	8011dee <_ux_host_stack_rh_device_insertion+0x72>
            {

                /* Device disconnected during enumeration retries.  */
                return(UX_DEVICE_ENUMERATION_FAILURE);
 8011dea:	2344      	movs	r3, #68	@ 0x44
 8011dec:	e068      	b.n	8011ec0 <_ux_host_stack_rh_device_insertion+0x144>
            }

            /* Set the device speed.  */
            device_speed =  port_status >> UX_PS_DS;
 8011dee:	69bb      	ldr	r3, [r7, #24]
 8011df0:	099b      	lsrs	r3, r3, #6
 8011df2:	617b      	str	r3, [r7, #20]

            /* Ask the USB stack to enumerate this device. A root hub is considered self
               powered. */
            status =  _ux_host_stack_new_device_create(hcd, UX_NULL, port_index, device_speed, UX_MAX_SELF_POWER, &device);
 8011df4:	f107 030c 	add.w	r3, r7, #12
 8011df8:	9301      	str	r3, [sp, #4]
 8011dfa:	23fa      	movs	r3, #250	@ 0xfa
 8011dfc:	9300      	str	r3, [sp, #0]
 8011dfe:	697b      	ldr	r3, [r7, #20]
 8011e00:	683a      	ldr	r2, [r7, #0]
 8011e02:	2100      	movs	r1, #0
 8011e04:	6878      	ldr	r0, [r7, #4]
 8011e06:	f7ff fce7 	bl	80117d8 <_ux_host_stack_new_device_create>
 8011e0a:	6138      	str	r0, [r7, #16]

            /* Check return status.  */
            if (status == UX_SUCCESS)
 8011e0c:	693b      	ldr	r3, [r7, #16]
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	d118      	bne.n	8011e44 <_ux_host_stack_rh_device_insertion+0xc8>
                /* Successful device create.  */

                /* The device has been mounted properly, we have to remember this
                   so when the device is removed, we have to invoke the enumeration
                   function again */
                hcd -> ux_hcd_rh_device_connection |= (ULONG)(1 << port_index);
 8011e12:	687b      	ldr	r3, [r7, #4]
 8011e14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8011e16:	2101      	movs	r1, #1
 8011e18:	683a      	ldr	r2, [r7, #0]
 8011e1a:	fa01 f202 	lsl.w	r2, r1, r2
 8011e1e:	431a      	orrs	r2, r3
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	669a      	str	r2, [r3, #104]	@ 0x68

                /* If the device instance is ready, notify application for connection.  */
                if (_ux_system_host -> ux_system_host_change_function)
 8011e24:	4b28      	ldr	r3, [pc, #160]	@ (8011ec8 <_ux_host_stack_rh_device_insertion+0x14c>)
 8011e26:	681b      	ldr	r3, [r3, #0]
 8011e28:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8011e2c:	2b00      	cmp	r3, #0
 8011e2e:	d007      	beq.n	8011e40 <_ux_host_stack_rh_device_insertion+0xc4>
                {
                    _ux_system_host -> ux_system_host_change_function(UX_DEVICE_CONNECTION, UX_NULL, (VOID*)device);
 8011e30:	4b25      	ldr	r3, [pc, #148]	@ (8011ec8 <_ux_host_stack_rh_device_insertion+0x14c>)
 8011e32:	681b      	ldr	r3, [r3, #0]
 8011e34:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8011e38:	68fa      	ldr	r2, [r7, #12]
 8011e3a:	2100      	movs	r1, #0
 8011e3c:	2081      	movs	r0, #129	@ 0x81
 8011e3e:	4798      	blx	r3
                }

                /* Return success to the caller.  */
                return(UX_SUCCESS);
 8011e40:	2300      	movs	r3, #0
 8011e42:	e03d      	b.n	8011ec0 <_ux_host_stack_rh_device_insertion+0x144>
            }
            else
            {

                /* Return error if HCD is dead.  */
                if (hcd -> ux_hcd_status != UX_HCD_STATUS_OPERATIONAL)
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011e48:	2b02      	cmp	r3, #2
 8011e4a:	d001      	beq.n	8011e50 <_ux_host_stack_rh_device_insertion+0xd4>
                    return(UX_CONTROLLER_DEAD);
 8011e4c:	2333      	movs	r3, #51	@ 0x33
 8011e4e:	e037      	b.n	8011ec0 <_ux_host_stack_rh_device_insertion+0x144>

                /* No retry if there are too many devices.  */
                if (status == UX_TOO_MANY_DEVICES)
 8011e50:	693b      	ldr	r3, [r7, #16]
 8011e52:	2b11      	cmp	r3, #17
 8011e54:	d014      	beq.n	8011e80 <_ux_host_stack_rh_device_insertion+0x104>
                    break;

                /* No retry if there is no class found.  */
                if (status == UX_NO_CLASS_MATCH)
 8011e56:	693b      	ldr	r3, [r7, #16]
 8011e58:	2b57      	cmp	r3, #87	@ 0x57
 8011e5a:	d013      	beq.n	8011e84 <_ux_host_stack_rh_device_insertion+0x108>
                    break;

                /* Simulate remove to free allocated resources if retry.  */
                if (index_loop < UX_RH_ENUMERATION_RETRY - 1)
 8011e5c:	69fb      	ldr	r3, [r7, #28]
 8011e5e:	2b01      	cmp	r3, #1
 8011e60:	d804      	bhi.n	8011e6c <_ux_host_stack_rh_device_insertion+0xf0>
                    _ux_host_stack_device_remove(hcd, UX_NULL, port_index);
 8011e62:	683a      	ldr	r2, [r7, #0]
 8011e64:	2100      	movs	r1, #0
 8011e66:	6878      	ldr	r0, [r7, #4]
 8011e68:	f7ff f80e 	bl	8010e88 <_ux_host_stack_device_remove>
        }

        /* We get here if something did not go well. Either the port did not respond
           well to the ENABLE\RESET phases or the device did not enumerate well
           so we try again ! */
        _ux_utility_delay_ms(UX_RH_ENUMERATION_RETRY_DELAY);
 8011e6c:	2064      	movs	r0, #100	@ 0x64
 8011e6e:	f000 f9b3 	bl	80121d8 <_ux_utility_delay_ms>
    for (index_loop = 0; index_loop < UX_RH_ENUMERATION_RETRY; index_loop++)
 8011e72:	69fb      	ldr	r3, [r7, #28]
 8011e74:	3301      	adds	r3, #1
 8011e76:	61fb      	str	r3, [r7, #28]
 8011e78:	69fb      	ldr	r3, [r7, #28]
 8011e7a:	2b02      	cmp	r3, #2
 8011e7c:	d995      	bls.n	8011daa <_ux_host_stack_rh_device_insertion+0x2e>
 8011e7e:	e002      	b.n	8011e86 <_ux_host_stack_rh_device_insertion+0x10a>
                    break;
 8011e80:	bf00      	nop
 8011e82:	e000      	b.n	8011e86 <_ux_host_stack_rh_device_insertion+0x10a>
                    break;
 8011e84:	bf00      	nop
#endif /* defined(UX_HOST_STANDALONE)  */

    /* If we get here, the device did not enumerate completely.
       The device is still attached to the root hub and therefore
       there could be a physical connection with a unconfigured device.  */
    hcd -> ux_hcd_rh_device_connection |= (ULONG)(1 << port_index);
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8011e8a:	2101      	movs	r1, #1
 8011e8c:	683a      	ldr	r2, [r7, #0]
 8011e8e:	fa01 f202 	lsl.w	r2, r1, r2
 8011e92:	431a      	orrs	r2, r3
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Notify application for a physical connection failed to be enumed.
       Device instance NULL indicates too many devices.
       Device state unconfigured indicates enumeration fail.  */
    if (_ux_system_host -> ux_system_host_change_function)
 8011e98:	4b0b      	ldr	r3, [pc, #44]	@ (8011ec8 <_ux_host_stack_rh_device_insertion+0x14c>)
 8011e9a:	681b      	ldr	r3, [r3, #0]
 8011e9c:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d007      	beq.n	8011eb4 <_ux_host_stack_rh_device_insertion+0x138>
    {
        _ux_system_host -> ux_system_host_change_function(UX_DEVICE_CONNECTION, UX_NULL, (VOID*)device);
 8011ea4:	4b08      	ldr	r3, [pc, #32]	@ (8011ec8 <_ux_host_stack_rh_device_insertion+0x14c>)
 8011ea6:	681b      	ldr	r3, [r3, #0]
 8011ea8:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8011eac:	68fa      	ldr	r2, [r7, #12]
 8011eae:	2100      	movs	r1, #0
 8011eb0:	2081      	movs	r0, #129	@ 0x81
 8011eb2:	4798      	blx	r3
    }

    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ROOT_HUB, UX_DEVICE_ENUMERATION_FAILURE);
 8011eb4:	2244      	movs	r2, #68	@ 0x44
 8011eb6:	2105      	movs	r1, #5
 8011eb8:	2002      	movs	r0, #2
 8011eba:	f000 f8b9 	bl	8012030 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DEVICE_ENUMERATION_FAILURE, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return a failed enumeration.  */
    return(UX_DEVICE_ENUMERATION_FAILURE);
 8011ebe:	2344      	movs	r3, #68	@ 0x44
}
 8011ec0:	4618      	mov	r0, r3
 8011ec2:	3720      	adds	r7, #32
 8011ec4:	46bd      	mov	sp, r7
 8011ec6:	bd80      	pop	{r7, pc}
 8011ec8:	20015fe4 	.word	0x20015fe4

08011ecc <_ux_host_stack_transfer_request>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_transfer_request(UX_TRANSFER *transfer_request)
{
 8011ecc:	b580      	push	{r7, lr}
 8011ece:	b08c      	sub	sp, #48	@ 0x30
 8011ed0:	af00      	add	r7, sp, #0
 8011ed2:	6078      	str	r0, [r7, #4]
UX_HCD          *hcd;
UINT            status;
    

    /* Get the endpoint container from the transfer_request */
    endpoint =  transfer_request -> ux_transfer_request_endpoint;
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	685b      	ldr	r3, [r3, #4]
 8011ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Get the device container from the endpoint.  */
    device =  endpoint -> ux_endpoint_device;
 8011eda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ede:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8011ee0:	f3ef 8310 	mrs	r3, PRIMASK
 8011ee4:	61bb      	str	r3, [r7, #24]
    return(posture);
 8011ee6:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8011ee8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8011eea:	b672      	cpsid	i
    return(int_posture);
 8011eec:	697b      	ldr	r3, [r7, #20]

    /* Ensure we are not preempted by the enum thread while we check the device 
       state and set the transfer status.  */
    UX_DISABLE
 8011eee:	627b      	str	r3, [r7, #36]	@ 0x24

    /* We can only transfer when the device is ATTACHED, ADDRESSED OR CONFIGURED.  */
    if ((device -> ux_device_state == UX_DEVICE_ATTACHED) || (device -> ux_device_state == UX_DEVICE_ADDRESSED)
 8011ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ef2:	689b      	ldr	r3, [r3, #8]
 8011ef4:	2b01      	cmp	r3, #1
 8011ef6:	d007      	beq.n	8011f08 <_ux_host_stack_transfer_request+0x3c>
 8011ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011efa:	689b      	ldr	r3, [r3, #8]
 8011efc:	2b02      	cmp	r3, #2
 8011efe:	d003      	beq.n	8011f08 <_ux_host_stack_transfer_request+0x3c>
            || (device -> ux_device_state == UX_DEVICE_CONFIGURED))
 8011f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f02:	689b      	ldr	r3, [r3, #8]
 8011f04:	2b03      	cmp	r3, #3
 8011f06:	d118      	bne.n	8011f3a <_ux_host_stack_transfer_request+0x6e>
    {

        /* Set the transfer to pending.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STATUS_PENDING;
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	2201      	movs	r2, #1
 8011f0c:	635a      	str	r2, [r3, #52]	@ 0x34
#if !defined(UX_HOST_STANDALONE)
        /* Save the thread making this transfer. If we're under interrupt, this
           will be null.  */
        transfer_request -> ux_transfer_request_thread_pending =  _ux_utility_thread_identify();
 8011f0e:	f000 fd95 	bl	8012a3c <_ux_utility_thread_identify>
 8011f12:	4602      	mov	r2, r0
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	661a      	str	r2, [r3, #96]	@ 0x60
 8011f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f1a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011f1c:	68fb      	ldr	r3, [r7, #12]
 8011f1e:	f383 8810 	msr	PRIMASK, r3
}
 8011f22:	bf00      	nop

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_TRANSFER_REQUEST, device, endpoint, transfer_request, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)
    
    /* With the device we have the pointer to the HCD.  */
    hcd = UX_DEVICE_HCD_GET(device);
 8011f24:	4b24      	ldr	r3, [pc, #144]	@ (8011fb8 <_ux_host_stack_transfer_request+0xec>)
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	68db      	ldr	r3, [r3, #12]
 8011f2a:	623b      	str	r3, [r7, #32]

    /* If this is endpoint 0, we protect the endpoint from a possible re-entry.  */
    if ((endpoint -> ux_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) == 0)
 8011f2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f2e:	695b      	ldr	r3, [r3, #20]
 8011f30:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011f34:	2b00      	cmp	r3, #0
 8011f36:	d128      	bne.n	8011f8a <_ux_host_stack_transfer_request+0xbe>
 8011f38:	e016      	b.n	8011f68 <_ux_host_stack_transfer_request+0x9c>
 8011f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f3c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8011f3e:	693b      	ldr	r3, [r7, #16]
 8011f40:	f383 8810 	msr	PRIMASK, r3
}
 8011f44:	bf00      	nop
        if ((endpoint -> ux_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) == 0)
 8011f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f48:	695b      	ldr	r3, [r3, #20]
 8011f4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d108      	bne.n	8011f64 <_ux_host_stack_transfer_request+0x98>
            if (!_ux_host_semaphore_waiting(&device -> ux_device_protection_semaphore))
 8011f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d104      	bne.n	8011f64 <_ux_host_stack_transfer_request+0x98>
                _ux_host_semaphore_put(&device -> ux_device_protection_semaphore);
 8011f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f5c:	331c      	adds	r3, #28
 8011f5e:	4618      	mov	r0, r3
 8011f60:	f000 fc9a 	bl	8012898 <_ux_utility_semaphore_put>
        return(UX_TRANSFER_NOT_READY);
 8011f64:	2325      	movs	r3, #37	@ 0x25
 8011f66:	e023      	b.n	8011fb0 <_ux_host_stack_transfer_request+0xe4>
    {

        /* Check if the class has already protected it.  */
        if (_ux_host_semaphore_waiting(&device -> ux_device_protection_semaphore))        
 8011f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d00c      	beq.n	8011f8a <_ux_host_stack_transfer_request+0xbe>
        {

            /* We are using endpoint 0. Protect with semaphore.  */
            status =  _ux_host_semaphore_get(&device -> ux_device_protection_semaphore, UX_WAIT_FOREVER);
 8011f70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f72:	331c      	adds	r3, #28
 8011f74:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8011f78:	4618      	mov	r0, r3
 8011f7a:	f000 fc55 	bl	8012828 <_ux_utility_semaphore_get>
 8011f7e:	61f8      	str	r0, [r7, #28]
    
            /* Check for status.  */
            if (status != UX_SUCCESS)
 8011f80:	69fb      	ldr	r3, [r7, #28]
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d001      	beq.n	8011f8a <_ux_host_stack_transfer_request+0xbe>
            
                /* Something went wrong. */
                return(status);
 8011f86:	69fb      	ldr	r3, [r7, #28]
 8011f88:	e012      	b.n	8011fb0 <_ux_host_stack_transfer_request+0xe4>
        }        
    }             
    
    /* Send the command to the controller.  */    
    status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_TRANSFER_REQUEST, transfer_request);
 8011f8a:	6a3b      	ldr	r3, [r7, #32]
 8011f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011f8e:	687a      	ldr	r2, [r7, #4]
 8011f90:	210c      	movs	r1, #12
 8011f92:	6a38      	ldr	r0, [r7, #32]
 8011f94:	4798      	blx	r3
 8011f96:	61f8      	str	r0, [r7, #28]

    /* If this is endpoint 0, we unprotect the endpoint. */
    if ((endpoint -> ux_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) == 0)
 8011f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011f9a:	695b      	ldr	r3, [r3, #20]
 8011f9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011fa0:	2b00      	cmp	r3, #0
 8011fa2:	d104      	bne.n	8011fae <_ux_host_stack_transfer_request+0xe2>

        /* We are using endpoint 0. Unprotect with semaphore.  */
        _ux_host_semaphore_put(&device -> ux_device_protection_semaphore);
 8011fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011fa6:	331c      	adds	r3, #28
 8011fa8:	4618      	mov	r0, r3
 8011faa:	f000 fc75 	bl	8012898 <_ux_utility_semaphore_put>

    /* And return the status.  */
    return(status);
 8011fae:	69fb      	ldr	r3, [r7, #28]
#endif
}
 8011fb0:	4618      	mov	r0, r3
 8011fb2:	3730      	adds	r7, #48	@ 0x30
 8011fb4:	46bd      	mov	sp, r7
 8011fb6:	bd80      	pop	{r7, pc}
 8011fb8:	20015fe4 	.word	0x20015fe4

08011fbc <_ux_host_stack_transfer_request_abort>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_transfer_request_abort(UX_TRANSFER *transfer_request)
{
 8011fbc:	b590      	push	{r4, r7, lr}
 8011fbe:	b085      	sub	sp, #20
 8011fc0:	af00      	add	r7, sp, #0
 8011fc2:	6078      	str	r0, [r7, #4]
        transfer_request -> ux_transfer_request_endpoint -> ux_endpoint_device,
        transfer_request -> ux_transfer_request_endpoint,
        transfer_request, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)
    
    /* With the device we have the pointer to the HCD.  */
    hcd = UX_DEVICE_HCD_GET(transfer_request -> ux_transfer_request_endpoint -> ux_endpoint_device);
 8011fc4:	4b19      	ldr	r3, [pc, #100]	@ (801202c <_ux_host_stack_transfer_request_abort+0x70>)
 8011fc6:	681b      	ldr	r3, [r3, #0]
 8011fc8:	68db      	ldr	r3, [r3, #12]
 8011fca:	60fb      	str	r3, [r7, #12]

    /* Check pending transaction.  */
    if (transfer_request -> ux_transfer_request_completion_code == UX_TRANSFER_STATUS_PENDING)
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011fd0:	2b01      	cmp	r3, #1
 8011fd2:	d126      	bne.n	8012022 <_ux_host_stack_transfer_request_abort+0x66>
    {
    
        /* Send the abort command to the controller.  */    
        hcd -> ux_hcd_entry_function(hcd, UX_HCD_TRANSFER_ABORT, transfer_request);
 8011fd4:	68fb      	ldr	r3, [r7, #12]
 8011fd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011fd8:	687a      	ldr	r2, [r7, #4]
 8011fda:	210d      	movs	r1, #13
 8011fdc:	68f8      	ldr	r0, [r7, #12]
 8011fde:	4798      	blx	r3
           reason we can't just assume its value is PENDING is that in between
           the completion code check and this line, it's possible that the transfer
           completed, which would've changed the completion code to SUCCESS.
           Such a case is valid, and we want to make sure we don't put() the
           transfer request's semaphore again.  */
        completion_code =  transfer_request -> ux_transfer_request_completion_code;
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011fe4:	60bb      	str	r3, [r7, #8]

        /* Set the transfer_request status to abort.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STATUS_ABORT;
 8011fe6:	687b      	ldr	r3, [r7, #4]
 8011fe8:	2204      	movs	r2, #4
 8011fea:	635a      	str	r2, [r3, #52]	@ 0x34

        /* We need to inform the class that owns this transfer_request of the 
           abort if there is a call back mechanism.  */
        if (transfer_request -> ux_transfer_request_completion_function != UX_NULL)
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011ff0:	2b00      	cmp	r3, #0
 8011ff2:	d003      	beq.n	8011ffc <_ux_host_stack_transfer_request_abort+0x40>
            transfer_request -> ux_transfer_request_completion_function(transfer_request);
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011ff8:	6878      	ldr	r0, [r7, #4]
 8011ffa:	4798      	blx	r3
       
        /* Is a thread waiting on the semaphore?  */
        if (/* Is the transfer pending?  */
 8011ffc:	68bb      	ldr	r3, [r7, #8]
 8011ffe:	2b01      	cmp	r3, #1
 8012000:	d10f      	bne.n	8012022 <_ux_host_stack_transfer_request_abort+0x66>
            completion_code == UX_TRANSFER_STATUS_PENDING &&
#if !defined(UX_HOST_STANDALONE)
            /* Is the thread waiting not this one? (clearly we're not waiting!)  */
            transfer_request -> ux_transfer_request_thread_pending != _ux_utility_thread_identify() && 
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	6e1c      	ldr	r4, [r3, #96]	@ 0x60
 8012006:	f000 fd19 	bl	8012a3c <_ux_utility_thread_identify>
 801200a:	4603      	mov	r3, r0
            completion_code == UX_TRANSFER_STATUS_PENDING &&
 801200c:	429c      	cmp	r4, r3
 801200e:	d008      	beq.n	8012022 <_ux_host_stack_transfer_request_abort+0x66>
#endif
            /* Does the transfer request not have a completion function?  */
            transfer_request -> ux_transfer_request_completion_function == UX_NULL)
 8012010:	687b      	ldr	r3, [r7, #4]
 8012012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
            transfer_request -> ux_transfer_request_thread_pending != _ux_utility_thread_identify() && 
 8012014:	2b00      	cmp	r3, #0
 8012016:	d104      	bne.n	8012022 <_ux_host_stack_transfer_request_abort+0x66>

            /* Wake up the semaphore for this request.  */
            _ux_host_semaphore_put(&transfer_request -> ux_transfer_request_semaphore);
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	3344      	adds	r3, #68	@ 0x44
 801201c:	4618      	mov	r0, r3
 801201e:	f000 fc3b 	bl	8012898 <_ux_utility_semaphore_put>
    }
    
    /* This function never fails!  */
    return(UX_SUCCESS);       
 8012022:	2300      	movs	r3, #0
}
 8012024:	4618      	mov	r0, r3
 8012026:	3714      	adds	r7, #20
 8012028:	46bd      	mov	sp, r7
 801202a:	bd90      	pop	{r4, r7, pc}
 801202c:	20015fe4 	.word	0x20015fe4

08012030 <_ux_system_error_handler>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID   _ux_system_error_handler(UINT system_level, UINT system_context, UINT error_code)
{
 8012030:	b580      	push	{r7, lr}
 8012032:	b084      	sub	sp, #16
 8012034:	af00      	add	r7, sp, #0
 8012036:	60f8      	str	r0, [r7, #12]
 8012038:	60b9      	str	r1, [r7, #8]
 801203a:	607a      	str	r2, [r7, #4]

    /* Save the last system error code.  */
    _ux_system -> ux_system_last_error =  error_code;
 801203c:	4b0c      	ldr	r3, [pc, #48]	@ (8012070 <_ux_system_error_handler+0x40>)
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	687a      	ldr	r2, [r7, #4]
 8012042:	651a      	str	r2, [r3, #80]	@ 0x50
 
    /* Increment the total number of system errors.  */
    _ux_system -> ux_system_error_count++;
 8012044:	4b0a      	ldr	r3, [pc, #40]	@ (8012070 <_ux_system_error_handler+0x40>)
 8012046:	681b      	ldr	r3, [r3, #0]
 8012048:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801204a:	3201      	adds	r2, #1
 801204c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Is there an application call back function to call ? */
    if (_ux_system -> ux_system_error_callback_function != UX_NULL)
 801204e:	4b08      	ldr	r3, [pc, #32]	@ (8012070 <_ux_system_error_handler+0x40>)
 8012050:	681b      	ldr	r3, [r3, #0]
 8012052:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012054:	2b00      	cmp	r3, #0
 8012056:	d006      	beq.n	8012066 <_ux_system_error_handler+0x36>
    {    

        /* The callback function is defined, call it.  */
        _ux_system -> ux_system_error_callback_function(system_level, system_context, error_code);
 8012058:	4b05      	ldr	r3, [pc, #20]	@ (8012070 <_ux_system_error_handler+0x40>)
 801205a:	681b      	ldr	r3, [r3, #0]
 801205c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801205e:	687a      	ldr	r2, [r7, #4]
 8012060:	68b9      	ldr	r1, [r7, #8]
 8012062:	68f8      	ldr	r0, [r7, #12]
 8012064:	4798      	blx	r3
    }
}
 8012066:	bf00      	nop
 8012068:	3710      	adds	r7, #16
 801206a:	46bd      	mov	sp, r7
 801206c:	bd80      	pop	{r7, pc}
 801206e:	bf00      	nop
 8012070:	20015fe8 	.word	0x20015fe8

08012074 <_ux_system_initialize>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size, 
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 8012074:	b580      	push	{r7, lr}
 8012076:	b08a      	sub	sp, #40	@ 0x28
 8012078:	af00      	add	r7, sp, #0
 801207a:	60f8      	str	r0, [r7, #12]
 801207c:	60b9      	str	r1, [r7, #8]
 801207e:	607a      	str	r2, [r7, #4]
 8012080:	603b      	str	r3, [r7, #0]
UINT                status;
#endif


    /* Reset memory block */
    _ux_utility_memory_set(regular_memory_pool_start, 0, regular_memory_size); /* Use case of memset is verified. */
 8012082:	68ba      	ldr	r2, [r7, #8]
 8012084:	2100      	movs	r1, #0
 8012086:	68f8      	ldr	r0, [r7, #12]
 8012088:	f000 fb52 	bl	8012730 <_ux_utility_memory_set>

    /* Set the _ux_system structure at the start of our regular memory */
    _ux_system =  (UX_SYSTEM *) regular_memory_pool_start;
 801208c:	4a4f      	ldr	r2, [pc, #316]	@ (80121cc <_ux_system_initialize+0x158>)
 801208e:	68fb      	ldr	r3, [r7, #12]
 8012090:	6013      	str	r3, [r2, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset = sizeof(UX_SYSTEM);
 8012092:	235c      	movs	r3, #92	@ 0x5c
 8012094:	627b      	str	r3, [r7, #36]	@ 0x24

#ifndef UX_DEVICE_SIDE_ONLY

    /* Set the _ux_system_host structure.  */
    _ux_system_host =  (UX_SYSTEM_HOST *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 8012096:	68fa      	ldr	r2, [r7, #12]
 8012098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801209a:	4413      	add	r3, r2
 801209c:	4a4c      	ldr	r2, [pc, #304]	@ (80121d0 <_ux_system_initialize+0x15c>)
 801209e:	6013      	str	r3, [r2, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_HOST);
 80120a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120a2:	f503 73e6 	add.w	r3, r3, #460	@ 0x1cc
 80120a6:	627b      	str	r3, [r7, #36]	@ 0x24
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_OTG);
#endif 


    /* Set the cache safe memory for the dynamic pool */
    _ux_system -> ux_system_regular_memory_pool_start =  (UX_MEMORY_BLOCK *) (((UCHAR *) regular_memory_pool_start) 
 80120a8:	4b48      	ldr	r3, [pc, #288]	@ (80121cc <_ux_system_initialize+0x158>)
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	68f9      	ldr	r1, [r7, #12]
 80120ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80120b0:	440a      	add	r2, r1
 80120b2:	601a      	str	r2, [r3, #0]
                                                            + memory_pool_offset);

    /* Make sure the regular memory pool is aligned properly */
    int_memory_pool_start =   (ALIGN_TYPE) _ux_system -> ux_system_regular_memory_pool_start;
 80120b4:	4b45      	ldr	r3, [pc, #276]	@ (80121cc <_ux_system_initialize+0x158>)
 80120b6:	681b      	ldr	r3, [r3, #0]
 80120b8:	681b      	ldr	r3, [r3, #0]
 80120ba:	623b      	str	r3, [r7, #32]
    int_memory_pool_start +=  UX_ALIGN_MIN;
 80120bc:	6a3b      	ldr	r3, [r7, #32]
 80120be:	330f      	adds	r3, #15
 80120c0:	623b      	str	r3, [r7, #32]
    int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 80120c2:	6a3b      	ldr	r3, [r7, #32]
 80120c4:	f023 030f 	bic.w	r3, r3, #15
 80120c8:	623b      	str	r3, [r7, #32]
    
    /* Set the end of the regular memory pool.  */
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 80120ca:	68fa      	ldr	r2, [r7, #12]
 80120cc:	68bb      	ldr	r3, [r7, #8]
 80120ce:	4413      	add	r3, r2
 80120d0:	61fb      	str	r3, [r7, #28]

    /* Check if we have memory available.  */
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 80120d2:	69fb      	ldr	r3, [r7, #28]
 80120d4:	6a3a      	ldr	r2, [r7, #32]
 80120d6:	429a      	cmp	r2, r3
 80120d8:	d301      	bcc.n	80120de <_ux_system_initialize+0x6a>
    {

        /* No memory available.  */
        return(UX_MEMORY_INSUFFICIENT);
 80120da:	2312      	movs	r3, #18
 80120dc:	e071      	b.n	80121c2 <_ux_system_initialize+0x14e>
    }

    /* Now, we have a project structure allocated, save the regular memory allocation details */
    _ux_system -> ux_system_regular_memory_pool_size =     (ULONG) (((ALIGN_TYPE) regular_memory_pool_end) - int_memory_pool_start);
 80120de:	69f9      	ldr	r1, [r7, #28]
 80120e0:	4b3a      	ldr	r3, [pc, #232]	@ (80121cc <_ux_system_initialize+0x158>)
 80120e2:	681b      	ldr	r3, [r3, #0]
 80120e4:	6a3a      	ldr	r2, [r7, #32]
 80120e6:	1a8a      	subs	r2, r1, r2
 80120e8:	605a      	str	r2, [r3, #4]
    _ux_system -> ux_system_regular_memory_pool_free =     _ux_system -> ux_system_regular_memory_pool_size;
 80120ea:	4b38      	ldr	r3, [pc, #224]	@ (80121cc <_ux_system_initialize+0x158>)
 80120ec:	681a      	ldr	r2, [r3, #0]
 80120ee:	4b37      	ldr	r3, [pc, #220]	@ (80121cc <_ux_system_initialize+0x158>)
 80120f0:	681b      	ldr	r3, [r3, #0]
 80120f2:	6852      	ldr	r2, [r2, #4]
 80120f4:	609a      	str	r2, [r3, #8]
    _ux_system -> ux_system_regular_memory_pool_start =    (UX_MEMORY_BLOCK *) int_memory_pool_start;
 80120f6:	4b35      	ldr	r3, [pc, #212]	@ (80121cc <_ux_system_initialize+0x158>)
 80120f8:	681b      	ldr	r3, [r3, #0]
 80120fa:	6a3a      	ldr	r2, [r7, #32]
 80120fc:	601a      	str	r2, [r3, #0]

    /* Build the first free memory block */
    memory_block =                             _ux_system -> ux_system_regular_memory_pool_start;
 80120fe:	4b33      	ldr	r3, [pc, #204]	@ (80121cc <_ux_system_initialize+0x158>)
 8012100:	681b      	ldr	r3, [r3, #0]
 8012102:	681b      	ldr	r3, [r3, #0]
 8012104:	61bb      	str	r3, [r7, #24]
    memory_block -> ux_memory_block_size =     _ux_system -> ux_system_regular_memory_pool_size - (ULONG)sizeof(UX_MEMORY_BLOCK);
 8012106:	4b31      	ldr	r3, [pc, #196]	@ (80121cc <_ux_system_initialize+0x158>)
 8012108:	681b      	ldr	r3, [r3, #0]
 801210a:	685b      	ldr	r3, [r3, #4]
 801210c:	f1a3 0210 	sub.w	r2, r3, #16
 8012110:	69bb      	ldr	r3, [r7, #24]
 8012112:	601a      	str	r2, [r3, #0]
    memory_block -> ux_memory_block_status =   UX_MEMORY_UNUSED;
 8012114:	69bb      	ldr	r3, [r7, #24]
 8012116:	2200      	movs	r2, #0
 8012118:	605a      	str	r2, [r3, #4]

    /* Check the definition of the cache safe pool. If the application or controller do not require any cache safe memory,
       define the cached safe memory region as the regular memory region.  */
    if (cache_safe_memory_pool_start == UX_NULL)
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	2b00      	cmp	r3, #0
 801211e:	d112      	bne.n	8012146 <_ux_system_initialize+0xd2>
    {

        /* Cache safe memory is the same as regular memory.  */
        _ux_system -> ux_system_cache_safe_memory_pool_size =  _ux_system -> ux_system_regular_memory_pool_size;
 8012120:	4b2a      	ldr	r3, [pc, #168]	@ (80121cc <_ux_system_initialize+0x158>)
 8012122:	681a      	ldr	r2, [r3, #0]
 8012124:	4b29      	ldr	r3, [pc, #164]	@ (80121cc <_ux_system_initialize+0x158>)
 8012126:	681b      	ldr	r3, [r3, #0]
 8012128:	6852      	ldr	r2, [r2, #4]
 801212a:	611a      	str	r2, [r3, #16]
        _ux_system -> ux_system_cache_safe_memory_pool_free =  _ux_system -> ux_system_regular_memory_pool_free;
 801212c:	4b27      	ldr	r3, [pc, #156]	@ (80121cc <_ux_system_initialize+0x158>)
 801212e:	681a      	ldr	r2, [r3, #0]
 8012130:	4b26      	ldr	r3, [pc, #152]	@ (80121cc <_ux_system_initialize+0x158>)
 8012132:	681b      	ldr	r3, [r3, #0]
 8012134:	6892      	ldr	r2, [r2, #8]
 8012136:	615a      	str	r2, [r3, #20]
        _ux_system -> ux_system_cache_safe_memory_pool_start = _ux_system -> ux_system_regular_memory_pool_start;
 8012138:	4b24      	ldr	r3, [pc, #144]	@ (80121cc <_ux_system_initialize+0x158>)
 801213a:	681a      	ldr	r2, [r3, #0]
 801213c:	4b23      	ldr	r3, [pc, #140]	@ (80121cc <_ux_system_initialize+0x158>)
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	6812      	ldr	r2, [r2, #0]
 8012142:	60da      	str	r2, [r3, #12]
 8012144:	e02f      	b.n	80121a6 <_ux_system_initialize+0x132>
    }
    else
    {
    
        /* Make sure the cache safe memory pool is aligned properly */
        int_memory_pool_start =   (ALIGN_TYPE) cache_safe_memory_pool_start;
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	623b      	str	r3, [r7, #32]
        int_memory_pool_start +=  UX_ALIGN_MIN;
 801214a:	6a3b      	ldr	r3, [r7, #32]
 801214c:	330f      	adds	r3, #15
 801214e:	623b      	str	r3, [r7, #32]
        int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 8012150:	6a3b      	ldr	r3, [r7, #32]
 8012152:	f023 030f 	bic.w	r3, r3, #15
 8012156:	623b      	str	r3, [r7, #32]
    
        /* Save the cache safe memory allocation details */
        _ux_system -> ux_system_cache_safe_memory_pool_size =     cache_safe_memory_size - UX_ALIGN_MIN;
 8012158:	4b1c      	ldr	r3, [pc, #112]	@ (80121cc <_ux_system_initialize+0x158>)
 801215a:	681b      	ldr	r3, [r3, #0]
 801215c:	683a      	ldr	r2, [r7, #0]
 801215e:	3a0f      	subs	r2, #15
 8012160:	611a      	str	r2, [r3, #16]
        _ux_system -> ux_system_cache_safe_memory_pool_free =     _ux_system -> ux_system_cache_safe_memory_pool_size;
 8012162:	4b1a      	ldr	r3, [pc, #104]	@ (80121cc <_ux_system_initialize+0x158>)
 8012164:	681a      	ldr	r2, [r3, #0]
 8012166:	4b19      	ldr	r3, [pc, #100]	@ (80121cc <_ux_system_initialize+0x158>)
 8012168:	681b      	ldr	r3, [r3, #0]
 801216a:	6912      	ldr	r2, [r2, #16]
 801216c:	615a      	str	r2, [r3, #20]
        _ux_system -> ux_system_cache_safe_memory_pool_start =    (UX_MEMORY_BLOCK *) int_memory_pool_start;
 801216e:	4b17      	ldr	r3, [pc, #92]	@ (80121cc <_ux_system_initialize+0x158>)
 8012170:	681b      	ldr	r3, [r3, #0]
 8012172:	6a3a      	ldr	r2, [r7, #32]
 8012174:	60da      	str	r2, [r3, #12]
    
        /* Reset this memory block */
        _ux_utility_memory_set(_ux_system -> ux_system_cache_safe_memory_pool_start, 0, _ux_system -> ux_system_cache_safe_memory_pool_size); /* Use case of memset is verified. */
 8012176:	4b15      	ldr	r3, [pc, #84]	@ (80121cc <_ux_system_initialize+0x158>)
 8012178:	681b      	ldr	r3, [r3, #0]
 801217a:	68d8      	ldr	r0, [r3, #12]
 801217c:	4b13      	ldr	r3, [pc, #76]	@ (80121cc <_ux_system_initialize+0x158>)
 801217e:	681b      	ldr	r3, [r3, #0]
 8012180:	691b      	ldr	r3, [r3, #16]
 8012182:	461a      	mov	r2, r3
 8012184:	2100      	movs	r1, #0
 8012186:	f000 fad3 	bl	8012730 <_ux_utility_memory_set>
    
        /* Build the first free memory block */
        memory_block =                             _ux_system -> ux_system_cache_safe_memory_pool_start;
 801218a:	4b10      	ldr	r3, [pc, #64]	@ (80121cc <_ux_system_initialize+0x158>)
 801218c:	681b      	ldr	r3, [r3, #0]
 801218e:	68db      	ldr	r3, [r3, #12]
 8012190:	61bb      	str	r3, [r7, #24]
        memory_block -> ux_memory_block_size =     _ux_system -> ux_system_cache_safe_memory_pool_size - (ULONG)sizeof(UX_MEMORY_BLOCK);
 8012192:	4b0e      	ldr	r3, [pc, #56]	@ (80121cc <_ux_system_initialize+0x158>)
 8012194:	681b      	ldr	r3, [r3, #0]
 8012196:	691b      	ldr	r3, [r3, #16]
 8012198:	f1a3 0210 	sub.w	r2, r3, #16
 801219c:	69bb      	ldr	r3, [r7, #24]
 801219e:	601a      	str	r2, [r3, #0]
        memory_block -> ux_memory_block_status =   UX_MEMORY_UNUSED;
 80121a0:	69bb      	ldr	r3, [r7, #24]
 80121a2:	2200      	movs	r2, #0
 80121a4:	605a      	str	r2, [r3, #4]
#endif

#if !defined(UX_STANDALONE)

    /* Create the Mutex object used by USBX to control critical sections.  */
    status =  _ux_system_mutex_create(&_ux_system -> ux_system_mutex, "ux_system_mutex");
 80121a6:	4b09      	ldr	r3, [pc, #36]	@ (80121cc <_ux_system_initialize+0x158>)
 80121a8:	681b      	ldr	r3, [r3, #0]
 80121aa:	331c      	adds	r3, #28
 80121ac:	4909      	ldr	r1, [pc, #36]	@ (80121d4 <_ux_system_initialize+0x160>)
 80121ae:	4618      	mov	r0, r3
 80121b0:	f000 fad8 	bl	8012764 <_ux_utility_mutex_create>
 80121b4:	6178      	str	r0, [r7, #20]
    if(status != UX_SUCCESS)
 80121b6:	697b      	ldr	r3, [r7, #20]
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	d001      	beq.n	80121c0 <_ux_system_initialize+0x14c>
        return(UX_MUTEX_ERROR);
 80121bc:	2317      	movs	r3, #23
 80121be:	e000      	b.n	80121c2 <_ux_system_initialize+0x14e>
#endif

    return(UX_SUCCESS);
 80121c0:	2300      	movs	r3, #0
}
 80121c2:	4618      	mov	r0, r3
 80121c4:	3728      	adds	r7, #40	@ 0x28
 80121c6:	46bd      	mov	sp, r7
 80121c8:	bd80      	pop	{r7, pc}
 80121ca:	bf00      	nop
 80121cc:	20015fe8 	.word	0x20015fe8
 80121d0:	20015fe4 	.word	0x20015fe4
 80121d4:	0801a118 	.word	0x0801a118

080121d8 <_ux_utility_delay_ms>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_delay_ms(ULONG ms_wait)
{
 80121d8:	b580      	push	{r7, lr}
 80121da:	b084      	sub	sp, #16
 80121dc:	af00      	add	r7, sp, #0
 80121de:	6078      	str	r0, [r7, #4]
    while(_ux_utility_time_elapsed(ticks, _ux_utility_time_get()) <
            UX_MS_TO_TICK_NON_ZERO(ms_wait));
#else

    /* translate ms into ticks. */
    ticks = (ULONG)(ms_wait * UX_PERIODIC_RATE) / 1000;
 80121e0:	687b      	ldr	r3, [r7, #4]
 80121e2:	2264      	movs	r2, #100	@ 0x64
 80121e4:	fb02 f303 	mul.w	r3, r2, r3
 80121e8:	4a07      	ldr	r2, [pc, #28]	@ (8012208 <_ux_utility_delay_ms+0x30>)
 80121ea:	fba2 2303 	umull	r2, r3, r2, r3
 80121ee:	099b      	lsrs	r3, r3, #6
 80121f0:	60fb      	str	r3, [r7, #12]
    
    /* For safety add 1 to ticks.  */
    ticks++;
 80121f2:	68fb      	ldr	r3, [r7, #12]
 80121f4:	3301      	adds	r3, #1
 80121f6:	60fb      	str	r3, [r7, #12]

    /* Call ThreadX sleep function.  */
    tx_thread_sleep(ticks);
 80121f8:	68f8      	ldr	r0, [r7, #12]
 80121fa:	f7fb ff61 	bl	800e0c0 <_tx_thread_sleep>
#endif

    /* Return completion status.  */
    return;
 80121fe:	bf00      	nop
}
 8012200:	3710      	adds	r7, #16
 8012202:	46bd      	mov	sp, r7
 8012204:	bd80      	pop	{r7, pc}
 8012206:	bf00      	nop
 8012208:	10624dd3 	.word	0x10624dd3

0801220c <_ux_utility_descriptor_parse>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_descriptor_parse(UCHAR * raw_descriptor, UCHAR * descriptor_structure,
                        UINT descriptor_entries, UCHAR * descriptor)
{
 801220c:	b580      	push	{r7, lr}
 801220e:	b084      	sub	sp, #16
 8012210:	af00      	add	r7, sp, #0
 8012212:	60f8      	str	r0, [r7, #12]
 8012214:	60b9      	str	r1, [r7, #8]
 8012216:	607a      	str	r2, [r7, #4]
 8012218:	603b      	str	r3, [r7, #0]

    /* Loop on all the entries in this descriptor.  */
    while(descriptor_entries--)
 801221a:	e026      	b.n	801226a <_ux_utility_descriptor_parse+0x5e>
    {

        /* Get the length of that component.  */
        switch(*descriptor_structure++)
 801221c:	68bb      	ldr	r3, [r7, #8]
 801221e:	1c5a      	adds	r2, r3, #1
 8012220:	60ba      	str	r2, [r7, #8]
 8012222:	781b      	ldrb	r3, [r3, #0]
 8012224:	2b02      	cmp	r3, #2
 8012226:	d00b      	beq.n	8012240 <_ux_utility_descriptor_parse+0x34>
 8012228:	2b04      	cmp	r3, #4
 801222a:	d113      	bne.n	8012254 <_ux_utility_descriptor_parse+0x48>

        /* Check the size then build the component from the source and
           insert it into the target descriptor.  */
        case 4:

            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
 801222c:	68f8      	ldr	r0, [r7, #12]
 801222e:	f000 f835 	bl	801229c <_ux_utility_long_get>
 8012232:	4602      	mov	r2, r0
 8012234:	683b      	ldr	r3, [r7, #0]
 8012236:	601a      	str	r2, [r3, #0]
            raw_descriptor +=  4;
 8012238:	68fb      	ldr	r3, [r7, #12]
 801223a:	3304      	adds	r3, #4
 801223c:	60fb      	str	r3, [r7, #12]
            break;                   
 801223e:	e011      	b.n	8012264 <_ux_utility_descriptor_parse+0x58>

        case 2:

            *((ULONG *) descriptor) = (ULONG) _ux_utility_short_get(raw_descriptor);
 8012240:	68f8      	ldr	r0, [r7, #12]
 8012242:	f000 fb36 	bl	80128b2 <_ux_utility_short_get>
 8012246:	4602      	mov	r2, r0
 8012248:	683b      	ldr	r3, [r7, #0]
 801224a:	601a      	str	r2, [r3, #0]
            raw_descriptor += 2;
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	3302      	adds	r3, #2
 8012250:	60fb      	str	r3, [r7, #12]
            break;                   
 8012252:	e007      	b.n	8012264 <_ux_utility_descriptor_parse+0x58>

        default:

            *((ULONG *) descriptor) =  (ULONG) *raw_descriptor;
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	781b      	ldrb	r3, [r3, #0]
 8012258:	461a      	mov	r2, r3
 801225a:	683b      	ldr	r3, [r7, #0]
 801225c:	601a      	str	r2, [r3, #0]
            raw_descriptor++;
 801225e:	68fb      	ldr	r3, [r7, #12]
 8012260:	3301      	adds	r3, #1
 8012262:	60fb      	str	r3, [r7, #12]
        }

        /* Add the size of the component to the destination.  */
        descriptor +=  4;
 8012264:	683b      	ldr	r3, [r7, #0]
 8012266:	3304      	adds	r3, #4
 8012268:	603b      	str	r3, [r7, #0]
    while(descriptor_entries--)
 801226a:	687b      	ldr	r3, [r7, #4]
 801226c:	1e5a      	subs	r2, r3, #1
 801226e:	607a      	str	r2, [r7, #4]
 8012270:	2b00      	cmp	r3, #0
 8012272:	d1d3      	bne.n	801221c <_ux_utility_descriptor_parse+0x10>
    }

    /* Return to caller.  */
    return;
 8012274:	bf00      	nop
}
 8012276:	3710      	adds	r7, #16
 8012278:	46bd      	mov	sp, r7
 801227a:	bd80      	pop	{r7, pc}

0801227c <_ux_utility_error_callback_register>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_error_callback_register(VOID (*error_callback)(UINT system_level, UINT system_context, UINT error_code))

{
 801227c:	b480      	push	{r7}
 801227e:	b083      	sub	sp, #12
 8012280:	af00      	add	r7, sp, #0
 8012282:	6078      	str	r0, [r7, #4]

    /* The callback function is defined.  */
    _ux_system -> ux_system_error_callback_function = error_callback;
 8012284:	4b04      	ldr	r3, [pc, #16]	@ (8012298 <_ux_utility_error_callback_register+0x1c>)
 8012286:	681b      	ldr	r3, [r3, #0]
 8012288:	687a      	ldr	r2, [r7, #4]
 801228a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* We are done here. No return codes.  */
    return;
 801228c:	bf00      	nop
}
 801228e:	370c      	adds	r7, #12
 8012290:	46bd      	mov	sp, r7
 8012292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012296:	4770      	bx	lr
 8012298:	20015fe8 	.word	0x20015fe8

0801229c <_ux_utility_long_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_long_get(UCHAR * address)
{
 801229c:	b480      	push	{r7}
 801229e:	b085      	sub	sp, #20
 80122a0:	af00      	add	r7, sp, #0
 80122a2:	6078      	str	r0, [r7, #4]
ULONG    value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =   (ULONG) *address++;
 80122a4:	687b      	ldr	r3, [r7, #4]
 80122a6:	1c5a      	adds	r2, r3, #1
 80122a8:	607a      	str	r2, [r7, #4]
 80122aa:	781b      	ldrb	r3, [r3, #0]
 80122ac:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 8;
 80122ae:	687b      	ldr	r3, [r7, #4]
 80122b0:	1c5a      	adds	r2, r3, #1
 80122b2:	607a      	str	r2, [r7, #4]
 80122b4:	781b      	ldrb	r3, [r3, #0]
 80122b6:	021b      	lsls	r3, r3, #8
 80122b8:	68fa      	ldr	r2, [r7, #12]
 80122ba:	4313      	orrs	r3, r2
 80122bc:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 16;
 80122be:	687b      	ldr	r3, [r7, #4]
 80122c0:	1c5a      	adds	r2, r3, #1
 80122c2:	607a      	str	r2, [r7, #4]
 80122c4:	781b      	ldrb	r3, [r3, #0]
 80122c6:	041b      	lsls	r3, r3, #16
 80122c8:	68fa      	ldr	r2, [r7, #12]
 80122ca:	4313      	orrs	r3, r2
 80122cc:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address << 24;
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	781b      	ldrb	r3, [r3, #0]
 80122d2:	061b      	lsls	r3, r3, #24
 80122d4:	68fa      	ldr	r2, [r7, #12]
 80122d6:	4313      	orrs	r3, r2
 80122d8:	60fb      	str	r3, [r7, #12]

    /* Return 32-bit value.  */
    return(value);
 80122da:	68fb      	ldr	r3, [r7, #12]
}
 80122dc:	4618      	mov	r0, r3
 80122de:	3714      	adds	r7, #20
 80122e0:	46bd      	mov	sp, r7
 80122e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122e6:	4770      	bx	lr

080122e8 <_ux_utility_memory_allocate>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  *_ux_utility_memory_allocate(ULONG memory_alignment, ULONG memory_cache_flag,
                                   ULONG memory_size_requested)
{
 80122e8:	b580      	push	{r7, lr}
 80122ea:	b08c      	sub	sp, #48	@ 0x30
 80122ec:	af00      	add	r7, sp, #0
 80122ee:	60f8      	str	r0, [r7, #12]
 80122f0:	60b9      	str	r1, [r7, #8]
 80122f2:	607a      	str	r2, [r7, #4]
UCHAR               *memory_buffer;
ALIGN_TYPE          int_memory_buffer;


    /* Get the mutex as this is a critical section.  */
    _ux_system_mutex_on(&_ux_system -> ux_system_mutex);
 80122f4:	4b7d      	ldr	r3, [pc, #500]	@ (80124ec <_ux_utility_memory_allocate+0x204>)
 80122f6:	681b      	ldr	r3, [r3, #0]
 80122f8:	331c      	adds	r3, #28
 80122fa:	4618      	mov	r0, r3
 80122fc:	f000 fa56 	bl	80127ac <_ux_utility_mutex_on>
    }

#else

    /* Check if safe alignment requested, in this case switch to UX_NO_ALIGN.  */
    if (memory_alignment == UX_SAFE_ALIGN)
 8012300:	68fb      	ldr	r3, [r7, #12]
 8012302:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012306:	d101      	bne.n	801230c <_ux_utility_memory_allocate+0x24>
        memory_alignment = UX_NO_ALIGN;
 8012308:	2300      	movs	r3, #0
 801230a:	60fb      	str	r3, [r7, #12]
    
#endif

    /* Ensure the alignment meats the minimum.  */
    if (memory_alignment < UX_ALIGN_MIN)
 801230c:	68fb      	ldr	r3, [r7, #12]
 801230e:	2b0e      	cmp	r3, #14
 8012310:	d801      	bhi.n	8012316 <_ux_utility_memory_allocate+0x2e>
        memory_alignment =  UX_ALIGN_MIN;
 8012312:	230f      	movs	r3, #15
 8012314:	60fb      	str	r3, [r7, #12]

    /* Adjust the memory alignment since our macros are one minus the desired alignment.
       Also determine the amount of extra memory we need for the alignment, which is one
       minus the actual alignment.  */
    memory_for_alignment =  memory_alignment;
 8012316:	68fb      	ldr	r3, [r7, #12]
 8012318:	627b      	str	r3, [r7, #36]	@ 0x24
    memory_alignment++;
 801231a:	68fb      	ldr	r3, [r7, #12]
 801231c:	3301      	adds	r3, #1
 801231e:	60fb      	str	r3, [r7, #12]
       now is that the memory block might not be a size that is a multiple of 16, so we need
       to add the amount of memory required such that the memory buffer after the block has 
       the correct alignment. For example, if the memory block has a size of 24, then we need
       to make sure it is placed on an 8-byte alignment that is after a 16-byte alignment so
       that the memory right after the memory block is 16-byte aligned (8 + 24 = 32).  */
    memory_size_requested =  (memory_size_requested +    UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN);
 8012320:	687b      	ldr	r3, [r7, #4]
 8012322:	330f      	adds	r3, #15
 8012324:	f023 030f 	bic.w	r3, r3, #15
 8012328:	607b      	str	r3, [r7, #4]
    /* Try to find the best block for this memory by requesting the maximum amount of
       memory we'll need which is calculated as follows: the amount memory requested by
       the caller plus the maximum amount of memory wasted due to alignment plus 2 memory
       blocks structs - one for the new memory block we'll create for the user block and one
       that we might create if there is extra memory after doing the alignment.  */
    memory_block =  _ux_utility_memory_free_block_best_get(memory_cache_flag, memory_size_requested + memory_for_alignment + (ULONG)sizeof(UX_MEMORY_BLOCK));
 801232a:	687a      	ldr	r2, [r7, #4]
 801232c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801232e:	4413      	add	r3, r2
 8012330:	3310      	adds	r3, #16
 8012332:	4619      	mov	r1, r3
 8012334:	68b8      	ldr	r0, [r7, #8]
 8012336:	f000 f9b9 	bl	80126ac <_ux_utility_memory_free_block_best_get>
 801233a:	62f8      	str	r0, [r7, #44]	@ 0x2c

    /* If the block returned is NULL, there is no free memory in the pool
       for that size. */
    if (memory_block == UX_NULL)
 801233c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801233e:	2b00      	cmp	r3, #0
 8012340:	d10c      	bne.n	801235c <_ux_utility_memory_allocate+0x74>
    {

        /* Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 8012342:	4b6a      	ldr	r3, [pc, #424]	@ (80124ec <_ux_utility_memory_allocate+0x204>)
 8012344:	681b      	ldr	r3, [r3, #0]
 8012346:	331c      	adds	r3, #28
 8012348:	4618      	mov	r0, r3
 801234a:	f000 fa24 	bl	8012796 <_ux_utility_mutex_off>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, memory_size_requested, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_INSUFFICIENT);
 801234e:	2212      	movs	r2, #18
 8012350:	2108      	movs	r1, #8
 8012352:	2002      	movs	r0, #2
 8012354:	f7ff fe6c 	bl	8012030 <_ux_system_error_handler>

        /* Return NULL to indicate no block was found.  */
        return(UX_NULL);
 8012358:	2300      	movs	r3, #0
 801235a:	e0c3      	b.n	80124e4 <_ux_utility_memory_allocate+0x1fc>
    }

    /* Get the memory buffer for this block.  */
    int_memory_buffer = (ALIGN_TYPE) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK));
 801235c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801235e:	3310      	adds	r3, #16
 8012360:	623b      	str	r3, [r7, #32]

    /* Are we already aligned?  */
    if ((int_memory_buffer & (memory_alignment - 1)) == 0)
 8012362:	68fb      	ldr	r3, [r7, #12]
 8012364:	1e5a      	subs	r2, r3, #1
 8012366:	6a3b      	ldr	r3, [r7, #32]
 8012368:	4013      	ands	r3, r2
 801236a:	2b00      	cmp	r3, #0
 801236c:	d126      	bne.n	80123bc <_ux_utility_memory_allocate+0xd4>
    {

        /* Setup the new memory block.  */
        new_memory_block =  (UX_MEMORY_BLOCK *) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK) + memory_size_requested);
 801236e:	687b      	ldr	r3, [r7, #4]
 8012370:	3310      	adds	r3, #16
 8012372:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012374:	4413      	add	r3, r2
 8012376:	61fb      	str	r3, [r7, #28]
        new_memory_block -> ux_memory_block_next =  memory_block -> ux_memory_block_next;
 8012378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801237a:	689a      	ldr	r2, [r3, #8]
 801237c:	69fb      	ldr	r3, [r7, #28]
 801237e:	609a      	str	r2, [r3, #8]
        new_memory_block -> ux_memory_block_previous =  memory_block;
 8012380:	69fb      	ldr	r3, [r7, #28]
 8012382:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012384:	60da      	str	r2, [r3, #12]
        new_memory_block -> ux_memory_block_size =  memory_block -> ux_memory_block_size - memory_size_requested - (ULONG)sizeof(UX_MEMORY_BLOCK);
 8012386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012388:	681a      	ldr	r2, [r3, #0]
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	1ad3      	subs	r3, r2, r3
 801238e:	f1a3 0210 	sub.w	r2, r3, #16
 8012392:	69fb      	ldr	r3, [r7, #28]
 8012394:	601a      	str	r2, [r3, #0]
        new_memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 8012396:	69fb      	ldr	r3, [r7, #28]
 8012398:	2200      	movs	r2, #0
 801239a:	605a      	str	r2, [r3, #4]

        /* Update the current memory block.  */
        memory_block -> ux_memory_block_size =  memory_size_requested;
 801239c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801239e:	687a      	ldr	r2, [r7, #4]
 80123a0:	601a      	str	r2, [r3, #0]
        memory_block -> ux_memory_block_next =  new_memory_block;
 80123a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123a4:	69fa      	ldr	r2, [r7, #28]
 80123a6:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_status =  UX_MEMORY_USED | memory_cache_flag;
 80123a8:	68bb      	ldr	r3, [r7, #8]
 80123aa:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80123ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123b0:	605a      	str	r2, [r3, #4]

        /* Declare how much memory we removed from the pool.  */
        memory_removed_from_pool =  memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 80123b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123b4:	681b      	ldr	r3, [r3, #0]
 80123b6:	3310      	adds	r3, #16
 80123b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80123ba:	e05e      	b.n	801247a <_ux_utility_memory_allocate+0x192>
    {

        /* Align the buffer. The first thing we do is increment by the size of a
           memory block because we have to make sure we have enough memory for at
           least that.  */
        int_memory_buffer +=  (ULONG)sizeof(UX_MEMORY_BLOCK);
 80123bc:	6a3b      	ldr	r3, [r7, #32]
 80123be:	3310      	adds	r3, #16
 80123c0:	623b      	str	r3, [r7, #32]
        int_memory_buffer +=  memory_alignment - 1;
 80123c2:	68fa      	ldr	r2, [r7, #12]
 80123c4:	6a3b      	ldr	r3, [r7, #32]
 80123c6:	4413      	add	r3, r2
 80123c8:	3b01      	subs	r3, #1
 80123ca:	623b      	str	r3, [r7, #32]
        int_memory_buffer &=  ~(((ALIGN_TYPE) memory_alignment) - 1);
 80123cc:	68fb      	ldr	r3, [r7, #12]
 80123ce:	425b      	negs	r3, r3
 80123d0:	6a3a      	ldr	r2, [r7, #32]
 80123d2:	4013      	ands	r3, r2
 80123d4:	623b      	str	r3, [r7, #32]

        /* Setup the new memory block. Note that its size is updated again later.  */
        new_memory_block =  (UX_MEMORY_BLOCK *) (int_memory_buffer - (ULONG)sizeof(UX_MEMORY_BLOCK));
 80123d6:	6a3b      	ldr	r3, [r7, #32]
 80123d8:	3b10      	subs	r3, #16
 80123da:	61fb      	str	r3, [r7, #28]
        new_memory_block -> ux_memory_block_previous =  memory_block;
 80123dc:	69fb      	ldr	r3, [r7, #28]
 80123de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80123e0:	60da      	str	r2, [r3, #12]
        new_memory_block -> ux_memory_block_next =  memory_block -> ux_memory_block_next;
 80123e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123e4:	689a      	ldr	r2, [r3, #8]
 80123e6:	69fb      	ldr	r3, [r7, #28]
 80123e8:	609a      	str	r2, [r3, #8]
        new_memory_block -> ux_memory_block_size =  memory_block -> ux_memory_block_size;
 80123ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123ec:	681a      	ldr	r2, [r3, #0]
 80123ee:	69fb      	ldr	r3, [r7, #28]
 80123f0:	601a      	str	r2, [r3, #0]
        new_memory_block -> ux_memory_block_status =  UX_MEMORY_USED | memory_cache_flag;
 80123f2:	68bb      	ldr	r3, [r7, #8]
 80123f4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80123f8:	69fb      	ldr	r3, [r7, #28]
 80123fa:	605a      	str	r2, [r3, #4]

        /* Update the current memory block.  */
        int_memory_buffer =  (ALIGN_TYPE) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK));
 80123fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123fe:	3310      	adds	r3, #16
 8012400:	623b      	str	r3, [r7, #32]
        memory_block -> ux_memory_block_next =  new_memory_block;
 8012402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012404:	69fa      	ldr	r2, [r7, #28]
 8012406:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_size =  (ULONG) ((ALIGN_TYPE) new_memory_block - int_memory_buffer);
 8012408:	69fa      	ldr	r2, [r7, #28]
 801240a:	6a3b      	ldr	r3, [r7, #32]
 801240c:	1ad2      	subs	r2, r2, r3
 801240e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012410:	601a      	str	r2, [r3, #0]

        /* Update the new memory block's size.  */
        new_memory_block -> ux_memory_block_size -=  (memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK));
 8012412:	69fb      	ldr	r3, [r7, #28]
 8012414:	681a      	ldr	r2, [r3, #0]
 8012416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012418:	681b      	ldr	r3, [r3, #0]
 801241a:	1ad3      	subs	r3, r2, r3
 801241c:	f1a3 0210 	sub.w	r2, r3, #16
 8012420:	69fb      	ldr	r3, [r7, #28]
 8012422:	601a      	str	r2, [r3, #0]

        /* Calculate how much memory is leftover in the new memory block after doing
           the alignment.  */
        leftover =  new_memory_block -> ux_memory_block_size - memory_size_requested;
 8012424:	69fb      	ldr	r3, [r7, #28]
 8012426:	681a      	ldr	r2, [r3, #0]
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	1ad3      	subs	r3, r2, r3
 801242c:	61bb      	str	r3, [r7, #24]

        /* Can we fit another block after the new block? */
        if (leftover > sizeof(UX_MEMORY_BLOCK))
 801242e:	69bb      	ldr	r3, [r7, #24]
 8012430:	2b10      	cmp	r3, #16
 8012432:	d91c      	bls.n	801246e <_ux_utility_memory_allocate+0x186>
        {

            /* Setup the leftover memory block.  */
            leftover_memory_block = (UX_MEMORY_BLOCK *) ((ALIGN_TYPE) new_memory_block + sizeof(UX_MEMORY_BLOCK) + memory_size_requested);
 8012434:	69fa      	ldr	r2, [r7, #28]
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	4413      	add	r3, r2
 801243a:	3310      	adds	r3, #16
 801243c:	617b      	str	r3, [r7, #20]
            leftover_memory_block -> ux_memory_block_next =  new_memory_block -> ux_memory_block_next;
 801243e:	69fb      	ldr	r3, [r7, #28]
 8012440:	689a      	ldr	r2, [r3, #8]
 8012442:	697b      	ldr	r3, [r7, #20]
 8012444:	609a      	str	r2, [r3, #8]
            leftover_memory_block -> ux_memory_block_previous =  new_memory_block;
 8012446:	697b      	ldr	r3, [r7, #20]
 8012448:	69fa      	ldr	r2, [r7, #28]
 801244a:	60da      	str	r2, [r3, #12]
            leftover_memory_block -> ux_memory_block_size =  leftover - (ULONG)sizeof(UX_MEMORY_BLOCK);
 801244c:	69bb      	ldr	r3, [r7, #24]
 801244e:	f1a3 0210 	sub.w	r2, r3, #16
 8012452:	697b      	ldr	r3, [r7, #20]
 8012454:	601a      	str	r2, [r3, #0]
            leftover_memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 8012456:	697b      	ldr	r3, [r7, #20]
 8012458:	2200      	movs	r2, #0
 801245a:	605a      	str	r2, [r3, #4]

            new_memory_block -> ux_memory_block_next =  leftover_memory_block;
 801245c:	69fb      	ldr	r3, [r7, #28]
 801245e:	697a      	ldr	r2, [r7, #20]
 8012460:	609a      	str	r2, [r3, #8]
            new_memory_block -> ux_memory_block_size -=  leftover;
 8012462:	69fb      	ldr	r3, [r7, #28]
 8012464:	681a      	ldr	r2, [r3, #0]
 8012466:	69bb      	ldr	r3, [r7, #24]
 8012468:	1ad2      	subs	r2, r2, r3
 801246a:	69fb      	ldr	r3, [r7, #28]
 801246c:	601a      	str	r2, [r3, #0]
        }

        /* Declare how much memory we removed from the pool.  */
        memory_removed_from_pool =  new_memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 801246e:	69fb      	ldr	r3, [r7, #28]
 8012470:	681b      	ldr	r3, [r3, #0]
 8012472:	3310      	adds	r3, #16
 8012474:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* The new memory block is the one we give to the user.  */
        memory_block =  new_memory_block;
 8012476:	69fb      	ldr	r3, [r7, #28]
 8012478:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* The memory to be returned is after the block header.  */
    memory_buffer =  ((UCHAR *) memory_block) + sizeof(UX_MEMORY_BLOCK);
 801247a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801247c:	3310      	adds	r3, #16
 801247e:	613b      	str	r3, [r7, #16]

    /* Clear the memory block.  */
    _ux_utility_memory_set(memory_buffer, 0, memory_size_requested); /* Use case of memset is verified. */
 8012480:	687a      	ldr	r2, [r7, #4]
 8012482:	2100      	movs	r1, #0
 8012484:	6938      	ldr	r0, [r7, #16]
 8012486:	f000 f953 	bl	8012730 <_ux_utility_memory_set>

    /* Update the memory free in the pool.  */
    if (_ux_system -> ux_system_cache_safe_memory_pool_start == _ux_system -> ux_system_regular_memory_pool_start)
 801248a:	4b18      	ldr	r3, [pc, #96]	@ (80124ec <_ux_utility_memory_allocate+0x204>)
 801248c:	681b      	ldr	r3, [r3, #0]
 801248e:	68da      	ldr	r2, [r3, #12]
 8012490:	4b16      	ldr	r3, [pc, #88]	@ (80124ec <_ux_utility_memory_allocate+0x204>)
 8012492:	681b      	ldr	r3, [r3, #0]
 8012494:	681b      	ldr	r3, [r3, #0]
 8012496:	429a      	cmp	r2, r3
 8012498:	d108      	bne.n	80124ac <_ux_utility_memory_allocate+0x1c4>
    {

        /* There is only one memory pool.  */
        _ux_system -> ux_system_regular_memory_pool_free -= memory_removed_from_pool;
 801249a:	4b14      	ldr	r3, [pc, #80]	@ (80124ec <_ux_utility_memory_allocate+0x204>)
 801249c:	681b      	ldr	r3, [r3, #0]
 801249e:	6899      	ldr	r1, [r3, #8]
 80124a0:	4b12      	ldr	r3, [pc, #72]	@ (80124ec <_ux_utility_memory_allocate+0x204>)
 80124a2:	681b      	ldr	r3, [r3, #0]
 80124a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80124a6:	1a8a      	subs	r2, r1, r2
 80124a8:	609a      	str	r2, [r3, #8]
 80124aa:	e014      	b.n	80124d6 <_ux_utility_memory_allocate+0x1ee>
    }
    else
    {

       switch (memory_cache_flag)
 80124ac:	68bb      	ldr	r3, [r7, #8]
 80124ae:	2b01      	cmp	r3, #1
 80124b0:	d108      	bne.n	80124c4 <_ux_utility_memory_allocate+0x1dc>
       {

            case UX_CACHE_SAFE_MEMORY:
                /* Update the amount of free memory in the cache safe memory pool.  */
                _ux_system -> ux_system_cache_safe_memory_pool_free -= memory_removed_from_pool;
 80124b2:	4b0e      	ldr	r3, [pc, #56]	@ (80124ec <_ux_utility_memory_allocate+0x204>)
 80124b4:	681b      	ldr	r3, [r3, #0]
 80124b6:	6959      	ldr	r1, [r3, #20]
 80124b8:	4b0c      	ldr	r3, [pc, #48]	@ (80124ec <_ux_utility_memory_allocate+0x204>)
 80124ba:	681b      	ldr	r3, [r3, #0]
 80124bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80124be:	1a8a      	subs	r2, r1, r2
 80124c0:	615a      	str	r2, [r3, #20]

            break;
 80124c2:	e008      	b.n	80124d6 <_ux_utility_memory_allocate+0x1ee>

            default:
                /* Update the amount of free memory in the regular memory pool.  */
                _ux_system -> ux_system_regular_memory_pool_free -= memory_removed_from_pool;
 80124c4:	4b09      	ldr	r3, [pc, #36]	@ (80124ec <_ux_utility_memory_allocate+0x204>)
 80124c6:	681b      	ldr	r3, [r3, #0]
 80124c8:	6899      	ldr	r1, [r3, #8]
 80124ca:	4b08      	ldr	r3, [pc, #32]	@ (80124ec <_ux_utility_memory_allocate+0x204>)
 80124cc:	681b      	ldr	r3, [r3, #0]
 80124ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80124d0:	1a8a      	subs	r2, r1, r2
 80124d2:	609a      	str	r2, [r3, #8]
            break;
 80124d4:	bf00      	nop
        _ux_system -> ux_system_cache_safe_memory_pool_min_free = _ux_system -> ux_system_cache_safe_memory_pool_free;

#endif

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 80124d6:	4b05      	ldr	r3, [pc, #20]	@ (80124ec <_ux_utility_memory_allocate+0x204>)
 80124d8:	681b      	ldr	r3, [r3, #0]
 80124da:	331c      	adds	r3, #28
 80124dc:	4618      	mov	r0, r3
 80124de:	f000 f95a 	bl	8012796 <_ux_utility_mutex_off>

    /* The memory block pointer contains a memory area properly
       aligned.  */
    return(memory_buffer);
 80124e2:	693b      	ldr	r3, [r7, #16]
}                                
 80124e4:	4618      	mov	r0, r3
 80124e6:	3730      	adds	r7, #48	@ 0x30
 80124e8:	46bd      	mov	sp, r7
 80124ea:	bd80      	pop	{r7, pc}
 80124ec:	20015fe8 	.word	0x20015fe8

080124f0 <_ux_utility_memory_compare>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_memory_compare(VOID *memory_source, VOID *memory_destination, ULONG length)
{
 80124f0:	b480      	push	{r7}
 80124f2:	b087      	sub	sp, #28
 80124f4:	af00      	add	r7, sp, #0
 80124f6:	60f8      	str	r0, [r7, #12]
 80124f8:	60b9      	str	r1, [r7, #8]
 80124fa:	607a      	str	r2, [r7, #4]
UCHAR *   source;
UCHAR *   destination;


    /* Setup source and destination byte oriented pointers.  */
    source =  (UCHAR *) memory_source;
 80124fc:	68fb      	ldr	r3, [r7, #12]
 80124fe:	617b      	str	r3, [r7, #20]
    destination =  (UCHAR *) memory_destination;
 8012500:	68bb      	ldr	r3, [r7, #8]
 8012502:	613b      	str	r3, [r7, #16]

    /* Loop to compare blocks.  */
    while(length--)
 8012504:	e00b      	b.n	801251e <_ux_utility_memory_compare+0x2e>
    {

        /* Compare a single byte.  */
        if(*destination++ != *source++)
 8012506:	693b      	ldr	r3, [r7, #16]
 8012508:	1c5a      	adds	r2, r3, #1
 801250a:	613a      	str	r2, [r7, #16]
 801250c:	781a      	ldrb	r2, [r3, #0]
 801250e:	697b      	ldr	r3, [r7, #20]
 8012510:	1c59      	adds	r1, r3, #1
 8012512:	6179      	str	r1, [r7, #20]
 8012514:	781b      	ldrb	r3, [r3, #0]
 8012516:	429a      	cmp	r2, r3
 8012518:	d001      	beq.n	801251e <_ux_utility_memory_compare+0x2e>
        {

            /* Not equal, return an error.  */
            return(UX_ERROR);
 801251a:	23ff      	movs	r3, #255	@ 0xff
 801251c:	e005      	b.n	801252a <_ux_utility_memory_compare+0x3a>
    while(length--)
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	1e5a      	subs	r2, r3, #1
 8012522:	607a      	str	r2, [r7, #4]
 8012524:	2b00      	cmp	r3, #0
 8012526:	d1ee      	bne.n	8012506 <_ux_utility_memory_compare+0x16>
        }
    } 
    
    /* Blocks are equal, return success.  */           
    return(UX_SUCCESS); 
 8012528:	2300      	movs	r3, #0
}
 801252a:	4618      	mov	r0, r3
 801252c:	371c      	adds	r7, #28
 801252e:	46bd      	mov	sp, r7
 8012530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012534:	4770      	bx	lr

08012536 <_ux_utility_memory_copy>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_copy(VOID *memory_destination, VOID *memory_source, ULONG length)
{
 8012536:	b480      	push	{r7}
 8012538:	b087      	sub	sp, #28
 801253a:	af00      	add	r7, sp, #0
 801253c:	60f8      	str	r0, [r7, #12]
 801253e:	60b9      	str	r1, [r7, #8]
 8012540:	607a      	str	r2, [r7, #4]

UCHAR *   source;
UCHAR *   destination;

    /* Setup byte oriented source and destination pointers.  */
    source =  (UCHAR *) memory_source;
 8012542:	68bb      	ldr	r3, [r7, #8]
 8012544:	617b      	str	r3, [r7, #20]
    destination =  (UCHAR *) memory_destination;
 8012546:	68fb      	ldr	r3, [r7, #12]
 8012548:	613b      	str	r3, [r7, #16]

    /* Loop to perform the copy.  */
    while(length--)
 801254a:	e007      	b.n	801255c <_ux_utility_memory_copy+0x26>
    {

        /* Copy one byte.  */
        *destination++ =  *source++;
 801254c:	697a      	ldr	r2, [r7, #20]
 801254e:	1c53      	adds	r3, r2, #1
 8012550:	617b      	str	r3, [r7, #20]
 8012552:	693b      	ldr	r3, [r7, #16]
 8012554:	1c59      	adds	r1, r3, #1
 8012556:	6139      	str	r1, [r7, #16]
 8012558:	7812      	ldrb	r2, [r2, #0]
 801255a:	701a      	strb	r2, [r3, #0]
    while(length--)
 801255c:	687b      	ldr	r3, [r7, #4]
 801255e:	1e5a      	subs	r2, r3, #1
 8012560:	607a      	str	r2, [r7, #4]
 8012562:	2b00      	cmp	r3, #0
 8012564:	d1f2      	bne.n	801254c <_ux_utility_memory_copy+0x16>
    }

    /* Return to caller.  */
    return; 
 8012566:	bf00      	nop
}
 8012568:	371c      	adds	r7, #28
 801256a:	46bd      	mov	sp, r7
 801256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012570:	4770      	bx	lr
	...

08012574 <_ux_utility_memory_free>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_free(VOID *memory)
{
 8012574:	b580      	push	{r7, lr}
 8012576:	b086      	sub	sp, #24
 8012578:	af00      	add	r7, sp, #0
 801257a:	6078      	str	r0, [r7, #4]
UCHAR               *regular_start, *regular_end;
UCHAR               *cache_safe_start, *cache_safe_end;
#endif

    /* Get the mutex as this is a critical section.  */
    _ux_system_mutex_on(&_ux_system -> ux_system_mutex);
 801257c:	4b49      	ldr	r3, [pc, #292]	@ (80126a4 <_ux_utility_memory_free+0x130>)
 801257e:	681b      	ldr	r3, [r3, #0]
 8012580:	331c      	adds	r3, #28
 8012582:	4618      	mov	r0, r3
 8012584:	f000 f912 	bl	80127ac <_ux_utility_mutex_on>
    }
#endif

    /* The memory block for this memory pointer is located right before the
       memory.  */
    memory_block =  (UX_MEMORY_BLOCK *) (((UCHAR *) memory) - sizeof(UX_MEMORY_BLOCK));
 8012588:	687b      	ldr	r3, [r7, #4]
 801258a:	3b10      	subs	r3, #16
 801258c:	617b      	str	r3, [r7, #20]
    
    /* Keep track of the memory returned to the pool.  */
    memory_size_returned = memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 801258e:	697b      	ldr	r3, [r7, #20]
 8012590:	681b      	ldr	r3, [r3, #0]
 8012592:	3310      	adds	r3, #16
 8012594:	60fb      	str	r3, [r7, #12]

    /* Check this memory block to see if it valid.  */
    if (memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_REGULAR_MEMORY) &&
 8012596:	697b      	ldr	r3, [r7, #20]
 8012598:	685b      	ldr	r3, [r3, #4]
 801259a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801259e:	d010      	beq.n	80125c2 <_ux_utility_memory_free+0x4e>
        memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_CACHE_SAFE_MEMORY))
 80125a0:	697b      	ldr	r3, [r7, #20]
 80125a2:	685b      	ldr	r3, [r3, #4]
    if (memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_REGULAR_MEMORY) &&
 80125a4:	4a40      	ldr	r2, [pc, #256]	@ (80126a8 <_ux_utility_memory_free+0x134>)
 80125a6:	4293      	cmp	r3, r2
 80125a8:	d00b      	beq.n	80125c2 <_ux_utility_memory_free+0x4e>
    {

        /* Not valid. Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 80125aa:	4b3e      	ldr	r3, [pc, #248]	@ (80126a4 <_ux_utility_memory_free+0x130>)
 80125ac:	681b      	ldr	r3, [r3, #0]
 80125ae:	331c      	adds	r3, #28
 80125b0:	4618      	mov	r0, r3
 80125b2:	f000 f8f0 	bl	8012796 <_ux_utility_mutex_off>

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);
 80125b6:	2219      	movs	r2, #25
 80125b8:	2108      	movs	r1, #8
 80125ba:	2002      	movs	r0, #2
 80125bc:	f7ff fd38 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_CORRUPTED, memory, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return to caller.  */
        return;
 80125c0:	e06c      	b.n	801269c <_ux_utility_memory_free+0x128>
        _ux_system -> ux_system_cache_safe_memory_pool_alloc_total -= memory_block -> ux_memory_block_size;
    }
#endif

    /* We mark this memory block as being unused.  */
    memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 80125c2:	697b      	ldr	r3, [r7, #20]
 80125c4:	2200      	movs	r2, #0
 80125c6:	605a      	str	r2, [r3, #4]
    
    /* Now we must concatenate as many free blocks as possible,
       that include the blocks before and the blocks after the current
       block.  Scan memory backwards.  */

     while (memory_block -> ux_memory_block_previous !=UX_NULL)
 80125c8:	e007      	b.n	80125da <_ux_utility_memory_free+0x66>
     {

        /* Check if the block is free.  */            
        if (memory_block -> ux_memory_block_previous -> ux_memory_block_status == UX_MEMORY_UNUSED)
 80125ca:	697b      	ldr	r3, [r7, #20]
 80125cc:	68db      	ldr	r3, [r3, #12]
 80125ce:	685b      	ldr	r3, [r3, #4]
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	d107      	bne.n	80125e4 <_ux_utility_memory_free+0x70>

            /* The memory block before is free. This will be our starting point to 
               concatenate memory.  */
            memory_block =  memory_block -> ux_memory_block_previous;
 80125d4:	697b      	ldr	r3, [r7, #20]
 80125d6:	68db      	ldr	r3, [r3, #12]
 80125d8:	617b      	str	r3, [r7, #20]
     while (memory_block -> ux_memory_block_previous !=UX_NULL)
 80125da:	697b      	ldr	r3, [r7, #20]
 80125dc:	68db      	ldr	r3, [r3, #12]
 80125de:	2b00      	cmp	r3, #0
 80125e0:	d1f3      	bne.n	80125ca <_ux_utility_memory_free+0x56>
 80125e2:	e000      	b.n	80125e6 <_ux_utility_memory_free+0x72>

        else

            /* The previous memory block is not free.  */
            break;
 80125e4:	bf00      	nop
    }

    /* The pointer to the memory block is now our first free block. We use this 
       starting address to concatenate all the contiguous memory block.  */
    next_block =  memory_block -> ux_memory_block_next;
 80125e6:	697b      	ldr	r3, [r7, #20]
 80125e8:	689b      	ldr	r3, [r3, #8]
 80125ea:	613b      	str	r3, [r7, #16]
    while (next_block != UX_NULL)
 80125ec:	e01a      	b.n	8012624 <_ux_utility_memory_free+0xb0>
    {

        /* Determine if the memory block is used.  */
        if (next_block -> ux_memory_block_status != UX_MEMORY_UNUSED)
 80125ee:	693b      	ldr	r3, [r7, #16]
 80125f0:	685b      	ldr	r3, [r3, #4]
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	d006      	beq.n	8012604 <_ux_utility_memory_free+0x90>
        {

            /* Yes, move to next block.  */
            memory_block -> ux_memory_block_next =  next_block;
 80125f6:	697b      	ldr	r3, [r7, #20]
 80125f8:	693a      	ldr	r2, [r7, #16]
 80125fa:	609a      	str	r2, [r3, #8]
            next_block -> ux_memory_block_previous =  memory_block;
 80125fc:	693b      	ldr	r3, [r7, #16]
 80125fe:	697a      	ldr	r2, [r7, #20]
 8012600:	60da      	str	r2, [r3, #12]
            break;
 8012602:	e012      	b.n	801262a <_ux_utility_memory_free+0xb6>
        }

        memory_block -> ux_memory_block_next =  next_block -> ux_memory_block_next;
 8012604:	693b      	ldr	r3, [r7, #16]
 8012606:	689a      	ldr	r2, [r3, #8]
 8012608:	697b      	ldr	r3, [r7, #20]
 801260a:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_size +=  next_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 801260c:	697b      	ldr	r3, [r7, #20]
 801260e:	681a      	ldr	r2, [r3, #0]
 8012610:	693b      	ldr	r3, [r7, #16]
 8012612:	681b      	ldr	r3, [r3, #0]
 8012614:	4413      	add	r3, r2
 8012616:	f103 0210 	add.w	r2, r3, #16
 801261a:	697b      	ldr	r3, [r7, #20]
 801261c:	601a      	str	r2, [r3, #0]
        next_block =  next_block -> ux_memory_block_next;                       
 801261e:	693b      	ldr	r3, [r7, #16]
 8012620:	689b      	ldr	r3, [r3, #8]
 8012622:	613b      	str	r3, [r7, #16]
    while (next_block != UX_NULL)
 8012624:	693b      	ldr	r3, [r7, #16]
 8012626:	2b00      	cmp	r3, #0
 8012628:	d1e1      	bne.n	80125ee <_ux_utility_memory_free+0x7a>
    }

    /* Update the memory free in the appropriate pool.  We need to know if this 
       block is in regular memory or cache safe memory.  */
    if(_ux_system -> ux_system_cache_safe_memory_pool_start == _ux_system -> ux_system_regular_memory_pool_start)
 801262a:	4b1e      	ldr	r3, [pc, #120]	@ (80126a4 <_ux_utility_memory_free+0x130>)
 801262c:	681b      	ldr	r3, [r3, #0]
 801262e:	68da      	ldr	r2, [r3, #12]
 8012630:	4b1c      	ldr	r3, [pc, #112]	@ (80126a4 <_ux_utility_memory_free+0x130>)
 8012632:	681b      	ldr	r3, [r3, #0]
 8012634:	681b      	ldr	r3, [r3, #0]
 8012636:	429a      	cmp	r2, r3
 8012638:	d108      	bne.n	801264c <_ux_utility_memory_free+0xd8>
    {

        /* There is only one regular memory pool.  */
        _ux_system -> ux_system_regular_memory_pool_free += memory_size_returned;
 801263a:	4b1a      	ldr	r3, [pc, #104]	@ (80126a4 <_ux_utility_memory_free+0x130>)
 801263c:	681b      	ldr	r3, [r3, #0]
 801263e:	6899      	ldr	r1, [r3, #8]
 8012640:	4b18      	ldr	r3, [pc, #96]	@ (80126a4 <_ux_utility_memory_free+0x130>)
 8012642:	681b      	ldr	r3, [r3, #0]
 8012644:	68fa      	ldr	r2, [r7, #12]
 8012646:	440a      	add	r2, r1
 8012648:	609a      	str	r2, [r3, #8]
 801264a:	e020      	b.n	801268e <_ux_utility_memory_free+0x11a>
    }
    else
    {

        /* Which pool is this memory in ?  */
        memory_address = (UCHAR *) _ux_system -> ux_system_regular_memory_pool_start;
 801264c:	4b15      	ldr	r3, [pc, #84]	@ (80126a4 <_ux_utility_memory_free+0x130>)
 801264e:	681b      	ldr	r3, [r3, #0]
 8012650:	681b      	ldr	r3, [r3, #0]
 8012652:	60bb      	str	r3, [r7, #8]
        
        /* If the memory address is in this range, we are in the regular memory pool.  */
        if ((UCHAR *) memory_block >= memory_address && (UCHAR *) memory_block < (memory_address + _ux_system -> ux_system_regular_memory_pool_size))
 8012654:	697a      	ldr	r2, [r7, #20]
 8012656:	68bb      	ldr	r3, [r7, #8]
 8012658:	429a      	cmp	r2, r3
 801265a:	d310      	bcc.n	801267e <_ux_utility_memory_free+0x10a>
 801265c:	4b11      	ldr	r3, [pc, #68]	@ (80126a4 <_ux_utility_memory_free+0x130>)
 801265e:	681b      	ldr	r3, [r3, #0]
 8012660:	685b      	ldr	r3, [r3, #4]
 8012662:	68ba      	ldr	r2, [r7, #8]
 8012664:	4413      	add	r3, r2
 8012666:	697a      	ldr	r2, [r7, #20]
 8012668:	429a      	cmp	r2, r3
 801266a:	d208      	bcs.n	801267e <_ux_utility_memory_free+0x10a>

            /* Update the regular memory pool.  */
            _ux_system -> ux_system_regular_memory_pool_free += memory_size_returned;
 801266c:	4b0d      	ldr	r3, [pc, #52]	@ (80126a4 <_ux_utility_memory_free+0x130>)
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	6899      	ldr	r1, [r3, #8]
 8012672:	4b0c      	ldr	r3, [pc, #48]	@ (80126a4 <_ux_utility_memory_free+0x130>)
 8012674:	681b      	ldr	r3, [r3, #0]
 8012676:	68fa      	ldr	r2, [r7, #12]
 8012678:	440a      	add	r2, r1
 801267a:	609a      	str	r2, [r3, #8]
 801267c:	e007      	b.n	801268e <_ux_utility_memory_free+0x11a>

        else
        
            /* Update the cache safe memory pool.  */
            _ux_system -> ux_system_cache_safe_memory_pool_free += memory_size_returned;
 801267e:	4b09      	ldr	r3, [pc, #36]	@ (80126a4 <_ux_utility_memory_free+0x130>)
 8012680:	681b      	ldr	r3, [r3, #0]
 8012682:	6959      	ldr	r1, [r3, #20]
 8012684:	4b07      	ldr	r3, [pc, #28]	@ (80126a4 <_ux_utility_memory_free+0x130>)
 8012686:	681b      	ldr	r3, [r3, #0]
 8012688:	68fa      	ldr	r2, [r7, #12]
 801268a:	440a      	add	r2, r1
 801268c:	615a      	str	r2, [r3, #20]
        
    }

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 801268e:	4b05      	ldr	r3, [pc, #20]	@ (80126a4 <_ux_utility_memory_free+0x130>)
 8012690:	681b      	ldr	r3, [r3, #0]
 8012692:	331c      	adds	r3, #28
 8012694:	4618      	mov	r0, r3
 8012696:	f000 f87e 	bl	8012796 <_ux_utility_mutex_off>

    /* Return to caller.  */
    return;
 801269a:	bf00      	nop
}
 801269c:	3718      	adds	r7, #24
 801269e:	46bd      	mov	sp, r7
 80126a0:	bd80      	pop	{r7, pc}
 80126a2:	bf00      	nop
 80126a4:	20015fe8 	.word	0x20015fe8
 80126a8:	80000001 	.word	0x80000001

080126ac <_ux_utility_memory_free_block_best_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_MEMORY_BLOCK  *_ux_utility_memory_free_block_best_get(ULONG memory_cache_flag, 
                                                        ULONG memory_size_requested)
{
 80126ac:	b480      	push	{r7}
 80126ae:	b085      	sub	sp, #20
 80126b0:	af00      	add	r7, sp, #0
 80126b2:	6078      	str	r0, [r7, #4]
 80126b4:	6039      	str	r1, [r7, #0]
UX_MEMORY_BLOCK     *memory_block;
UX_MEMORY_BLOCK     *best_memory_block;
    

    /* Reset the free memory block.  */
    best_memory_block =  UX_NULL;
 80126b6:	2300      	movs	r3, #0
 80126b8:	60bb      	str	r3, [r7, #8]
    
    /* Check the type of memory we need.  */
    switch (memory_cache_flag)
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	2b00      	cmp	r3, #0
 80126be:	d003      	beq.n	80126c8 <_ux_utility_memory_free_block_best_get+0x1c>
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	2b01      	cmp	r3, #1
 80126c4:	d005      	beq.n	80126d2 <_ux_utility_memory_free_block_best_get+0x26>
 80126c6:	e009      	b.n	80126dc <_ux_utility_memory_free_block_best_get+0x30>
    {

        case UX_REGULAR_MEMORY            :

            /* Start at the beginning of the regular memory pool.  */
            memory_block =  _ux_system -> ux_system_regular_memory_pool_start;
 80126c8:	4b18      	ldr	r3, [pc, #96]	@ (801272c <_ux_utility_memory_free_block_best_get+0x80>)
 80126ca:	681b      	ldr	r3, [r3, #0]
 80126cc:	681b      	ldr	r3, [r3, #0]
 80126ce:	60fb      	str	r3, [r7, #12]
            break;
 80126d0:	e006      	b.n	80126e0 <_ux_utility_memory_free_block_best_get+0x34>
            
        case UX_CACHE_SAFE_MEMORY       :

            /* Start at the beginning of the cache safe memory pool.  */
            memory_block =  _ux_system -> ux_system_cache_safe_memory_pool_start;
 80126d2:	4b16      	ldr	r3, [pc, #88]	@ (801272c <_ux_utility_memory_free_block_best_get+0x80>)
 80126d4:	681b      	ldr	r3, [r3, #0]
 80126d6:	68db      	ldr	r3, [r3, #12]
 80126d8:	60fb      	str	r3, [r7, #12]
            break;
 80126da:	e001      	b.n	80126e0 <_ux_utility_memory_free_block_best_get+0x34>
        
        default                            :
        
            /* Wrong memory type.  */
            return(UX_NULL);
 80126dc:	2300      	movs	r3, #0
 80126de:	e01e      	b.n	801271e <_ux_utility_memory_free_block_best_get+0x72>

    }

    /* Loop on all memory blocks from the beginning.  */
    while (memory_block != UX_NULL)
 80126e0:	e019      	b.n	8012716 <_ux_utility_memory_free_block_best_get+0x6a>
    {

        /* Check the memory block status.  */
        if (memory_block -> ux_memory_block_status == UX_MEMORY_UNUSED)
 80126e2:	68fb      	ldr	r3, [r7, #12]
 80126e4:	685b      	ldr	r3, [r3, #4]
 80126e6:	2b00      	cmp	r3, #0
 80126e8:	d112      	bne.n	8012710 <_ux_utility_memory_free_block_best_get+0x64>
        {

            /* Check the size of this free block and see if it will 
               fit the memory requirement.  */
            if (memory_block -> ux_memory_block_size > memory_size_requested)
 80126ea:	68fb      	ldr	r3, [r7, #12]
 80126ec:	681b      	ldr	r3, [r3, #0]
 80126ee:	683a      	ldr	r2, [r7, #0]
 80126f0:	429a      	cmp	r2, r3
 80126f2:	d20d      	bcs.n	8012710 <_ux_utility_memory_free_block_best_get+0x64>
            {
                
                /* This memory block will do. Now see if it is the best.
                   The best memory block is the one whose memory is closest
                   to the memory requested.  */
                if (best_memory_block == UX_NULL)
 80126f4:	68bb      	ldr	r3, [r7, #8]
 80126f6:	2b00      	cmp	r3, #0
 80126f8:	d102      	bne.n	8012700 <_ux_utility_memory_free_block_best_get+0x54>

                    /* Initialize the best block with the first free one.  */
                    best_memory_block =  memory_block;
 80126fa:	68fb      	ldr	r3, [r7, #12]
 80126fc:	60bb      	str	r3, [r7, #8]
 80126fe:	e007      	b.n	8012710 <_ux_utility_memory_free_block_best_get+0x64>
                else
                {

                    if (memory_block -> ux_memory_block_size < best_memory_block -> ux_memory_block_size)
 8012700:	68fb      	ldr	r3, [r7, #12]
 8012702:	681a      	ldr	r2, [r3, #0]
 8012704:	68bb      	ldr	r3, [r7, #8]
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	429a      	cmp	r2, r3
 801270a:	d201      	bcs.n	8012710 <_ux_utility_memory_free_block_best_get+0x64>

                        /* We have discovered a better fit block.  */
                        best_memory_block =  memory_block;
 801270c:	68fb      	ldr	r3, [r7, #12]
 801270e:	60bb      	str	r3, [r7, #8]
                }                    
            }
        }

        /* Search the next free block until the end.  */            
        memory_block =  memory_block -> ux_memory_block_next;
 8012710:	68fb      	ldr	r3, [r7, #12]
 8012712:	689b      	ldr	r3, [r3, #8]
 8012714:	60fb      	str	r3, [r7, #12]
    while (memory_block != UX_NULL)
 8012716:	68fb      	ldr	r3, [r7, #12]
 8012718:	2b00      	cmp	r3, #0
 801271a:	d1e2      	bne.n	80126e2 <_ux_utility_memory_free_block_best_get+0x36>
    }

    /* If no free memory block was found, the return value will be NULL.  */
    return(best_memory_block);        
 801271c:	68bb      	ldr	r3, [r7, #8]
}                                
 801271e:	4618      	mov	r0, r3
 8012720:	3714      	adds	r7, #20
 8012722:	46bd      	mov	sp, r7
 8012724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012728:	4770      	bx	lr
 801272a:	bf00      	nop
 801272c:	20015fe8 	.word	0x20015fe8

08012730 <_ux_utility_memory_set>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_set(VOID *destination, UCHAR value, ULONG length)
{
 8012730:	b480      	push	{r7}
 8012732:	b087      	sub	sp, #28
 8012734:	af00      	add	r7, sp, #0
 8012736:	60f8      	str	r0, [r7, #12]
 8012738:	460b      	mov	r3, r1
 801273a:	607a      	str	r2, [r7, #4]
 801273c:	72fb      	strb	r3, [r7, #11]

UCHAR *    work_ptr;


    /* Setup the working pointer */
    work_ptr =  (UCHAR *) destination;
 801273e:	68fb      	ldr	r3, [r7, #12]
 8012740:	617b      	str	r3, [r7, #20]

    /* Loop to set the memory.  */
    while(length--)
 8012742:	e004      	b.n	801274e <_ux_utility_memory_set+0x1e>
    {

        /* Set a byte.  */
        *work_ptr++ =  value;
 8012744:	697b      	ldr	r3, [r7, #20]
 8012746:	1c5a      	adds	r2, r3, #1
 8012748:	617a      	str	r2, [r7, #20]
 801274a:	7afa      	ldrb	r2, [r7, #11]
 801274c:	701a      	strb	r2, [r3, #0]
    while(length--)
 801274e:	687b      	ldr	r3, [r7, #4]
 8012750:	1e5a      	subs	r2, r3, #1
 8012752:	607a      	str	r2, [r7, #4]
 8012754:	2b00      	cmp	r3, #0
 8012756:	d1f5      	bne.n	8012744 <_ux_utility_memory_set+0x14>
    }

    /* Return to caller.  */
    return; 
 8012758:	bf00      	nop
}
 801275a:	371c      	adds	r7, #28
 801275c:	46bd      	mov	sp, r7
 801275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012762:	4770      	bx	lr

08012764 <_ux_utility_mutex_create>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_mutex_create(UX_MUTEX *mutex, CHAR *mutex_name)
{
 8012764:	b580      	push	{r7, lr}
 8012766:	b084      	sub	sp, #16
 8012768:	af00      	add	r7, sp, #0
 801276a:	6078      	str	r0, [r7, #4]
 801276c:	6039      	str	r1, [r7, #0]

UINT    status;


    /* Call ThreadX to create the Mutex object.  */
    status =  tx_mutex_create(mutex, (CHAR *) mutex_name, TX_NO_INHERIT);   
 801276e:	2334      	movs	r3, #52	@ 0x34
 8012770:	2200      	movs	r2, #0
 8012772:	6839      	ldr	r1, [r7, #0]
 8012774:	6878      	ldr	r0, [r7, #4]
 8012776:	f7fc fe3d 	bl	800f3f4 <_txe_mutex_create>
 801277a:	60f8      	str	r0, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 801277c:	68fb      	ldr	r3, [r7, #12]
 801277e:	2b00      	cmp	r3, #0
 8012780:	d004      	beq.n	801278c <_ux_utility_mutex_create+0x28>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 8012782:	68fa      	ldr	r2, [r7, #12]
 8012784:	2108      	movs	r1, #8
 8012786:	2002      	movs	r0, #2
 8012788:	f7ff fc52 	bl	8012030 <_ux_system_error_handler>
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MUTEX_ERROR, mutex, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
 801278c:	68fb      	ldr	r3, [r7, #12]
}
 801278e:	4618      	mov	r0, r3
 8012790:	3710      	adds	r7, #16
 8012792:	46bd      	mov	sp, r7
 8012794:	bd80      	pop	{r7, pc}

08012796 <_ux_utility_mutex_off>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_mutex_off(UX_MUTEX *mutex)
{
 8012796:	b580      	push	{r7, lr}
 8012798:	b082      	sub	sp, #8
 801279a:	af00      	add	r7, sp, #0
 801279c:	6078      	str	r0, [r7, #4]

    /* Call ThreadX to release protection.  */
    tx_mutex_put(mutex);
 801279e:	6878      	ldr	r0, [r7, #4]
 80127a0:	f7fc ff5e 	bl	800f660 <_txe_mutex_put>

    /* Return to caller.  */
    return;
 80127a4:	bf00      	nop
}
 80127a6:	3708      	adds	r7, #8
 80127a8:	46bd      	mov	sp, r7
 80127aa:	bd80      	pop	{r7, pc}

080127ac <_ux_utility_mutex_on>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_mutex_on(UX_MUTEX *mutex)
{
 80127ac:	b580      	push	{r7, lr}
 80127ae:	b084      	sub	sp, #16
 80127b0:	af00      	add	r7, sp, #0
 80127b2:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX to get system mutex.  */
    status =  tx_mutex_get(mutex, TX_WAIT_FOREVER);
 80127b4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80127b8:	6878      	ldr	r0, [r7, #4]
 80127ba:	f7fc fef7 	bl	800f5ac <_txe_mutex_get>
 80127be:	60f8      	str	r0, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 80127c0:	68fb      	ldr	r3, [r7, #12]
 80127c2:	2b00      	cmp	r3, #0
 80127c4:	d005      	beq.n	80127d2 <_ux_utility_mutex_on+0x26>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 80127c6:	68fa      	ldr	r2, [r7, #12]
 80127c8:	2108      	movs	r1, #8
 80127ca:	2002      	movs	r0, #2
 80127cc:	f7ff fc30 	bl	8012030 <_ux_system_error_handler>
    }

    /* Return to caller.  */
    return;
 80127d0:	bf00      	nop
 80127d2:	bf00      	nop
}
 80127d4:	3710      	adds	r7, #16
 80127d6:	46bd      	mov	sp, r7
 80127d8:	bd80      	pop	{r7, pc}

080127da <_ux_utility_semaphore_create>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_create(UX_SEMAPHORE *semaphore, CHAR *semaphore_name, UINT initial_count)
{
 80127da:	b580      	push	{r7, lr}
 80127dc:	b086      	sub	sp, #24
 80127de:	af00      	add	r7, sp, #0
 80127e0:	60f8      	str	r0, [r7, #12]
 80127e2:	60b9      	str	r1, [r7, #8]
 80127e4:	607a      	str	r2, [r7, #4]

UINT    status;

    /* Call ThreadX to create the semaphore.  */
    status =  tx_semaphore_create(semaphore, (CHAR *) semaphore_name, initial_count);
 80127e6:	231c      	movs	r3, #28
 80127e8:	687a      	ldr	r2, [r7, #4]
 80127ea:	68b9      	ldr	r1, [r7, #8]
 80127ec:	68f8      	ldr	r0, [r7, #12]
 80127ee:	f7fd f8b5 	bl	800f95c <_txe_semaphore_create>
 80127f2:	6178      	str	r0, [r7, #20]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 80127f4:	697b      	ldr	r3, [r7, #20]
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	d004      	beq.n	8012804 <_ux_utility_semaphore_create+0x2a>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 80127fa:	697a      	ldr	r2, [r7, #20]
 80127fc:	2108      	movs	r1, #8
 80127fe:	2002      	movs	r0, #2
 8012800:	f7ff fc16 	bl	8012030 <_ux_system_error_handler>
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_SEMAPHORE_ERROR, semaphore, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }

    /* Return completion status.  */
    return(status);
 8012804:	697b      	ldr	r3, [r7, #20]
}
 8012806:	4618      	mov	r0, r3
 8012808:	3718      	adds	r7, #24
 801280a:	46bd      	mov	sp, r7
 801280c:	bd80      	pop	{r7, pc}

0801280e <_ux_utility_semaphore_delete>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_delete(UX_SEMAPHORE *semaphore)
{
 801280e:	b580      	push	{r7, lr}
 8012810:	b084      	sub	sp, #16
 8012812:	af00      	add	r7, sp, #0
 8012814:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX Semaphore delete function.  */
    status =  tx_semaphore_delete(semaphore);
 8012816:	6878      	ldr	r0, [r7, #4]
 8012818:	f7fd f936 	bl	800fa88 <_txe_semaphore_delete>
 801281c:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 801281e:	68fb      	ldr	r3, [r7, #12]
}
 8012820:	4618      	mov	r0, r3
 8012822:	3710      	adds	r7, #16
 8012824:	46bd      	mov	sp, r7
 8012826:	bd80      	pop	{r7, pc}

08012828 <_ux_utility_semaphore_get>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_get(UX_SEMAPHORE *semaphore, ULONG semaphore_signal)
{
 8012828:	b580      	push	{r7, lr}
 801282a:	b092      	sub	sp, #72	@ 0x48
 801282c:	af06      	add	r7, sp, #24
 801282e:	6078      	str	r0, [r7, #4]
 8012830:	6039      	str	r1, [r7, #0]
ULONG       time_slice;
UX_THREAD   *next_thread;
UX_THREAD   *suspended_thread;

    /* Call TX to know my own tread.  */
    my_thread = tx_thread_identify();
 8012832:	f7fb fa23 	bl	800dc7c <_tx_thread_identify>
 8012836:	62f8      	str	r0, [r7, #44]	@ 0x2c

    /* Retrieve information about the previously created thread "my_thread." */
    tx_thread_info_get(my_thread, &name, &state, &run_count,
 8012838:	f107 001c 	add.w	r0, r7, #28
 801283c:	f107 0220 	add.w	r2, r7, #32
 8012840:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8012844:	f107 0308 	add.w	r3, r7, #8
 8012848:	9304      	str	r3, [sp, #16]
 801284a:	f107 030c 	add.w	r3, r7, #12
 801284e:	9303      	str	r3, [sp, #12]
 8012850:	f107 0310 	add.w	r3, r7, #16
 8012854:	9302      	str	r3, [sp, #8]
 8012856:	f107 0314 	add.w	r3, r7, #20
 801285a:	9301      	str	r3, [sp, #4]
 801285c:	f107 0318 	add.w	r3, r7, #24
 8012860:	9300      	str	r3, [sp, #0]
 8012862:	4603      	mov	r3, r0
 8012864:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012866:	f7fd facb 	bl	800fe00 <_txe_thread_info_get>
                       &priority, &preemption_threshold,
                       &time_slice, &next_thread,&suspended_thread);

    /* Is this the lowest priority thread in the system trying to use TX services ? */
    if (priority > _ux_system -> ux_system_thread_lowest_priority)
 801286a:	4b0a      	ldr	r3, [pc, #40]	@ (8012894 <_ux_utility_semaphore_get+0x6c>)
 801286c:	681b      	ldr	r3, [r3, #0]
 801286e:	699a      	ldr	r2, [r3, #24]
 8012870:	69bb      	ldr	r3, [r7, #24]
 8012872:	429a      	cmp	r2, r3
 8012874:	d203      	bcs.n	801287e <_ux_utility_semaphore_get+0x56>
    {

        /* We need to remember this thread priority.  */
        _ux_system -> ux_system_thread_lowest_priority = priority;
 8012876:	4b07      	ldr	r3, [pc, #28]	@ (8012894 <_ux_utility_semaphore_get+0x6c>)
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	69ba      	ldr	r2, [r7, #24]
 801287c:	619a      	str	r2, [r3, #24]
        
    }

    /* Get ThreadX semaphore instance.  */
    status =  tx_semaphore_get(semaphore, semaphore_signal);
 801287e:	6839      	ldr	r1, [r7, #0]
 8012880:	6878      	ldr	r0, [r7, #4]
 8012882:	f7fd f93f 	bl	800fb04 <_txe_semaphore_get>
 8012886:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* Return completion status.  */
    return(status);
 8012888:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 801288a:	4618      	mov	r0, r3
 801288c:	3730      	adds	r7, #48	@ 0x30
 801288e:	46bd      	mov	sp, r7
 8012890:	bd80      	pop	{r7, pc}
 8012892:	bf00      	nop
 8012894:	20015fe8 	.word	0x20015fe8

08012898 <_ux_utility_semaphore_put>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_put(UX_SEMAPHORE *semaphore)
{
 8012898:	b580      	push	{r7, lr}
 801289a:	b084      	sub	sp, #16
 801289c:	af00      	add	r7, sp, #0
 801289e:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Put a ThreadX semaphore.  */
    status =  tx_semaphore_put(semaphore);
 80128a0:	6878      	ldr	r0, [r7, #4]
 80128a2:	f7fd f971 	bl	800fb88 <_txe_semaphore_put>
 80128a6:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 80128a8:	68fb      	ldr	r3, [r7, #12]
}
 80128aa:	4618      	mov	r0, r3
 80128ac:	3710      	adds	r7, #16
 80128ae:	46bd      	mov	sp, r7
 80128b0:	bd80      	pop	{r7, pc}

080128b2 <_ux_utility_short_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_short_get(UCHAR * address)
{
 80128b2:	b480      	push	{r7}
 80128b4:	b085      	sub	sp, #20
 80128b6:	af00      	add	r7, sp, #0
 80128b8:	6078      	str	r0, [r7, #4]
USHORT   value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =  (USHORT) *address++;
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	1c5a      	adds	r2, r3, #1
 80128be:	607a      	str	r2, [r7, #4]
 80128c0:	781b      	ldrb	r3, [r3, #0]
 80128c2:	81fb      	strh	r3, [r7, #14]
    value |=  (USHORT)(*address << 8);
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	781b      	ldrb	r3, [r3, #0]
 80128c8:	021b      	lsls	r3, r3, #8
 80128ca:	b29a      	uxth	r2, r3
 80128cc:	89fb      	ldrh	r3, [r7, #14]
 80128ce:	4313      	orrs	r3, r2
 80128d0:	81fb      	strh	r3, [r7, #14]

    /* Return to caller.  */
    return((ULONG) value);
 80128d2:	89fb      	ldrh	r3, [r7, #14]
}
 80128d4:	4618      	mov	r0, r3
 80128d6:	3714      	adds	r7, #20
 80128d8:	46bd      	mov	sp, r7
 80128da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128de:	4770      	bx	lr

080128e0 <_ux_utility_short_get_big_endian>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG   _ux_utility_short_get_big_endian(UCHAR * address)
{
 80128e0:	b480      	push	{r7}
 80128e2:	b085      	sub	sp, #20
 80128e4:	af00      	add	r7, sp, #0
 80128e6:	6078      	str	r0, [r7, #4]

USHORT  value;

    /* We read a byte at a time from the address.  */
    value =  (USHORT)((*address++) << 8);
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	1c5a      	adds	r2, r3, #1
 80128ec:	607a      	str	r2, [r7, #4]
 80128ee:	781b      	ldrb	r3, [r3, #0]
 80128f0:	021b      	lsls	r3, r3, #8
 80128f2:	81fb      	strh	r3, [r7, #14]
    value =  (USHORT)(value | *address);
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	781b      	ldrb	r3, [r3, #0]
 80128f8:	461a      	mov	r2, r3
 80128fa:	89fb      	ldrh	r3, [r7, #14]
 80128fc:	4313      	orrs	r3, r2
 80128fe:	81fb      	strh	r3, [r7, #14]

    /* Return 16-bit value.  */
    return((ULONG) value);
 8012900:	89fb      	ldrh	r3, [r7, #14]
}
 8012902:	4618      	mov	r0, r3
 8012904:	3714      	adds	r7, #20
 8012906:	46bd      	mov	sp, r7
 8012908:	f85d 7b04 	ldr.w	r7, [sp], #4
 801290c:	4770      	bx	lr

0801290e <_ux_utility_short_put>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_short_put(UCHAR * address, USHORT value)
{
 801290e:	b480      	push	{r7}
 8012910:	b083      	sub	sp, #12
 8012912:	af00      	add	r7, sp, #0
 8012914:	6078      	str	r0, [r7, #4]
 8012916:	460b      	mov	r3, r1
 8012918:	807b      	strh	r3, [r7, #2]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address */
    *address++ =  (UCHAR) (value & 0xff);
 801291a:	687b      	ldr	r3, [r7, #4]
 801291c:	1c5a      	adds	r2, r3, #1
 801291e:	607a      	str	r2, [r7, #4]
 8012920:	887a      	ldrh	r2, [r7, #2]
 8012922:	b2d2      	uxtb	r2, r2
 8012924:	701a      	strb	r2, [r3, #0]
    *address = (UCHAR) ((value >> 8) & 0xff);
 8012926:	887b      	ldrh	r3, [r7, #2]
 8012928:	0a1b      	lsrs	r3, r3, #8
 801292a:	b29b      	uxth	r3, r3
 801292c:	b2da      	uxtb	r2, r3
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	701a      	strb	r2, [r3, #0]

    /* Return to caller.  */
    return;
 8012932:	bf00      	nop
}
 8012934:	370c      	adds	r7, #12
 8012936:	46bd      	mov	sp, r7
 8012938:	f85d 7b04 	ldr.w	r7, [sp], #4
 801293c:	4770      	bx	lr

0801293e <_ux_utility_string_length_check>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_string_length_check(UCHAR *string, UINT *string_length_ptr, UINT max_string_length)
{
 801293e:	b580      	push	{r7, lr}
 8012940:	b086      	sub	sp, #24
 8012942:	af00      	add	r7, sp, #0
 8012944:	60f8      	str	r0, [r7, #12]
 8012946:	60b9      	str	r1, [r7, #8]
 8012948:	607a      	str	r2, [r7, #4]

UINT    string_length;


    if (string == UX_NULL)
 801294a:	68fb      	ldr	r3, [r7, #12]
 801294c:	2b00      	cmp	r3, #0
 801294e:	d101      	bne.n	8012954 <_ux_utility_string_length_check+0x16>
        return(UX_ERROR);
 8012950:	23ff      	movs	r3, #255	@ 0xff
 8012952:	e01d      	b.n	8012990 <_ux_utility_string_length_check+0x52>

    string_length = 0;
 8012954:	2300      	movs	r3, #0
 8012956:	617b      	str	r3, [r7, #20]

    while (1)
    {

        if (string[string_length] == '\0')
 8012958:	68fa      	ldr	r2, [r7, #12]
 801295a:	697b      	ldr	r3, [r7, #20]
 801295c:	4413      	add	r3, r2
 801295e:	781b      	ldrb	r3, [r3, #0]
 8012960:	2b00      	cmp	r3, #0
 8012962:	d00d      	beq.n	8012980 <_ux_utility_string_length_check+0x42>
            break;

        string_length++;
 8012964:	697b      	ldr	r3, [r7, #20]
 8012966:	3301      	adds	r3, #1
 8012968:	617b      	str	r3, [r7, #20]
        if (string_length > max_string_length)
 801296a:	697a      	ldr	r2, [r7, #20]
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	429a      	cmp	r2, r3
 8012970:	d9f2      	bls.n	8012958 <_ux_utility_string_length_check+0x1a>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_ERROR);
 8012972:	22ff      	movs	r2, #255	@ 0xff
 8012974:	2108      	movs	r1, #8
 8012976:	2002      	movs	r0, #2
 8012978:	f7ff fb5a 	bl	8012030 <_ux_system_error_handler>

            return(UX_ERROR);
 801297c:	23ff      	movs	r3, #255	@ 0xff
 801297e:	e007      	b.n	8012990 <_ux_utility_string_length_check+0x52>
            break;
 8012980:	bf00      	nop
        }
    }

    if (string_length_ptr)
 8012982:	68bb      	ldr	r3, [r7, #8]
 8012984:	2b00      	cmp	r3, #0
 8012986:	d002      	beq.n	801298e <_ux_utility_string_length_check+0x50>
        *string_length_ptr = string_length;
 8012988:	68bb      	ldr	r3, [r7, #8]
 801298a:	697a      	ldr	r2, [r7, #20]
 801298c:	601a      	str	r2, [r3, #0]

    return(UX_SUCCESS); 
 801298e:	2300      	movs	r3, #0
}
 8012990:	4618      	mov	r0, r3
 8012992:	3718      	adds	r7, #24
 8012994:	46bd      	mov	sp, r7
 8012996:	bd80      	pop	{r7, pc}

08012998 <_ux_utility_string_length_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_string_length_get(UCHAR *string)
{
 8012998:	b480      	push	{r7}
 801299a:	b085      	sub	sp, #20
 801299c:	af00      	add	r7, sp, #0
 801299e:	6078      	str	r0, [r7, #4]

ULONG       length =  0;
 80129a0:	2300      	movs	r3, #0
 80129a2:	60fb      	str	r3, [r7, #12]

    /* Loop to find the length of the string.  */
    length =  0;
 80129a4:	2300      	movs	r3, #0
 80129a6:	60fb      	str	r3, [r7, #12]
    while (string[length])
 80129a8:	e002      	b.n	80129b0 <_ux_utility_string_length_get+0x18>
    {

        /* Move to next position.  */
        length++;
 80129aa:	68fb      	ldr	r3, [r7, #12]
 80129ac:	3301      	adds	r3, #1
 80129ae:	60fb      	str	r3, [r7, #12]
    while (string[length])
 80129b0:	687a      	ldr	r2, [r7, #4]
 80129b2:	68fb      	ldr	r3, [r7, #12]
 80129b4:	4413      	add	r3, r2
 80129b6:	781b      	ldrb	r3, [r3, #0]
 80129b8:	2b00      	cmp	r3, #0
 80129ba:	d1f6      	bne.n	80129aa <_ux_utility_string_length_get+0x12>
    }

    /* Return length to caller.  */
    return(length); 
 80129bc:	68fb      	ldr	r3, [r7, #12]
}
 80129be:	4618      	mov	r0, r3
 80129c0:	3714      	adds	r7, #20
 80129c2:	46bd      	mov	sp, r7
 80129c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129c8:	4770      	bx	lr

080129ca <_ux_utility_thread_create>:
UINT  _ux_utility_thread_create(UX_THREAD *thread_ptr, CHAR *name, 
                VOID (*entry_function)(ULONG), ULONG entry_input,
                VOID *stack_start, ULONG stack_size, 
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start)
{
 80129ca:	b580      	push	{r7, lr}
 80129cc:	b08e      	sub	sp, #56	@ 0x38
 80129ce:	af08      	add	r7, sp, #32
 80129d0:	60f8      	str	r0, [r7, #12]
 80129d2:	60b9      	str	r1, [r7, #8]
 80129d4:	607a      	str	r2, [r7, #4]
 80129d6:	603b      	str	r3, [r7, #0]

UINT    status;


    /* Call ThreadX to create USBX thread.  */
    status =  tx_thread_create(thread_ptr,name,entry_function,entry_input,
 80129d8:	23b0      	movs	r3, #176	@ 0xb0
 80129da:	9306      	str	r3, [sp, #24]
 80129dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80129de:	9305      	str	r3, [sp, #20]
 80129e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129e2:	9304      	str	r3, [sp, #16]
 80129e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129e6:	9303      	str	r3, [sp, #12]
 80129e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129ea:	9302      	str	r3, [sp, #8]
 80129ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80129ee:	9301      	str	r3, [sp, #4]
 80129f0:	6a3b      	ldr	r3, [r7, #32]
 80129f2:	9300      	str	r3, [sp, #0]
 80129f4:	683b      	ldr	r3, [r7, #0]
 80129f6:	687a      	ldr	r2, [r7, #4]
 80129f8:	68b9      	ldr	r1, [r7, #8]
 80129fa:	68f8      	ldr	r0, [r7, #12]
 80129fc:	f7fd f8e2 	bl	800fbc4 <_txe_thread_create>
 8012a00:	6178      	str	r0, [r7, #20]
                    stack_start,stack_size, priority,preempt_threshold,time_slice,auto_start);

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8012a02:	697b      	ldr	r3, [r7, #20]
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	d004      	beq.n	8012a12 <_ux_utility_thread_create+0x48>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 8012a08:	697a      	ldr	r2, [r7, #20]
 8012a0a:	2108      	movs	r1, #8
 8012a0c:	2002      	movs	r0, #2
 8012a0e:	f7ff fb0f 	bl	8012030 <_ux_system_error_handler>
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_THREAD_ERROR, thread_ptr, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
 8012a12:	697b      	ldr	r3, [r7, #20]
}
 8012a14:	4618      	mov	r0, r3
 8012a16:	3718      	adds	r7, #24
 8012a18:	46bd      	mov	sp, r7
 8012a1a:	bd80      	pop	{r7, pc}

08012a1c <_ux_utility_thread_delete>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_delete(UX_THREAD *thread_ptr)
{
 8012a1c:	b580      	push	{r7, lr}
 8012a1e:	b084      	sub	sp, #16
 8012a20:	af00      	add	r7, sp, #0
 8012a22:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Call ThreadX to terminate the USBX thread.  */
    tx_thread_terminate(thread_ptr);
 8012a24:	6878      	ldr	r0, [r7, #4]
 8012a26:	f7fd fa71 	bl	800ff0c <_txe_thread_terminate>

    /* Call ThreadX to delete the USBX thread.  */
    status =  tx_thread_delete(thread_ptr);
 8012a2a:	6878      	ldr	r0, [r7, #4]
 8012a2c:	f7fd f9bc 	bl	800fda8 <_txe_thread_delete>
 8012a30:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 8012a32:	68fb      	ldr	r3, [r7, #12]
}
 8012a34:	4618      	mov	r0, r3
 8012a36:	3710      	adds	r7, #16
 8012a38:	46bd      	mov	sp, r7
 8012a3a:	bd80      	pop	{r7, pc}

08012a3c <_ux_utility_thread_identify>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_THREAD *_ux_utility_thread_identify(VOID)
{
 8012a3c:	b580      	push	{r7, lr}
 8012a3e:	b082      	sub	sp, #8
 8012a40:	af00      	add	r7, sp, #0
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012a42:	f3ef 8305 	mrs	r3, IPSR
 8012a46:	607b      	str	r3, [r7, #4]
    return(ipsr_value);
 8012a48:	687a      	ldr	r2, [r7, #4]


    /* If we're under interrupt, the thread returned by tx_thread_identify
        is the thread running prior to the ISR. Instead, we set it to null.  */
    return(UX_THREAD_GET_SYSTEM_STATE() ? UX_NULL : tx_thread_identify());
 8012a4a:	4b07      	ldr	r3, [pc, #28]	@ (8012a68 <_ux_utility_thread_identify+0x2c>)
 8012a4c:	681b      	ldr	r3, [r3, #0]
 8012a4e:	4313      	orrs	r3, r2
 8012a50:	2b00      	cmp	r3, #0
 8012a52:	d103      	bne.n	8012a5c <_ux_utility_thread_identify+0x20>
 8012a54:	f7fb f912 	bl	800dc7c <_tx_thread_identify>
 8012a58:	4603      	mov	r3, r0
 8012a5a:	e000      	b.n	8012a5e <_ux_utility_thread_identify+0x22>
 8012a5c:	2300      	movs	r3, #0
}
 8012a5e:	4618      	mov	r0, r3
 8012a60:	3708      	adds	r7, #8
 8012a62:	46bd      	mov	sp, r7
 8012a64:	bd80      	pop	{r7, pc}
 8012a66:	bf00      	nop
 8012a68:	2000000c 	.word	0x2000000c

08012a6c <_ux_utility_thread_relinquish>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_thread_relinquish(VOID)
{
 8012a6c:	b580      	push	{r7, lr}
 8012a6e:	af00      	add	r7, sp, #0

    /* Call ThreadX to relinquish a USBX thread.  */
    tx_thread_relinquish();
 8012a70:	f7fd fa30 	bl	800fed4 <_txe_thread_relinquish>

}
 8012a74:	bf00      	nop
 8012a76:	bd80      	pop	{r7, pc}

08012a78 <_ux_utility_thread_schedule_other>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_schedule_other(UINT caller_priority)
{
 8012a78:	b580      	push	{r7, lr}
 8012a7a:	b086      	sub	sp, #24
 8012a7c:	af00      	add	r7, sp, #0
 8012a7e:	6078      	str	r0, [r7, #4]
UX_THREAD   *my_thread;

    UX_PARAMETER_NOT_USED(caller_priority);

    /* Call TX to know my own tread.  */
    my_thread = tx_thread_identify();
 8012a80:	f7fb f8fc 	bl	800dc7c <_tx_thread_identify>
 8012a84:	6138      	str	r0, [r7, #16]

    /* Call ThreadX to change thread priority .  */
    status =  tx_thread_priority_change(my_thread, _ux_system -> ux_system_thread_lowest_priority, &old_priority);
 8012a86:	4b0e      	ldr	r3, [pc, #56]	@ (8012ac0 <_ux_utility_thread_schedule_other+0x48>)
 8012a88:	681b      	ldr	r3, [r3, #0]
 8012a8a:	699b      	ldr	r3, [r3, #24]
 8012a8c:	f107 020c 	add.w	r2, r7, #12
 8012a90:	4619      	mov	r1, r3
 8012a92:	6938      	ldr	r0, [r7, #16]
 8012a94:	f7fd f9e2 	bl	800fe5c <_txe_thread_priority_change>
 8012a98:	6178      	str	r0, [r7, #20]
    
    /* Check for error.  */
    if (status == TX_SUCCESS)
 8012a9a:	697b      	ldr	r3, [r7, #20]
 8012a9c:	2b00      	cmp	r3, #0
 8012a9e:	d109      	bne.n	8012ab4 <_ux_utility_thread_schedule_other+0x3c>
    {
    
        /* Wait until all other threads passed into the scheduler. */
        _ux_utility_thread_relinquish();
 8012aa0:	f7ff ffe4 	bl	8012a6c <_ux_utility_thread_relinquish>
    
        /* And now return the priority of the thread to normal.  */
        status =  tx_thread_priority_change(my_thread, old_priority, &old_priority);
 8012aa4:	68fb      	ldr	r3, [r7, #12]
 8012aa6:	f107 020c 	add.w	r2, r7, #12
 8012aaa:	4619      	mov	r1, r3
 8012aac:	6938      	ldr	r0, [r7, #16]
 8012aae:	f7fd f9d5 	bl	800fe5c <_txe_thread_priority_change>
 8012ab2:	6178      	str	r0, [r7, #20]
        
    }

    /* Return completion status.  */
    return(status);
 8012ab4:	697b      	ldr	r3, [r7, #20]
}
 8012ab6:	4618      	mov	r0, r3
 8012ab8:	3718      	adds	r7, #24
 8012aba:	46bd      	mov	sp, r7
 8012abc:	bd80      	pop	{r7, pc}
 8012abe:	bf00      	nop
 8012ac0:	20015fe8 	.word	0x20015fe8

08012ac4 <_ux_host_class_printer_activate>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_activate(UX_HOST_CLASS_COMMAND *command)
{
 8012ac4:	b580      	push	{r7, lr}
 8012ac6:	b086      	sub	sp, #24
 8012ac8:	af00      	add	r7, sp, #0
 8012aca:	6078      	str	r0, [r7, #4]
#endif


    /* The printer is always activated by the interface descriptor and not the
       device descriptor.  */
    interface =  (UX_INTERFACE *) command -> ux_host_class_command_container;
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	685b      	ldr	r3, [r3, #4]
 8012ad0:	613b      	str	r3, [r7, #16]

    /* Obtain memory for this class instance.  */
    printer =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HOST_CLASS_PRINTER));
 8012ad2:	2278      	movs	r2, #120	@ 0x78
 8012ad4:	2100      	movs	r1, #0
 8012ad6:	2000      	movs	r0, #0
 8012ad8:	f7ff fc06 	bl	80122e8 <_ux_utility_memory_allocate>
 8012adc:	60f8      	str	r0, [r7, #12]
    if (printer == UX_NULL)
 8012ade:	68fb      	ldr	r3, [r7, #12]
 8012ae0:	2b00      	cmp	r3, #0
 8012ae2:	d101      	bne.n	8012ae8 <_ux_host_class_printer_activate+0x24>
        return(UX_MEMORY_INSUFFICIENT);
 8012ae4:	2312      	movs	r3, #18
 8012ae6:	e05a      	b.n	8012b9e <_ux_host_class_printer_activate+0xda>

    /* Store the class container into this instance.  */
    printer -> ux_host_class_printer_class =  command -> ux_host_class_command_class_ptr;
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012aec:	68fb      	ldr	r3, [r7, #12]
 8012aee:	605a      	str	r2, [r3, #4]

    /* Store the interface container into the printer class instance.  */
    printer -> ux_host_class_printer_interface =  interface;
 8012af0:	68fb      	ldr	r3, [r7, #12]
 8012af2:	693a      	ldr	r2, [r7, #16]
 8012af4:	60da      	str	r2, [r3, #12]

    /* Store the device container into the printer class instance.  */
    printer -> ux_host_class_printer_device =  interface -> ux_interface_configuration -> ux_configuration_device;
 8012af6:	693b      	ldr	r3, [r7, #16]
 8012af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012afa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012afc:	68fb      	ldr	r3, [r7, #12]
 8012afe:	609a      	str	r2, [r3, #8]

    /* This instance of the device must also be stored in the interface container.  */
    interface -> ux_interface_class_instance =  (VOID *) printer;
 8012b00:	693b      	ldr	r3, [r7, #16]
 8012b02:	68fa      	ldr	r2, [r7, #12]
 8012b04:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Create this class instance.  */
    _ux_host_stack_class_instance_create(printer -> ux_host_class_printer_class, (VOID *) printer);
 8012b06:	68fb      	ldr	r3, [r7, #12]
 8012b08:	685b      	ldr	r3, [r3, #4]
 8012b0a:	68f9      	ldr	r1, [r7, #12]
 8012b0c:	4618      	mov	r0, r3
 8012b0e:	f7fd fd65 	bl	80105dc <_ux_host_stack_class_instance_create>
    printer -> ux_host_class_printer_state = UX_HOST_CLASS_INSTANCE_MOUNTING;
    return(UX_SUCCESS);
#else

    /* Configure the printer.  */
    status =  _ux_host_class_printer_configure(printer);
 8012b12:	68f8      	ldr	r0, [r7, #12]
 8012b14:	f000 f84c 	bl	8012bb0 <_ux_host_class_printer_configure>
 8012b18:	6178      	str	r0, [r7, #20]

    /* Get the printer endpoint(s). We may need to search for Bulk Out and Bulk In endpoints.  */
    if (status == UX_SUCCESS)
 8012b1a:	697b      	ldr	r3, [r7, #20]
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	d103      	bne.n	8012b28 <_ux_host_class_printer_activate+0x64>
        status =  _ux_host_class_printer_endpoints_get(printer);
 8012b20:	68f8      	ldr	r0, [r7, #12]
 8012b22:	f000 f8e7 	bl	8012cf4 <_ux_host_class_printer_endpoints_get>
 8012b26:	6178      	str	r0, [r7, #20]

    /* Get the name of the printer from the 1284 descriptor.  */
    if (status == UX_SUCCESS)
 8012b28:	697b      	ldr	r3, [r7, #20]
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	d103      	bne.n	8012b36 <_ux_host_class_printer_activate+0x72>
        status =  _ux_host_class_printer_name_get(printer);
 8012b2e:	68f8      	ldr	r0, [r7, #12]
 8012b30:	f000 fa08 	bl	8012f44 <_ux_host_class_printer_name_get>
 8012b34:	6178      	str	r0, [r7, #20]

    /* Create the semaphore to protect 2 threads from accessing the same printer instance.  */
    if (status == UX_SUCCESS)
 8012b36:	697b      	ldr	r3, [r7, #20]
 8012b38:	2b00      	cmp	r3, #0
 8012b3a:	d10c      	bne.n	8012b56 <_ux_host_class_printer_activate+0x92>
    {
        status =  _ux_host_semaphore_create(&printer -> ux_host_class_printer_semaphore, "ux_host_class_printer_semaphore", 1);
 8012b3c:	68fb      	ldr	r3, [r7, #12]
 8012b3e:	335c      	adds	r3, #92	@ 0x5c
 8012b40:	2201      	movs	r2, #1
 8012b42:	4919      	ldr	r1, [pc, #100]	@ (8012ba8 <_ux_host_class_printer_activate+0xe4>)
 8012b44:	4618      	mov	r0, r3
 8012b46:	f7ff fe48 	bl	80127da <_ux_utility_semaphore_create>
 8012b4a:	6178      	str	r0, [r7, #20]
        if (status != UX_SUCCESS)
 8012b4c:	697b      	ldr	r3, [r7, #20]
 8012b4e:	2b00      	cmp	r3, #0
 8012b50:	d001      	beq.n	8012b56 <_ux_host_class_printer_activate+0x92>
            status = UX_SEMAPHORE_ERROR;
 8012b52:	2315      	movs	r3, #21
 8012b54:	617b      	str	r3, [r7, #20]
    }

    /* Success things.  */
    if (status == UX_SUCCESS)
 8012b56:	697b      	ldr	r3, [r7, #20]
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	d113      	bne.n	8012b84 <_ux_host_class_printer_activate+0xc0>
    {

        /* Mark the printer as live now.  */
        printer -> ux_host_class_printer_state =  UX_HOST_CLASS_INSTANCE_LIVE;
 8012b5c:	68fb      	ldr	r3, [r7, #12]
 8012b5e:	2201      	movs	r2, #1
 8012b60:	619a      	str	r2, [r3, #24]

        /* If all is fine and the device is mounted, we may need to inform the application
        if a function has been programmed in the system structure.  */
        if (_ux_system_host -> ux_system_host_change_function != UX_NULL)
 8012b62:	4b12      	ldr	r3, [pc, #72]	@ (8012bac <_ux_host_class_printer_activate+0xe8>)
 8012b64:	681b      	ldr	r3, [r3, #0]
 8012b66:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8012b6a:	2b00      	cmp	r3, #0
 8012b6c:	d008      	beq.n	8012b80 <_ux_host_class_printer_activate+0xbc>
        {

            /* Call system change function.  */
            _ux_system_host ->  ux_system_host_change_function(UX_DEVICE_INSERTION, printer -> ux_host_class_printer_class, (VOID *) printer);
 8012b6e:	4b0f      	ldr	r3, [pc, #60]	@ (8012bac <_ux_host_class_printer_activate+0xe8>)
 8012b70:	681b      	ldr	r3, [r3, #0]
 8012b72:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8012b76:	68fa      	ldr	r2, [r7, #12]
 8012b78:	6851      	ldr	r1, [r2, #4]
 8012b7a:	68fa      	ldr	r2, [r7, #12]
 8012b7c:	2001      	movs	r0, #1
 8012b7e:	4798      	blx	r3

        /* If trace is enabled, register this object.  */
        UX_TRACE_OBJECT_REGISTER(UX_TRACE_HOST_OBJECT_TYPE_INTERFACE, printer, 0, 0, 0)

        /* Return success.  */
        return(UX_SUCCESS);
 8012b80:	2300      	movs	r3, #0
 8012b82:	e00c      	b.n	8012b9e <_ux_host_class_printer_activate+0xda>
    }

    /* On error, free resources.  */
    _ux_host_stack_class_instance_destroy(printer -> ux_host_class_printer_class, (VOID *) printer);
 8012b84:	68fb      	ldr	r3, [r7, #12]
 8012b86:	685b      	ldr	r3, [r3, #4]
 8012b88:	68f9      	ldr	r1, [r7, #12]
 8012b8a:	4618      	mov	r0, r3
 8012b8c:	f7fd fd47 	bl	801061e <_ux_host_stack_class_instance_destroy>
    interface -> ux_interface_class_instance = UX_NULL;
 8012b90:	693b      	ldr	r3, [r7, #16]
 8012b92:	2200      	movs	r2, #0
 8012b94:	635a      	str	r2, [r3, #52]	@ 0x34
    _ux_utility_memory_free(printer);
 8012b96:	68f8      	ldr	r0, [r7, #12]
 8012b98:	f7ff fcec 	bl	8012574 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 8012b9c:	697b      	ldr	r3, [r7, #20]

#endif
}
 8012b9e:	4618      	mov	r0, r3
 8012ba0:	3718      	adds	r7, #24
 8012ba2:	46bd      	mov	sp, r7
 8012ba4:	bd80      	pop	{r7, pc}
 8012ba6:	bf00      	nop
 8012ba8:	0801a128 	.word	0x0801a128
 8012bac:	20015fe4 	.word	0x20015fe4

08012bb0 <_ux_host_class_printer_configure>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_configure(UX_HOST_CLASS_PRINTER *printer)
{
 8012bb0:	b580      	push	{r7, lr}
 8012bb2:	b086      	sub	sp, #24
 8012bb4:	af00      	add	r7, sp, #0
 8012bb6:	6078      	str	r0, [r7, #4]
#endif


    /* If the device has been configured already, we don't need to do it
       again. */
    if (printer -> ux_host_class_printer_device -> ux_device_state == UX_DEVICE_CONFIGURED)
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	689b      	ldr	r3, [r3, #8]
 8012bbc:	689b      	ldr	r3, [r3, #8]
 8012bbe:	2b03      	cmp	r3, #3
 8012bc0:	d101      	bne.n	8012bc6 <_ux_host_class_printer_configure+0x16>
        return(UX_SUCCESS);
 8012bc2:	2300      	movs	r3, #0
 8012bc4:	e044      	b.n	8012c50 <_ux_host_class_printer_configure+0xa0>

    /* A printer normally has one configuration. So retrieve the 1st configuration
       only.  */
    status =  _ux_host_stack_device_configuration_get(printer -> ux_host_class_printer_device, 0, &configuration);
 8012bc6:	687b      	ldr	r3, [r7, #4]
 8012bc8:	689b      	ldr	r3, [r3, #8]
 8012bca:	f107 020c 	add.w	r2, r7, #12
 8012bce:	2100      	movs	r1, #0
 8012bd0:	4618      	mov	r0, r3
 8012bd2:	f7fe f84b 	bl	8010c6c <_ux_host_stack_device_configuration_get>
 8012bd6:	6178      	str	r0, [r7, #20]
    if (status != UX_SUCCESS)
 8012bd8:	697b      	ldr	r3, [r7, #20]
 8012bda:	2b00      	cmp	r3, #0
 8012bdc:	d006      	beq.n	8012bec <_ux_host_class_printer_configure+0x3c>
    {
    
        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONFIGURATION_HANDLE_UNKNOWN);
 8012bde:	2251      	movs	r2, #81	@ 0x51
 8012be0:	2107      	movs	r1, #7
 8012be2:	2002      	movs	r0, #2
 8012be4:	f7ff fa24 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, printer -> ux_host_class_printer_device, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
        return(UX_CONFIGURATION_HANDLE_UNKNOWN);
 8012be8:	2351      	movs	r3, #81	@ 0x51
 8012bea:	e031      	b.n	8012c50 <_ux_host_class_printer_configure+0xa0>
    }

#if UX_MAX_DEVICES > 1
    /* Check the printer power source and check the parent power source for 
       incompatible connections.  */
    if (printer -> ux_host_class_printer_device -> ux_device_power_source == UX_DEVICE_BUS_POWERED)
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	689b      	ldr	r3, [r3, #8]
 8012bf0:	695b      	ldr	r3, [r3, #20]
 8012bf2:	2b01      	cmp	r3, #1
 8012bf4:	d112      	bne.n	8012c1c <_ux_host_class_printer_configure+0x6c>
    {

        /* Get parent device pointer.  */
        parent_device =  printer -> ux_host_class_printer_device -> ux_device_parent;
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	689b      	ldr	r3, [r3, #8]
 8012bfa:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8012bfe:	613b      	str	r3, [r7, #16]
        
        /* If the device is NULL, the parent is the root printer and we don't have to worry 
           if the parent is not the root printer, check for its power source.  */
        if ((parent_device != UX_NULL) && (parent_device -> ux_device_power_source == UX_DEVICE_BUS_POWERED))
 8012c00:	693b      	ldr	r3, [r7, #16]
 8012c02:	2b00      	cmp	r3, #0
 8012c04:	d00a      	beq.n	8012c1c <_ux_host_class_printer_configure+0x6c>
 8012c06:	693b      	ldr	r3, [r7, #16]
 8012c08:	695b      	ldr	r3, [r3, #20]
 8012c0a:	2b01      	cmp	r3, #1
 8012c0c:	d106      	bne.n	8012c1c <_ux_host_class_printer_configure+0x6c>
        {                        

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONNECTION_INCOMPATIBLE);
 8012c0e:	225a      	movs	r2, #90	@ 0x5a
 8012c10:	2107      	movs	r1, #7
 8012c12:	2002      	movs	r0, #2
 8012c14:	f7ff fa0c 	bl	8012030 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONNECTION_INCOMPATIBLE, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_CONNECTION_INCOMPATIBLE);
 8012c18:	235a      	movs	r3, #90	@ 0x5a
 8012c1a:	e019      	b.n	8012c50 <_ux_host_class_printer_configure+0xa0>
        }            
    }
#endif

    /* We have the valid configuration. Ask the USBX stack to set this configuration.  */        
    status =  _ux_host_stack_device_configuration_select(configuration);
 8012c1c:	68fb      	ldr	r3, [r7, #12]
 8012c1e:	4618      	mov	r0, r3
 8012c20:	f7fe f858 	bl	8010cd4 <_ux_host_stack_device_configuration_select>
 8012c24:	6178      	str	r0, [r7, #20]
    if (status != UX_SUCCESS)
 8012c26:	697b      	ldr	r3, [r7, #20]
 8012c28:	2b00      	cmp	r3, #0
 8012c2a:	d001      	beq.n	8012c30 <_ux_host_class_printer_configure+0x80>
        return(status);
 8012c2c:	697b      	ldr	r3, [r7, #20]
 8012c2e:	e00f      	b.n	8012c50 <_ux_host_class_printer_configure+0xa0>

    /* If the operation went well, the printer default alternate setting for the printer interface is 
       active and the interrupt endpoint is now enabled. We have to memorize the first interface since 
       the interrupt endpoint is hooked to it. */
    status =  _ux_host_stack_configuration_interface_get(configuration, 0, 0, &printer -> ux_host_class_printer_interface);
 8012c30:	68f8      	ldr	r0, [r7, #12]
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	330c      	adds	r3, #12
 8012c36:	2200      	movs	r2, #0
 8012c38:	2100      	movs	r1, #0
 8012c3a:	f7fd fe9a 	bl	8010972 <_ux_host_stack_configuration_interface_get>
 8012c3e:	6178      	str	r0, [r7, #20]
    if (status != UX_SUCCESS)
 8012c40:	697b      	ldr	r3, [r7, #20]
 8012c42:	2b00      	cmp	r3, #0
 8012c44:	d003      	beq.n	8012c4e <_ux_host_class_printer_configure+0x9e>
    {

        /* Store the instance in the interface container, this is for the USB stack
           when it needs to invoke the class.  */        
        printer -> ux_host_class_printer_interface -> ux_interface_class_instance =  (VOID *) printer;
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	68db      	ldr	r3, [r3, #12]
 8012c4a:	687a      	ldr	r2, [r7, #4]
 8012c4c:	635a      	str	r2, [r3, #52]	@ 0x34
    }

    /* Return completion status.  */
    return(status);
 8012c4e:	697b      	ldr	r3, [r7, #20]
}
 8012c50:	4618      	mov	r0, r3
 8012c52:	3718      	adds	r7, #24
 8012c54:	46bd      	mov	sp, r7
 8012c56:	bd80      	pop	{r7, pc}

08012c58 <_ux_host_class_printer_deactivate>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_deactivate(UX_HOST_CLASS_COMMAND *command)
{
 8012c58:	b580      	push	{r7, lr}
 8012c5a:	b084      	sub	sp, #16
 8012c5c:	af00      	add	r7, sp, #0
 8012c5e:	6078      	str	r0, [r7, #4]
UINT                        status;
#endif


    /* Get the instance for this class.  */
    printer =  (UX_HOST_CLASS_PRINTER *) command -> ux_host_class_command_instance;
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	689b      	ldr	r3, [r3, #8]
 8012c64:	60fb      	str	r3, [r7, #12]

    /* The printer is being shut down.  */
    printer -> ux_host_class_printer_state =  UX_HOST_CLASS_INSTANCE_SHUTDOWN;
 8012c66:	68fb      	ldr	r3, [r7, #12]
 8012c68:	2202      	movs	r2, #2
 8012c6a:	619a      	str	r2, [r3, #24]

#if !defined(UX_HOST_STANDALONE)

    /* Protect thread reentry to this instance.  */
    status =  _ux_host_semaphore_get(&printer -> ux_host_class_printer_semaphore, UX_WAIT_FOREVER);
 8012c6c:	68fb      	ldr	r3, [r7, #12]
 8012c6e:	335c      	adds	r3, #92	@ 0x5c
 8012c70:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8012c74:	4618      	mov	r0, r3
 8012c76:	f7ff fdd7 	bl	8012828 <_ux_utility_semaphore_get>
 8012c7a:	60b8      	str	r0, [r7, #8]
    if (status != UX_SUCCESS)
 8012c7c:	68bb      	ldr	r3, [r7, #8]
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d001      	beq.n	8012c86 <_ux_host_class_printer_deactivate+0x2e>

        /* Return error.  */
        return(status);
 8012c82:	68bb      	ldr	r3, [r7, #8]
 8012c84:	e02f      	b.n	8012ce6 <_ux_host_class_printer_deactivate+0x8e>
#endif

    /* We need to abort transactions on the bulk out pipe.  */
    _ux_host_stack_endpoint_transfer_abort(printer -> ux_host_class_printer_bulk_out_endpoint);
 8012c86:	68fb      	ldr	r3, [r7, #12]
 8012c88:	691b      	ldr	r3, [r3, #16]
 8012c8a:	4618      	mov	r0, r3
 8012c8c:	f7fe fa9a 	bl	80111c4 <_ux_host_stack_endpoint_transfer_abort>

    /* If the printer is bidirectional, we need to abort transactions on the bulk in pipe.  */
    if (printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bInterfaceProtocol == UX_HOST_CLASS_PRINTER_PROTOCOL_BI_DIRECTIONAL)
 8012c90:	68fb      	ldr	r3, [r7, #12]
 8012c92:	68db      	ldr	r3, [r3, #12]
 8012c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012c96:	2b02      	cmp	r3, #2
 8012c98:	d104      	bne.n	8012ca4 <_ux_host_class_printer_deactivate+0x4c>
        _ux_host_stack_endpoint_transfer_abort(printer -> ux_host_class_printer_bulk_in_endpoint);
 8012c9a:	68fb      	ldr	r3, [r7, #12]
 8012c9c:	695b      	ldr	r3, [r3, #20]
 8012c9e:	4618      	mov	r0, r3
 8012ca0:	f7fe fa90 	bl	80111c4 <_ux_host_stack_endpoint_transfer_abort>

#if !defined(UX_HOST_STANDALONE)

    /* The enumeration thread needs to sleep a while to allow the application or the class that may be using
       endpoints to exit properly.  */
    _ux_host_thread_schedule_other(UX_THREAD_PRIORITY_ENUM);
 8012ca4:	2014      	movs	r0, #20
 8012ca6:	f7ff fee7 	bl	8012a78 <_ux_utility_thread_schedule_other>
    if (printer -> ux_host_class_printer_allocated)
        _ux_utility_memory_free(printer -> ux_host_class_printer_allocated);
#endif

    /* Destroy the instance.  */
    _ux_host_stack_class_instance_destroy(printer -> ux_host_class_printer_class, (VOID *) printer);
 8012caa:	68fb      	ldr	r3, [r7, #12]
 8012cac:	685b      	ldr	r3, [r3, #4]
 8012cae:	68f9      	ldr	r1, [r7, #12]
 8012cb0:	4618      	mov	r0, r3
 8012cb2:	f7fd fcb4 	bl	801061e <_ux_host_stack_class_instance_destroy>

#if !defined(UX_HOST_STANDALONE)

    /* Destroy the semaphore.  */
    _ux_host_semaphore_delete(&printer -> ux_host_class_printer_semaphore);
 8012cb6:	68fb      	ldr	r3, [r7, #12]
 8012cb8:	335c      	adds	r3, #92	@ 0x5c
 8012cba:	4618      	mov	r0, r3
 8012cbc:	f7ff fda7 	bl	801280e <_ux_utility_semaphore_delete>
#endif

    /* Before we free the device resources, we need to inform the application
        that the device is removed.  */
    if (_ux_system_host -> ux_system_host_change_function != UX_NULL)
 8012cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8012cf0 <_ux_host_class_printer_deactivate+0x98>)
 8012cc2:	681b      	ldr	r3, [r3, #0]
 8012cc4:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8012cc8:	2b00      	cmp	r3, #0
 8012cca:	d008      	beq.n	8012cde <_ux_host_class_printer_deactivate+0x86>
    {

        /* Inform the application the device is removed.  */
        _ux_system_host -> ux_system_host_change_function(UX_DEVICE_REMOVAL, printer -> ux_host_class_printer_class, (VOID *) printer);
 8012ccc:	4b08      	ldr	r3, [pc, #32]	@ (8012cf0 <_ux_host_class_printer_deactivate+0x98>)
 8012cce:	681b      	ldr	r3, [r3, #0]
 8012cd0:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 8012cd4:	68fa      	ldr	r2, [r7, #12]
 8012cd6:	6851      	ldr	r1, [r2, #4]
 8012cd8:	68fa      	ldr	r2, [r7, #12]
 8012cda:	2002      	movs	r0, #2
 8012cdc:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(printer);

    /* Free the printer instance memory.  */
    _ux_utility_memory_free(printer);
 8012cde:	68f8      	ldr	r0, [r7, #12]
 8012ce0:	f7ff fc48 	bl	8012574 <_ux_utility_memory_free>

    /* Return successful status.  */
    return(UX_SUCCESS);
 8012ce4:	2300      	movs	r3, #0
}
 8012ce6:	4618      	mov	r0, r3
 8012ce8:	3710      	adds	r7, #16
 8012cea:	46bd      	mov	sp, r7
 8012cec:	bd80      	pop	{r7, pc}
 8012cee:	bf00      	nop
 8012cf0:	20015fe4 	.word	0x20015fe4

08012cf4 <_ux_host_class_printer_endpoints_get>:
/*                                            initialized timeout values, */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_endpoints_get(UX_HOST_CLASS_PRINTER *printer)
{
 8012cf4:	b580      	push	{r7, lr}
 8012cf6:	b086      	sub	sp, #24
 8012cf8:	af00      	add	r7, sp, #0
 8012cfa:	6078      	str	r0, [r7, #4]
UINT            endpoint_index;
UX_ENDPOINT     *endpoint;


    /* Search the bulk OUT endpoint. It is attached to the interface container.  */
    for (endpoint_index = 0; endpoint_index < printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bNumEndpoints;
 8012cfc:	2300      	movs	r3, #0
 8012cfe:	617b      	str	r3, [r7, #20]
 8012d00:	e025      	b.n	8012d4e <_ux_host_class_printer_endpoints_get+0x5a>
                        endpoint_index++)
    {                        

        /* Get interface endpoint.  */
        status =  _ux_host_stack_interface_endpoint_get(printer -> ux_host_class_printer_interface, endpoint_index, &endpoint);
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	68db      	ldr	r3, [r3, #12]
 8012d06:	f107 020c 	add.w	r2, r7, #12
 8012d0a:	6979      	ldr	r1, [r7, #20]
 8012d0c:	4618      	mov	r0, r3
 8012d0e:	f7fe fc57 	bl	80115c0 <_ux_host_stack_interface_endpoint_get>
 8012d12:	6138      	str	r0, [r7, #16]

        /* Check the completion status.  */
        if (status == UX_SUCCESS)
 8012d14:	693b      	ldr	r3, [r7, #16]
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	d116      	bne.n	8012d48 <_ux_host_class_printer_endpoints_get+0x54>
        {

            /* Check if endpoint is bulk and OUT.  */
            if (((endpoint -> ux_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_OUT) &&
 8012d1a:	68fb      	ldr	r3, [r7, #12]
 8012d1c:	695b      	ldr	r3, [r3, #20]
 8012d1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012d22:	2b00      	cmp	r3, #0
 8012d24:	d110      	bne.n	8012d48 <_ux_host_class_printer_endpoints_get+0x54>
                ((endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT))
 8012d26:	68fb      	ldr	r3, [r7, #12]
 8012d28:	699b      	ldr	r3, [r3, #24]
 8012d2a:	f003 0303 	and.w	r3, r3, #3
            if (((endpoint -> ux_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_OUT) &&
 8012d2e:	2b02      	cmp	r3, #2
 8012d30:	d10a      	bne.n	8012d48 <_ux_host_class_printer_endpoints_get+0x54>
            {

                /* This transfer_request always have the OUT direction.  */
                endpoint -> ux_endpoint_transfer_request.ux_transfer_request_type =  UX_REQUEST_OUT;
 8012d32:	68fb      	ldr	r3, [r7, #12]
 8012d34:	2200      	movs	r2, #0
 8012d36:	645a      	str	r2, [r3, #68]	@ 0x44

                /* By default wait UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT.  */
                endpoint -> ux_endpoint_transfer_request.ux_transfer_request_timeout_value =
 8012d38:	68fb      	ldr	r3, [r7, #12]
 8012d3a:	f247 5230 	movw	r2, #30000	@ 0x7530
 8012d3e:	661a      	str	r2, [r3, #96]	@ 0x60
                                UX_MS_TO_TICK(UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT);

                /* We have found the bulk endpoint, save it.  */
                printer -> ux_host_class_printer_bulk_out_endpoint =  endpoint;
 8012d40:	68fa      	ldr	r2, [r7, #12]
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	611a      	str	r2, [r3, #16]
                break;
 8012d46:	e008      	b.n	8012d5a <_ux_host_class_printer_endpoints_get+0x66>
                        endpoint_index++)
 8012d48:	697b      	ldr	r3, [r7, #20]
 8012d4a:	3301      	adds	r3, #1
 8012d4c:	617b      	str	r3, [r7, #20]
    for (endpoint_index = 0; endpoint_index < printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bNumEndpoints;
 8012d4e:	687b      	ldr	r3, [r7, #4]
 8012d50:	68db      	ldr	r3, [r3, #12]
 8012d52:	69db      	ldr	r3, [r3, #28]
 8012d54:	697a      	ldr	r2, [r7, #20]
 8012d56:	429a      	cmp	r2, r3
 8012d58:	d3d3      	bcc.n	8012d02 <_ux_host_class_printer_endpoints_get+0xe>
            }
        }                
    }            

    /* The bulk out endpoint is mandatory.  */
    if (printer -> ux_host_class_printer_bulk_out_endpoint == UX_NULL)
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	691b      	ldr	r3, [r3, #16]
 8012d5e:	2b00      	cmp	r3, #0
 8012d60:	d101      	bne.n	8012d66 <_ux_host_class_printer_endpoints_get+0x72>
    {

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_ENDPOINT_HANDLE_UNKNOWN);
 8012d62:	2353      	movs	r3, #83	@ 0x53
 8012d64:	e03f      	b.n	8012de6 <_ux_host_class_printer_endpoints_get+0xf2>
    }
            
    /* Search the bulk IN endpoint. This endpoint is optional and only valid for
       bidirectional printers. It is attached to the interface container.  */
    if ((printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bInterfaceProtocol == 
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	68db      	ldr	r3, [r3, #12]
 8012d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012d6c:	2b02      	cmp	r3, #2
 8012d6e:	d004      	beq.n	8012d7a <_ux_host_class_printer_endpoints_get+0x86>
                                                UX_HOST_CLASS_PRINTER_PROTOCOL_BI_DIRECTIONAL) ||
        (printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bInterfaceProtocol == 
 8012d70:	687b      	ldr	r3, [r7, #4]
 8012d72:	68db      	ldr	r3, [r3, #12]
 8012d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                                UX_HOST_CLASS_PRINTER_PROTOCOL_BI_DIRECTIONAL) ||
 8012d76:	2b03      	cmp	r3, #3
 8012d78:	d134      	bne.n	8012de4 <_ux_host_class_printer_endpoints_get+0xf0>
                                                UX_HOST_CLASS_PRINTER_PROTOCOL_IEEE_1284_4_BI_DIR))
    {                                                        

        for (endpoint_index = 0; endpoint_index < printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bNumEndpoints;
 8012d7a:	2300      	movs	r3, #0
 8012d7c:	617b      	str	r3, [r7, #20]
 8012d7e:	e025      	b.n	8012dcc <_ux_host_class_printer_endpoints_get+0xd8>
                            endpoint_index++)
        {                        

            /* Get the endpoint handle.  */
            status =  _ux_host_stack_interface_endpoint_get(printer -> ux_host_class_printer_interface, endpoint_index, &endpoint);
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	68db      	ldr	r3, [r3, #12]
 8012d84:	f107 020c 	add.w	r2, r7, #12
 8012d88:	6979      	ldr	r1, [r7, #20]
 8012d8a:	4618      	mov	r0, r3
 8012d8c:	f7fe fc18 	bl	80115c0 <_ux_host_stack_interface_endpoint_get>
 8012d90:	6138      	str	r0, [r7, #16]

            /* Check the completion status.  */
            if (status == UX_SUCCESS)
 8012d92:	693b      	ldr	r3, [r7, #16]
 8012d94:	2b00      	cmp	r3, #0
 8012d96:	d116      	bne.n	8012dc6 <_ux_host_class_printer_endpoints_get+0xd2>
            {

                /* Check if endpoint is bulk and IN.  */
                if (((endpoint -> ux_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN) &&
 8012d98:	68fb      	ldr	r3, [r7, #12]
 8012d9a:	695b      	ldr	r3, [r3, #20]
 8012d9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012da0:	2b00      	cmp	r3, #0
 8012da2:	d010      	beq.n	8012dc6 <_ux_host_class_printer_endpoints_get+0xd2>
                    ((endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT))
 8012da4:	68fb      	ldr	r3, [r7, #12]
 8012da6:	699b      	ldr	r3, [r3, #24]
 8012da8:	f003 0303 	and.w	r3, r3, #3
                if (((endpoint -> ux_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN) &&
 8012dac:	2b02      	cmp	r3, #2
 8012dae:	d10a      	bne.n	8012dc6 <_ux_host_class_printer_endpoints_get+0xd2>
                {

                    /* This transfer_request always have the IN direction.  */
                    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_type =  UX_REQUEST_IN;
 8012db0:	68fb      	ldr	r3, [r7, #12]
 8012db2:	2280      	movs	r2, #128	@ 0x80
 8012db4:	645a      	str	r2, [r3, #68]	@ 0x44

                    /* By default wait UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT.  */
                    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_timeout_value =
 8012db6:	68fb      	ldr	r3, [r7, #12]
 8012db8:	f247 5230 	movw	r2, #30000	@ 0x7530
 8012dbc:	661a      	str	r2, [r3, #96]	@ 0x60
                                    UX_MS_TO_TICK(UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT);

                    /* We have found the bulk endpoint, save it.  */
                    printer -> ux_host_class_printer_bulk_in_endpoint =  endpoint;
 8012dbe:	68fa      	ldr	r2, [r7, #12]
 8012dc0:	687b      	ldr	r3, [r7, #4]
 8012dc2:	615a      	str	r2, [r3, #20]
                    break;
 8012dc4:	e008      	b.n	8012dd8 <_ux_host_class_printer_endpoints_get+0xe4>
                            endpoint_index++)
 8012dc6:	697b      	ldr	r3, [r7, #20]
 8012dc8:	3301      	adds	r3, #1
 8012dca:	617b      	str	r3, [r7, #20]
        for (endpoint_index = 0; endpoint_index < printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bNumEndpoints;
 8012dcc:	687b      	ldr	r3, [r7, #4]
 8012dce:	68db      	ldr	r3, [r3, #12]
 8012dd0:	69db      	ldr	r3, [r3, #28]
 8012dd2:	697a      	ldr	r2, [r7, #20]
 8012dd4:	429a      	cmp	r2, r3
 8012dd6:	d3d3      	bcc.n	8012d80 <_ux_host_class_printer_endpoints_get+0x8c>
                }
            }                
        }    

        /* The bulk in endpoint is mandatory for these protocol.  */
        if (printer -> ux_host_class_printer_bulk_in_endpoint == UX_NULL)
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	695b      	ldr	r3, [r3, #20]
 8012ddc:	2b00      	cmp	r3, #0
 8012dde:	d101      	bne.n	8012de4 <_ux_host_class_printer_endpoints_get+0xf0>
        {

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_ENDPOINT_HANDLE_UNKNOWN);
 8012de0:	2353      	movs	r3, #83	@ 0x53
 8012de2:	e000      	b.n	8012de6 <_ux_host_class_printer_endpoints_get+0xf2>
        }
    }            

    /* All endpoints have been mounted.  */
    return(UX_SUCCESS);
 8012de4:	2300      	movs	r3, #0
}
 8012de6:	4618      	mov	r0, r3
 8012de8:	3718      	adds	r7, #24
 8012dea:	46bd      	mov	sp, r7
 8012dec:	bd80      	pop	{r7, pc}

08012dee <_ux_host_class_printer_entry>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_entry(UX_HOST_CLASS_COMMAND *command)
{
 8012dee:	b580      	push	{r7, lr}
 8012df0:	b084      	sub	sp, #16
 8012df2:	af00      	add	r7, sp, #0
 8012df4:	6078      	str	r0, [r7, #4]
UINT    status;


    /* The command request will tell us we need to do here, either a enumeration
       query, an activation or a deactivation.  */
    switch (command -> ux_host_class_command_request)
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	681b      	ldr	r3, [r3, #0]
 8012dfa:	2b03      	cmp	r3, #3
 8012dfc:	d018      	beq.n	8012e30 <_ux_host_class_printer_entry+0x42>
 8012dfe:	2b03      	cmp	r3, #3
 8012e00:	d81c      	bhi.n	8012e3c <_ux_host_class_printer_entry+0x4e>
 8012e02:	2b01      	cmp	r3, #1
 8012e04:	d002      	beq.n	8012e0c <_ux_host_class_printer_entry+0x1e>
 8012e06:	2b02      	cmp	r3, #2
 8012e08:	d00c      	beq.n	8012e24 <_ux_host_class_printer_entry+0x36>
 8012e0a:	e017      	b.n	8012e3c <_ux_host_class_printer_entry+0x4e>

    case UX_HOST_CLASS_COMMAND_QUERY:

        /* The query command is used to let the stack enumeration process know if we want to own
           this device or not.  */
        if((command -> ux_host_class_command_usage == UX_HOST_CLASS_COMMAND_USAGE_CSP) &&
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	68db      	ldr	r3, [r3, #12]
 8012e10:	2b02      	cmp	r3, #2
 8012e12:	d105      	bne.n	8012e20 <_ux_host_class_printer_entry+0x32>
                             (command -> ux_host_class_command_class == UX_HOST_CLASS_PRINTER_CLASS))
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	699b      	ldr	r3, [r3, #24]
        if((command -> ux_host_class_command_usage == UX_HOST_CLASS_COMMAND_USAGE_CSP) &&
 8012e18:	2b07      	cmp	r3, #7
 8012e1a:	d101      	bne.n	8012e20 <_ux_host_class_printer_entry+0x32>
            return(UX_SUCCESS);                        
 8012e1c:	2300      	movs	r3, #0
 8012e1e:	e00e      	b.n	8012e3e <_ux_host_class_printer_entry+0x50>
        else            
            return(UX_NO_CLASS_MATCH);                        
 8012e20:	2357      	movs	r3, #87	@ 0x57
 8012e22:	e00c      	b.n	8012e3e <_ux_host_class_printer_entry+0x50>
                
    case UX_HOST_CLASS_COMMAND_ACTIVATE:

        /* The activate command is used when the device inserted has found a parent and
           is ready to complete the enumeration.  */
        status =  _ux_host_class_printer_activate(command);
 8012e24:	6878      	ldr	r0, [r7, #4]
 8012e26:	f7ff fe4d 	bl	8012ac4 <_ux_host_class_printer_activate>
 8012e2a:	60f8      	str	r0, [r7, #12]
        return(status);
 8012e2c:	68fb      	ldr	r3, [r7, #12]
 8012e2e:	e006      	b.n	8012e3e <_ux_host_class_printer_entry+0x50>

    case UX_HOST_CLASS_COMMAND_DEACTIVATE:

        /* The deactivate command is used when the device has been extracted either      
           directly or when its parents has been extracted.  */
        status =  _ux_host_class_printer_deactivate(command);
 8012e30:	6878      	ldr	r0, [r7, #4]
 8012e32:	f7ff ff11 	bl	8012c58 <_ux_host_class_printer_deactivate>
 8012e36:	60f8      	str	r0, [r7, #12]
        return(status);
 8012e38:	68fb      	ldr	r3, [r7, #12]
 8012e3a:	e000      	b.n	8012e3e <_ux_host_class_printer_entry+0x50>
    default: 
            
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_FUNCTION_NOT_SUPPORTED);
 8012e3c:	2354      	movs	r3, #84	@ 0x54
    }   
}
 8012e3e:	4618      	mov	r0, r3
 8012e40:	3710      	adds	r7, #16
 8012e42:	46bd      	mov	sp, r7
 8012e44:	bd80      	pop	{r7, pc}
	...

08012e48 <_ux_host_class_printer_name_parse>:
static inline
#else
VOID _ux_host_class_printer_name_parse(UX_HOST_CLASS_PRINTER *printer, UCHAR *descriptor_buffer, ULONG descriptor_length);
#endif
VOID _ux_host_class_printer_name_parse(UX_HOST_CLASS_PRINTER *printer, UCHAR *descriptor_buffer, ULONG descriptor_length)
{
 8012e48:	b580      	push	{r7, lr}
 8012e4a:	b088      	sub	sp, #32
 8012e4c:	af00      	add	r7, sp, #0
 8012e4e:	60f8      	str	r0, [r7, #12]
 8012e50:	60b9      	str	r1, [r7, #8]
 8012e52:	607a      	str	r2, [r7, #4]
UCHAR *         printer_name_buffer;
UCHAR *         printer_name;
UINT            printer_name_length;

    /* Cannot use descriptor buffer, so copy it to 1284 buffer.  */
    printer_name_buffer =  descriptor_buffer;
 8012e54:	68bb      	ldr	r3, [r7, #8]
 8012e56:	61fb      	str	r3, [r7, #28]

    /* Retrieve the printer name which is a USHORT at the beginning of the returned buffer.  */
    length =  (USHORT)_ux_utility_short_get_big_endian(printer_name_buffer);
 8012e58:	69f8      	ldr	r0, [r7, #28]
 8012e5a:	f7ff fd41 	bl	80128e0 <_ux_utility_short_get_big_endian>
 8012e5e:	4603      	mov	r3, r0
 8012e60:	b29b      	uxth	r3, r3
 8012e62:	613b      	str	r3, [r7, #16]
    if (length < descriptor_length)
 8012e64:	693a      	ldr	r2, [r7, #16]
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	429a      	cmp	r2, r3
 8012e6a:	d201      	bcs.n	8012e70 <_ux_host_class_printer_name_parse+0x28>
        descriptor_length = length;
 8012e6c:	693b      	ldr	r3, [r7, #16]
 8012e6e:	607b      	str	r3, [r7, #4]

    /* Point the name buffer after the length.  */
    printer_name_buffer +=  2;
 8012e70:	69fb      	ldr	r3, [r7, #28]
 8012e72:	3302      	adds	r3, #2
 8012e74:	61fb      	str	r3, [r7, #28]

    /* Parse the name for a tag which is in the form DES: or DESCRIPTOR:  */
    while (descriptor_length != 0)
 8012e76:	e02d      	b.n	8012ed4 <_ux_host_class_printer_name_parse+0x8c>
    {

        if (descriptor_length > 12)
 8012e78:	687b      	ldr	r3, [r7, #4]
 8012e7a:	2b0c      	cmp	r3, #12
 8012e7c:	d910      	bls.n	8012ea0 <_ux_host_class_printer_name_parse+0x58>
        {

            /* Compare the current pointer position with the DESCRIPTOR: tag.  */
            if (_ux_utility_memory_compare(printer_name_buffer, UX_HOST_CLASS_PRINTER_TAG_DESCRIPTION, 12) == UX_SUCCESS)
 8012e7e:	220c      	movs	r2, #12
 8012e80:	492d      	ldr	r1, [pc, #180]	@ (8012f38 <_ux_host_class_printer_name_parse+0xf0>)
 8012e82:	69f8      	ldr	r0, [r7, #28]
 8012e84:	f7ff fb34 	bl	80124f0 <_ux_utility_memory_compare>
 8012e88:	4603      	mov	r3, r0
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	d108      	bne.n	8012ea0 <_ux_host_class_printer_name_parse+0x58>
            {

                printer_name_buffer +=  12;
 8012e8e:	69fb      	ldr	r3, [r7, #28]
 8012e90:	330c      	adds	r3, #12
 8012e92:	61fb      	str	r3, [r7, #28]
                descriptor_length =  (USHORT)(descriptor_length - 12);
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	b29b      	uxth	r3, r3
 8012e98:	3b0c      	subs	r3, #12
 8012e9a:	b29b      	uxth	r3, r3
 8012e9c:	607b      	str	r3, [r7, #4]
                break;
 8012e9e:	e01c      	b.n	8012eda <_ux_host_class_printer_name_parse+0x92>
            }
        }

        if (descriptor_length > 4)
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	2b04      	cmp	r3, #4
 8012ea4:	d910      	bls.n	8012ec8 <_ux_host_class_printer_name_parse+0x80>
        {

            /* Compare the current pointer position with the DES: tag.  */
            if (_ux_utility_memory_compare(printer_name_buffer, UX_HOST_CLASS_PRINTER_TAG_DES, 4) == UX_SUCCESS)
 8012ea6:	2204      	movs	r2, #4
 8012ea8:	4924      	ldr	r1, [pc, #144]	@ (8012f3c <_ux_host_class_printer_name_parse+0xf4>)
 8012eaa:	69f8      	ldr	r0, [r7, #28]
 8012eac:	f7ff fb20 	bl	80124f0 <_ux_utility_memory_compare>
 8012eb0:	4603      	mov	r3, r0
 8012eb2:	2b00      	cmp	r3, #0
 8012eb4:	d108      	bne.n	8012ec8 <_ux_host_class_printer_name_parse+0x80>
            {

                printer_name_buffer +=  4;
 8012eb6:	69fb      	ldr	r3, [r7, #28]
 8012eb8:	3304      	adds	r3, #4
 8012eba:	61fb      	str	r3, [r7, #28]
                descriptor_length = (USHORT)(descriptor_length - 4);
 8012ebc:	687b      	ldr	r3, [r7, #4]
 8012ebe:	b29b      	uxth	r3, r3
 8012ec0:	3b04      	subs	r3, #4
 8012ec2:	b29b      	uxth	r3, r3
 8012ec4:	607b      	str	r3, [r7, #4]
                break;
 8012ec6:	e008      	b.n	8012eda <_ux_host_class_printer_name_parse+0x92>
            }
        }
        
        /* And reduce the remaining length by 1.  */
        descriptor_length--;
 8012ec8:	687b      	ldr	r3, [r7, #4]
 8012eca:	3b01      	subs	r3, #1
 8012ecc:	607b      	str	r3, [r7, #4]

        /* Increment the descriptor pointer.  */
        printer_name_buffer++;
 8012ece:	69fb      	ldr	r3, [r7, #28]
 8012ed0:	3301      	adds	r3, #1
 8012ed2:	61fb      	str	r3, [r7, #28]
    while (descriptor_length != 0)
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	2b00      	cmp	r3, #0
 8012ed8:	d1ce      	bne.n	8012e78 <_ux_host_class_printer_name_parse+0x30>
    }

    /* If the length remaining is 0, we have not found the descriptor tag we wanted.  */
    if (descriptor_length == 0)
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	2b00      	cmp	r3, #0
 8012ede:	d107      	bne.n	8012ef0 <_ux_host_class_printer_name_parse+0xa8>
    {

        /* Use the generic USB printer name.  */
        _ux_utility_memory_copy(printer -> ux_host_class_printer_name, UX_HOST_CLASS_PRINTER_GENERIC_NAME, 11); /* Use case of memcpy is verified. */
 8012ee0:	68fb      	ldr	r3, [r7, #12]
 8012ee2:	331c      	adds	r3, #28
 8012ee4:	220b      	movs	r2, #11
 8012ee6:	4916      	ldr	r1, [pc, #88]	@ (8012f40 <_ux_host_class_printer_name_parse+0xf8>)
 8012ee8:	4618      	mov	r0, r3
 8012eea:	f7ff fb24 	bl	8012536 <_ux_utility_memory_copy>
                /* Copy the name of the printer to the printer instance character
                    by character.  */
                *printer_name++ =  *printer_name_buffer++;
        }
    }
}
 8012eee:	e01f      	b.n	8012f30 <_ux_host_class_printer_name_parse+0xe8>
        printer_name =  printer -> ux_host_class_printer_name;
 8012ef0:	68fb      	ldr	r3, [r7, #12]
 8012ef2:	331c      	adds	r3, #28
 8012ef4:	61bb      	str	r3, [r7, #24]
        printer_name_length =  UX_HOST_CLASS_PRINTER_NAME_LENGTH;
 8012ef6:	2340      	movs	r3, #64	@ 0x40
 8012ef8:	617b      	str	r3, [r7, #20]
        while ((descriptor_length--) && (printer_name_length--))
 8012efa:	e00f      	b.n	8012f1c <_ux_host_class_printer_name_parse+0xd4>
            if((*printer_name_buffer == 0) || (*printer_name_buffer == ';'))
 8012efc:	69fb      	ldr	r3, [r7, #28]
 8012efe:	781b      	ldrb	r3, [r3, #0]
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	d015      	beq.n	8012f30 <_ux_host_class_printer_name_parse+0xe8>
 8012f04:	69fb      	ldr	r3, [r7, #28]
 8012f06:	781b      	ldrb	r3, [r3, #0]
 8012f08:	2b3b      	cmp	r3, #59	@ 0x3b
 8012f0a:	d011      	beq.n	8012f30 <_ux_host_class_printer_name_parse+0xe8>
                *printer_name++ =  *printer_name_buffer++;
 8012f0c:	69fa      	ldr	r2, [r7, #28]
 8012f0e:	1c53      	adds	r3, r2, #1
 8012f10:	61fb      	str	r3, [r7, #28]
 8012f12:	69bb      	ldr	r3, [r7, #24]
 8012f14:	1c59      	adds	r1, r3, #1
 8012f16:	61b9      	str	r1, [r7, #24]
 8012f18:	7812      	ldrb	r2, [r2, #0]
 8012f1a:	701a      	strb	r2, [r3, #0]
        while ((descriptor_length--) && (printer_name_length--))
 8012f1c:	687b      	ldr	r3, [r7, #4]
 8012f1e:	1e5a      	subs	r2, r3, #1
 8012f20:	607a      	str	r2, [r7, #4]
 8012f22:	2b00      	cmp	r3, #0
 8012f24:	d004      	beq.n	8012f30 <_ux_host_class_printer_name_parse+0xe8>
 8012f26:	697b      	ldr	r3, [r7, #20]
 8012f28:	1e5a      	subs	r2, r3, #1
 8012f2a:	617a      	str	r2, [r7, #20]
 8012f2c:	2b00      	cmp	r3, #0
 8012f2e:	d1e5      	bne.n	8012efc <_ux_host_class_printer_name_parse+0xb4>
}
 8012f30:	bf00      	nop
 8012f32:	3720      	adds	r7, #32
 8012f34:	46bd      	mov	sp, r7
 8012f36:	bd80      	pop	{r7, pc}
 8012f38:	0801a148 	.word	0x0801a148
 8012f3c:	0801a158 	.word	0x0801a158
 8012f40:	0801a160 	.word	0x0801a160

08012f44 <_ux_host_class_printer_name_get>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_name_get(UX_HOST_CLASS_PRINTER *printer)
{
 8012f44:	b580      	push	{r7, lr}
 8012f46:	b088      	sub	sp, #32
 8012f48:	af00      	add	r7, sp, #0
 8012f4a:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_CLASS_PRINTER_NAME_GET, printer, 0, 0, 0, UX_TRACE_HOST_CLASS_EVENTS, 0, 0)

    /* We need to get the default control endpoint transfer request pointer.  */
    control_endpoint =  &printer -> ux_host_class_printer_device -> ux_device_control_endpoint;
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	689b      	ldr	r3, [r3, #8]
 8012f50:	337c      	adds	r3, #124	@ 0x7c
 8012f52:	61fb      	str	r3, [r7, #28]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 8012f54:	69fb      	ldr	r3, [r7, #28]
 8012f56:	3330      	adds	r3, #48	@ 0x30
 8012f58:	61bb      	str	r3, [r7, #24]

    /* Need to allocate memory for the 1284 descriptor.  */
    descriptor_buffer =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, UX_HOST_CLASS_PRINTER_DESCRIPTOR_LENGTH);
 8012f5a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8012f5e:	2101      	movs	r1, #1
 8012f60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012f64:	f7ff f9c0 	bl	80122e8 <_ux_utility_memory_allocate>
 8012f68:	6178      	str	r0, [r7, #20]
    if(descriptor_buffer == UX_NULL)
 8012f6a:	697b      	ldr	r3, [r7, #20]
 8012f6c:	2b00      	cmp	r3, #0
 8012f6e:	d101      	bne.n	8012f74 <_ux_host_class_printer_name_get+0x30>
        return(UX_MEMORY_INSUFFICIENT);
 8012f70:	2312      	movs	r3, #18
 8012f72:	e02b      	b.n	8012fcc <_ux_host_class_printer_name_get+0x88>

    /* Need interface for wIndex.  */
    interface = printer -> ux_host_class_printer_interface;
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	68db      	ldr	r3, [r3, #12]
 8012f78:	613b      	str	r3, [r7, #16]

    /* Create a transfer request for the GET_DEVICE_ID request.  */
    transfer_request -> ux_transfer_request_data_pointer =      descriptor_buffer;
 8012f7a:	69bb      	ldr	r3, [r7, #24]
 8012f7c:	697a      	ldr	r2, [r7, #20]
 8012f7e:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  UX_HOST_CLASS_PRINTER_DESCRIPTOR_LENGTH;
 8012f80:	69bb      	ldr	r3, [r7, #24]
 8012f82:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8012f86:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_HOST_CLASS_PRINTER_GET_DEVICE_ID;
 8012f88:	69bb      	ldr	r3, [r7, #24]
 8012f8a:	2200      	movs	r2, #0
 8012f8c:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_CLASS | UX_REQUEST_TARGET_INTERFACE;
 8012f8e:	69bb      	ldr	r3, [r7, #24]
 8012f90:	22a1      	movs	r2, #161	@ 0xa1
 8012f92:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             0; /* Do not support multiple configuration for now.  */
 8012f94:	69bb      	ldr	r3, [r7, #24]
 8012f96:	2200      	movs	r2, #0
 8012f98:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             (interface -> ux_interface_descriptor.bInterfaceNumber  << 8) |
 8012f9a:	693b      	ldr	r3, [r7, #16]
 8012f9c:	695b      	ldr	r3, [r3, #20]
 8012f9e:	021a      	lsls	r2, r3, #8
                                                                (interface -> ux_interface_descriptor.bAlternateSetting     );
 8012fa0:	693b      	ldr	r3, [r7, #16]
 8012fa2:	699b      	ldr	r3, [r3, #24]
    transfer_request -> ux_transfer_request_index =             (interface -> ux_interface_descriptor.bInterfaceNumber  << 8) |
 8012fa4:	431a      	orrs	r2, r3
 8012fa6:	69bb      	ldr	r3, [r7, #24]
 8012fa8:	621a      	str	r2, [r3, #32]
    UX_TRANSFER_STATE_RESET(transfer_request);
    return(UX_SUCCESS);
#else

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 8012faa:	69b8      	ldr	r0, [r7, #24]
 8012fac:	f7fe ff8e 	bl	8011ecc <_ux_host_stack_transfer_request>
 8012fb0:	60f8      	str	r0, [r7, #12]

    /* Check for correct transfer. We do not check for entire length as it may vary.  */
    if(status == UX_SUCCESS)
 8012fb2:	68fb      	ldr	r3, [r7, #12]
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	d105      	bne.n	8012fc4 <_ux_host_class_printer_name_get+0x80>
    {

        _ux_host_class_printer_name_parse(printer, descriptor_buffer,
 8012fb8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8012fbc:	6979      	ldr	r1, [r7, #20]
 8012fbe:	6878      	ldr	r0, [r7, #4]
 8012fc0:	f7ff ff42 	bl	8012e48 <_ux_host_class_printer_name_parse>
                                    UX_HOST_CLASS_PRINTER_DESCRIPTOR_LENGTH);
                }

    /* Free all used resources.  */
    _ux_utility_memory_free(descriptor_buffer);
 8012fc4:	6978      	ldr	r0, [r7, #20]
 8012fc6:	f7ff fad5 	bl	8012574 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 8012fca:	68fb      	ldr	r3, [r7, #12]

#endif
}
 8012fcc:	4618      	mov	r0, r3
 8012fce:	3720      	adds	r7, #32
 8012fd0:	46bd      	mov	sp, r7
 8012fd2:	bd80      	pop	{r7, pc}

08012fd4 <_ux_host_class_printer_status_get>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_status_get(UX_HOST_CLASS_PRINTER *printer, ULONG *printer_status)
{
 8012fd4:	b580      	push	{r7, lr}
 8012fd6:	b088      	sub	sp, #32
 8012fd8:	af00      	add	r7, sp, #0
 8012fda:	6078      	str	r0, [r7, #4]
 8012fdc:	6039      	str	r1, [r7, #0]
UX_TRANSFER     *transfer_request;
UINT            status;
UCHAR *         printer_status_buffer;

    /* Ensure the instance is valid.  */
    if (printer -> ux_host_class_printer_state !=  UX_HOST_CLASS_INSTANCE_LIVE)
 8012fde:	687b      	ldr	r3, [r7, #4]
 8012fe0:	699b      	ldr	r3, [r3, #24]
 8012fe2:	2b01      	cmp	r3, #1
 8012fe4:	d001      	beq.n	8012fea <_ux_host_class_printer_status_get+0x16>
    {        

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_INSTANCE_UNKNOWN, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_HOST_CLASS_INSTANCE_UNKNOWN);
 8012fe6:	235b      	movs	r3, #91	@ 0x5b
 8012fe8:	e097      	b.n	801311a <_ux_host_class_printer_status_get+0x146>
    printer -> ux_host_class_printer_device -> ux_device_flags |= UX_DEVICE_FLAG_LOCK;
    UX_RESTORE
#else

    /* Protect thread reentry to this instance.  */
    status =  _ux_host_semaphore_get(&printer -> ux_host_class_printer_semaphore, UX_WAIT_FOREVER);
 8012fea:	687b      	ldr	r3, [r7, #4]
 8012fec:	335c      	adds	r3, #92	@ 0x5c
 8012fee:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8012ff2:	4618      	mov	r0, r3
 8012ff4:	f7ff fc18 	bl	8012828 <_ux_utility_semaphore_get>
 8012ff8:	61f8      	str	r0, [r7, #28]
    if (status != UX_SUCCESS)
 8012ffa:	69fb      	ldr	r3, [r7, #28]
 8012ffc:	2b00      	cmp	r3, #0
 8012ffe:	d001      	beq.n	8013004 <_ux_host_class_printer_status_get+0x30>

        /* Return error.  */
        return(status);
 8013000:	69fb      	ldr	r3, [r7, #28]
 8013002:	e08a      	b.n	801311a <_ux_host_class_printer_status_get+0x146>

    /* Protect the control endpoint semaphore here.  It will be unprotected in the
       transfer request function.  */
    status =  _ux_utility_semaphore_get(&printer -> ux_host_class_printer_device -> ux_device_protection_semaphore, UX_WAIT_FOREVER);
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	689b      	ldr	r3, [r3, #8]
 8013008:	331c      	adds	r3, #28
 801300a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801300e:	4618      	mov	r0, r3
 8013010:	f7ff fc0a 	bl	8012828 <_ux_utility_semaphore_get>
 8013014:	61f8      	str	r0, [r7, #28]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8013016:	69fb      	ldr	r3, [r7, #28]
 8013018:	2b00      	cmp	r3, #0
 801301a:	d006      	beq.n	801302a <_ux_host_class_printer_status_get+0x56>
    {
        _ux_utility_semaphore_put(&printer -> ux_host_class_printer_semaphore);
 801301c:	687b      	ldr	r3, [r7, #4]
 801301e:	335c      	adds	r3, #92	@ 0x5c
 8013020:	4618      	mov	r0, r3
 8013022:	f7ff fc39 	bl	8012898 <_ux_utility_semaphore_put>
        return(status);
 8013026:	69fb      	ldr	r3, [r7, #28]
 8013028:	e077      	b.n	801311a <_ux_host_class_printer_status_get+0x146>
    }
#endif

    /* We need to get the default control endpoint transfer_request pointer.  */
    control_endpoint =  &printer -> ux_host_class_printer_device -> ux_device_control_endpoint;
 801302a:	687b      	ldr	r3, [r7, #4]
 801302c:	689b      	ldr	r3, [r3, #8]
 801302e:	337c      	adds	r3, #124	@ 0x7c
 8013030:	61bb      	str	r3, [r7, #24]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 8013032:	69bb      	ldr	r3, [r7, #24]
 8013034:	3330      	adds	r3, #48	@ 0x30
 8013036:	617b      	str	r3, [r7, #20]

    /* Need to allocate memory for the descriptor.  */
    printer_status_buffer =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, UX_HOST_CLASS_PRINTER_STATUS_LENGTH);
 8013038:	2204      	movs	r2, #4
 801303a:	2101      	movs	r1, #1
 801303c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013040:	f7ff f952 	bl	80122e8 <_ux_utility_memory_allocate>
 8013044:	6138      	str	r0, [r7, #16]
    if (printer_status_buffer == UX_NULL)
 8013046:	693b      	ldr	r3, [r7, #16]
 8013048:	2b00      	cmp	r3, #0
 801304a:	d106      	bne.n	801305a <_ux_host_class_printer_status_get+0x86>
    {

        /* Unprotect thread reentry to this instance */
        _ux_host_class_printer_unlock(printer);
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	335c      	adds	r3, #92	@ 0x5c
 8013050:	4618      	mov	r0, r3
 8013052:	f7ff fc21 	bl	8012898 <_ux_utility_semaphore_put>
        return(UX_MEMORY_INSUFFICIENT);
 8013056:	2312      	movs	r3, #18
 8013058:	e05f      	b.n	801311a <_ux_host_class_printer_status_get+0x146>
    }

    /* Need interface for wIndex.  */
    interface = printer -> ux_host_class_printer_interface;
 801305a:	687b      	ldr	r3, [r7, #4]
 801305c:	68db      	ldr	r3, [r3, #12]
 801305e:	60fb      	str	r3, [r7, #12]

    /* Create a transfer_request for the GET_STATUS request.  */
    transfer_request -> ux_transfer_request_data_pointer =      printer_status_buffer;
 8013060:	697b      	ldr	r3, [r7, #20]
 8013062:	693a      	ldr	r2, [r7, #16]
 8013064:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  UX_HOST_CLASS_PRINTER_STATUS_LENGTH;
 8013066:	697b      	ldr	r3, [r7, #20]
 8013068:	2204      	movs	r2, #4
 801306a:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_HOST_CLASS_PRINTER_GET_STATUS;
 801306c:	697b      	ldr	r3, [r7, #20]
 801306e:	2201      	movs	r2, #1
 8013070:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_CLASS | UX_REQUEST_TARGET_INTERFACE;
 8013072:	697b      	ldr	r3, [r7, #20]
 8013074:	22a1      	movs	r2, #161	@ 0xa1
 8013076:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             0;
 8013078:	697b      	ldr	r3, [r7, #20]
 801307a:	2200      	movs	r2, #0
 801307c:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             interface -> ux_interface_descriptor.bInterfaceNumber;
 801307e:	68fb      	ldr	r3, [r7, #12]
 8013080:	695a      	ldr	r2, [r3, #20]
 8013082:	697b      	ldr	r3, [r7, #20]
 8013084:	621a      	str	r2, [r3, #32]
    /* Enable auto unlock device.  */
    transfer_request -> ux_transfer_request_flags |= UX_TRANSFER_FLAG_AUTO_DEVICE_UNLOCK;
#endif

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 8013086:	6978      	ldr	r0, [r7, #20]
 8013088:	f7fe ff20 	bl	8011ecc <_ux_host_stack_transfer_request>
 801308c:	61f8      	str	r0, [r7, #28]

    /* Check for correct transfer and entire descriptor returned.  */
    if ((status == UX_SUCCESS) &&
 801308e:	69fb      	ldr	r3, [r7, #28]
 8013090:	2b00      	cmp	r3, #0
 8013092:	d134      	bne.n	80130fe <_ux_host_class_printer_status_get+0x12a>
        (transfer_request -> ux_transfer_request_actual_length > 0) &&
 8013094:	697b      	ldr	r3, [r7, #20]
 8013096:	691b      	ldr	r3, [r3, #16]
    if ((status == UX_SUCCESS) &&
 8013098:	2b00      	cmp	r3, #0
 801309a:	d030      	beq.n	80130fe <_ux_host_class_printer_status_get+0x12a>
        (transfer_request -> ux_transfer_request_actual_length <= UX_HOST_CLASS_PRINTER_STATUS_LENGTH))
 801309c:	697b      	ldr	r3, [r7, #20]
 801309e:	691b      	ldr	r3, [r3, #16]
        (transfer_request -> ux_transfer_request_actual_length > 0) &&
 80130a0:	2b04      	cmp	r3, #4
 80130a2:	d82c      	bhi.n	80130fe <_ux_host_class_printer_status_get+0x12a>
    {

        /* Retrieve the printer status and translate it locally for endianness.  */
        *printer_status = printer_status_buffer[0];
 80130a4:	693b      	ldr	r3, [r7, #16]
 80130a6:	781b      	ldrb	r3, [r3, #0]
 80130a8:	461a      	mov	r2, r3
 80130aa:	683b      	ldr	r3, [r7, #0]
 80130ac:	601a      	str	r2, [r3, #0]
        if (transfer_request -> ux_transfer_request_actual_length > 1)
 80130ae:	697b      	ldr	r3, [r7, #20]
 80130b0:	691b      	ldr	r3, [r3, #16]
 80130b2:	2b01      	cmp	r3, #1
 80130b4:	d908      	bls.n	80130c8 <_ux_host_class_printer_status_get+0xf4>
            *printer_status |= (ULONG)(printer_status_buffer[1] << 8);
 80130b6:	683b      	ldr	r3, [r7, #0]
 80130b8:	681a      	ldr	r2, [r3, #0]
 80130ba:	693b      	ldr	r3, [r7, #16]
 80130bc:	3301      	adds	r3, #1
 80130be:	781b      	ldrb	r3, [r3, #0]
 80130c0:	021b      	lsls	r3, r3, #8
 80130c2:	431a      	orrs	r2, r3
 80130c4:	683b      	ldr	r3, [r7, #0]
 80130c6:	601a      	str	r2, [r3, #0]
        if (transfer_request -> ux_transfer_request_actual_length > 2)
 80130c8:	697b      	ldr	r3, [r7, #20]
 80130ca:	691b      	ldr	r3, [r3, #16]
 80130cc:	2b02      	cmp	r3, #2
 80130ce:	d908      	bls.n	80130e2 <_ux_host_class_printer_status_get+0x10e>
            *printer_status |= (ULONG)(printer_status_buffer[2] << 16);
 80130d0:	683b      	ldr	r3, [r7, #0]
 80130d2:	681a      	ldr	r2, [r3, #0]
 80130d4:	693b      	ldr	r3, [r7, #16]
 80130d6:	3302      	adds	r3, #2
 80130d8:	781b      	ldrb	r3, [r3, #0]
 80130da:	041b      	lsls	r3, r3, #16
 80130dc:	431a      	orrs	r2, r3
 80130de:	683b      	ldr	r3, [r7, #0]
 80130e0:	601a      	str	r2, [r3, #0]
        if (transfer_request -> ux_transfer_request_actual_length > 3)
 80130e2:	697b      	ldr	r3, [r7, #20]
 80130e4:	691b      	ldr	r3, [r3, #16]
 80130e6:	2b03      	cmp	r3, #3
 80130e8:	d90e      	bls.n	8013108 <_ux_host_class_printer_status_get+0x134>
            *printer_status |= (ULONG)(printer_status_buffer[3] << 24);
 80130ea:	683b      	ldr	r3, [r7, #0]
 80130ec:	681a      	ldr	r2, [r3, #0]
 80130ee:	693b      	ldr	r3, [r7, #16]
 80130f0:	3303      	adds	r3, #3
 80130f2:	781b      	ldrb	r3, [r3, #0]
 80130f4:	061b      	lsls	r3, r3, #24
 80130f6:	431a      	orrs	r2, r3
 80130f8:	683b      	ldr	r3, [r7, #0]
 80130fa:	601a      	str	r2, [r3, #0]
        if (transfer_request -> ux_transfer_request_actual_length > 3)
 80130fc:	e004      	b.n	8013108 <_ux_host_class_printer_status_get+0x134>
    }
    else
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, status);
 80130fe:	69fa      	ldr	r2, [r7, #28]
 8013100:	2107      	movs	r1, #7
 8013102:	2002      	movs	r0, #2
 8013104:	f7fe ff94 	bl	8012030 <_ux_system_error_handler>
    }

    /* Free all used resources.  */
    _ux_utility_memory_free(printer_status_buffer);
 8013108:	6938      	ldr	r0, [r7, #16]
 801310a:	f7ff fa33 	bl	8012574 <_ux_utility_memory_free>

    /* Unprotect thread reentry to this instance.  */
    _ux_host_class_printer_unlock(printer);
 801310e:	687b      	ldr	r3, [r7, #4]
 8013110:	335c      	adds	r3, #92	@ 0x5c
 8013112:	4618      	mov	r0, r3
 8013114:	f7ff fbc0 	bl	8012898 <_ux_utility_semaphore_put>

    /* Return completion status.  */
    return(status);
 8013118:	69fb      	ldr	r3, [r7, #28]
}
 801311a:	4618      	mov	r0, r3
 801311c:	3720      	adds	r7, #32
 801311e:	46bd      	mov	sp, r7
 8013120:	bd80      	pop	{r7, pc}

08013122 <_ux_host_class_printer_write>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_write(UX_HOST_CLASS_PRINTER *printer, UCHAR * data_pointer, 
                                    ULONG requested_length, ULONG *actual_length)
{
 8013122:	b580      	push	{r7, lr}
 8013124:	b088      	sub	sp, #32
 8013126:	af00      	add	r7, sp, #0
 8013128:	60f8      	str	r0, [r7, #12]
 801312a:	60b9      	str	r1, [r7, #8]
 801312c:	607a      	str	r2, [r7, #4]
 801312e:	603b      	str	r3, [r7, #0]
    
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_CLASS_PRINTER_WRITE, printer, data_pointer, requested_length, 0, UX_TRACE_HOST_CLASS_EVENTS, 0, 0)

    /* Ensure the instance is valid.  */
    if (printer -> ux_host_class_printer_state !=  UX_HOST_CLASS_INSTANCE_LIVE)
 8013130:	68fb      	ldr	r3, [r7, #12]
 8013132:	699b      	ldr	r3, [r3, #24]
 8013134:	2b01      	cmp	r3, #1
 8013136:	d006      	beq.n	8013146 <_ux_host_class_printer_write+0x24>
    {        

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_HOST_CLASS_INSTANCE_UNKNOWN);
 8013138:	225b      	movs	r2, #91	@ 0x5b
 801313a:	2107      	movs	r1, #7
 801313c:	2002      	movs	r0, #2
 801313e:	f7fe ff77 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_INSTANCE_UNKNOWN, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_HOST_CLASS_INSTANCE_UNKNOWN);
 8013142:	235b      	movs	r3, #91	@ 0x5b
 8013144:	e07a      	b.n	801323c <_ux_host_class_printer_write+0x11a>
    printer -> ux_host_class_printer_flags |= UX_HOST_CLASS_PRINTER_FLAG_LOCK;
    UX_RESTORE
#else

    /* Protect thread reentry to this instance.  */
    status =  _ux_host_semaphore_get(&printer -> ux_host_class_printer_semaphore, UX_WAIT_FOREVER);
 8013146:	68fb      	ldr	r3, [r7, #12]
 8013148:	335c      	adds	r3, #92	@ 0x5c
 801314a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 801314e:	4618      	mov	r0, r3
 8013150:	f7ff fb6a 	bl	8012828 <_ux_utility_semaphore_get>
 8013154:	61b8      	str	r0, [r7, #24]
    if (status != UX_SUCCESS)
 8013156:	69bb      	ldr	r3, [r7, #24]
 8013158:	2b00      	cmp	r3, #0
 801315a:	d001      	beq.n	8013160 <_ux_host_class_printer_write+0x3e>

        /* Return error.  */
        return(status);
 801315c:	69bb      	ldr	r3, [r7, #24]
 801315e:	e06d      	b.n	801323c <_ux_host_class_printer_write+0x11a>
#endif

    /* Start by resetting the actual length of the transfer.  */
    *actual_length =  0;
 8013160:	683b      	ldr	r3, [r7, #0]
 8013162:	2200      	movs	r2, #0
 8013164:	601a      	str	r2, [r3, #0]

    /* Get the pointer to the bulk out endpoint transfer request.  */
    transfer_request =  &printer -> ux_host_class_printer_bulk_out_endpoint -> ux_endpoint_transfer_request;
 8013166:	68fb      	ldr	r3, [r7, #12]
 8013168:	691b      	ldr	r3, [r3, #16]
 801316a:	3330      	adds	r3, #48	@ 0x30
 801316c:	617b      	str	r3, [r7, #20]
       completed or when there is an error.  */
    do
    {

        /* Program the maximum authorized length for this transfer_request.  */
        if (requested_length > transfer_request -> ux_transfer_request_maximum_length)
 801316e:	697b      	ldr	r3, [r7, #20]
 8013170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013172:	687a      	ldr	r2, [r7, #4]
 8013174:	429a      	cmp	r2, r3
 8013176:	d903      	bls.n	8013180 <_ux_host_class_printer_write+0x5e>
            transfer_request_length =  transfer_request -> ux_transfer_request_maximum_length;
 8013178:	697b      	ldr	r3, [r7, #20]
 801317a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801317c:	61fb      	str	r3, [r7, #28]
 801317e:	e001      	b.n	8013184 <_ux_host_class_printer_write+0x62>
        else
            transfer_request_length =  requested_length;
 8013180:	687b      	ldr	r3, [r7, #4]
 8013182:	61fb      	str	r3, [r7, #28]
                    
        /* Initialize the transfer_request.  */
        transfer_request -> ux_transfer_request_data_pointer =  data_pointer;
 8013184:	697b      	ldr	r3, [r7, #20]
 8013186:	68ba      	ldr	r2, [r7, #8]
 8013188:	609a      	str	r2, [r3, #8]
        transfer_request -> ux_transfer_request_requested_length =  transfer_request_length;
 801318a:	697b      	ldr	r3, [r7, #20]
 801318c:	69fa      	ldr	r2, [r7, #28]
 801318e:	60da      	str	r2, [r3, #12]
        
        /* Perform the transfer.  */
        status =  _ux_host_stack_transfer_request(transfer_request);
 8013190:	6978      	ldr	r0, [r7, #20]
 8013192:	f7fe fe9b 	bl	8011ecc <_ux_host_stack_transfer_request>
 8013196:	61b8      	str	r0, [r7, #24]

        /* If the transfer is successful, we need to wait for the transfer request to be completed.  */
        if (status == UX_SUCCESS)
 8013198:	69bb      	ldr	r3, [r7, #24]
 801319a:	2b00      	cmp	r3, #0
 801319c:	d123      	bne.n	80131e6 <_ux_host_class_printer_write+0xc4>
        {
#if !defined(UX_HOST_STANDALONE)
            
            /* Wait for the completion of the transfer request.  */
            status =  _ux_host_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, UX_MS_TO_TICK(UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT));
 801319e:	697b      	ldr	r3, [r7, #20]
 80131a0:	3344      	adds	r3, #68	@ 0x44
 80131a2:	f247 5130 	movw	r1, #30000	@ 0x7530
 80131a6:	4618      	mov	r0, r3
 80131a8:	f7ff fb3e 	bl	8012828 <_ux_utility_semaphore_get>
 80131ac:	61b8      	str	r0, [r7, #24]

            /* If the semaphore did not succeed we probably have a time out.  */
            if (status != UX_SUCCESS)
 80131ae:	69bb      	ldr	r3, [r7, #24]
 80131b0:	2b00      	cmp	r3, #0
 80131b2:	d01f      	beq.n	80131f4 <_ux_host_class_printer_write+0xd2>
            {

                /* All transfers pending need to abort. There may have been a partial transfer.  */
                _ux_host_stack_transfer_request_abort(transfer_request);
 80131b4:	6978      	ldr	r0, [r7, #20]
 80131b6:	f7fe ff01 	bl	8011fbc <_ux_host_stack_transfer_request_abort>
                
                /* Update the length of the actual data transferred. We do this after the 
                   abort of the transfer_request in case some data actually went out.  */
                *actual_length +=  transfer_request -> ux_transfer_request_actual_length;
 80131ba:	683b      	ldr	r3, [r7, #0]
 80131bc:	681a      	ldr	r2, [r3, #0]
 80131be:	697b      	ldr	r3, [r7, #20]
 80131c0:	691b      	ldr	r3, [r3, #16]
 80131c2:	441a      	add	r2, r3
 80131c4:	683b      	ldr	r3, [r7, #0]
 80131c6:	601a      	str	r2, [r3, #0]
            
                /* Unprotect thread reentry to this instance.  */
                _ux_host_class_printer_unlock(printer);
 80131c8:	68fb      	ldr	r3, [r7, #12]
 80131ca:	335c      	adds	r3, #92	@ 0x5c
 80131cc:	4618      	mov	r0, r3
 80131ce:	f7ff fb63 	bl	8012898 <_ux_utility_semaphore_put>

                /* Set the completion code.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 80131d2:	697b      	ldr	r3, [r7, #20]
 80131d4:	225c      	movs	r2, #92	@ 0x5c
 80131d6:	635a      	str	r2, [r3, #52]	@ 0x34
        
                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_TRANSFER_TIMEOUT);
 80131d8:	225c      	movs	r2, #92	@ 0x5c
 80131da:	2107      	movs	r1, #7
 80131dc:	2002      	movs	r0, #2
 80131de:	f7fe ff27 	bl	8012030 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX_TRACE_ERRORS, 0, 0)
        
                /* There was an error, return to the caller.  */
                return(UX_TRANSFER_TIMEOUT);
 80131e2:	235c      	movs	r3, #92	@ 0x5c
 80131e4:	e02a      	b.n	801323c <_ux_host_class_printer_write+0x11a>
            /* Restore transfer options.  */
            transfer_request -> ux_transfer_request_flags = transfer_flags;
#endif

            /* Unprotect thread reentry to this instance.  */
            _ux_host_class_printer_unlock(printer);
 80131e6:	68fb      	ldr	r3, [r7, #12]
 80131e8:	335c      	adds	r3, #92	@ 0x5c
 80131ea:	4618      	mov	r0, r3
 80131ec:	f7ff fb54 	bl	8012898 <_ux_utility_semaphore_put>

            /* There was a non transfer error, no partial transfer to be checked */
            return(status);
 80131f0:	69bb      	ldr	r3, [r7, #24]
 80131f2:	e023      	b.n	801323c <_ux_host_class_printer_write+0x11a>
        }

        /* Update the length of the transfer. Normally all the data has to be sent.  */
        *actual_length +=  transfer_request -> ux_transfer_request_actual_length;
 80131f4:	683b      	ldr	r3, [r7, #0]
 80131f6:	681a      	ldr	r2, [r3, #0]
 80131f8:	697b      	ldr	r3, [r7, #20]
 80131fa:	691b      	ldr	r3, [r3, #16]
 80131fc:	441a      	add	r2, r3
 80131fe:	683b      	ldr	r3, [r7, #0]
 8013200:	601a      	str	r2, [r3, #0]
        
        /* Check for completion of transfer. If the transfer is partial, return to caller.
           The transfer is marked as successful but the caller will need to check the length
           actually sent and determine if a partial transfer is OK. */
        if (transfer_request_length !=  transfer_request -> ux_transfer_request_actual_length)
 8013202:	697b      	ldr	r3, [r7, #20]
 8013204:	691b      	ldr	r3, [r3, #16]
 8013206:	69fa      	ldr	r2, [r7, #28]
 8013208:	429a      	cmp	r2, r3
 801320a:	d006      	beq.n	801321a <_ux_host_class_printer_write+0xf8>
            /* Restore transfer options.  */
            transfer_request -> ux_transfer_request_flags = transfer_flags;
#endif

            /* Unprotect thread reentry to this instance.  */
            _ux_host_class_printer_unlock(printer);
 801320c:	68fb      	ldr	r3, [r7, #12]
 801320e:	335c      	adds	r3, #92	@ 0x5c
 8013210:	4618      	mov	r0, r3
 8013212:	f7ff fb41 	bl	8012898 <_ux_utility_semaphore_put>

            /* Return success.  */
            return(UX_SUCCESS);
 8013216:	2300      	movs	r3, #0
 8013218:	e010      	b.n	801323c <_ux_host_class_printer_write+0x11a>
        }

        /* Update the data pointer for next transfer.  */        
        data_pointer +=  transfer_request_length;
 801321a:	68ba      	ldr	r2, [r7, #8]
 801321c:	69fb      	ldr	r3, [r7, #28]
 801321e:	4413      	add	r3, r2
 8013220:	60bb      	str	r3, [r7, #8]
        
        /* Update what is left to send out.  */
        requested_length -=  transfer_request_length;          
 8013222:	687a      	ldr	r2, [r7, #4]
 8013224:	69fb      	ldr	r3, [r7, #28]
 8013226:	1ad3      	subs	r3, r2, r3
 8013228:	607b      	str	r3, [r7, #4]
    } while (requested_length);
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	2b00      	cmp	r3, #0
 801322e:	d19e      	bne.n	801316e <_ux_host_class_printer_write+0x4c>
    /* Restore transfer options.  */
    transfer_request -> ux_transfer_request_flags = transfer_flags;
#endif

    /* Unprotect thread reentry to this instance.  */
    _ux_host_class_printer_unlock(printer);
 8013230:	68fb      	ldr	r3, [r7, #12]
 8013232:	335c      	adds	r3, #92	@ 0x5c
 8013234:	4618      	mov	r0, r3
 8013236:	f7ff fb2f 	bl	8012898 <_ux_utility_semaphore_put>

    /* We get here when all the transfers went through without errors.  */
    return(UX_SUCCESS); 
 801323a:	2300      	movs	r3, #0
}
 801323c:	4618      	mov	r0, r3
 801323e:	3720      	adds	r7, #32
 8013240:	46bd      	mov	sp, r7
 8013242:	bd80      	pop	{r7, pc}

08013244 <HAL_HCD_Connect_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8013244:	b580      	push	{r7, lr}
 8013246:	b084      	sub	sp, #16
 8013248:	af00      	add	r7, sp, #0
 801324a:	6078      	str	r0, [r7, #4]
UX_HCD              *hcd;
UX_HCD_STM32        *hcd_stm32;


    /* Get the pointer to the HCD & HCD_STM32.  */
    hcd = (UX_HCD*)hhcd -> pData;
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013252:	60fb      	str	r3, [r7, #12]
    hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 8013254:	68fb      	ldr	r3, [r7, #12]
 8013256:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013258:	60bb      	str	r3, [r7, #8]

    /* Something happened on the root hub port. Signal it to the root hub     thread.  */
    hcd -> ux_hcd_root_hub_signal[0]++;
 801325a:	68fb      	ldr	r3, [r7, #12]
 801325c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801325e:	1c5a      	adds	r2, r3, #1
 8013260:	68fb      	ldr	r3, [r7, #12]
 8013262:	651a      	str	r2, [r3, #80]	@ 0x50

    /* The controller has issued a ATTACH Root HUB signal.  */
    hcd_stm32 -> ux_hcd_stm32_controller_flag |= UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED;
 8013264:	68bb      	ldr	r3, [r7, #8]
 8013266:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013268:	f043 0201 	orr.w	r2, r3, #1
 801326c:	68bb      	ldr	r3, [r7, #8]
 801326e:	645a      	str	r2, [r3, #68]	@ 0x44
    hcd_stm32 -> ux_hcd_stm32_controller_flag &= ~UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_DETACHED;
 8013270:	68bb      	ldr	r3, [r7, #8]
 8013272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013274:	f023 0202 	bic.w	r2, r3, #2
 8013278:	68bb      	ldr	r3, [r7, #8]
 801327a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Wake up the root hub thread.  */
    _ux_utility_semaphore_put(&_ux_system_host -> ux_system_host_enum_semaphore);
 801327c:	4b04      	ldr	r3, [pc, #16]	@ (8013290 <HAL_HCD_Connect_Callback+0x4c>)
 801327e:	681b      	ldr	r3, [r3, #0]
 8013280:	33d8      	adds	r3, #216	@ 0xd8
 8013282:	4618      	mov	r0, r3
 8013284:	f7ff fb08 	bl	8012898 <_ux_utility_semaphore_put>
}
 8013288:	bf00      	nop
 801328a:	3710      	adds	r7, #16
 801328c:	46bd      	mov	sp, r7
 801328e:	bd80      	pop	{r7, pc}
 8013290:	20015fe4 	.word	0x20015fe4

08013294 <HAL_HCD_Disconnect_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8013294:	b580      	push	{r7, lr}
 8013296:	b084      	sub	sp, #16
 8013298:	af00      	add	r7, sp, #0
 801329a:	6078      	str	r0, [r7, #4]
UX_HCD              *hcd;
UX_HCD_STM32        *hcd_stm32;


    /* Get the pointer to the HCD & HCD_STM32.  */
    hcd = (UX_HCD*)hhcd -> pData;
 801329c:	687b      	ldr	r3, [r7, #4]
 801329e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80132a2:	60fb      	str	r3, [r7, #12]
    hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 80132a4:	68fb      	ldr	r3, [r7, #12]
 80132a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80132a8:	60bb      	str	r3, [r7, #8]

    /* Something happened on the root hub port. Signal it to the root hub     thread.  */
    hcd -> ux_hcd_root_hub_signal[0]++;
 80132aa:	68fb      	ldr	r3, [r7, #12]
 80132ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80132ae:	1c5a      	adds	r2, r3, #1
 80132b0:	68fb      	ldr	r3, [r7, #12]
 80132b2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* The controller has issued a DETACH Root HUB signal.  */
    hcd_stm32 -> ux_hcd_stm32_controller_flag |= UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_DETACHED;
 80132b4:	68bb      	ldr	r3, [r7, #8]
 80132b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80132b8:	f043 0202 	orr.w	r2, r3, #2
 80132bc:	68bb      	ldr	r3, [r7, #8]
 80132be:	645a      	str	r2, [r3, #68]	@ 0x44
    hcd_stm32 -> ux_hcd_stm32_controller_flag &= ~UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED;
 80132c0:	68bb      	ldr	r3, [r7, #8]
 80132c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80132c4:	f023 0201 	bic.w	r2, r3, #1
 80132c8:	68bb      	ldr	r3, [r7, #8]
 80132ca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Wake up the root hub thread.  */
    _ux_utility_semaphore_put(&_ux_system_host -> ux_system_host_enum_semaphore);
 80132cc:	4b04      	ldr	r3, [pc, #16]	@ (80132e0 <HAL_HCD_Disconnect_Callback+0x4c>)
 80132ce:	681b      	ldr	r3, [r3, #0]
 80132d0:	33d8      	adds	r3, #216	@ 0xd8
 80132d2:	4618      	mov	r0, r3
 80132d4:	f7ff fae0 	bl	8012898 <_ux_utility_semaphore_put>
}
 80132d8:	bf00      	nop
 80132da:	3710      	adds	r7, #16
 80132dc:	46bd      	mov	sp, r7
 80132de:	bd80      	pop	{r7, pc}
 80132e0:	20015fe4 	.word	0x20015fe4

080132e4 <HAL_HCD_HC_NotifyURBChange_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80132e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80132e6:	b08b      	sub	sp, #44	@ 0x2c
 80132e8:	af04      	add	r7, sp, #16
 80132ea:	6078      	str	r0, [r7, #4]
 80132ec:	460b      	mov	r3, r1
 80132ee:	70fb      	strb	r3, [r7, #3]
 80132f0:	4613      	mov	r3, r2
 80132f2:	70bb      	strb	r3, [r7, #2]
UX_HCD_STM32_ED     *ed;
UX_TRANSFER         *transfer_request;


    /* Check the URB state.  */
    if (urb_state == URB_DONE || urb_state == URB_STALL || urb_state == URB_ERROR || urb_state == URB_NOTREADY)
 80132f4:	78bb      	ldrb	r3, [r7, #2]
 80132f6:	2b01      	cmp	r3, #1
 80132f8:	d009      	beq.n	801330e <HAL_HCD_HC_NotifyURBChange_Callback+0x2a>
 80132fa:	78bb      	ldrb	r3, [r7, #2]
 80132fc:	2b05      	cmp	r3, #5
 80132fe:	d006      	beq.n	801330e <HAL_HCD_HC_NotifyURBChange_Callback+0x2a>
 8013300:	78bb      	ldrb	r3, [r7, #2]
 8013302:	2b04      	cmp	r3, #4
 8013304:	d003      	beq.n	801330e <HAL_HCD_HC_NotifyURBChange_Callback+0x2a>
 8013306:	78bb      	ldrb	r3, [r7, #2]
 8013308:	2b02      	cmp	r3, #2
 801330a:	f040 80db 	bne.w	80134c4 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
    {

        /* Get the pointer to the HCD & HCD_STM32.  */
        hcd = (UX_HCD*)hhcd -> pData;
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8013314:	617b      	str	r3, [r7, #20]
        hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 8013316:	697b      	ldr	r3, [r7, #20]
 8013318:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801331a:	613b      	str	r3, [r7, #16]

        /* Check if driver is still valid.  */
        if (hcd_stm32 == UX_NULL)
 801331c:	693b      	ldr	r3, [r7, #16]
 801331e:	2b00      	cmp	r3, #0
 8013320:	f000 80cb 	beq.w	80134ba <HAL_HCD_HC_NotifyURBChange_Callback+0x1d6>
            return;

        /* Load the ED for the channel.  */
        ed =  hcd_stm32 -> ux_hcd_stm32_channels_ed[chnum];
 8013324:	78fa      	ldrb	r2, [r7, #3]
 8013326:	693b      	ldr	r3, [r7, #16]
 8013328:	3202      	adds	r2, #2
 801332a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801332e:	60fb      	str	r3, [r7, #12]

        /* Check if ED is still valid.  */
        if (ed == UX_NULL)
 8013330:	68fb      	ldr	r3, [r7, #12]
 8013332:	2b00      	cmp	r3, #0
 8013334:	f000 80c3 	beq.w	80134be <HAL_HCD_HC_NotifyURBChange_Callback+0x1da>

            return;
        }

        /* Get transfer request.  */
        transfer_request = ed -> ux_stm32_ed_transfer_request;
 8013338:	68fb      	ldr	r3, [r7, #12]
 801333a:	689b      	ldr	r3, [r3, #8]
 801333c:	60bb      	str	r3, [r7, #8]

        /* Check if ED is still valid.  */
        if (transfer_request == UX_NULL)
 801333e:	68bb      	ldr	r3, [r7, #8]
 8013340:	2b00      	cmp	r3, #0
 8013342:	f000 80be 	beq.w	80134c2 <HAL_HCD_HC_NotifyURBChange_Callback+0x1de>

            return;
        }

        /* Check if URB state is not URB_NOTREADY.  */
        if (urb_state != URB_NOTREADY)
 8013346:	78bb      	ldrb	r3, [r7, #2]
 8013348:	2b02      	cmp	r3, #2
 801334a:	d07e      	beq.n	801344a <HAL_HCD_HC_NotifyURBChange_Callback+0x166>
        {

            /* Handle URB states.  */
            switch (urb_state)
 801334c:	78bb      	ldrb	r3, [r7, #2]
 801334e:	2b01      	cmp	r3, #1
 8013350:	d005      	beq.n	801335e <HAL_HCD_HC_NotifyURBChange_Callback+0x7a>
 8013352:	2b05      	cmp	r3, #5
 8013354:	d164      	bne.n	8013420 <HAL_HCD_HC_NotifyURBChange_Callback+0x13c>
            {
            case URB_STALL:

                /* Set the completion code to stalled.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STALLED;
 8013356:	68bb      	ldr	r3, [r7, #8]
 8013358:	2221      	movs	r2, #33	@ 0x21
 801335a:	635a      	str	r2, [r3, #52]	@ 0x34
                break;
 801335c:	e063      	b.n	8013426 <HAL_HCD_HC_NotifyURBChange_Callback+0x142>
            case URB_DONE:

                /* Check the request direction.  */
                if ((((ed->ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT) &&
 801335e:	68fb      	ldr	r3, [r7, #12]
 8013360:	685b      	ldr	r3, [r3, #4]
 8013362:	699b      	ldr	r3, [r3, #24]
 8013364:	f003 0303 	and.w	r3, r3, #3
 8013368:	2b00      	cmp	r3, #0
 801336a:	d010      	beq.n	801338e <HAL_HCD_HC_NotifyURBChange_Callback+0xaa>
                    (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN)
 801336c:	68bb      	ldr	r3, [r7, #8]
 801336e:	695b      	ldr	r3, [r3, #20]
 8013370:	f003 0380 	and.w	r3, r3, #128	@ 0x80
                if ((((ed->ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT) &&
 8013374:	2b00      	cmp	r3, #0
 8013376:	d00a      	beq.n	801338e <HAL_HCD_HC_NotifyURBChange_Callback+0xaa>
                {

                    /* Get transfer size for receiving direction.  */
                    transfer_request -> ux_transfer_request_actual_length = HAL_HCD_HC_GetXferCount(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel);
 8013378:	693b      	ldr	r3, [r7, #16]
 801337a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801337c:	68fb      	ldr	r3, [r7, #12]
 801337e:	7b5b      	ldrb	r3, [r3, #13]
 8013380:	4619      	mov	r1, r3
 8013382:	4610      	mov	r0, r2
 8013384:	f7f0 fa7f 	bl	8003886 <HAL_HCD_HC_GetXferCount>
 8013388:	4602      	mov	r2, r0
 801338a:	68bb      	ldr	r3, [r7, #8]
 801338c:	611a      	str	r2, [r3, #16]
                }

                /* Check if the request is for bulk OUT or control OUT.  */
                if ((((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT ||
 801338e:	68fb      	ldr	r3, [r7, #12]
 8013390:	685b      	ldr	r3, [r3, #4]
 8013392:	699b      	ldr	r3, [r3, #24]
 8013394:	f003 0303 	and.w	r3, r3, #3
 8013398:	2b02      	cmp	r3, #2
 801339a:	d006      	beq.n	80133aa <HAL_HCD_HC_NotifyURBChange_Callback+0xc6>
                     ((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_CONTROL_ENDPOINT) &&
 801339c:	68fb      	ldr	r3, [r7, #12]
 801339e:	685b      	ldr	r3, [r3, #4]
 80133a0:	699b      	ldr	r3, [r3, #24]
 80133a2:	f003 0303 	and.w	r3, r3, #3
                if ((((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT ||
 80133a6:	2b00      	cmp	r3, #0
 80133a8:	d136      	bne.n	8013418 <HAL_HCD_HC_NotifyURBChange_Callback+0x134>
                     (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_OUT)
 80133aa:	68bb      	ldr	r3, [r7, #8]
 80133ac:	695b      	ldr	r3, [r3, #20]
 80133ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
                     ((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_CONTROL_ENDPOINT) &&
 80133b2:	2b00      	cmp	r3, #0
 80133b4:	d130      	bne.n	8013418 <HAL_HCD_HC_NotifyURBChange_Callback+0x134>
                {

                    /* Update actual transfer length.  */
                    transfer_request -> ux_transfer_request_actual_length += transfer_request -> ux_transfer_request_packet_length;
 80133b6:	68bb      	ldr	r3, [r7, #8]
 80133b8:	691a      	ldr	r2, [r3, #16]
 80133ba:	68bb      	ldr	r3, [r7, #8]
 80133bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80133be:	441a      	add	r2, r3
 80133c0:	68bb      	ldr	r3, [r7, #8]
 80133c2:	611a      	str	r2, [r3, #16]

                    /* Check if there is more data to send.  */
                    if (transfer_request -> ux_transfer_request_requested_length > transfer_request -> ux_transfer_request_actual_length)
 80133c4:	68bb      	ldr	r3, [r7, #8]
 80133c6:	68da      	ldr	r2, [r3, #12]
 80133c8:	68bb      	ldr	r3, [r7, #8]
 80133ca:	691b      	ldr	r3, [r3, #16]
 80133cc:	429a      	cmp	r2, r3
 80133ce:	d923      	bls.n	8013418 <HAL_HCD_HC_NotifyURBChange_Callback+0x134>
                    {

                        /* Adjust the transmit length.  */
                        transfer_request -> ux_transfer_request_packet_length = UX_MIN(ed->ux_stm32_ed_endpoint->ux_endpoint_descriptor.wMaxPacketSize,
 80133d0:	68bb      	ldr	r3, [r7, #8]
 80133d2:	68da      	ldr	r2, [r3, #12]
 80133d4:	68bb      	ldr	r3, [r7, #8]
 80133d6:	691b      	ldr	r3, [r3, #16]
 80133d8:	1ad2      	subs	r2, r2, r3
 80133da:	68fb      	ldr	r3, [r7, #12]
 80133dc:	685b      	ldr	r3, [r3, #4]
 80133de:	69db      	ldr	r3, [r3, #28]
 80133e0:	429a      	cmp	r2, r3
 80133e2:	bf28      	it	cs
 80133e4:	461a      	movcs	r2, r3
 80133e6:	68bb      	ldr	r3, [r7, #8]
 80133e8:	639a      	str	r2, [r3, #56]	@ 0x38
                                transfer_request -> ux_transfer_request_requested_length - transfer_request -> ux_transfer_request_actual_length);

                        /* Submit the transmit request.  */
                        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 80133ea:	693b      	ldr	r3, [r7, #16]
 80133ec:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80133ee:	68fb      	ldr	r3, [r7, #12]
 80133f0:	7b59      	ldrb	r1, [r3, #13]
                                 0, EP_TYPE_BULK, USBH_PID_DATA,
                                 transfer_request->ux_transfer_request_data_pointer + transfer_request -> ux_transfer_request_actual_length,
 80133f2:	68bb      	ldr	r3, [r7, #8]
 80133f4:	689a      	ldr	r2, [r3, #8]
 80133f6:	68bb      	ldr	r3, [r7, #8]
 80133f8:	691b      	ldr	r3, [r3, #16]
 80133fa:	4413      	add	r3, r2
                                 transfer_request -> ux_transfer_request_packet_length, 0);
 80133fc:	68ba      	ldr	r2, [r7, #8]
 80133fe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
                        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8013400:	b292      	uxth	r2, r2
 8013402:	2400      	movs	r4, #0
 8013404:	9403      	str	r4, [sp, #12]
 8013406:	9202      	str	r2, [sp, #8]
 8013408:	9301      	str	r3, [sp, #4]
 801340a:	2301      	movs	r3, #1
 801340c:	9300      	str	r3, [sp, #0]
 801340e:	2302      	movs	r3, #2
 8013410:	2200      	movs	r2, #0
 8013412:	f7ef ff45 	bl	80032a0 <HAL_HCD_HC_SubmitRequest>
                        return;
 8013416:	e055      	b.n	80134c4 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
                    }
                }

                /* Set the completion code to SUCCESS.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_SUCCESS;
 8013418:	68bb      	ldr	r3, [r7, #8]
 801341a:	2200      	movs	r2, #0
 801341c:	635a      	str	r2, [r3, #52]	@ 0x34
                break;
 801341e:	e002      	b.n	8013426 <HAL_HCD_HC_NotifyURBChange_Callback+0x142>
            default:
                /* Set the completion code to transfer error.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_ERROR;
 8013420:	68bb      	ldr	r3, [r7, #8]
 8013422:	2223      	movs	r2, #35	@ 0x23
 8013424:	635a      	str	r2, [r3, #52]	@ 0x34
            }

            /* Move to next transfer.  */
            ed -> ux_stm32_ed_transfer_request = transfer_request -> ux_transfer_request_next_transfer_request;
 8013426:	68bb      	ldr	r3, [r7, #8]
 8013428:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801342a:	68fb      	ldr	r3, [r7, #12]
 801342c:	609a      	str	r2, [r3, #8]

            /* Invoke callback function.  */
            if (transfer_request -> ux_transfer_request_completion_function)
 801342e:	68bb      	ldr	r3, [r7, #8]
 8013430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013432:	2b00      	cmp	r3, #0
 8013434:	d003      	beq.n	801343e <HAL_HCD_HC_NotifyURBChange_Callback+0x15a>
                transfer_request -> ux_transfer_request_completion_function(transfer_request);
 8013436:	68bb      	ldr	r3, [r7, #8]
 8013438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801343a:	68b8      	ldr	r0, [r7, #8]
 801343c:	4798      	blx	r3

            /* Wake up the transfer request thread.  */
            _ux_utility_semaphore_put(&transfer_request -> ux_transfer_request_semaphore);
 801343e:	68bb      	ldr	r3, [r7, #8]
 8013440:	3344      	adds	r3, #68	@ 0x44
 8013442:	4618      	mov	r0, r3
 8013444:	f7ff fa28 	bl	8012898 <_ux_utility_semaphore_put>
 8013448:	e03c      	b.n	80134c4 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
        else
        {

            /* Handle URB_NOTREADY state here.  */
            /* Check if we need to retry the transfer by checking the status.  */
            if ((ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_SETUP) ||
 801344a:	68fb      	ldr	r3, [r7, #12]
 801344c:	7b1b      	ldrb	r3, [r3, #12]
 801344e:	2b03      	cmp	r3, #3
 8013450:	d00b      	beq.n	801346a <HAL_HCD_HC_NotifyURBChange_Callback+0x186>
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_DATA_OUT) ||
 8013452:	68fb      	ldr	r3, [r7, #12]
 8013454:	7b1b      	ldrb	r3, [r3, #12]
            if ((ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_SETUP) ||
 8013456:	2b05      	cmp	r3, #5
 8013458:	d007      	beq.n	801346a <HAL_HCD_HC_NotifyURBChange_Callback+0x186>
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_OUT) ||
 801345a:	68fb      	ldr	r3, [r7, #12]
 801345c:	7b1b      	ldrb	r3, [r3, #12]
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_DATA_OUT) ||
 801345e:	2b07      	cmp	r3, #7
 8013460:	d003      	beq.n	801346a <HAL_HCD_HC_NotifyURBChange_Callback+0x186>
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_BULK_OUT))
 8013462:	68fb      	ldr	r3, [r7, #12]
 8013464:	7b1b      	ldrb	r3, [r3, #12]
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_OUT) ||
 8013466:	2b09      	cmp	r3, #9
 8013468:	d12c      	bne.n	80134c4 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            {

                /* Submit the transmit request.  */
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 801346a:	693b      	ldr	r3, [r7, #16]
 801346c:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 801346e:	68fb      	ldr	r3, [r7, #12]
 8013470:	7b59      	ldrb	r1, [r3, #13]
                                        ((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT ? EP_TYPE_BULK : EP_TYPE_CTRL,
 8013472:	68fb      	ldr	r3, [r7, #12]
 8013474:	685b      	ldr	r3, [r3, #4]
 8013476:	699b      	ldr	r3, [r3, #24]
 8013478:	f003 0303 	and.w	r3, r3, #3
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 801347c:	2b02      	cmp	r3, #2
 801347e:	d101      	bne.n	8013484 <HAL_HCD_HC_NotifyURBChange_Callback+0x1a0>
 8013480:	2402      	movs	r4, #2
 8013482:	e000      	b.n	8013486 <HAL_HCD_HC_NotifyURBChange_Callback+0x1a2>
 8013484:	2400      	movs	r4, #0
                                         ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_SETUP ? USBH_PID_SETUP : USBH_PID_DATA,
 8013486:	68fb      	ldr	r3, [r7, #12]
 8013488:	7b1b      	ldrb	r3, [r3, #12]
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 801348a:	2b03      	cmp	r3, #3
 801348c:	bf14      	ite	ne
 801348e:	2301      	movne	r3, #1
 8013490:	2300      	moveq	r3, #0
 8013492:	b2db      	uxtb	r3, r3
 8013494:	461e      	mov	r6, r3
                                         transfer_request -> ux_transfer_request_data_pointer + transfer_request -> ux_transfer_request_actual_length,
 8013496:	68bb      	ldr	r3, [r7, #8]
 8013498:	689a      	ldr	r2, [r3, #8]
 801349a:	68bb      	ldr	r3, [r7, #8]
 801349c:	691b      	ldr	r3, [r3, #16]
 801349e:	4413      	add	r3, r2
                                         transfer_request -> ux_transfer_request_packet_length, 0);
 80134a0:	68ba      	ldr	r2, [r7, #8]
 80134a2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 80134a4:	b292      	uxth	r2, r2
 80134a6:	2500      	movs	r5, #0
 80134a8:	9503      	str	r5, [sp, #12]
 80134aa:	9202      	str	r2, [sp, #8]
 80134ac:	9301      	str	r3, [sp, #4]
 80134ae:	9600      	str	r6, [sp, #0]
 80134b0:	4623      	mov	r3, r4
 80134b2:	2200      	movs	r2, #0
 80134b4:	f7ef fef4 	bl	80032a0 <HAL_HCD_HC_SubmitRequest>
 80134b8:	e004      	b.n	80134c4 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            return;
 80134ba:	bf00      	nop
 80134bc:	e002      	b.n	80134c4 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            return;
 80134be:	bf00      	nop
 80134c0:	e000      	b.n	80134c4 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            return;
 80134c2:	bf00      	nop
            }

        }
    }
}
 80134c4:	371c      	adds	r7, #28
 80134c6:	46bd      	mov	sp, r7
 80134c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080134cc <HAL_HCD_SOF_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80134cc:	b580      	push	{r7, lr}
 80134ce:	b084      	sub	sp, #16
 80134d0:	af00      	add	r7, sp, #0
 80134d2:	6078      	str	r0, [r7, #4]
UX_HCD              *hcd;
UX_HCD_STM32        *hcd_stm32;


    /* Get the pointer to the HCD & HCD_STM32.  */
    hcd = (UX_HCD*)hhcd -> pData;
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80134da:	60fb      	str	r3, [r7, #12]
    hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 80134dc:	68fb      	ldr	r3, [r7, #12]
 80134de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80134e0:	60bb      	str	r3, [r7, #8]

    if ((hcd_stm32 -> ux_hcd_stm32_controller_flag & UX_HCD_STM32_CONTROLLER_FLAG_SOF) == 0)
 80134e2:	68bb      	ldr	r3, [r7, #8]
 80134e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80134e6:	f003 0304 	and.w	r3, r3, #4
 80134ea:	2b00      	cmp	r3, #0
 80134ec:	d111      	bne.n	8013512 <HAL_HCD_SOF_Callback+0x46>
    {
        hcd_stm32 -> ux_hcd_stm32_controller_flag |= UX_HCD_STM32_CONTROLLER_FLAG_SOF;
 80134ee:	68bb      	ldr	r3, [r7, #8]
 80134f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80134f2:	f043 0204 	orr.w	r2, r3, #4
 80134f6:	68bb      	ldr	r3, [r7, #8]
 80134f8:	645a      	str	r2, [r3, #68]	@ 0x44
        hcd -> ux_hcd_thread_signal++;
 80134fa:	68fb      	ldr	r3, [r7, #12]
 80134fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80134fe:	1c5a      	adds	r2, r3, #1
 8013500:	68fb      	ldr	r3, [r7, #12]
 8013502:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Wake up the scheduler.  */
        _ux_utility_semaphore_put(&_ux_system_host -> ux_system_host_hcd_semaphore);
 8013504:	4b05      	ldr	r3, [pc, #20]	@ (801351c <HAL_HCD_SOF_Callback+0x50>)
 8013506:	681b      	ldr	r3, [r3, #0]
 8013508:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 801350c:	4618      	mov	r0, r3
 801350e:	f7ff f9c3 	bl	8012898 <_ux_utility_semaphore_put>
    }
}
 8013512:	bf00      	nop
 8013514:	3710      	adds	r7, #16
 8013516:	46bd      	mov	sp, r7
 8013518:	bd80      	pop	{r7, pc}
 801351a:	bf00      	nop
 801351c:	20015fe4 	.word	0x20015fe4

08013520 <_ux_hcd_stm32_controller_disable>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_controller_disable(UX_HCD_STM32 *hcd_stm32)
{
 8013520:	b480      	push	{r7}
 8013522:	b085      	sub	sp, #20
 8013524:	af00      	add	r7, sp, #0
 8013526:	6078      	str	r0, [r7, #4]

UX_HCD      *hcd;

    /* Point to the generic portion of the host controller structure instance.  */
    hcd =  hcd_stm32 -> ux_hcd_stm32_hcd_owner;
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	681b      	ldr	r3, [r3, #0]
 801352c:	60fb      	str	r3, [r7, #12]

    /* Reflect the state of the controller in the main structure.  */
    hcd -> ux_hcd_status =  UX_HCD_STATUS_HALTED;
 801352e:	68fb      	ldr	r3, [r7, #12]
 8013530:	2201      	movs	r2, #1
 8013532:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8013534:	2300      	movs	r3, #0
}
 8013536:	4618      	mov	r0, r3
 8013538:	3714      	adds	r7, #20
 801353a:	46bd      	mov	sp, r7
 801353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013540:	4770      	bx	lr
	...

08013544 <_ux_hcd_stm32_ed_obtain>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UX_HCD_STM32_ED  *_ux_hcd_stm32_ed_obtain(UX_HCD_STM32 *hcd_stm32)
{
 8013544:	b580      	push	{r7, lr}
 8013546:	b084      	sub	sp, #16
 8013548:	af00      	add	r7, sp, #0
 801354a:	6078      	str	r0, [r7, #4]
UX_HCD_STM32_ED       *ed;
ULONG                 ed_index;


    /* Start the search from the beginning of the list.  */
    ed =  hcd_stm32 -> ux_hcd_stm32_ed_list;
 801354c:	687b      	ldr	r3, [r7, #4]
 801354e:	685b      	ldr	r3, [r3, #4]
 8013550:	60fb      	str	r3, [r7, #12]
    for (ed_index = 0; ed_index < _ux_system_host -> ux_system_host_max_ed; ed_index++)
 8013552:	2300      	movs	r3, #0
 8013554:	60bb      	str	r3, [r7, #8]
 8013556:	e016      	b.n	8013586 <_ux_hcd_stm32_ed_obtain+0x42>
    {

        /* Check the ED status, a free ED is marked with the UNUSED flag.  */
        if (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_FREE)
 8013558:	68fb      	ldr	r3, [r7, #12]
 801355a:	7b1b      	ldrb	r3, [r3, #12]
 801355c:	2b00      	cmp	r3, #0
 801355e:	d10c      	bne.n	801357a <_ux_hcd_stm32_ed_obtain+0x36>
        {

            /* The ED may have been used, so we reset all fields.  */
            _ux_utility_memory_set(ed, 0, sizeof(UX_HCD_STM32_ED));
 8013560:	2210      	movs	r2, #16
 8013562:	2100      	movs	r1, #0
 8013564:	68f8      	ldr	r0, [r7, #12]
 8013566:	f7ff f8e3 	bl	8012730 <_ux_utility_memory_set>

            /* This ED is now marked as ALLOCATED.  */
            ed -> ux_stm32_ed_status =  UX_HCD_STM32_ED_STATUS_ALLOCATED;
 801356a:	68fb      	ldr	r3, [r7, #12]
 801356c:	2201      	movs	r2, #1
 801356e:	731a      	strb	r2, [r3, #12]

            /* Reset the channel.  */
            ed -> ux_stm32_ed_channel =  UX_HCD_STM32_NO_CHANNEL_ASSIGNED;
 8013570:	68fb      	ldr	r3, [r7, #12]
 8013572:	22ff      	movs	r2, #255	@ 0xff
 8013574:	735a      	strb	r2, [r3, #13]

            /* Return ED pointer.  */
            return(ed);
 8013576:	68fb      	ldr	r3, [r7, #12]
 8013578:	e00c      	b.n	8013594 <_ux_hcd_stm32_ed_obtain+0x50>
        }

        /* Point to the next ED.  */
        ed++;
 801357a:	68fb      	ldr	r3, [r7, #12]
 801357c:	3310      	adds	r3, #16
 801357e:	60fb      	str	r3, [r7, #12]
    for (ed_index = 0; ed_index < _ux_system_host -> ux_system_host_max_ed; ed_index++)
 8013580:	68bb      	ldr	r3, [r7, #8]
 8013582:	3301      	adds	r3, #1
 8013584:	60bb      	str	r3, [r7, #8]
 8013586:	4b05      	ldr	r3, [pc, #20]	@ (801359c <_ux_hcd_stm32_ed_obtain+0x58>)
 8013588:	681b      	ldr	r3, [r3, #0]
 801358a:	699b      	ldr	r3, [r3, #24]
 801358c:	68ba      	ldr	r2, [r7, #8]
 801358e:	429a      	cmp	r2, r3
 8013590:	d3e2      	bcc.n	8013558 <_ux_hcd_stm32_ed_obtain+0x14>
    }

    /* There is no available ED in the ED list.  */
    return(UX_NULL);
 8013592:	2300      	movs	r3, #0
}
 8013594:	4618      	mov	r0, r3
 8013596:	3710      	adds	r7, #16
 8013598:	46bd      	mov	sp, r7
 801359a:	bd80      	pop	{r7, pc}
 801359c:	20015fe4 	.word	0x20015fe4

080135a0 <_ux_hcd_stm32_endpoint_create>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_endpoint_create(UX_HCD_STM32 *hcd_stm32, UX_ENDPOINT *endpoint)
{
 80135a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80135a2:	b08d      	sub	sp, #52	@ 0x34
 80135a4:	af04      	add	r7, sp, #16
 80135a6:	6078      	str	r0, [r7, #4]
 80135a8:	6039      	str	r1, [r7, #0]
UINT                    device_speed;
UINT                    endpoint_type;


    /* Get the pointer to the device.  */
    device =  endpoint -> ux_endpoint_device;
 80135aa:	683b      	ldr	r3, [r7, #0]
 80135ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80135ae:	613b      	str	r3, [r7, #16]

    /* Set device speed.  */
    switch (device -> ux_device_speed)
 80135b0:	693b      	ldr	r3, [r7, #16]
 80135b2:	691b      	ldr	r3, [r3, #16]
 80135b4:	2b02      	cmp	r3, #2
 80135b6:	d006      	beq.n	80135c6 <_ux_hcd_stm32_endpoint_create+0x26>
 80135b8:	2b02      	cmp	r3, #2
 80135ba:	d80d      	bhi.n	80135d8 <_ux_hcd_stm32_endpoint_create+0x38>
 80135bc:	2b00      	cmp	r3, #0
 80135be:	d008      	beq.n	80135d2 <_ux_hcd_stm32_endpoint_create+0x32>
 80135c0:	2b01      	cmp	r3, #1
 80135c2:	d003      	beq.n	80135cc <_ux_hcd_stm32_endpoint_create+0x2c>
 80135c4:	e008      	b.n	80135d8 <_ux_hcd_stm32_endpoint_create+0x38>
    {
    case UX_HIGH_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_HIGH;
 80135c6:	2300      	movs	r3, #0
 80135c8:	61bb      	str	r3, [r7, #24]
        break;
 80135ca:	e007      	b.n	80135dc <_ux_hcd_stm32_endpoint_create+0x3c>
    case UX_FULL_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_FULL;
 80135cc:	2301      	movs	r3, #1
 80135ce:	61bb      	str	r3, [r7, #24]
        break;
 80135d0:	e004      	b.n	80135dc <_ux_hcd_stm32_endpoint_create+0x3c>
    case UX_LOW_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_LOW;
 80135d2:	2302      	movs	r3, #2
 80135d4:	61bb      	str	r3, [r7, #24]
        break;
 80135d6:	e001      	b.n	80135dc <_ux_hcd_stm32_endpoint_create+0x3c>
    default:
        return(UX_ERROR);
 80135d8:	23ff      	movs	r3, #255	@ 0xff
 80135da:	e0e1      	b.n	80137a0 <_ux_hcd_stm32_endpoint_create+0x200>
    }

    /* Set endpoint type.  */
    switch ((endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE)
 80135dc:	683b      	ldr	r3, [r7, #0]
 80135de:	699b      	ldr	r3, [r3, #24]
 80135e0:	f003 0303 	and.w	r3, r3, #3
 80135e4:	2b03      	cmp	r3, #3
 80135e6:	d817      	bhi.n	8013618 <_ux_hcd_stm32_endpoint_create+0x78>
 80135e8:	a201      	add	r2, pc, #4	@ (adr r2, 80135f0 <_ux_hcd_stm32_endpoint_create+0x50>)
 80135ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80135ee:	bf00      	nop
 80135f0:	08013601 	.word	0x08013601
 80135f4:	08013613 	.word	0x08013613
 80135f8:	08013607 	.word	0x08013607
 80135fc:	0801360d 	.word	0x0801360d
    {
    case UX_CONTROL_ENDPOINT:
        endpoint_type =  EP_TYPE_CTRL;
 8013600:	2300      	movs	r3, #0
 8013602:	617b      	str	r3, [r7, #20]
        break;
 8013604:	e00a      	b.n	801361c <_ux_hcd_stm32_endpoint_create+0x7c>
    case UX_BULK_ENDPOINT:
        endpoint_type =  EP_TYPE_BULK;
 8013606:	2302      	movs	r3, #2
 8013608:	617b      	str	r3, [r7, #20]
        break;
 801360a:	e007      	b.n	801361c <_ux_hcd_stm32_endpoint_create+0x7c>
    case UX_INTERRUPT_ENDPOINT:
        endpoint_type =  EP_TYPE_INTR;
 801360c:	2303      	movs	r3, #3
 801360e:	617b      	str	r3, [r7, #20]
       break;
 8013610:	e004      	b.n	801361c <_ux_hcd_stm32_endpoint_create+0x7c>
    case UX_ISOCHRONOUS_ENDPOINT:
        endpoint_type =  EP_TYPE_ISOC;
 8013612:	2301      	movs	r3, #1
 8013614:	617b      	str	r3, [r7, #20]
        break;
 8013616:	e001      	b.n	801361c <_ux_hcd_stm32_endpoint_create+0x7c>
    default:
        return(UX_FUNCTION_NOT_SUPPORTED);
 8013618:	2354      	movs	r3, #84	@ 0x54
 801361a:	e0c1      	b.n	80137a0 <_ux_hcd_stm32_endpoint_create+0x200>
    }

    /* Obtain a ED for this new endpoint. This ED will live as long as the endpoint is active
       and will be the container for the tds.  */
    ed =  _ux_hcd_stm32_ed_obtain(hcd_stm32);
 801361c:	6878      	ldr	r0, [r7, #4]
 801361e:	f7ff ff91 	bl	8013544 <_ux_hcd_stm32_ed_obtain>
 8013622:	60f8      	str	r0, [r7, #12]
    if (ed == UX_NULL)
 8013624:	68fb      	ldr	r3, [r7, #12]
 8013626:	2b00      	cmp	r3, #0
 8013628:	d101      	bne.n	801362e <_ux_hcd_stm32_endpoint_create+0x8e>
        return(UX_NO_ED_AVAILABLE);
 801362a:	2314      	movs	r3, #20
 801362c:	e0b8      	b.n	80137a0 <_ux_hcd_stm32_endpoint_create+0x200>

    /* And get a channel. */
    for (channel_index = 0; channel_index < hcd_stm32 -> ux_hcd_stm32_nb_channels; channel_index++)
 801362e:	2300      	movs	r3, #0
 8013630:	61fb      	str	r3, [r7, #28]
 8013632:	e014      	b.n	801365e <_ux_hcd_stm32_endpoint_create+0xbe>
    {

        /* Check if that Channel is free.  */
        if (hcd_stm32 -> ux_hcd_stm32_channels_ed[channel_index]  == UX_NULL)
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	69fa      	ldr	r2, [r7, #28]
 8013638:	3202      	adds	r2, #2
 801363a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801363e:	2b00      	cmp	r3, #0
 8013640:	d10a      	bne.n	8013658 <_ux_hcd_stm32_endpoint_create+0xb8>
        {

            /* We have a channel. Save it. */
            hcd_stm32 -> ux_hcd_stm32_channels_ed[channel_index] = ed;
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	69fa      	ldr	r2, [r7, #28]
 8013646:	3202      	adds	r2, #2
 8013648:	68f9      	ldr	r1, [r7, #12]
 801364a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

            /* And in the endpoint too. */
            ed -> ux_stm32_ed_channel = channel_index;
 801364e:	69fb      	ldr	r3, [r7, #28]
 8013650:	b2da      	uxtb	r2, r3
 8013652:	68fb      	ldr	r3, [r7, #12]
 8013654:	735a      	strb	r2, [r3, #13]

            /* Done here.  */
            break;
 8013656:	e007      	b.n	8013668 <_ux_hcd_stm32_endpoint_create+0xc8>
    for (channel_index = 0; channel_index < hcd_stm32 -> ux_hcd_stm32_nb_channels; channel_index++)
 8013658:	69fb      	ldr	r3, [r7, #28]
 801365a:	3301      	adds	r3, #1
 801365c:	61fb      	str	r3, [r7, #28]
 801365e:	687b      	ldr	r3, [r7, #4]
 8013660:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013662:	69fa      	ldr	r2, [r7, #28]
 8013664:	429a      	cmp	r2, r3
 8013666:	d3e5      	bcc.n	8013634 <_ux_hcd_stm32_endpoint_create+0x94>

        }
    }

    /* Check for channel assignment.  */
    if (ed -> ux_stm32_ed_channel ==  UX_HCD_STM32_NO_CHANNEL_ASSIGNED)
 8013668:	68fb      	ldr	r3, [r7, #12]
 801366a:	7b5b      	ldrb	r3, [r3, #13]
 801366c:	2bff      	cmp	r3, #255	@ 0xff
 801366e:	d104      	bne.n	801367a <_ux_hcd_stm32_endpoint_create+0xda>
    {

        /* Free the ED.  */
        ed -> ux_stm32_ed_status =  UX_HCD_STM32_ED_STATUS_FREE;
 8013670:	68fb      	ldr	r3, [r7, #12]
 8013672:	2200      	movs	r2, #0
 8013674:	731a      	strb	r2, [r3, #12]

        /* Could not allocate a channel.  */
        return(UX_NO_ED_AVAILABLE);
 8013676:	2314      	movs	r3, #20
 8013678:	e092      	b.n	80137a0 <_ux_hcd_stm32_endpoint_create+0x200>
    }

    /* Check for interrupt and isochronous endpoints.  */
    if ((endpoint_type == EP_TYPE_INTR) || (endpoint_type == EP_TYPE_ISOC))
 801367a:	697b      	ldr	r3, [r7, #20]
 801367c:	2b03      	cmp	r3, #3
 801367e:	d002      	beq.n	8013686 <_ux_hcd_stm32_endpoint_create+0xe6>
 8013680:	697b      	ldr	r3, [r7, #20]
 8013682:	2b01      	cmp	r3, #1
 8013684:	d14d      	bne.n	8013722 <_ux_hcd_stm32_endpoint_create+0x182>
    {

        /* Check endpoint type and device speed.  */
        if (endpoint_type == EP_TYPE_ISOC || device_speed == HCD_DEVICE_SPEED_HIGH)
 8013686:	697b      	ldr	r3, [r7, #20]
 8013688:	2b01      	cmp	r3, #1
 801368a:	d002      	beq.n	8013692 <_ux_hcd_stm32_endpoint_create+0xf2>
 801368c:	69bb      	ldr	r3, [r7, #24]
 801368e:	2b00      	cmp	r3, #0
 8013690:	d10b      	bne.n	80136aa <_ux_hcd_stm32_endpoint_create+0x10a>
        {

            /* Set the interval mask for high speed or isochronous endpoints.  */
            ed -> ux_stm32_ed_interval_mask =  (UCHAR)(1 << (endpoint -> ux_endpoint_descriptor.bInterval - 1)) - 1;
 8013692:	683b      	ldr	r3, [r7, #0]
 8013694:	6a1b      	ldr	r3, [r3, #32]
 8013696:	3b01      	subs	r3, #1
 8013698:	2201      	movs	r2, #1
 801369a:	fa02 f303 	lsl.w	r3, r2, r3
 801369e:	b2db      	uxtb	r3, r3
 80136a0:	3b01      	subs	r3, #1
 80136a2:	b2da      	uxtb	r2, r3
 80136a4:	68fb      	ldr	r3, [r7, #12]
 80136a6:	739a      	strb	r2, [r3, #14]
 80136a8:	e028      	b.n	80136fc <_ux_hcd_stm32_endpoint_create+0x15c>
        }
        else
        {

            /* Set the interval mask for other endpoints.  */
            ed -> ux_stm32_ed_interval_mask = endpoint -> ux_endpoint_descriptor.bInterval;
 80136aa:	683b      	ldr	r3, [r7, #0]
 80136ac:	6a1b      	ldr	r3, [r3, #32]
 80136ae:	b2da      	uxtb	r2, r3
 80136b0:	68fb      	ldr	r3, [r7, #12]
 80136b2:	739a      	strb	r2, [r3, #14]
            ed -> ux_stm32_ed_interval_mask |= ed -> ux_stm32_ed_interval_mask >> 1;
 80136b4:	68fb      	ldr	r3, [r7, #12]
 80136b6:	7b9a      	ldrb	r2, [r3, #14]
 80136b8:	68fb      	ldr	r3, [r7, #12]
 80136ba:	7b9b      	ldrb	r3, [r3, #14]
 80136bc:	085b      	lsrs	r3, r3, #1
 80136be:	b2db      	uxtb	r3, r3
 80136c0:	4313      	orrs	r3, r2
 80136c2:	b2da      	uxtb	r2, r3
 80136c4:	68fb      	ldr	r3, [r7, #12]
 80136c6:	739a      	strb	r2, [r3, #14]
            ed -> ux_stm32_ed_interval_mask |= ed -> ux_stm32_ed_interval_mask >> 2;
 80136c8:	68fb      	ldr	r3, [r7, #12]
 80136ca:	7b9a      	ldrb	r2, [r3, #14]
 80136cc:	68fb      	ldr	r3, [r7, #12]
 80136ce:	7b9b      	ldrb	r3, [r3, #14]
 80136d0:	089b      	lsrs	r3, r3, #2
 80136d2:	b2db      	uxtb	r3, r3
 80136d4:	4313      	orrs	r3, r2
 80136d6:	b2da      	uxtb	r2, r3
 80136d8:	68fb      	ldr	r3, [r7, #12]
 80136da:	739a      	strb	r2, [r3, #14]
            ed -> ux_stm32_ed_interval_mask |= ed -> ux_stm32_ed_interval_mask >> 4;
 80136dc:	68fb      	ldr	r3, [r7, #12]
 80136de:	7b9a      	ldrb	r2, [r3, #14]
 80136e0:	68fb      	ldr	r3, [r7, #12]
 80136e2:	7b9b      	ldrb	r3, [r3, #14]
 80136e4:	091b      	lsrs	r3, r3, #4
 80136e6:	b2db      	uxtb	r3, r3
 80136e8:	4313      	orrs	r3, r2
 80136ea:	b2da      	uxtb	r2, r3
 80136ec:	68fb      	ldr	r3, [r7, #12]
 80136ee:	739a      	strb	r2, [r3, #14]
            ed -> ux_stm32_ed_interval_mask >>= 1;
 80136f0:	68fb      	ldr	r3, [r7, #12]
 80136f2:	7b9b      	ldrb	r3, [r3, #14]
 80136f4:	085b      	lsrs	r3, r3, #1
 80136f6:	b2da      	uxtb	r2, r3
 80136f8:	68fb      	ldr	r3, [r7, #12]
 80136fa:	739a      	strb	r2, [r3, #14]
        }

        /* Select a transfer time slot with least traffic.  */
        ed -> ux_stm32_ed_interval_position =  (UCHAR)_ux_hcd_stm32_least_traffic_list_get(hcd_stm32);
 80136fc:	6878      	ldr	r0, [r7, #4]
 80136fe:	f000 fa1f 	bl	8013b40 <_ux_hcd_stm32_least_traffic_list_get>
 8013702:	4603      	mov	r3, r0
 8013704:	b2da      	uxtb	r2, r3
 8013706:	68fb      	ldr	r3, [r7, #12]
 8013708:	73da      	strb	r2, [r3, #15]

        /* Attach the ed to periodic ed list.  */
        ed -> ux_stm32_ed_next_ed = hcd_stm32 -> ux_hcd_stm32_periodic_ed_head;
 801370a:	687b      	ldr	r3, [r7, #4]
 801370c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801370e:	68fb      	ldr	r3, [r7, #12]
 8013710:	601a      	str	r2, [r3, #0]
        hcd_stm32 -> ux_hcd_stm32_periodic_ed_head = ed;
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	68fa      	ldr	r2, [r7, #12]
 8013716:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Activate periodic scheduler.  */
        hcd_stm32 -> ux_hcd_stm32_periodic_scheduler_active ++;
 8013718:	687b      	ldr	r3, [r7, #4]
 801371a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801371c:	1c5a      	adds	r2, r3, #1
 801371e:	687b      	ldr	r3, [r7, #4]
 8013720:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Attach the ED to the endpoint container.  */
    endpoint -> ux_endpoint_ed =  (VOID *) ed;
 8013722:	683b      	ldr	r3, [r7, #0]
 8013724:	68fa      	ldr	r2, [r7, #12]
 8013726:	609a      	str	r2, [r3, #8]

    /* Now do the opposite, attach the ED container to the physical ED.  */
    ed -> ux_stm32_ed_endpoint =  endpoint;
 8013728:	68fb      	ldr	r3, [r7, #12]
 801372a:	683a      	ldr	r2, [r7, #0]
 801372c:	605a      	str	r2, [r3, #4]

    /* Call HAL to initialize the host channel.  */
    HAL_HCD_HC_Init(hcd_stm32->hcd_handle,
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8013732:	69fb      	ldr	r3, [r7, #28]
 8013734:	b2dc      	uxtb	r4, r3
                    channel_index,
                    endpoint -> ux_endpoint_descriptor.bEndpointAddress,
 8013736:	683b      	ldr	r3, [r7, #0]
 8013738:	695b      	ldr	r3, [r3, #20]
    HAL_HCD_HC_Init(hcd_stm32->hcd_handle,
 801373a:	b2dd      	uxtb	r5, r3
                    device -> ux_device_address,
 801373c:	693b      	ldr	r3, [r7, #16]
 801373e:	68db      	ldr	r3, [r3, #12]
    HAL_HCD_HC_Init(hcd_stm32->hcd_handle,
 8013740:	b2de      	uxtb	r6, r3
 8013742:	69bb      	ldr	r3, [r7, #24]
 8013744:	b2db      	uxtb	r3, r3
 8013746:	697a      	ldr	r2, [r7, #20]
 8013748:	b2d2      	uxtb	r2, r2
                    device_speed,
                    endpoint_type,
                    endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 801374a:	6839      	ldr	r1, [r7, #0]
 801374c:	69c9      	ldr	r1, [r1, #28]
    HAL_HCD_HC_Init(hcd_stm32->hcd_handle,
 801374e:	b289      	uxth	r1, r1
 8013750:	9102      	str	r1, [sp, #8]
 8013752:	9201      	str	r2, [sp, #4]
 8013754:	9300      	str	r3, [sp, #0]
 8013756:	4633      	mov	r3, r6
 8013758:	462a      	mov	r2, r5
 801375a:	4621      	mov	r1, r4
 801375c:	f7ef fcc5 	bl	80030ea <HAL_HCD_HC_Init>

    /* Reset toggles.  */
    hcd_stm32 -> hcd_handle -> hc[ed -> ux_stm32_ed_channel].toggle_in = 0;
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8013764:	68fb      	ldr	r3, [r7, #12]
 8013766:	7b5b      	ldrb	r3, [r3, #13]
 8013768:	4619      	mov	r1, r3
 801376a:	460b      	mov	r3, r1
 801376c:	011b      	lsls	r3, r3, #4
 801376e:	1a5b      	subs	r3, r3, r1
 8013770:	009b      	lsls	r3, r3, #2
 8013772:	4413      	add	r3, r2
 8013774:	333c      	adds	r3, #60	@ 0x3c
 8013776:	2200      	movs	r2, #0
 8013778:	701a      	strb	r2, [r3, #0]
    hcd_stm32 -> hcd_handle -> hc[ed -> ux_stm32_ed_channel].toggle_out = 0;
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801377e:	68fb      	ldr	r3, [r7, #12]
 8013780:	7b5b      	ldrb	r3, [r3, #13]
 8013782:	4619      	mov	r1, r3
 8013784:	460b      	mov	r3, r1
 8013786:	011b      	lsls	r3, r3, #4
 8013788:	1a5b      	subs	r3, r3, r1
 801378a:	009b      	lsls	r3, r3, #2
 801378c:	4413      	add	r3, r2
 801378e:	333d      	adds	r3, #61	@ 0x3d
 8013790:	2200      	movs	r2, #0
 8013792:	701a      	strb	r2, [r3, #0]

    /* We need to take into account the nature of the HCD to define the max size
       of any transfer in the transfer request.  */
    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_maximum_length =  UX_HCD_STM32_MAX_PACKET_COUNT *
                                                                                   endpoint -> ux_endpoint_descriptor.wMaxPacketSize;
 8013794:	683b      	ldr	r3, [r7, #0]
 8013796:	69db      	ldr	r3, [r3, #28]
    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_maximum_length =  UX_HCD_STM32_MAX_PACKET_COUNT *
 8013798:	021a      	lsls	r2, r3, #8
 801379a:	683b      	ldr	r3, [r7, #0]
 801379c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801379e:	2300      	movs	r3, #0
}
 80137a0:	4618      	mov	r0, r3
 80137a2:	3724      	adds	r7, #36	@ 0x24
 80137a4:	46bd      	mov	sp, r7
 80137a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080137a8 <_ux_hcd_stm32_endpoint_destroy>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_endpoint_destroy(UX_HCD_STM32 *hcd_stm32, UX_ENDPOINT *endpoint)
{
 80137a8:	b580      	push	{r7, lr}
 80137aa:	b086      	sub	sp, #24
 80137ac:	af00      	add	r7, sp, #0
 80137ae:	6078      	str	r0, [r7, #4]
 80137b0:	6039      	str	r1, [r7, #0]
UX_HCD_STM32_ED       *ed;
UX_HCD_STM32_ED       *next_ed;
UINT                   endpoint_type;

    /* From the endpoint container fetch the STM32 ED descriptor.  */
    ed =  (UX_HCD_STM32_ED *) endpoint -> ux_endpoint_ed;
 80137b2:	683b      	ldr	r3, [r7, #0]
 80137b4:	689b      	ldr	r3, [r3, #8]
 80137b6:	613b      	str	r3, [r7, #16]

    /* Check if this physical endpoint has been initialized properly!  */
    if (ed == UX_NULL)
 80137b8:	693b      	ldr	r3, [r7, #16]
 80137ba:	2b00      	cmp	r3, #0
 80137bc:	d106      	bne.n	80137cc <_ux_hcd_stm32_endpoint_destroy+0x24>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_ENDPOINT_HANDLE_UNKNOWN);
 80137be:	2253      	movs	r2, #83	@ 0x53
 80137c0:	2101      	movs	r1, #1
 80137c2:	2002      	movs	r0, #2
 80137c4:	f7fe fc34 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_ENDPOINT_HANDLE_UNKNOWN);
 80137c8:	2353      	movs	r3, #83	@ 0x53
 80137ca:	e03e      	b.n	801384a <_ux_hcd_stm32_endpoint_destroy+0xa2>

    }


    /* Wait for the controller to finish the current frame processing.  */
    _ux_utility_delay_ms(1);
 80137cc:	2001      	movs	r0, #1
 80137ce:	f7fe fd03 	bl	80121d8 <_ux_utility_delay_ms>

    /* We need to free the channel.  */
    hcd_stm32 -> ux_hcd_stm32_channels_ed[ed -> ux_stm32_ed_channel] =  UX_NULL;
 80137d2:	693b      	ldr	r3, [r7, #16]
 80137d4:	7b5b      	ldrb	r3, [r3, #13]
 80137d6:	461a      	mov	r2, r3
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	3202      	adds	r2, #2
 80137dc:	2100      	movs	r1, #0
 80137de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Get endpoint type.  */
    endpoint_type = (endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE;
 80137e2:	683b      	ldr	r3, [r7, #0]
 80137e4:	699b      	ldr	r3, [r3, #24]
 80137e6:	f003 0303 	and.w	r3, r3, #3
 80137ea:	60fb      	str	r3, [r7, #12]

    /* Check for periodic endpoints.  */
    if ((endpoint_type == UX_INTERRUPT_ENDPOINT) || (endpoint_type == UX_ISOCHRONOUS_ENDPOINT))
 80137ec:	68fb      	ldr	r3, [r7, #12]
 80137ee:	2b03      	cmp	r3, #3
 80137f0:	d002      	beq.n	80137f8 <_ux_hcd_stm32_endpoint_destroy+0x50>
 80137f2:	68fb      	ldr	r3, [r7, #12]
 80137f4:	2b01      	cmp	r3, #1
 80137f6:	d124      	bne.n	8013842 <_ux_hcd_stm32_endpoint_destroy+0x9a>
    {

        /* Remove the ED from periodic ED list.  */
        if (hcd_stm32 -> ux_hcd_stm32_periodic_ed_head == ed)
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80137fc:	693a      	ldr	r2, [r7, #16]
 80137fe:	429a      	cmp	r2, r3
 8013800:	d103      	bne.n	801380a <_ux_hcd_stm32_endpoint_destroy+0x62>
        {

            /* The only one in the list, just set the pointer to null.  */
            hcd_stm32 -> ux_hcd_stm32_periodic_ed_head = UX_NULL;
 8013802:	687b      	ldr	r3, [r7, #4]
 8013804:	2200      	movs	r2, #0
 8013806:	64da      	str	r2, [r3, #76]	@ 0x4c
 8013808:	e016      	b.n	8013838 <_ux_hcd_stm32_endpoint_destroy+0x90>
        }
        else
        {

            /* Get the first ED in the list.  */
            next_ed = hcd_stm32 -> ux_hcd_stm32_periodic_ed_head;
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801380e:	617b      	str	r3, [r7, #20]

            /* Search for the ED in the list.  */
            while( (next_ed != UX_NULL) && (next_ed -> ux_stm32_ed_next_ed != ed) )
 8013810:	e002      	b.n	8013818 <_ux_hcd_stm32_endpoint_destroy+0x70>
            {

                /* Move to next ED.  */
                next_ed = next_ed -> ux_stm32_ed_next_ed;
 8013812:	697b      	ldr	r3, [r7, #20]
 8013814:	681b      	ldr	r3, [r3, #0]
 8013816:	617b      	str	r3, [r7, #20]
            while( (next_ed != UX_NULL) && (next_ed -> ux_stm32_ed_next_ed != ed) )
 8013818:	697b      	ldr	r3, [r7, #20]
 801381a:	2b00      	cmp	r3, #0
 801381c:	d004      	beq.n	8013828 <_ux_hcd_stm32_endpoint_destroy+0x80>
 801381e:	697b      	ldr	r3, [r7, #20]
 8013820:	681b      	ldr	r3, [r3, #0]
 8013822:	693a      	ldr	r2, [r7, #16]
 8013824:	429a      	cmp	r2, r3
 8013826:	d1f4      	bne.n	8013812 <_ux_hcd_stm32_endpoint_destroy+0x6a>
            }

            /* Check if we found the ED.  */
            if (next_ed)
 8013828:	697b      	ldr	r3, [r7, #20]
 801382a:	2b00      	cmp	r3, #0
 801382c:	d004      	beq.n	8013838 <_ux_hcd_stm32_endpoint_destroy+0x90>
            {

                /* Remove the ED from list.  */
                next_ed -> ux_stm32_ed_next_ed = next_ed -> ux_stm32_ed_next_ed -> ux_stm32_ed_next_ed;
 801382e:	697b      	ldr	r3, [r7, #20]
 8013830:	681b      	ldr	r3, [r3, #0]
 8013832:	681a      	ldr	r2, [r3, #0]
 8013834:	697b      	ldr	r3, [r7, #20]
 8013836:	601a      	str	r2, [r3, #0]
            }
        }

        /* Decrease the periodic active count.  */
        hcd_stm32 -> ux_hcd_stm32_periodic_scheduler_active --;
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801383c:	1e5a      	subs	r2, r3, #1
 801383e:	687b      	ldr	r3, [r7, #4]
 8013840:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Now we can safely make the ED free.  */
    ed -> ux_stm32_ed_status =  UX_HCD_STM32_ED_STATUS_FREE;
 8013842:	693b      	ldr	r3, [r7, #16]
 8013844:	2200      	movs	r2, #0
 8013846:	731a      	strb	r2, [r3, #12]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8013848:	2300      	movs	r3, #0
}
 801384a:	4618      	mov	r0, r3
 801384c:	3718      	adds	r7, #24
 801384e:	46bd      	mov	sp, r7
 8013850:	bd80      	pop	{r7, pc}

08013852 <_ux_hcd_stm32_endpoint_reset>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_endpoint_reset(UX_HCD_STM32 *hcd_stm32, UX_ENDPOINT *endpoint)
{
 8013852:	b480      	push	{r7}
 8013854:	b085      	sub	sp, #20
 8013856:	af00      	add	r7, sp, #0
 8013858:	6078      	str	r0, [r7, #4]
 801385a:	6039      	str	r1, [r7, #0]

UX_HCD_STM32_ED       *ed;


    /* From the endpoint container fetch the STM32 ED descriptor.  */
    ed =  (UX_HCD_STM32_ED *) endpoint -> ux_endpoint_ed;
 801385c:	683b      	ldr	r3, [r7, #0]
 801385e:	689b      	ldr	r3, [r3, #8]
 8013860:	60fb      	str	r3, [r7, #12]

    /* Reset the data0/data1 toggle bit.  */
    hcd_stm32 -> hcd_handle -> hc[ed -> ux_stm32_ed_channel].toggle_in = 0;
 8013862:	687b      	ldr	r3, [r7, #4]
 8013864:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8013866:	68fb      	ldr	r3, [r7, #12]
 8013868:	7b5b      	ldrb	r3, [r3, #13]
 801386a:	4619      	mov	r1, r3
 801386c:	460b      	mov	r3, r1
 801386e:	011b      	lsls	r3, r3, #4
 8013870:	1a5b      	subs	r3, r3, r1
 8013872:	009b      	lsls	r3, r3, #2
 8013874:	4413      	add	r3, r2
 8013876:	333c      	adds	r3, #60	@ 0x3c
 8013878:	2200      	movs	r2, #0
 801387a:	701a      	strb	r2, [r3, #0]
    hcd_stm32 -> hcd_handle -> hc[ed -> ux_stm32_ed_channel].toggle_out = 0;
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8013880:	68fb      	ldr	r3, [r7, #12]
 8013882:	7b5b      	ldrb	r3, [r3, #13]
 8013884:	4619      	mov	r1, r3
 8013886:	460b      	mov	r3, r1
 8013888:	011b      	lsls	r3, r3, #4
 801388a:	1a5b      	subs	r3, r3, r1
 801388c:	009b      	lsls	r3, r3, #2
 801388e:	4413      	add	r3, r2
 8013890:	333d      	adds	r3, #61	@ 0x3d
 8013892:	2200      	movs	r2, #0
 8013894:	701a      	strb	r2, [r3, #0]

    /* This operation never fails.  */
    return(UX_SUCCESS);
 8013896:	2300      	movs	r3, #0
}
 8013898:	4618      	mov	r0, r3
 801389a:	3714      	adds	r7, #20
 801389c:	46bd      	mov	sp, r7
 801389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138a2:	4770      	bx	lr

080138a4 <_ux_hcd_stm32_entry>:
/*  xx-xx-xxxx     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.x    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_entry(UX_HCD *hcd, UINT function, VOID *parameter)
{
 80138a4:	b580      	push	{r7, lr}
 80138a6:	b088      	sub	sp, #32
 80138a8:	af00      	add	r7, sp, #0
 80138aa:	60f8      	str	r0, [r7, #12]
 80138ac:	60b9      	str	r1, [r7, #8]
 80138ae:	607a      	str	r2, [r7, #4]
UX_HCD_STM32       *hcd_stm32;
UX_INT_SAVE_AREA


    /* Check the status of the controller.  */
    if (hcd -> ux_hcd_status == UX_UNUSED)
 80138b0:	68fb      	ldr	r3, [r7, #12]
 80138b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	d106      	bne.n	80138c6 <_ux_hcd_stm32_entry+0x22>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_CONTROLLER_UNKNOWN);
 80138b8:	2255      	movs	r2, #85	@ 0x55
 80138ba:	2101      	movs	r1, #1
 80138bc:	2002      	movs	r0, #2
 80138be:	f7fe fbb7 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONTROLLER_UNKNOWN, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_CONTROLLER_UNKNOWN);
 80138c2:	2355      	movs	r3, #85	@ 0x55
 80138c4:	e0b9      	b.n	8013a3a <_ux_hcd_stm32_entry+0x196>
    }

    /* Get the pointer to the STM32 HCD.  */
    hcd_stm32 =  (UX_HCD_STM32 *) hcd -> ux_hcd_controller_hardware;
 80138c6:	68fb      	ldr	r3, [r7, #12]
 80138c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80138ca:	61bb      	str	r3, [r7, #24]

    /* look at the function and route it.  */
    switch(function)
 80138cc:	68bb      	ldr	r3, [r7, #8]
 80138ce:	3b01      	subs	r3, #1
 80138d0:	2b11      	cmp	r3, #17
 80138d2:	f200 80a9 	bhi.w	8013a28 <_ux_hcd_stm32_entry+0x184>
 80138d6:	a201      	add	r2, pc, #4	@ (adr r2, 80138dc <_ux_hcd_stm32_entry+0x38>)
 80138d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80138dc:	08013925 	.word	0x08013925
 80138e0:	0801392f 	.word	0x0801392f
 80138e4:	0801393d 	.word	0x0801393d
 80138e8:	0801394b 	.word	0x0801394b
 80138ec:	08013959 	.word	0x08013959
 80138f0:	08013967 	.word	0x08013967
 80138f4:	08013975 	.word	0x08013975
 80138f8:	08013983 	.word	0x08013983
 80138fc:	08013991 	.word	0x08013991
 8013900:	0801399f 	.word	0x0801399f
 8013904:	08013a29 	.word	0x08013a29
 8013908:	080139ab 	.word	0x080139ab
 801390c:	080139b7 	.word	0x080139b7
 8013910:	080139c3 	.word	0x080139c3
 8013914:	080139cf 	.word	0x080139cf
 8013918:	080139db 	.word	0x080139db
 801391c:	080139e7 	.word	0x080139e7
 8013920:	08013a0d 	.word	0x08013a0d
    {

    case UX_HCD_DISABLE_CONTROLLER:

        status =  _ux_hcd_stm32_controller_disable(hcd_stm32);
 8013924:	69b8      	ldr	r0, [r7, #24]
 8013926:	f7ff fdfb 	bl	8013520 <_ux_hcd_stm32_controller_disable>
 801392a:	61f8      	str	r0, [r7, #28]
        break;
 801392c:	e084      	b.n	8013a38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_GET_PORT_STATUS:

        status =  _ux_hcd_stm32_port_status_get(hcd_stm32, (ULONG) parameter);
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	4619      	mov	r1, r3
 8013932:	69b8      	ldr	r0, [r7, #24]
 8013934:	f000 f9d8 	bl	8013ce8 <_ux_hcd_stm32_port_status_get>
 8013938:	61f8      	str	r0, [r7, #28]
        break;
 801393a:	e07d      	b.n	8013a38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_ENABLE_PORT:

        status =  _ux_hcd_stm32_port_enable(hcd_stm32, (ULONG) parameter);
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	4619      	mov	r1, r3
 8013940:	69b8      	ldr	r0, [r7, #24]
 8013942:	f000 f993 	bl	8013c6c <_ux_hcd_stm32_port_enable>
 8013946:	61f8      	str	r0, [r7, #28]
        break;
 8013948:	e076      	b.n	8013a38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_DISABLE_PORT:

        status =  _ux_hcd_stm32_port_disable(hcd_stm32, (ULONG) parameter);
 801394a:	687b      	ldr	r3, [r7, #4]
 801394c:	4619      	mov	r1, r3
 801394e:	69b8      	ldr	r0, [r7, #24]
 8013950:	f000 f980 	bl	8013c54 <_ux_hcd_stm32_port_disable>
 8013954:	61f8      	str	r0, [r7, #28]
        break;
 8013956:	e06f      	b.n	8013a38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_POWER_ON_PORT:

        status =  _ux_hcd_stm32_power_on_port(hcd_stm32, (ULONG) parameter);
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	4619      	mov	r1, r3
 801395c:	69b8      	ldr	r0, [r7, #24]
 801395e:	f000 fa1a 	bl	8013d96 <_ux_hcd_stm32_power_on_port>
 8013962:	61f8      	str	r0, [r7, #28]
        break;
 8013964:	e068      	b.n	8013a38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_POWER_DOWN_PORT:

        status =  _ux_hcd_stm32_power_down_port(hcd_stm32, (ULONG) parameter);
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	4619      	mov	r1, r3
 801396a:	69b8      	ldr	r0, [r7, #24]
 801396c:	f000 fa07 	bl	8013d7e <_ux_hcd_stm32_power_down_port>
 8013970:	61f8      	str	r0, [r7, #28]
        break;
 8013972:	e061      	b.n	8013a38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_SUSPEND_PORT:

        status =  _ux_hcd_stm32_port_suspend(hcd_stm32, (ULONG) parameter);
 8013974:	687b      	ldr	r3, [r7, #4]
 8013976:	4619      	mov	r1, r3
 8013978:	69b8      	ldr	r0, [r7, #24]
 801397a:	f000 f9f4 	bl	8013d66 <_ux_hcd_stm32_port_suspend>
 801397e:	61f8      	str	r0, [r7, #28]
        break;
 8013980:	e05a      	b.n	8013a38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_RESUME_PORT:

        status =  _ux_hcd_stm32_port_resume(hcd_stm32, (UINT) parameter);
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	4619      	mov	r1, r3
 8013986:	69b8      	ldr	r0, [r7, #24]
 8013988:	f000 f9a2 	bl	8013cd0 <_ux_hcd_stm32_port_resume>
 801398c:	61f8      	str	r0, [r7, #28]
        break;
 801398e:	e053      	b.n	8013a38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_RESET_PORT:

        status =  _ux_hcd_stm32_port_reset(hcd_stm32, (ULONG) parameter);
 8013990:	687b      	ldr	r3, [r7, #4]
 8013992:	4619      	mov	r1, r3
 8013994:	69b8      	ldr	r0, [r7, #24]
 8013996:	f000 f975 	bl	8013c84 <_ux_hcd_stm32_port_reset>
 801399a:	61f8      	str	r0, [r7, #28]
        break;
 801399c:	e04c      	b.n	8013a38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_GET_FRAME_NUMBER:

        status =  _ux_hcd_stm32_frame_number_get(hcd_stm32, (ULONG *) parameter);
 801399e:	6879      	ldr	r1, [r7, #4]
 80139a0:	69b8      	ldr	r0, [r7, #24]
 80139a2:	f000 f84f 	bl	8013a44 <_ux_hcd_stm32_frame_number_get>
 80139a6:	61f8      	str	r0, [r7, #28]
        break;
 80139a8:	e046      	b.n	8013a38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_TRANSFER_REQUEST:

        status =  _ux_hcd_stm32_request_transfer(hcd_stm32, (UX_TRANSFER *) parameter);
 80139aa:	6879      	ldr	r1, [r7, #4]
 80139ac:	69b8      	ldr	r0, [r7, #24]
 80139ae:	f000 fc35 	bl	801421c <_ux_hcd_stm32_request_transfer>
 80139b2:	61f8      	str	r0, [r7, #28]
        break;
 80139b4:	e040      	b.n	8013a38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_TRANSFER_ABORT:

        status =  _ux_hcd_stm32_transfer_abort(hcd_stm32, (UX_TRANSFER *) parameter);
 80139b6:	6879      	ldr	r1, [r7, #4]
 80139b8:	69b8      	ldr	r0, [r7, #24]
 80139ba:	f000 fc6d 	bl	8014298 <_ux_hcd_stm32_transfer_abort>
 80139be:	61f8      	str	r0, [r7, #28]
        break;
 80139c0:	e03a      	b.n	8013a38 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_CREATE_ENDPOINT:

        status =  _ux_hcd_stm32_endpoint_create(hcd_stm32, (UX_ENDPOINT*) parameter);
 80139c2:	6879      	ldr	r1, [r7, #4]
 80139c4:	69b8      	ldr	r0, [r7, #24]
 80139c6:	f7ff fdeb 	bl	80135a0 <_ux_hcd_stm32_endpoint_create>
 80139ca:	61f8      	str	r0, [r7, #28]
        break;
 80139cc:	e034      	b.n	8013a38 <_ux_hcd_stm32_entry+0x194>

    case UX_HCD_DESTROY_ENDPOINT:

        status =  _ux_hcd_stm32_endpoint_destroy(hcd_stm32, (UX_ENDPOINT*) parameter);
 80139ce:	6879      	ldr	r1, [r7, #4]
 80139d0:	69b8      	ldr	r0, [r7, #24]
 80139d2:	f7ff fee9 	bl	80137a8 <_ux_hcd_stm32_endpoint_destroy>
 80139d6:	61f8      	str	r0, [r7, #28]
        break;
 80139d8:	e02e      	b.n	8013a38 <_ux_hcd_stm32_entry+0x194>

    case UX_HCD_RESET_ENDPOINT:

        status =  _ux_hcd_stm32_endpoint_reset(hcd_stm32, (UX_ENDPOINT*) parameter);
 80139da:	6879      	ldr	r1, [r7, #4]
 80139dc:	69b8      	ldr	r0, [r7, #24]
 80139de:	f7ff ff38 	bl	8013852 <_ux_hcd_stm32_endpoint_reset>
 80139e2:	61f8      	str	r0, [r7, #28]
        break;
 80139e4:	e028      	b.n	8013a38 <_ux_hcd_stm32_entry+0x194>

    case UX_HCD_PROCESS_DONE_QUEUE:

        /* Process periodic queue.  */
        _ux_hcd_stm32_periodic_schedule(hcd_stm32);
 80139e6:	69b8      	ldr	r0, [r7, #24]
 80139e8:	f000 f8e6 	bl	8013bb8 <_ux_hcd_stm32_periodic_schedule>

        /* Reset the SOF flag.  */
        UX_DISABLE_INTS
 80139ec:	2001      	movs	r0, #1
 80139ee:	f7ec fc4f 	bl	8000290 <_tx_thread_interrupt_control>
 80139f2:	6178      	str	r0, [r7, #20]
        hcd_stm32 -> ux_hcd_stm32_controller_flag &= ~UX_HCD_STM32_CONTROLLER_FLAG_SOF;
 80139f4:	69bb      	ldr	r3, [r7, #24]
 80139f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80139f8:	f023 0204 	bic.w	r2, r3, #4
 80139fc:	69bb      	ldr	r3, [r7, #24]
 80139fe:	645a      	str	r2, [r3, #68]	@ 0x44
        UX_RESTORE_INTS
 8013a00:	6978      	ldr	r0, [r7, #20]
 8013a02:	f7ec fc45 	bl	8000290 <_tx_thread_interrupt_control>

        status =  UX_SUCCESS;
 8013a06:	2300      	movs	r3, #0
 8013a08:	61fb      	str	r3, [r7, #28]
        break;
 8013a0a:	e015      	b.n	8013a38 <_ux_hcd_stm32_entry+0x194>

    case UX_HCD_UNINITIALIZE:

        /* free HCD resources */
        if (hcd_stm32 != UX_NULL)
 8013a0c:	69bb      	ldr	r3, [r7, #24]
 8013a0e:	2b00      	cmp	r3, #0
 8013a10:	d007      	beq.n	8013a22 <_ux_hcd_stm32_entry+0x17e>
        {
          _ux_utility_memory_free(hcd_stm32 -> ux_hcd_stm32_ed_list);
 8013a12:	69bb      	ldr	r3, [r7, #24]
 8013a14:	685b      	ldr	r3, [r3, #4]
 8013a16:	4618      	mov	r0, r3
 8013a18:	f7fe fdac 	bl	8012574 <_ux_utility_memory_free>
          _ux_utility_memory_free(hcd_stm32);
 8013a1c:	69b8      	ldr	r0, [r7, #24]
 8013a1e:	f7fe fda9 	bl	8012574 <_ux_utility_memory_free>
        }

        status =  UX_SUCCESS;
 8013a22:	2300      	movs	r3, #0
 8013a24:	61fb      	str	r3, [r7, #28]
        break;
 8013a26:	e007      	b.n	8013a38 <_ux_hcd_stm32_entry+0x194>

    default:

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_FUNCTION_NOT_SUPPORTED);
 8013a28:	2254      	movs	r2, #84	@ 0x54
 8013a2a:	2101      	movs	r1, #1
 8013a2c:	2002      	movs	r0, #2
 8013a2e:	f7fe faff 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Unknown request, return an error.  */
        status =  UX_FUNCTION_NOT_SUPPORTED;
 8013a32:	2354      	movs	r3, #84	@ 0x54
 8013a34:	61fb      	str	r3, [r7, #28]
        break;
 8013a36:	bf00      	nop

    }

    /* Return completion status.  */
    return(status);
 8013a38:	69fb      	ldr	r3, [r7, #28]
}
 8013a3a:	4618      	mov	r0, r3
 8013a3c:	3720      	adds	r7, #32
 8013a3e:	46bd      	mov	sp, r7
 8013a40:	bd80      	pop	{r7, pc}
 8013a42:	bf00      	nop

08013a44 <_ux_hcd_stm32_frame_number_get>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_frame_number_get(UX_HCD_STM32 *hcd_stm32, ULONG *frame_number)
{
 8013a44:	b580      	push	{r7, lr}
 8013a46:	b082      	sub	sp, #8
 8013a48:	af00      	add	r7, sp, #0
 8013a4a:	6078      	str	r0, [r7, #4]
 8013a4c:	6039      	str	r1, [r7, #0]

    /* Call HAL to get the frame number.  */
    *frame_number = (ULONG)HAL_HCD_GetCurrentFrame(hcd_stm32 -> hcd_handle);
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013a52:	4618      	mov	r0, r3
 8013a54:	f7ef ff2c 	bl	80038b0 <HAL_HCD_GetCurrentFrame>
 8013a58:	4602      	mov	r2, r0
 8013a5a:	683b      	ldr	r3, [r7, #0]
 8013a5c:	601a      	str	r2, [r3, #0]

    return(UX_SUCCESS);
 8013a5e:	2300      	movs	r3, #0
}
 8013a60:	4618      	mov	r0, r3
 8013a62:	3708      	adds	r7, #8
 8013a64:	46bd      	mov	sp, r7
 8013a66:	bd80      	pop	{r7, pc}

08013a68 <_ux_hcd_stm32_initialize>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_initialize(UX_HCD *hcd)
{
 8013a68:	b580      	push	{r7, lr}
 8013a6a:	b084      	sub	sp, #16
 8013a6c:	af00      	add	r7, sp, #0
 8013a6e:	6078      	str	r0, [r7, #4]

UX_HCD_STM32          *hcd_stm32;


    /* The controller initialized here is of STM32 type.  */
    hcd -> ux_hcd_controller_type =  UX_HCD_STM32_CONTROLLER;
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	2206      	movs	r2, #6
 8013a74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the max bandwidth for periodic endpoints. On STM32, the spec says
       no more than 90% to be allocated for periodic.  */
#if UX_MAX_DEVICES > 1
    hcd -> ux_hcd_available_bandwidth =  UX_HCD_STM32_AVAILABLE_BANDWIDTH;
 8013a76:	687b      	ldr	r3, [r7, #4]
 8013a78:	f241 7270 	movw	r2, #6000	@ 0x1770
 8013a7c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#endif

    /* Allocate memory for this STM32 HCD instance.  */
    hcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HCD_STM32));
 8013a80:	2250      	movs	r2, #80	@ 0x50
 8013a82:	2100      	movs	r1, #0
 8013a84:	2000      	movs	r0, #0
 8013a86:	f7fe fc2f 	bl	80122e8 <_ux_utility_memory_allocate>
 8013a8a:	60f8      	str	r0, [r7, #12]
    if (hcd_stm32 == UX_NULL)
 8013a8c:	68fb      	ldr	r3, [r7, #12]
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	d101      	bne.n	8013a96 <_ux_hcd_stm32_initialize+0x2e>
        return(UX_MEMORY_INSUFFICIENT);
 8013a92:	2312      	movs	r3, #18
 8013a94:	e04c      	b.n	8013b30 <_ux_hcd_stm32_initialize+0xc8>

    /* Set the pointer to the STM32 HCD.  */
    hcd -> ux_hcd_controller_hardware =  (VOID *) hcd_stm32;
 8013a96:	687b      	ldr	r3, [r7, #4]
 8013a98:	68fa      	ldr	r2, [r7, #12]
 8013a9a:	675a      	str	r2, [r3, #116]	@ 0x74

    /* Set the generic HCD owner for the STM32 HCD.  */
    hcd_stm32 -> ux_hcd_stm32_hcd_owner =  hcd;
 8013a9c:	68fb      	ldr	r3, [r7, #12]
 8013a9e:	687a      	ldr	r2, [r7, #4]
 8013aa0:	601a      	str	r2, [r3, #0]

    /* Initialize the function collector for this HCD.  */
    hcd -> ux_hcd_entry_function =  _ux_hcd_stm32_entry;
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	4a24      	ldr	r2, [pc, #144]	@ (8013b38 <_ux_hcd_stm32_initialize+0xd0>)
 8013aa6:	671a      	str	r2, [r3, #112]	@ 0x70

    /* Set the state of the controller to HALTED first.  */
    hcd -> ux_hcd_status =  UX_HCD_STATUS_HALTED;
 8013aa8:	687b      	ldr	r3, [r7, #4]
 8013aaa:	2201      	movs	r2, #1
 8013aac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Initialize the number of channels.  */
    hcd_stm32 -> ux_hcd_stm32_nb_channels =  UX_HCD_STM32_MAX_NB_CHANNELS;
 8013aae:	68fb      	ldr	r3, [r7, #12]
 8013ab0:	220c      	movs	r2, #12
 8013ab2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Check if the parameter is null.  */
    if (hcd -> ux_hcd_irq == 0)
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	d104      	bne.n	8013ac6 <_ux_hcd_stm32_initialize+0x5e>
    {
        _ux_utility_memory_free(hcd_stm32);
 8013abc:	68f8      	ldr	r0, [r7, #12]
 8013abe:	f7fe fd59 	bl	8012574 <_ux_utility_memory_free>
        return(UX_ERROR);
 8013ac2:	23ff      	movs	r3, #255	@ 0xff
 8013ac4:	e034      	b.n	8013b30 <_ux_hcd_stm32_initialize+0xc8>
    }

    /* Get HCD handle from parameter.  */
    hcd_stm32 -> hcd_handle = (HCD_HandleTypeDef*)hcd -> ux_hcd_irq;
 8013ac6:	687b      	ldr	r3, [r7, #4]
 8013ac8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013aca:	461a      	mov	r2, r3
 8013acc:	68fb      	ldr	r3, [r7, #12]
 8013ace:	649a      	str	r2, [r3, #72]	@ 0x48
    hcd_stm32 -> hcd_handle -> pData = hcd;
 8013ad0:	68fb      	ldr	r3, [r7, #12]
 8013ad2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013ad4:	687a      	ldr	r2, [r7, #4]
 8013ad6:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

    /* Allocate the list of eds.   */
    hcd_stm32 -> ux_hcd_stm32_ed_list =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HCD_STM32_ED) *_ux_system_host -> ux_system_host_max_ed);
 8013ada:	4b18      	ldr	r3, [pc, #96]	@ (8013b3c <_ux_hcd_stm32_initialize+0xd4>)
 8013adc:	681b      	ldr	r3, [r3, #0]
 8013ade:	699b      	ldr	r3, [r3, #24]
 8013ae0:	011b      	lsls	r3, r3, #4
 8013ae2:	461a      	mov	r2, r3
 8013ae4:	2100      	movs	r1, #0
 8013ae6:	2000      	movs	r0, #0
 8013ae8:	f7fe fbfe 	bl	80122e8 <_ux_utility_memory_allocate>
 8013aec:	4602      	mov	r2, r0
 8013aee:	68fb      	ldr	r3, [r7, #12]
 8013af0:	605a      	str	r2, [r3, #4]
    if (hcd_stm32 -> ux_hcd_stm32_ed_list == UX_NULL)
 8013af2:	68fb      	ldr	r3, [r7, #12]
 8013af4:	685b      	ldr	r3, [r3, #4]
 8013af6:	2b00      	cmp	r3, #0
 8013af8:	d104      	bne.n	8013b04 <_ux_hcd_stm32_initialize+0x9c>
    {
        _ux_utility_memory_free(hcd_stm32);
 8013afa:	68f8      	ldr	r0, [r7, #12]
 8013afc:	f7fe fd3a 	bl	8012574 <_ux_utility_memory_free>
        return(UX_MEMORY_INSUFFICIENT);
 8013b00:	2312      	movs	r3, #18
 8013b02:	e015      	b.n	8013b30 <_ux_hcd_stm32_initialize+0xc8>
    }

    /* Since we know this is a high-speed controller, we can hardwire the version.  */
#if UX_MAX_DEVICES > 1
    hcd -> ux_hcd_version =  0x200;
 8013b04:	687b      	ldr	r3, [r7, #4]
 8013b06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013b0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#endif

    /* The number of ports on the controller is fixed to 1. The number of ports needs to be reflected both
       for the generic HCD container and the local stm32 container.  */
    hcd -> ux_hcd_nb_root_hubs             =  UX_HCD_STM32_NB_ROOT_PORTS;
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	2201      	movs	r2, #1
 8013b12:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* The root port must now be powered to pick up device insertion.  */
    _ux_hcd_stm32_power_on_port(hcd_stm32, 0);
 8013b14:	2100      	movs	r1, #0
 8013b16:	68f8      	ldr	r0, [r7, #12]
 8013b18:	f000 f93d 	bl	8013d96 <_ux_hcd_stm32_power_on_port>

    /* The asynchronous queues are empty for now.  */
    hcd_stm32 -> ux_hcd_stm32_queue_empty =  UX_TRUE;
 8013b1c:	68fb      	ldr	r3, [r7, #12]
 8013b1e:	2201      	movs	r2, #1
 8013b20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* The periodic scheduler is not active.  */
    hcd_stm32 -> ux_hcd_stm32_periodic_scheduler_active =  0;
 8013b22:	68fb      	ldr	r3, [r7, #12]
 8013b24:	2200      	movs	r2, #0
 8013b26:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the host controller into the operational state.  */
    hcd -> ux_hcd_status =  UX_HCD_STATUS_OPERATIONAL;
 8013b28:	687b      	ldr	r3, [r7, #4]
 8013b2a:	2202      	movs	r2, #2
 8013b2c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8013b2e:	2300      	movs	r3, #0
}
 8013b30:	4618      	mov	r0, r3
 8013b32:	3710      	adds	r7, #16
 8013b34:	46bd      	mov	sp, r7
 8013b36:	bd80      	pop	{r7, pc}
 8013b38:	080138a5 	.word	0x080138a5
 8013b3c:	20015fe4 	.word	0x20015fe4

08013b40 <_ux_hcd_stm32_least_traffic_list_get>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_least_traffic_list_get(UX_HCD_STM32 *hcd_stm32)
{
 8013b40:	b480      	push	{r7}
 8013b42:	b089      	sub	sp, #36	@ 0x24
 8013b44:	af00      	add	r7, sp, #0
 8013b46:	6078      	str	r0, [r7, #4]
ULONG               bandwidth_used;
UINT                min_bandwidth_slot;


    /* Set the min bandwidth used to a arbitrary maximum value.  */
    min_bandwidth_used =  0xffffffff;
 8013b48:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8013b4c:	617b      	str	r3, [r7, #20]

    /* The first ED is the list candidate for now.  */
    min_bandwidth_slot =  0;
 8013b4e:	2300      	movs	r3, #0
 8013b50:	60fb      	str	r3, [r7, #12]

    /* All list will be scanned.  */
    for (list_index = 0; list_index < 32; list_index++)
 8013b52:	2300      	movs	r3, #0
 8013b54:	61bb      	str	r3, [r7, #24]
 8013b56:	e025      	b.n	8013ba4 <_ux_hcd_stm32_least_traffic_list_get+0x64>
    {

        /* Reset the bandwidth for this list.  */
        bandwidth_used =  0;
 8013b58:	2300      	movs	r3, #0
 8013b5a:	613b      	str	r3, [r7, #16]

        /* Get the ED of the beginning of the list we parse now.  */
        ed =  hcd_stm32 -> ux_hcd_stm32_periodic_ed_head;
 8013b5c:	687b      	ldr	r3, [r7, #4]
 8013b5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013b60:	61fb      	str	r3, [r7, #28]

        /* Parse the eds in the list.  */
        while (ed != UX_NULL)
 8013b62:	e011      	b.n	8013b88 <_ux_hcd_stm32_least_traffic_list_get+0x48>
        {

            if ((list_index & ed -> ux_stm32_ed_interval_mask) == ed -> ux_stm32_ed_interval_position)
 8013b64:	69fb      	ldr	r3, [r7, #28]
 8013b66:	7b9b      	ldrb	r3, [r3, #14]
 8013b68:	461a      	mov	r2, r3
 8013b6a:	69bb      	ldr	r3, [r7, #24]
 8013b6c:	4013      	ands	r3, r2
 8013b6e:	69fa      	ldr	r2, [r7, #28]
 8013b70:	7bd2      	ldrb	r2, [r2, #15]
 8013b72:	4293      	cmp	r3, r2
 8013b74:	d105      	bne.n	8013b82 <_ux_hcd_stm32_least_traffic_list_get+0x42>
            {

                /* Add to the bandwidth used the max packet size pointed by this ED.  */
                bandwidth_used +=  (ULONG) ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.wMaxPacketSize;
 8013b76:	69fb      	ldr	r3, [r7, #28]
 8013b78:	685b      	ldr	r3, [r3, #4]
 8013b7a:	69db      	ldr	r3, [r3, #28]
 8013b7c:	693a      	ldr	r2, [r7, #16]
 8013b7e:	4413      	add	r3, r2
 8013b80:	613b      	str	r3, [r7, #16]
            }

            /* Move to next ED.  */
            ed =  ed -> ux_stm32_ed_next_ed;
 8013b82:	69fb      	ldr	r3, [r7, #28]
 8013b84:	681b      	ldr	r3, [r3, #0]
 8013b86:	61fb      	str	r3, [r7, #28]
        while (ed != UX_NULL)
 8013b88:	69fb      	ldr	r3, [r7, #28]
 8013b8a:	2b00      	cmp	r3, #0
 8013b8c:	d1ea      	bne.n	8013b64 <_ux_hcd_stm32_least_traffic_list_get+0x24>
        }

        /* We have processed a list, check the bandwidth used by this list.
           If this bandwidth is the minimum, we memorize the ED.  */
        if (bandwidth_used < min_bandwidth_used)
 8013b8e:	693a      	ldr	r2, [r7, #16]
 8013b90:	697b      	ldr	r3, [r7, #20]
 8013b92:	429a      	cmp	r2, r3
 8013b94:	d203      	bcs.n	8013b9e <_ux_hcd_stm32_least_traffic_list_get+0x5e>
        {

            /* We have found a better list with a lower used bandwidth, memorize the bandwidth
               for this list.  */
            min_bandwidth_used =  bandwidth_used;
 8013b96:	693b      	ldr	r3, [r7, #16]
 8013b98:	617b      	str	r3, [r7, #20]

            /* Memorize the begin ED for this list.  */
            min_bandwidth_slot =  list_index;
 8013b9a:	69bb      	ldr	r3, [r7, #24]
 8013b9c:	60fb      	str	r3, [r7, #12]
    for (list_index = 0; list_index < 32; list_index++)
 8013b9e:	69bb      	ldr	r3, [r7, #24]
 8013ba0:	3301      	adds	r3, #1
 8013ba2:	61bb      	str	r3, [r7, #24]
 8013ba4:	69bb      	ldr	r3, [r7, #24]
 8013ba6:	2b1f      	cmp	r3, #31
 8013ba8:	d9d6      	bls.n	8013b58 <_ux_hcd_stm32_least_traffic_list_get+0x18>
        }
    }

    /* Return the ED list with the lowest bandwidth.  */
    return(min_bandwidth_slot);
 8013baa:	68fb      	ldr	r3, [r7, #12]
}
 8013bac:	4618      	mov	r0, r3
 8013bae:	3724      	adds	r7, #36	@ 0x24
 8013bb0:	46bd      	mov	sp, r7
 8013bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bb6:	4770      	bx	lr

08013bb8 <_ux_hcd_stm32_periodic_schedule>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_periodic_schedule(UX_HCD_STM32 *hcd_stm32)
{
 8013bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013bba:	b08b      	sub	sp, #44	@ 0x2c
 8013bbc:	af04      	add	r7, sp, #16
 8013bbe:	6078      	str	r0, [r7, #4]
ULONG               ep_bmAttributes;
UX_TRANSFER         *transfer_request;


    /* Get the current frame number.  */
    frame_number = HAL_HCD_GetCurrentFrame(hcd_stm32 -> hcd_handle);
 8013bc0:	687b      	ldr	r3, [r7, #4]
 8013bc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013bc4:	4618      	mov	r0, r3
 8013bc6:	f7ef fe73 	bl	80038b0 <HAL_HCD_GetCurrentFrame>
 8013bca:	6138      	str	r0, [r7, #16]

    /* Get the first ED in the periodic list.  */
    ed =  hcd_stm32 -> ux_hcd_stm32_periodic_ed_head;
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013bd0:	617b      	str	r3, [r7, #20]

    /* Search for an entry in the periodic tree.  */
    while (ed != UX_NULL)
 8013bd2:	e037      	b.n	8013c44 <_ux_hcd_stm32_periodic_schedule+0x8c>
    {

        /* Check if the periodic transfer should be scheduled in this frame.  */
        if ((frame_number & ed -> ux_stm32_ed_interval_mask) == ed -> ux_stm32_ed_interval_position)
 8013bd4:	697b      	ldr	r3, [r7, #20]
 8013bd6:	7b9b      	ldrb	r3, [r3, #14]
 8013bd8:	461a      	mov	r2, r3
 8013bda:	693b      	ldr	r3, [r7, #16]
 8013bdc:	4013      	ands	r3, r2
 8013bde:	697a      	ldr	r2, [r7, #20]
 8013be0:	7bd2      	ldrb	r2, [r2, #15]
 8013be2:	4293      	cmp	r3, r2
 8013be4:	d12b      	bne.n	8013c3e <_ux_hcd_stm32_periodic_schedule+0x86>
        {

            /* Get the transfer request.  */
            transfer_request = ed -> ux_stm32_ed_transfer_request;
 8013be6:	697b      	ldr	r3, [r7, #20]
 8013be8:	689b      	ldr	r3, [r3, #8]
 8013bea:	60fb      	str	r3, [r7, #12]

            /* Check if there is transfer pending.  */
            if (transfer_request)
 8013bec:	68fb      	ldr	r3, [r7, #12]
 8013bee:	2b00      	cmp	r3, #0
 8013bf0:	d025      	beq.n	8013c3e <_ux_hcd_stm32_periodic_schedule+0x86>
            {

                /* Get Endpoint bmAttributes */
                ep_bmAttributes = ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes;
 8013bf2:	697b      	ldr	r3, [r7, #20]
 8013bf4:	685b      	ldr	r3, [r3, #4]
 8013bf6:	699b      	ldr	r3, [r3, #24]
 8013bf8:	60bb      	str	r3, [r7, #8]

                /* Call HAL driver to submit the transfer request.  */
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8013bfa:	687b      	ldr	r3, [r7, #4]
 8013bfc:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8013bfe:	697b      	ldr	r3, [r7, #20]
 8013c00:	7b59      	ldrb	r1, [r3, #13]
                                         (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 1 : 0,
 8013c02:	68fb      	ldr	r3, [r7, #12]
 8013c04:	695b      	ldr	r3, [r3, #20]
 8013c06:	09db      	lsrs	r3, r3, #7
 8013c08:	b2db      	uxtb	r3, r3
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8013c0a:	f003 0301 	and.w	r3, r3, #1
 8013c0e:	b2dc      	uxtb	r4, r3
                                         (ep_bmAttributes & UX_MASK_ENDPOINT_TYPE) == UX_INTERRUPT_ENDPOINT ? EP_TYPE_INTR : EP_TYPE_ISOC,
 8013c10:	68bb      	ldr	r3, [r7, #8]
 8013c12:	f003 0303 	and.w	r3, r3, #3
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8013c16:	2b03      	cmp	r3, #3
 8013c18:	d101      	bne.n	8013c1e <_ux_hcd_stm32_periodic_schedule+0x66>
 8013c1a:	2503      	movs	r5, #3
 8013c1c:	e000      	b.n	8013c20 <_ux_hcd_stm32_periodic_schedule+0x68>
 8013c1e:	2501      	movs	r5, #1
                                         USBH_PID_DATA,
                                         transfer_request -> ux_transfer_request_data_pointer,
 8013c20:	68fb      	ldr	r3, [r7, #12]
 8013c22:	689b      	ldr	r3, [r3, #8]
                                         transfer_request -> ux_transfer_request_requested_length, 0);
 8013c24:	68fa      	ldr	r2, [r7, #12]
 8013c26:	68d2      	ldr	r2, [r2, #12]
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8013c28:	b292      	uxth	r2, r2
 8013c2a:	2600      	movs	r6, #0
 8013c2c:	9603      	str	r6, [sp, #12]
 8013c2e:	9202      	str	r2, [sp, #8]
 8013c30:	9301      	str	r3, [sp, #4]
 8013c32:	2301      	movs	r3, #1
 8013c34:	9300      	str	r3, [sp, #0]
 8013c36:	462b      	mov	r3, r5
 8013c38:	4622      	mov	r2, r4
 8013c3a:	f7ef fb31 	bl	80032a0 <HAL_HCD_HC_SubmitRequest>
            }
        }

        /* Point to the next ED in the list.  */
        ed =  ed -> ux_stm32_ed_next_ed;
 8013c3e:	697b      	ldr	r3, [r7, #20]
 8013c40:	681b      	ldr	r3, [r3, #0]
 8013c42:	617b      	str	r3, [r7, #20]
    while (ed != UX_NULL)
 8013c44:	697b      	ldr	r3, [r7, #20]
 8013c46:	2b00      	cmp	r3, #0
 8013c48:	d1c4      	bne.n	8013bd4 <_ux_hcd_stm32_periodic_schedule+0x1c>
    }

    /* Return to caller.  */
    return(UX_FALSE);
 8013c4a:	2300      	movs	r3, #0
}
 8013c4c:	4618      	mov	r0, r3
 8013c4e:	371c      	adds	r7, #28
 8013c50:	46bd      	mov	sp, r7
 8013c52:	bdf0      	pop	{r4, r5, r6, r7, pc}

08013c54 <_ux_hcd_stm32_port_disable>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_disable(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8013c54:	b480      	push	{r7}
 8013c56:	b083      	sub	sp, #12
 8013c58:	af00      	add	r7, sp, #0
 8013c5a:	6078      	str	r0, [r7, #4]
 8013c5c:	6039      	str	r1, [r7, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8013c5e:	2300      	movs	r3, #0
}
 8013c60:	4618      	mov	r0, r3
 8013c62:	370c      	adds	r7, #12
 8013c64:	46bd      	mov	sp, r7
 8013c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c6a:	4770      	bx	lr

08013c6c <_ux_hcd_stm32_port_enable>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_enable(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8013c6c:	b480      	push	{r7}
 8013c6e:	b083      	sub	sp, #12
 8013c70:	af00      	add	r7, sp, #0
 8013c72:	6078      	str	r0, [r7, #4]
 8013c74:	6039      	str	r1, [r7, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8013c76:	2300      	movs	r3, #0
}
 8013c78:	4618      	mov	r0, r3
 8013c7a:	370c      	adds	r7, #12
 8013c7c:	46bd      	mov	sp, r7
 8013c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c82:	4770      	bx	lr

08013c84 <_ux_hcd_stm32_port_reset>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_reset(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8013c84:	b580      	push	{r7, lr}
 8013c86:	b082      	sub	sp, #8
 8013c88:	af00      	add	r7, sp, #0
 8013c8a:	6078      	str	r0, [r7, #4]
 8013c8c:	6039      	str	r1, [r7, #0]

    /* Check to see if this port is valid on this controller.  On STM32, there is only one. */
    if (port_index != 0)
 8013c8e:	683b      	ldr	r3, [r7, #0]
 8013c90:	2b00      	cmp	r3, #0
 8013c92:	d006      	beq.n	8013ca2 <_ux_hcd_stm32_port_reset+0x1e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_PORT_INDEX_UNKNOWN);
 8013c94:	2256      	movs	r2, #86	@ 0x56
 8013c96:	2101      	movs	r1, #1
 8013c98:	2002      	movs	r0, #2
 8013c9a:	f7fe f9c9 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_PORT_INDEX_UNKNOWN, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_PORT_INDEX_UNKNOWN);
 8013c9e:	2356      	movs	r3, #86	@ 0x56
 8013ca0:	e012      	b.n	8013cc8 <_ux_hcd_stm32_port_reset+0x44>
    }

    /* Ensure that the downstream port has a device attached. It is unnatural
       to perform a port reset if there is no device.  */
    if ((hcd_stm32 -> ux_hcd_stm32_controller_flag & UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED) == 0)
 8013ca2:	687b      	ldr	r3, [r7, #4]
 8013ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013ca6:	f003 0301 	and.w	r3, r3, #1
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d106      	bne.n	8013cbc <_ux_hcd_stm32_port_reset+0x38>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_NO_DEVICE_CONNECTED);
 8013cae:	225f      	movs	r2, #95	@ 0x5f
 8013cb0:	2101      	movs	r1, #1
 8013cb2:	2002      	movs	r0, #2
 8013cb4:	f7fe f9bc 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_NO_DEVICE_CONNECTED, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_NO_DEVICE_CONNECTED);
 8013cb8:	235f      	movs	r3, #95	@ 0x5f
 8013cba:	e005      	b.n	8013cc8 <_ux_hcd_stm32_port_reset+0x44>
    }

    HAL_HCD_ResetPort(hcd_stm32 -> hcd_handle);
 8013cbc:	687b      	ldr	r3, [r7, #4]
 8013cbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013cc0:	4618      	mov	r0, r3
 8013cc2:	f7ef fdd2 	bl	800386a <HAL_HCD_ResetPort>

    /* This function should never fail.  */
    return(UX_SUCCESS);
 8013cc6:	2300      	movs	r3, #0

}
 8013cc8:	4618      	mov	r0, r3
 8013cca:	3708      	adds	r7, #8
 8013ccc:	46bd      	mov	sp, r7
 8013cce:	bd80      	pop	{r7, pc}

08013cd0 <_ux_hcd_stm32_port_resume>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_resume(UX_HCD_STM32 *hcd_stm32, UINT port_index)
{
 8013cd0:	b480      	push	{r7}
 8013cd2:	b083      	sub	sp, #12
 8013cd4:	af00      	add	r7, sp, #0
 8013cd6:	6078      	str	r0, [r7, #4]
 8013cd8:	6039      	str	r1, [r7, #0]

    /* Return error status.  */
    return(UX_FUNCTION_NOT_SUPPORTED);
 8013cda:	2354      	movs	r3, #84	@ 0x54
}
 8013cdc:	4618      	mov	r0, r3
 8013cde:	370c      	adds	r7, #12
 8013ce0:	46bd      	mov	sp, r7
 8013ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ce6:	4770      	bx	lr

08013ce8 <_ux_hcd_stm32_port_status_get>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_hcd_stm32_port_status_get(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8013ce8:	b580      	push	{r7, lr}
 8013cea:	b084      	sub	sp, #16
 8013cec:	af00      	add	r7, sp, #0
 8013cee:	6078      	str	r0, [r7, #4]
 8013cf0:	6039      	str	r1, [r7, #0]

ULONG       port_status;


    /* Check to see if this port is valid on this controller.  */
    if (UX_HCD_STM32_NB_ROOT_PORTS < port_index)
 8013cf2:	683b      	ldr	r3, [r7, #0]
 8013cf4:	2b01      	cmp	r3, #1
 8013cf6:	d906      	bls.n	8013d06 <_ux_hcd_stm32_port_status_get+0x1e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_PORT_INDEX_UNKNOWN);
 8013cf8:	2256      	movs	r2, #86	@ 0x56
 8013cfa:	2101      	movs	r1, #1
 8013cfc:	2002      	movs	r0, #2
 8013cfe:	f7fe f997 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_PORT_INDEX_UNKNOWN, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_PORT_INDEX_UNKNOWN);
 8013d02:	2356      	movs	r3, #86	@ 0x56
 8013d04:	e02b      	b.n	8013d5e <_ux_hcd_stm32_port_status_get+0x76>
    }

    /* The port is valid, build the status mask for this port. This function
       returns a controller agnostic bit field.  */
    port_status =  0;
 8013d06:	2300      	movs	r3, #0
 8013d08:	60fb      	str	r3, [r7, #12]

    /* Device Connection Status.  */
    if (hcd_stm32 -> ux_hcd_stm32_controller_flag & UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED)
 8013d0a:	687b      	ldr	r3, [r7, #4]
 8013d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013d0e:	f003 0301 	and.w	r3, r3, #1
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	d003      	beq.n	8013d1e <_ux_hcd_stm32_port_status_get+0x36>
        port_status |=  UX_PS_CCS;
 8013d16:	68fb      	ldr	r3, [r7, #12]
 8013d18:	f043 0301 	orr.w	r3, r3, #1
 8013d1c:	60fb      	str	r3, [r7, #12]

    switch (HAL_HCD_GetCurrentSpeed(hcd_stm32 -> hcd_handle))
 8013d1e:	687b      	ldr	r3, [r7, #4]
 8013d20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013d22:	4618      	mov	r0, r3
 8013d24:	f7ef fdd2 	bl	80038cc <HAL_HCD_GetCurrentSpeed>
 8013d28:	4603      	mov	r3, r0
 8013d2a:	2b02      	cmp	r3, #2
 8013d2c:	d015      	beq.n	8013d5a <_ux_hcd_stm32_port_status_get+0x72>
 8013d2e:	2b02      	cmp	r3, #2
 8013d30:	d80e      	bhi.n	8013d50 <_ux_hcd_stm32_port_status_get+0x68>
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	d002      	beq.n	8013d3c <_ux_hcd_stm32_port_status_get+0x54>
 8013d36:	2b01      	cmp	r3, #1
 8013d38:	d005      	beq.n	8013d46 <_ux_hcd_stm32_port_status_get+0x5e>
 8013d3a:	e009      	b.n	8013d50 <_ux_hcd_stm32_port_status_get+0x68>
    {
    case 0:
        /* High Speed.  */
        port_status |=  UX_PS_DS_HS;
 8013d3c:	68fb      	ldr	r3, [r7, #12]
 8013d3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013d42:	60fb      	str	r3, [r7, #12]
        break;
 8013d44:	e00a      	b.n	8013d5c <_ux_hcd_stm32_port_status_get+0x74>

    case 1:
        /* Full Speed.  */
        port_status |=  UX_PS_DS_FS;
 8013d46:	68fb      	ldr	r3, [r7, #12]
 8013d48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013d4c:	60fb      	str	r3, [r7, #12]
        break;
 8013d4e:	e005      	b.n	8013d5c <_ux_hcd_stm32_port_status_get+0x74>
        port_status |=  UX_PS_DS_LS;
        break;

    default:
        /* Full Speed.  */
        port_status |=  UX_PS_DS_FS;
 8013d50:	68fb      	ldr	r3, [r7, #12]
 8013d52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013d56:	60fb      	str	r3, [r7, #12]
        break;
 8013d58:	e000      	b.n	8013d5c <_ux_hcd_stm32_port_status_get+0x74>
        break;
 8013d5a:	bf00      	nop
    }

    /* Return port status.  */
    return(port_status);
 8013d5c:	68fb      	ldr	r3, [r7, #12]
}
 8013d5e:	4618      	mov	r0, r3
 8013d60:	3710      	adds	r7, #16
 8013d62:	46bd      	mov	sp, r7
 8013d64:	bd80      	pop	{r7, pc}

08013d66 <_ux_hcd_stm32_port_suspend>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_suspend(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8013d66:	b480      	push	{r7}
 8013d68:	b083      	sub	sp, #12
 8013d6a:	af00      	add	r7, sp, #0
 8013d6c:	6078      	str	r0, [r7, #4]
 8013d6e:	6039      	str	r1, [r7, #0]

    /* Return error status.  */
    return(UX_FUNCTION_NOT_SUPPORTED);
 8013d70:	2354      	movs	r3, #84	@ 0x54
}
 8013d72:	4618      	mov	r0, r3
 8013d74:	370c      	adds	r7, #12
 8013d76:	46bd      	mov	sp, r7
 8013d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d7c:	4770      	bx	lr

08013d7e <_ux_hcd_stm32_power_down_port>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_power_down_port(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8013d7e:	b480      	push	{r7}
 8013d80:	b083      	sub	sp, #12
 8013d82:	af00      	add	r7, sp, #0
 8013d84:	6078      	str	r0, [r7, #4]
 8013d86:	6039      	str	r1, [r7, #0]

    /* Return error status.  */
    return(UX_FUNCTION_NOT_SUPPORTED);
 8013d88:	2354      	movs	r3, #84	@ 0x54
}
 8013d8a:	4618      	mov	r0, r3
 8013d8c:	370c      	adds	r7, #12
 8013d8e:	46bd      	mov	sp, r7
 8013d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d94:	4770      	bx	lr

08013d96 <_ux_hcd_stm32_power_on_port>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_power_on_port(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8013d96:	b580      	push	{r7, lr}
 8013d98:	b082      	sub	sp, #8
 8013d9a:	af00      	add	r7, sp, #0
 8013d9c:	6078      	str	r0, [r7, #4]
 8013d9e:	6039      	str	r1, [r7, #0]

    /* Check to see if this port is valid on this controller.  On STM32, there is only one. */
    if (port_index != 0)
 8013da0:	683b      	ldr	r3, [r7, #0]
 8013da2:	2b00      	cmp	r3, #0
 8013da4:	d006      	beq.n	8013db4 <_ux_hcd_stm32_power_on_port+0x1e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_PORT_INDEX_UNKNOWN);
 8013da6:	2256      	movs	r2, #86	@ 0x56
 8013da8:	2101      	movs	r1, #1
 8013daa:	2002      	movs	r0, #2
 8013dac:	f7fe f940 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_PORT_INDEX_UNKNOWN, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_PORT_INDEX_UNKNOWN);
 8013db0:	2356      	movs	r3, #86	@ 0x56
 8013db2:	e000      	b.n	8013db6 <_ux_hcd_stm32_power_on_port+0x20>
    }

    /* This function never fails.  */
    return(UX_SUCCESS);
 8013db4:	2300      	movs	r3, #0
}
 8013db6:	4618      	mov	r0, r3
 8013db8:	3708      	adds	r7, #8
 8013dba:	46bd      	mov	sp, r7
 8013dbc:	bd80      	pop	{r7, pc}

08013dbe <_ux_hcd_stm32_request_bulk_transfer>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_request_bulk_transfer(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 8013dbe:	b5b0      	push	{r4, r5, r7, lr}
 8013dc0:	b08a      	sub	sp, #40	@ 0x28
 8013dc2:	af04      	add	r7, sp, #16
 8013dc4:	6078      	str	r0, [r7, #4]
 8013dc6:	6039      	str	r1, [r7, #0]
UINT                direction;
UINT                length;


    /* Get the pointer to the Endpoint.  */
    endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 8013dc8:	683b      	ldr	r3, [r7, #0]
 8013dca:	685b      	ldr	r3, [r3, #4]
 8013dcc:	613b      	str	r3, [r7, #16]

    /* Now get the physical ED attached to this endpoint.  */
    ed =  endpoint -> ux_endpoint_ed;
 8013dce:	693b      	ldr	r3, [r7, #16]
 8013dd0:	689b      	ldr	r3, [r3, #8]
 8013dd2:	60fb      	str	r3, [r7, #12]

    /* Save the pending transfer in the ED.  */
    ed -> ux_stm32_ed_transfer_request = transfer_request;
 8013dd4:	68fb      	ldr	r3, [r7, #12]
 8013dd6:	683a      	ldr	r2, [r7, #0]
 8013dd8:	609a      	str	r2, [r3, #8]

    /* Direction, 0 : Output / 1 : Input */
    direction = (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 1 : 0;
 8013dda:	683b      	ldr	r3, [r7, #0]
 8013ddc:	695b      	ldr	r3, [r3, #20]
 8013dde:	09db      	lsrs	r3, r3, #7
 8013de0:	f003 0301 	and.w	r3, r3, #1
 8013de4:	60bb      	str	r3, [r7, #8]

    /* If the direction is OUT, request size is larger than MPS, and DMA is not used, we need to set transfer length to MPS.  */
    if ((direction == 0) && (transfer_request -> ux_transfer_request_requested_length > endpoint -> ux_endpoint_descriptor.wMaxPacketSize)
 8013de6:	68bb      	ldr	r3, [r7, #8]
 8013de8:	2b00      	cmp	r3, #0
 8013dea:	d10e      	bne.n	8013e0a <_ux_hcd_stm32_request_bulk_transfer+0x4c>
 8013dec:	683b      	ldr	r3, [r7, #0]
 8013dee:	68da      	ldr	r2, [r3, #12]
 8013df0:	693b      	ldr	r3, [r7, #16]
 8013df2:	69db      	ldr	r3, [r3, #28]
 8013df4:	429a      	cmp	r2, r3
 8013df6:	d908      	bls.n	8013e0a <_ux_hcd_stm32_request_bulk_transfer+0x4c>
#ifndef USB_DRD_FS
        && (hcd_stm32 -> hcd_handle -> Init.dma_enable == 0)
 8013df8:	687b      	ldr	r3, [r7, #4]
 8013dfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8013dfc:	799b      	ldrb	r3, [r3, #6]
 8013dfe:	2b00      	cmp	r3, #0
 8013e00:	d103      	bne.n	8013e0a <_ux_hcd_stm32_request_bulk_transfer+0x4c>
#endif /* USB_DRD_FS */
          )
    {

        /* Set transfer length to MPS.  */
        length = endpoint -> ux_endpoint_descriptor.wMaxPacketSize;
 8013e02:	693b      	ldr	r3, [r7, #16]
 8013e04:	69db      	ldr	r3, [r3, #28]
 8013e06:	617b      	str	r3, [r7, #20]
 8013e08:	e002      	b.n	8013e10 <_ux_hcd_stm32_request_bulk_transfer+0x52>
    }
    else
    {

        /* Keep the original transfer length.  */
        length = transfer_request -> ux_transfer_request_requested_length;
 8013e0a:	683b      	ldr	r3, [r7, #0]
 8013e0c:	68db      	ldr	r3, [r3, #12]
 8013e0e:	617b      	str	r3, [r7, #20]
    }

    /* Save the transfer status in the ED.  */
    ed -> ux_stm32_ed_status = direction == 0 ? UX_HCD_STM32_ED_STATUS_BULK_OUT : UX_HCD_STM32_ED_STATUS_BULK_IN;
 8013e10:	68bb      	ldr	r3, [r7, #8]
 8013e12:	2b00      	cmp	r3, #0
 8013e14:	d101      	bne.n	8013e1a <_ux_hcd_stm32_request_bulk_transfer+0x5c>
 8013e16:	2209      	movs	r2, #9
 8013e18:	e000      	b.n	8013e1c <_ux_hcd_stm32_request_bulk_transfer+0x5e>
 8013e1a:	2208      	movs	r2, #8
 8013e1c:	68fb      	ldr	r3, [r7, #12]
 8013e1e:	731a      	strb	r2, [r3, #12]

    /* Save the transfer length.  */
    transfer_request -> ux_transfer_request_packet_length = length;
 8013e20:	683b      	ldr	r3, [r7, #0]
 8013e22:	697a      	ldr	r2, [r7, #20]
 8013e24:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Submit the transfer request.  */
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8013e2a:	68fb      	ldr	r3, [r7, #12]
 8013e2c:	7b59      	ldrb	r1, [r3, #13]
 8013e2e:	68bb      	ldr	r3, [r7, #8]
 8013e30:	b2dc      	uxtb	r4, r3
                             direction,
                             EP_TYPE_BULK, USBH_PID_DATA,
                             transfer_request->ux_transfer_request_data_pointer,
 8013e32:	683b      	ldr	r3, [r7, #0]
 8013e34:	689b      	ldr	r3, [r3, #8]
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8013e36:	697a      	ldr	r2, [r7, #20]
 8013e38:	b292      	uxth	r2, r2
 8013e3a:	2500      	movs	r5, #0
 8013e3c:	9503      	str	r5, [sp, #12]
 8013e3e:	9202      	str	r2, [sp, #8]
 8013e40:	9301      	str	r3, [sp, #4]
 8013e42:	2301      	movs	r3, #1
 8013e44:	9300      	str	r3, [sp, #0]
 8013e46:	2302      	movs	r3, #2
 8013e48:	4622      	mov	r2, r4
 8013e4a:	f7ef fa29 	bl	80032a0 <HAL_HCD_HC_SubmitRequest>
                             length, 0);

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8013e4e:	2300      	movs	r3, #0
}
 8013e50:	4618      	mov	r0, r3
 8013e52:	3718      	adds	r7, #24
 8013e54:	46bd      	mov	sp, r7
 8013e56:	bdb0      	pop	{r4, r5, r7, pc}

08013e58 <_ux_hcd_stm32_request_control_transfer>:
/*                                            prefixed UX to MS_TO_TICK,  */
/*                                            resulting in version 6.x    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_request_control_transfer(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 8013e58:	b5b0      	push	{r4, r5, r7, lr}
 8013e5a:	b090      	sub	sp, #64	@ 0x40
 8013e5c:	af04      	add	r7, sp, #16
 8013e5e:	6078      	str	r0, [r7, #4]
 8013e60:	6039      	str	r1, [r7, #0]
UINT                    saved_actual_length;
UINT                    saved_request_type;
UCHAR *                 saved_request_data_pointer;

    /* Get the pointer to the Endpoint.  */
    endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 8013e62:	683b      	ldr	r3, [r7, #0]
 8013e64:	685b      	ldr	r3, [r3, #4]
 8013e66:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Set device speed.  */
    switch (endpoint -> ux_endpoint_device -> ux_device_speed)
 8013e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013e6c:	691b      	ldr	r3, [r3, #16]
 8013e6e:	2b02      	cmp	r3, #2
 8013e70:	d006      	beq.n	8013e80 <_ux_hcd_stm32_request_control_transfer+0x28>
 8013e72:	2b02      	cmp	r3, #2
 8013e74:	d80d      	bhi.n	8013e92 <_ux_hcd_stm32_request_control_transfer+0x3a>
 8013e76:	2b00      	cmp	r3, #0
 8013e78:	d008      	beq.n	8013e8c <_ux_hcd_stm32_request_control_transfer+0x34>
 8013e7a:	2b01      	cmp	r3, #1
 8013e7c:	d003      	beq.n	8013e86 <_ux_hcd_stm32_request_control_transfer+0x2e>
 8013e7e:	e008      	b.n	8013e92 <_ux_hcd_stm32_request_control_transfer+0x3a>
    {
    case UX_HIGH_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_HIGH;
 8013e80:	2300      	movs	r3, #0
 8013e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8013e84:	e007      	b.n	8013e96 <_ux_hcd_stm32_request_control_transfer+0x3e>
    case UX_FULL_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_FULL;
 8013e86:	2301      	movs	r3, #1
 8013e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8013e8a:	e004      	b.n	8013e96 <_ux_hcd_stm32_request_control_transfer+0x3e>
    case UX_LOW_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_LOW;
 8013e8c:	2302      	movs	r3, #2
 8013e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8013e90:	e001      	b.n	8013e96 <_ux_hcd_stm32_request_control_transfer+0x3e>
    default:
        return(UX_ERROR);
 8013e92:	23ff      	movs	r3, #255	@ 0xff
 8013e94:	e1a1      	b.n	80141da <_ux_hcd_stm32_request_control_transfer+0x382>
    }

    /* Now get the physical ED attached to this endpoint.  */
    ed =  endpoint -> ux_endpoint_ed;
 8013e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e98:	689b      	ldr	r3, [r3, #8]
 8013e9a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Save the pending transfer in the ED.  */
    ed -> ux_stm32_ed_transfer_request = transfer_request;
 8013e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e9e:	683a      	ldr	r2, [r7, #0]
 8013ea0:	609a      	str	r2, [r3, #8]

    /* Build the SETUP packet (phase 1 of the control transfer).  */
    setup_request =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, UX_SETUP_SIZE);
 8013ea2:	2208      	movs	r2, #8
 8013ea4:	2100      	movs	r1, #0
 8013ea6:	2000      	movs	r0, #0
 8013ea8:	f7fe fa1e 	bl	80122e8 <_ux_utility_memory_allocate>
 8013eac:	6238      	str	r0, [r7, #32]
    if (setup_request == UX_NULL)
 8013eae:	6a3b      	ldr	r3, [r7, #32]
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d101      	bne.n	8013eb8 <_ux_hcd_stm32_request_control_transfer+0x60>
        return(UX_MEMORY_INSUFFICIENT);
 8013eb4:	2312      	movs	r3, #18
 8013eb6:	e190      	b.n	80141da <_ux_hcd_stm32_request_control_transfer+0x382>

    /* Build the SETUP request.  */
    *setup_request =                            transfer_request -> ux_transfer_request_function;
 8013eb8:	683b      	ldr	r3, [r7, #0]
 8013eba:	699b      	ldr	r3, [r3, #24]
 8013ebc:	b2da      	uxtb	r2, r3
 8013ebe:	6a3b      	ldr	r3, [r7, #32]
 8013ec0:	701a      	strb	r2, [r3, #0]
    *(setup_request + UX_SETUP_REQUEST_TYPE) =  transfer_request -> ux_transfer_request_type;
 8013ec2:	683b      	ldr	r3, [r7, #0]
 8013ec4:	695b      	ldr	r3, [r3, #20]
 8013ec6:	b2da      	uxtb	r2, r3
 8013ec8:	6a3b      	ldr	r3, [r7, #32]
 8013eca:	701a      	strb	r2, [r3, #0]
    *(setup_request + UX_SETUP_REQUEST) =       transfer_request -> ux_transfer_request_function;
 8013ecc:	683b      	ldr	r3, [r7, #0]
 8013ece:	699a      	ldr	r2, [r3, #24]
 8013ed0:	6a3b      	ldr	r3, [r7, #32]
 8013ed2:	3301      	adds	r3, #1
 8013ed4:	b2d2      	uxtb	r2, r2
 8013ed6:	701a      	strb	r2, [r3, #0]
    _ux_utility_short_put(setup_request + UX_SETUP_VALUE, transfer_request -> ux_transfer_request_value);
 8013ed8:	6a3b      	ldr	r3, [r7, #32]
 8013eda:	1c9a      	adds	r2, r3, #2
 8013edc:	683b      	ldr	r3, [r7, #0]
 8013ede:	69db      	ldr	r3, [r3, #28]
 8013ee0:	b29b      	uxth	r3, r3
 8013ee2:	4619      	mov	r1, r3
 8013ee4:	4610      	mov	r0, r2
 8013ee6:	f7fe fd12 	bl	801290e <_ux_utility_short_put>
    _ux_utility_short_put(setup_request + UX_SETUP_INDEX, transfer_request -> ux_transfer_request_index);
 8013eea:	6a3b      	ldr	r3, [r7, #32]
 8013eec:	1d1a      	adds	r2, r3, #4
 8013eee:	683b      	ldr	r3, [r7, #0]
 8013ef0:	6a1b      	ldr	r3, [r3, #32]
 8013ef2:	b29b      	uxth	r3, r3
 8013ef4:	4619      	mov	r1, r3
 8013ef6:	4610      	mov	r0, r2
 8013ef8:	f7fe fd09 	bl	801290e <_ux_utility_short_put>
    _ux_utility_short_put(setup_request + UX_SETUP_LENGTH, (USHORT) transfer_request -> ux_transfer_request_requested_length);
 8013efc:	6a3b      	ldr	r3, [r7, #32]
 8013efe:	1d9a      	adds	r2, r3, #6
 8013f00:	683b      	ldr	r3, [r7, #0]
 8013f02:	68db      	ldr	r3, [r3, #12]
 8013f04:	b29b      	uxth	r3, r3
 8013f06:	4619      	mov	r1, r3
 8013f08:	4610      	mov	r0, r2
 8013f0a:	f7fe fd00 	bl	801290e <_ux_utility_short_put>

    /* Save the original transfer parameter.  */
    saved_requested_length = transfer_request -> ux_transfer_request_requested_length;
 8013f0e:	683b      	ldr	r3, [r7, #0]
 8013f10:	68db      	ldr	r3, [r3, #12]
 8013f12:	61fb      	str	r3, [r7, #28]
    saved_request_data_pointer = transfer_request -> ux_transfer_request_data_pointer;
 8013f14:	683b      	ldr	r3, [r7, #0]
 8013f16:	689b      	ldr	r3, [r3, #8]
 8013f18:	61bb      	str	r3, [r7, #24]

    /* Reset requested length for SETUP packet.  */
    transfer_request -> ux_transfer_request_requested_length = 0;
 8013f1a:	683b      	ldr	r3, [r7, #0]
 8013f1c:	2200      	movs	r2, #0
 8013f1e:	60da      	str	r2, [r3, #12]

    /* Set the packet length for SETUP packet.  */
    transfer_request -> ux_transfer_request_packet_length = 8;
 8013f20:	683b      	ldr	r3, [r7, #0]
 8013f22:	2208      	movs	r2, #8
 8013f24:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change data pointer to setup data buffer.  */
    transfer_request -> ux_transfer_request_data_pointer = setup_request;
 8013f26:	683b      	ldr	r3, [r7, #0]
 8013f28:	6a3a      	ldr	r2, [r7, #32]
 8013f2a:	609a      	str	r2, [r3, #8]

    /* Set the current status.  */
    ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_CONTROL_SETUP;
 8013f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f2e:	2203      	movs	r2, #3
 8013f30:	731a      	strb	r2, [r3, #12]

    /* Initialize the host channel for SETUP phase.  */
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8013f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f38:	7b59      	ldrb	r1, [r3, #13]
                    ed -> ux_stm32_ed_channel,
                    0,
                    endpoint -> ux_endpoint_device -> ux_device_address,
 8013f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013f3e:	68db      	ldr	r3, [r3, #12]
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 8013f40:	b2dc      	uxtb	r4, r3
 8013f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f44:	b2db      	uxtb	r3, r3
                    device_speed,
                    EP_TYPE_CTRL,
                    endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 8013f46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013f48:	69d2      	ldr	r2, [r2, #28]
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 8013f4a:	b292      	uxth	r2, r2
 8013f4c:	9202      	str	r2, [sp, #8]
 8013f4e:	2200      	movs	r2, #0
 8013f50:	9201      	str	r2, [sp, #4]
 8013f52:	9300      	str	r3, [sp, #0]
 8013f54:	4623      	mov	r3, r4
 8013f56:	2200      	movs	r2, #0
 8013f58:	f7ef f8c7 	bl	80030ea <HAL_HCD_HC_Init>

    /* Send the SETUP packet.  */
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0, EP_TYPE_CTRL, USBH_PID_SETUP, setup_request, 8, 0);
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8013f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f62:	7b59      	ldrb	r1, [r3, #13]
 8013f64:	2300      	movs	r3, #0
 8013f66:	9303      	str	r3, [sp, #12]
 8013f68:	2308      	movs	r3, #8
 8013f6a:	9302      	str	r3, [sp, #8]
 8013f6c:	6a3b      	ldr	r3, [r7, #32]
 8013f6e:	9301      	str	r3, [sp, #4]
 8013f70:	2300      	movs	r3, #0
 8013f72:	9300      	str	r3, [sp, #0]
 8013f74:	2300      	movs	r3, #0
 8013f76:	2200      	movs	r2, #0
 8013f78:	f7ef f992 	bl	80032a0 <HAL_HCD_HC_SubmitRequest>

    /* Wait for the completion of the transfer request.  */
    status =  _ux_utility_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT));
 8013f7c:	683b      	ldr	r3, [r7, #0]
 8013f7e:	3344      	adds	r3, #68	@ 0x44
 8013f80:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8013f84:	4618      	mov	r0, r3
 8013f86:	f7fe fc4f 	bl	8012828 <_ux_utility_semaphore_get>
 8013f8a:	6178      	str	r0, [r7, #20]

    /* Restore original data buffer pointer.  */
    transfer_request -> ux_transfer_request_data_pointer = saved_request_data_pointer;
 8013f8c:	683b      	ldr	r3, [r7, #0]
 8013f8e:	69ba      	ldr	r2, [r7, #24]
 8013f90:	609a      	str	r2, [r3, #8]

    /* Free the resources.  */
    _ux_utility_memory_free(setup_request);
 8013f92:	6a38      	ldr	r0, [r7, #32]
 8013f94:	f7fe faee 	bl	8012574 <_ux_utility_memory_free>

    /* If the semaphore did not succeed we probably have a time out.  */
    if (status != UX_SUCCESS)
 8013f98:	697b      	ldr	r3, [r7, #20]
 8013f9a:	2b00      	cmp	r3, #0
 8013f9c:	d007      	beq.n	8013fae <_ux_hcd_stm32_request_control_transfer+0x156>
    {

        /* All transfers pending need to abort. There may have been a partial transfer.  */
        _ux_host_stack_transfer_request_abort(transfer_request);
 8013f9e:	6838      	ldr	r0, [r7, #0]
 8013fa0:	f7fe f80c 	bl	8011fbc <_ux_host_stack_transfer_request_abort>

        /* There was an error, return to the caller.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 8013fa4:	683b      	ldr	r3, [r7, #0]
 8013fa6:	225c      	movs	r2, #92	@ 0x5c
 8013fa8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_TRANSFER_TIMEOUT);
 8013faa:	235c      	movs	r3, #92	@ 0x5c
 8013fac:	e115      	b.n	80141da <_ux_hcd_stm32_request_control_transfer+0x382>
    }

    /* Check the transfer request completion code.  */
    if (transfer_request -> ux_transfer_request_completion_code != UX_SUCCESS)
 8013fae:	683b      	ldr	r3, [r7, #0]
 8013fb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013fb2:	2b00      	cmp	r3, #0
 8013fb4:	d002      	beq.n	8013fbc <_ux_hcd_stm32_request_control_transfer+0x164>
    {

        /* Return completion to caller.  */
        return(transfer_request -> ux_transfer_request_completion_code);
 8013fb6:	683b      	ldr	r3, [r7, #0]
 8013fb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013fba:	e10e      	b.n	80141da <_ux_hcd_stm32_request_control_transfer+0x382>
    }

    /* Check if there is data phase.  */
    if (saved_requested_length)
 8013fbc:	69fb      	ldr	r3, [r7, #28]
 8013fbe:	2b00      	cmp	r3, #0
 8013fc0:	f000 808d 	beq.w	80140de <_ux_hcd_stm32_request_control_transfer+0x286>
    {

        /* Check the direction of the transaction.  */
        if ((transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN)
 8013fc4:	683b      	ldr	r3, [r7, #0]
 8013fc6:	695b      	ldr	r3, [r3, #20]
 8013fc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	d018      	beq.n	8014002 <_ux_hcd_stm32_request_control_transfer+0x1aa>
        {

            /* Re-initialize the host channel to IN direction.  */
            HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 8013fd0:	687b      	ldr	r3, [r7, #4]
 8013fd2:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8013fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013fd6:	7b59      	ldrb	r1, [r3, #13]
                            ed -> ux_stm32_ed_channel,
                            0x80,
                            endpoint -> ux_endpoint_device -> ux_device_address,
 8013fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013fdc:	68db      	ldr	r3, [r3, #12]
            HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 8013fde:	b2dc      	uxtb	r4, r3
 8013fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013fe2:	b2db      	uxtb	r3, r3
                            device_speed,
                            EP_TYPE_CTRL,
                            endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 8013fe4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013fe6:	69d2      	ldr	r2, [r2, #28]
            HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 8013fe8:	b292      	uxth	r2, r2
 8013fea:	9202      	str	r2, [sp, #8]
 8013fec:	2200      	movs	r2, #0
 8013fee:	9201      	str	r2, [sp, #4]
 8013ff0:	9300      	str	r3, [sp, #0]
 8013ff2:	4623      	mov	r3, r4
 8013ff4:	2280      	movs	r2, #128	@ 0x80
 8013ff6:	f7ef f878 	bl	80030ea <HAL_HCD_HC_Init>

            /* Set the current status to data IN.  */
            ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_CONTROL_DATA_IN;
 8013ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013ffc:	2204      	movs	r2, #4
 8013ffe:	731a      	strb	r2, [r3, #12]
 8014000:	e002      	b.n	8014008 <_ux_hcd_stm32_request_control_transfer+0x1b0>
        }
        else
        {

            /* Set the current status to data OUT.  */
            ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_CONTROL_DATA_OUT;
 8014002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014004:	2205      	movs	r2, #5
 8014006:	731a      	strb	r2, [r3, #12]
        }

        /* Save the pending transfer in the ED.  */
        ed -> ux_stm32_ed_transfer_request = transfer_request;
 8014008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801400a:	683a      	ldr	r2, [r7, #0]
 801400c:	609a      	str	r2, [r3, #8]

        /* Set the transfer to pending.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STATUS_PENDING;
 801400e:	683b      	ldr	r3, [r7, #0]
 8014010:	2201      	movs	r2, #1
 8014012:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Restore requested length.  */
        transfer_request -> ux_transfer_request_requested_length = saved_requested_length;
 8014014:	683b      	ldr	r3, [r7, #0]
 8014016:	69fa      	ldr	r2, [r7, #28]
 8014018:	60da      	str	r2, [r3, #12]

        /* If the direction is OUT, request size is larger than MPS, and DMA is not used, we need to set transfer length to MPS.  */
        if (((transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_OUT)
 801401a:	683b      	ldr	r3, [r7, #0]
 801401c:	695b      	ldr	r3, [r3, #20]
 801401e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014022:	2b00      	cmp	r3, #0
 8014024:	d10f      	bne.n	8014046 <_ux_hcd_stm32_request_control_transfer+0x1ee>
             && (transfer_request -> ux_transfer_request_requested_length > endpoint -> ux_endpoint_descriptor.wMaxPacketSize)
 8014026:	683b      	ldr	r3, [r7, #0]
 8014028:	68da      	ldr	r2, [r3, #12]
 801402a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801402c:	69db      	ldr	r3, [r3, #28]
 801402e:	429a      	cmp	r2, r3
 8014030:	d909      	bls.n	8014046 <_ux_hcd_stm32_request_control_transfer+0x1ee>
#ifndef USB_DRD_FS
             && (hcd_stm32 -> hcd_handle -> Init.dma_enable == 0)
 8014032:	687b      	ldr	r3, [r7, #4]
 8014034:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014036:	799b      	ldrb	r3, [r3, #6]
 8014038:	2b00      	cmp	r3, #0
 801403a:	d104      	bne.n	8014046 <_ux_hcd_stm32_request_control_transfer+0x1ee>
#endif /* USB_DRD_FS */
            )
        {
            /* Set transfer length to MPS.  */
            transfer_request -> ux_transfer_request_packet_length = endpoint -> ux_endpoint_descriptor.wMaxPacketSize;
 801403c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801403e:	69da      	ldr	r2, [r3, #28]
 8014040:	683b      	ldr	r3, [r7, #0]
 8014042:	639a      	str	r2, [r3, #56]	@ 0x38
 8014044:	e003      	b.n	801404e <_ux_hcd_stm32_request_control_transfer+0x1f6>
        }
        else
        {

            /* Keep the original transfer length.  */
            transfer_request -> ux_transfer_request_packet_length = transfer_request -> ux_transfer_request_requested_length;
 8014046:	683b      	ldr	r3, [r7, #0]
 8014048:	68da      	ldr	r2, [r3, #12]
 801404a:	683b      	ldr	r3, [r7, #0]
 801404c:	639a      	str	r2, [r3, #56]	@ 0x38
        }

        /* Reset actual length.  */
        transfer_request -> ux_transfer_request_actual_length = 0;
 801404e:	683b      	ldr	r3, [r7, #0]
 8014050:	2200      	movs	r2, #0
 8014052:	611a      	str	r2, [r3, #16]

        /* Submit the transfer request.  */
        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8014054:	687b      	ldr	r3, [r7, #4]
 8014056:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8014058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801405a:	7b59      	ldrb	r1, [r3, #13]
                                 (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 1 : 0,
 801405c:	683b      	ldr	r3, [r7, #0]
 801405e:	695b      	ldr	r3, [r3, #20]
 8014060:	09db      	lsrs	r3, r3, #7
 8014062:	b2db      	uxtb	r3, r3
        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8014064:	f003 0301 	and.w	r3, r3, #1
 8014068:	b2dc      	uxtb	r4, r3
                                 EP_TYPE_CTRL, USBH_PID_DATA,
                                 transfer_request -> ux_transfer_request_data_pointer,
 801406a:	683b      	ldr	r3, [r7, #0]
 801406c:	689b      	ldr	r3, [r3, #8]
                                 transfer_request -> ux_transfer_request_packet_length, 0);
 801406e:	683a      	ldr	r2, [r7, #0]
 8014070:	6b92      	ldr	r2, [r2, #56]	@ 0x38
        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8014072:	b292      	uxth	r2, r2
 8014074:	2500      	movs	r5, #0
 8014076:	9503      	str	r5, [sp, #12]
 8014078:	9202      	str	r2, [sp, #8]
 801407a:	9301      	str	r3, [sp, #4]
 801407c:	2301      	movs	r3, #1
 801407e:	9300      	str	r3, [sp, #0]
 8014080:	2300      	movs	r3, #0
 8014082:	4622      	mov	r2, r4
 8014084:	f7ef f90c 	bl	80032a0 <HAL_HCD_HC_SubmitRequest>

        /* Wait for the completion of the transfer request.  */
        status =  _ux_utility_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT));
 8014088:	683b      	ldr	r3, [r7, #0]
 801408a:	3344      	adds	r3, #68	@ 0x44
 801408c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8014090:	4618      	mov	r0, r3
 8014092:	f7fe fbc9 	bl	8012828 <_ux_utility_semaphore_get>
 8014096:	6178      	str	r0, [r7, #20]

        /* If the semaphore did not succeed we probably have a time out.  */
        if (status != UX_SUCCESS)
 8014098:	697b      	ldr	r3, [r7, #20]
 801409a:	2b00      	cmp	r3, #0
 801409c:	d007      	beq.n	80140ae <_ux_hcd_stm32_request_control_transfer+0x256>
        {

            /* All transfers pending need to abort. There may have been a partial transfer.  */
            _ux_host_stack_transfer_request_abort(transfer_request);
 801409e:	6838      	ldr	r0, [r7, #0]
 80140a0:	f7fd ff8c 	bl	8011fbc <_ux_host_stack_transfer_request_abort>

            /* There was an error, return to the caller.  */
            transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 80140a4:	683b      	ldr	r3, [r7, #0]
 80140a6:	225c      	movs	r2, #92	@ 0x5c
 80140a8:	635a      	str	r2, [r3, #52]	@ 0x34

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_TRANSFER_TIMEOUT);
 80140aa:	235c      	movs	r3, #92	@ 0x5c
 80140ac:	e095      	b.n	80141da <_ux_hcd_stm32_request_control_transfer+0x382>

        }

        /* Check the transfer request completion code.  */
        if (transfer_request -> ux_transfer_request_completion_code != UX_SUCCESS)
 80140ae:	683b      	ldr	r3, [r7, #0]
 80140b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80140b2:	2b00      	cmp	r3, #0
 80140b4:	d002      	beq.n	80140bc <_ux_hcd_stm32_request_control_transfer+0x264>
        {

            /* Return completion to caller.  */
            return(transfer_request -> ux_transfer_request_completion_code);
 80140b6:	683b      	ldr	r3, [r7, #0]
 80140b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80140ba:	e08e      	b.n	80141da <_ux_hcd_stm32_request_control_transfer+0x382>
        }

        if ((transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN)
 80140bc:	683b      	ldr	r3, [r7, #0]
 80140be:	695b      	ldr	r3, [r3, #20]
 80140c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80140c4:	2b00      	cmp	r3, #0
 80140c6:	d00a      	beq.n	80140de <_ux_hcd_stm32_request_control_transfer+0x286>
        {

            /* Get the actual transfer length.  */
            transfer_request -> ux_transfer_request_actual_length = HAL_HCD_HC_GetXferCount(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel);
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80140cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140ce:	7b5b      	ldrb	r3, [r3, #13]
 80140d0:	4619      	mov	r1, r3
 80140d2:	4610      	mov	r0, r2
 80140d4:	f7ef fbd7 	bl	8003886 <HAL_HCD_HC_GetXferCount>
 80140d8:	4602      	mov	r2, r0
 80140da:	683b      	ldr	r3, [r7, #0]
 80140dc:	611a      	str	r2, [r3, #16]
        }
    }

    /* Setup status phase direction.  */
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80140e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140e4:	7b59      	ldrb	r1, [r3, #13]
                ed -> ux_stm32_ed_channel,
                (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 0 : 0x80,
 80140e6:	683b      	ldr	r3, [r7, #0]
 80140e8:	695b      	ldr	r3, [r3, #20]
 80140ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80140ee:	2b00      	cmp	r3, #0
 80140f0:	d001      	beq.n	80140f6 <_ux_hcd_stm32_request_control_transfer+0x29e>
 80140f2:	2400      	movs	r4, #0
 80140f4:	e000      	b.n	80140f8 <_ux_hcd_stm32_request_control_transfer+0x2a0>
 80140f6:	2480      	movs	r4, #128	@ 0x80
                endpoint -> ux_endpoint_device -> ux_device_address,
 80140f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80140fc:	68db      	ldr	r3, [r3, #12]
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80140fe:	b2dd      	uxtb	r5, r3
 8014100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014102:	b2db      	uxtb	r3, r3
                device_speed,
                EP_TYPE_CTRL,
                endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 8014104:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014106:	69d2      	ldr	r2, [r2, #28]
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 8014108:	b292      	uxth	r2, r2
 801410a:	9202      	str	r2, [sp, #8]
 801410c:	2200      	movs	r2, #0
 801410e:	9201      	str	r2, [sp, #4]
 8014110:	9300      	str	r3, [sp, #0]
 8014112:	462b      	mov	r3, r5
 8014114:	4622      	mov	r2, r4
 8014116:	f7ee ffe8 	bl	80030ea <HAL_HCD_HC_Init>

    /* Save the pending transfer in the ED.  */
    ed -> ux_stm32_ed_transfer_request = transfer_request;
 801411a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801411c:	683a      	ldr	r2, [r7, #0]
 801411e:	609a      	str	r2, [r3, #8]

    /* Set the transfer to pending.  */
    transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STATUS_PENDING;
 8014120:	683b      	ldr	r3, [r7, #0]
 8014122:	2201      	movs	r2, #1
 8014124:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Save the original transfer parameter.  */
    saved_requested_length = transfer_request -> ux_transfer_request_requested_length;
 8014126:	683b      	ldr	r3, [r7, #0]
 8014128:	68db      	ldr	r3, [r3, #12]
 801412a:	61fb      	str	r3, [r7, #28]
    transfer_request -> ux_transfer_request_requested_length = 0;
 801412c:	683b      	ldr	r3, [r7, #0]
 801412e:	2200      	movs	r2, #0
 8014130:	60da      	str	r2, [r3, #12]
    saved_actual_length = transfer_request -> ux_transfer_request_actual_length;
 8014132:	683b      	ldr	r3, [r7, #0]
 8014134:	691b      	ldr	r3, [r3, #16]
 8014136:	613b      	str	r3, [r7, #16]
    transfer_request -> ux_transfer_request_actual_length = 0;
 8014138:	683b      	ldr	r3, [r7, #0]
 801413a:	2200      	movs	r2, #0
 801413c:	611a      	str	r2, [r3, #16]
    saved_request_type = transfer_request -> ux_transfer_request_type;
 801413e:	683b      	ldr	r3, [r7, #0]
 8014140:	695b      	ldr	r3, [r3, #20]
 8014142:	60fb      	str	r3, [r7, #12]
    transfer_request -> ux_transfer_request_type = (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? UX_REQUEST_OUT : UX_REQUEST_IN;
 8014144:	683b      	ldr	r3, [r7, #0]
 8014146:	695b      	ldr	r3, [r3, #20]
 8014148:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801414c:	2b00      	cmp	r3, #0
 801414e:	d001      	beq.n	8014154 <_ux_hcd_stm32_request_control_transfer+0x2fc>
 8014150:	2200      	movs	r2, #0
 8014152:	e000      	b.n	8014156 <_ux_hcd_stm32_request_control_transfer+0x2fe>
 8014154:	2280      	movs	r2, #128	@ 0x80
 8014156:	683b      	ldr	r3, [r7, #0]
 8014158:	615a      	str	r2, [r3, #20]

    /* Reset the packet length.  */
    transfer_request -> ux_transfer_request_packet_length = 0;
 801415a:	683b      	ldr	r3, [r7, #0]
 801415c:	2200      	movs	r2, #0
 801415e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Set the current status to data OUT.  */
    ed -> ux_stm32_ed_status = ((transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN) ?
 8014160:	683b      	ldr	r3, [r7, #0]
 8014162:	695b      	ldr	r3, [r3, #20]
 8014164:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014168:	2b00      	cmp	r3, #0
 801416a:	d001      	beq.n	8014170 <_ux_hcd_stm32_request_control_transfer+0x318>
 801416c:	2206      	movs	r2, #6
 801416e:	e000      	b.n	8014172 <_ux_hcd_stm32_request_control_transfer+0x31a>
 8014170:	2207      	movs	r2, #7
 8014172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014174:	731a      	strb	r2, [r3, #12]
                                UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_IN : UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_OUT;

    /* Submit the request for status phase.  */
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 801417a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801417c:	7b59      	ldrb	r1, [r3, #13]
                             (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 1 : 0,
 801417e:	683b      	ldr	r3, [r7, #0]
 8014180:	695b      	ldr	r3, [r3, #20]
 8014182:	09db      	lsrs	r3, r3, #7
 8014184:	b2db      	uxtb	r3, r3
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8014186:	f003 0301 	and.w	r3, r3, #1
 801418a:	b2da      	uxtb	r2, r3
 801418c:	2300      	movs	r3, #0
 801418e:	9303      	str	r3, [sp, #12]
 8014190:	2300      	movs	r3, #0
 8014192:	9302      	str	r3, [sp, #8]
 8014194:	2300      	movs	r3, #0
 8014196:	9301      	str	r3, [sp, #4]
 8014198:	2301      	movs	r3, #1
 801419a:	9300      	str	r3, [sp, #0]
 801419c:	2300      	movs	r3, #0
 801419e:	f7ef f87f 	bl	80032a0 <HAL_HCD_HC_SubmitRequest>
                             EP_TYPE_CTRL, USBH_PID_DATA, 0, 0, 0);

    /* Wait for the completion of the transfer request.  */
    status =  _ux_utility_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT));
 80141a2:	683b      	ldr	r3, [r7, #0]
 80141a4:	3344      	adds	r3, #68	@ 0x44
 80141a6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80141aa:	4618      	mov	r0, r3
 80141ac:	f7fe fb3c 	bl	8012828 <_ux_utility_semaphore_get>
 80141b0:	6178      	str	r0, [r7, #20]

    /* Restore the original transfer parameter.  */
    transfer_request -> ux_transfer_request_requested_length = saved_requested_length;
 80141b2:	683b      	ldr	r3, [r7, #0]
 80141b4:	69fa      	ldr	r2, [r7, #28]
 80141b6:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_actual_length    = saved_actual_length;
 80141b8:	683b      	ldr	r3, [r7, #0]
 80141ba:	693a      	ldr	r2, [r7, #16]
 80141bc:	611a      	str	r2, [r3, #16]
    transfer_request -> ux_transfer_request_type             = saved_request_type;
 80141be:	683b      	ldr	r3, [r7, #0]
 80141c0:	68fa      	ldr	r2, [r7, #12]
 80141c2:	615a      	str	r2, [r3, #20]

    /* If the semaphore did not succeed we probably have a time out.  */
    if (status != UX_SUCCESS)
 80141c4:	697b      	ldr	r3, [r7, #20]
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	d005      	beq.n	80141d6 <_ux_hcd_stm32_request_control_transfer+0x37e>
    {

        /* All transfers pending need to abort. There may have been a partial transfer.  */
        _ux_host_stack_transfer_request_abort(transfer_request);
 80141ca:	6838      	ldr	r0, [r7, #0]
 80141cc:	f7fd fef6 	bl	8011fbc <_ux_host_stack_transfer_request_abort>

        /* There was an error, return to the caller.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 80141d0:	683b      	ldr	r3, [r7, #0]
 80141d2:	225c      	movs	r2, #92	@ 0x5c
 80141d4:	635a      	str	r2, [r3, #52]	@ 0x34
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }

    /* Return completion to caller.  */
    return(transfer_request -> ux_transfer_request_completion_code);
 80141d6:	683b      	ldr	r3, [r7, #0]
 80141d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 80141da:	4618      	mov	r0, r3
 80141dc:	3730      	adds	r7, #48	@ 0x30
 80141de:	46bd      	mov	sp, r7
 80141e0:	bdb0      	pop	{r4, r5, r7, pc}

080141e2 <_ux_hcd_stm32_request_periodic_transfer>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_request_periodic_transfer(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 80141e2:	b580      	push	{r7, lr}
 80141e4:	b086      	sub	sp, #24
 80141e6:	af00      	add	r7, sp, #0
 80141e8:	6078      	str	r0, [r7, #4]
 80141ea:	6039      	str	r1, [r7, #0]
UX_HCD_STM32_ED         *ed;
UX_INT_SAVE_AREA


    /* Get the pointer to the Endpoint.  */
    endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 80141ec:	683b      	ldr	r3, [r7, #0]
 80141ee:	685b      	ldr	r3, [r3, #4]
 80141f0:	617b      	str	r3, [r7, #20]

    /* Now get the physical ED attached to this endpoint.  */
    ed =  endpoint -> ux_endpoint_ed;
 80141f2:	697b      	ldr	r3, [r7, #20]
 80141f4:	689b      	ldr	r3, [r3, #8]
 80141f6:	613b      	str	r3, [r7, #16]

    /* Save the transfer status in the ED.  */
    ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_PERIODIC_TRANSFER;
 80141f8:	693b      	ldr	r3, [r7, #16]
 80141fa:	220a      	movs	r2, #10
 80141fc:	731a      	strb	r2, [r3, #12]

    /* Disable interrupt.  */
    UX_DISABLE_INTS
 80141fe:	2001      	movs	r0, #1
 8014200:	f7ec f846 	bl	8000290 <_tx_thread_interrupt_control>
 8014204:	60f8      	str	r0, [r7, #12]

    /* Save the pending transfer in the ED.  */
    ed -> ux_stm32_ed_transfer_request = transfer_request;
 8014206:	693b      	ldr	r3, [r7, #16]
 8014208:	683a      	ldr	r2, [r7, #0]
 801420a:	609a      	str	r2, [r3, #8]

    /* Restore interrupt.  */
    UX_RESTORE_INTS
 801420c:	68f8      	ldr	r0, [r7, #12]
 801420e:	f7ec f83f 	bl	8000290 <_tx_thread_interrupt_control>

    /* There is no need to wake up the stm32 controller on this transfer
       since periodic transactions will be picked up when the interrupt
       tree is scanned.  */
    return(UX_SUCCESS);
 8014212:	2300      	movs	r3, #0
}
 8014214:	4618      	mov	r0, r3
 8014216:	3718      	adds	r7, #24
 8014218:	46bd      	mov	sp, r7
 801421a:	bd80      	pop	{r7, pc}

0801421c <_ux_hcd_stm32_request_transfer>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_request_transfer(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 801421c:	b580      	push	{r7, lr}
 801421e:	b084      	sub	sp, #16
 8014220:	af00      	add	r7, sp, #0
 8014222:	6078      	str	r0, [r7, #4]
 8014224:	6039      	str	r1, [r7, #0]

UX_ENDPOINT     *endpoint;
UINT            status;

    /* Device Connection Status.  */
    if (hcd_stm32 -> ux_hcd_stm32_controller_flag & UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED)
 8014226:	687b      	ldr	r3, [r7, #4]
 8014228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801422a:	f003 0301 	and.w	r3, r3, #1
 801422e:	2b00      	cmp	r3, #0
 8014230:	d02b      	beq.n	801428a <_ux_hcd_stm32_request_transfer+0x6e>
    {

        /* Get the pointer to the Endpoint.  */
        endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 8014232:	683b      	ldr	r3, [r7, #0]
 8014234:	685b      	ldr	r3, [r3, #4]
 8014236:	60bb      	str	r3, [r7, #8]

        /* We reset the actual length field of the transfer request as a safety measure.  */
        transfer_request -> ux_transfer_request_actual_length =  0;
 8014238:	683b      	ldr	r3, [r7, #0]
 801423a:	2200      	movs	r2, #0
 801423c:	611a      	str	r2, [r3, #16]

        /* Isolate the endpoint type and route the transfer request.  */
        switch ((endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE)
 801423e:	68bb      	ldr	r3, [r7, #8]
 8014240:	699b      	ldr	r3, [r3, #24]
 8014242:	f003 0303 	and.w	r3, r3, #3
 8014246:	2b03      	cmp	r3, #3
 8014248:	d81c      	bhi.n	8014284 <_ux_hcd_stm32_request_transfer+0x68>
 801424a:	a201      	add	r2, pc, #4	@ (adr r2, 8014250 <_ux_hcd_stm32_request_transfer+0x34>)
 801424c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014250:	08014261 	.word	0x08014261
 8014254:	08014279 	.word	0x08014279
 8014258:	0801426d 	.word	0x0801426d
 801425c:	08014279 	.word	0x08014279
        {

        case UX_CONTROL_ENDPOINT:

            status =  _ux_hcd_stm32_request_control_transfer(hcd_stm32, transfer_request);
 8014260:	6839      	ldr	r1, [r7, #0]
 8014262:	6878      	ldr	r0, [r7, #4]
 8014264:	f7ff fdf8 	bl	8013e58 <_ux_hcd_stm32_request_control_transfer>
 8014268:	60f8      	str	r0, [r7, #12]
            break;
 801426a:	e010      	b.n	801428e <_ux_hcd_stm32_request_transfer+0x72>


        case UX_BULK_ENDPOINT:

            status =  _ux_hcd_stm32_request_bulk_transfer(hcd_stm32, transfer_request);
 801426c:	6839      	ldr	r1, [r7, #0]
 801426e:	6878      	ldr	r0, [r7, #4]
 8014270:	f7ff fda5 	bl	8013dbe <_ux_hcd_stm32_request_bulk_transfer>
 8014274:	60f8      	str	r0, [r7, #12]
            break;
 8014276:	e00a      	b.n	801428e <_ux_hcd_stm32_request_transfer+0x72>

        case UX_INTERRUPT_ENDPOINT:
        case UX_ISOCHRONOUS_ENDPOINT:

            status =  _ux_hcd_stm32_request_periodic_transfer(hcd_stm32, transfer_request);
 8014278:	6839      	ldr	r1, [r7, #0]
 801427a:	6878      	ldr	r0, [r7, #4]
 801427c:	f7ff ffb1 	bl	80141e2 <_ux_hcd_stm32_request_periodic_transfer>
 8014280:	60f8      	str	r0, [r7, #12]
            break;
 8014282:	e004      	b.n	801428e <_ux_hcd_stm32_request_transfer+0x72>

        default:

            status =  UX_ERROR;
 8014284:	23ff      	movs	r3, #255	@ 0xff
 8014286:	60fb      	str	r3, [r7, #12]
 8014288:	e001      	b.n	801428e <_ux_hcd_stm32_request_transfer+0x72>
    }
    else
    {

        /* Error, no device attached.  */
        status = UX_NO_DEVICE_CONNECTED;
 801428a:	235f      	movs	r3, #95	@ 0x5f
 801428c:	60fb      	str	r3, [r7, #12]

    }

    return(status);
 801428e:	68fb      	ldr	r3, [r7, #12]
}
 8014290:	4618      	mov	r0, r3
 8014292:	3710      	adds	r7, #16
 8014294:	46bd      	mov	sp, r7
 8014296:	bd80      	pop	{r7, pc}

08014298 <_ux_hcd_stm32_transfer_abort>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_transfer_abort(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 8014298:	b580      	push	{r7, lr}
 801429a:	b084      	sub	sp, #16
 801429c:	af00      	add	r7, sp, #0
 801429e:	6078      	str	r0, [r7, #4]
 80142a0:	6039      	str	r1, [r7, #0]
UX_ENDPOINT         *endpoint;
UX_HCD_STM32_ED     *ed;


    /* Get the pointer to the endpoint associated with the transfer request.  */
    endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 80142a2:	683b      	ldr	r3, [r7, #0]
 80142a4:	685b      	ldr	r3, [r3, #4]
 80142a6:	60fb      	str	r3, [r7, #12]

    /* From the endpoint container, get the address of the physical endpoint.  */
    ed =  (UX_HCD_STM32_ED *) endpoint -> ux_endpoint_ed;
 80142a8:	68fb      	ldr	r3, [r7, #12]
 80142aa:	689b      	ldr	r3, [r3, #8]
 80142ac:	60bb      	str	r3, [r7, #8]

    /* Check if this physical endpoint has been initialized properly!  */
    if (ed == UX_NULL)
 80142ae:	68bb      	ldr	r3, [r7, #8]
 80142b0:	2b00      	cmp	r3, #0
 80142b2:	d106      	bne.n	80142c2 <_ux_hcd_stm32_transfer_abort+0x2a>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_ENDPOINT_HANDLE_UNKNOWN);
 80142b4:	2253      	movs	r2, #83	@ 0x53
 80142b6:	2101      	movs	r1, #1
 80142b8:	2002      	movs	r0, #2
 80142ba:	f7fd feb9 	bl	8012030 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_ENDPOINT_HANDLE_UNKNOWN);
 80142be:	2353      	movs	r3, #83	@ 0x53
 80142c0:	e00e      	b.n	80142e0 <_ux_hcd_stm32_transfer_abort+0x48>
    }

    /* Save the transfer status in the ED.  */
    ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_ABORTED;
 80142c2:	68bb      	ldr	r3, [r7, #8]
 80142c4:	2202      	movs	r2, #2
 80142c6:	731a      	strb	r2, [r3, #12]

    /* Halt the host channel.  */
    HAL_HCD_HC_Halt(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel);
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80142cc:	68bb      	ldr	r3, [r7, #8]
 80142ce:	7b5b      	ldrb	r3, [r3, #13]
 80142d0:	4619      	mov	r1, r3
 80142d2:	4610      	mov	r0, r2
 80142d4:	f7ee ffc1 	bl	800325a <HAL_HCD_HC_Halt>

    /* Wait for the controller to finish the current frame processing.  */
    _ux_utility_delay_ms(1);
 80142d8:	2001      	movs	r0, #1
 80142da:	f7fd ff7d 	bl	80121d8 <_ux_utility_delay_ms>

    /* Return successful completion.  */
    return(UX_SUCCESS);
 80142de:	2300      	movs	r3, #0
}
 80142e0:	4618      	mov	r0, r3
 80142e2:	3710      	adds	r7, #16
 80142e4:	46bd      	mov	sp, r7
 80142e6:	bd80      	pop	{r7, pc}

080142e8 <MX_USBX_Host_Init>:
  * @brief  Application USBX Host Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT MX_USBX_Host_Init(VOID *memory_ptr)
{
 80142e8:	b580      	push	{r7, lr}
 80142ea:	b086      	sub	sp, #24
 80142ec:	af00      	add	r7, sp, #0
 80142ee:	6078      	str	r0, [r7, #4]
  UINT ret = UX_SUCCESS;
 80142f0:	2300      	movs	r3, #0
 80142f2:	617b      	str	r3, [r7, #20]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	613b      	str	r3, [r7, #16]
  /* USER CODE BEGIN MX_USBX_Host_MEM_POOL */
  char *pointer;
  /* USER CODE END MX_USBX_Host_MEM_POOL */

  /* USER CODE BEGIN MX_USBX_Host_Init */
  if (tx_byte_allocate(byte_pool, (VOID **)&pointer,
 80142f8:	f107 010c 	add.w	r1, r7, #12
 80142fc:	2300      	movs	r3, #0
 80142fe:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8014302:	6938      	ldr	r0, [r7, #16]
 8014304:	f7fa fe10 	bl	800ef28 <_txe_byte_allocate>
 8014308:	4603      	mov	r3, r0
 801430a:	2b00      	cmp	r3, #0
 801430c:	d001      	beq.n	8014312 <MX_USBX_Host_Init+0x2a>
                       USBX_MEMORY_SIZE, TX_NO_WAIT) != TX_SUCCESS)
  {
    return TX_POOL_ERROR;
 801430e:	2302      	movs	r3, #2
 8014310:	e010      	b.n	8014334 <MX_USBX_Host_Init+0x4c>
  }
  /* Initialize USBX memory. */
  if (ux_system_initialize(pointer, USBX_MEMORY_SIZE, UX_NULL, 0) != UX_SUCCESS)
 8014312:	68f8      	ldr	r0, [r7, #12]
 8014314:	2300      	movs	r3, #0
 8014316:	2200      	movs	r2, #0
 8014318:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 801431c:	f7fd feaa 	bl	8012074 <_ux_system_initialize>
 8014320:	4603      	mov	r3, r0
 8014322:	2b00      	cmp	r3, #0
 8014324:	d001      	beq.n	801432a <MX_USBX_Host_Init+0x42>
  {
    return UX_ERROR;
 8014326:	23ff      	movs	r3, #255	@ 0xff
 8014328:	e004      	b.n	8014334 <MX_USBX_Host_Init+0x4c>
  }

  ret = lgc_interface_printer_init();
 801432a:	f005 f8f7 	bl	801951c <lgc_interface_printer_init>
 801432e:	4603      	mov	r3, r0
 8014330:	617b      	str	r3, [r7, #20]
  /* USER CODE END MX_USBX_Host_Init */

  return ret;
 8014332:	697b      	ldr	r3, [r7, #20]
}
 8014334:	4618      	mov	r0, r3
 8014336:	3718      	adds	r7, #24
 8014338:	46bd      	mov	sp, r7
 801433a:	bd80      	pop	{r7, pc}

0801433c <lgc_hmi_update_task_entry>:
static void hmi_set_current_page(uint8_t page);
//-------------------------------------------------------------------------------
// task definition
//-------------------------------------------------------------------------------
void lgc_hmi_update_task_entry(void *param)
{
 801433c:	b580      	push	{r7, lr}
 801433e:	b09e      	sub	sp, #120	@ 0x78
 8014340:	af02      	add	r7, sp, #8
 8014342:	6078      	str	r0, [r7, #4]
    /*local variables*/
    lgc_measurements_t *measurements;
    lgc_t state_data;
    RTC_DateTime_t datetime;
    LGC_CONF_TypeDef_t conf = {0};
 8014344:	f107 0310 	add.w	r3, r7, #16
 8014348:	2234      	movs	r2, #52	@ 0x34
 801434a:	2100      	movs	r1, #0
 801434c:	4618      	mov	r0, r3
 801434e:	f005 fdf9 	bl	8019f44 <memset>
    uint16_t value = 0;
 8014352:	2300      	movs	r3, #0
 8014354:	81fb      	strh	r3, [r7, #14]
    /*alloc memory for measurements*/
    measurements = osAllocMem(sizeof(lgc_measurements_t));
 8014356:	f240 70dc 	movw	r0, #2012	@ 0x7dc
 801435a:	f001 f851 	bl	8015400 <osAllocMem>
 801435e:	66f8      	str	r0, [r7, #108]	@ 0x6c
    if (measurements == NULL)
 8014360:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014362:	2b00      	cmp	r3, #0
 8014364:	d104      	bne.n	8014370 <lgc_hmi_update_task_entry+0x34>
    {
        for (;;)
        {
            osDelayTask(1000);
 8014366:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 801436a:	f005 fc23 	bl	8019bb4 <osDelayTask>
 801436e:	e7fa      	b.n	8014366 <lgc_hmi_update_task_entry+0x2a>
        }
    }
    osDelayTask(500); // wait for system to stabilize
 8014370:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8014374:	f005 fc1e 	bl	8019bb4 <osDelayTask>

    // set initial page
    hmi_set_current_page(HMI_PAGE1);
 8014378:	2001      	movs	r0, #1
 801437a:	f000 fc07 	bl	8014b8c <hmi_set_current_page>

    for (;;)
    {
        // wait for update event
        osWaitForEventBits(&events, LGC_HMI_UPDATE_REQUIRED | LGC_HMI_SENSOR_TEST_UPDATE, FALSE, TRUE, INFINITE_DELAY);
 801437e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014382:	9300      	str	r3, [sp, #0]
 8014384:	2301      	movs	r3, #1
 8014386:	2200      	movs	r2, #0
 8014388:	21a0      	movs	r1, #160	@ 0xa0
 801438a:	4874      	ldr	r0, [pc, #464]	@ (801455c <lgc_hmi_update_task_entry+0x220>)
 801438c:	f005 fc6a 	bl	8019c64 <osWaitForEventBits>
        // state machine
        switch (hmi_data.current_page)
 8014390:	4b73      	ldr	r3, [pc, #460]	@ (8014560 <lgc_hmi_update_task_entry+0x224>)
 8014392:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8014396:	2b01      	cmp	r3, #1
 8014398:	d003      	beq.n	80143a2 <lgc_hmi_update_task_entry+0x66>
 801439a:	2b03      	cmp	r3, #3
 801439c:	f000 80a9 	beq.w	80144f2 <lgc_hmi_update_task_entry+0x1b6>
                osSetEventBits(&events, LGC_HMI_SENSOR_TEST_UPDATE);
            }
            break;
        }
        default:
            break;
 80143a0:	e0db      	b.n	801455a <lgc_hmi_update_task_entry+0x21e>
            lgc_get_measurements(measurements);
 80143a2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80143a4:	f000 ffd8 	bl	8015358 <lgc_get_measurements>
            lgc_get_state_data(&state_data);
 80143a8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80143ac:	4618      	mov	r0, r3
 80143ae:	f000 ffeb 	bl	8015388 <lgc_get_state_data>
            lgc_module_rtc_get(&datetime);
 80143b2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80143b6:	4618      	mov	r0, r3
 80143b8:	f005 faf0 	bl	801999c <lgc_module_rtc_get>
            lgc_module_conf_get(&conf);
 80143bc:	f107 0310 	add.w	r3, r7, #16
 80143c0:	4618      	mov	r0, r3
 80143c2:	f004 fd97 	bl	8018ef4 <lgc_module_conf_get>
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_STATE, state_data.state);
 80143c6:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80143ca:	461a      	mov	r2, r3
 80143cc:	f241 1110 	movw	r1, #4368	@ 0x1110
 80143d0:	4864      	ldr	r0, [pc, #400]	@ (8014564 <lgc_hmi_update_task_entry+0x228>)
 80143d2:	f001 fd37 	bl	8015e44 <dwin_write_vp_u16>
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_ICON_SPEEP, state_data.speed_motor);
 80143d6:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 80143da:	461a      	mov	r2, r3
 80143dc:	f241 1111 	movw	r1, #4369	@ 0x1111
 80143e0:	4860      	ldr	r0, [pc, #384]	@ (8014564 <lgc_hmi_update_task_entry+0x228>)
 80143e2:	f001 fd2f 	bl	8015e44 <dwin_write_vp_u16>
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_CONFIG_YEAR, datetime.year);
 80143e6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80143ea:	461a      	mov	r2, r3
 80143ec:	f241 3143 	movw	r1, #4931	@ 0x1343
 80143f0:	485c      	ldr	r0, [pc, #368]	@ (8014564 <lgc_hmi_update_task_entry+0x228>)
 80143f2:	f001 fd27 	bl	8015e44 <dwin_write_vp_u16>
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_CONFIG_MONTH, datetime.month);
 80143f6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80143fa:	461a      	mov	r2, r3
 80143fc:	f241 3142 	movw	r1, #4930	@ 0x1342
 8014400:	4858      	ldr	r0, [pc, #352]	@ (8014564 <lgc_hmi_update_task_entry+0x228>)
 8014402:	f001 fd1f 	bl	8015e44 <dwin_write_vp_u16>
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_CONFIG_DAY, datetime.day);
 8014406:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 801440a:	461a      	mov	r2, r3
 801440c:	f241 3141 	movw	r1, #4929	@ 0x1341
 8014410:	4854      	ldr	r0, [pc, #336]	@ (8014564 <lgc_hmi_update_task_entry+0x228>)
 8014412:	f001 fd17 	bl	8015e44 <dwin_write_vp_u16>
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_BATCH_COUNT, measurements->current_batch_index);
 8014416:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014418:	881b      	ldrh	r3, [r3, #0]
 801441a:	461a      	mov	r2, r3
 801441c:	f241 0150 	movw	r1, #4176	@ 0x1050
 8014420:	4850      	ldr	r0, [pc, #320]	@ (8014564 <lgc_hmi_update_task_entry+0x228>)
 8014422:	f001 fd0f 	bl	8015e44 <dwin_write_vp_u16>
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_LEATHER_COUNT, measurements->current_leather_index);
 8014426:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014428:	885b      	ldrh	r3, [r3, #2]
 801442a:	461a      	mov	r2, r3
 801442c:	f241 0151 	movw	r1, #4177	@ 0x1051
 8014430:	484c      	ldr	r0, [pc, #304]	@ (8014564 <lgc_hmi_update_task_entry+0x228>)
 8014432:	f001 fd07 	bl	8015e44 <dwin_write_vp_u16>
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_CURRENT_LEATHER_AREA, (uint16_t)(measurements->current_leather_area * 100)); // assuming area in cm, sending as integer
 8014436:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8014438:	edd3 7a01 	vldr	s15, [r3, #4]
 801443c:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8014568 <lgc_hmi_update_task_entry+0x22c>
 8014440:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014444:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8014448:	ee17 3a90 	vmov	r3, s15
 801444c:	b29b      	uxth	r3, r3
 801444e:	461a      	mov	r2, r3
 8014450:	f44f 5183 	mov.w	r1, #4192	@ 0x1060
 8014454:	4843      	ldr	r0, [pc, #268]	@ (8014564 <lgc_hmi_update_task_entry+0x228>)
 8014456:	f001 fcf5 	bl	8015e44 <dwin_write_vp_u16>
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_FEEDBACK_MOTOR, state_data.feedback_motor);
 801445a:	f897 3069 	ldrb.w	r3, [r7, #105]	@ 0x69
 801445e:	461a      	mov	r2, r3
 8014460:	f241 1112 	movw	r1, #4370	@ 0x1112
 8014464:	483f      	ldr	r0, [pc, #252]	@ (8014564 <lgc_hmi_update_task_entry+0x228>)
 8014466:	f001 fced 	bl	8015e44 <dwin_write_vp_u16>
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_ACUMULATED_LEATHER_AREA, (uint16_t)(measurements->batch_measurement[measurements->current_batch_index] * 100)); // assuming area in cm, sending as integer
 801446a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801446c:	881b      	ldrh	r3, [r3, #0]
 801446e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8014470:	f503 7397 	add.w	r3, r3, #302	@ 0x12e
 8014474:	009b      	lsls	r3, r3, #2
 8014476:	4413      	add	r3, r2
 8014478:	edd3 7a00 	vldr	s15, [r3]
 801447c:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8014568 <lgc_hmi_update_task_entry+0x22c>
 8014480:	ee67 7a87 	vmul.f32	s15, s15, s14
 8014484:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8014488:	ee17 3a90 	vmov	r3, s15
 801448c:	b29b      	uxth	r3, r3
 801448e:	461a      	mov	r2, r3
 8014490:	f44f 5184 	mov.w	r1, #4224	@ 0x1080
 8014494:	4833      	ldr	r0, [pc, #204]	@ (8014564 <lgc_hmi_update_task_entry+0x228>)
 8014496:	f001 fcd5 	bl	8015e44 <dwin_write_vp_u16>
            dwin_write_text(&dwin_hmi, LGC_HMI_VP_CONFIG_TEXT_NAME_CLIENT, conf.client_name);
 801449a:	f107 0310 	add.w	r3, r7, #16
 801449e:	461a      	mov	r2, r3
 80144a0:	f241 3110 	movw	r1, #4880	@ 0x1310
 80144a4:	482f      	ldr	r0, [pc, #188]	@ (8014564 <lgc_hmi_update_task_entry+0x228>)
 80144a6:	f001 fd57 	bl	8015f58 <dwin_write_text>
            dwin_write_text(&dwin_hmi, LGC_HMI_VP_CONFIG_TEXT_NAME_COLOR, conf.color);
 80144aa:	f107 0310 	add.w	r3, r7, #16
 80144ae:	330c      	adds	r3, #12
 80144b0:	461a      	mov	r2, r3
 80144b2:	f44f 5199 	mov.w	r1, #4896	@ 0x1320
 80144b6:	482b      	ldr	r0, [pc, #172]	@ (8014564 <lgc_hmi_update_task_entry+0x228>)
 80144b8:	f001 fd4e 	bl	8015f58 <dwin_write_text>
            dwin_write_text(&dwin_hmi, LGC_HMI_VP_CONFIG_TEXT_NAME_LEATHER, conf.leather_id);
 80144bc:	f107 0310 	add.w	r3, r7, #16
 80144c0:	3316      	adds	r3, #22
 80144c2:	461a      	mov	r2, r3
 80144c4:	f241 3130 	movw	r1, #4912	@ 0x1330
 80144c8:	4826      	ldr	r0, [pc, #152]	@ (8014564 <lgc_hmi_update_task_entry+0x228>)
 80144ca:	f001 fd45 	bl	8015f58 <dwin_write_text>
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_CONFIG_NUMBER_NAME_LEATHER, conf.batch);
 80144ce:	f8d7 303a 	ldr.w	r3, [r7, #58]	@ 0x3a
 80144d2:	b29b      	uxth	r3, r3
 80144d4:	461a      	mov	r2, r3
 80144d6:	f44f 519a 	mov.w	r1, #4928	@ 0x1340
 80144da:	4822      	ldr	r0, [pc, #136]	@ (8014564 <lgc_hmi_update_task_entry+0x228>)
 80144dc:	f001 fcb2 	bl	8015e44 <dwin_write_vp_u16>
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_CONFIG_UNITS, conf.units);
 80144e0:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80144e4:	461a      	mov	r2, r3
 80144e6:	f241 3150 	movw	r1, #4944	@ 0x1350
 80144ea:	481e      	ldr	r0, [pc, #120]	@ (8014564 <lgc_hmi_update_task_entry+0x228>)
 80144ec:	f001 fcaa 	bl	8015e44 <dwin_write_vp_u16>
            break;
 80144f0:	e033      	b.n	801455a <lgc_hmi_update_task_entry+0x21e>
            lgc_modbus_read_holding_regs(hmi_data.sensor_test_id % 12, 45, &value, 1);
 80144f2:	4b1b      	ldr	r3, [pc, #108]	@ (8014560 <lgc_hmi_update_task_entry+0x224>)
 80144f4:	785a      	ldrb	r2, [r3, #1]
 80144f6:	4b1d      	ldr	r3, [pc, #116]	@ (801456c <lgc_hmi_update_task_entry+0x230>)
 80144f8:	fba3 1302 	umull	r1, r3, r3, r2
 80144fc:	08d9      	lsrs	r1, r3, #3
 80144fe:	460b      	mov	r3, r1
 8014500:	005b      	lsls	r3, r3, #1
 8014502:	440b      	add	r3, r1
 8014504:	009b      	lsls	r3, r3, #2
 8014506:	1ad3      	subs	r3, r2, r3
 8014508:	b2d8      	uxtb	r0, r3
 801450a:	f107 020e 	add.w	r2, r7, #14
 801450e:	2301      	movs	r3, #1
 8014510:	212d      	movs	r1, #45	@ 0x2d
 8014512:	f004 fdf9 	bl	8019108 <lgc_modbus_read_holding_regs>
            osAcquireMutex(&hmi_data.mutex);
 8014516:	4816      	ldr	r0, [pc, #88]	@ (8014570 <lgc_hmi_update_task_entry+0x234>)
 8014518:	f005 fc62 	bl	8019de0 <osAcquireMutex>
            hmi_data.sensor_test_value = value;
 801451c:	89fa      	ldrh	r2, [r7, #14]
 801451e:	4b10      	ldr	r3, [pc, #64]	@ (8014560 <lgc_hmi_update_task_entry+0x224>)
 8014520:	805a      	strh	r2, [r3, #2]
            osReleaseMutex(&hmi_data.mutex);
 8014522:	4813      	ldr	r0, [pc, #76]	@ (8014570 <lgc_hmi_update_task_entry+0x234>)
 8014524:	f005 fc69 	bl	8019dfa <osReleaseMutex>
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_TEST_BIT_SENSOR, hmi_data.sensor_test_value);
 8014528:	4b0d      	ldr	r3, [pc, #52]	@ (8014560 <lgc_hmi_update_task_entry+0x224>)
 801452a:	885b      	ldrh	r3, [r3, #2]
 801452c:	461a      	mov	r2, r3
 801452e:	f241 1104 	movw	r1, #4356	@ 0x1104
 8014532:	480c      	ldr	r0, [pc, #48]	@ (8014564 <lgc_hmi_update_task_entry+0x228>)
 8014534:	f001 fc86 	bl	8015e44 <dwin_write_vp_u16>
            if (osWaitForEventBits(&events, LGC_HMI_UPDATE_REQUIRED, FALSE, FALSE, 400) != TRUE)
 8014538:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 801453c:	9300      	str	r3, [sp, #0]
 801453e:	2300      	movs	r3, #0
 8014540:	2200      	movs	r2, #0
 8014542:	2120      	movs	r1, #32
 8014544:	4805      	ldr	r0, [pc, #20]	@ (801455c <lgc_hmi_update_task_entry+0x220>)
 8014546:	f005 fb8d 	bl	8019c64 <osWaitForEventBits>
 801454a:	4603      	mov	r3, r0
 801454c:	2b01      	cmp	r3, #1
 801454e:	d003      	beq.n	8014558 <lgc_hmi_update_task_entry+0x21c>
                osSetEventBits(&events, LGC_HMI_SENSOR_TEST_UPDATE);
 8014550:	2180      	movs	r1, #128	@ 0x80
 8014552:	4802      	ldr	r0, [pc, #8]	@ (801455c <lgc_hmi_update_task_entry+0x220>)
 8014554:	f005 fb6c 	bl	8019c30 <osSetEventBits>
            break;
 8014558:	bf00      	nop
        osWaitForEventBits(&events, LGC_HMI_UPDATE_REQUIRED | LGC_HMI_SENSOR_TEST_UPDATE, FALSE, TRUE, INFINITE_DELAY);
 801455a:	e710      	b.n	801437e <lgc_hmi_update_task_entry+0x42>
 801455c:	20016624 	.word	0x20016624
 8014560:	200165e4 	.word	0x200165e4
 8014564:	20016424 	.word	0x20016424
 8014568:	42c80000 	.word	0x42c80000
 801456c:	aaaaaaab 	.word	0xaaaaaaab
 8014570:	200165e8 	.word	0x200165e8

08014574 <lgc_hmi_task_entry>:
        }
    }
}
void lgc_hmi_task_entry(void *param)
{
 8014574:	b580      	push	{r7, lr}
 8014576:	b094      	sub	sp, #80	@ 0x50
 8014578:	af00      	add	r7, sp, #0
 801457a:	6078      	str	r0, [r7, #4]
    /*local variables*/
    dwin_evt_t msg = {0};
 801457c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8014580:	2200      	movs	r2, #0
 8014582:	601a      	str	r2, [r3, #0]
 8014584:	605a      	str	r2, [r3, #4]
 8014586:	609a      	str	r2, [r3, #8]
 8014588:	60da      	str	r2, [r3, #12]
    uint16_t value = 0;
 801458a:	2300      	movs	r3, #0
 801458c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    LGC_CONF_TypeDef_t conf = {0};
 801458e:	f107 0308 	add.w	r3, r7, #8
 8014592:	2234      	movs	r2, #52	@ 0x34
 8014594:	2100      	movs	r1, #0
 8014596:	4618      	mov	r0, r3
 8014598:	f005 fcd4 	bl	8019f44 <memset>
    /*main loop*/
    for (;;)
    {
        if (osReceiveFromQueue(&hmi_msg, &msg, INFINITE_DELAY) != TRUE)
 801459c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80145a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80145a4:	4619      	mov	r1, r3
 80145a6:	4875      	ldr	r0, [pc, #468]	@ (801477c <lgc_hmi_task_entry+0x208>)
 80145a8:	f005 fc8e 	bl	8019ec8 <osReceiveFromQueue>
 80145ac:	4603      	mov	r3, r0
 80145ae:	2b01      	cmp	r3, #1
 80145b0:	f040 80e2 	bne.w	8014778 <lgc_hmi_task_entry+0x204>
        {
            continue;
        }

        switch (msg.addr)
 80145b4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80145b8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80145bc:	d041      	beq.n	8014642 <lgc_hmi_task_entry+0xce>
 80145be:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80145c2:	f300 80d2 	bgt.w	801476a <lgc_hmi_task_entry+0x1f6>
 80145c6:	f241 3250 	movw	r2, #4944	@ 0x1350
 80145ca:	4293      	cmp	r3, r2
 80145cc:	f000 80bb 	beq.w	8014746 <lgc_hmi_task_entry+0x1d2>
 80145d0:	f241 3250 	movw	r2, #4944	@ 0x1350
 80145d4:	4293      	cmp	r3, r2
 80145d6:	f300 80c8 	bgt.w	801476a <lgc_hmi_task_entry+0x1f6>
 80145da:	f241 1201 	movw	r2, #4353	@ 0x1101
 80145de:	4293      	cmp	r3, r2
 80145e0:	d034      	beq.n	801464c <lgc_hmi_task_entry+0xd8>
 80145e2:	f241 1201 	movw	r2, #4353	@ 0x1101
 80145e6:	4293      	cmp	r3, r2
 80145e8:	f300 80bf 	bgt.w	801476a <lgc_hmi_task_entry+0x1f6>
 80145ec:	f241 0202 	movw	r2, #4098	@ 0x1002
 80145f0:	4293      	cmp	r3, r2
 80145f2:	d063      	beq.n	80146bc <lgc_hmi_task_entry+0x148>
 80145f4:	f241 0205 	movw	r2, #4101	@ 0x1005
 80145f8:	4293      	cmp	r3, r2
 80145fa:	f040 80b6 	bne.w	801476a <lgc_hmi_task_entry+0x1f6>
        {
        case LGC_HMI_TOUCH_PAGE_ADDR:
        {
            /*get value*/
            value = (msg.data[0] << 8) | msg.data[1];
 80145fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014600:	781b      	ldrb	r3, [r3, #0]
 8014602:	b21b      	sxth	r3, r3
 8014604:	021b      	lsls	r3, r3, #8
 8014606:	b21a      	sxth	r2, r3
 8014608:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801460a:	3301      	adds	r3, #1
 801460c:	781b      	ldrb	r3, [r3, #0]
 801460e:	b21b      	sxth	r3, r3
 8014610:	4313      	orrs	r3, r2
 8014612:	b21b      	sxth	r3, r3
 8014614:	b29b      	uxth	r3, r3
 8014616:	87fb      	strh	r3, [r7, #62]	@ 0x3e
            /*set current page*/
            hmi_set_current_page((uint8_t)value);
 8014618:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801461a:	b2db      	uxtb	r3, r3
 801461c:	4618      	mov	r0, r3
 801461e:	f000 fab5 	bl	8014b8c <hmi_set_current_page>
            // verify page
            if (value == HMI_PAGE20 || value == HMI_PAGE6)
 8014622:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8014624:	2b14      	cmp	r3, #20
 8014626:	d002      	beq.n	801462e <lgc_hmi_task_entry+0xba>
 8014628:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801462a:	2b06      	cmp	r3, #6
 801462c:	d103      	bne.n	8014636 <lgc_hmi_task_entry+0xc2>
            {
                // set stop event
                osSetEventBits(&events, LGC_EVENT_STOP);
 801462e:	2101      	movs	r1, #1
 8014630:	4853      	ldr	r0, [pc, #332]	@ (8014780 <lgc_hmi_task_entry+0x20c>)
 8014632:	f005 fafd 	bl	8019c30 <osSetEventBits>
            }
            // update conf
            lgc_module_conf_get(&conf);
 8014636:	f107 0308 	add.w	r3, r7, #8
 801463a:	4618      	mov	r0, r3
 801463c:	f004 fc5a 	bl	8018ef4 <lgc_module_conf_get>
            break;
 8014640:	e093      	b.n	801476a <lgc_hmi_task_entry+0x1f6>
        }
        // print report
        case LGC_HMI_VP_PRINT:
        {
            // send print command
            osSetEventBits(&events, LGC_EVENT_PRINT_BATCH);
 8014642:	2140      	movs	r1, #64	@ 0x40
 8014644:	484e      	ldr	r0, [pc, #312]	@ (8014780 <lgc_hmi_task_entry+0x20c>)
 8014646:	f005 faf3 	bl	8019c30 <osSetEventBits>
            break;
 801464a:	e08e      	b.n	801476a <lgc_hmi_task_entry+0x1f6>
        }
        // Sensor test
        case LGC_HMI_VP_TEST_CHOICED_SENSOR:
        {
            /*get value*/
            value = (msg.data[0] << 8) | msg.data[1];
 801464c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801464e:	781b      	ldrb	r3, [r3, #0]
 8014650:	b21b      	sxth	r3, r3
 8014652:	021b      	lsls	r3, r3, #8
 8014654:	b21a      	sxth	r2, r3
 8014656:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014658:	3301      	adds	r3, #1
 801465a:	781b      	ldrb	r3, [r3, #0]
 801465c:	b21b      	sxth	r3, r3
 801465e:	4313      	orrs	r3, r2
 8014660:	b21b      	sxth	r3, r3
 8014662:	b29b      	uxth	r3, r3
 8014664:	87fb      	strh	r3, [r7, #62]	@ 0x3e
            /*store value*/
            osAcquireMutex(&hmi_data.mutex);
 8014666:	4847      	ldr	r0, [pc, #284]	@ (8014784 <lgc_hmi_task_entry+0x210>)
 8014668:	f005 fbba 	bl	8019de0 <osAcquireMutex>
            hmi_data.sensor_test_id = value;
 801466c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801466e:	b2da      	uxtb	r2, r3
 8014670:	4b45      	ldr	r3, [pc, #276]	@ (8014788 <lgc_hmi_task_entry+0x214>)
 8014672:	705a      	strb	r2, [r3, #1]
            hmi_data.sensor_test_active = true;
 8014674:	4b44      	ldr	r3, [pc, #272]	@ (8014788 <lgc_hmi_task_entry+0x214>)
 8014676:	2201      	movs	r2, #1
 8014678:	701a      	strb	r2, [r3, #0]
            osReleaseMutex(&hmi_data.mutex);
 801467a:	4842      	ldr	r0, [pc, #264]	@ (8014784 <lgc_hmi_task_entry+0x210>)
 801467c:	f005 fbbd 	bl	8019dfa <osReleaseMutex>
            // update sensor threadhold
            lgc_modbus_read_holding_regs(hmi_data.sensor_test_id % 12, 12, &value, 1);
 8014680:	4b41      	ldr	r3, [pc, #260]	@ (8014788 <lgc_hmi_task_entry+0x214>)
 8014682:	785a      	ldrb	r2, [r3, #1]
 8014684:	4b41      	ldr	r3, [pc, #260]	@ (801478c <lgc_hmi_task_entry+0x218>)
 8014686:	fba3 1302 	umull	r1, r3, r3, r2
 801468a:	08d9      	lsrs	r1, r3, #3
 801468c:	460b      	mov	r3, r1
 801468e:	005b      	lsls	r3, r3, #1
 8014690:	440b      	add	r3, r1
 8014692:	009b      	lsls	r3, r3, #2
 8014694:	1ad3      	subs	r3, r2, r3
 8014696:	b2d8      	uxtb	r0, r3
 8014698:	f107 023e 	add.w	r2, r7, #62	@ 0x3e
 801469c:	2301      	movs	r3, #1
 801469e:	210c      	movs	r1, #12
 80146a0:	f004 fd32 	bl	8019108 <lgc_modbus_read_holding_regs>
            // update offset value
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_TEST_SLIDER_THRESHOLD_SENSOR, value);
 80146a4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80146a6:	461a      	mov	r2, r3
 80146a8:	f241 1108 	movw	r1, #4360	@ 0x1108
 80146ac:	4838      	ldr	r0, [pc, #224]	@ (8014790 <lgc_hmi_task_entry+0x21c>)
 80146ae:	f001 fbc9 	bl	8015e44 <dwin_write_vp_u16>
            // set update event
            osSetEventBits(&events, LGC_HMI_SENSOR_TEST_UPDATE);
 80146b2:	2180      	movs	r1, #128	@ 0x80
 80146b4:	4832      	ldr	r0, [pc, #200]	@ (8014780 <lgc_hmi_task_entry+0x20c>)
 80146b6:	f005 fabb 	bl	8019c30 <osSetEventBits>
            break;
 80146ba:	e056      	b.n	801476a <lgc_hmi_task_entry+0x1f6>
        }
        // save data
        case LGC_HMI_VP_CONFIG_SAVE_CMD:
        {
            if (hmi_data.sensor_test_active)
 80146bc:	4b32      	ldr	r3, [pc, #200]	@ (8014788 <lgc_hmi_task_entry+0x214>)
 80146be:	781b      	ldrb	r3, [r3, #0]
 80146c0:	2b00      	cmp	r3, #0
 80146c2:	d027      	beq.n	8014714 <lgc_hmi_task_entry+0x1a0>
            {
                /*get value*/
                value = (msg.data[0] << 8) | msg.data[1];
 80146c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80146c6:	781b      	ldrb	r3, [r3, #0]
 80146c8:	b21b      	sxth	r3, r3
 80146ca:	021b      	lsls	r3, r3, #8
 80146cc:	b21a      	sxth	r2, r3
 80146ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80146d0:	3301      	adds	r3, #1
 80146d2:	781b      	ldrb	r3, [r3, #0]
 80146d4:	b21b      	sxth	r3, r3
 80146d6:	4313      	orrs	r3, r2
 80146d8:	b21b      	sxth	r3, r3
 80146da:	b29b      	uxth	r3, r3
 80146dc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
                /*store value*/
                if (lgc_modbus_write_holding_regs(hmi_data.sensor_test_id % 12, 12, &value, 1) != NO_ERROR)
 80146de:	4b2a      	ldr	r3, [pc, #168]	@ (8014788 <lgc_hmi_task_entry+0x214>)
 80146e0:	785a      	ldrb	r2, [r3, #1]
 80146e2:	4b2a      	ldr	r3, [pc, #168]	@ (801478c <lgc_hmi_task_entry+0x218>)
 80146e4:	fba3 1302 	umull	r1, r3, r3, r2
 80146e8:	08d9      	lsrs	r1, r3, #3
 80146ea:	460b      	mov	r3, r1
 80146ec:	005b      	lsls	r3, r3, #1
 80146ee:	440b      	add	r3, r1
 80146f0:	009b      	lsls	r3, r3, #2
 80146f2:	1ad3      	subs	r3, r2, r3
 80146f4:	b2d8      	uxtb	r0, r3
 80146f6:	f107 023e 	add.w	r2, r7, #62	@ 0x3e
 80146fa:	2301      	movs	r3, #1
 80146fc:	210c      	movs	r1, #12
 80146fe:	f004 fd29 	bl	8019154 <lgc_modbus_write_holding_regs>
 8014702:	4603      	mov	r3, r0
 8014704:	2b00      	cmp	r3, #0
 8014706:	d002      	beq.n	801470e <lgc_hmi_task_entry+0x19a>
                {
                    value = 2;
 8014708:	2302      	movs	r3, #2
 801470a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 801470c:	e009      	b.n	8014722 <lgc_hmi_task_entry+0x1ae>
                }
                else
                {
                    value = 1;
 801470e:	2301      	movs	r3, #1
 8014710:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8014712:	e006      	b.n	8014722 <lgc_hmi_task_entry+0x1ae>
                }
            }
            // another save data
            else
            {
                lgc_module_conf_set(&conf);
 8014714:	f107 0308 	add.w	r3, r7, #8
 8014718:	4618      	mov	r0, r3
 801471a:	f004 fc15 	bl	8018f48 <lgc_module_conf_set>
                value = 1;
 801471e:	2301      	movs	r3, #1
 8014720:	87fb      	strh	r3, [r7, #62]	@ 0x3e
            }
            // update result
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_CONFIG_SAVE_RESULT, value);
 8014722:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8014724:	461a      	mov	r2, r3
 8014726:	f241 0103 	movw	r1, #4099	@ 0x1003
 801472a:	4819      	ldr	r0, [pc, #100]	@ (8014790 <lgc_hmi_task_entry+0x21c>)
 801472c:	f001 fb8a 	bl	8015e44 <dwin_write_vp_u16>
            osDelayTask(1000);
 8014730:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8014734:	f005 fa3e 	bl	8019bb4 <osDelayTask>
            dwin_write_vp_u16(&dwin_hmi, LGC_HMI_VP_CONFIG_SAVE_RESULT, 0);
 8014738:	2200      	movs	r2, #0
 801473a:	f241 0103 	movw	r1, #4099	@ 0x1003
 801473e:	4814      	ldr	r0, [pc, #80]	@ (8014790 <lgc_hmi_task_entry+0x21c>)
 8014740:	f001 fb80 	bl	8015e44 <dwin_write_vp_u16>
            break;
 8014744:	e011      	b.n	801476a <lgc_hmi_task_entry+0x1f6>
        }
        case LGC_HMI_VP_CONFIG_UNITS:
        {
            value = (msg.data[0] << 8) | msg.data[1];
 8014746:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014748:	781b      	ldrb	r3, [r3, #0]
 801474a:	b21b      	sxth	r3, r3
 801474c:	021b      	lsls	r3, r3, #8
 801474e:	b21a      	sxth	r2, r3
 8014750:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014752:	3301      	adds	r3, #1
 8014754:	781b      	ldrb	r3, [r3, #0]
 8014756:	b21b      	sxth	r3, r3
 8014758:	4313      	orrs	r3, r2
 801475a:	b21b      	sxth	r3, r3
 801475c:	b29b      	uxth	r3, r3
 801475e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
            conf.units = (uint8_t)value;
 8014760:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8014762:	b2db      	uxtb	r3, r3
 8014764:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
            break;
 8014768:	bf00      	nop
        }
        }

        /*release memory*/
        osFreeMem(&msg.data);
 801476a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801476e:	3308      	adds	r3, #8
 8014770:	4618      	mov	r0, r3
 8014772:	f000 fe65 	bl	8015440 <osFreeMem>
 8014776:	e711      	b.n	801459c <lgc_hmi_task_entry+0x28>
            continue;
 8014778:	bf00      	nop
        if (osReceiveFromQueue(&hmi_msg, &msg, INFINITE_DELAY) != TRUE)
 801477a:	e70f      	b.n	801459c <lgc_hmi_task_entry+0x28>
 801477c:	20015fec 	.word	0x20015fec
 8014780:	20016624 	.word	0x20016624
 8014784:	200165e8 	.word	0x200165e8
 8014788:	200165e4 	.word	0x200165e4
 801478c:	aaaaaaab 	.word	0xaaaaaaab
 8014790:	20016424 	.word	0x20016424

08014794 <lgc_dwin_uart_transmit>:
/*---------------------------------------------------------------------------*/
/* Implementacin HAL                                                        */
/*---------------------------------------------------------------------------*/

uint32_t lgc_dwin_uart_transmit(uint8_t *data, uint16_t len)
{
 8014794:	b580      	push	{r7, lr}
 8014796:	b082      	sub	sp, #8
 8014798:	af00      	add	r7, sp, #0
 801479a:	6078      	str	r0, [r7, #4]
 801479c:	460b      	mov	r3, r1
 801479e:	807b      	strh	r3, [r7, #2]
    HAL_UART_Transmit_DMA(&huart6, (uint8_t *)data, len);
 80147a0:	887b      	ldrh	r3, [r7, #2]
 80147a2:	461a      	mov	r2, r3
 80147a4:	6879      	ldr	r1, [r7, #4]
 80147a6:	4809      	ldr	r0, [pc, #36]	@ (80147cc <lgc_dwin_uart_transmit+0x38>)
 80147a8:	f7f4 f8b6 	bl	8008918 <HAL_UART_Transmit_DMA>
    /*wait for transmit finish*/
    if (osWaitForSemaphore(&tx_cplt_flag, INFINITE_DELAY) != TRUE)
 80147ac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80147b0:	4807      	ldr	r0, [pc, #28]	@ (80147d0 <lgc_dwin_uart_transmit+0x3c>)
 80147b2:	f005 fab5 	bl	8019d20 <osWaitForSemaphore>
 80147b6:	4603      	mov	r3, r0
 80147b8:	2b01      	cmp	r3, #1
 80147ba:	d001      	beq.n	80147c0 <lgc_dwin_uart_transmit+0x2c>
    {
        return 0;
 80147bc:	2300      	movs	r3, #0
 80147be:	e000      	b.n	80147c2 <lgc_dwin_uart_transmit+0x2e>
    }

    return len;
 80147c0:	887b      	ldrh	r3, [r7, #2]
}
 80147c2:	4618      	mov	r0, r3
 80147c4:	3708      	adds	r7, #8
 80147c6:	46bd      	mov	sp, r7
 80147c8:	bd80      	pop	{r7, pc}
 80147ca:	bf00      	nop
 80147cc:	200153c8 	.word	0x200153c8
 80147d0:	2001651c 	.word	0x2001651c

080147d4 <lgc_dwin_get_tick>:

uint32_t lgc_dwin_get_tick(void)
{
 80147d4:	b580      	push	{r7, lr}
 80147d6:	af00      	add	r7, sp, #0
    return osGetSystemTime();
 80147d8:	f005 fb9e 	bl	8019f18 <osGetSystemTime>
 80147dc:	4603      	mov	r3, r0
}
 80147de:	4618      	mov	r0, r3
 80147e0:	bd80      	pop	{r7, pc}
	...

080147e4 <lgc_dwin_lock>:
void lgc_dwin_lock(void)
{
 80147e4:	b580      	push	{r7, lr}
 80147e6:	af00      	add	r7, sp, #0
    osAcquireMutex(&dwin_mutex);
 80147e8:	4802      	ldr	r0, [pc, #8]	@ (80147f4 <lgc_dwin_lock+0x10>)
 80147ea:	f005 faf9 	bl	8019de0 <osAcquireMutex>
}
 80147ee:	bf00      	nop
 80147f0:	bd80      	pop	{r7, pc}
 80147f2:	bf00      	nop
 80147f4:	200164b0 	.word	0x200164b0

080147f8 <lgc_dwin_unlock>:
void lgc_dwin_unlock(void)
{
 80147f8:	b580      	push	{r7, lr}
 80147fa:	af00      	add	r7, sp, #0
    osReleaseMutex(&dwin_mutex);
 80147fc:	4802      	ldr	r0, [pc, #8]	@ (8014808 <lgc_dwin_unlock+0x10>)
 80147fe:	f005 fafc 	bl	8019dfa <osReleaseMutex>
}
 8014802:	bf00      	nop
 8014804:	bd80      	pop	{r7, pc}
 8014806:	bf00      	nop
 8014808:	200164b0 	.word	0x200164b0

0801480c <lgc_dwin_signal>:

bool lgc_dwin_signal(uint32_t timeout)
{
 801480c:	b580      	push	{r7, lr}
 801480e:	b082      	sub	sp, #8
 8014810:	af00      	add	r7, sp, #0
 8014812:	6078      	str	r0, [r7, #4]
    return (osWaitForSemaphore(&dwin_response, timeout) == TRUE);
 8014814:	6879      	ldr	r1, [r7, #4]
 8014816:	4806      	ldr	r0, [pc, #24]	@ (8014830 <lgc_dwin_signal+0x24>)
 8014818:	f005 fa82 	bl	8019d20 <osWaitForSemaphore>
 801481c:	4603      	mov	r3, r0
 801481e:	2b01      	cmp	r3, #1
 8014820:	bf0c      	ite	eq
 8014822:	2301      	moveq	r3, #1
 8014824:	2300      	movne	r3, #0
 8014826:	b2db      	uxtb	r3, r3
}
 8014828:	4618      	mov	r0, r3
 801482a:	3708      	adds	r7, #8
 801482c:	46bd      	mov	sp, r7
 801482e:	bd80      	pop	{r7, pc}
 8014830:	200164e4 	.word	0x200164e4

08014834 <lgc_dwin_signal_set>:

void lgc_dwin_signal_set(void)
{
 8014834:	b580      	push	{r7, lr}
 8014836:	af00      	add	r7, sp, #0
    osReleaseSemaphore(&dwin_response);
 8014838:	4802      	ldr	r0, [pc, #8]	@ (8014844 <lgc_dwin_signal_set+0x10>)
 801483a:	f005 fa9b 	bl	8019d74 <osReleaseSemaphore>
}
 801483e:	bf00      	nop
 8014840:	bd80      	pop	{r7, pc}
 8014842:	bf00      	nop
 8014844:	200164e4 	.word	0x200164e4

08014848 <lgc_dwin_new_data_signal>:

/* Semforo para nuevos datos (Consumidor) */
void lgc_dwin_new_data_signal(void)
{
 8014848:	b580      	push	{r7, lr}
 801484a:	af00      	add	r7, sp, #0
    // Espera infinita hasta que llegue algo
    osWaitForSemaphore(&dwin_new_data_flag, INFINITE_DELAY);
 801484c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8014850:	4802      	ldr	r0, [pc, #8]	@ (801485c <lgc_dwin_new_data_signal+0x14>)
 8014852:	f005 fa65 	bl	8019d20 <osWaitForSemaphore>
}
 8014856:	bf00      	nop
 8014858:	bd80      	pop	{r7, pc}
 801485a:	bf00      	nop
 801485c:	20016500 	.word	0x20016500

08014860 <lgc_dwin_new_data_signal_set>:

/* Semforo para nuevos datos (Productor - ISR) */
void lgc_dwin_new_data_signal_set(void)
{
 8014860:	b580      	push	{r7, lr}
 8014862:	af00      	add	r7, sp, #0
    // IMPORTANTE: Si tu RTOS tiene funciones "FromISR", salas aqu.
    // ThreadX osReleaseSemaphore suele ser seguro en ISR, pero verifica tu port.
    osReleaseSemaphore(&dwin_new_data_flag);
 8014864:	4802      	ldr	r0, [pc, #8]	@ (8014870 <lgc_dwin_new_data_signal_set+0x10>)
 8014866:	f005 fa85 	bl	8019d74 <osReleaseSemaphore>
}
 801486a:	bf00      	nop
 801486c:	bd80      	pop	{r7, pc}
 801486e:	bf00      	nop
 8014870:	20016500 	.word	0x20016500

08014874 <lgc_dwin_process_task_entry>:

static void lgc_dwin_process_task_entry(void *param)
{
 8014874:	b580      	push	{r7, lr}
 8014876:	b082      	sub	sp, #8
 8014878:	af00      	add	r7, sp, #0
 801487a:	6078      	str	r0, [r7, #4]
    dwin_register_callback(&dwin_hmi, on_dwin_event, NULL);
 801487c:	2200      	movs	r2, #0
 801487e:	4904      	ldr	r1, [pc, #16]	@ (8014890 <lgc_dwin_process_task_entry+0x1c>)
 8014880:	4804      	ldr	r0, [pc, #16]	@ (8014894 <lgc_dwin_process_task_entry+0x20>)
 8014882:	f001 f9d1 	bl	8015c28 <dwin_register_callback>
    for (;;)
    {
        dwin_process(&dwin_hmi);
 8014886:	4803      	ldr	r0, [pc, #12]	@ (8014894 <lgc_dwin_process_task_entry+0x20>)
 8014888:	f001 fa3a 	bl	8015d00 <dwin_process>
 801488c:	e7fb      	b.n	8014886 <lgc_dwin_process_task_entry+0x12>
 801488e:	bf00      	nop
 8014890:	08014899 	.word	0x08014899
 8014894:	20016424 	.word	0x20016424

08014898 <on_dwin_event>:
}
/*---------------------------------------------------------------------------*/
/* hmi callbacks                                                             */
/*---------------------------------------------------------------------------*/
static void on_dwin_event(dwin_evt_t *evt, void *ctx)
{
 8014898:	b580      	push	{r7, lr}
 801489a:	b082      	sub	sp, #8
 801489c:	af00      	add	r7, sp, #0
 801489e:	6078      	str	r0, [r7, #4]
 80148a0:	6039      	str	r1, [r7, #0]
    lgc_hmi_send_msg(evt);
 80148a2:	6878      	ldr	r0, [r7, #4]
 80148a4:	f000 f934 	bl	8014b10 <lgc_hmi_send_msg>
}
 80148a8:	bf00      	nop
 80148aa:	3708      	adds	r7, #8
 80148ac:	46bd      	mov	sp, r7
 80148ae:	bd80      	pop	{r7, pc}

080148b0 <lgc_dwin_uart_ErrorCallback>:
//-------------------------------------------------------------------------------
// hadrware callback
//-------------------------------------------------------------------------------
static void lgc_dwin_uart_ErrorCallback(UART_HandleTypeDef *huart)

{
 80148b0:	b580      	push	{r7, lr}
 80148b2:	b082      	sub	sp, #8
 80148b4:	af00      	add	r7, sp, #0
 80148b6:	6078      	str	r0, [r7, #4]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, uart_rx, 128);
 80148b8:	2280      	movs	r2, #128	@ 0x80
 80148ba:	4904      	ldr	r1, [pc, #16]	@ (80148cc <lgc_dwin_uart_ErrorCallback+0x1c>)
 80148bc:	4804      	ldr	r0, [pc, #16]	@ (80148d0 <lgc_dwin_uart_ErrorCallback+0x20>)
 80148be:	f7f4 f8a7 	bl	8008a10 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80148c2:	bf00      	nop
 80148c4:	3708      	adds	r7, #8
 80148c6:	46bd      	mov	sp, r7
 80148c8:	bd80      	pop	{r7, pc}
 80148ca:	bf00      	nop
 80148cc:	20016538 	.word	0x20016538
 80148d0:	200153c8 	.word	0x200153c8

080148d4 <lgc_dwin_uart_RxEventCallback>:

static void lgc_dwin_uart_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Pos)
{
 80148d4:	b580      	push	{r7, lr}
 80148d6:	b082      	sub	sp, #8
 80148d8:	af00      	add	r7, sp, #0
 80148da:	6078      	str	r0, [r7, #4]
 80148dc:	460b      	mov	r3, r1
 80148de:	807b      	strh	r3, [r7, #2]
    // push data
    dwin_rx_push_ex(&dwin_hmi, uart_rx, Pos);
 80148e0:	887b      	ldrh	r3, [r7, #2]
 80148e2:	461a      	mov	r2, r3
 80148e4:	4907      	ldr	r1, [pc, #28]	@ (8014904 <lgc_dwin_uart_RxEventCallback+0x30>)
 80148e6:	4808      	ldr	r0, [pc, #32]	@ (8014908 <lgc_dwin_uart_RxEventCallback+0x34>)
 80148e8:	f001 f9b3 	bl	8015c52 <dwin_rx_push_ex>
    // notify
    dwin_rx_notify(&dwin_hmi);
 80148ec:	4806      	ldr	r0, [pc, #24]	@ (8014908 <lgc_dwin_uart_RxEventCallback+0x34>)
 80148ee:	f001 f9cd 	bl	8015c8c <dwin_rx_notify>
    // receive another data
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, uart_rx, 128);
 80148f2:	2280      	movs	r2, #128	@ 0x80
 80148f4:	4903      	ldr	r1, [pc, #12]	@ (8014904 <lgc_dwin_uart_RxEventCallback+0x30>)
 80148f6:	4805      	ldr	r0, [pc, #20]	@ (801490c <lgc_dwin_uart_RxEventCallback+0x38>)
 80148f8:	f7f4 f88a 	bl	8008a10 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80148fc:	bf00      	nop
 80148fe:	3708      	adds	r7, #8
 8014900:	46bd      	mov	sp, r7
 8014902:	bd80      	pop	{r7, pc}
 8014904:	20016538 	.word	0x20016538
 8014908:	20016424 	.word	0x20016424
 801490c:	200153c8 	.word	0x200153c8

08014910 <lgc_hmi_init>:
//-------------------------------------------------------------------------------
// public functions
//-------------------------------------------------------------------------------
error_t lgc_hmi_init(void)
{
 8014910:	b590      	push	{r4, r7, lr}
 8014912:	b085      	sub	sp, #20
 8014914:	af00      	add	r7, sp, #0
    OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 8014916:	4b5e      	ldr	r3, [pc, #376]	@ (8014a90 <lgc_hmi_init+0x180>)
 8014918:	463c      	mov	r4, r7
 801491a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801491c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // 1. Inicializar la interfaz
    dwin_hal.uart_transmit = lgc_dwin_uart_transmit;
 8014920:	4b5c      	ldr	r3, [pc, #368]	@ (8014a94 <lgc_hmi_init+0x184>)
 8014922:	4a5d      	ldr	r2, [pc, #372]	@ (8014a98 <lgc_hmi_init+0x188>)
 8014924:	601a      	str	r2, [r3, #0]
    dwin_hal.get_tick_ms = lgc_dwin_get_tick;
 8014926:	4b5b      	ldr	r3, [pc, #364]	@ (8014a94 <lgc_hmi_init+0x184>)
 8014928:	4a5c      	ldr	r2, [pc, #368]	@ (8014a9c <lgc_hmi_init+0x18c>)
 801492a:	605a      	str	r2, [r3, #4]
    dwin_hal.lock = lgc_dwin_lock;
 801492c:	4b59      	ldr	r3, [pc, #356]	@ (8014a94 <lgc_hmi_init+0x184>)
 801492e:	4a5c      	ldr	r2, [pc, #368]	@ (8014aa0 <lgc_hmi_init+0x190>)
 8014930:	609a      	str	r2, [r3, #8]
    dwin_hal.unlock = lgc_dwin_unlock;
 8014932:	4b58      	ldr	r3, [pc, #352]	@ (8014a94 <lgc_hmi_init+0x184>)
 8014934:	4a5b      	ldr	r2, [pc, #364]	@ (8014aa4 <lgc_hmi_init+0x194>)
 8014936:	60da      	str	r2, [r3, #12]
    dwin_hal.sem_signal = lgc_dwin_signal_set;
 8014938:	4b56      	ldr	r3, [pc, #344]	@ (8014a94 <lgc_hmi_init+0x184>)
 801493a:	4a5b      	ldr	r2, [pc, #364]	@ (8014aa8 <lgc_hmi_init+0x198>)
 801493c:	615a      	str	r2, [r3, #20]
    dwin_hal.sem_wait = lgc_dwin_signal;
 801493e:	4b55      	ldr	r3, [pc, #340]	@ (8014a94 <lgc_hmi_init+0x184>)
 8014940:	4a5a      	ldr	r2, [pc, #360]	@ (8014aac <lgc_hmi_init+0x19c>)
 8014942:	611a      	str	r2, [r3, #16]

    /* Configuracin de bloqueo en RX */
    dwin_hal.sem_new_data_wait = lgc_dwin_new_data_signal;
 8014944:	4b53      	ldr	r3, [pc, #332]	@ (8014a94 <lgc_hmi_init+0x184>)
 8014946:	4a5a      	ldr	r2, [pc, #360]	@ (8014ab0 <lgc_hmi_init+0x1a0>)
 8014948:	619a      	str	r2, [r3, #24]
    dwin_hal.sem_new_data_signal = lgc_dwin_new_data_signal_set;
 801494a:	4b52      	ldr	r3, [pc, #328]	@ (8014a94 <lgc_hmi_init+0x184>)
 801494c:	4a59      	ldr	r2, [pc, #356]	@ (8014ab4 <lgc_hmi_init+0x1a4>)
 801494e:	61da      	str	r2, [r3, #28]

    if (dwin_init(&dwin_hmi, &dwin_hal, dwin_fifo_mem, DWIN_BUFFER_SIZE) != DWIN_OK)
 8014950:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014954:	4a58      	ldr	r2, [pc, #352]	@ (8014ab8 <lgc_hmi_init+0x1a8>)
 8014956:	494f      	ldr	r1, [pc, #316]	@ (8014a94 <lgc_hmi_init+0x184>)
 8014958:	4858      	ldr	r0, [pc, #352]	@ (8014abc <lgc_hmi_init+0x1ac>)
 801495a:	f001 f932 	bl	8015bc2 <dwin_init>
 801495e:	4603      	mov	r3, r0
 8014960:	2b00      	cmp	r3, #0
 8014962:	d001      	beq.n	8014968 <lgc_hmi_init+0x58>
    {
        return ERROR_FAILURE;
 8014964:	2301      	movs	r3, #1
 8014966:	e08f      	b.n	8014a88 <lgc_hmi_init+0x178>
    }

    /* Crear primitivas OS */
    if (osCreateSemaphore(&tx_cplt_flag, 0) != TRUE)
 8014968:	2100      	movs	r1, #0
 801496a:	4855      	ldr	r0, [pc, #340]	@ (8014ac0 <lgc_hmi_init+0x1b0>)
 801496c:	f005 f9c0 	bl	8019cf0 <osCreateSemaphore>
 8014970:	4603      	mov	r3, r0
 8014972:	2b01      	cmp	r3, #1
 8014974:	d001      	beq.n	801497a <lgc_hmi_init+0x6a>
    {
        return ERROR_FAILURE;
 8014976:	2301      	movs	r3, #1
 8014978:	e086      	b.n	8014a88 <lgc_hmi_init+0x178>
    }
    if (osCreateSemaphore(&dwin_response, 0) != TRUE)
 801497a:	2100      	movs	r1, #0
 801497c:	4851      	ldr	r0, [pc, #324]	@ (8014ac4 <lgc_hmi_init+0x1b4>)
 801497e:	f005 f9b7 	bl	8019cf0 <osCreateSemaphore>
 8014982:	4603      	mov	r3, r0
 8014984:	2b01      	cmp	r3, #1
 8014986:	d001      	beq.n	801498c <lgc_hmi_init+0x7c>
    {
        return ERROR_FAILURE;
 8014988:	2301      	movs	r3, #1
 801498a:	e07d      	b.n	8014a88 <lgc_hmi_init+0x178>
    }
    if (osCreateMutex(&dwin_mutex) != TRUE)
 801498c:	484e      	ldr	r0, [pc, #312]	@ (8014ac8 <lgc_hmi_init+0x1b8>)
 801498e:	f005 f9fd 	bl	8019d8c <osCreateMutex>
 8014992:	4603      	mov	r3, r0
 8014994:	2b01      	cmp	r3, #1
 8014996:	d001      	beq.n	801499c <lgc_hmi_init+0x8c>
    {
        return ERROR_FAILURE;
 8014998:	2301      	movs	r3, #1
 801499a:	e075      	b.n	8014a88 <lgc_hmi_init+0x178>
    }
    if (osCreateSemaphore(&dwin_new_data_flag, 0) != TRUE)
 801499c:	2100      	movs	r1, #0
 801499e:	484b      	ldr	r0, [pc, #300]	@ (8014acc <lgc_hmi_init+0x1bc>)
 80149a0:	f005 f9a6 	bl	8019cf0 <osCreateSemaphore>
 80149a4:	4603      	mov	r3, r0
 80149a6:	2b01      	cmp	r3, #1
 80149a8:	d001      	beq.n	80149ae <lgc_hmi_init+0x9e>
    {
        return ERROR_FAILURE;
 80149aa:	2301      	movs	r3, #1
 80149ac:	e06c      	b.n	8014a88 <lgc_hmi_init+0x178>
    }
    if (osCreateMutex(&hmi_data.mutex) != TRUE)
 80149ae:	4848      	ldr	r0, [pc, #288]	@ (8014ad0 <lgc_hmi_init+0x1c0>)
 80149b0:	f005 f9ec 	bl	8019d8c <osCreateMutex>
 80149b4:	4603      	mov	r3, r0
 80149b6:	2b01      	cmp	r3, #1
 80149b8:	d001      	beq.n	80149be <lgc_hmi_init+0xae>
    {
        return ERROR_FAILURE;
 80149ba:	2301      	movs	r3, #1
 80149bc:	e064      	b.n	8014a88 <lgc_hmi_init+0x178>
    }
    if (osCreateQueue(&hmi_msg, "hmi msg", sizeof(dwin_evt_t), 5) != TRUE)
 80149be:	2305      	movs	r3, #5
 80149c0:	2210      	movs	r2, #16
 80149c2:	4944      	ldr	r1, [pc, #272]	@ (8014ad4 <lgc_hmi_init+0x1c4>)
 80149c4:	4844      	ldr	r0, [pc, #272]	@ (8014ad8 <lgc_hmi_init+0x1c8>)
 80149c6:	f005 fa23 	bl	8019e10 <osCreateQueue>
 80149ca:	4603      	mov	r3, r0
 80149cc:	2b01      	cmp	r3, #1
 80149ce:	d001      	beq.n	80149d4 <lgc_hmi_init+0xc4>
    {
        return ERROR_FAILURE;
 80149d0:	2301      	movs	r3, #1
 80149d2:	e059      	b.n	8014a88 <lgc_hmi_init+0x178>
    }

    params = OS_TASK_DEFAULT_PARAMS;
 80149d4:	4b2e      	ldr	r3, [pc, #184]	@ (8014a90 <lgc_hmi_init+0x180>)
 80149d6:	463c      	mov	r4, r7
 80149d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80149da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    params.priority = DWIN_PROCESS_TASK_PRI;
 80149de:	230b      	movs	r3, #11
 80149e0:	60fb      	str	r3, [r7, #12]
    params.stackSize = DWIN_PROCESS_TASK_STACK;
 80149e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80149e6:	60bb      	str	r3, [r7, #8]
    dwin_process_task = osCreateTask("DWIN Process", lgc_dwin_process_task_entry, NULL, &params);
 80149e8:	463b      	mov	r3, r7
 80149ea:	2200      	movs	r2, #0
 80149ec:	493b      	ldr	r1, [pc, #236]	@ (8014adc <lgc_hmi_init+0x1cc>)
 80149ee:	483c      	ldr	r0, [pc, #240]	@ (8014ae0 <lgc_hmi_init+0x1d0>)
 80149f0:	f005 f880 	bl	8019af4 <osCreateTask>
 80149f4:	4603      	mov	r3, r0
 80149f6:	4a3b      	ldr	r2, [pc, #236]	@ (8014ae4 <lgc_hmi_init+0x1d4>)
 80149f8:	6013      	str	r3, [r2, #0]

    if (!dwin_process_task)
 80149fa:	4b3a      	ldr	r3, [pc, #232]	@ (8014ae4 <lgc_hmi_init+0x1d4>)
 80149fc:	681b      	ldr	r3, [r3, #0]
 80149fe:	2b00      	cmp	r3, #0
 8014a00:	d101      	bne.n	8014a06 <lgc_hmi_init+0xf6>
    {
        return ERROR_FAILURE;
 8014a02:	2301      	movs	r3, #1
 8014a04:	e040      	b.n	8014a88 <lgc_hmi_init+0x178>
    }

    params = OS_TASK_DEFAULT_PARAMS;
 8014a06:	4b22      	ldr	r3, [pc, #136]	@ (8014a90 <lgc_hmi_init+0x180>)
 8014a08:	463c      	mov	r4, r7
 8014a0a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8014a0c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    params.priority = LGC_HMI_TASK_PRI;
 8014a10:	230a      	movs	r3, #10
 8014a12:	60fb      	str	r3, [r7, #12]
    params.stackSize = LGC_HMI_TASK_STACK;
 8014a14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8014a18:	60bb      	str	r3, [r7, #8]
    lgc_hmi_task = osCreateTask("HMI Task", lgc_hmi_task_entry, NULL, &params);
 8014a1a:	463b      	mov	r3, r7
 8014a1c:	2200      	movs	r2, #0
 8014a1e:	4932      	ldr	r1, [pc, #200]	@ (8014ae8 <lgc_hmi_init+0x1d8>)
 8014a20:	4832      	ldr	r0, [pc, #200]	@ (8014aec <lgc_hmi_init+0x1dc>)
 8014a22:	f005 f867 	bl	8019af4 <osCreateTask>
 8014a26:	4603      	mov	r3, r0
 8014a28:	4a31      	ldr	r2, [pc, #196]	@ (8014af0 <lgc_hmi_init+0x1e0>)
 8014a2a:	6013      	str	r3, [r2, #0]

    if (!lgc_hmi_task)
 8014a2c:	4b30      	ldr	r3, [pc, #192]	@ (8014af0 <lgc_hmi_init+0x1e0>)
 8014a2e:	681b      	ldr	r3, [r3, #0]
 8014a30:	2b00      	cmp	r3, #0
 8014a32:	d101      	bne.n	8014a38 <lgc_hmi_init+0x128>
    {
        return ERROR_FAILURE;
 8014a34:	2301      	movs	r3, #1
 8014a36:	e027      	b.n	8014a88 <lgc_hmi_init+0x178>
    }

    params = OS_TASK_DEFAULT_PARAMS;
 8014a38:	4b15      	ldr	r3, [pc, #84]	@ (8014a90 <lgc_hmi_init+0x180>)
 8014a3a:	463c      	mov	r4, r7
 8014a3c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8014a3e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    params.priority = LGC_HMI_UPDATE_TASK_PRI;
 8014a42:	230a      	movs	r3, #10
 8014a44:	60fb      	str	r3, [r7, #12]
    params.stackSize = LGC_HMI_UPDATE_TASK_STACK;
 8014a46:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8014a4a:	60bb      	str	r3, [r7, #8]
    lgc_hmi_update_task = osCreateTask("HMI Update Task", lgc_hmi_update_task_entry, NULL, &params);
 8014a4c:	463b      	mov	r3, r7
 8014a4e:	2200      	movs	r2, #0
 8014a50:	4928      	ldr	r1, [pc, #160]	@ (8014af4 <lgc_hmi_init+0x1e4>)
 8014a52:	4829      	ldr	r0, [pc, #164]	@ (8014af8 <lgc_hmi_init+0x1e8>)
 8014a54:	f005 f84e 	bl	8019af4 <osCreateTask>
 8014a58:	4603      	mov	r3, r0
 8014a5a:	4a28      	ldr	r2, [pc, #160]	@ (8014afc <lgc_hmi_init+0x1ec>)
 8014a5c:	6013      	str	r3, [r2, #0]
    if (!lgc_hmi_update_task)
 8014a5e:	4b27      	ldr	r3, [pc, #156]	@ (8014afc <lgc_hmi_init+0x1ec>)
 8014a60:	681b      	ldr	r3, [r3, #0]
 8014a62:	2b00      	cmp	r3, #0
 8014a64:	d101      	bne.n	8014a6a <lgc_hmi_init+0x15a>
    {
        return ERROR_FAILURE;
 8014a66:	2301      	movs	r3, #1
 8014a68:	e00e      	b.n	8014a88 <lgc_hmi_init+0x178>
    }
    /*uart receive data*/
    HAL_UART_RegisterCallback(&huart6, HAL_UART_ERROR_CB_ID, lgc_dwin_uart_ErrorCallback);
 8014a6a:	4a25      	ldr	r2, [pc, #148]	@ (8014b00 <lgc_hmi_init+0x1f0>)
 8014a6c:	2104      	movs	r1, #4
 8014a6e:	4825      	ldr	r0, [pc, #148]	@ (8014b04 <lgc_hmi_init+0x1f4>)
 8014a70:	f7f3 fd5e 	bl	8008530 <HAL_UART_RegisterCallback>

    HAL_UART_RegisterRxEventCallback(&huart6, lgc_dwin_uart_RxEventCallback);
 8014a74:	4924      	ldr	r1, [pc, #144]	@ (8014b08 <lgc_hmi_init+0x1f8>)
 8014a76:	4823      	ldr	r0, [pc, #140]	@ (8014b04 <lgc_hmi_init+0x1f4>)
 8014a78:	f7f3 fdf2 	bl	8008660 <HAL_UART_RegisterRxEventCallback>

    /*start receive data*/
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, uart_rx, 128);
 8014a7c:	2280      	movs	r2, #128	@ 0x80
 8014a7e:	4923      	ldr	r1, [pc, #140]	@ (8014b0c <lgc_hmi_init+0x1fc>)
 8014a80:	4820      	ldr	r0, [pc, #128]	@ (8014b04 <lgc_hmi_init+0x1f4>)
 8014a82:	f7f3 ffc5 	bl	8008a10 <HAL_UARTEx_ReceiveToIdle_DMA>

    return NO_ERROR;
 8014a86:	2300      	movs	r3, #0
}
 8014a88:	4618      	mov	r0, r3
 8014a8a:	3714      	adds	r7, #20
 8014a8c:	46bd      	mov	sp, r7
 8014a8e:	bd90      	pop	{r4, r7, pc}
 8014a90:	0801a540 	.word	0x0801a540
 8014a94:	200165b8 	.word	0x200165b8
 8014a98:	08014795 	.word	0x08014795
 8014a9c:	080147d5 	.word	0x080147d5
 8014aa0:	080147e5 	.word	0x080147e5
 8014aa4:	080147f9 	.word	0x080147f9
 8014aa8:	08014835 	.word	0x08014835
 8014aac:	0801480d 	.word	0x0801480d
 8014ab0:	08014849 	.word	0x08014849
 8014ab4:	08014861 	.word	0x08014861
 8014ab8:	20016024 	.word	0x20016024
 8014abc:	20016424 	.word	0x20016424
 8014ac0:	2001651c 	.word	0x2001651c
 8014ac4:	200164e4 	.word	0x200164e4
 8014ac8:	200164b0 	.word	0x200164b0
 8014acc:	20016500 	.word	0x20016500
 8014ad0:	200165e8 	.word	0x200165e8
 8014ad4:	0801a16c 	.word	0x0801a16c
 8014ad8:	20015fec 	.word	0x20015fec
 8014adc:	08014875 	.word	0x08014875
 8014ae0:	0801a174 	.word	0x0801a174
 8014ae4:	200165d8 	.word	0x200165d8
 8014ae8:	08014575 	.word	0x08014575
 8014aec:	0801a184 	.word	0x0801a184
 8014af0:	200165dc 	.word	0x200165dc
 8014af4:	0801433d 	.word	0x0801433d
 8014af8:	0801a190 	.word	0x0801a190
 8014afc:	200165e0 	.word	0x200165e0
 8014b00:	080148b1 	.word	0x080148b1
 8014b04:	200153c8 	.word	0x200153c8
 8014b08:	080148d5 	.word	0x080148d5
 8014b0c:	20016538 	.word	0x20016538

08014b10 <lgc_hmi_send_msg>:

error_t lgc_hmi_send_msg(dwin_evt_t *evt)
{
 8014b10:	b580      	push	{r7, lr}
 8014b12:	b088      	sub	sp, #32
 8014b14:	af00      	add	r7, sp, #0
 8014b16:	6078      	str	r0, [r7, #4]
    error_t err = NO_ERROR;
 8014b18:	2300      	movs	r3, #0
 8014b1a:	83fb      	strh	r3, [r7, #30]

    dwin_evt_t msg = {0};
 8014b1c:	f107 030c 	add.w	r3, r7, #12
 8014b20:	2200      	movs	r2, #0
 8014b22:	601a      	str	r2, [r3, #0]
 8014b24:	605a      	str	r2, [r3, #4]
 8014b26:	609a      	str	r2, [r3, #8]
 8014b28:	60da      	str	r2, [r3, #12]

    msg.addr = evt->addr;
 8014b2a:	687b      	ldr	r3, [r7, #4]
 8014b2c:	885b      	ldrh	r3, [r3, #2]
 8014b2e:	81fb      	strh	r3, [r7, #14]
    msg.cmd = evt->cmd;
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	781b      	ldrb	r3, [r3, #0]
 8014b34:	733b      	strb	r3, [r7, #12]
    msg.len = evt->len;
 8014b36:	687b      	ldr	r3, [r7, #4]
 8014b38:	791b      	ldrb	r3, [r3, #4]
 8014b3a:	743b      	strb	r3, [r7, #16]
    msg.data_len = evt->data_len;
 8014b3c:	687b      	ldr	r3, [r7, #4]
 8014b3e:	899b      	ldrh	r3, [r3, #12]
 8014b40:	833b      	strh	r3, [r7, #24]
    /*allocate memory*/
    msg.data = osAllocMem(evt->data_len);
 8014b42:	687b      	ldr	r3, [r7, #4]
 8014b44:	899b      	ldrh	r3, [r3, #12]
 8014b46:	4618      	mov	r0, r3
 8014b48:	f000 fc5a 	bl	8015400 <osAllocMem>
 8014b4c:	4603      	mov	r3, r0
 8014b4e:	617b      	str	r3, [r7, #20]
    if (!msg.data)
 8014b50:	697b      	ldr	r3, [r7, #20]
 8014b52:	2b00      	cmp	r3, #0
 8014b54:	d101      	bne.n	8014b5a <lgc_hmi_send_msg+0x4a>
    {
        return ERROR_FAILURE;
 8014b56:	2301      	movs	r3, #1
 8014b58:	e012      	b.n	8014b80 <lgc_hmi_send_msg+0x70>
    }
    memcpy(msg.data, evt->data, evt->data_len);
 8014b5a:	6978      	ldr	r0, [r7, #20]
 8014b5c:	687b      	ldr	r3, [r7, #4]
 8014b5e:	6899      	ldr	r1, [r3, #8]
 8014b60:	687b      	ldr	r3, [r7, #4]
 8014b62:	899b      	ldrh	r3, [r3, #12]
 8014b64:	461a      	mov	r2, r3
 8014b66:	f005 fa21 	bl	8019fac <memcpy>

    // send message
    err = osSendToQueue(&hmi_msg, &msg, 1000);
 8014b6a:	f107 030c 	add.w	r3, r7, #12
 8014b6e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8014b72:	4619      	mov	r1, r3
 8014b74:	4804      	ldr	r0, [pc, #16]	@ (8014b88 <lgc_hmi_send_msg+0x78>)
 8014b76:	f005 f97f 	bl	8019e78 <osSendToQueue>
 8014b7a:	4603      	mov	r3, r0
 8014b7c:	83fb      	strh	r3, [r7, #30]

    return err;
 8014b7e:	8bfb      	ldrh	r3, [r7, #30]
}
 8014b80:	4618      	mov	r0, r3
 8014b82:	3720      	adds	r7, #32
 8014b84:	46bd      	mov	sp, r7
 8014b86:	bd80      	pop	{r7, pc}
 8014b88:	20015fec 	.word	0x20015fec

08014b8c <hmi_set_current_page>:

static void hmi_set_current_page(uint8_t page)
{
 8014b8c:	b580      	push	{r7, lr}
 8014b8e:	b082      	sub	sp, #8
 8014b90:	af00      	add	r7, sp, #0
 8014b92:	4603      	mov	r3, r0
 8014b94:	71fb      	strb	r3, [r7, #7]
    osAcquireMutex(&hmi_data.mutex);
 8014b96:	480a      	ldr	r0, [pc, #40]	@ (8014bc0 <hmi_set_current_page+0x34>)
 8014b98:	f005 f922 	bl	8019de0 <osAcquireMutex>
    hmi_data.current_page = page;
 8014b9c:	4a09      	ldr	r2, [pc, #36]	@ (8014bc4 <hmi_set_current_page+0x38>)
 8014b9e:	79fb      	ldrb	r3, [r7, #7]
 8014ba0:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
    if (page != HMI_PAGE3)
 8014ba4:	79fb      	ldrb	r3, [r7, #7]
 8014ba6:	2b03      	cmp	r3, #3
 8014ba8:	d002      	beq.n	8014bb0 <hmi_set_current_page+0x24>
    {
        hmi_data.sensor_test_active = false;
 8014baa:	4b06      	ldr	r3, [pc, #24]	@ (8014bc4 <hmi_set_current_page+0x38>)
 8014bac:	2200      	movs	r2, #0
 8014bae:	701a      	strb	r2, [r3, #0]
    }
    osReleaseMutex(&hmi_data.mutex);
 8014bb0:	4803      	ldr	r0, [pc, #12]	@ (8014bc0 <hmi_set_current_page+0x34>)
 8014bb2:	f005 f922 	bl	8019dfa <osReleaseMutex>
    return;
 8014bb6:	bf00      	nop
}
 8014bb8:	3708      	adds	r7, #8
 8014bba:	46bd      	mov	sp, r7
 8014bbc:	bd80      	pop	{r7, pc}
 8014bbe:	bf00      	nop
 8014bc0:	200165e8 	.word	0x200165e8
 8014bc4:	200165e4 	.word	0x200165e4

08014bc8 <lgc_system_init>:
OsEvent events;
/*private functions*/

/*public functions*/
error_t lgc_system_init(void *memory)
{
 8014bc8:	b590      	push	{r4, r7, lr}
 8014bca:	b089      	sub	sp, #36	@ 0x24
 8014bcc:	af00      	add	r7, sp, #0
 8014bce:	6078      	str	r0, [r7, #4]
	error_t ret = NO_ERROR;
 8014bd0:	2300      	movs	r3, #0
 8014bd2:	83fb      	strh	r3, [r7, #30]
	OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 8014bd4:	4b2d      	ldr	r3, [pc, #180]	@ (8014c8c <lgc_system_init+0xc4>)
 8014bd6:	f107 040c 	add.w	r4, r7, #12
 8014bda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8014bdc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// memory pool init
	osPoolInit(memory);
 8014be0:	6878      	ldr	r0, [r7, #4]
 8014be2:	f000 fbe9 	bl	80153b8 <osPoolInit>

	// init interfaces

	// HMI
	ret = lgc_hmi_init();
 8014be6:	f7ff fe93 	bl	8014910 <lgc_hmi_init>
 8014bea:	4603      	mov	r3, r0
 8014bec:	83fb      	strh	r3, [r7, #30]
	if (ret != NO_ERROR)
 8014bee:	8bfb      	ldrh	r3, [r7, #30]
 8014bf0:	2b00      	cmp	r3, #0
 8014bf2:	d001      	beq.n	8014bf8 <lgc_system_init+0x30>
	{
		return ret;
 8014bf4:	8bfb      	ldrh	r3, [r7, #30]
 8014bf6:	e044      	b.n	8014c82 <lgc_system_init+0xba>
	}
	// PRINTER

	ret = lgc_printer_init();
 8014bf8:	f000 fc4a 	bl	8015490 <lgc_printer_init>
 8014bfc:	4603      	mov	r3, r0
 8014bfe:	83fb      	strh	r3, [r7, #30]

	if (ret != NO_ERROR)
 8014c00:	8bfb      	ldrh	r3, [r7, #30]
 8014c02:	2b00      	cmp	r3, #0
 8014c04:	d001      	beq.n	8014c0a <lgc_system_init+0x42>
	{
		return ret;
 8014c06:	8bfb      	ldrh	r3, [r7, #30]
 8014c08:	e03b      	b.n	8014c82 <lgc_system_init+0xba>
	}

	/*event*/
	ret = osCreateEvent(&events);
 8014c0a:	4821      	ldr	r0, [pc, #132]	@ (8014c90 <lgc_system_init+0xc8>)
 8014c0c:	f004 ffe8 	bl	8019be0 <osCreateEvent>
 8014c10:	4603      	mov	r3, r0
 8014c12:	83fb      	strh	r3, [r7, #30]
	if (ret != TRUE)
 8014c14:	8bfb      	ldrh	r3, [r7, #30]
 8014c16:	2b01      	cmp	r3, #1
 8014c18:	d001      	beq.n	8014c1e <lgc_system_init+0x56>
	{
		return ret;
 8014c1a:	8bfb      	ldrh	r3, [r7, #30]
 8014c1c:	e031      	b.n	8014c82 <lgc_system_init+0xba>
	}
	// modbus
	ret = lgc_interface_modbus_init();
 8014c1e:	f004 f9fd 	bl	801901c <lgc_interface_modbus_init>
 8014c22:	4603      	mov	r3, r0
 8014c24:	83fb      	strh	r3, [r7, #30]

	if (ret != NO_ERROR)
 8014c26:	8bfb      	ldrh	r3, [r7, #30]
 8014c28:	2b00      	cmp	r3, #0
 8014c2a:	d001      	beq.n	8014c30 <lgc_system_init+0x68>
	{
		return ret;
 8014c2c:	8bfb      	ldrh	r3, [r7, #30]
 8014c2e:	e028      	b.n	8014c82 <lgc_system_init+0xba>
	}
	/*inputs*/
	ret = lgc_module_input_init(lgc_buttons_callback);
 8014c30:	4818      	ldr	r0, [pc, #96]	@ (8014c94 <lgc_system_init+0xcc>)
 8014c32:	f003 ff4f 	bl	8018ad4 <lgc_module_input_init>
 8014c36:	4603      	mov	r3, r0
 8014c38:	83fb      	strh	r3, [r7, #30]
	if (ret != NO_ERROR)
 8014c3a:	8bfb      	ldrh	r3, [r7, #30]
 8014c3c:	2b00      	cmp	r3, #0
 8014c3e:	d001      	beq.n	8014c44 <lgc_system_init+0x7c>
	{
		return ret;
 8014c40:	8bfb      	ldrh	r3, [r7, #30]
 8014c42:	e01e      	b.n	8014c82 <lgc_system_init+0xba>
	}

	/*eeprom init*/
	ret = lgc_module_eeprom_init();
 8014c44:	f004 f906 	bl	8018e54 <lgc_module_eeprom_init>
 8014c48:	4603      	mov	r3, r0
 8014c4a:	83fb      	strh	r3, [r7, #30]
	if(ret != NO_ERROR)
 8014c4c:	8bfb      	ldrh	r3, [r7, #30]
 8014c4e:	2b00      	cmp	r3, #0
 8014c50:	d001      	beq.n	8014c56 <lgc_system_init+0x8e>
	{
		return ret;
 8014c52:	8bfb      	ldrh	r3, [r7, #30]
 8014c54:	e015      	b.n	8014c82 <lgc_system_init+0xba>
	}
	
	// main task init
	params.priority = LGC_MAIN_TASK_PRI;
 8014c56:	230a      	movs	r3, #10
 8014c58:	61bb      	str	r3, [r7, #24]
	params.stackSize = LGC_MAIN_TASK_STACK;
 8014c5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8014c5e:	617b      	str	r3, [r7, #20]

	lgc_main_task = osCreateTask("main", lgc_main_task_entry, NULL, &params);
 8014c60:	f107 030c 	add.w	r3, r7, #12
 8014c64:	2200      	movs	r2, #0
 8014c66:	490c      	ldr	r1, [pc, #48]	@ (8014c98 <lgc_system_init+0xd0>)
 8014c68:	480c      	ldr	r0, [pc, #48]	@ (8014c9c <lgc_system_init+0xd4>)
 8014c6a:	f004 ff43 	bl	8019af4 <osCreateTask>
 8014c6e:	4603      	mov	r3, r0
 8014c70:	4a0b      	ldr	r2, [pc, #44]	@ (8014ca0 <lgc_system_init+0xd8>)
 8014c72:	6013      	str	r3, [r2, #0]

	if (!lgc_main_task)
 8014c74:	4b0a      	ldr	r3, [pc, #40]	@ (8014ca0 <lgc_system_init+0xd8>)
 8014c76:	681b      	ldr	r3, [r3, #0]
 8014c78:	2b00      	cmp	r3, #0
 8014c7a:	d101      	bne.n	8014c80 <lgc_system_init+0xb8>
	{
		return ERROR_FAILURE;
 8014c7c:	2301      	movs	r3, #1
 8014c7e:	e000      	b.n	8014c82 <lgc_system_init+0xba>
	}

	return ret;
 8014c80:	8bfb      	ldrh	r3, [r7, #30]
}
 8014c82:	4618      	mov	r0, r3
 8014c84:	3724      	adds	r7, #36	@ 0x24
 8014c86:	46bd      	mov	sp, r7
 8014c88:	bd90      	pop	{r4, r7, pc}
 8014c8a:	bf00      	nop
 8014c8c:	0801a540 	.word	0x0801a540
 8014c90:	20016624 	.word	0x20016624
 8014c94:	08015201 	.word	0x08015201
 8014c98:	08014ca5 	.word	0x08014ca5
 8014c9c:	0801a1a0 	.word	0x0801a1a0
 8014ca0:	20016620 	.word	0x20016620

08014ca4 <lgc_main_task_entry>:

//-------------------------------------------------------------------------------
// task definition
//-------------------------------------------------------------------------------
void lgc_main_task_entry(void *param)
{
 8014ca4:	b580      	push	{r7, lr}
 8014ca6:	b096      	sub	sp, #88	@ 0x58
 8014ca8:	af02      	add	r7, sp, #8
 8014caa:	6078      	str	r0, [r7, #4]
	error_t err = NO_ERROR;
 8014cac:	2300      	movs	r3, #0
 8014cae:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	uint8_t sensor_retry = 0;
 8014cb2:	2300      	movs	r3, #0
 8014cb4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	LGC_CONF_TypeDef_t config;
	uint8_t measurement_event; /* Event status from measurement processing */
	RTC_Config_t rtc_config = {
 8014cb8:	4a91      	ldr	r2, [pc, #580]	@ (8014f00 <lgc_main_task_entry+0x25c>)
 8014cba:	f107 0308 	add.w	r3, r7, #8
 8014cbe:	ca07      	ldmia	r2, {r0, r1, r2}
 8014cc0:	c303      	stmia	r3!, {r0, r1}
 8014cc2:	801a      	strh	r2, [r3, #0]
			.hours = 14,
			.minutes = 30,
			.seconds = 0},
		.use_initial_datetime = false};
	/*create semaphore*/
	osCreateSemaphore(&encoder_flag, 0);
 8014cc4:	2100      	movs	r1, #0
 8014cc6:	488f      	ldr	r0, [pc, #572]	@ (8014f04 <lgc_main_task_entry+0x260>)
 8014cc8:	f005 f812 	bl	8019cf0 <osCreateSemaphore>
	/*Mutex*/
	osCreateMutex(&mutex);
 8014ccc:	488e      	ldr	r0, [pc, #568]	@ (8014f08 <lgc_main_task_entry+0x264>)
 8014cce:	f005 f85d 	bl	8019d8c <osCreateMutex>

	/*encoder init*/
	lgc_module_encoder_init(lgc_encoder_callback);
 8014cd2:	488e      	ldr	r0, [pc, #568]	@ (8014f0c <lgc_main_task_entry+0x268>)
 8014cd4:	f004 f97a 	bl	8018fcc <lgc_module_encoder_init>

	/*init rtc*/
	if (lgc_module_rtc_init(&rtc_config) != NO_ERROR)
 8014cd8:	f107 0308 	add.w	r3, r7, #8
 8014cdc:	4618      	mov	r0, r3
 8014cde:	f004 fdb7 	bl	8019850 <lgc_module_rtc_init>
	{
		// handle error
	}
	for (;;)
	{
		lgc_module_conf_get(&config); // load configuration
 8014ce2:	f107 0314 	add.w	r3, r7, #20
 8014ce6:	4618      	mov	r0, r3
 8014ce8:	f004 f904 	bl	8018ef4 <lgc_module_conf_get>
		// UML
		switch (lgc_get_state())
 8014cec:	f000 f91e 	bl	8014f2c <lgc_get_state>
 8014cf0:	4603      	mov	r3, r0
 8014cf2:	2b02      	cmp	r3, #2
 8014cf4:	f000 80eb 	beq.w	8014ece <lgc_main_task_entry+0x22a>
 8014cf8:	2b02      	cmp	r3, #2
 8014cfa:	dcf2      	bgt.n	8014ce2 <lgc_main_task_entry+0x3e>
 8014cfc:	2b00      	cmp	r3, #0
 8014cfe:	d002      	beq.n	8014d06 <lgc_main_task_entry+0x62>
 8014d00:	2b01      	cmp	r3, #1
 8014d02:	d035      	beq.n	8014d70 <lgc_main_task_entry+0xcc>
 8014d04:	e0fb      	b.n	8014efe <lgc_main_task_entry+0x25a>
		{
		case LGC_STOP:
		{
			// verify start condition
			if (osWaitForEventBits(&events, LGC_EVENT_START | LGC_FAILURE_DETECTED, FALSE, TRUE, 50) == TRUE)
 8014d06:	2332      	movs	r3, #50	@ 0x32
 8014d08:	9300      	str	r3, [sp, #0]
 8014d0a:	2301      	movs	r3, #1
 8014d0c:	2200      	movs	r2, #0
 8014d0e:	210c      	movs	r1, #12
 8014d10:	487f      	ldr	r0, [pc, #508]	@ (8014f10 <lgc_main_task_entry+0x26c>)
 8014d12:	f004 ffa7 	bl	8019c64 <osWaitForEventBits>
 8014d16:	4603      	mov	r3, r0
 8014d18:	2b01      	cmp	r3, #1
 8014d1a:	f040 80eb 	bne.w	8014ef4 <lgc_main_task_entry+0x250>
			{
				// set running
				osAcquireMutex(&mutex);
 8014d1e:	487a      	ldr	r0, [pc, #488]	@ (8014f08 <lgc_main_task_entry+0x264>)
 8014d20:	f005 f85e 	bl	8019de0 <osAcquireMutex>
				data.start_stop_flag = 1;
 8014d24:	4b7b      	ldr	r3, [pc, #492]	@ (8014f14 <lgc_main_task_entry+0x270>)
 8014d26:	2201      	movs	r2, #1
 8014d28:	769a      	strb	r2, [r3, #26]
				osReleaseMutex(&mutex);
 8014d2a:	4877      	ldr	r0, [pc, #476]	@ (8014f08 <lgc_main_task_entry+0x264>)
 8014d2c:	f005 f865 	bl	8019dfa <osReleaseMutex>
				// verify which event
				if (data.start_stop_flag)
 8014d30:	4b78      	ldr	r3, [pc, #480]	@ (8014f14 <lgc_main_task_entry+0x270>)
 8014d32:	7e9b      	ldrb	r3, [r3, #26]
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	d00b      	beq.n	8014d50 <lgc_main_task_entry+0xac>
				{
					lgc_set_leds(LGC_RUNNING_LED, 1);
 8014d38:	2101      	movs	r1, #1
 8014d3a:	2000      	movs	r0, #0
 8014d3c:	f000 f91a 	bl	8014f74 <lgc_set_leds>
					// go to running
					lgc_set_state(LGC_RUNNING);
 8014d40:	2001      	movs	r0, #1
 8014d42:	f000 f8ff 	bl	8014f44 <lgc_set_state>
					// clear encoder flag
					osWaitForSemaphore(&encoder_flag, 0);
 8014d46:	2100      	movs	r1, #0
 8014d48:	486e      	ldr	r0, [pc, #440]	@ (8014f04 <lgc_main_task_entry+0x260>)
 8014d4a:	f004 ffe9 	bl	8019d20 <osWaitForSemaphore>
 8014d4e:	e00a      	b.n	8014d66 <lgc_main_task_entry+0xc2>
				}
				else if (data.guard_motor)
 8014d50:	4b70      	ldr	r3, [pc, #448]	@ (8014f14 <lgc_main_task_entry+0x270>)
 8014d52:	7edb      	ldrb	r3, [r3, #27]
 8014d54:	2b00      	cmp	r3, #0
 8014d56:	d006      	beq.n	8014d66 <lgc_main_task_entry+0xc2>
				{
					lgc_set_leds(LGC_RUNNING_LED, 0);
 8014d58:	2100      	movs	r1, #0
 8014d5a:	2000      	movs	r0, #0
 8014d5c:	f000 f90a 	bl	8014f74 <lgc_set_leds>
					// go to fail
					lgc_set_state(LGC_FAIL);
 8014d60:	2002      	movs	r0, #2
 8014d62:	f000 f8ef 	bl	8014f44 <lgc_set_state>
				}
				// set hmi update required
				osSetEventBits(&events, LGC_HMI_UPDATE_REQUIRED);
 8014d66:	2120      	movs	r1, #32
 8014d68:	4869      	ldr	r0, [pc, #420]	@ (8014f10 <lgc_main_task_entry+0x26c>)
 8014d6a:	f004 ff61 	bl	8019c30 <osSetEventBits>
				// break
				break;
 8014d6e:	e0c6      	b.n	8014efe <lgc_main_task_entry+0x25a>
			break;
		}
		case LGC_RUNNING:
		{
			/* Verify stop condition and transition to LGC_STOP */
			if (osWaitForEventBits(&events, LGC_EVENT_STOP | LGC_FAILURE_DETECTED, FALSE, TRUE, 0) == TRUE)
 8014d70:	2300      	movs	r3, #0
 8014d72:	9300      	str	r3, [sp, #0]
 8014d74:	2301      	movs	r3, #1
 8014d76:	2200      	movs	r2, #0
 8014d78:	2109      	movs	r1, #9
 8014d7a:	4865      	ldr	r0, [pc, #404]	@ (8014f10 <lgc_main_task_entry+0x26c>)
 8014d7c:	f004 ff72 	bl	8019c64 <osWaitForEventBits>
 8014d80:	4603      	mov	r3, r0
 8014d82:	2b01      	cmp	r3, #1
 8014d84:	d124      	bne.n	8014dd0 <lgc_main_task_entry+0x12c>
			{
				// set cero
				osAcquireMutex(&mutex);
 8014d86:	4860      	ldr	r0, [pc, #384]	@ (8014f08 <lgc_main_task_entry+0x264>)
 8014d88:	f005 f82a 	bl	8019de0 <osAcquireMutex>
				data.start_stop_flag = 0;
 8014d8c:	4b61      	ldr	r3, [pc, #388]	@ (8014f14 <lgc_main_task_entry+0x270>)
 8014d8e:	2200      	movs	r2, #0
 8014d90:	769a      	strb	r2, [r3, #26]
				osReleaseMutex(&mutex);
 8014d92:	485d      	ldr	r0, [pc, #372]	@ (8014f08 <lgc_main_task_entry+0x264>)
 8014d94:	f005 f831 	bl	8019dfa <osReleaseMutex>
				// verify which event
				if (data.start_stop_flag == 0)
 8014d98:	4b5e      	ldr	r3, [pc, #376]	@ (8014f14 <lgc_main_task_entry+0x270>)
 8014d9a:	7e9b      	ldrb	r3, [r3, #26]
 8014d9c:	2b00      	cmp	r3, #0
 8014d9e:	d107      	bne.n	8014db0 <lgc_main_task_entry+0x10c>
				{
					lgc_set_leds(LGC_RUNNING_LED, 0);
 8014da0:	2100      	movs	r1, #0
 8014da2:	2000      	movs	r0, #0
 8014da4:	f000 f8e6 	bl	8014f74 <lgc_set_leds>
					// go to stop
					lgc_set_state(LGC_STOP);
 8014da8:	2000      	movs	r0, #0
 8014daa:	f000 f8cb 	bl	8014f44 <lgc_set_state>
 8014dae:	e00a      	b.n	8014dc6 <lgc_main_task_entry+0x122>
				}
				else if (data.guard_motor)
 8014db0:	4b58      	ldr	r3, [pc, #352]	@ (8014f14 <lgc_main_task_entry+0x270>)
 8014db2:	7edb      	ldrb	r3, [r3, #27]
 8014db4:	2b00      	cmp	r3, #0
 8014db6:	d006      	beq.n	8014dc6 <lgc_main_task_entry+0x122>
				{
					lgc_set_leds(LGC_RUNNING_LED, 0);
 8014db8:	2100      	movs	r1, #0
 8014dba:	2000      	movs	r0, #0
 8014dbc:	f000 f8da 	bl	8014f74 <lgc_set_leds>
					// go to fail
					lgc_set_state(LGC_FAIL);
 8014dc0:	2002      	movs	r0, #2
 8014dc2:	f000 f8bf 	bl	8014f44 <lgc_set_state>
				}
				// set hmi update required
				osSetEventBits(&events, LGC_HMI_UPDATE_REQUIRED);
 8014dc6:	2120      	movs	r1, #32
 8014dc8:	4851      	ldr	r0, [pc, #324]	@ (8014f10 <lgc_main_task_entry+0x26c>)
 8014dca:	f004 ff31 	bl	8019c30 <osSetEventBits>
				// break
				break;
 8014dce:	e096      	b.n	8014efe <lgc_main_task_entry+0x25a>
			}
			/* Verify encoder flag - proceed if pulse received */
			if (osWaitForSemaphore(&encoder_flag, 50) == TRUE)
 8014dd0:	2132      	movs	r1, #50	@ 0x32
 8014dd2:	484c      	ldr	r0, [pc, #304]	@ (8014f04 <lgc_main_task_entry+0x260>)
 8014dd4:	f004 ffa4 	bl	8019d20 <osWaitForSemaphore>
 8014dd8:	4603      	mov	r3, r0
 8014dda:	2b01      	cmp	r3, #1
 8014ddc:	f040 808c 	bne.w	8014ef8 <lgc_main_task_entry+0x254>
			{
				// clear before data sensor
				// memset(data.sensor, 0, sizeof(data.sensor));

				/* Read all sensors with retry logic */
				for (uint8_t i = 0; i < 11; i++)
 8014de0:	2300      	movs	r3, #0
 8014de2:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8014de6:	e050      	b.n	8014e8a <lgc_main_task_entry+0x1e6>
				{
					sensor_retry = 0;
 8014de8:	2300      	movs	r3, #0
 8014dea:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
					err = NO_ERROR;
 8014dee:	2300      	movs	r3, #0
 8014df0:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

					/* Retry loop for Modbus read */
					do
					{
						err = lgc_modbus_read_holding_regs(i + 1, 45, &data.sensor[i], 1);
 8014df4:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8014df8:	3301      	adds	r3, #1
 8014dfa:	b2d8      	uxtb	r0, r3
 8014dfc:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8014e00:	005b      	lsls	r3, r3, #1
 8014e02:	4a44      	ldr	r2, [pc, #272]	@ (8014f14 <lgc_main_task_entry+0x270>)
 8014e04:	4413      	add	r3, r2
 8014e06:	1d1a      	adds	r2, r3, #4
 8014e08:	2301      	movs	r3, #1
 8014e0a:	212d      	movs	r1, #45	@ 0x2d
 8014e0c:	f004 f97c 	bl	8019108 <lgc_modbus_read_holding_regs>
 8014e10:	4603      	mov	r3, r0
 8014e12:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
						if (err != NO_ERROR)
 8014e16:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8014e1a:	2b00      	cmp	r3, #0
 8014e1c:	d00c      	beq.n	8014e38 <lgc_main_task_entry+0x194>
						{
							sensor_retry++;
 8014e1e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014e22:	3301      	adds	r3, #1
 8014e24:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
							osDelayTask(20);
 8014e28:	2014      	movs	r0, #20
 8014e2a:	f004 fec3 	bl	8019bb4 <osDelayTask>
						}
						else
						{
							break;
						}
					} while (sensor_retry <= LGC_SENSOR_READ_RETRY);
 8014e2e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8014e32:	2b04      	cmp	r3, #4
 8014e34:	d9de      	bls.n	8014df4 <lgc_main_task_entry+0x150>
 8014e36:	e000      	b.n	8014e3a <lgc_main_task_entry+0x196>
							break;
 8014e38:	bf00      	nop

					/* Update sensor status flags */
					if (err != NO_ERROR)
 8014e3a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8014e3e:	2b00      	cmp	r3, #0
 8014e40:	d00e      	beq.n	8014e60 <lgc_main_task_entry+0x1bc>
					{
						data.sensor_status |= (1 << i);
 8014e42:	4b34      	ldr	r3, [pc, #208]	@ (8014f14 <lgc_main_task_entry+0x270>)
 8014e44:	885b      	ldrh	r3, [r3, #2]
 8014e46:	b21a      	sxth	r2, r3
 8014e48:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8014e4c:	2101      	movs	r1, #1
 8014e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8014e52:	b21b      	sxth	r3, r3
 8014e54:	4313      	orrs	r3, r2
 8014e56:	b21b      	sxth	r3, r3
 8014e58:	b29a      	uxth	r2, r3
 8014e5a:	4b2e      	ldr	r3, [pc, #184]	@ (8014f14 <lgc_main_task_entry+0x270>)
 8014e5c:	805a      	strh	r2, [r3, #2]
 8014e5e:	e00f      	b.n	8014e80 <lgc_main_task_entry+0x1dc>
					}
					else
					{
						data.sensor_status &= ~(1 << i);
 8014e60:	4b2c      	ldr	r3, [pc, #176]	@ (8014f14 <lgc_main_task_entry+0x270>)
 8014e62:	885b      	ldrh	r3, [r3, #2]
 8014e64:	b21a      	sxth	r2, r3
 8014e66:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8014e6a:	2101      	movs	r1, #1
 8014e6c:	fa01 f303 	lsl.w	r3, r1, r3
 8014e70:	b21b      	sxth	r3, r3
 8014e72:	43db      	mvns	r3, r3
 8014e74:	b21b      	sxth	r3, r3
 8014e76:	4013      	ands	r3, r2
 8014e78:	b21b      	sxth	r3, r3
 8014e7a:	b29a      	uxth	r2, r3
 8014e7c:	4b25      	ldr	r3, [pc, #148]	@ (8014f14 <lgc_main_task_entry+0x270>)
 8014e7e:	805a      	strh	r2, [r3, #2]
				for (uint8_t i = 0; i < 11; i++)
 8014e80:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8014e84:	3301      	adds	r3, #1
 8014e86:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 8014e8a:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8014e8e:	2b0a      	cmp	r3, #10
 8014e90:	d9aa      	bls.n	8014de8 <lgc_main_task_entry+0x144>
					}
				}

				/* Process measurement only if all sensors are healthy */
				if (data.sensor_status == NO_ERROR)
 8014e92:	4b20      	ldr	r3, [pc, #128]	@ (8014f14 <lgc_main_task_entry+0x270>)
 8014e94:	885b      	ldrh	r3, [r3, #2]
 8014e96:	2b00      	cmp	r3, #0
 8014e98:	d12e      	bne.n	8014ef8 <lgc_main_task_entry+0x254>
				{
					measurement_event = lgc_process_measurement(&config);
 8014e9a:	f107 0314 	add.w	r3, r7, #20
 8014e9e:	4618      	mov	r0, r3
 8014ea0:	f000 f8fe 	bl	80150a0 <lgc_process_measurement>
 8014ea4:	4603      	mov	r3, r0
 8014ea6:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
					/* Handle measurement events
					 * 0: No event (still measuring or idle)
					 * 1: Leather measurement completed
					 * 2: Batch measurement completed
					 */
					if (measurement_event == 1)
 8014eaa:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8014eae:	2b01      	cmp	r3, #1
 8014eb0:	d104      	bne.n	8014ebc <lgc_main_task_entry+0x218>
					{
						/* TODO: Signal leather completion (e.g., update UI, log event) */

						// set hmi flag
						osSetEventBits(&events, LGC_HMI_UPDATE_REQUIRED);
 8014eb2:	2120      	movs	r1, #32
 8014eb4:	4816      	ldr	r0, [pc, #88]	@ (8014f10 <lgc_main_task_entry+0x26c>)
 8014eb6:	f004 febb 	bl	8019c30 <osSetEventBits>
						osSetEventBits(&events, LGC_HMI_UPDATE_REQUIRED | LGC_EVENT_PRINT_BATCH);
					}
				}
			}

			break;
 8014eba:	e01d      	b.n	8014ef8 <lgc_main_task_entry+0x254>
					else if (measurement_event == 2)
 8014ebc:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8014ec0:	2b02      	cmp	r3, #2
 8014ec2:	d119      	bne.n	8014ef8 <lgc_main_task_entry+0x254>
						osSetEventBits(&events, LGC_HMI_UPDATE_REQUIRED | LGC_EVENT_PRINT_BATCH);
 8014ec4:	2160      	movs	r1, #96	@ 0x60
 8014ec6:	4812      	ldr	r0, [pc, #72]	@ (8014f10 <lgc_main_task_entry+0x26c>)
 8014ec8:	f004 feb2 	bl	8019c30 <osSetEventBits>
			break;
 8014ecc:	e014      	b.n	8014ef8 <lgc_main_task_entry+0x254>
		}
		case LGC_FAIL:
		{
			// verify reset condition
			if (osWaitForEventBits(&events, LGC_FAILURE_CLEARED, FALSE, TRUE, 50) == TRUE)
 8014ece:	2332      	movs	r3, #50	@ 0x32
 8014ed0:	9300      	str	r3, [sp, #0]
 8014ed2:	2301      	movs	r3, #1
 8014ed4:	2200      	movs	r2, #0
 8014ed6:	2110      	movs	r1, #16
 8014ed8:	480d      	ldr	r0, [pc, #52]	@ (8014f10 <lgc_main_task_entry+0x26c>)
 8014eda:	f004 fec3 	bl	8019c64 <osWaitForEventBits>
 8014ede:	4603      	mov	r3, r0
 8014ee0:	2b01      	cmp	r3, #1
 8014ee2:	d10b      	bne.n	8014efc <lgc_main_task_entry+0x258>
			{
				// go to stop
				lgc_set_state(LGC_STOP);
 8014ee4:	2000      	movs	r0, #0
 8014ee6:	f000 f82d 	bl	8014f44 <lgc_set_state>
				// set hmi update required
				osSetEventBits(&events, LGC_HMI_UPDATE_REQUIRED);
 8014eea:	2120      	movs	r1, #32
 8014eec:	4808      	ldr	r0, [pc, #32]	@ (8014f10 <lgc_main_task_entry+0x26c>)
 8014eee:	f004 fe9f 	bl	8019c30 <osSetEventBits>
			}
			break;
 8014ef2:	e003      	b.n	8014efc <lgc_main_task_entry+0x258>
			break;
 8014ef4:	bf00      	nop
 8014ef6:	e6f4      	b.n	8014ce2 <lgc_main_task_entry+0x3e>
			break;
 8014ef8:	bf00      	nop
 8014efa:	e6f2      	b.n	8014ce2 <lgc_main_task_entry+0x3e>
			break;
 8014efc:	bf00      	nop
		lgc_module_conf_get(&config); // load configuration
 8014efe:	e6f0      	b.n	8014ce2 <lgc_main_task_entry+0x3e>
 8014f00:	0801a1a8 	.word	0x0801a1a8
 8014f04:	20016e44 	.word	0x20016e44
 8014f08:	20016e60 	.word	0x20016e60
 8014f0c:	08014f19 	.word	0x08014f19
 8014f10:	20016624 	.word	0x20016624
 8014f14:	20016648 	.word	0x20016648

08014f18 <lgc_encoder_callback>:
}
//-------------------------------------------------------------------------------
// callbacks
//-------------------------------------------------------------------------------
static void lgc_encoder_callback(void)
{
 8014f18:	b580      	push	{r7, lr}
 8014f1a:	af00      	add	r7, sp, #0
	// set flag
	osReleaseSemaphore(&encoder_flag);
 8014f1c:	4802      	ldr	r0, [pc, #8]	@ (8014f28 <lgc_encoder_callback+0x10>)
 8014f1e:	f004 ff29 	bl	8019d74 <osReleaseSemaphore>
}
 8014f22:	bf00      	nop
 8014f24:	bd80      	pop	{r7, pc}
 8014f26:	bf00      	nop
 8014f28:	20016e44 	.word	0x20016e44

08014f2c <lgc_get_state>:

static uint8_t lgc_get_state(void)
{
 8014f2c:	b480      	push	{r7}
 8014f2e:	af00      	add	r7, sp, #0
	return data.state;
 8014f30:	4b03      	ldr	r3, [pc, #12]	@ (8014f40 <lgc_get_state+0x14>)
 8014f32:	781b      	ldrb	r3, [r3, #0]
}
 8014f34:	4618      	mov	r0, r3
 8014f36:	46bd      	mov	sp, r7
 8014f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f3c:	4770      	bx	lr
 8014f3e:	bf00      	nop
 8014f40:	20016648 	.word	0x20016648

08014f44 <lgc_set_state>:

static uint8_t lgc_set_state(uint8_t state)
{
 8014f44:	b580      	push	{r7, lr}
 8014f46:	b082      	sub	sp, #8
 8014f48:	af00      	add	r7, sp, #0
 8014f4a:	4603      	mov	r3, r0
 8014f4c:	71fb      	strb	r3, [r7, #7]
	/*Mutex protection*/
	osAcquireMutex(&mutex);
 8014f4e:	4807      	ldr	r0, [pc, #28]	@ (8014f6c <lgc_set_state+0x28>)
 8014f50:	f004 ff46 	bl	8019de0 <osAcquireMutex>
	/*set state*/
	data.state = state;
 8014f54:	4a06      	ldr	r2, [pc, #24]	@ (8014f70 <lgc_set_state+0x2c>)
 8014f56:	79fb      	ldrb	r3, [r7, #7]
 8014f58:	7013      	strb	r3, [r2, #0]
	/*return state*/
	osReleaseMutex(&mutex);
 8014f5a:	4804      	ldr	r0, [pc, #16]	@ (8014f6c <lgc_set_state+0x28>)
 8014f5c:	f004 ff4d 	bl	8019dfa <osReleaseMutex>

	return data.state;
 8014f60:	4b03      	ldr	r3, [pc, #12]	@ (8014f70 <lgc_set_state+0x2c>)
 8014f62:	781b      	ldrb	r3, [r3, #0]
}
 8014f64:	4618      	mov	r0, r3
 8014f66:	3708      	adds	r7, #8
 8014f68:	46bd      	mov	sp, r7
 8014f6a:	bd80      	pop	{r7, pc}
 8014f6c:	20016e60 	.word	0x20016e60
 8014f70:	20016648 	.word	0x20016648

08014f74 <lgc_set_leds>:

static void lgc_set_leds(uint8_t led, uint8_t state)
{
 8014f74:	b580      	push	{r7, lr}
 8014f76:	b082      	sub	sp, #8
 8014f78:	af00      	add	r7, sp, #0
 8014f7a:	4603      	mov	r3, r0
 8014f7c:	460a      	mov	r2, r1
 8014f7e:	71fb      	strb	r3, [r7, #7]
 8014f80:	4613      	mov	r3, r2
 8014f82:	71bb      	strb	r3, [r7, #6]
	switch (led)
 8014f84:	79fb      	ldrb	r3, [r7, #7]
 8014f86:	2b02      	cmp	r3, #2
 8014f88:	d026      	beq.n	8014fd8 <lgc_set_leds+0x64>
 8014f8a:	2b02      	cmp	r3, #2
 8014f8c:	dc2c      	bgt.n	8014fe8 <lgc_set_leds+0x74>
 8014f8e:	2b00      	cmp	r3, #0
 8014f90:	d002      	beq.n	8014f98 <lgc_set_leds+0x24>
 8014f92:	2b01      	cmp	r3, #1
 8014f94:	d018      	beq.n	8014fc8 <lgc_set_leds+0x54>
		HAL_GPIO_WritePin(D0_7_GPIO_Port, D0_7_Pin, (GPIO_PinState)state);
		/* code */
		break;

	default:
		break;
 8014f96:	e027      	b.n	8014fe8 <lgc_set_leds+0x74>
		HAL_GPIO_WritePin(DO_1_GPIO_Port, DO_1_Pin, (GPIO_PinState)state);
 8014f98:	79bb      	ldrb	r3, [r7, #6]
 8014f9a:	461a      	mov	r2, r3
 8014f9c:	2102      	movs	r1, #2
 8014f9e:	4815      	ldr	r0, [pc, #84]	@ (8014ff4 <lgc_set_leds+0x80>)
 8014fa0:	f7ee f80a 	bl	8002fb8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D0_2_GPIO_Port, D0_2_Pin, (GPIO_PinState)state == GPIO_PIN_SET ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8014fa4:	79bb      	ldrb	r3, [r7, #6]
 8014fa6:	2b01      	cmp	r3, #1
 8014fa8:	bf14      	ite	ne
 8014faa:	2301      	movne	r3, #1
 8014fac:	2300      	moveq	r3, #0
 8014fae:	b2db      	uxtb	r3, r3
 8014fb0:	461a      	mov	r2, r3
 8014fb2:	2108      	movs	r1, #8
 8014fb4:	480f      	ldr	r0, [pc, #60]	@ (8014ff4 <lgc_set_leds+0x80>)
 8014fb6:	f7ed ffff 	bl	8002fb8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DO_0_GPIO_Port, DO_0_Pin, (GPIO_PinState)state);
 8014fba:	79bb      	ldrb	r3, [r7, #6]
 8014fbc:	461a      	mov	r2, r3
 8014fbe:	2101      	movs	r1, #1
 8014fc0:	480c      	ldr	r0, [pc, #48]	@ (8014ff4 <lgc_set_leds+0x80>)
 8014fc2:	f7ed fff9 	bl	8002fb8 <HAL_GPIO_WritePin>
		break;
 8014fc6:	e010      	b.n	8014fea <lgc_set_leds+0x76>
		HAL_GPIO_WritePin(D0_6_GPIO_Port, D0_6_Pin, (GPIO_PinState)state);
 8014fc8:	79bb      	ldrb	r3, [r7, #6]
 8014fca:	461a      	mov	r2, r3
 8014fcc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8014fd0:	4808      	ldr	r0, [pc, #32]	@ (8014ff4 <lgc_set_leds+0x80>)
 8014fd2:	f7ed fff1 	bl	8002fb8 <HAL_GPIO_WritePin>
		break;
 8014fd6:	e008      	b.n	8014fea <lgc_set_leds+0x76>
		HAL_GPIO_WritePin(D0_7_GPIO_Port, D0_7_Pin, (GPIO_PinState)state);
 8014fd8:	79bb      	ldrb	r3, [r7, #6]
 8014fda:	461a      	mov	r2, r3
 8014fdc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8014fe0:	4804      	ldr	r0, [pc, #16]	@ (8014ff4 <lgc_set_leds+0x80>)
 8014fe2:	f7ed ffe9 	bl	8002fb8 <HAL_GPIO_WritePin>
		break;
 8014fe6:	e000      	b.n	8014fea <lgc_set_leds+0x76>
		break;
 8014fe8:	bf00      	nop
	}
}
 8014fea:	bf00      	nop
 8014fec:	3708      	adds	r7, #8
 8014fee:	46bd      	mov	sp, r7
 8014ff0:	bd80      	pop	{r7, pc}
 8014ff2:	bf00      	nop
 8014ff4:	40020400 	.word	0x40020400

08014ff8 <lgc_count_active_bits>:
/**
 * @brief Count active bits (photoreceptors detecting leather) across all sensors
 * @return uint16_t Number of active photoreceptors (0-110)
 */
static uint16_t lgc_count_active_bits(void)
{
 8014ff8:	b480      	push	{r7}
 8014ffa:	b083      	sub	sp, #12
 8014ffc:	af00      	add	r7, sp, #0
	uint16_t active_bits = 0;
 8014ffe:	2300      	movs	r3, #0
 8015000:	80fb      	strh	r3, [r7, #6]

	/* Iterate through all sensors */
	for (uint8_t i = 0; i < LGC_SENSOR_NUMBER; i++)
 8015002:	2300      	movs	r3, #0
 8015004:	717b      	strb	r3, [r7, #5]
 8015006:	e01c      	b.n	8015042 <lgc_count_active_bits+0x4a>
	{
		/* Count set bits only in the first 10 bits (photoreceptors per sensor) */
		uint16_t sensor_data = data.sensor[i];
 8015008:	797b      	ldrb	r3, [r7, #5]
 801500a:	4a13      	ldr	r2, [pc, #76]	@ (8015058 <lgc_count_active_bits+0x60>)
 801500c:	005b      	lsls	r3, r3, #1
 801500e:	4413      	add	r3, r2
 8015010:	889b      	ldrh	r3, [r3, #4]
 8015012:	807b      	strh	r3, [r7, #2]

		for (uint8_t bit = 0; bit < LGC_PHOTORECEPTORS_PER_SENSOR; bit++)
 8015014:	2300      	movs	r3, #0
 8015016:	713b      	strb	r3, [r7, #4]
 8015018:	e00d      	b.n	8015036 <lgc_count_active_bits+0x3e>
		{
			if (sensor_data & (1 << bit))
 801501a:	887a      	ldrh	r2, [r7, #2]
 801501c:	793b      	ldrb	r3, [r7, #4]
 801501e:	fa42 f303 	asr.w	r3, r2, r3
 8015022:	f003 0301 	and.w	r3, r3, #1
 8015026:	2b00      	cmp	r3, #0
 8015028:	d002      	beq.n	8015030 <lgc_count_active_bits+0x38>
			{
				active_bits++;
 801502a:	88fb      	ldrh	r3, [r7, #6]
 801502c:	3301      	adds	r3, #1
 801502e:	80fb      	strh	r3, [r7, #6]
		for (uint8_t bit = 0; bit < LGC_PHOTORECEPTORS_PER_SENSOR; bit++)
 8015030:	793b      	ldrb	r3, [r7, #4]
 8015032:	3301      	adds	r3, #1
 8015034:	713b      	strb	r3, [r7, #4]
 8015036:	793b      	ldrb	r3, [r7, #4]
 8015038:	2b09      	cmp	r3, #9
 801503a:	d9ee      	bls.n	801501a <lgc_count_active_bits+0x22>
	for (uint8_t i = 0; i < LGC_SENSOR_NUMBER; i++)
 801503c:	797b      	ldrb	r3, [r7, #5]
 801503e:	3301      	adds	r3, #1
 8015040:	717b      	strb	r3, [r7, #5]
 8015042:	797b      	ldrb	r3, [r7, #5]
 8015044:	2b0a      	cmp	r3, #10
 8015046:	d9df      	bls.n	8015008 <lgc_count_active_bits+0x10>
			}
		}
	}

	return active_bits;
 8015048:	88fb      	ldrh	r3, [r7, #6]
}
 801504a:	4618      	mov	r0, r3
 801504c:	370c      	adds	r7, #12
 801504e:	46bd      	mov	sp, r7
 8015050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015054:	4770      	bx	lr
 8015056:	bf00      	nop
 8015058:	20016648 	.word	0x20016648

0801505c <lgc_calculate_slice_area>:
 * @brief Calculate area of a slice based on number of active bits
 * @param active_bits Number of detected photoreceptors in this step
 * @return float Area in mm (or configured units)
 */
static float lgc_calculate_slice_area(uint16_t active_bits)
{
 801505c:	b480      	push	{r7}
 801505e:	b085      	sub	sp, #20
 8015060:	af00      	add	r7, sp, #0
 8015062:	4603      	mov	r3, r0
 8015064:	80fb      	strh	r3, [r7, #6]
	/* Area = width (active_bits * pixel_width) * length (encoder_step) */
	float width = active_bits * LGC_PIXEL_WIDTH_MM;
 8015066:	88fb      	ldrh	r3, [r7, #6]
 8015068:	ee07 3a90 	vmov	s15, r3
 801506c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015070:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8015074:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015078:	edc7 7a03 	vstr	s15, [r7, #12]
	float area = width * LGC_ENCODER_STEP_MM;
 801507c:	edd7 7a03 	vldr	s15, [r7, #12]
 8015080:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8015084:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015088:	edc7 7a02 	vstr	s15, [r7, #8]

	return area;
 801508c:	68bb      	ldr	r3, [r7, #8]
 801508e:	ee07 3a90 	vmov	s15, r3
}
 8015092:	eeb0 0a67 	vmov.f32	s0, s15
 8015096:	3714      	adds	r7, #20
 8015098:	46bd      	mov	sp, r7
 801509a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801509e:	4770      	bx	lr

080150a0 <lgc_process_measurement>:
 *         - 0: No leather detected (idle state)
 *         - 1: Leather measurement completed (end of leather)
 *         - 2: Batch measurement completed (batch full)
 */
static uint8_t lgc_process_measurement(LGC_CONF_TypeDef_t *config)
{
 80150a0:	b580      	push	{r7, lr}
 80150a2:	b084      	sub	sp, #16
 80150a4:	af00      	add	r7, sp, #0
 80150a6:	6078      	str	r0, [r7, #4]
	uint16_t active_bits;
	float slice_area;
	uint8_t event_status = 0; /* Default: no event */
 80150a8:	2300      	movs	r3, #0
 80150aa:	73fb      	strb	r3, [r7, #15]

	/* ============================================================================
	 * STEP 1: COUNT ACTIVE PHOTORECEPTORS AND CALCULATE AREA
	 * ============================================================================ */
	active_bits = lgc_count_active_bits();
 80150ac:	f7ff ffa4 	bl	8014ff8 <lgc_count_active_bits>
 80150b0:	4603      	mov	r3, r0
 80150b2:	81bb      	strh	r3, [r7, #12]
	slice_area = lgc_calculate_slice_area(active_bits);
 80150b4:	89bb      	ldrh	r3, [r7, #12]
 80150b6:	4618      	mov	r0, r3
 80150b8:	f7ff ffd0 	bl	801505c <lgc_calculate_slice_area>
 80150bc:	ed87 0a02 	vstr	s0, [r7, #8]

	/* ============================================================================
	 * STEP 2: LEATHER DETECTION STATE MACHINE
	 * ============================================================================ */

	if (active_bits > 0)
 80150c0:	89bb      	ldrh	r3, [r7, #12]
 80150c2:	2b00      	cmp	r3, #0
 80150c4:	d021      	beq.n	801510a <lgc_process_measurement+0x6a>
	{
		/* -------- STATE: LEATHER DETECTED -------- */
		/* Leather is currently passing through sensors */

		if (!measurements.is_measuring)
 80150c6:	4b4d      	ldr	r3, [pc, #308]	@ (80151fc <lgc_process_measurement+0x15c>)
 80150c8:	f893 37d8 	ldrb.w	r3, [r3, #2008]	@ 0x7d8
 80150cc:	2b00      	cmp	r3, #0
 80150ce:	d10b      	bne.n	80150e8 <lgc_process_measurement+0x48>
		{
			/* TRANSITION: Idle  Measuring
			 * Start of new leather piece detection
			 */
			measurements.is_measuring = 1;
 80150d0:	4b4a      	ldr	r3, [pc, #296]	@ (80151fc <lgc_process_measurement+0x15c>)
 80150d2:	2201      	movs	r2, #1
 80150d4:	f883 27d8 	strb.w	r2, [r3, #2008]	@ 0x7d8
			measurements.current_leather_area = 0.0f;
 80150d8:	4b48      	ldr	r3, [pc, #288]	@ (80151fc <lgc_process_measurement+0x15c>)
 80150da:	f04f 0200 	mov.w	r2, #0
 80150de:	605a      	str	r2, [r3, #4]
			measurements.no_detection_count = 0;
 80150e0:	4b46      	ldr	r3, [pc, #280]	@ (80151fc <lgc_process_measurement+0x15c>)
 80150e2:	2200      	movs	r2, #0
 80150e4:	f883 27d9 	strb.w	r2, [r3, #2009]	@ 0x7d9
		}

		/* ACTION: Accumulate area while leather is detected */
		measurements.current_leather_area += slice_area;
 80150e8:	4b44      	ldr	r3, [pc, #272]	@ (80151fc <lgc_process_measurement+0x15c>)
 80150ea:	ed93 7a01 	vldr	s14, [r3, #4]
 80150ee:	edd7 7a02 	vldr	s15, [r7, #8]
 80150f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80150f6:	4b41      	ldr	r3, [pc, #260]	@ (80151fc <lgc_process_measurement+0x15c>)
 80150f8:	edc3 7a01 	vstr	s15, [r3, #4]
		measurements.no_detection_count = 0; /* Reset hysteresis counter */
 80150fc:	4b3f      	ldr	r3, [pc, #252]	@ (80151fc <lgc_process_measurement+0x15c>)
 80150fe:	2200      	movs	r2, #0
 8015100:	f883 27d9 	strb.w	r2, [r3, #2009]	@ 0x7d9

		event_status = 0; /* No event - still measuring */
 8015104:	2300      	movs	r3, #0
 8015106:	73fb      	strb	r3, [r7, #15]
 8015108:	e072      	b.n	80151f0 <lgc_process_measurement+0x150>
	else
	{
		/* -------- STATE: NO LEATHER DETECTED -------- */
		/* No photoreceptors active (leather has passed or not yet arrived) */

		if (measurements.is_measuring)
 801510a:	4b3c      	ldr	r3, [pc, #240]	@ (80151fc <lgc_process_measurement+0x15c>)
 801510c:	f893 37d8 	ldrb.w	r3, [r3, #2008]	@ 0x7d8
 8015110:	2b00      	cmp	r3, #0
 8015112:	d064      	beq.n	80151de <lgc_process_measurement+0x13e>
		{
			/* Currently measuring - apply hysteresis
			 * Increment counter to detect leather end
			 */
			measurements.no_detection_count++;
 8015114:	4b39      	ldr	r3, [pc, #228]	@ (80151fc <lgc_process_measurement+0x15c>)
 8015116:	f893 37d9 	ldrb.w	r3, [r3, #2009]	@ 0x7d9
 801511a:	3301      	adds	r3, #1
 801511c:	b2da      	uxtb	r2, r3
 801511e:	4b37      	ldr	r3, [pc, #220]	@ (80151fc <lgc_process_measurement+0x15c>)
 8015120:	f883 27d9 	strb.w	r2, [r3, #2009]	@ 0x7d9

			if (measurements.no_detection_count >= LGC_LEATHER_END_HYSTERESIS)
 8015124:	4b35      	ldr	r3, [pc, #212]	@ (80151fc <lgc_process_measurement+0x15c>)
 8015126:	f893 37d9 	ldrb.w	r3, [r3, #2009]	@ 0x7d9
 801512a:	2b02      	cmp	r3, #2
 801512c:	d957      	bls.n	80151de <lgc_process_measurement+0x13e>
			{
				/* ====== EVENT: END OF LEATHER DETECTED ====== */
				measurements.is_measuring = 0;
 801512e:	4b33      	ldr	r3, [pc, #204]	@ (80151fc <lgc_process_measurement+0x15c>)
 8015130:	2200      	movs	r2, #0
 8015132:	f883 27d8 	strb.w	r2, [r3, #2008]	@ 0x7d8
				measurements.no_detection_count = 0;
 8015136:	4b31      	ldr	r3, [pc, #196]	@ (80151fc <lgc_process_measurement+0x15c>)
 8015138:	2200      	movs	r2, #0
 801513a:	f883 27d9 	strb.w	r2, [r3, #2009]	@ 0x7d9
				event_status = 1; /* Leather measurement completed */
 801513e:	2301      	movs	r3, #1
 8015140:	73fb      	strb	r3, [r7, #15]

				/* ==================================================
				 * SECTION A: SAVE INDIVIDUAL LEATHER MEASUREMENT
				 * ================================================== */
				if (measurements.current_leather_index < LGC_LEATHER_COUNT_MAX)
 8015142:	4b2e      	ldr	r3, [pc, #184]	@ (80151fc <lgc_process_measurement+0x15c>)
 8015144:	885b      	ldrh	r3, [r3, #2]
 8015146:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801514a:	d209      	bcs.n	8015160 <lgc_process_measurement+0xc0>
				{
					measurements.leather_measurement[measurements.current_leather_index] =
 801514c:	4b2b      	ldr	r3, [pc, #172]	@ (80151fc <lgc_process_measurement+0x15c>)
 801514e:	885b      	ldrh	r3, [r3, #2]
 8015150:	4618      	mov	r0, r3
						measurements.current_leather_area;
 8015152:	4b2a      	ldr	r3, [pc, #168]	@ (80151fc <lgc_process_measurement+0x15c>)
 8015154:	685a      	ldr	r2, [r3, #4]
					measurements.leather_measurement[measurements.current_leather_index] =
 8015156:	4929      	ldr	r1, [pc, #164]	@ (80151fc <lgc_process_measurement+0x15c>)
 8015158:	1c83      	adds	r3, r0, #2
 801515a:	009b      	lsls	r3, r3, #2
 801515c:	440b      	add	r3, r1
 801515e:	601a      	str	r2, [r3, #0]
				}

				/* ==================================================
				 * SECTION B: ACCUMULATE AREA TO CURRENT BATCH
				 * ================================================== */
				if (measurements.current_batch_index < LGC_LEATHER_BATCH_COUNT_MAX)
 8015160:	4b26      	ldr	r3, [pc, #152]	@ (80151fc <lgc_process_measurement+0x15c>)
 8015162:	881b      	ldrh	r3, [r3, #0]
 8015164:	2bc7      	cmp	r3, #199	@ 0xc7
 8015166:	d816      	bhi.n	8015196 <lgc_process_measurement+0xf6>
				{
					measurements.batch_measurement[measurements.current_batch_index] +=
 8015168:	4b24      	ldr	r3, [pc, #144]	@ (80151fc <lgc_process_measurement+0x15c>)
 801516a:	881b      	ldrh	r3, [r3, #0]
 801516c:	4a23      	ldr	r2, [pc, #140]	@ (80151fc <lgc_process_measurement+0x15c>)
 801516e:	f503 7397 	add.w	r3, r3, #302	@ 0x12e
 8015172:	009b      	lsls	r3, r3, #2
 8015174:	4413      	add	r3, r2
 8015176:	ed93 7a00 	vldr	s14, [r3]
						measurements.current_leather_area;
 801517a:	4b20      	ldr	r3, [pc, #128]	@ (80151fc <lgc_process_measurement+0x15c>)
 801517c:	edd3 7a01 	vldr	s15, [r3, #4]
					measurements.batch_measurement[measurements.current_batch_index] +=
 8015180:	4b1e      	ldr	r3, [pc, #120]	@ (80151fc <lgc_process_measurement+0x15c>)
 8015182:	881b      	ldrh	r3, [r3, #0]
 8015184:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015188:	4a1c      	ldr	r2, [pc, #112]	@ (80151fc <lgc_process_measurement+0x15c>)
 801518a:	f503 7397 	add.w	r3, r3, #302	@ 0x12e
 801518e:	009b      	lsls	r3, r3, #2
 8015190:	4413      	add	r3, r2
 8015192:	edc3 7a00 	vstr	s15, [r3]
				}

				/* ==================================================
				 * SECTION C: INCREMENT LEATHER INDEX
				 * ================================================== */
				measurements.current_leather_index++;
 8015196:	4b19      	ldr	r3, [pc, #100]	@ (80151fc <lgc_process_measurement+0x15c>)
 8015198:	885b      	ldrh	r3, [r3, #2]
 801519a:	3301      	adds	r3, #1
 801519c:	b29a      	uxth	r2, r3
 801519e:	4b17      	ldr	r3, [pc, #92]	@ (80151fc <lgc_process_measurement+0x15c>)
 80151a0:	805a      	strh	r2, [r3, #2]

				/* ==================================================
				 * SECTION D: BATCH MANAGEMENT AND TRANSITIONS
				 * ================================================== */
				if (measurements.current_leather_index >= config->batch)
 80151a2:	4b16      	ldr	r3, [pc, #88]	@ (80151fc <lgc_process_measurement+0x15c>)
 80151a4:	885b      	ldrh	r3, [r3, #2]
 80151a6:	461a      	mov	r2, r3
 80151a8:	687b      	ldr	r3, [r7, #4]
 80151aa:	f8d3 302a 	ldr.w	r3, [r3, #42]	@ 0x2a
 80151ae:	429a      	cmp	r2, r3
 80151b0:	d311      	bcc.n	80151d6 <lgc_process_measurement+0x136>
				{
					/* ====== EVENT: END OF BATCH DETECTED ====== */
					/* Batch is full - transition to next batch */
					measurements.current_leather_index = 0;
 80151b2:	4b12      	ldr	r3, [pc, #72]	@ (80151fc <lgc_process_measurement+0x15c>)
 80151b4:	2200      	movs	r2, #0
 80151b6:	805a      	strh	r2, [r3, #2]
					measurements.current_batch_index++;
 80151b8:	4b10      	ldr	r3, [pc, #64]	@ (80151fc <lgc_process_measurement+0x15c>)
 80151ba:	881b      	ldrh	r3, [r3, #0]
 80151bc:	3301      	adds	r3, #1
 80151be:	b29a      	uxth	r2, r3
 80151c0:	4b0e      	ldr	r3, [pc, #56]	@ (80151fc <lgc_process_measurement+0x15c>)
 80151c2:	801a      	strh	r2, [r3, #0]
					event_status = 2; /* Batch measurement completed */
 80151c4:	2302      	movs	r3, #2
 80151c6:	73fb      	strb	r3, [r7, #15]

					/* Prevent batch array overflow */
					if (measurements.current_batch_index >= LGC_LEATHER_BATCH_COUNT_MAX)
 80151c8:	4b0c      	ldr	r3, [pc, #48]	@ (80151fc <lgc_process_measurement+0x15c>)
 80151ca:	881b      	ldrh	r3, [r3, #0]
 80151cc:	2bc7      	cmp	r3, #199	@ 0xc7
 80151ce:	d902      	bls.n	80151d6 <lgc_process_measurement+0x136>
					{
						/* Stay at maximum valid index to prevent array access overflow */
						measurements.current_batch_index = LGC_LEATHER_BATCH_COUNT_MAX - 1;
 80151d0:	4b0a      	ldr	r3, [pc, #40]	@ (80151fc <lgc_process_measurement+0x15c>)
 80151d2:	22c7      	movs	r2, #199	@ 0xc7
 80151d4:	801a      	strh	r2, [r3, #0]
						/* TODO: Signal critical error - batch storage full */
					}
				}

				/* Clear accumulator for next leather piece */
				measurements.current_leather_area = 0.0f;
 80151d6:	4b09      	ldr	r3, [pc, #36]	@ (80151fc <lgc_process_measurement+0x15c>)
 80151d8:	f04f 0200 	mov.w	r2, #0
 80151dc:	605a      	str	r2, [r3, #4]
			}
		}

		/* Default state when no leather: clear accumulator */
		if (!measurements.is_measuring)
 80151de:	4b07      	ldr	r3, [pc, #28]	@ (80151fc <lgc_process_measurement+0x15c>)
 80151e0:	f893 37d8 	ldrb.w	r3, [r3, #2008]	@ 0x7d8
 80151e4:	2b00      	cmp	r3, #0
 80151e6:	d103      	bne.n	80151f0 <lgc_process_measurement+0x150>
		{
			measurements.current_leather_area = 0.0f;
 80151e8:	4b04      	ldr	r3, [pc, #16]	@ (80151fc <lgc_process_measurement+0x15c>)
 80151ea:	f04f 0200 	mov.w	r2, #0
 80151ee:	605a      	str	r2, [r3, #4]
		}
	}

	return event_status;
 80151f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80151f2:	4618      	mov	r0, r3
 80151f4:	3710      	adds	r7, #16
 80151f6:	46bd      	mov	sp, r7
 80151f8:	bd80      	pop	{r7, pc}
 80151fa:	bf00      	nop
 80151fc:	20016668 	.word	0x20016668

08015200 <lgc_buttons_callback>:

void lgc_buttons_callback(uint8_t di, uint32_t evt)
{
 8015200:	b580      	push	{r7, lr}
 8015202:	b082      	sub	sp, #8
 8015204:	af00      	add	r7, sp, #0
 8015206:	4603      	mov	r3, r0
 8015208:	6039      	str	r1, [r7, #0]
 801520a:	71fb      	strb	r3, [r7, #7]
	// Handle button events here
	switch (di)
 801520c:	79fb      	ldrb	r3, [r7, #7]
 801520e:	2b03      	cmp	r3, #3
 8015210:	f200 808f 	bhi.w	8015332 <lgc_buttons_callback+0x132>
 8015214:	a201      	add	r2, pc, #4	@ (adr r2, 801521c <lgc_buttons_callback+0x1c>)
 8015216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801521a:	bf00      	nop
 801521c:	0801522d 	.word	0x0801522d
 8015220:	08015267 	.word	0x08015267
 8015224:	080152ab 	.word	0x080152ab
 8015228:	080152ff 	.word	0x080152ff
	{
	case LGC_DI_START_STOP:
	{
		// Handle START/STOP button event
		if (evt == LWBTN_EVT_ONPRESS)
 801522c:	683b      	ldr	r3, [r7, #0]
 801522e:	2b00      	cmp	r3, #0
 8015230:	f040 8081 	bne.w	8015336 <lgc_buttons_callback+0x136>
		{
			// lock
			osAcquireMutex(&mutex);
 8015234:	4845      	ldr	r0, [pc, #276]	@ (801534c <lgc_buttons_callback+0x14c>)
 8015236:	f004 fdd3 	bl	8019de0 <osAcquireMutex>
			data.start_stop_flag ^= 1 & 0x1; // toggle flag
 801523a:	4b45      	ldr	r3, [pc, #276]	@ (8015350 <lgc_buttons_callback+0x150>)
 801523c:	7e9b      	ldrb	r3, [r3, #26]
 801523e:	f083 0301 	eor.w	r3, r3, #1
 8015242:	b2da      	uxtb	r2, r3
 8015244:	4b42      	ldr	r3, [pc, #264]	@ (8015350 <lgc_buttons_callback+0x150>)
 8015246:	769a      	strb	r2, [r3, #26]
			// unlock
			osReleaseMutex(&mutex);
 8015248:	4840      	ldr	r0, [pc, #256]	@ (801534c <lgc_buttons_callback+0x14c>)
 801524a:	f004 fdd6 	bl	8019dfa <osReleaseMutex>
			// set event
			osSetEventBits(&events, data.start_stop_flag ? LGC_EVENT_START : LGC_EVENT_STOP);
 801524e:	4b40      	ldr	r3, [pc, #256]	@ (8015350 <lgc_buttons_callback+0x150>)
 8015250:	7e9b      	ldrb	r3, [r3, #26]
 8015252:	2b00      	cmp	r3, #0
 8015254:	d001      	beq.n	801525a <lgc_buttons_callback+0x5a>
 8015256:	2304      	movs	r3, #4
 8015258:	e000      	b.n	801525c <lgc_buttons_callback+0x5c>
 801525a:	2301      	movs	r3, #1
 801525c:	4619      	mov	r1, r3
 801525e:	483d      	ldr	r0, [pc, #244]	@ (8015354 <lgc_buttons_callback+0x154>)
 8015260:	f004 fce6 	bl	8019c30 <osSetEventBits>
		}
		break;
 8015264:	e067      	b.n	8015336 <lgc_buttons_callback+0x136>
	}
	case LGC_DI_GUARD:
	{

		// Handle GUARD button event
		if (evt == LWBTN_EVT_ONPRESS)
 8015266:	683b      	ldr	r3, [r7, #0]
 8015268:	2b00      	cmp	r3, #0
 801526a:	d10d      	bne.n	8015288 <lgc_buttons_callback+0x88>
		{
			// lock
			osAcquireMutex(&mutex);
 801526c:	4837      	ldr	r0, [pc, #220]	@ (801534c <lgc_buttons_callback+0x14c>)
 801526e:	f004 fdb7 	bl	8019de0 <osAcquireMutex>
			data.guard_motor = 1;
 8015272:	4b37      	ldr	r3, [pc, #220]	@ (8015350 <lgc_buttons_callback+0x150>)
 8015274:	2201      	movs	r2, #1
 8015276:	76da      	strb	r2, [r3, #27]
			// unlock
			osReleaseMutex(&mutex);
 8015278:	4834      	ldr	r0, [pc, #208]	@ (801534c <lgc_buttons_callback+0x14c>)
 801527a:	f004 fdbe 	bl	8019dfa <osReleaseMutex>
			// set fail flag
			osSetEventBits(&events, LGC_FAILURE_DETECTED);
 801527e:	2108      	movs	r1, #8
 8015280:	4834      	ldr	r0, [pc, #208]	@ (8015354 <lgc_buttons_callback+0x154>)
 8015282:	f004 fcd5 	bl	8019c30 <osSetEventBits>
			// unlock
			osReleaseMutex(&mutex);
			// clear fail flag
			osSetEventBits(&events, LGC_FAILURE_CLEARED);
		}
		break;
 8015286:	e058      	b.n	801533a <lgc_buttons_callback+0x13a>
		else if (evt == LWBTN_EVT_ONRELEASE)
 8015288:	683b      	ldr	r3, [r7, #0]
 801528a:	2b01      	cmp	r3, #1
 801528c:	d155      	bne.n	801533a <lgc_buttons_callback+0x13a>
			osAcquireMutex(&mutex);
 801528e:	482f      	ldr	r0, [pc, #188]	@ (801534c <lgc_buttons_callback+0x14c>)
 8015290:	f004 fda6 	bl	8019de0 <osAcquireMutex>
			data.guard_motor = 0;
 8015294:	4b2e      	ldr	r3, [pc, #184]	@ (8015350 <lgc_buttons_callback+0x150>)
 8015296:	2200      	movs	r2, #0
 8015298:	76da      	strb	r2, [r3, #27]
			osReleaseMutex(&mutex);
 801529a:	482c      	ldr	r0, [pc, #176]	@ (801534c <lgc_buttons_callback+0x14c>)
 801529c:	f004 fdad 	bl	8019dfa <osReleaseMutex>
			osSetEventBits(&events, LGC_FAILURE_CLEARED);
 80152a0:	2110      	movs	r1, #16
 80152a2:	482c      	ldr	r0, [pc, #176]	@ (8015354 <lgc_buttons_callback+0x154>)
 80152a4:	f004 fcc4 	bl	8019c30 <osSetEventBits>
		break;
 80152a8:	e047      	b.n	801533a <lgc_buttons_callback+0x13a>
	}
	case LGC_DI_SPEEDS:
	{
		// Handle SPEEDS button event
		if (evt == LWBTN_EVT_ONPRESS)
 80152aa:	683b      	ldr	r3, [r7, #0]
 80152ac:	2b00      	cmp	r3, #0
 80152ae:	d111      	bne.n	80152d4 <lgc_buttons_callback+0xd4>
		{
			// lock
			osAcquireMutex(&mutex);
 80152b0:	4826      	ldr	r0, [pc, #152]	@ (801534c <lgc_buttons_callback+0x14c>)
 80152b2:	f004 fd95 	bl	8019de0 <osAcquireMutex>
			data.speed_motor = 1;
 80152b6:	4b26      	ldr	r3, [pc, #152]	@ (8015350 <lgc_buttons_callback+0x150>)
 80152b8:	2201      	movs	r2, #1
 80152ba:	771a      	strb	r2, [r3, #28]
			// unlock
			osReleaseMutex(&mutex);
 80152bc:	4823      	ldr	r0, [pc, #140]	@ (801534c <lgc_buttons_callback+0x14c>)
 80152be:	f004 fd9c 	bl	8019dfa <osReleaseMutex>
			// set led
			lgc_set_leds(LGC_SPEED_HIGH_LED, 1);
 80152c2:	2101      	movs	r1, #1
 80152c4:	2002      	movs	r0, #2
 80152c6:	f7ff fe55 	bl	8014f74 <lgc_set_leds>
			lgc_set_leds(LGC_SPEED_LOW_LED, 0);
 80152ca:	2100      	movs	r1, #0
 80152cc:	2001      	movs	r0, #1
 80152ce:	f7ff fe51 	bl	8014f74 <lgc_set_leds>
			osReleaseMutex(&mutex);
			// set led
			lgc_set_leds(LGC_SPEED_HIGH_LED, 0);
			lgc_set_leds(LGC_SPEED_LOW_LED, 1);
		}
		break;
 80152d2:	e034      	b.n	801533e <lgc_buttons_callback+0x13e>
		else if (evt == LWBTN_EVT_ONRELEASE)
 80152d4:	683b      	ldr	r3, [r7, #0]
 80152d6:	2b01      	cmp	r3, #1
 80152d8:	d131      	bne.n	801533e <lgc_buttons_callback+0x13e>
			osAcquireMutex(&mutex);
 80152da:	481c      	ldr	r0, [pc, #112]	@ (801534c <lgc_buttons_callback+0x14c>)
 80152dc:	f004 fd80 	bl	8019de0 <osAcquireMutex>
			data.speed_motor = 0;
 80152e0:	4b1b      	ldr	r3, [pc, #108]	@ (8015350 <lgc_buttons_callback+0x150>)
 80152e2:	2200      	movs	r2, #0
 80152e4:	771a      	strb	r2, [r3, #28]
			osReleaseMutex(&mutex);
 80152e6:	4819      	ldr	r0, [pc, #100]	@ (801534c <lgc_buttons_callback+0x14c>)
 80152e8:	f004 fd87 	bl	8019dfa <osReleaseMutex>
			lgc_set_leds(LGC_SPEED_HIGH_LED, 0);
 80152ec:	2100      	movs	r1, #0
 80152ee:	2002      	movs	r0, #2
 80152f0:	f7ff fe40 	bl	8014f74 <lgc_set_leds>
			lgc_set_leds(LGC_SPEED_LOW_LED, 1);
 80152f4:	2101      	movs	r1, #1
 80152f6:	2001      	movs	r0, #1
 80152f8:	f7ff fe3c 	bl	8014f74 <lgc_set_leds>
		break;
 80152fc:	e01f      	b.n	801533e <lgc_buttons_callback+0x13e>
	}
	case LGC_DI_FEEDBACK:
	{
		// Handle FEEDBACK button event
		if (evt == LWBTN_EVT_ONPRESS)
 80152fe:	683b      	ldr	r3, [r7, #0]
 8015300:	2b00      	cmp	r3, #0
 8015302:	d109      	bne.n	8015318 <lgc_buttons_callback+0x118>
		{
			// lock
			osAcquireMutex(&mutex);
 8015304:	4811      	ldr	r0, [pc, #68]	@ (801534c <lgc_buttons_callback+0x14c>)
 8015306:	f004 fd6b 	bl	8019de0 <osAcquireMutex>
			data.feedback_motor = 1;
 801530a:	4b11      	ldr	r3, [pc, #68]	@ (8015350 <lgc_buttons_callback+0x150>)
 801530c:	2201      	movs	r2, #1
 801530e:	775a      	strb	r2, [r3, #29]
			// unlock
			osReleaseMutex(&mutex);
 8015310:	480e      	ldr	r0, [pc, #56]	@ (801534c <lgc_buttons_callback+0x14c>)
 8015312:	f004 fd72 	bl	8019dfa <osReleaseMutex>
			osAcquireMutex(&mutex);
			data.feedback_motor = 0;
			// unlock
			osReleaseMutex(&mutex);
		}
		break;
 8015316:	e014      	b.n	8015342 <lgc_buttons_callback+0x142>
		else if (evt == LWBTN_EVT_ONRELEASE)
 8015318:	683b      	ldr	r3, [r7, #0]
 801531a:	2b01      	cmp	r3, #1
 801531c:	d111      	bne.n	8015342 <lgc_buttons_callback+0x142>
			osAcquireMutex(&mutex);
 801531e:	480b      	ldr	r0, [pc, #44]	@ (801534c <lgc_buttons_callback+0x14c>)
 8015320:	f004 fd5e 	bl	8019de0 <osAcquireMutex>
			data.feedback_motor = 0;
 8015324:	4b0a      	ldr	r3, [pc, #40]	@ (8015350 <lgc_buttons_callback+0x150>)
 8015326:	2200      	movs	r2, #0
 8015328:	775a      	strb	r2, [r3, #29]
			osReleaseMutex(&mutex);
 801532a:	4808      	ldr	r0, [pc, #32]	@ (801534c <lgc_buttons_callback+0x14c>)
 801532c:	f004 fd65 	bl	8019dfa <osReleaseMutex>
		break;
 8015330:	e007      	b.n	8015342 <lgc_buttons_callback+0x142>
	}
	default:
		break;
 8015332:	bf00      	nop
 8015334:	e006      	b.n	8015344 <lgc_buttons_callback+0x144>
		break;
 8015336:	bf00      	nop
 8015338:	e004      	b.n	8015344 <lgc_buttons_callback+0x144>
		break;
 801533a:	bf00      	nop
 801533c:	e002      	b.n	8015344 <lgc_buttons_callback+0x144>
		break;
 801533e:	bf00      	nop
 8015340:	e000      	b.n	8015344 <lgc_buttons_callback+0x144>
		break;
 8015342:	bf00      	nop
	}
}
 8015344:	bf00      	nop
 8015346:	3708      	adds	r7, #8
 8015348:	46bd      	mov	sp, r7
 801534a:	bd80      	pop	{r7, pc}
 801534c:	20016e60 	.word	0x20016e60
 8015350:	20016648 	.word	0x20016648
 8015354:	20016624 	.word	0x20016624

08015358 <lgc_get_measurements>:
	// set event
	osSetEventBits(&events, data.start_stop_flag ? LGC_EVENT_START : LGC_EVENT_STOP);
}

void lgc_get_measurements(lgc_measurements_t *out_measurements)
{
 8015358:	b580      	push	{r7, lr}
 801535a:	b082      	sub	sp, #8
 801535c:	af00      	add	r7, sp, #0
 801535e:	6078      	str	r0, [r7, #4]
	// lock
	osAcquireMutex(&mutex);
 8015360:	4807      	ldr	r0, [pc, #28]	@ (8015380 <lgc_get_measurements+0x28>)
 8015362:	f004 fd3d 	bl	8019de0 <osAcquireMutex>
	// copy measurements
	memcpy(out_measurements, &measurements, sizeof(lgc_measurements_t));
 8015366:	f240 72dc 	movw	r2, #2012	@ 0x7dc
 801536a:	4906      	ldr	r1, [pc, #24]	@ (8015384 <lgc_get_measurements+0x2c>)
 801536c:	6878      	ldr	r0, [r7, #4]
 801536e:	f004 fe1d 	bl	8019fac <memcpy>
	// unlock
	osReleaseMutex(&mutex);
 8015372:	4803      	ldr	r0, [pc, #12]	@ (8015380 <lgc_get_measurements+0x28>)
 8015374:	f004 fd41 	bl	8019dfa <osReleaseMutex>
}
 8015378:	bf00      	nop
 801537a:	3708      	adds	r7, #8
 801537c:	46bd      	mov	sp, r7
 801537e:	bd80      	pop	{r7, pc}
 8015380:	20016e60 	.word	0x20016e60
 8015384:	20016668 	.word	0x20016668

08015388 <lgc_get_state_data>:

void lgc_get_state_data(lgc_t *out_data)
{
 8015388:	b580      	push	{r7, lr}
 801538a:	b082      	sub	sp, #8
 801538c:	af00      	add	r7, sp, #0
 801538e:	6078      	str	r0, [r7, #4]
	// lock
	osAcquireMutex(&mutex);
 8015390:	4807      	ldr	r0, [pc, #28]	@ (80153b0 <lgc_get_state_data+0x28>)
 8015392:	f004 fd25 	bl	8019de0 <osAcquireMutex>
	// copy data
	memcpy(out_data, &data, sizeof(lgc_t));
 8015396:	221e      	movs	r2, #30
 8015398:	4906      	ldr	r1, [pc, #24]	@ (80153b4 <lgc_get_state_data+0x2c>)
 801539a:	6878      	ldr	r0, [r7, #4]
 801539c:	f004 fe06 	bl	8019fac <memcpy>
	// unlock
	osReleaseMutex(&mutex);
 80153a0:	4803      	ldr	r0, [pc, #12]	@ (80153b0 <lgc_get_state_data+0x28>)
 80153a2:	f004 fd2a 	bl	8019dfa <osReleaseMutex>
}
 80153a6:	bf00      	nop
 80153a8:	3708      	adds	r7, #8
 80153aa:	46bd      	mov	sp, r7
 80153ac:	bd80      	pop	{r7, pc}
 80153ae:	bf00      	nop
 80153b0:	20016e60 	.word	0x20016e60
 80153b4:	20016648 	.word	0x20016648

080153b8 <osPoolInit>:
 * @param[in] pointer Pointer to RTOS memory pool (ThreadX only)
 * @return NO_ERROR on success, error code otherwise
 */
#if defined(USE_THREADX)
uint8_t osPoolInit(void *pointer)
{
 80153b8:	b580      	push	{r7, lr}
 80153ba:	b082      	sub	sp, #8
 80153bc:	af00      	add	r7, sp, #0
 80153be:	6078      	str	r0, [r7, #4]
#else
uint8_t osPoolInit(void)
{
#endif

	if(tcs_bsp_mem_init == 1)
 80153c0:	4b0c      	ldr	r3, [pc, #48]	@ (80153f4 <osPoolInit+0x3c>)
 80153c2:	781b      	ldrb	r3, [r3, #0]
 80153c4:	2b01      	cmp	r3, #1
 80153c6:	d101      	bne.n	80153cc <osPoolInit+0x14>
	{
		return NO_ERROR;
 80153c8:	2300      	movs	r3, #0
 80153ca:	e00e      	b.n	80153ea <osPoolInit+0x32>
	}
    if (osCreateMutex(&mutex) != TRUE) {
 80153cc:	480a      	ldr	r0, [pc, #40]	@ (80153f8 <osPoolInit+0x40>)
 80153ce:	f004 fcdd 	bl	8019d8c <osCreateMutex>
 80153d2:	4603      	mov	r3, r0
 80153d4:	2b01      	cmp	r3, #1
 80153d6:	d001      	beq.n	80153dc <osPoolInit+0x24>
        return TX_MUTEX_ERROR;
 80153d8:	231c      	movs	r3, #28
 80153da:	e006      	b.n	80153ea <osPoolInit+0x32>
    }
#if defined(USE_THREADX)
    app_byte_pool = (TX_BYTE_POOL *)pointer;
 80153dc:	4a07      	ldr	r2, [pc, #28]	@ (80153fc <osPoolInit+0x44>)
 80153de:	687b      	ldr	r3, [r7, #4]
 80153e0:	6013      	str	r3, [r2, #0]
#endif
    tcs_bsp_mem_init = 1;
 80153e2:	4b04      	ldr	r3, [pc, #16]	@ (80153f4 <osPoolInit+0x3c>)
 80153e4:	2201      	movs	r2, #1
 80153e6:	701a      	strb	r2, [r3, #0]
    return NO_ERROR;
 80153e8:	2300      	movs	r3, #0
}
 80153ea:	4618      	mov	r0, r3
 80153ec:	3708      	adds	r7, #8
 80153ee:	46bd      	mov	sp, r7
 80153f0:	bd80      	pop	{r7, pc}
 80153f2:	bf00      	nop
 80153f4:	20016ecc 	.word	0x20016ecc
 80153f8:	20016e94 	.word	0x20016e94
 80153fc:	20016ec8 	.word	0x20016ec8

08015400 <osAllocMem>:
 * @brief Allocate a memory block from the pool (thread-safe).
 * @param[in] size Number of bytes to allocate
 * @return Pointer to allocated memory, or NULL on failure
 */
void *osAllocMem(size_t size)
{
 8015400:	b580      	push	{r7, lr}
 8015402:	b084      	sub	sp, #16
 8015404:	af00      	add	r7, sp, #0
 8015406:	6078      	str	r0, [r7, #4]
    void *p;
    /* Enter critical section */
    osAcquireMutex(&mutex);
 8015408:	480b      	ldr	r0, [pc, #44]	@ (8015438 <osAllocMem+0x38>)
 801540a:	f004 fce9 	bl	8019de0 <osAcquireMutex>
    /* Allocate a memory block */
#if defined(USE_THREADX)
    if (tx_byte_allocate(app_byte_pool, (void **)&p, size, TX_NO_WAIT) != TX_SUCCESS) {
 801540e:	4b0b      	ldr	r3, [pc, #44]	@ (801543c <osAllocMem+0x3c>)
 8015410:	6818      	ldr	r0, [r3, #0]
 8015412:	f107 010c 	add.w	r1, r7, #12
 8015416:	2300      	movs	r3, #0
 8015418:	687a      	ldr	r2, [r7, #4]
 801541a:	f7f9 fd85 	bl	800ef28 <_txe_byte_allocate>
 801541e:	4603      	mov	r3, r0
 8015420:	2b00      	cmp	r3, #0
 8015422:	d001      	beq.n	8015428 <osAllocMem+0x28>
        p = NULL;
 8015424:	2300      	movs	r3, #0
 8015426:	60fb      	str	r3, [r7, #12]
    }
#else
    /* Add other RTOS or generic allocation here if needed */
#endif
    /* Leave critical section */
    osReleaseMutex(&mutex);
 8015428:	4803      	ldr	r0, [pc, #12]	@ (8015438 <osAllocMem+0x38>)
 801542a:	f004 fce6 	bl	8019dfa <osReleaseMutex>
    /* Return a pointer to the newly allocated memory block */
    return p;
 801542e:	68fb      	ldr	r3, [r7, #12]
}
 8015430:	4618      	mov	r0, r3
 8015432:	3710      	adds	r7, #16
 8015434:	46bd      	mov	sp, r7
 8015436:	bd80      	pop	{r7, pc}
 8015438:	20016e94 	.word	0x20016e94
 801543c:	20016ec8 	.word	0x20016ec8

08015440 <osFreeMem>:
/**
 * @brief Release a previously allocated memory block.
 * @param[in] p Previously allocated memory block to be freed
 */
void osFreeMem(void *p)
{
 8015440:	b580      	push	{r7, lr}
 8015442:	b082      	sub	sp, #8
 8015444:	af00      	add	r7, sp, #0
 8015446:	6078      	str	r0, [r7, #4]
    /* Make sure the pointer is valid */
    if (p != NULL)
 8015448:	687b      	ldr	r3, [r7, #4]
 801544a:	2b00      	cmp	r3, #0
 801544c:	d00d      	beq.n	801546a <osFreeMem+0x2a>
    {
        /* Enter critical section */
        osAcquireMutex(&mutex);
 801544e:	4809      	ldr	r0, [pc, #36]	@ (8015474 <osFreeMem+0x34>)
 8015450:	f004 fcc6 	bl	8019de0 <osAcquireMutex>
        /* Free memory block */
#if defined(USE_THREADX)
        if (tx_byte_release(p) == TX_SUCCESS) {
 8015454:	6878      	ldr	r0, [r7, #4]
 8015456:	f7f9 fe7b 	bl	800f150 <_txe_byte_release>
 801545a:	4603      	mov	r3, r0
 801545c:	2b00      	cmp	r3, #0
 801545e:	d101      	bne.n	8015464 <osFreeMem+0x24>
            p = NULL;
 8015460:	2300      	movs	r3, #0
 8015462:	607b      	str	r3, [r7, #4]
        }
#else
        /* Add other RTOS or generic free here if needed */
#endif
        /* Leave critical section */
        osReleaseMutex(&mutex);
 8015464:	4803      	ldr	r0, [pc, #12]	@ (8015474 <osFreeMem+0x34>)
 8015466:	f004 fcc8 	bl	8019dfa <osReleaseMutex>
    }
}
 801546a:	bf00      	nop
 801546c:	3708      	adds	r7, #8
 801546e:	46bd      	mov	sp, r7
 8015470:	bd80      	pop	{r7, pc}
 8015472:	bf00      	nop
 8015474:	20016e94 	.word	0x20016e94

08015478 <printer_delay>:
}
//-------------------------------------------------------------------------------
// private function definition
//-------------------------------------------------------------------------------
static void printer_delay(uint32_t ms)
{
 8015478:	b580      	push	{r7, lr}
 801547a:	b082      	sub	sp, #8
 801547c:	af00      	add	r7, sp, #0
 801547e:	6078      	str	r0, [r7, #4]
	osDelayTask(ms);
 8015480:	6878      	ldr	r0, [r7, #4]
 8015482:	f004 fb97 	bl	8019bb4 <osDelayTask>
}
 8015486:	bf00      	nop
 8015488:	3708      	adds	r7, #8
 801548a:	46bd      	mov	sp, r7
 801548c:	bd80      	pop	{r7, pc}
	...

08015490 <lgc_printer_init>:
//-------------------------------------------------------------------------------
// public
//-------------------------------------------------------------------------------
error_t lgc_printer_init(void)
{
 8015490:	b590      	push	{r4, r7, lr}
 8015492:	b087      	sub	sp, #28
 8015494:	af00      	add	r7, sp, #0
	OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 8015496:	4b12      	ldr	r3, [pc, #72]	@ (80154e0 <lgc_printer_init+0x50>)
 8015498:	1d3c      	adds	r4, r7, #4
 801549a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801549c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	error_t err = NO_ERROR;
 80154a0:	2300      	movs	r3, #0
 80154a2:	82fb      	strh	r3, [r7, #22]

	esc_pos_init(&printer, lgc_interface_printer_writeData, printer_delay, PRINTER_80MM);
 80154a4:	2301      	movs	r3, #1
 80154a6:	4a0f      	ldr	r2, [pc, #60]	@ (80154e4 <lgc_printer_init+0x54>)
 80154a8:	490f      	ldr	r1, [pc, #60]	@ (80154e8 <lgc_printer_init+0x58>)
 80154aa:	4810      	ldr	r0, [pc, #64]	@ (80154ec <lgc_printer_init+0x5c>)
 80154ac:	f003 ff24 	bl	80192f8 <esc_pos_init>

	params.priority = LGC_PRINTER_TASK_PRI;
 80154b0:	230a      	movs	r3, #10
 80154b2:	613b      	str	r3, [r7, #16]
	params.stackSize = LGC_PRINTER_TASK_STACK;
 80154b4:	2380      	movs	r3, #128	@ 0x80
 80154b6:	60fb      	str	r3, [r7, #12]

	lgc_printer_task = osCreateTask("printer", lgc_printer_task_entry, NULL, &params);
 80154b8:	1d3b      	adds	r3, r7, #4
 80154ba:	2200      	movs	r2, #0
 80154bc:	490c      	ldr	r1, [pc, #48]	@ (80154f0 <lgc_printer_init+0x60>)
 80154be:	480d      	ldr	r0, [pc, #52]	@ (80154f4 <lgc_printer_init+0x64>)
 80154c0:	f004 fb18 	bl	8019af4 <osCreateTask>
 80154c4:	4603      	mov	r3, r0
 80154c6:	4a0c      	ldr	r2, [pc, #48]	@ (80154f8 <lgc_printer_init+0x68>)
 80154c8:	6013      	str	r3, [r2, #0]

	if (!lgc_printer_task)
 80154ca:	4b0b      	ldr	r3, [pc, #44]	@ (80154f8 <lgc_printer_init+0x68>)
 80154cc:	681b      	ldr	r3, [r3, #0]
 80154ce:	2b00      	cmp	r3, #0
 80154d0:	d101      	bne.n	80154d6 <lgc_printer_init+0x46>
	{
		err = ERROR_FAILURE;
 80154d2:	2301      	movs	r3, #1
 80154d4:	82fb      	strh	r3, [r7, #22]
	}

	return err;
 80154d6:	8afb      	ldrh	r3, [r7, #22]
}
 80154d8:	4618      	mov	r0, r3
 80154da:	371c      	adds	r7, #28
 80154dc:	46bd      	mov	sp, r7
 80154de:	bd90      	pop	{r4, r7, pc}
 80154e0:	0801a540 	.word	0x0801a540
 80154e4:	08015479 	.word	0x08015479
 80154e8:	0801959d 	.word	0x0801959d
 80154ec:	20016ed0 	.word	0x20016ed0
 80154f0:	080154fd 	.word	0x080154fd
 80154f4:	0801a1b4 	.word	0x0801a1b4
 80154f8:	20016ee4 	.word	0x20016ee4

080154fc <lgc_printer_task_entry>:

static void lgc_printer_task_entry(void *params)
{
 80154fc:	b590      	push	{r4, r7, lr}
 80154fe:	b099      	sub	sp, #100	@ 0x64
 8015500:	af04      	add	r7, sp, #16
 8015502:	6078      	str	r0, [r7, #4]
	char buffer[64];
	lgc_measurements_t *measurements;
	measurements = osAllocMem(sizeof(lgc_measurements_t));
 8015504:	f240 70dc 	movw	r0, #2012	@ 0x7dc
 8015508:	f7ff ff7a 	bl	8015400 <osAllocMem>
 801550c:	64b8      	str	r0, [r7, #72]	@ 0x48
	/*wait for printer connected*/
	do
	{
		// delay
		osDelayTask(100);
 801550e:	2064      	movs	r0, #100	@ 0x64
 8015510:	f004 fb50 	bl	8019bb4 <osDelayTask>
		// verify
	} while (lgc_interface_printer_connected() == 0);
 8015514:	f004 f868 	bl	80195e8 <lgc_interface_printer_connected>
 8015518:	4603      	mov	r3, r0
 801551a:	2b00      	cmp	r3, #0
 801551c:	d0f7      	beq.n	801550e <lgc_printer_task_entry+0x12>
	// printer is ready
	osDelayTask(50);
 801551e:	2032      	movs	r0, #50	@ 0x32
 8015520:	f004 fb48 	bl	8019bb4 <osDelayTask>

	esc_pos_set_align(&printer, ALIGN_CENTER);
 8015524:	2101      	movs	r1, #1
 8015526:	4847      	ldr	r0, [pc, #284]	@ (8015644 <lgc_printer_task_entry+0x148>)
 8015528:	f003 ff90 	bl	801944c <esc_pos_set_align>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO\r\n");
 801552c:	4946      	ldr	r1, [pc, #280]	@ (8015648 <lgc_printer_task_entry+0x14c>)
 801552e:	4845      	ldr	r0, [pc, #276]	@ (8015644 <lgc_printer_task_entry+0x148>)
 8015530:	f003 ffa4 	bl	801947c <esc_pos_print_text>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO1\r\n");
 8015534:	4945      	ldr	r1, [pc, #276]	@ (801564c <lgc_printer_task_entry+0x150>)
 8015536:	4843      	ldr	r0, [pc, #268]	@ (8015644 <lgc_printer_task_entry+0x148>)
 8015538:	f003 ffa0 	bl	801947c <esc_pos_print_text>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO2\r\n");
 801553c:	4944      	ldr	r1, [pc, #272]	@ (8015650 <lgc_printer_task_entry+0x154>)
 801553e:	4841      	ldr	r0, [pc, #260]	@ (8015644 <lgc_printer_task_entry+0x148>)
 8015540:	f003 ff9c 	bl	801947c <esc_pos_print_text>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO3\r\n");
 8015544:	4943      	ldr	r1, [pc, #268]	@ (8015654 <lgc_printer_task_entry+0x158>)
 8015546:	483f      	ldr	r0, [pc, #252]	@ (8015644 <lgc_printer_task_entry+0x148>)
 8015548:	f003 ff98 	bl	801947c <esc_pos_print_text>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO4\r\n");
 801554c:	4942      	ldr	r1, [pc, #264]	@ (8015658 <lgc_printer_task_entry+0x15c>)
 801554e:	483d      	ldr	r0, [pc, #244]	@ (8015644 <lgc_printer_task_entry+0x148>)
 8015550:	f003 ff94 	bl	801947c <esc_pos_print_text>
	esc_pos_set_align(&printer, ALIGN_LEFT);
 8015554:	2100      	movs	r1, #0
 8015556:	483b      	ldr	r0, [pc, #236]	@ (8015644 <lgc_printer_task_entry+0x148>)
 8015558:	f003 ff78 	bl	801944c <esc_pos_set_align>
	esc_pos_cut(&printer, false);
 801555c:	2100      	movs	r1, #0
 801555e:	4839      	ldr	r0, [pc, #228]	@ (8015644 <lgc_printer_task_entry+0x148>)
 8015560:	f003 ff55 	bl	801940e <esc_pos_cut>

	for (;;)
	{
		if (osWaitForEventBits(&events, LGC_EVENT_PRINT_BATCH, FALSE, TRUE, INFINITE_DELAY) == TRUE)
 8015564:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8015568:	9300      	str	r3, [sp, #0]
 801556a:	2301      	movs	r3, #1
 801556c:	2200      	movs	r2, #0
 801556e:	2140      	movs	r1, #64	@ 0x40
 8015570:	483a      	ldr	r0, [pc, #232]	@ (801565c <lgc_printer_task_entry+0x160>)
 8015572:	f004 fb77 	bl	8019c64 <osWaitForEventBits>
 8015576:	4603      	mov	r3, r0
 8015578:	2b01      	cmp	r3, #1
 801557a:	d1f3      	bne.n	8015564 <lgc_printer_task_entry+0x68>
		{
			// print batch data

			// get measurements
			if (measurements == NULL)
 801557c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801557e:	2b00      	cmp	r3, #0
 8015580:	d05e      	beq.n	8015640 <lgc_printer_task_entry+0x144>
			{
				continue;
			}
			lgc_get_measurements(measurements);
 8015582:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8015584:	f7ff fee8 	bl	8015358 <lgc_get_measurements>
			// print header
			esc_pos_set_align(&printer, ALIGN_CENTER);
 8015588:	2101      	movs	r1, #1
 801558a:	482e      	ldr	r0, [pc, #184]	@ (8015644 <lgc_printer_task_entry+0x148>)
 801558c:	f003 ff5e 	bl	801944c <esc_pos_set_align>
			esc_pos_print_text(&printer, (char *)"\rBatch Measurement\r\n");
 8015590:	4933      	ldr	r1, [pc, #204]	@ (8015660 <lgc_printer_task_entry+0x164>)
 8015592:	482c      	ldr	r0, [pc, #176]	@ (8015644 <lgc_printer_task_entry+0x148>)
 8015594:	f003 ff72 	bl	801947c <esc_pos_print_text>
			esc_pos_set_align(&printer, ALIGN_LEFT);
 8015598:	2100      	movs	r1, #0
 801559a:	482a      	ldr	r0, [pc, #168]	@ (8015644 <lgc_printer_task_entry+0x148>)
 801559c:	f003 ff56 	bl	801944c <esc_pos_set_align>
			// print leathers
			for (uint16_t i = 0; i < measurements->current_batch_index; i++)
 80155a0:	2300      	movs	r3, #0
 80155a2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80155a6:	e023      	b.n	80155f0 <lgc_printer_task_entry+0xf4>
			{
				lwprintf_snprintf(buffer, sizeof(buffer), "Leather %d: %.2f sqm\r\n", i + 1, measurements->leather_measurement[i]);
 80155a8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80155ac:	1c5c      	adds	r4, r3, #1
 80155ae:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80155b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80155b4:	3302      	adds	r3, #2
 80155b6:	009b      	lsls	r3, r3, #2
 80155b8:	4413      	add	r3, r2
 80155ba:	681b      	ldr	r3, [r3, #0]
 80155bc:	4618      	mov	r0, r3
 80155be:	f7eb f8b7 	bl	8000730 <__aeabi_f2d>
 80155c2:	4602      	mov	r2, r0
 80155c4:	460b      	mov	r3, r1
 80155c6:	f107 0108 	add.w	r1, r7, #8
 80155ca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80155ce:	9400      	str	r4, [sp, #0]
 80155d0:	4b24      	ldr	r3, [pc, #144]	@ (8015664 <lgc_printer_task_entry+0x168>)
 80155d2:	2240      	movs	r2, #64	@ 0x40
 80155d4:	2000      	movs	r0, #0
 80155d6:	f002 fa7b 	bl	8017ad0 <lwprintf_snprintf_ex>
				esc_pos_print_text(&printer, buffer);
 80155da:	f107 0308 	add.w	r3, r7, #8
 80155de:	4619      	mov	r1, r3
 80155e0:	4818      	ldr	r0, [pc, #96]	@ (8015644 <lgc_printer_task_entry+0x148>)
 80155e2:	f003 ff4b 	bl	801947c <esc_pos_print_text>
			for (uint16_t i = 0; i < measurements->current_batch_index; i++)
 80155e6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80155ea:	3301      	adds	r3, #1
 80155ec:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80155f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80155f2:	881b      	ldrh	r3, [r3, #0]
 80155f4:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80155f8:	429a      	cmp	r2, r3
 80155fa:	d3d5      	bcc.n	80155a8 <lgc_printer_task_entry+0xac>
			}
			// print batch total
			lwprintf_snprintf(buffer, sizeof(buffer), "\rBatch Total: %.2f sqm\r\n", measurements->batch_measurement[measurements->current_batch_index - 1]);
 80155fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80155fe:	881b      	ldrh	r3, [r3, #0]
 8015600:	3b01      	subs	r3, #1
 8015602:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015604:	f503 7397 	add.w	r3, r3, #302	@ 0x12e
 8015608:	009b      	lsls	r3, r3, #2
 801560a:	4413      	add	r3, r2
 801560c:	681b      	ldr	r3, [r3, #0]
 801560e:	4618      	mov	r0, r3
 8015610:	f7eb f88e 	bl	8000730 <__aeabi_f2d>
 8015614:	4602      	mov	r2, r0
 8015616:	460b      	mov	r3, r1
 8015618:	f107 0108 	add.w	r1, r7, #8
 801561c:	e9cd 2300 	strd	r2, r3, [sp]
 8015620:	4b11      	ldr	r3, [pc, #68]	@ (8015668 <lgc_printer_task_entry+0x16c>)
 8015622:	2240      	movs	r2, #64	@ 0x40
 8015624:	2000      	movs	r0, #0
 8015626:	f002 fa53 	bl	8017ad0 <lwprintf_snprintf_ex>
			esc_pos_print_text(&printer, buffer);
 801562a:	f107 0308 	add.w	r3, r7, #8
 801562e:	4619      	mov	r1, r3
 8015630:	4804      	ldr	r0, [pc, #16]	@ (8015644 <lgc_printer_task_entry+0x148>)
 8015632:	f003 ff23 	bl	801947c <esc_pos_print_text>
			// cut paper
			esc_pos_cut(&printer, false);
 8015636:	2100      	movs	r1, #0
 8015638:	4802      	ldr	r0, [pc, #8]	@ (8015644 <lgc_printer_task_entry+0x148>)
 801563a:	f003 fee8 	bl	801940e <esc_pos_cut>
 801563e:	e791      	b.n	8015564 <lgc_printer_task_entry+0x68>
				continue;
 8015640:	bf00      	nop
		if (osWaitForEventBits(&events, LGC_EVENT_PRINT_BATCH, FALSE, TRUE, INFINITE_DELAY) == TRUE)
 8015642:	e78f      	b.n	8015564 <lgc_printer_task_entry+0x68>
 8015644:	20016ed0 	.word	0x20016ed0
 8015648:	0801a1bc 	.word	0x0801a1bc
 801564c:	0801a1cc 	.word	0x0801a1cc
 8015650:	0801a1dc 	.word	0x0801a1dc
 8015654:	0801a1ec 	.word	0x0801a1ec
 8015658:	0801a1fc 	.word	0x0801a1fc
 801565c:	20016624 	.word	0x20016624
 8015660:	0801a20c 	.word	0x0801a20c
 8015664:	0801a224 	.word	0x0801a224
 8015668:	0801a23c 	.word	0x0801a23c

0801566c <at24cxx_init>:
 *            - 2 handle is NULL
 *            - 3 linked functions is NULL
 * @note      none
 */
uint8_t at24cxx_init(at24cxx_handle_t *handle)
{
 801566c:	b580      	push	{r7, lr}
 801566e:	b082      	sub	sp, #8
 8015670:	af00      	add	r7, sp, #0
 8015672:	6078      	str	r0, [r7, #4]
    if (handle == NULL)                                                        /* check handle */
 8015674:	687b      	ldr	r3, [r7, #4]
 8015676:	2b00      	cmp	r3, #0
 8015678:	d101      	bne.n	801567e <at24cxx_init+0x12>
    {
        return 2;                                                              /* return error */
 801567a:	2302      	movs	r3, #2
 801567c:	e05c      	b.n	8015738 <at24cxx_init+0xcc>
    }
    if (handle->debug_print == NULL)                                           /* check debug_print */
 801567e:	687b      	ldr	r3, [r7, #4]
 8015680:	6a1b      	ldr	r3, [r3, #32]
 8015682:	2b00      	cmp	r3, #0
 8015684:	d101      	bne.n	801568a <at24cxx_init+0x1e>
    {
        return 3;                                                              /* return error */
 8015686:	2303      	movs	r3, #3
 8015688:	e056      	b.n	8015738 <at24cxx_init+0xcc>
    }
    if (handle->iic_init == NULL)                                              /* check iic_init */
 801568a:	687b      	ldr	r3, [r7, #4]
 801568c:	685b      	ldr	r3, [r3, #4]
 801568e:	2b00      	cmp	r3, #0
 8015690:	d105      	bne.n	801569e <at24cxx_init+0x32>
    {
        handle->debug_print("at24cxx: iic_init is null.\n");                   /* iic_init is null */
 8015692:	687b      	ldr	r3, [r7, #4]
 8015694:	6a1b      	ldr	r3, [r3, #32]
 8015696:	482a      	ldr	r0, [pc, #168]	@ (8015740 <at24cxx_init+0xd4>)
 8015698:	4798      	blx	r3

        return 3;                                                              /* return error */
 801569a:	2303      	movs	r3, #3
 801569c:	e04c      	b.n	8015738 <at24cxx_init+0xcc>
    }
    if (handle->iic_deinit == NULL)                                            /* check iic_deinit */
 801569e:	687b      	ldr	r3, [r7, #4]
 80156a0:	689b      	ldr	r3, [r3, #8]
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	d105      	bne.n	80156b2 <at24cxx_init+0x46>
    {
        handle->debug_print("at24cxx: iic_deinit is null.\n");                 /* iic_deinit is null */
 80156a6:	687b      	ldr	r3, [r7, #4]
 80156a8:	6a1b      	ldr	r3, [r3, #32]
 80156aa:	4826      	ldr	r0, [pc, #152]	@ (8015744 <at24cxx_init+0xd8>)
 80156ac:	4798      	blx	r3

        return 3;                                                              /* return error */
 80156ae:	2303      	movs	r3, #3
 80156b0:	e042      	b.n	8015738 <at24cxx_init+0xcc>
    }
    if (handle->iic_read == NULL)                                              /* check iic_read */
 80156b2:	687b      	ldr	r3, [r7, #4]
 80156b4:	68db      	ldr	r3, [r3, #12]
 80156b6:	2b00      	cmp	r3, #0
 80156b8:	d105      	bne.n	80156c6 <at24cxx_init+0x5a>
    {
        handle->debug_print("at24cxx: iic_read is null.\n");                   /* iic_read is null */
 80156ba:	687b      	ldr	r3, [r7, #4]
 80156bc:	6a1b      	ldr	r3, [r3, #32]
 80156be:	4822      	ldr	r0, [pc, #136]	@ (8015748 <at24cxx_init+0xdc>)
 80156c0:	4798      	blx	r3

        return 3;                                                              /* return error */
 80156c2:	2303      	movs	r3, #3
 80156c4:	e038      	b.n	8015738 <at24cxx_init+0xcc>
    }
    if (handle->iic_write == NULL)                                             /* check iic_write */
 80156c6:	687b      	ldr	r3, [r7, #4]
 80156c8:	691b      	ldr	r3, [r3, #16]
 80156ca:	2b00      	cmp	r3, #0
 80156cc:	d105      	bne.n	80156da <at24cxx_init+0x6e>
    {
        handle->debug_print("at24cxx: iic_write is null.\n");                  /* iic_write is null */
 80156ce:	687b      	ldr	r3, [r7, #4]
 80156d0:	6a1b      	ldr	r3, [r3, #32]
 80156d2:	481e      	ldr	r0, [pc, #120]	@ (801574c <at24cxx_init+0xe0>)
 80156d4:	4798      	blx	r3

        return 3;                                                              /* return error */
 80156d6:	2303      	movs	r3, #3
 80156d8:	e02e      	b.n	8015738 <at24cxx_init+0xcc>
    }
    if (handle->iic_read_address16 == NULL)                                    /* check iic_read_address16 */
 80156da:	687b      	ldr	r3, [r7, #4]
 80156dc:	695b      	ldr	r3, [r3, #20]
 80156de:	2b00      	cmp	r3, #0
 80156e0:	d105      	bne.n	80156ee <at24cxx_init+0x82>
    {
        handle->debug_print("at24cxx: iic_read_address16 is null.\n");         /* iic_read_address16 is null */
 80156e2:	687b      	ldr	r3, [r7, #4]
 80156e4:	6a1b      	ldr	r3, [r3, #32]
 80156e6:	481a      	ldr	r0, [pc, #104]	@ (8015750 <at24cxx_init+0xe4>)
 80156e8:	4798      	blx	r3

        return 3;                                                              /* return error */
 80156ea:	2303      	movs	r3, #3
 80156ec:	e024      	b.n	8015738 <at24cxx_init+0xcc>
    }
    if (handle->iic_write_address16 == NULL)                                   /* check iic_write_address16 */
 80156ee:	687b      	ldr	r3, [r7, #4]
 80156f0:	699b      	ldr	r3, [r3, #24]
 80156f2:	2b00      	cmp	r3, #0
 80156f4:	d105      	bne.n	8015702 <at24cxx_init+0x96>
    {
        handle->debug_print("at24cxx: iic_write_address16 is null.\n");        /* iic_write_address16 is null */
 80156f6:	687b      	ldr	r3, [r7, #4]
 80156f8:	6a1b      	ldr	r3, [r3, #32]
 80156fa:	4816      	ldr	r0, [pc, #88]	@ (8015754 <at24cxx_init+0xe8>)
 80156fc:	4798      	blx	r3

        return 3;                                                              /* return error */
 80156fe:	2303      	movs	r3, #3
 8015700:	e01a      	b.n	8015738 <at24cxx_init+0xcc>
    }
    if (handle->delay_ms == NULL)                                              /* check delay_ms */
 8015702:	687b      	ldr	r3, [r7, #4]
 8015704:	69db      	ldr	r3, [r3, #28]
 8015706:	2b00      	cmp	r3, #0
 8015708:	d105      	bne.n	8015716 <at24cxx_init+0xaa>
    {
        handle->debug_print("at24cxx: delay_ms is null.\n");                   /* delay_ms is null */
 801570a:	687b      	ldr	r3, [r7, #4]
 801570c:	6a1b      	ldr	r3, [r3, #32]
 801570e:	4812      	ldr	r0, [pc, #72]	@ (8015758 <at24cxx_init+0xec>)
 8015710:	4798      	blx	r3

        return 3;                                                              /* return error */
 8015712:	2303      	movs	r3, #3
 8015714:	e010      	b.n	8015738 <at24cxx_init+0xcc>
    }

    if (handle->iic_init() != 0)                                               /* iic init */
 8015716:	687b      	ldr	r3, [r7, #4]
 8015718:	685b      	ldr	r3, [r3, #4]
 801571a:	4798      	blx	r3
 801571c:	4603      	mov	r3, r0
 801571e:	2b00      	cmp	r3, #0
 8015720:	d005      	beq.n	801572e <at24cxx_init+0xc2>
    {
        handle->debug_print("at24cxx: iic init failed.\n");                    /* iic init failed */
 8015722:	687b      	ldr	r3, [r7, #4]
 8015724:	6a1b      	ldr	r3, [r3, #32]
 8015726:	480d      	ldr	r0, [pc, #52]	@ (801575c <at24cxx_init+0xf0>)
 8015728:	4798      	blx	r3

        return 1;                                                              /* return error */
 801572a:	2301      	movs	r3, #1
 801572c:	e004      	b.n	8015738 <at24cxx_init+0xcc>
    }
    handle->inited = 1;                                                        /* flag finish initialization */
 801572e:	687b      	ldr	r3, [r7, #4]
 8015730:	2201      	movs	r2, #1
 8015732:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    return 0;                                                                  /* success return 0 */
 8015736:	2300      	movs	r3, #0
}
 8015738:	4618      	mov	r0, r3
 801573a:	3708      	adds	r7, #8
 801573c:	46bd      	mov	sp, r7
 801573e:	bd80      	pop	{r7, pc}
 8015740:	0801a258 	.word	0x0801a258
 8015744:	0801a274 	.word	0x0801a274
 8015748:	0801a294 	.word	0x0801a294
 801574c:	0801a2b0 	.word	0x0801a2b0
 8015750:	0801a2d0 	.word	0x0801a2d0
 8015754:	0801a2f8 	.word	0x0801a2f8
 8015758:	0801a320 	.word	0x0801a320
 801575c:	0801a33c 	.word	0x0801a33c

08015760 <at24cxx_set_type>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t at24cxx_set_type(at24cxx_handle_t *handle, at24cxx_t type)
{
 8015760:	b480      	push	{r7}
 8015762:	b083      	sub	sp, #12
 8015764:	af00      	add	r7, sp, #0
 8015766:	6078      	str	r0, [r7, #4]
 8015768:	6039      	str	r1, [r7, #0]
    if (handle == NULL)                 /* check handle */
 801576a:	687b      	ldr	r3, [r7, #4]
 801576c:	2b00      	cmp	r3, #0
 801576e:	d101      	bne.n	8015774 <at24cxx_set_type+0x14>
    {
        return 2;                       /* return error */
 8015770:	2302      	movs	r3, #2
 8015772:	e003      	b.n	801577c <at24cxx_set_type+0x1c>
    }

    handle->id = (uint32_t)type;        /* set id */
 8015774:	687b      	ldr	r3, [r7, #4]
 8015776:	683a      	ldr	r2, [r7, #0]
 8015778:	625a      	str	r2, [r3, #36]	@ 0x24

    return 0;                           /* success return 0 */
 801577a:	2300      	movs	r3, #0
}
 801577c:	4618      	mov	r0, r3
 801577e:	370c      	adds	r7, #12
 8015780:	46bd      	mov	sp, r7
 8015782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015786:	4770      	bx	lr

08015788 <at24cxx_set_addr_pin>:
 *            - 0 success
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t at24cxx_set_addr_pin(at24cxx_handle_t *handle, at24cxx_address_t addr_pin)
{
 8015788:	b480      	push	{r7}
 801578a:	b083      	sub	sp, #12
 801578c:	af00      	add	r7, sp, #0
 801578e:	6078      	str	r0, [r7, #4]
 8015790:	460b      	mov	r3, r1
 8015792:	70fb      	strb	r3, [r7, #3]
    if (handle == NULL)                       /* check handle */
 8015794:	687b      	ldr	r3, [r7, #4]
 8015796:	2b00      	cmp	r3, #0
 8015798:	d101      	bne.n	801579e <at24cxx_set_addr_pin+0x16>
    {
        return 2;                             /* return error */
 801579a:	2302      	movs	r3, #2
 801579c:	e00f      	b.n	80157be <at24cxx_set_addr_pin+0x36>
    }

    handle->iic_addr = 0xA0;                  /* set iic addr */
 801579e:	687b      	ldr	r3, [r7, #4]
 80157a0:	22a0      	movs	r2, #160	@ 0xa0
 80157a2:	701a      	strb	r2, [r3, #0]
    handle->iic_addr |= addr_pin << 1;        /* set iic address */
 80157a4:	687b      	ldr	r3, [r7, #4]
 80157a6:	781b      	ldrb	r3, [r3, #0]
 80157a8:	b25a      	sxtb	r2, r3
 80157aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80157ae:	005b      	lsls	r3, r3, #1
 80157b0:	b25b      	sxtb	r3, r3
 80157b2:	4313      	orrs	r3, r2
 80157b4:	b25b      	sxtb	r3, r3
 80157b6:	b2da      	uxtb	r2, r3
 80157b8:	687b      	ldr	r3, [r7, #4]
 80157ba:	701a      	strb	r2, [r3, #0]

    return 0;                                 /* success return 0 */
 80157bc:	2300      	movs	r3, #0
}
 80157be:	4618      	mov	r0, r3
 80157c0:	370c      	adds	r7, #12
 80157c2:	46bd      	mov	sp, r7
 80157c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157c8:	4770      	bx	lr
	...

080157cc <at24cxx_write>:
 *            - 3 handle is not initialized
 *            - 4 end address is over the max address
 * @note      none
 */
uint8_t at24cxx_write(at24cxx_handle_t *handle, uint32_t address, uint8_t *buf, uint16_t len)
{
 80157cc:	b590      	push	{r4, r7, lr}
 80157ce:	b087      	sub	sp, #28
 80157d0:	af00      	add	r7, sp, #0
 80157d2:	60f8      	str	r0, [r7, #12]
 80157d4:	60b9      	str	r1, [r7, #8]
 80157d6:	607a      	str	r2, [r7, #4]
 80157d8:	807b      	strh	r3, [r7, #2]
    uint8_t page_remain;

    if (handle == NULL)                                                                                       /* check handle */
 80157da:	68fb      	ldr	r3, [r7, #12]
 80157dc:	2b00      	cmp	r3, #0
 80157de:	d101      	bne.n	80157e4 <at24cxx_write+0x18>
    {
        return 2;                                                                                             /* return error */
 80157e0:	2302      	movs	r3, #2
 80157e2:	e09d      	b.n	8015920 <at24cxx_write+0x154>
    }
    if (handle->inited != 1)                                                                                  /* check handle initialization */
 80157e4:	68fb      	ldr	r3, [r7, #12]
 80157e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80157ea:	2b01      	cmp	r3, #1
 80157ec:	d001      	beq.n	80157f2 <at24cxx_write+0x26>
    {
        return 3;                                                                                             /* return error */
 80157ee:	2303      	movs	r3, #3
 80157f0:	e096      	b.n	8015920 <at24cxx_write+0x154>
    }

    if ((address + len) > handle->id)                                                                         /* check length */
 80157f2:	887a      	ldrh	r2, [r7, #2]
 80157f4:	68bb      	ldr	r3, [r7, #8]
 80157f6:	441a      	add	r2, r3
 80157f8:	68fb      	ldr	r3, [r7, #12]
 80157fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80157fc:	429a      	cmp	r2, r3
 80157fe:	d905      	bls.n	801580c <at24cxx_write+0x40>
    {
        handle->debug_print("at24cxx: write out of range.\n");                                                /* write out of range */
 8015800:	68fb      	ldr	r3, [r7, #12]
 8015802:	6a1b      	ldr	r3, [r3, #32]
 8015804:	4848      	ldr	r0, [pc, #288]	@ (8015928 <at24cxx_write+0x15c>)
 8015806:	4798      	blx	r3

        return 1;                                                                                             /* return error */
 8015808:	2301      	movs	r3, #1
 801580a:	e089      	b.n	8015920 <at24cxx_write+0x154>
    }
    page_remain = (uint8_t)(8 - address % 8);                                                                 /* set page remain */
 801580c:	68bb      	ldr	r3, [r7, #8]
 801580e:	b2db      	uxtb	r3, r3
 8015810:	f003 0307 	and.w	r3, r3, #7
 8015814:	b2db      	uxtb	r3, r3
 8015816:	f1c3 0308 	rsb	r3, r3, #8
 801581a:	75fb      	strb	r3, [r7, #23]
    if (len <= page_remain)                                                                                   /* check length */
 801581c:	7dfb      	ldrb	r3, [r7, #23]
 801581e:	b29b      	uxth	r3, r3
 8015820:	887a      	ldrh	r2, [r7, #2]
 8015822:	429a      	cmp	r2, r3
 8015824:	d801      	bhi.n	801582a <at24cxx_write+0x5e>
    {
        page_remain = (uint8_t)len;                                                                           /* set page remain */
 8015826:	887b      	ldrh	r3, [r7, #2]
 8015828:	75fb      	strb	r3, [r7, #23]
    }
    if (handle->id > (uint32_t)AT24C16)                                                                       /* check id */
 801582a:	68fb      	ldr	r3, [r7, #12]
 801582c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801582e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8015832:	d938      	bls.n	80158a6 <at24cxx_write+0xda>
    {
        while (1)
        {
            if (handle->iic_write_address16((uint8_t)(handle->iic_addr + ((address / 65536) << 1)),
 8015834:	68fb      	ldr	r3, [r7, #12]
 8015836:	699c      	ldr	r4, [r3, #24]
 8015838:	68fb      	ldr	r3, [r7, #12]
 801583a:	781a      	ldrb	r2, [r3, #0]
 801583c:	68bb      	ldr	r3, [r7, #8]
 801583e:	0c1b      	lsrs	r3, r3, #16
 8015840:	b2db      	uxtb	r3, r3
 8015842:	005b      	lsls	r3, r3, #1
 8015844:	b2db      	uxtb	r3, r3
 8015846:	4413      	add	r3, r2
 8015848:	b2d8      	uxtb	r0, r3
 801584a:	68bb      	ldr	r3, [r7, #8]
 801584c:	b299      	uxth	r1, r3
 801584e:	7dfb      	ldrb	r3, [r7, #23]
 8015850:	b29b      	uxth	r3, r3
 8015852:	687a      	ldr	r2, [r7, #4]
 8015854:	47a0      	blx	r4
 8015856:	4603      	mov	r3, r0
 8015858:	2b00      	cmp	r3, #0
 801585a:	d005      	beq.n	8015868 <at24cxx_write+0x9c>
                                            address % 65536, buf,
                                            page_remain) != 0)                                                /* write page */
            {
                handle->debug_print("at24cxx: write failed.\n");                                              /* write failed */
 801585c:	68fb      	ldr	r3, [r7, #12]
 801585e:	6a1b      	ldr	r3, [r3, #32]
 8015860:	4832      	ldr	r0, [pc, #200]	@ (801592c <at24cxx_write+0x160>)
 8015862:	4798      	blx	r3

                return 1;                                                                                     /* return error */
 8015864:	2301      	movs	r3, #1
 8015866:	e05b      	b.n	8015920 <at24cxx_write+0x154>
            }
            handle->delay_ms(6);                                                                              /* wait 6 ms */
 8015868:	68fb      	ldr	r3, [r7, #12]
 801586a:	69db      	ldr	r3, [r3, #28]
 801586c:	2006      	movs	r0, #6
 801586e:	4798      	blx	r3
            if (page_remain == len)                                                                           /* check break */
 8015870:	7dfb      	ldrb	r3, [r7, #23]
 8015872:	b29b      	uxth	r3, r3
 8015874:	887a      	ldrh	r2, [r7, #2]
 8015876:	429a      	cmp	r2, r3
 8015878:	d04e      	beq.n	8015918 <at24cxx_write+0x14c>
            {
                break;                                                                                        /* break */
            }
            else
            {
                address += page_remain;                                                                       /* address increase */
 801587a:	7dfb      	ldrb	r3, [r7, #23]
 801587c:	68ba      	ldr	r2, [r7, #8]
 801587e:	4413      	add	r3, r2
 8015880:	60bb      	str	r3, [r7, #8]
                buf += page_remain;                                                                           /* buffer point increase */
 8015882:	7dfb      	ldrb	r3, [r7, #23]
 8015884:	687a      	ldr	r2, [r7, #4]
 8015886:	4413      	add	r3, r2
 8015888:	607b      	str	r3, [r7, #4]
                len -= page_remain;                                                                           /* length decrease */
 801588a:	7dfb      	ldrb	r3, [r7, #23]
 801588c:	b29b      	uxth	r3, r3
 801588e:	887a      	ldrh	r2, [r7, #2]
 8015890:	1ad3      	subs	r3, r2, r3
 8015892:	807b      	strh	r3, [r7, #2]
                if (len < 8)                                                                                  /* check length */
 8015894:	887b      	ldrh	r3, [r7, #2]
 8015896:	2b07      	cmp	r3, #7
 8015898:	d802      	bhi.n	80158a0 <at24cxx_write+0xd4>
                {
                    page_remain = (uint8_t)len;                                                               /* set the rest length */
 801589a:	887b      	ldrh	r3, [r7, #2]
 801589c:	75fb      	strb	r3, [r7, #23]
 801589e:	e7c9      	b.n	8015834 <at24cxx_write+0x68>
                }
                else
                {
                    page_remain = 8;                                                                          /* set page */
 80158a0:	2308      	movs	r3, #8
 80158a2:	75fb      	strb	r3, [r7, #23]
            if (handle->iic_write_address16((uint8_t)(handle->iic_addr + ((address / 65536) << 1)),
 80158a4:	e7c6      	b.n	8015834 <at24cxx_write+0x68>
    }
    else
    {
        while (1)
        {
            if (handle->iic_write((uint8_t)(handle->iic_addr + ((address / 256) << 1)), address % 256, buf,
 80158a6:	68fb      	ldr	r3, [r7, #12]
 80158a8:	691c      	ldr	r4, [r3, #16]
 80158aa:	68fb      	ldr	r3, [r7, #12]
 80158ac:	781a      	ldrb	r2, [r3, #0]
 80158ae:	68bb      	ldr	r3, [r7, #8]
 80158b0:	0a1b      	lsrs	r3, r3, #8
 80158b2:	b2db      	uxtb	r3, r3
 80158b4:	005b      	lsls	r3, r3, #1
 80158b6:	b2db      	uxtb	r3, r3
 80158b8:	4413      	add	r3, r2
 80158ba:	b2d8      	uxtb	r0, r3
 80158bc:	68bb      	ldr	r3, [r7, #8]
 80158be:	b2d9      	uxtb	r1, r3
 80158c0:	7dfb      	ldrb	r3, [r7, #23]
 80158c2:	b29b      	uxth	r3, r3
 80158c4:	687a      	ldr	r2, [r7, #4]
 80158c6:	47a0      	blx	r4
 80158c8:	4603      	mov	r3, r0
 80158ca:	2b00      	cmp	r3, #0
 80158cc:	d005      	beq.n	80158da <at24cxx_write+0x10e>
                                  page_remain) != 0)                                                          /* write page */
            {
                handle->debug_print("at24cxx: write failed.\n");                                              /* write failed */
 80158ce:	68fb      	ldr	r3, [r7, #12]
 80158d0:	6a1b      	ldr	r3, [r3, #32]
 80158d2:	4816      	ldr	r0, [pc, #88]	@ (801592c <at24cxx_write+0x160>)
 80158d4:	4798      	blx	r3

                return 1;                                                                                     /* return error */
 80158d6:	2301      	movs	r3, #1
 80158d8:	e022      	b.n	8015920 <at24cxx_write+0x154>
            }
            handle->delay_ms(6);                                                                              /* wait 6 ms */
 80158da:	68fb      	ldr	r3, [r7, #12]
 80158dc:	69db      	ldr	r3, [r3, #28]
 80158de:	2006      	movs	r0, #6
 80158e0:	4798      	blx	r3
            if (page_remain == len)                                                                           /* check break */
 80158e2:	7dfb      	ldrb	r3, [r7, #23]
 80158e4:	b29b      	uxth	r3, r3
 80158e6:	887a      	ldrh	r2, [r7, #2]
 80158e8:	429a      	cmp	r2, r3
 80158ea:	d017      	beq.n	801591c <at24cxx_write+0x150>
            {
                break;                                                                                        /* break */
            }
            else
            {
                address += page_remain;                                                                       /* address increase */
 80158ec:	7dfb      	ldrb	r3, [r7, #23]
 80158ee:	68ba      	ldr	r2, [r7, #8]
 80158f0:	4413      	add	r3, r2
 80158f2:	60bb      	str	r3, [r7, #8]
                buf += page_remain;                                                                           /* buffer point increase */
 80158f4:	7dfb      	ldrb	r3, [r7, #23]
 80158f6:	687a      	ldr	r2, [r7, #4]
 80158f8:	4413      	add	r3, r2
 80158fa:	607b      	str	r3, [r7, #4]
                len -= page_remain;                                                                           /* length decrease */
 80158fc:	7dfb      	ldrb	r3, [r7, #23]
 80158fe:	b29b      	uxth	r3, r3
 8015900:	887a      	ldrh	r2, [r7, #2]
 8015902:	1ad3      	subs	r3, r2, r3
 8015904:	807b      	strh	r3, [r7, #2]
                if (len < 8)                                                                                  /* check length */
 8015906:	887b      	ldrh	r3, [r7, #2]
 8015908:	2b07      	cmp	r3, #7
 801590a:	d802      	bhi.n	8015912 <at24cxx_write+0x146>
                {
                    page_remain = (uint8_t)len;                                                               /* set the rest length */
 801590c:	887b      	ldrh	r3, [r7, #2]
 801590e:	75fb      	strb	r3, [r7, #23]
 8015910:	e7c9      	b.n	80158a6 <at24cxx_write+0xda>
                }
                else
                {
                    page_remain = 8;                                                                          /* set page */
 8015912:	2308      	movs	r3, #8
 8015914:	75fb      	strb	r3, [r7, #23]
            if (handle->iic_write((uint8_t)(handle->iic_addr + ((address / 256) << 1)), address % 256, buf,
 8015916:	e7c6      	b.n	80158a6 <at24cxx_write+0xda>
                break;                                                                                        /* break */
 8015918:	bf00      	nop
 801591a:	e000      	b.n	801591e <at24cxx_write+0x152>
                break;                                                                                        /* break */
 801591c:	bf00      	nop
                }
            }
        }
    }

    return 0;                                                                                                 /* success return 0 */
 801591e:	2300      	movs	r3, #0
}
 8015920:	4618      	mov	r0, r3
 8015922:	371c      	adds	r7, #28
 8015924:	46bd      	mov	sp, r7
 8015926:	bd90      	pop	{r4, r7, pc}
 8015928:	0801a3b0 	.word	0x0801a3b0
 801592c:	0801a3d0 	.word	0x0801a3d0

08015930 <_dwin_lock>:
/*---------------------------------------------------------------------------*/
/* Private Helper Functions                                                  */
/*---------------------------------------------------------------------------*/

static void _dwin_lock(dwin_t *hdl)
{
 8015930:	b580      	push	{r7, lr}
 8015932:	b082      	sub	sp, #8
 8015934:	af00      	add	r7, sp, #0
 8015936:	6078      	str	r0, [r7, #4]
    if (hdl->iface.lock)
 8015938:	687b      	ldr	r3, [r7, #4]
 801593a:	689b      	ldr	r3, [r3, #8]
 801593c:	2b00      	cmp	r3, #0
 801593e:	d002      	beq.n	8015946 <_dwin_lock+0x16>
        hdl->iface.lock();
 8015940:	687b      	ldr	r3, [r7, #4]
 8015942:	689b      	ldr	r3, [r3, #8]
 8015944:	4798      	blx	r3
}
 8015946:	bf00      	nop
 8015948:	3708      	adds	r7, #8
 801594a:	46bd      	mov	sp, r7
 801594c:	bd80      	pop	{r7, pc}

0801594e <_dwin_unlock>:

static void _dwin_unlock(dwin_t *hdl)
{
 801594e:	b580      	push	{r7, lr}
 8015950:	b082      	sub	sp, #8
 8015952:	af00      	add	r7, sp, #0
 8015954:	6078      	str	r0, [r7, #4]
    if (hdl->iface.unlock)
 8015956:	687b      	ldr	r3, [r7, #4]
 8015958:	68db      	ldr	r3, [r3, #12]
 801595a:	2b00      	cmp	r3, #0
 801595c:	d002      	beq.n	8015964 <_dwin_unlock+0x16>
        hdl->iface.unlock();
 801595e:	687b      	ldr	r3, [r7, #4]
 8015960:	68db      	ldr	r3, [r3, #12]
 8015962:	4798      	blx	r3
}
 8015964:	bf00      	nop
 8015966:	3708      	adds	r7, #8
 8015968:	46bd      	mov	sp, r7
 801596a:	bd80      	pop	{r7, pc}

0801596c <_dwin_wait_response>:
/**
 * @brief Generic wait for response (ACK or Data).
 * Uses Semaphore if available, otherwise falls back to polling with timeout.
 */
static dwin_error_t _dwin_wait_response(dwin_t *hdl, volatile bool *flag, uint32_t timeout_ms)
{
 801596c:	b580      	push	{r7, lr}
 801596e:	b086      	sub	sp, #24
 8015970:	af00      	add	r7, sp, #0
 8015972:	60f8      	str	r0, [r7, #12]
 8015974:	60b9      	str	r1, [r7, #8]
 8015976:	607a      	str	r2, [r7, #4]
    dwin_error_t ret = DWIN_ERROR_TIMEOUT;
 8015978:	2301      	movs	r3, #1
 801597a:	75fb      	strb	r3, [r7, #23]

    // Use RTOS Semaphore if provided
    if (hdl->iface.sem_wait)
 801597c:	68fb      	ldr	r3, [r7, #12]
 801597e:	691b      	ldr	r3, [r3, #16]
 8015980:	2b00      	cmp	r3, #0
 8015982:	d011      	beq.n	80159a8 <_dwin_wait_response+0x3c>
    {
        if (hdl->iface.sem_wait(timeout_ms))
 8015984:	68fb      	ldr	r3, [r7, #12]
 8015986:	691b      	ldr	r3, [r3, #16]
 8015988:	6878      	ldr	r0, [r7, #4]
 801598a:	4798      	blx	r3
 801598c:	4603      	mov	r3, r0
 801598e:	2b00      	cmp	r3, #0
 8015990:	d026      	beq.n	80159e0 <_dwin_wait_response+0x74>
        {
            // Signal received, check if the flag was cleared (indicating success)
            if (*flag == false)
 8015992:	68bb      	ldr	r3, [r7, #8]
 8015994:	781b      	ldrb	r3, [r3, #0]
 8015996:	b2db      	uxtb	r3, r3
 8015998:	f083 0301 	eor.w	r3, r3, #1
 801599c:	b2db      	uxtb	r3, r3
 801599e:	2b00      	cmp	r3, #0
 80159a0:	d01e      	beq.n	80159e0 <_dwin_wait_response+0x74>
                ret = DWIN_OK;
 80159a2:	2300      	movs	r3, #0
 80159a4:	75fb      	strb	r3, [r7, #23]
 80159a6:	e01b      	b.n	80159e0 <_dwin_wait_response+0x74>
        }
    }
    // Fallback to polling (Bare-metal or simple ticks)
    else
    {
        uint32_t start = hdl->iface.get_tick_ms();
 80159a8:	68fb      	ldr	r3, [r7, #12]
 80159aa:	685b      	ldr	r3, [r3, #4]
 80159ac:	4798      	blx	r3
 80159ae:	6138      	str	r0, [r7, #16]
        while ((hdl->iface.get_tick_ms() - start) < timeout_ms)
 80159b0:	e00d      	b.n	80159ce <_dwin_wait_response+0x62>
        {
            /*process for non RTOS*/
            dwin_process(hdl);
 80159b2:	68f8      	ldr	r0, [r7, #12]
 80159b4:	f000 f9a4 	bl	8015d00 <dwin_process>

            if (*flag == false)
 80159b8:	68bb      	ldr	r3, [r7, #8]
 80159ba:	781b      	ldrb	r3, [r3, #0]
 80159bc:	b2db      	uxtb	r3, r3
 80159be:	f083 0301 	eor.w	r3, r3, #1
 80159c2:	b2db      	uxtb	r3, r3
 80159c4:	2b00      	cmp	r3, #0
 80159c6:	d002      	beq.n	80159ce <_dwin_wait_response+0x62>
            {
                ret = DWIN_OK;
 80159c8:	2300      	movs	r3, #0
 80159ca:	75fb      	strb	r3, [r7, #23]
                break;
 80159cc:	e008      	b.n	80159e0 <_dwin_wait_response+0x74>
        while ((hdl->iface.get_tick_ms() - start) < timeout_ms)
 80159ce:	68fb      	ldr	r3, [r7, #12]
 80159d0:	685b      	ldr	r3, [r3, #4]
 80159d2:	4798      	blx	r3
 80159d4:	4602      	mov	r2, r0
 80159d6:	693b      	ldr	r3, [r7, #16]
 80159d8:	1ad3      	subs	r3, r2, r3
 80159da:	687a      	ldr	r2, [r7, #4]
 80159dc:	429a      	cmp	r2, r3
 80159de:	d8e8      	bhi.n	80159b2 <_dwin_wait_response+0x46>
            }
        }
    }

    // Cleanup on timeout
    if (ret != DWIN_OK)
 80159e0:	7dfb      	ldrb	r3, [r7, #23]
 80159e2:	2b00      	cmp	r3, #0
 80159e4:	d002      	beq.n	80159ec <_dwin_wait_response+0x80>
    {
        *flag = false;
 80159e6:	68bb      	ldr	r3, [r7, #8]
 80159e8:	2200      	movs	r2, #0
 80159ea:	701a      	strb	r2, [r3, #0]
    }
    return ret;
 80159ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80159ee:	4618      	mov	r0, r3
 80159f0:	3718      	adds	r7, #24
 80159f2:	46bd      	mov	sp, r7
 80159f4:	bd80      	pop	{r7, pc}

080159f6 <_dwin_handle_frame>:

static void _dwin_handle_frame(dwin_t *hdl, uint8_t *payload, uint8_t len)
{
 80159f6:	b580      	push	{r7, lr}
 80159f8:	b092      	sub	sp, #72	@ 0x48
 80159fa:	af00      	add	r7, sp, #0
 80159fc:	60f8      	str	r0, [r7, #12]
 80159fe:	60b9      	str	r1, [r7, #8]
 8015a00:	4613      	mov	r3, r2
 8015a02:	71fb      	strb	r3, [r7, #7]
    if (len < 1)
 8015a04:	79fb      	ldrb	r3, [r7, #7]
 8015a06:	2b00      	cmp	r3, #0
 8015a08:	f000 80cf 	beq.w	8015baa <_dwin_handle_frame+0x1b4>
        return;

    uint8_t cmd = payload[0];
 8015a0c:	68bb      	ldr	r3, [r7, #8]
 8015a0e:	781b      	ldrb	r3, [r3, #0]
 8015a10:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    /* ---------------------------------------------------------------------- */
    /* Special Case: Write Confirmation "OK" (0x82 0x4F 0x4B)                 */
    /* The screen replies with 0x82 0x4F('O') 0x4B('K') if write was success. */
    /* ---------------------------------------------------------------------- */
    if (cmd == DWIN_CMD_WRITE_VP && len == 3 && payload[1] == 0x4F && payload[2] == 0x4B)
 8015a14:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015a18:	2b82      	cmp	r3, #130	@ 0x82
 8015a1a:	d120      	bne.n	8015a5e <_dwin_handle_frame+0x68>
 8015a1c:	79fb      	ldrb	r3, [r7, #7]
 8015a1e:	2b03      	cmp	r3, #3
 8015a20:	d11d      	bne.n	8015a5e <_dwin_handle_frame+0x68>
 8015a22:	68bb      	ldr	r3, [r7, #8]
 8015a24:	3301      	adds	r3, #1
 8015a26:	781b      	ldrb	r3, [r3, #0]
 8015a28:	2b4f      	cmp	r3, #79	@ 0x4f
 8015a2a:	d118      	bne.n	8015a5e <_dwin_handle_frame+0x68>
 8015a2c:	68bb      	ldr	r3, [r7, #8]
 8015a2e:	3302      	adds	r3, #2
 8015a30:	781b      	ldrb	r3, [r3, #0]
 8015a32:	2b4b      	cmp	r3, #75	@ 0x4b
 8015a34:	d113      	bne.n	8015a5e <_dwin_handle_frame+0x68>
    {
#if DWIN_WAIT_FOR_WRITE_RESPONSE
        if (hdl->waiting_ack)
 8015a36:	68fb      	ldr	r3, [r7, #12]
 8015a38:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8015a3c:	b2db      	uxtb	r3, r3
 8015a3e:	2b00      	cmp	r3, #0
 8015a40:	f000 80b5 	beq.w	8015bae <_dwin_handle_frame+0x1b8>
        {
            hdl->waiting_ack = false;
 8015a44:	68fb      	ldr	r3, [r7, #12]
 8015a46:	2200      	movs	r2, #0
 8015a48:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
            if (hdl->iface.sem_signal)
 8015a4c:	68fb      	ldr	r3, [r7, #12]
 8015a4e:	695b      	ldr	r3, [r3, #20]
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	f000 80ac 	beq.w	8015bae <_dwin_handle_frame+0x1b8>
                hdl->iface.sem_signal();
 8015a56:	68fb      	ldr	r3, [r7, #12]
 8015a58:	695b      	ldr	r3, [r3, #20]
 8015a5a:	4798      	blx	r3
        }
#endif
        // Do NOT propagate this as a user event; it's internal protocol signaling.
        return;
 8015a5c:	e0a7      	b.n	8015bae <_dwin_handle_frame+0x1b8>
    }

    /* ---------------------------------------------------------------------- */
    /* Case: Variable Read Response (0x83)                                    */
    /* ---------------------------------------------------------------------- */
    if (cmd == DWIN_CMD_READ_VP)
 8015a5e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015a62:	2b83      	cmp	r3, #131	@ 0x83
 8015a64:	d16a      	bne.n	8015b3c <_dwin_handle_frame+0x146>
    {
        if (len < 3)
 8015a66:	79fb      	ldrb	r3, [r7, #7]
 8015a68:	2b02      	cmp	r3, #2
 8015a6a:	f240 80a2 	bls.w	8015bb2 <_dwin_handle_frame+0x1bc>
            return;

        uint16_t vp = (payload[1] << 8) | payload[2];
 8015a6e:	68bb      	ldr	r3, [r7, #8]
 8015a70:	3301      	adds	r3, #1
 8015a72:	781b      	ldrb	r3, [r3, #0]
 8015a74:	b21b      	sxth	r3, r3
 8015a76:	021b      	lsls	r3, r3, #8
 8015a78:	b21a      	sxth	r2, r3
 8015a7a:	68bb      	ldr	r3, [r7, #8]
 8015a7c:	3302      	adds	r3, #2
 8015a7e:	781b      	ldrb	r3, [r3, #0]
 8015a80:	b21b      	sxth	r3, r3
 8015a82:	4313      	orrs	r3, r2
 8015a84:	b21b      	sxth	r3, r3
 8015a86:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        uint8_t len_data = payload[3]; // Length in WORDS
 8015a8a:	68bb      	ldr	r3, [r7, #8]
 8015a8c:	78db      	ldrb	r3, [r3, #3]
 8015a8e:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
        uint8_t *raw_data = &payload[4];
 8015a92:	68bb      	ldr	r3, [r7, #8]
 8015a94:	3304      	adds	r3, #4
 8015a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        uint8_t raw_len_bytes = len - 4;
 8015a98:	79fb      	ldrb	r3, [r7, #7]
 8015a9a:	3b04      	subs	r3, #4
 8015a9c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        /* 1. Check for synchronous Read Transaction */
        if (hdl->waiting_response && hdl->pending_read_addr == vp)
 8015aa0:	68fb      	ldr	r3, [r7, #12]
 8015aa2:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8015aa6:	b2db      	uxtb	r3, r3
 8015aa8:	2b00      	cmp	r3, #0
 8015aaa:	d029      	beq.n	8015b00 <_dwin_handle_frame+0x10a>
 8015aac:	68fb      	ldr	r3, [r7, #12]
 8015aae:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8015ab2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015ab6:	429a      	cmp	r2, r3
 8015ab8:	d122      	bne.n	8015b00 <_dwin_handle_frame+0x10a>
        {
            size_t copy_len = (raw_len_bytes < hdl->response_dest_len) ? raw_len_bytes : hdl->response_dest_len;
 8015aba:	68fb      	ldr	r3, [r7, #12]
 8015abc:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8015ac0:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8015ac4:	4293      	cmp	r3, r2
 8015ac6:	bf28      	it	cs
 8015ac8:	4613      	movcs	r3, r2
 8015aca:	b2db      	uxtb	r3, r3
 8015acc:	637b      	str	r3, [r7, #52]	@ 0x34
            if (hdl->response_dest_buf)
 8015ace:	68fb      	ldr	r3, [r7, #12]
 8015ad0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015ad4:	2b00      	cmp	r3, #0
 8015ad6:	d007      	beq.n	8015ae8 <_dwin_handle_frame+0xf2>
            {
                memcpy(hdl->response_dest_buf, raw_data, copy_len);
 8015ad8:	68fb      	ldr	r3, [r7, #12]
 8015ada:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015ade:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015ae0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015ae2:	4618      	mov	r0, r3
 8015ae4:	f004 fa62 	bl	8019fac <memcpy>
            }
            hdl->waiting_response = false;
 8015ae8:	68fb      	ldr	r3, [r7, #12]
 8015aea:	2200      	movs	r2, #0
 8015aec:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
            if (hdl->iface.sem_signal)
 8015af0:	68fb      	ldr	r3, [r7, #12]
 8015af2:	695b      	ldr	r3, [r3, #20]
 8015af4:	2b00      	cmp	r3, #0
 8015af6:	d05e      	beq.n	8015bb6 <_dwin_handle_frame+0x1c0>
                hdl->iface.sem_signal();
 8015af8:	68fb      	ldr	r3, [r7, #12]
 8015afa:	695b      	ldr	r3, [r3, #20]
 8015afc:	4798      	blx	r3
        {
 8015afe:	e05a      	b.n	8015bb6 <_dwin_handle_frame+0x1c0>
        }
        /* 2. Dispatch Async Callback (e.g. unsolicited events) */
        else if (hdl->event_callback)
 8015b00:	68fb      	ldr	r3, [r7, #12]
 8015b02:	6a1b      	ldr	r3, [r3, #32]
 8015b04:	2b00      	cmp	r3, #0
 8015b06:	d059      	beq.n	8015bbc <_dwin_handle_frame+0x1c6>
        {
            dwin_evt_t evt;
            evt.cmd = cmd;
 8015b08:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015b0c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            evt.addr = vp;
 8015b10:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015b14:	84fb      	strh	r3, [r7, #38]	@ 0x26
            evt.len = len_data;
 8015b16:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8015b1a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            evt.data = raw_data;
 8015b1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
            evt.data_len = raw_len_bytes;
 8015b22:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8015b26:	b29b      	uxth	r3, r3
 8015b28:	863b      	strh	r3, [r7, #48]	@ 0x30
            hdl->event_callback(&evt, hdl->user_ctx);
 8015b2a:	68fb      	ldr	r3, [r7, #12]
 8015b2c:	6a1b      	ldr	r3, [r3, #32]
 8015b2e:	68fa      	ldr	r2, [r7, #12]
 8015b30:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 8015b32:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8015b36:	4610      	mov	r0, r2
 8015b38:	4798      	blx	r3
 8015b3a:	e03f      	b.n	8015bbc <_dwin_handle_frame+0x1c6>
        }
    }
    /* ---------------------------------------------------------------------- */
    /* Case: Spontaneous Write Notification (0x82)                            */
    /* ---------------------------------------------------------------------- */
    else if (cmd == DWIN_CMD_WRITE_VP)
 8015b3c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015b40:	2b82      	cmp	r3, #130	@ 0x82
 8015b42:	d13b      	bne.n	8015bbc <_dwin_handle_frame+0x1c6>
    {
        if (len < 3)
 8015b44:	79fb      	ldrb	r3, [r7, #7]
 8015b46:	2b02      	cmp	r3, #2
 8015b48:	d937      	bls.n	8015bba <_dwin_handle_frame+0x1c4>
            return;
        uint16_t vp = (payload[1] << 8) | payload[2];
 8015b4a:	68bb      	ldr	r3, [r7, #8]
 8015b4c:	3301      	adds	r3, #1
 8015b4e:	781b      	ldrb	r3, [r3, #0]
 8015b50:	b21b      	sxth	r3, r3
 8015b52:	021b      	lsls	r3, r3, #8
 8015b54:	b21a      	sxth	r2, r3
 8015b56:	68bb      	ldr	r3, [r7, #8]
 8015b58:	3302      	adds	r3, #2
 8015b5a:	781b      	ldrb	r3, [r3, #0]
 8015b5c:	b21b      	sxth	r3, r3
 8015b5e:	4313      	orrs	r3, r2
 8015b60:	b21b      	sxth	r3, r3
 8015b62:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

        if (hdl->event_callback)
 8015b66:	68fb      	ldr	r3, [r7, #12]
 8015b68:	6a1b      	ldr	r3, [r3, #32]
 8015b6a:	2b00      	cmp	r3, #0
 8015b6c:	d026      	beq.n	8015bbc <_dwin_handle_frame+0x1c6>
        {
            dwin_evt_t evt;
            evt.cmd = cmd;
 8015b6e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015b72:	753b      	strb	r3, [r7, #20]
            evt.addr = vp;
 8015b74:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015b78:	82fb      	strh	r3, [r7, #22]
            evt.len = (len - 3) / 2;
 8015b7a:	79fb      	ldrb	r3, [r7, #7]
 8015b7c:	3b03      	subs	r3, #3
 8015b7e:	0fda      	lsrs	r2, r3, #31
 8015b80:	4413      	add	r3, r2
 8015b82:	105b      	asrs	r3, r3, #1
 8015b84:	b2db      	uxtb	r3, r3
 8015b86:	763b      	strb	r3, [r7, #24]
            evt.data = &payload[3];
 8015b88:	68bb      	ldr	r3, [r7, #8]
 8015b8a:	3303      	adds	r3, #3
 8015b8c:	61fb      	str	r3, [r7, #28]
            evt.data_len = len - 3;
 8015b8e:	79fb      	ldrb	r3, [r7, #7]
 8015b90:	b29b      	uxth	r3, r3
 8015b92:	3b03      	subs	r3, #3
 8015b94:	b29b      	uxth	r3, r3
 8015b96:	843b      	strh	r3, [r7, #32]
            hdl->event_callback(&evt, hdl->user_ctx);
 8015b98:	68fb      	ldr	r3, [r7, #12]
 8015b9a:	6a1b      	ldr	r3, [r3, #32]
 8015b9c:	68fa      	ldr	r2, [r7, #12]
 8015b9e:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 8015ba0:	f107 0214 	add.w	r2, r7, #20
 8015ba4:	4610      	mov	r0, r2
 8015ba6:	4798      	blx	r3
 8015ba8:	e008      	b.n	8015bbc <_dwin_handle_frame+0x1c6>
        return;
 8015baa:	bf00      	nop
 8015bac:	e006      	b.n	8015bbc <_dwin_handle_frame+0x1c6>
        return;
 8015bae:	bf00      	nop
 8015bb0:	e004      	b.n	8015bbc <_dwin_handle_frame+0x1c6>
            return;
 8015bb2:	bf00      	nop
 8015bb4:	e002      	b.n	8015bbc <_dwin_handle_frame+0x1c6>
        {
 8015bb6:	bf00      	nop
 8015bb8:	e000      	b.n	8015bbc <_dwin_handle_frame+0x1c6>
            return;
 8015bba:	bf00      	nop
        }
    }
}
 8015bbc:	3748      	adds	r7, #72	@ 0x48
 8015bbe:	46bd      	mov	sp, r7
 8015bc0:	bd80      	pop	{r7, pc}

08015bc2 <dwin_init>:
/*---------------------------------------------------------------------------*/
/* Core API Implementation                                                   */
/*---------------------------------------------------------------------------*/

dwin_error_t dwin_init(dwin_t *hdl, const dwin_interface_t *iface, uint8_t *buffer, size_t buffer_size)
{
 8015bc2:	b5b0      	push	{r4, r5, r7, lr}
 8015bc4:	b084      	sub	sp, #16
 8015bc6:	af00      	add	r7, sp, #0
 8015bc8:	60f8      	str	r0, [r7, #12]
 8015bca:	60b9      	str	r1, [r7, #8]
 8015bcc:	607a      	str	r2, [r7, #4]
 8015bce:	603b      	str	r3, [r7, #0]
    if (!hdl || !iface || !buffer || buffer_size == 0)
 8015bd0:	68fb      	ldr	r3, [r7, #12]
 8015bd2:	2b00      	cmp	r3, #0
 8015bd4:	d008      	beq.n	8015be8 <dwin_init+0x26>
 8015bd6:	68bb      	ldr	r3, [r7, #8]
 8015bd8:	2b00      	cmp	r3, #0
 8015bda:	d005      	beq.n	8015be8 <dwin_init+0x26>
 8015bdc:	687b      	ldr	r3, [r7, #4]
 8015bde:	2b00      	cmp	r3, #0
 8015be0:	d002      	beq.n	8015be8 <dwin_init+0x26>
 8015be2:	683b      	ldr	r3, [r7, #0]
 8015be4:	2b00      	cmp	r3, #0
 8015be6:	d101      	bne.n	8015bec <dwin_init+0x2a>
        return DWIN_ERROR_PARAM;
 8015be8:	2303      	movs	r3, #3
 8015bea:	e019      	b.n	8015c20 <dwin_init+0x5e>

    memset(hdl, 0, sizeof(dwin_t));
 8015bec:	228c      	movs	r2, #140	@ 0x8c
 8015bee:	2100      	movs	r1, #0
 8015bf0:	68f8      	ldr	r0, [r7, #12]
 8015bf2:	f004 f9a7 	bl	8019f44 <memset>
    hdl->iface = *iface;
 8015bf6:	68fa      	ldr	r2, [r7, #12]
 8015bf8:	68bb      	ldr	r3, [r7, #8]
 8015bfa:	4614      	mov	r4, r2
 8015bfc:	461d      	mov	r5, r3
 8015bfe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015c00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015c02:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8015c06:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    hdl->rx_fifo_buf = buffer;
 8015c0a:	68fb      	ldr	r3, [r7, #12]
 8015c0c:	687a      	ldr	r2, [r7, #4]
 8015c0e:	629a      	str	r2, [r3, #40]	@ 0x28
    hdl->rx_fifo_size = buffer_size;
 8015c10:	68fb      	ldr	r3, [r7, #12]
 8015c12:	683a      	ldr	r2, [r7, #0]
 8015c14:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdl->parse_state = DWIN_STATE_WAIT_H;
 8015c16:	68fb      	ldr	r3, [r7, #12]
 8015c18:	2200      	movs	r2, #0
 8015c1a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    return DWIN_OK;
 8015c1e:	2300      	movs	r3, #0
}
 8015c20:	4618      	mov	r0, r3
 8015c22:	3710      	adds	r7, #16
 8015c24:	46bd      	mov	sp, r7
 8015c26:	bdb0      	pop	{r4, r5, r7, pc}

08015c28 <dwin_register_callback>:

void dwin_register_callback(dwin_t *hdl, dwin_event_cb_t cb, void *user_ctx)
{
 8015c28:	b480      	push	{r7}
 8015c2a:	b085      	sub	sp, #20
 8015c2c:	af00      	add	r7, sp, #0
 8015c2e:	60f8      	str	r0, [r7, #12]
 8015c30:	60b9      	str	r1, [r7, #8]
 8015c32:	607a      	str	r2, [r7, #4]
    if (hdl)
 8015c34:	68fb      	ldr	r3, [r7, #12]
 8015c36:	2b00      	cmp	r3, #0
 8015c38:	d005      	beq.n	8015c46 <dwin_register_callback+0x1e>
    {
        hdl->event_callback = cb;
 8015c3a:	68fb      	ldr	r3, [r7, #12]
 8015c3c:	68ba      	ldr	r2, [r7, #8]
 8015c3e:	621a      	str	r2, [r3, #32]
        hdl->user_ctx = user_ctx;
 8015c40:	68fb      	ldr	r3, [r7, #12]
 8015c42:	687a      	ldr	r2, [r7, #4]
 8015c44:	625a      	str	r2, [r3, #36]	@ 0x24
    }
}
 8015c46:	bf00      	nop
 8015c48:	3714      	adds	r7, #20
 8015c4a:	46bd      	mov	sp, r7
 8015c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c50:	4770      	bx	lr

08015c52 <dwin_rx_push_ex>:

void dwin_rx_push_ex(dwin_t *hdl, uint8_t *data, size_t len)
{
 8015c52:	b580      	push	{r7, lr}
 8015c54:	b086      	sub	sp, #24
 8015c56:	af00      	add	r7, sp, #0
 8015c58:	60f8      	str	r0, [r7, #12]
 8015c5a:	60b9      	str	r1, [r7, #8]
 8015c5c:	607a      	str	r2, [r7, #4]
    for (size_t i = 0; i < len; i++)
 8015c5e:	2300      	movs	r3, #0
 8015c60:	617b      	str	r3, [r7, #20]
 8015c62:	e00a      	b.n	8015c7a <dwin_rx_push_ex+0x28>
    {
        dwin_rx_push(hdl, data[i]);
 8015c64:	68ba      	ldr	r2, [r7, #8]
 8015c66:	697b      	ldr	r3, [r7, #20]
 8015c68:	4413      	add	r3, r2
 8015c6a:	781b      	ldrb	r3, [r3, #0]
 8015c6c:	4619      	mov	r1, r3
 8015c6e:	68f8      	ldr	r0, [r7, #12]
 8015c70:	f000 f81b 	bl	8015caa <dwin_rx_push>
    for (size_t i = 0; i < len; i++)
 8015c74:	697b      	ldr	r3, [r7, #20]
 8015c76:	3301      	adds	r3, #1
 8015c78:	617b      	str	r3, [r7, #20]
 8015c7a:	697a      	ldr	r2, [r7, #20]
 8015c7c:	687b      	ldr	r3, [r7, #4]
 8015c7e:	429a      	cmp	r2, r3
 8015c80:	d3f0      	bcc.n	8015c64 <dwin_rx_push_ex+0x12>
    }
}
 8015c82:	bf00      	nop
 8015c84:	bf00      	nop
 8015c86:	3718      	adds	r7, #24
 8015c88:	46bd      	mov	sp, r7
 8015c8a:	bd80      	pop	{r7, pc}

08015c8c <dwin_rx_notify>:

void dwin_rx_notify(dwin_t *hdl)
{
 8015c8c:	b580      	push	{r7, lr}
 8015c8e:	b082      	sub	sp, #8
 8015c90:	af00      	add	r7, sp, #0
 8015c92:	6078      	str	r0, [r7, #4]
    if (hdl->iface.sem_new_data_signal)
 8015c94:	687b      	ldr	r3, [r7, #4]
 8015c96:	69db      	ldr	r3, [r3, #28]
 8015c98:	2b00      	cmp	r3, #0
 8015c9a:	d002      	beq.n	8015ca2 <dwin_rx_notify+0x16>
    {
        hdl->iface.sem_new_data_signal();
 8015c9c:	687b      	ldr	r3, [r7, #4]
 8015c9e:	69db      	ldr	r3, [r3, #28]
 8015ca0:	4798      	blx	r3
    }
}
 8015ca2:	bf00      	nop
 8015ca4:	3708      	adds	r7, #8
 8015ca6:	46bd      	mov	sp, r7
 8015ca8:	bd80      	pop	{r7, pc}

08015caa <dwin_rx_push>:

void dwin_rx_push(dwin_t *hdl, uint8_t data)
{
 8015caa:	b480      	push	{r7}
 8015cac:	b085      	sub	sp, #20
 8015cae:	af00      	add	r7, sp, #0
 8015cb0:	6078      	str	r0, [r7, #4]
 8015cb2:	460b      	mov	r3, r1
 8015cb4:	70fb      	strb	r3, [r7, #3]
    if (!hdl)
 8015cb6:	687b      	ldr	r3, [r7, #4]
 8015cb8:	2b00      	cmp	r3, #0
 8015cba:	d01a      	beq.n	8015cf2 <dwin_rx_push+0x48>
        return;

    size_t next_head = (hdl->rx_head + 1) % hdl->rx_fifo_size;
 8015cbc:	687b      	ldr	r3, [r7, #4]
 8015cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015cc0:	3301      	adds	r3, #1
 8015cc2:	687a      	ldr	r2, [r7, #4]
 8015cc4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8015cc6:	fbb3 f1f2 	udiv	r1, r3, r2
 8015cca:	fb01 f202 	mul.w	r2, r1, r2
 8015cce:	1a9b      	subs	r3, r3, r2
 8015cd0:	60fb      	str	r3, [r7, #12]
    if (next_head != hdl->rx_tail)
 8015cd2:	687b      	ldr	r3, [r7, #4]
 8015cd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015cd6:	68fa      	ldr	r2, [r7, #12]
 8015cd8:	429a      	cmp	r2, r3
 8015cda:	d00b      	beq.n	8015cf4 <dwin_rx_push+0x4a>
    {
        hdl->rx_fifo_buf[hdl->rx_head] = data;
 8015cdc:	687b      	ldr	r3, [r7, #4]
 8015cde:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015ce4:	4413      	add	r3, r2
 8015ce6:	78fa      	ldrb	r2, [r7, #3]
 8015ce8:	701a      	strb	r2, [r3, #0]
        hdl->rx_head = next_head;
 8015cea:	687b      	ldr	r3, [r7, #4]
 8015cec:	68fa      	ldr	r2, [r7, #12]
 8015cee:	631a      	str	r2, [r3, #48]	@ 0x30
 8015cf0:	e000      	b.n	8015cf4 <dwin_rx_push+0x4a>
        return;
 8015cf2:	bf00      	nop
    }
}
 8015cf4:	3714      	adds	r7, #20
 8015cf6:	46bd      	mov	sp, r7
 8015cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cfc:	4770      	bx	lr
	...

08015d00 <dwin_process>:

void dwin_process(dwin_t *hdl)
{
 8015d00:	b580      	push	{r7, lr}
 8015d02:	b084      	sub	sp, #16
 8015d04:	af00      	add	r7, sp, #0
 8015d06:	6078      	str	r0, [r7, #4]
    if (!hdl)
 8015d08:	687b      	ldr	r3, [r7, #4]
 8015d0a:	2b00      	cmp	r3, #0
 8015d0c:	f000 8096 	beq.w	8015e3c <dwin_process+0x13c>
        return;

    // Block waiting for new data if callback is provided
    if (hdl->rx_tail == hdl->rx_head && hdl->iface.sem_new_data_wait)
 8015d10:	687b      	ldr	r3, [r7, #4]
 8015d12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015d14:	687b      	ldr	r3, [r7, #4]
 8015d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015d18:	429a      	cmp	r2, r3
 8015d1a:	f040 8087 	bne.w	8015e2c <dwin_process+0x12c>
 8015d1e:	687b      	ldr	r3, [r7, #4]
 8015d20:	699b      	ldr	r3, [r3, #24]
 8015d22:	2b00      	cmp	r3, #0
 8015d24:	f000 8082 	beq.w	8015e2c <dwin_process+0x12c>
    {
        hdl->iface.sem_new_data_wait();
 8015d28:	687b      	ldr	r3, [r7, #4]
 8015d2a:	699b      	ldr	r3, [r3, #24]
 8015d2c:	4798      	blx	r3
    }

    while (hdl->rx_tail != hdl->rx_head)
 8015d2e:	e07d      	b.n	8015e2c <dwin_process+0x12c>
    {
        uint8_t byte = hdl->rx_fifo_buf[hdl->rx_tail];
 8015d30:	687b      	ldr	r3, [r7, #4]
 8015d32:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8015d34:	687b      	ldr	r3, [r7, #4]
 8015d36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015d38:	4413      	add	r3, r2
 8015d3a:	781b      	ldrb	r3, [r3, #0]
 8015d3c:	73fb      	strb	r3, [r7, #15]
        hdl->rx_tail = (hdl->rx_tail + 1) % hdl->rx_fifo_size;
 8015d3e:	687b      	ldr	r3, [r7, #4]
 8015d40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015d42:	3301      	adds	r3, #1
 8015d44:	687a      	ldr	r2, [r7, #4]
 8015d46:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8015d48:	fbb3 f1f2 	udiv	r1, r3, r2
 8015d4c:	fb01 f202 	mul.w	r2, r1, r2
 8015d50:	1a9a      	subs	r2, r3, r2
 8015d52:	687b      	ldr	r3, [r7, #4]
 8015d54:	635a      	str	r2, [r3, #52]	@ 0x34

        switch (hdl->parse_state)
 8015d56:	687b      	ldr	r3, [r7, #4]
 8015d58:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8015d5c:	2b03      	cmp	r3, #3
 8015d5e:	d865      	bhi.n	8015e2c <dwin_process+0x12c>
 8015d60:	a201      	add	r2, pc, #4	@ (adr r2, 8015d68 <dwin_process+0x68>)
 8015d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015d66:	bf00      	nop
 8015d68:	08015d79 	.word	0x08015d79
 8015d6c:	08015d89 	.word	0x08015d89
 8015d70:	08015daf 	.word	0x08015daf
 8015d74:	08015ddd 	.word	0x08015ddd
        {
        case DWIN_STATE_WAIT_H:
            if (byte == DWIN_FRAME_HEADER_H)
 8015d78:	7bfb      	ldrb	r3, [r7, #15]
 8015d7a:	2b5a      	cmp	r3, #90	@ 0x5a
 8015d7c:	d153      	bne.n	8015e26 <dwin_process+0x126>
                hdl->parse_state = DWIN_STATE_WAIT_L;
 8015d7e:	687b      	ldr	r3, [r7, #4]
 8015d80:	2201      	movs	r2, #1
 8015d82:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            break;
 8015d86:	e04e      	b.n	8015e26 <dwin_process+0x126>
        case DWIN_STATE_WAIT_L:
            if (byte == DWIN_FRAME_HEADER_L)
 8015d88:	7bfb      	ldrb	r3, [r7, #15]
 8015d8a:	2ba5      	cmp	r3, #165	@ 0xa5
 8015d8c:	d104      	bne.n	8015d98 <dwin_process+0x98>
                hdl->parse_state = DWIN_STATE_LEN;
 8015d8e:	687b      	ldr	r3, [r7, #4]
 8015d90:	2202      	movs	r2, #2
 8015d92:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            else
                hdl->parse_state = (byte == DWIN_FRAME_HEADER_H) ? DWIN_STATE_WAIT_L : DWIN_STATE_WAIT_H;
            break;
 8015d96:	e049      	b.n	8015e2c <dwin_process+0x12c>
                hdl->parse_state = (byte == DWIN_FRAME_HEADER_H) ? DWIN_STATE_WAIT_L : DWIN_STATE_WAIT_H;
 8015d98:	7bfb      	ldrb	r3, [r7, #15]
 8015d9a:	2b5a      	cmp	r3, #90	@ 0x5a
 8015d9c:	bf0c      	ite	eq
 8015d9e:	2301      	moveq	r3, #1
 8015da0:	2300      	movne	r3, #0
 8015da2:	b2db      	uxtb	r3, r3
 8015da4:	461a      	mov	r2, r3
 8015da6:	687b      	ldr	r3, [r7, #4]
 8015da8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            break;
 8015dac:	e03e      	b.n	8015e2c <dwin_process+0x12c>
        case DWIN_STATE_LEN:
            hdl->rx_expected_len = byte;
 8015dae:	687b      	ldr	r3, [r7, #4]
 8015db0:	7bfa      	ldrb	r2, [r7, #15]
 8015db2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            hdl->rx_frame_idx = 0;
 8015db6:	687b      	ldr	r3, [r7, #4]
 8015db8:	2200      	movs	r2, #0
 8015dba:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
            if (hdl->rx_expected_len > DWIN_MAX_PAYLOAD_LEN)
 8015dbe:	687b      	ldr	r3, [r7, #4]
 8015dc0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8015dc4:	2b40      	cmp	r3, #64	@ 0x40
 8015dc6:	d904      	bls.n	8015dd2 <dwin_process+0xd2>
                hdl->parse_state = DWIN_STATE_WAIT_H;
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	2200      	movs	r2, #0
 8015dcc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            else
                hdl->parse_state = DWIN_STATE_PAYLOAD;
            break;
 8015dd0:	e02c      	b.n	8015e2c <dwin_process+0x12c>
                hdl->parse_state = DWIN_STATE_PAYLOAD;
 8015dd2:	687b      	ldr	r3, [r7, #4]
 8015dd4:	2203      	movs	r2, #3
 8015dd6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            break;
 8015dda:	e027      	b.n	8015e2c <dwin_process+0x12c>
        case DWIN_STATE_PAYLOAD:
            hdl->rx_frame_buf[hdl->rx_frame_idx++] = byte;
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 8015de2:	1c5a      	adds	r2, r3, #1
 8015de4:	b291      	uxth	r1, r2
 8015de6:	687a      	ldr	r2, [r7, #4]
 8015de8:	f8a2 107a 	strh.w	r1, [r2, #122]	@ 0x7a
 8015dec:	461a      	mov	r2, r3
 8015dee:	687b      	ldr	r3, [r7, #4]
 8015df0:	4413      	add	r3, r2
 8015df2:	7bfa      	ldrb	r2, [r7, #15]
 8015df4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            if (hdl->rx_frame_idx >= hdl->rx_expected_len)
 8015df8:	687b      	ldr	r3, [r7, #4]
 8015dfa:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 8015dfe:	687a      	ldr	r2, [r7, #4]
 8015e00:	f892 207c 	ldrb.w	r2, [r2, #124]	@ 0x7c
 8015e04:	4293      	cmp	r3, r2
 8015e06:	d310      	bcc.n	8015e2a <dwin_process+0x12a>
            {
                _dwin_handle_frame(hdl, hdl->rx_frame_buf, hdl->rx_expected_len);
 8015e08:	687b      	ldr	r3, [r7, #4]
 8015e0a:	f103 0139 	add.w	r1, r3, #57	@ 0x39
 8015e0e:	687b      	ldr	r3, [r7, #4]
 8015e10:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8015e14:	461a      	mov	r2, r3
 8015e16:	6878      	ldr	r0, [r7, #4]
 8015e18:	f7ff fded 	bl	80159f6 <_dwin_handle_frame>
                hdl->parse_state = DWIN_STATE_WAIT_H;
 8015e1c:	687b      	ldr	r3, [r7, #4]
 8015e1e:	2200      	movs	r2, #0
 8015e20:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            }
            break;
 8015e24:	e001      	b.n	8015e2a <dwin_process+0x12a>
            break;
 8015e26:	bf00      	nop
 8015e28:	e000      	b.n	8015e2c <dwin_process+0x12c>
            break;
 8015e2a:	bf00      	nop
    while (hdl->rx_tail != hdl->rx_head)
 8015e2c:	687b      	ldr	r3, [r7, #4]
 8015e2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015e30:	687b      	ldr	r3, [r7, #4]
 8015e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015e34:	429a      	cmp	r2, r3
 8015e36:	f47f af7b 	bne.w	8015d30 <dwin_process+0x30>
 8015e3a:	e000      	b.n	8015e3e <dwin_process+0x13e>
        return;
 8015e3c:	bf00      	nop
        }
    }
}
 8015e3e:	3710      	adds	r7, #16
 8015e40:	46bd      	mov	sp, r7
 8015e42:	bd80      	pop	{r7, pc}

08015e44 <dwin_write_vp_u16>:

dwin_error_t dwin_write_vp_u16(dwin_t *hdl, uint16_t vp_addr, uint16_t value)
{
 8015e44:	b580      	push	{r7, lr}
 8015e46:	b086      	sub	sp, #24
 8015e48:	af00      	add	r7, sp, #0
 8015e4a:	6078      	str	r0, [r7, #4]
 8015e4c:	460b      	mov	r3, r1
 8015e4e:	807b      	strh	r3, [r7, #2]
 8015e50:	4613      	mov	r3, r2
 8015e52:	803b      	strh	r3, [r7, #0]
    uint8_t frame[8];
    frame[0] = DWIN_FRAME_HEADER_H;
 8015e54:	235a      	movs	r3, #90	@ 0x5a
 8015e56:	733b      	strb	r3, [r7, #12]
    frame[1] = DWIN_FRAME_HEADER_L;
 8015e58:	23a5      	movs	r3, #165	@ 0xa5
 8015e5a:	737b      	strb	r3, [r7, #13]
    frame[2] = 0x05;
 8015e5c:	2305      	movs	r3, #5
 8015e5e:	73bb      	strb	r3, [r7, #14]
    frame[3] = DWIN_CMD_WRITE_VP;
 8015e60:	2382      	movs	r3, #130	@ 0x82
 8015e62:	73fb      	strb	r3, [r7, #15]
    frame[4] = (vp_addr >> 8) & 0xFF;
 8015e64:	887b      	ldrh	r3, [r7, #2]
 8015e66:	0a1b      	lsrs	r3, r3, #8
 8015e68:	b29b      	uxth	r3, r3
 8015e6a:	b2db      	uxtb	r3, r3
 8015e6c:	743b      	strb	r3, [r7, #16]
    frame[5] = vp_addr & 0xFF;
 8015e6e:	887b      	ldrh	r3, [r7, #2]
 8015e70:	b2db      	uxtb	r3, r3
 8015e72:	747b      	strb	r3, [r7, #17]
    frame[6] = (value >> 8) & 0xFF;
 8015e74:	883b      	ldrh	r3, [r7, #0]
 8015e76:	0a1b      	lsrs	r3, r3, #8
 8015e78:	b29b      	uxth	r3, r3
 8015e7a:	b2db      	uxtb	r3, r3
 8015e7c:	74bb      	strb	r3, [r7, #18]
    frame[7] = value & 0xFF;
 8015e7e:	883b      	ldrh	r3, [r7, #0]
 8015e80:	b2db      	uxtb	r3, r3
 8015e82:	74fb      	strb	r3, [r7, #19]

    dwin_error_t ret = DWIN_OK;
 8015e84:	2300      	movs	r3, #0
 8015e86:	75fb      	strb	r3, [r7, #23]
    _dwin_lock(hdl);
 8015e88:	6878      	ldr	r0, [r7, #4]
 8015e8a:	f7ff fd51 	bl	8015930 <_dwin_lock>
#if DWIN_WAIT_FOR_WRITE_RESPONSE
    hdl->waiting_ack = true;
 8015e8e:	687b      	ldr	r3, [r7, #4]
 8015e90:	2201      	movs	r2, #1
 8015e92:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
#endif
    hdl->iface.uart_transmit(frame, 8);
 8015e96:	687b      	ldr	r3, [r7, #4]
 8015e98:	681b      	ldr	r3, [r3, #0]
 8015e9a:	f107 020c 	add.w	r2, r7, #12
 8015e9e:	2108      	movs	r1, #8
 8015ea0:	4610      	mov	r0, r2
 8015ea2:	4798      	blx	r3
#if DWIN_WAIT_FOR_WRITE_RESPONSE
    ret = _dwin_wait_response(hdl, &hdl->waiting_ack, 100); // 100ms timeout for ACK
 8015ea4:	687b      	ldr	r3, [r7, #4]
 8015ea6:	337e      	adds	r3, #126	@ 0x7e
 8015ea8:	2264      	movs	r2, #100	@ 0x64
 8015eaa:	4619      	mov	r1, r3
 8015eac:	6878      	ldr	r0, [r7, #4]
 8015eae:	f7ff fd5d 	bl	801596c <_dwin_wait_response>
 8015eb2:	4603      	mov	r3, r0
 8015eb4:	75fb      	strb	r3, [r7, #23]
#endif
    _dwin_unlock(hdl);
 8015eb6:	6878      	ldr	r0, [r7, #4]
 8015eb8:	f7ff fd49 	bl	801594e <_dwin_unlock>
    return ret;
 8015ebc:	7dfb      	ldrb	r3, [r7, #23]
}
 8015ebe:	4618      	mov	r0, r3
 8015ec0:	3718      	adds	r7, #24
 8015ec2:	46bd      	mov	sp, r7
 8015ec4:	bd80      	pop	{r7, pc}

08015ec6 <dwin_write_vp_raw>:
    _dwin_unlock(hdl);
    return ret;
}

dwin_error_t dwin_write_vp_raw(dwin_t *hdl, uint16_t vp_addr, uint8_t *data, uint16_t len)
{
 8015ec6:	b580      	push	{r7, lr}
 8015ec8:	b086      	sub	sp, #24
 8015eca:	af00      	add	r7, sp, #0
 8015ecc:	60f8      	str	r0, [r7, #12]
 8015ece:	607a      	str	r2, [r7, #4]
 8015ed0:	461a      	mov	r2, r3
 8015ed2:	460b      	mov	r3, r1
 8015ed4:	817b      	strh	r3, [r7, #10]
 8015ed6:	4613      	mov	r3, r2
 8015ed8:	813b      	strh	r3, [r7, #8]
    if (len > (DWIN_MAX_PAYLOAD_LEN - 3))
 8015eda:	893b      	ldrh	r3, [r7, #8]
 8015edc:	2b3d      	cmp	r3, #61	@ 0x3d
 8015ede:	d901      	bls.n	8015ee4 <dwin_write_vp_raw+0x1e>
        return DWIN_ERROR_PARAM;
 8015ee0:	2303      	movs	r3, #3
 8015ee2:	e035      	b.n	8015f50 <dwin_write_vp_raw+0x8a>

    uint8_t header[6];
    header[0] = DWIN_FRAME_HEADER_H;
 8015ee4:	235a      	movs	r3, #90	@ 0x5a
 8015ee6:	743b      	strb	r3, [r7, #16]
    header[1] = DWIN_FRAME_HEADER_L;
 8015ee8:	23a5      	movs	r3, #165	@ 0xa5
 8015eea:	747b      	strb	r3, [r7, #17]
    header[2] = 3 + len;
 8015eec:	893b      	ldrh	r3, [r7, #8]
 8015eee:	b2db      	uxtb	r3, r3
 8015ef0:	3303      	adds	r3, #3
 8015ef2:	b2db      	uxtb	r3, r3
 8015ef4:	74bb      	strb	r3, [r7, #18]
    header[3] = DWIN_CMD_WRITE_VP;
 8015ef6:	2382      	movs	r3, #130	@ 0x82
 8015ef8:	74fb      	strb	r3, [r7, #19]
    header[4] = (vp_addr >> 8) & 0xFF;
 8015efa:	897b      	ldrh	r3, [r7, #10]
 8015efc:	0a1b      	lsrs	r3, r3, #8
 8015efe:	b29b      	uxth	r3, r3
 8015f00:	b2db      	uxtb	r3, r3
 8015f02:	753b      	strb	r3, [r7, #20]
    header[5] = vp_addr & 0xFF;
 8015f04:	897b      	ldrh	r3, [r7, #10]
 8015f06:	b2db      	uxtb	r3, r3
 8015f08:	757b      	strb	r3, [r7, #21]

    dwin_error_t ret = DWIN_OK;
 8015f0a:	2300      	movs	r3, #0
 8015f0c:	75fb      	strb	r3, [r7, #23]
    _dwin_lock(hdl);
 8015f0e:	68f8      	ldr	r0, [r7, #12]
 8015f10:	f7ff fd0e 	bl	8015930 <_dwin_lock>
#if DWIN_WAIT_FOR_WRITE_RESPONSE
    hdl->waiting_ack = true;
 8015f14:	68fb      	ldr	r3, [r7, #12]
 8015f16:	2201      	movs	r2, #1
 8015f18:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
#endif
    hdl->iface.uart_transmit(header, 6);
 8015f1c:	68fb      	ldr	r3, [r7, #12]
 8015f1e:	681b      	ldr	r3, [r3, #0]
 8015f20:	f107 0210 	add.w	r2, r7, #16
 8015f24:	2106      	movs	r1, #6
 8015f26:	4610      	mov	r0, r2
 8015f28:	4798      	blx	r3
    hdl->iface.uart_transmit(data, len);
 8015f2a:	68fb      	ldr	r3, [r7, #12]
 8015f2c:	681b      	ldr	r3, [r3, #0]
 8015f2e:	893a      	ldrh	r2, [r7, #8]
 8015f30:	4611      	mov	r1, r2
 8015f32:	6878      	ldr	r0, [r7, #4]
 8015f34:	4798      	blx	r3
#if DWIN_WAIT_FOR_WRITE_RESPONSE
    ret = _dwin_wait_response(hdl, &hdl->waiting_ack, 100);
 8015f36:	68fb      	ldr	r3, [r7, #12]
 8015f38:	337e      	adds	r3, #126	@ 0x7e
 8015f3a:	2264      	movs	r2, #100	@ 0x64
 8015f3c:	4619      	mov	r1, r3
 8015f3e:	68f8      	ldr	r0, [r7, #12]
 8015f40:	f7ff fd14 	bl	801596c <_dwin_wait_response>
 8015f44:	4603      	mov	r3, r0
 8015f46:	75fb      	strb	r3, [r7, #23]
#endif
    _dwin_unlock(hdl);
 8015f48:	68f8      	ldr	r0, [r7, #12]
 8015f4a:	f7ff fd00 	bl	801594e <_dwin_unlock>
    return ret;
 8015f4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8015f50:	4618      	mov	r0, r3
 8015f52:	3718      	adds	r7, #24
 8015f54:	46bd      	mov	sp, r7
 8015f56:	bd80      	pop	{r7, pc}

08015f58 <dwin_write_text>:
    uint32_t payload = (0x5A << 24) | (0x01 << 16) | page_id;
    return dwin_write_vp_u32(hdl, DWIN_SYS_PIC_SET, payload);
}

dwin_error_t dwin_write_text(dwin_t *hdl, uint16_t vp_addr, const char *text)
{
 8015f58:	b580      	push	{r7, lr}
 8015f5a:	b086      	sub	sp, #24
 8015f5c:	af00      	add	r7, sp, #0
 8015f5e:	60f8      	str	r0, [r7, #12]
 8015f60:	460b      	mov	r3, r1
 8015f62:	607a      	str	r2, [r7, #4]
 8015f64:	817b      	strh	r3, [r7, #10]
    if (!text)
 8015f66:	687b      	ldr	r3, [r7, #4]
 8015f68:	2b00      	cmp	r3, #0
 8015f6a:	d101      	bne.n	8015f70 <dwin_write_text+0x18>
        return DWIN_ERROR_PARAM;
 8015f6c:	2303      	movs	r3, #3
 8015f6e:	e00b      	b.n	8015f88 <dwin_write_text+0x30>
    size_t len = strlen(text);
 8015f70:	6878      	ldr	r0, [r7, #4]
 8015f72:	f7ea fa71 	bl	8000458 <strlen>
 8015f76:	6178      	str	r0, [r7, #20]
    return dwin_write_vp_raw(hdl, vp_addr, (uint8_t *)text, (uint16_t)len);
 8015f78:	697b      	ldr	r3, [r7, #20]
 8015f7a:	b29b      	uxth	r3, r3
 8015f7c:	8979      	ldrh	r1, [r7, #10]
 8015f7e:	687a      	ldr	r2, [r7, #4]
 8015f80:	68f8      	ldr	r0, [r7, #12]
 8015f82:	f7ff ffa0 	bl	8015ec6 <dwin_write_vp_raw>
 8015f86:	4603      	mov	r3, r0
}
 8015f88:	4618      	mov	r0, r3
 8015f8a:	3718      	adds	r7, #24
 8015f8c:	46bd      	mov	sp, r7
 8015f8e:	bd80      	pop	{r7, pc}

08015f90 <prv_process_btn>:
 * \param[in]       lwobj: LwBTN instance. Set to `NULL` to use default one
 * \param[in]       btn: Button instance to process
 * \param[in]       mstime: Current milliseconds system time
 */
static void
prv_process_btn(lwbtn_t* lwobj, lwbtn_btn_t* btn, lwbtn_time_t mstime) {
 8015f90:	b580      	push	{r7, lr}
 8015f92:	b086      	sub	sp, #24
 8015f94:	af00      	add	r7, sp, #0
 8015f96:	60f8      	str	r0, [r7, #12]
 8015f98:	60b9      	str	r1, [r7, #8]
 8015f9a:	607a      	str	r2, [r7, #4]
    uint8_t new_state;

    /* Get button state */
    new_state = LWBTN_BTN_GET_STATE(lwobj, btn);
 8015f9c:	68fb      	ldr	r3, [r7, #12]
 8015f9e:	68db      	ldr	r3, [r3, #12]
 8015fa0:	68b9      	ldr	r1, [r7, #8]
 8015fa2:	68f8      	ldr	r0, [r7, #12]
 8015fa4:	4798      	blx	r3
 8015fa6:	4603      	mov	r3, r0
 8015fa8:	75fb      	strb	r3, [r7, #23]
     * When user uses manual state set (no callback system),
     * it is up to user to first call "set state" function and set state to inactive
     * 
     * This features is also used for "button reset"
     */
    if (!(btn->flags & LWBTN_FLAG_FIRST_INACTIVE_RCVD)) {
 8015faa:	68bb      	ldr	r3, [r7, #8]
 8015fac:	881b      	ldrh	r3, [r3, #0]
 8015fae:	f003 0304 	and.w	r3, r3, #4
 8015fb2:	2b00      	cmp	r3, #0
 8015fb4:	d109      	bne.n	8015fca <prv_process_btn+0x3a>
        if (new_state) {
 8015fb6:	7dfb      	ldrb	r3, [r7, #23]
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	f040 80c6 	bne.w	801614a <prv_process_btn+0x1ba>
            return;
        }

        /* Reset all states */
        btn->last_state = 0;
 8015fbe:	68bb      	ldr	r3, [r7, #8]
 8015fc0:	2200      	movs	r2, #0
 8015fc2:	709a      	strb	r2, [r3, #2]
        btn->flags = LWBTN_FLAG_FIRST_INACTIVE_RCVD;
 8015fc4:	68bb      	ldr	r3, [r7, #8]
 8015fc6:	2204      	movs	r2, #4
 8015fc8:	801a      	strh	r2, [r3, #0]
        btn->flags &= ~LWBTN_FLAG_RESET; /* Start over */
    }
#endif

    /* Button state has just changed */
    if (new_state != btn->last_state) {
 8015fca:	68bb      	ldr	r3, [r7, #8]
 8015fcc:	789b      	ldrb	r3, [r3, #2]
 8015fce:	7dfa      	ldrb	r2, [r7, #23]
 8015fd0:	429a      	cmp	r2, r3
 8015fd2:	d003      	beq.n	8015fdc <prv_process_btn+0x4c>
        btn->time_state_change = mstime;
 8015fd4:	68bb      	ldr	r3, [r7, #8]
 8015fd6:	687a      	ldr	r2, [r7, #4]
 8015fd8:	609a      	str	r2, [r3, #8]
 8015fda:	e0b2      	b.n	8016142 <prv_process_btn+0x1b2>
    }

    /* Button is still pressed */
    else if (new_state) {
 8015fdc:	7dfb      	ldrb	r3, [r7, #23]
 8015fde:	2b00      	cmp	r3, #0
 8015fe0:	d03c      	beq.n	801605c <prv_process_btn+0xcc>
        /* 
         * Handle debounce and send on-press event
         *
         * This is when we detect valid press
         */
        if (!(btn->flags & LWBTN_FLAG_ONPRESS_SENT)) {
 8015fe2:	68bb      	ldr	r3, [r7, #8]
 8015fe4:	881b      	ldrh	r3, [r3, #0]
 8015fe6:	f003 0301 	and.w	r3, r3, #1
 8015fea:	2b00      	cmp	r3, #0
 8015fec:	d12f      	bne.n	801604e <prv_process_btn+0xbe>
             *
             * - Runtime mode is enabled -> user sets its own config for debounce
             * - Config debounce time for press is more than `0`
             */
#if LWBTN_CFG_TIME_DEBOUNCE_PRESS_DYNAMIC || LWBTN_CFG_TIME_DEBOUNCE_PRESS > 0
            if ((lwbtn_time_t)(mstime - btn->time_state_change) >= LWBTN_TIME_DEBOUNCE_PRESS_GET_MIN(btn))
 8015fee:	68bb      	ldr	r3, [r7, #8]
 8015ff0:	689b      	ldr	r3, [r3, #8]
 8015ff2:	687a      	ldr	r2, [r7, #4]
 8015ff4:	1ad3      	subs	r3, r2, r3
 8015ff6:	2b13      	cmp	r3, #19
 8015ff8:	f240 80a3 	bls.w	8016142 <prv_process_btn+0x1b2>
                    btn->click.cnt = 0;
                }
#endif /* !LWBTN_CFG_CLICK_MAX_CONSECUTIVE_SEND_IMMEDIATELY */

                /* Start with new on-press */
                btn->flags |= LWBTN_FLAG_ONPRESS_SENT;
 8015ffc:	68bb      	ldr	r3, [r7, #8]
 8015ffe:	881b      	ldrh	r3, [r3, #0]
 8016000:	f043 0301 	orr.w	r3, r3, #1
 8016004:	b29a      	uxth	r2, r3
 8016006:	68bb      	ldr	r3, [r7, #8]
 8016008:	801a      	strh	r2, [r3, #0]
                lwobj->evt_fn(lwobj, btn, LWBTN_EVT_ONPRESS);
 801600a:	68fb      	ldr	r3, [r7, #12]
 801600c:	689b      	ldr	r3, [r3, #8]
 801600e:	2200      	movs	r2, #0
 8016010:	68b9      	ldr	r1, [r7, #8]
 8016012:	68f8      	ldr	r0, [r7, #12]
 8016014:	4798      	blx	r3
#if LWBTN_CFG_USE_KEEPALIVE
                /* Set keep alive time */
                btn->keepalive.last_time = mstime;
 8016016:	68bb      	ldr	r3, [r7, #8]
 8016018:	687a      	ldr	r2, [r7, #4]
 801601a:	60da      	str	r2, [r3, #12]
                btn->keepalive.cnt = 0;
 801601c:	68bb      	ldr	r3, [r7, #8]
 801601e:	2200      	movs	r2, #0
 8016020:	821a      	strh	r2, [r3, #16]
#endif /* LWBTN_CFG_USE_KEEPALIVE */

                btn->time_change = mstime; /* Button state has now changed */
 8016022:	68bb      	ldr	r3, [r7, #8]
 8016024:	687a      	ldr	r2, [r7, #4]
 8016026:	605a      	str	r2, [r3, #4]
 8016028:	e08b      	b.n	8016142 <prv_process_btn+0x1b2>
             * Handle keep alive, but only if on-press event has been sent
             *
             * Keep alive is sent when valid press is being detected
             */
            while ((lwbtn_time_t)(mstime - btn->keepalive.last_time) >= LWBTN_TIME_KEEPALIVE_PERIOD(btn)) {
                btn->keepalive.last_time += LWBTN_TIME_KEEPALIVE_PERIOD(btn);
 801602a:	68bb      	ldr	r3, [r7, #8]
 801602c:	68db      	ldr	r3, [r3, #12]
 801602e:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 8016032:	68bb      	ldr	r3, [r7, #8]
 8016034:	60da      	str	r2, [r3, #12]
                ++btn->keepalive.cnt;
 8016036:	68bb      	ldr	r3, [r7, #8]
 8016038:	8a1b      	ldrh	r3, [r3, #16]
 801603a:	3301      	adds	r3, #1
 801603c:	b29a      	uxth	r2, r3
 801603e:	68bb      	ldr	r3, [r7, #8]
 8016040:	821a      	strh	r2, [r3, #16]
                lwobj->evt_fn(lwobj, btn, LWBTN_EVT_KEEPALIVE);
 8016042:	68fb      	ldr	r3, [r7, #12]
 8016044:	689b      	ldr	r3, [r3, #8]
 8016046:	2203      	movs	r2, #3
 8016048:	68b9      	ldr	r1, [r7, #8]
 801604a:	68f8      	ldr	r0, [r7, #12]
 801604c:	4798      	blx	r3
            while ((lwbtn_time_t)(mstime - btn->keepalive.last_time) >= LWBTN_TIME_KEEPALIVE_PERIOD(btn)) {
 801604e:	68bb      	ldr	r3, [r7, #8]
 8016050:	68db      	ldr	r3, [r3, #12]
 8016052:	687a      	ldr	r2, [r7, #4]
 8016054:	1ad3      	subs	r3, r2, r3
 8016056:	2b63      	cmp	r3, #99	@ 0x63
 8016058:	d8e7      	bhi.n	801602a <prv_process_btn+0x9a>
 801605a:	e072      	b.n	8016142 <prv_process_btn+0x1b2>
        /*
         * We only need to react if on-press event has even been started.
         *
         * Do nothing if that was not the case
         */
        if (btn->flags & LWBTN_FLAG_ONPRESS_SENT) {
 801605c:	68bb      	ldr	r3, [r7, #8]
 801605e:	881b      	ldrh	r3, [r3, #0]
 8016060:	f003 0301 	and.w	r3, r3, #1
 8016064:	2b00      	cmp	r3, #0
 8016066:	d058      	beq.n	801611a <prv_process_btn+0x18a>
#if LWBTN_CFG_TIME_DEBOUNCE_RELEASE_DYNAMIC || LWBTN_CFG_TIME_DEBOUNCE_RELEASE > 0
            if ((mstime - btn->time_state_change) >= LWBTN_TIME_DEBOUNCE_RELEASE_GET_MIN(btn))
#endif /* LWBTN_CFG_TIME_DEBOUNCE_RELEASE_DYNAMIC || LWBTN_CFG_TIME_DEBOUNCE_RELEASE > 0 */
            {
                /* Handle on-release event */
                btn->flags &= ~LWBTN_FLAG_ONPRESS_SENT;
 8016068:	68bb      	ldr	r3, [r7, #8]
 801606a:	881b      	ldrh	r3, [r3, #0]
 801606c:	f023 0301 	bic.w	r3, r3, #1
 8016070:	b29a      	uxth	r2, r3
 8016072:	68bb      	ldr	r3, [r7, #8]
 8016074:	801a      	strh	r2, [r3, #0]
                lwobj->evt_fn(lwobj, btn, LWBTN_EVT_ONRELEASE);
 8016076:	68fb      	ldr	r3, [r7, #12]
 8016078:	689b      	ldr	r3, [r3, #8]
 801607a:	2201      	movs	r2, #1
 801607c:	68b9      	ldr	r1, [r7, #8]
 801607e:	68f8      	ldr	r0, [r7, #12]
 8016080:	4798      	blx	r3

#if LWBTN_CFG_USE_CLICK
                /* Check time validity for click event */
                if ((lwbtn_time_t)(mstime - btn->time_change) >= LWBTN_TIME_CLICK_GET_PRESSED_MIN(btn)
 8016082:	68bb      	ldr	r3, [r7, #8]
 8016084:	685b      	ldr	r3, [r3, #4]
 8016086:	687a      	ldr	r2, [r7, #4]
 8016088:	1ad3      	subs	r3, r2, r3
 801608a:	2b13      	cmp	r3, #19
 801608c:	d92d      	bls.n	80160ea <prv_process_btn+0x15a>
                    && (lwbtn_time_t)(mstime - btn->time_change) <= LWBTN_TIME_CLICK_GET_PRESSED_MAX(btn)) {
 801608e:	68bb      	ldr	r3, [r7, #8]
 8016090:	685b      	ldr	r3, [r3, #4]
 8016092:	687a      	ldr	r2, [r7, #4]
 8016094:	1ad3      	subs	r3, r2, r3
 8016096:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801609a:	d826      	bhi.n	80160ea <prv_process_btn+0x15a>
                     * Increase consecutive clicks if max not reached yet
                     * and if time between two clicks is not long enough
                     * 
                     * Otherwise we consider click as fresh one
                     */
                    if (btn->click.cnt > 0 && btn->click.cnt < LWBTN_CLICK_MAX_CONSECUTIVE(btn)
 801609c:	68bb      	ldr	r3, [r7, #8]
 801609e:	7e1b      	ldrb	r3, [r3, #24]
 80160a0:	2b00      	cmp	r3, #0
 80160a2:	d011      	beq.n	80160c8 <prv_process_btn+0x138>
 80160a4:	68bb      	ldr	r3, [r7, #8]
 80160a6:	7e1b      	ldrb	r3, [r3, #24]
 80160a8:	2b02      	cmp	r3, #2
 80160aa:	d80d      	bhi.n	80160c8 <prv_process_btn+0x138>
                        && (lwbtn_time_t)(mstime - btn->click.last_time) < LWBTN_TIME_CLICK_MAX_MULTI(btn)) {
 80160ac:	68bb      	ldr	r3, [r7, #8]
 80160ae:	695b      	ldr	r3, [r3, #20]
 80160b0:	687a      	ldr	r2, [r7, #4]
 80160b2:	1ad3      	subs	r3, r2, r3
 80160b4:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80160b8:	d206      	bcs.n	80160c8 <prv_process_btn+0x138>
                        ++btn->click.cnt;
 80160ba:	68bb      	ldr	r3, [r7, #8]
 80160bc:	7e1b      	ldrb	r3, [r3, #24]
 80160be:	3301      	adds	r3, #1
 80160c0:	b2da      	uxtb	r2, r3
 80160c2:	68bb      	ldr	r3, [r7, #8]
 80160c4:	761a      	strb	r2, [r3, #24]
 80160c6:	e00c      	b.n	80160e2 <prv_process_btn+0x152>
                         * This can only happen, if onpress started earlier than max consecutive time,
                         * while onrelease happened later than maximum consecutive time.
                         * 
                         * In this case simply report previous state before setting new click.
                         */
                        if (btn->click.cnt > 0) {
 80160c8:	68bb      	ldr	r3, [r7, #8]
 80160ca:	7e1b      	ldrb	r3, [r3, #24]
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	d005      	beq.n	80160dc <prv_process_btn+0x14c>
                            lwobj->evt_fn(lwobj, btn, LWBTN_EVT_ONCLICK);
 80160d0:	68fb      	ldr	r3, [r7, #12]
 80160d2:	689b      	ldr	r3, [r3, #8]
 80160d4:	2202      	movs	r2, #2
 80160d6:	68b9      	ldr	r1, [r7, #8]
 80160d8:	68f8      	ldr	r0, [r7, #12]
 80160da:	4798      	blx	r3
                        }
                        btn->click.cnt = 1;
 80160dc:	68bb      	ldr	r3, [r7, #8]
 80160de:	2201      	movs	r2, #1
 80160e0:	761a      	strb	r2, [r3, #24]
                    }
                    btn->click.last_time = mstime;
 80160e2:	68bb      	ldr	r3, [r7, #8]
 80160e4:	687a      	ldr	r2, [r7, #4]
 80160e6:	615a      	str	r2, [r3, #20]
 80160e8:	e002      	b.n	80160f0 <prv_process_btn+0x160>
                     * There was an on-release event, but timing
                     * for click event detection is outside allowed window.
                     * 
                     * Reset clicks counter -> not valid sequence for click event.
                     */
                    btn->click.cnt = 0;
 80160ea:	68bb      	ldr	r3, [r7, #8]
 80160ec:	2200      	movs	r2, #0
 80160ee:	761a      	strb	r2, [r3, #24]
                /* 
                 * Depending on the configuration,
                 * this part will send on-click event immediately after release event,
                 * if maximum number of consecutive clicks has been reached.
                 */
                if (btn->click.cnt > 0 && btn->click.cnt == LWBTN_CLICK_MAX_CONSECUTIVE(btn)) {
 80160f0:	68bb      	ldr	r3, [r7, #8]
 80160f2:	7e1b      	ldrb	r3, [r3, #24]
 80160f4:	2b00      	cmp	r3, #0
 80160f6:	d00c      	beq.n	8016112 <prv_process_btn+0x182>
 80160f8:	68bb      	ldr	r3, [r7, #8]
 80160fa:	7e1b      	ldrb	r3, [r3, #24]
 80160fc:	2b03      	cmp	r3, #3
 80160fe:	d108      	bne.n	8016112 <prv_process_btn+0x182>
                    lwobj->evt_fn(lwobj, btn, LWBTN_EVT_ONCLICK);
 8016100:	68fb      	ldr	r3, [r7, #12]
 8016102:	689b      	ldr	r3, [r3, #8]
 8016104:	2202      	movs	r2, #2
 8016106:	68b9      	ldr	r1, [r7, #8]
 8016108:	68f8      	ldr	r0, [r7, #12]
 801610a:	4798      	blx	r3
                    btn->click.cnt = 0;
 801610c:	68bb      	ldr	r3, [r7, #8]
 801610e:	2200      	movs	r2, #0
 8016110:	761a      	strb	r2, [r3, #24]
                }
#endif /* LWBTN_CFG_CLICK_MAX_CONSECUTIVE_SEND_IMMEDIATELY */
#endif /* LWBTN_CFG_USE_CLICK */

                btn->time_change = mstime; /* Button state has now changed */
 8016112:	68bb      	ldr	r3, [r7, #8]
 8016114:	687a      	ldr	r2, [r7, #4]
 8016116:	605a      	str	r2, [r3, #4]
 8016118:	e013      	b.n	8016142 <prv_process_btn+0x1b2>
             * 
             * This feature is useful if user prefers multi-click feature
             * that is reported only after last click event happened,
             * including number of clicks made by user
             */
            if (btn->click.cnt > 0) {
 801611a:	68bb      	ldr	r3, [r7, #8]
 801611c:	7e1b      	ldrb	r3, [r3, #24]
 801611e:	2b00      	cmp	r3, #0
 8016120:	d00f      	beq.n	8016142 <prv_process_btn+0x1b2>
                if ((lwbtn_time_t)(mstime - btn->click.last_time) >= LWBTN_TIME_CLICK_MAX_MULTI(btn)) {
 8016122:	68bb      	ldr	r3, [r7, #8]
 8016124:	695b      	ldr	r3, [r3, #20]
 8016126:	687a      	ldr	r2, [r7, #4]
 8016128:	1ad3      	subs	r3, r2, r3
 801612a:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 801612e:	d308      	bcc.n	8016142 <prv_process_btn+0x1b2>
                    lwobj->evt_fn(lwobj, btn, LWBTN_EVT_ONCLICK);
 8016130:	68fb      	ldr	r3, [r7, #12]
 8016132:	689b      	ldr	r3, [r3, #8]
 8016134:	2202      	movs	r2, #2
 8016136:	68b9      	ldr	r1, [r7, #8]
 8016138:	68f8      	ldr	r0, [r7, #12]
 801613a:	4798      	blx	r3
                    btn->click.cnt = 0;
 801613c:	68bb      	ldr	r3, [r7, #8]
 801613e:	2200      	movs	r2, #0
 8016140:	761a      	strb	r2, [r3, #24]
            }
#endif /* LWBTN_CFG_USE_CLICK */
        }
    }

    btn->last_state = new_state;
 8016142:	68bb      	ldr	r3, [r7, #8]
 8016144:	7dfa      	ldrb	r2, [r7, #23]
 8016146:	709a      	strb	r2, [r3, #2]
 8016148:	e000      	b.n	801614c <prv_process_btn+0x1bc>
            return;
 801614a:	bf00      	nop
}
 801614c:	3718      	adds	r7, #24
 801614e:	46bd      	mov	sp, r7
 8016150:	bd80      	pop	{r7, pc}
	...

08016154 <lwbtn_init_ex>:
 * \param[in]       evt_fn: Button event function callback
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwbtn_init_ex(lwbtn_t* lwobj, lwbtn_btn_t* btns, uint16_t btns_cnt, lwbtn_get_state_fn get_state_fn,
              lwbtn_evt_fn evt_fn) {
 8016154:	b580      	push	{r7, lr}
 8016156:	b086      	sub	sp, #24
 8016158:	af00      	add	r7, sp, #0
 801615a:	60f8      	str	r0, [r7, #12]
 801615c:	60b9      	str	r1, [r7, #8]
 801615e:	603b      	str	r3, [r7, #0]
 8016160:	4613      	mov	r3, r2
 8016162:	80fb      	strh	r3, [r7, #6]
    lwobj = LWBTN_GET_LWOBJ(lwobj);
 8016164:	68fb      	ldr	r3, [r7, #12]
 8016166:	2b00      	cmp	r3, #0
 8016168:	d001      	beq.n	801616e <lwbtn_init_ex+0x1a>
 801616a:	68fb      	ldr	r3, [r7, #12]
 801616c:	e000      	b.n	8016170 <lwbtn_init_ex+0x1c>
 801616e:	4b18      	ldr	r3, [pc, #96]	@ (80161d0 <lwbtn_init_ex+0x7c>)
 8016170:	60fb      	str	r3, [r7, #12]

    if (btns == NULL || btns_cnt == 0 || evt_fn == NULL
 8016172:	68bb      	ldr	r3, [r7, #8]
 8016174:	2b00      	cmp	r3, #0
 8016176:	d008      	beq.n	801618a <lwbtn_init_ex+0x36>
 8016178:	88fb      	ldrh	r3, [r7, #6]
 801617a:	2b00      	cmp	r3, #0
 801617c:	d005      	beq.n	801618a <lwbtn_init_ex+0x36>
 801617e:	6a3b      	ldr	r3, [r7, #32]
 8016180:	2b00      	cmp	r3, #0
 8016182:	d002      	beq.n	801618a <lwbtn_init_ex+0x36>
#if LWBTN_CFG_GET_STATE_MODE == LWBTN_GET_STATE_MODE_CALLBACK
        || get_state_fn == NULL /* Parameter is a must only in callback-only mode */
 8016184:	683b      	ldr	r3, [r7, #0]
 8016186:	2b00      	cmp	r3, #0
 8016188:	d101      	bne.n	801618e <lwbtn_init_ex+0x3a>
#endif                          /* LWBTN_CFG_GET_STATE_MODE == LWBTN_GET_STATE_MODE_CALLBACK */
    ) {
        return 0;
 801618a:	2300      	movs	r3, #0
 801618c:	e01b      	b.n	80161c6 <lwbtn_init_ex+0x72>
    }

    LWBTN_MEMSET(lwobj, 0x00, sizeof(*lwobj));
 801618e:	2210      	movs	r2, #16
 8016190:	2100      	movs	r1, #0
 8016192:	68f8      	ldr	r0, [r7, #12]
 8016194:	f003 fed6 	bl	8019f44 <memset>
    lwobj->btns = btns;
 8016198:	68fb      	ldr	r3, [r7, #12]
 801619a:	68ba      	ldr	r2, [r7, #8]
 801619c:	601a      	str	r2, [r3, #0]
    lwobj->btns_cnt = btns_cnt;
 801619e:	68fb      	ldr	r3, [r7, #12]
 80161a0:	88fa      	ldrh	r2, [r7, #6]
 80161a2:	809a      	strh	r2, [r3, #4]
    lwobj->evt_fn = evt_fn;
 80161a4:	68fb      	ldr	r3, [r7, #12]
 80161a6:	6a3a      	ldr	r2, [r7, #32]
 80161a8:	609a      	str	r2, [r3, #8]
#if LWBTN_CFG_GET_STATE_MODE != LWBTN_GET_STATE_MODE_MANUAL
    lwobj->get_state_fn = get_state_fn;
 80161aa:	68fb      	ldr	r3, [r7, #12]
 80161ac:	683a      	ldr	r2, [r7, #0]
 80161ae:	60da      	str	r2, [r3, #12]
#else
    (void)get_state_fn; /* May be unused */
#endif /* LWBTN_CFG_GET_STATE_MODE != LWBTN_GET_STATE_MODE_MANUAL */

    for (size_t i = 0; i < btns_cnt; ++i) {
 80161b0:	2300      	movs	r3, #0
 80161b2:	617b      	str	r3, [r7, #20]
 80161b4:	e002      	b.n	80161bc <lwbtn_init_ex+0x68>
 80161b6:	697b      	ldr	r3, [r7, #20]
 80161b8:	3301      	adds	r3, #1
 80161ba:	617b      	str	r3, [r7, #20]
 80161bc:	88fb      	ldrh	r3, [r7, #6]
 80161be:	697a      	ldr	r2, [r7, #20]
 80161c0:	429a      	cmp	r2, r3
 80161c2:	d3f8      	bcc.n	80161b6 <lwbtn_init_ex+0x62>
#if LWBTN_CFG_CLICK_MAX_CONSECUTIVE_DYNAMIC
        btns[i].max_consecutive = LWBTN_CFG_CLICK_MAX_CONSECUTIVE;
#endif /* LWBTN_CFG_CLICK_MAX_CONSECUTIVE_DYNAMIC */
    }

    return 1;
 80161c4:	2301      	movs	r3, #1
}
 80161c6:	4618      	mov	r0, r3
 80161c8:	3718      	adds	r7, #24
 80161ca:	46bd      	mov	sp, r7
 80161cc:	bd80      	pop	{r7, pc}
 80161ce:	bf00      	nop
 80161d0:	20016ee8 	.word	0x20016ee8

080161d4 <lwbtn_process_ex>:
 * \param[in]       lwobj: LwBTN instance. Set to `NULL` to use default one
 * \param[in]       mstime: Current system time in milliseconds
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwbtn_process_ex(lwbtn_t* lwobj, lwbtn_time_t mstime) {
 80161d4:	b580      	push	{r7, lr}
 80161d6:	b084      	sub	sp, #16
 80161d8:	af00      	add	r7, sp, #0
 80161da:	6078      	str	r0, [r7, #4]
 80161dc:	6039      	str	r1, [r7, #0]
    lwobj = LWBTN_GET_LWOBJ(lwobj);
 80161de:	687b      	ldr	r3, [r7, #4]
 80161e0:	2b00      	cmp	r3, #0
 80161e2:	d001      	beq.n	80161e8 <lwbtn_process_ex+0x14>
 80161e4:	687b      	ldr	r3, [r7, #4]
 80161e6:	e000      	b.n	80161ea <lwbtn_process_ex+0x16>
 80161e8:	4b0e      	ldr	r3, [pc, #56]	@ (8016224 <lwbtn_process_ex+0x50>)
 80161ea:	607b      	str	r3, [r7, #4]

    /* Process all buttons */
    for (size_t index = 0; index < lwobj->btns_cnt; ++index) {
 80161ec:	2300      	movs	r3, #0
 80161ee:	60fb      	str	r3, [r7, #12]
 80161f0:	e00c      	b.n	801620c <lwbtn_process_ex+0x38>
        prv_process_btn(lwobj, &lwobj->btns[index], mstime);
 80161f2:	687b      	ldr	r3, [r7, #4]
 80161f4:	681a      	ldr	r2, [r3, #0]
 80161f6:	68fb      	ldr	r3, [r7, #12]
 80161f8:	015b      	lsls	r3, r3, #5
 80161fa:	4413      	add	r3, r2
 80161fc:	683a      	ldr	r2, [r7, #0]
 80161fe:	4619      	mov	r1, r3
 8016200:	6878      	ldr	r0, [r7, #4]
 8016202:	f7ff fec5 	bl	8015f90 <prv_process_btn>
    for (size_t index = 0; index < lwobj->btns_cnt; ++index) {
 8016206:	68fb      	ldr	r3, [r7, #12]
 8016208:	3301      	adds	r3, #1
 801620a:	60fb      	str	r3, [r7, #12]
 801620c:	687b      	ldr	r3, [r7, #4]
 801620e:	889b      	ldrh	r3, [r3, #4]
 8016210:	461a      	mov	r2, r3
 8016212:	68fb      	ldr	r3, [r7, #12]
 8016214:	4293      	cmp	r3, r2
 8016216:	d3ec      	bcc.n	80161f2 <lwbtn_process_ex+0x1e>
    }
    return 1;
 8016218:	2301      	movs	r3, #1
}
 801621a:	4618      	mov	r0, r3
 801621c:	3710      	adds	r7, #16
 801621e:	46bd      	mov	sp, r7
 8016220:	bd80      	pop	{r7, pc}
 8016222:	bf00      	nop
 8016224:	20016ee8 	.word	0x20016ee8

08016228 <prv_out_fn_write_buff>:
 * \param[in]       lwi: LwPRINTF internal instance
 * \param[in]       chr: Character to write
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_fn_write_buff(lwprintf_int_t* lwi, const char chr) {
 8016228:	b480      	push	{r7}
 801622a:	b083      	sub	sp, #12
 801622c:	af00      	add	r7, sp, #0
 801622e:	6078      	str	r0, [r7, #4]
 8016230:	460b      	mov	r3, r1
 8016232:	70fb      	strb	r3, [r7, #3]
    if (lwi->buff_size > 0 && lwi->n_len < (lwi->buff_size - 1) && lwi->buff != NULL) {
 8016234:	687b      	ldr	r3, [r7, #4]
 8016236:	68db      	ldr	r3, [r3, #12]
 8016238:	2b00      	cmp	r3, #0
 801623a:	d01c      	beq.n	8016276 <prv_out_fn_write_buff+0x4e>
 801623c:	687b      	ldr	r3, [r7, #4]
 801623e:	691a      	ldr	r2, [r3, #16]
 8016240:	687b      	ldr	r3, [r7, #4]
 8016242:	68db      	ldr	r3, [r3, #12]
 8016244:	3b01      	subs	r3, #1
 8016246:	429a      	cmp	r2, r3
 8016248:	d215      	bcs.n	8016276 <prv_out_fn_write_buff+0x4e>
 801624a:	687b      	ldr	r3, [r7, #4]
 801624c:	689b      	ldr	r3, [r3, #8]
 801624e:	2b00      	cmp	r3, #0
 8016250:	d011      	beq.n	8016276 <prv_out_fn_write_buff+0x4e>
        lwi->buff[lwi->n_len] = chr;
 8016252:	687b      	ldr	r3, [r7, #4]
 8016254:	689a      	ldr	r2, [r3, #8]
 8016256:	687b      	ldr	r3, [r7, #4]
 8016258:	691b      	ldr	r3, [r3, #16]
 801625a:	4413      	add	r3, r2
 801625c:	78fa      	ldrb	r2, [r7, #3]
 801625e:	701a      	strb	r2, [r3, #0]
        if (chr != '\0') {
 8016260:	78fb      	ldrb	r3, [r7, #3]
 8016262:	2b00      	cmp	r3, #0
 8016264:	d007      	beq.n	8016276 <prv_out_fn_write_buff+0x4e>
            lwi->buff[lwi->n_len + 1] = '\0';
 8016266:	687b      	ldr	r3, [r7, #4]
 8016268:	689a      	ldr	r2, [r3, #8]
 801626a:	687b      	ldr	r3, [r7, #4]
 801626c:	691b      	ldr	r3, [r3, #16]
 801626e:	3301      	adds	r3, #1
 8016270:	4413      	add	r3, r2
 8016272:	2200      	movs	r2, #0
 8016274:	701a      	strb	r2, [r3, #0]
        }
    }
    if (chr != '\0') {
 8016276:	78fb      	ldrb	r3, [r7, #3]
 8016278:	2b00      	cmp	r3, #0
 801627a:	d004      	beq.n	8016286 <prv_out_fn_write_buff+0x5e>
        ++lwi->n_len;
 801627c:	687b      	ldr	r3, [r7, #4]
 801627e:	691b      	ldr	r3, [r3, #16]
 8016280:	1c5a      	adds	r2, r3, #1
 8016282:	687b      	ldr	r3, [r7, #4]
 8016284:	611a      	str	r2, [r3, #16]
    }
    return 1;
 8016286:	2301      	movs	r3, #1
}
 8016288:	4618      	mov	r0, r3
 801628a:	370c      	adds	r7, #12
 801628c:	46bd      	mov	sp, r7
 801628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016292:	4770      	bx	lr

08016294 <prv_parse_num>:
 * \brief           Parse number from input string
 * \param[in,out]   format: Input text to process
 * \return          Parsed number
 */
static int
prv_parse_num(const char** format) {
 8016294:	b480      	push	{r7}
 8016296:	b085      	sub	sp, #20
 8016298:	af00      	add	r7, sp, #0
 801629a:	6078      	str	r0, [r7, #4]
    int num = 0;
 801629c:	2300      	movs	r3, #0
 801629e:	60fb      	str	r3, [r7, #12]

    for (; CHARISNUM(**format); ++(*format)) {
 80162a0:	e010      	b.n	80162c4 <prv_parse_num+0x30>
        num = (int)10 * num + CHARTONUM(**format);
 80162a2:	68fa      	ldr	r2, [r7, #12]
 80162a4:	4613      	mov	r3, r2
 80162a6:	009b      	lsls	r3, r3, #2
 80162a8:	4413      	add	r3, r2
 80162aa:	005b      	lsls	r3, r3, #1
 80162ac:	461a      	mov	r2, r3
 80162ae:	687b      	ldr	r3, [r7, #4]
 80162b0:	681b      	ldr	r3, [r3, #0]
 80162b2:	781b      	ldrb	r3, [r3, #0]
 80162b4:	3b30      	subs	r3, #48	@ 0x30
 80162b6:	4413      	add	r3, r2
 80162b8:	60fb      	str	r3, [r7, #12]
    for (; CHARISNUM(**format); ++(*format)) {
 80162ba:	687b      	ldr	r3, [r7, #4]
 80162bc:	681b      	ldr	r3, [r3, #0]
 80162be:	1c5a      	adds	r2, r3, #1
 80162c0:	687b      	ldr	r3, [r7, #4]
 80162c2:	601a      	str	r2, [r3, #0]
 80162c4:	687b      	ldr	r3, [r7, #4]
 80162c6:	681b      	ldr	r3, [r3, #0]
 80162c8:	781b      	ldrb	r3, [r3, #0]
 80162ca:	2b2f      	cmp	r3, #47	@ 0x2f
 80162cc:	d904      	bls.n	80162d8 <prv_parse_num+0x44>
 80162ce:	687b      	ldr	r3, [r7, #4]
 80162d0:	681b      	ldr	r3, [r3, #0]
 80162d2:	781b      	ldrb	r3, [r3, #0]
 80162d4:	2b39      	cmp	r3, #57	@ 0x39
 80162d6:	d9e4      	bls.n	80162a2 <prv_parse_num+0xe>
    }
    return num;
 80162d8:	68fb      	ldr	r3, [r7, #12]
}
 80162da:	4618      	mov	r0, r3
 80162dc:	3714      	adds	r7, #20
 80162de:	46bd      	mov	sp, r7
 80162e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162e4:	4770      	bx	lr

080162e6 <prv_out_str_before>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       buff_size: Expected buffer size of output string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str_before(lwprintf_int_t* lwi, size_t buff_size) {
 80162e6:	b580      	push	{r7, lr}
 80162e8:	b084      	sub	sp, #16
 80162ea:	af00      	add	r7, sp, #0
 80162ec:	6078      	str	r0, [r7, #4]
 80162ee:	6039      	str	r1, [r7, #0]
    /* Check for width */
    if (lwi->m.width > 0
 80162f0:	687b      	ldr	r3, [r7, #4]
 80162f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80162f4:	2b00      	cmp	r3, #0
 80162f6:	dd12      	ble.n	801631e <prv_out_str_before+0x38>
        /* If number is negative, add negative sign or if positive and has plus sign forced */
        && (lwi->m.flags.is_negative || lwi->m.flags.plus)) {
 80162f8:	687b      	ldr	r3, [r7, #4]
 80162fa:	7f5b      	ldrb	r3, [r3, #29]
 80162fc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8016300:	b2db      	uxtb	r3, r3
 8016302:	2b00      	cmp	r3, #0
 8016304:	d106      	bne.n	8016314 <prv_out_str_before+0x2e>
 8016306:	687b      	ldr	r3, [r7, #4]
 8016308:	7f1b      	ldrb	r3, [r3, #28]
 801630a:	f003 0302 	and.w	r3, r3, #2
 801630e:	b2db      	uxtb	r3, r3
 8016310:	2b00      	cmp	r3, #0
 8016312:	d004      	beq.n	801631e <prv_out_str_before+0x38>
        --lwi->m.width;
 8016314:	687b      	ldr	r3, [r7, #4]
 8016316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016318:	1e5a      	subs	r2, r3, #1
 801631a:	687b      	ldr	r3, [r7, #4]
 801631c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Check for alternate mode */
    if (lwi->m.flags.alt && !lwi->m.flags.is_num_zero) {
 801631e:	687b      	ldr	r3, [r7, #4]
 8016320:	7f1b      	ldrb	r3, [r3, #28]
 8016322:	f003 0320 	and.w	r3, r3, #32
 8016326:	b2db      	uxtb	r3, r3
 8016328:	2b00      	cmp	r3, #0
 801632a:	d02c      	beq.n	8016386 <prv_out_str_before+0xa0>
 801632c:	687b      	ldr	r3, [r7, #4]
 801632e:	7f9b      	ldrb	r3, [r3, #30]
 8016330:	f003 0301 	and.w	r3, r3, #1
 8016334:	b2db      	uxtb	r3, r3
 8016336:	2b00      	cmp	r3, #0
 8016338:	d125      	bne.n	8016386 <prv_out_str_before+0xa0>
        if (lwi->m.base == 8) {
 801633a:	687b      	ldr	r3, [r7, #4]
 801633c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016340:	2b08      	cmp	r3, #8
 8016342:	d109      	bne.n	8016358 <prv_out_str_before+0x72>
            if (lwi->m.width > 0) {
 8016344:	687b      	ldr	r3, [r7, #4]
 8016346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016348:	2b00      	cmp	r3, #0
 801634a:	dd1c      	ble.n	8016386 <prv_out_str_before+0xa0>
                --lwi->m.width;
 801634c:	687b      	ldr	r3, [r7, #4]
 801634e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016350:	1e5a      	subs	r2, r3, #1
 8016352:	687b      	ldr	r3, [r7, #4]
 8016354:	625a      	str	r2, [r3, #36]	@ 0x24
 8016356:	e016      	b.n	8016386 <prv_out_str_before+0xa0>
            }
        } else if (lwi->m.base == 16 || lwi->m.base == 2) {
 8016358:	687b      	ldr	r3, [r7, #4]
 801635a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801635e:	2b10      	cmp	r3, #16
 8016360:	d004      	beq.n	801636c <prv_out_str_before+0x86>
 8016362:	687b      	ldr	r3, [r7, #4]
 8016364:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016368:	2b02      	cmp	r3, #2
 801636a:	d10c      	bne.n	8016386 <prv_out_str_before+0xa0>
            if (lwi->m.width >= 2) {
 801636c:	687b      	ldr	r3, [r7, #4]
 801636e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016370:	2b01      	cmp	r3, #1
 8016372:	dd05      	ble.n	8016380 <prv_out_str_before+0x9a>
                lwi->m.width -= 2;
 8016374:	687b      	ldr	r3, [r7, #4]
 8016376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016378:	1e9a      	subs	r2, r3, #2
 801637a:	687b      	ldr	r3, [r7, #4]
 801637c:	625a      	str	r2, [r3, #36]	@ 0x24
 801637e:	e002      	b.n	8016386 <prv_out_str_before+0xa0>
            } else {
                lwi->m.width = 0;
 8016380:	687b      	ldr	r3, [r7, #4]
 8016382:	2200      	movs	r2, #0
 8016384:	625a      	str	r2, [r3, #36]	@ 0x24
            }
        }
    }

    /* Add negative sign (or positive in case of + flag or space in case of space flag) before when zeros are used to fill width */
    if (lwi->m.flags.zero) {
 8016386:	687b      	ldr	r3, [r7, #4]
 8016388:	7f1b      	ldrb	r3, [r3, #28]
 801638a:	f003 0308 	and.w	r3, r3, #8
 801638e:	b2db      	uxtb	r3, r3
 8016390:	2b00      	cmp	r3, #0
 8016392:	d025      	beq.n	80163e0 <prv_out_str_before+0xfa>
        if (lwi->m.flags.is_negative) {
 8016394:	687b      	ldr	r3, [r7, #4]
 8016396:	7f5b      	ldrb	r3, [r3, #29]
 8016398:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801639c:	b2db      	uxtb	r3, r3
 801639e:	2b00      	cmp	r3, #0
 80163a0:	d005      	beq.n	80163ae <prv_out_str_before+0xc8>
            lwi->out_fn(lwi, '-');
 80163a2:	687b      	ldr	r3, [r7, #4]
 80163a4:	695b      	ldr	r3, [r3, #20]
 80163a6:	212d      	movs	r1, #45	@ 0x2d
 80163a8:	6878      	ldr	r0, [r7, #4]
 80163aa:	4798      	blx	r3
 80163ac:	e018      	b.n	80163e0 <prv_out_str_before+0xfa>
        } else if (lwi->m.flags.plus) {
 80163ae:	687b      	ldr	r3, [r7, #4]
 80163b0:	7f1b      	ldrb	r3, [r3, #28]
 80163b2:	f003 0302 	and.w	r3, r3, #2
 80163b6:	b2db      	uxtb	r3, r3
 80163b8:	2b00      	cmp	r3, #0
 80163ba:	d005      	beq.n	80163c8 <prv_out_str_before+0xe2>
            lwi->out_fn(lwi, '+');
 80163bc:	687b      	ldr	r3, [r7, #4]
 80163be:	695b      	ldr	r3, [r3, #20]
 80163c0:	212b      	movs	r1, #43	@ 0x2b
 80163c2:	6878      	ldr	r0, [r7, #4]
 80163c4:	4798      	blx	r3
 80163c6:	e00b      	b.n	80163e0 <prv_out_str_before+0xfa>
        } else if (lwi->m.flags.space) {
 80163c8:	687b      	ldr	r3, [r7, #4]
 80163ca:	7f1b      	ldrb	r3, [r3, #28]
 80163cc:	f003 0304 	and.w	r3, r3, #4
 80163d0:	b2db      	uxtb	r3, r3
 80163d2:	2b00      	cmp	r3, #0
 80163d4:	d004      	beq.n	80163e0 <prv_out_str_before+0xfa>
            lwi->out_fn(lwi, ' ');
 80163d6:	687b      	ldr	r3, [r7, #4]
 80163d8:	695b      	ldr	r3, [r3, #20]
 80163da:	2120      	movs	r1, #32
 80163dc:	6878      	ldr	r0, [r7, #4]
 80163de:	4798      	blx	r3
        }
    }

    /* Check for flags output */
    if (lwi->m.flags.alt && !lwi->m.flags.is_num_zero) {
 80163e0:	687b      	ldr	r3, [r7, #4]
 80163e2:	7f1b      	ldrb	r3, [r3, #28]
 80163e4:	f003 0320 	and.w	r3, r3, #32
 80163e8:	b2db      	uxtb	r3, r3
 80163ea:	2b00      	cmp	r3, #0
 80163ec:	d044      	beq.n	8016478 <prv_out_str_before+0x192>
 80163ee:	687b      	ldr	r3, [r7, #4]
 80163f0:	7f9b      	ldrb	r3, [r3, #30]
 80163f2:	f003 0301 	and.w	r3, r3, #1
 80163f6:	b2db      	uxtb	r3, r3
 80163f8:	2b00      	cmp	r3, #0
 80163fa:	d13d      	bne.n	8016478 <prv_out_str_before+0x192>
        if (lwi->m.base == 8) {
 80163fc:	687b      	ldr	r3, [r7, #4]
 80163fe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016402:	2b08      	cmp	r3, #8
 8016404:	d105      	bne.n	8016412 <prv_out_str_before+0x12c>
            lwi->out_fn(lwi, '0');
 8016406:	687b      	ldr	r3, [r7, #4]
 8016408:	695b      	ldr	r3, [r3, #20]
 801640a:	2130      	movs	r1, #48	@ 0x30
 801640c:	6878      	ldr	r0, [r7, #4]
 801640e:	4798      	blx	r3
 8016410:	e032      	b.n	8016478 <prv_out_str_before+0x192>
        } else if (lwi->m.base == 16) {
 8016412:	687b      	ldr	r3, [r7, #4]
 8016414:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016418:	2b10      	cmp	r3, #16
 801641a:	d114      	bne.n	8016446 <prv_out_str_before+0x160>
            lwi->out_fn(lwi, '0');
 801641c:	687b      	ldr	r3, [r7, #4]
 801641e:	695b      	ldr	r3, [r3, #20]
 8016420:	2130      	movs	r1, #48	@ 0x30
 8016422:	6878      	ldr	r0, [r7, #4]
 8016424:	4798      	blx	r3
            lwi->out_fn(lwi, lwi->m.flags.uc ? 'X' : 'x');
 8016426:	687b      	ldr	r3, [r7, #4]
 8016428:	695b      	ldr	r3, [r3, #20]
 801642a:	687a      	ldr	r2, [r7, #4]
 801642c:	7f52      	ldrb	r2, [r2, #29]
 801642e:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 8016432:	b2d2      	uxtb	r2, r2
 8016434:	2a00      	cmp	r2, #0
 8016436:	d001      	beq.n	801643c <prv_out_str_before+0x156>
 8016438:	2258      	movs	r2, #88	@ 0x58
 801643a:	e000      	b.n	801643e <prv_out_str_before+0x158>
 801643c:	2278      	movs	r2, #120	@ 0x78
 801643e:	4611      	mov	r1, r2
 8016440:	6878      	ldr	r0, [r7, #4]
 8016442:	4798      	blx	r3
 8016444:	e018      	b.n	8016478 <prv_out_str_before+0x192>
        } else if (lwi->m.base == 2) {
 8016446:	687b      	ldr	r3, [r7, #4]
 8016448:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801644c:	2b02      	cmp	r3, #2
 801644e:	d113      	bne.n	8016478 <prv_out_str_before+0x192>
            lwi->out_fn(lwi, '0');
 8016450:	687b      	ldr	r3, [r7, #4]
 8016452:	695b      	ldr	r3, [r3, #20]
 8016454:	2130      	movs	r1, #48	@ 0x30
 8016456:	6878      	ldr	r0, [r7, #4]
 8016458:	4798      	blx	r3
            lwi->out_fn(lwi, lwi->m.flags.uc ? 'B' : 'b');
 801645a:	687b      	ldr	r3, [r7, #4]
 801645c:	695b      	ldr	r3, [r3, #20]
 801645e:	687a      	ldr	r2, [r7, #4]
 8016460:	7f52      	ldrb	r2, [r2, #29]
 8016462:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 8016466:	b2d2      	uxtb	r2, r2
 8016468:	2a00      	cmp	r2, #0
 801646a:	d001      	beq.n	8016470 <prv_out_str_before+0x18a>
 801646c:	2242      	movs	r2, #66	@ 0x42
 801646e:	e000      	b.n	8016472 <prv_out_str_before+0x18c>
 8016470:	2262      	movs	r2, #98	@ 0x62
 8016472:	4611      	mov	r1, r2
 8016474:	6878      	ldr	r0, [r7, #4]
 8016476:	4798      	blx	r3
        }
    }

    /* Right alignment, spaces or zeros */
    if (!lwi->m.flags.left_align && lwi->m.width > 0) {
 8016478:	687b      	ldr	r3, [r7, #4]
 801647a:	7f1b      	ldrb	r3, [r3, #28]
 801647c:	f003 0301 	and.w	r3, r3, #1
 8016480:	b2db      	uxtb	r3, r3
 8016482:	2b00      	cmp	r3, #0
 8016484:	d125      	bne.n	80164d2 <prv_out_str_before+0x1ec>
 8016486:	687b      	ldr	r3, [r7, #4]
 8016488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801648a:	2b00      	cmp	r3, #0
 801648c:	dd21      	ble.n	80164d2 <prv_out_str_before+0x1ec>
        for (size_t idx = buff_size; !lwi->m.flags.left_align && idx < (size_t)lwi->m.width; ++idx) {
 801648e:	683b      	ldr	r3, [r7, #0]
 8016490:	60fb      	str	r3, [r7, #12]
 8016492:	e011      	b.n	80164b8 <prv_out_str_before+0x1d2>
            lwi->out_fn(lwi, lwi->m.flags.zero ? '0' : ' ');
 8016494:	687b      	ldr	r3, [r7, #4]
 8016496:	695b      	ldr	r3, [r3, #20]
 8016498:	687a      	ldr	r2, [r7, #4]
 801649a:	7f12      	ldrb	r2, [r2, #28]
 801649c:	f002 0208 	and.w	r2, r2, #8
 80164a0:	b2d2      	uxtb	r2, r2
 80164a2:	2a00      	cmp	r2, #0
 80164a4:	d001      	beq.n	80164aa <prv_out_str_before+0x1c4>
 80164a6:	2230      	movs	r2, #48	@ 0x30
 80164a8:	e000      	b.n	80164ac <prv_out_str_before+0x1c6>
 80164aa:	2220      	movs	r2, #32
 80164ac:	4611      	mov	r1, r2
 80164ae:	6878      	ldr	r0, [r7, #4]
 80164b0:	4798      	blx	r3
        for (size_t idx = buff_size; !lwi->m.flags.left_align && idx < (size_t)lwi->m.width; ++idx) {
 80164b2:	68fb      	ldr	r3, [r7, #12]
 80164b4:	3301      	adds	r3, #1
 80164b6:	60fb      	str	r3, [r7, #12]
 80164b8:	687b      	ldr	r3, [r7, #4]
 80164ba:	7f1b      	ldrb	r3, [r3, #28]
 80164bc:	f003 0301 	and.w	r3, r3, #1
 80164c0:	b2db      	uxtb	r3, r3
 80164c2:	2b00      	cmp	r3, #0
 80164c4:	d105      	bne.n	80164d2 <prv_out_str_before+0x1ec>
 80164c6:	687b      	ldr	r3, [r7, #4]
 80164c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80164ca:	461a      	mov	r2, r3
 80164cc:	68fb      	ldr	r3, [r7, #12]
 80164ce:	4293      	cmp	r3, r2
 80164d0:	d3e0      	bcc.n	8016494 <prv_out_str_before+0x1ae>
        }
    }

    /* Add negative sign here when spaces are used for width */
    if (!lwi->m.flags.zero) {
 80164d2:	687b      	ldr	r3, [r7, #4]
 80164d4:	7f1b      	ldrb	r3, [r3, #28]
 80164d6:	f003 0308 	and.w	r3, r3, #8
 80164da:	b2db      	uxtb	r3, r3
 80164dc:	2b00      	cmp	r3, #0
 80164de:	d12b      	bne.n	8016538 <prv_out_str_before+0x252>
        if (lwi->m.flags.is_negative) {
 80164e0:	687b      	ldr	r3, [r7, #4]
 80164e2:	7f5b      	ldrb	r3, [r3, #29]
 80164e4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80164e8:	b2db      	uxtb	r3, r3
 80164ea:	2b00      	cmp	r3, #0
 80164ec:	d005      	beq.n	80164fa <prv_out_str_before+0x214>
            lwi->out_fn(lwi, '-');
 80164ee:	687b      	ldr	r3, [r7, #4]
 80164f0:	695b      	ldr	r3, [r3, #20]
 80164f2:	212d      	movs	r1, #45	@ 0x2d
 80164f4:	6878      	ldr	r0, [r7, #4]
 80164f6:	4798      	blx	r3
 80164f8:	e01e      	b.n	8016538 <prv_out_str_before+0x252>
        } else if (lwi->m.flags.plus) {
 80164fa:	687b      	ldr	r3, [r7, #4]
 80164fc:	7f1b      	ldrb	r3, [r3, #28]
 80164fe:	f003 0302 	and.w	r3, r3, #2
 8016502:	b2db      	uxtb	r3, r3
 8016504:	2b00      	cmp	r3, #0
 8016506:	d005      	beq.n	8016514 <prv_out_str_before+0x22e>
            lwi->out_fn(lwi, '+');
 8016508:	687b      	ldr	r3, [r7, #4]
 801650a:	695b      	ldr	r3, [r3, #20]
 801650c:	212b      	movs	r1, #43	@ 0x2b
 801650e:	6878      	ldr	r0, [r7, #4]
 8016510:	4798      	blx	r3
 8016512:	e011      	b.n	8016538 <prv_out_str_before+0x252>
        } else if (lwi->m.flags.space && buff_size >= (size_t)lwi->m.width) {
 8016514:	687b      	ldr	r3, [r7, #4]
 8016516:	7f1b      	ldrb	r3, [r3, #28]
 8016518:	f003 0304 	and.w	r3, r3, #4
 801651c:	b2db      	uxtb	r3, r3
 801651e:	2b00      	cmp	r3, #0
 8016520:	d00a      	beq.n	8016538 <prv_out_str_before+0x252>
 8016522:	687b      	ldr	r3, [r7, #4]
 8016524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016526:	461a      	mov	r2, r3
 8016528:	683b      	ldr	r3, [r7, #0]
 801652a:	4293      	cmp	r3, r2
 801652c:	d304      	bcc.n	8016538 <prv_out_str_before+0x252>
            lwi->out_fn(lwi, ' ');
 801652e:	687b      	ldr	r3, [r7, #4]
 8016530:	695b      	ldr	r3, [r3, #20]
 8016532:	2120      	movs	r1, #32
 8016534:	6878      	ldr	r0, [r7, #4]
 8016536:	4798      	blx	r3
        }
    }

    return 1;
 8016538:	2301      	movs	r3, #1
}
 801653a:	4618      	mov	r0, r3
 801653c:	3710      	adds	r7, #16
 801653e:	46bd      	mov	sp, r7
 8016540:	bd80      	pop	{r7, pc}

08016542 <prv_out_str_after>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       buff_size: Expected buffer size of output string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str_after(lwprintf_int_t* lwi, size_t buff_size) {
 8016542:	b580      	push	{r7, lr}
 8016544:	b084      	sub	sp, #16
 8016546:	af00      	add	r7, sp, #0
 8016548:	6078      	str	r0, [r7, #4]
 801654a:	6039      	str	r1, [r7, #0]
    /* Left alignment, but only with spaces */
    if (lwi->m.flags.left_align) {
 801654c:	687b      	ldr	r3, [r7, #4]
 801654e:	7f1b      	ldrb	r3, [r3, #28]
 8016550:	f003 0301 	and.w	r3, r3, #1
 8016554:	b2db      	uxtb	r3, r3
 8016556:	2b00      	cmp	r3, #0
 8016558:	d010      	beq.n	801657c <prv_out_str_after+0x3a>
        for (size_t idx = buff_size; idx < (size_t)lwi->m.width; ++idx) {
 801655a:	683b      	ldr	r3, [r7, #0]
 801655c:	60fb      	str	r3, [r7, #12]
 801655e:	e007      	b.n	8016570 <prv_out_str_after+0x2e>
            lwi->out_fn(lwi, ' ');
 8016560:	687b      	ldr	r3, [r7, #4]
 8016562:	695b      	ldr	r3, [r3, #20]
 8016564:	2120      	movs	r1, #32
 8016566:	6878      	ldr	r0, [r7, #4]
 8016568:	4798      	blx	r3
        for (size_t idx = buff_size; idx < (size_t)lwi->m.width; ++idx) {
 801656a:	68fb      	ldr	r3, [r7, #12]
 801656c:	3301      	adds	r3, #1
 801656e:	60fb      	str	r3, [r7, #12]
 8016570:	687b      	ldr	r3, [r7, #4]
 8016572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016574:	461a      	mov	r2, r3
 8016576:	68fb      	ldr	r3, [r7, #12]
 8016578:	4293      	cmp	r3, r2
 801657a:	d3f1      	bcc.n	8016560 <prv_out_str_after+0x1e>
        }
    }
    return 1;
 801657c:	2301      	movs	r3, #1
}
 801657e:	4618      	mov	r0, r3
 8016580:	3710      	adds	r7, #16
 8016582:	46bd      	mov	sp, r7
 8016584:	bd80      	pop	{r7, pc}

08016586 <prv_out_str_raw>:
 * \param[in]       buff: Buffer string
 * \param[in]       buff_size: Length of buffer to output
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str_raw(lwprintf_int_t* lwi, const char* buff, size_t buff_size) {
 8016586:	b580      	push	{r7, lr}
 8016588:	b086      	sub	sp, #24
 801658a:	af00      	add	r7, sp, #0
 801658c:	60f8      	str	r0, [r7, #12]
 801658e:	60b9      	str	r1, [r7, #8]
 8016590:	607a      	str	r2, [r7, #4]
    for (size_t idx = 0; idx < buff_size; ++idx) {
 8016592:	2300      	movs	r3, #0
 8016594:	617b      	str	r3, [r7, #20]
 8016596:	e00b      	b.n	80165b0 <prv_out_str_raw+0x2a>
        lwi->out_fn(lwi, buff[idx]);
 8016598:	68fb      	ldr	r3, [r7, #12]
 801659a:	695b      	ldr	r3, [r3, #20]
 801659c:	68b9      	ldr	r1, [r7, #8]
 801659e:	697a      	ldr	r2, [r7, #20]
 80165a0:	440a      	add	r2, r1
 80165a2:	7812      	ldrb	r2, [r2, #0]
 80165a4:	4611      	mov	r1, r2
 80165a6:	68f8      	ldr	r0, [r7, #12]
 80165a8:	4798      	blx	r3
    for (size_t idx = 0; idx < buff_size; ++idx) {
 80165aa:	697b      	ldr	r3, [r7, #20]
 80165ac:	3301      	adds	r3, #1
 80165ae:	617b      	str	r3, [r7, #20]
 80165b0:	697a      	ldr	r2, [r7, #20]
 80165b2:	687b      	ldr	r3, [r7, #4]
 80165b4:	429a      	cmp	r2, r3
 80165b6:	d3ef      	bcc.n	8016598 <prv_out_str_raw+0x12>
    }
    return 1;
 80165b8:	2301      	movs	r3, #1
}
 80165ba:	4618      	mov	r0, r3
 80165bc:	3718      	adds	r7, #24
 80165be:	46bd      	mov	sp, r7
 80165c0:	bd80      	pop	{r7, pc}

080165c2 <prv_out_str>:
 * \param[in]       buff: Buffer string
 * \param[in]       buff_size: Length of buffer to output
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str(lwprintf_int_t* lwi, const char* buff, size_t buff_size) {
 80165c2:	b580      	push	{r7, lr}
 80165c4:	b084      	sub	sp, #16
 80165c6:	af00      	add	r7, sp, #0
 80165c8:	60f8      	str	r0, [r7, #12]
 80165ca:	60b9      	str	r1, [r7, #8]
 80165cc:	607a      	str	r2, [r7, #4]
    prv_out_str_before(lwi, buff_size);    /* Implement pre-format */
 80165ce:	6879      	ldr	r1, [r7, #4]
 80165d0:	68f8      	ldr	r0, [r7, #12]
 80165d2:	f7ff fe88 	bl	80162e6 <prv_out_str_before>
    prv_out_str_raw(lwi, buff, buff_size); /* Print actual string */
 80165d6:	687a      	ldr	r2, [r7, #4]
 80165d8:	68b9      	ldr	r1, [r7, #8]
 80165da:	68f8      	ldr	r0, [r7, #12]
 80165dc:	f7ff ffd3 	bl	8016586 <prv_out_str_raw>
    prv_out_str_after(lwi, buff_size);     /* Implement post-format */
 80165e0:	6879      	ldr	r1, [r7, #4]
 80165e2:	68f8      	ldr	r0, [r7, #12]
 80165e4:	f7ff ffad 	bl	8016542 <prv_out_str_after>

    return 1;
 80165e8:	2301      	movs	r3, #1
}
 80165ea:	4618      	mov	r0, r3
 80165ec:	3710      	adds	r7, #16
 80165ee:	46bd      	mov	sp, r7
 80165f0:	bd80      	pop	{r7, pc}

080165f2 <prv_longest_unsigned_int_to_str>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_longest_unsigned_int_to_str(lwprintf_int_t* lwi, uint_maxtype_t num) {
 80165f2:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80165f6:	b092      	sub	sp, #72	@ 0x48
 80165f8:	af00      	add	r7, sp, #0
 80165fa:	60f8      	str	r0, [r7, #12]
 80165fc:	e9c7 2300 	strd	r2, r3, [r7]
    /* Start with digits length, support binary with int, that is 32-bits maximum width */
    char num_buf[33], *num_buf_ptr = &num_buf[sizeof(num_buf)];
 8016600:	f107 0314 	add.w	r3, r7, #20
 8016604:	3321      	adds	r3, #33	@ 0x21
 8016606:	647b      	str	r3, [r7, #68]	@ 0x44
    char adder_ch = (lwi->m.flags.uc ? 'A' : 'a') - 10;
 8016608:	68fb      	ldr	r3, [r7, #12]
 801660a:	7f5b      	ldrb	r3, [r3, #29]
 801660c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016610:	b2db      	uxtb	r3, r3
 8016612:	2b00      	cmp	r3, #0
 8016614:	d001      	beq.n	801661a <prv_longest_unsigned_int_to_str+0x28>
 8016616:	2337      	movs	r3, #55	@ 0x37
 8016618:	e000      	b.n	801661c <prv_longest_unsigned_int_to_str+0x2a>
 801661a:	2357      	movs	r3, #87	@ 0x57
 801661c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    size_t len = 0;
 8016620:	2300      	movs	r3, #0
 8016622:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check if number is zero */
    lwi->m.flags.is_num_zero = num == 0;
 8016624:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016628:	4313      	orrs	r3, r2
 801662a:	bf0c      	ite	eq
 801662c:	2301      	moveq	r3, #1
 801662e:	2300      	movne	r3, #0
 8016630:	b2d9      	uxtb	r1, r3
 8016632:	68fa      	ldr	r2, [r7, #12]
 8016634:	7f93      	ldrb	r3, [r2, #30]
 8016636:	f361 0300 	bfi	r3, r1, #0, #1
 801663a:	7793      	strb	r3, [r2, #30]

    /* Fill the buffer backward */
    *--num_buf_ptr = '\0';
 801663c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801663e:	3b01      	subs	r3, #1
 8016640:	647b      	str	r3, [r7, #68]	@ 0x44
 8016642:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8016644:	2200      	movs	r2, #0
 8016646:	701a      	strb	r2, [r3, #0]
    do {
        int digit = num % lwi->m.base;
 8016648:	68fb      	ldr	r3, [r7, #12]
 801664a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801664e:	b2db      	uxtb	r3, r3
 8016650:	2200      	movs	r2, #0
 8016652:	461c      	mov	r4, r3
 8016654:	4615      	mov	r5, r2
 8016656:	e9d7 0100 	ldrd	r0, r1, [r7]
 801665a:	4622      	mov	r2, r4
 801665c:	462b      	mov	r3, r5
 801665e:	f7ea fba9 	bl	8000db4 <__aeabi_uldivmod>
 8016662:	4613      	mov	r3, r2
 8016664:	63bb      	str	r3, [r7, #56]	@ 0x38
        num /= lwi->m.base;
 8016666:	68fb      	ldr	r3, [r7, #12]
 8016668:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801666c:	b2db      	uxtb	r3, r3
 801666e:	2200      	movs	r2, #0
 8016670:	4698      	mov	r8, r3
 8016672:	4691      	mov	r9, r2
 8016674:	4642      	mov	r2, r8
 8016676:	464b      	mov	r3, r9
 8016678:	e9d7 0100 	ldrd	r0, r1, [r7]
 801667c:	f7ea fb9a 	bl	8000db4 <__aeabi_uldivmod>
 8016680:	4602      	mov	r2, r0
 8016682:	460b      	mov	r3, r1
 8016684:	e9c7 2300 	strd	r2, r3, [r7]
        *--num_buf_ptr = (char)digit + (char)(digit >= 10 ? adder_ch : '0');
 8016688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801668a:	b2da      	uxtb	r2, r3
 801668c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801668e:	2b09      	cmp	r3, #9
 8016690:	dd02      	ble.n	8016698 <prv_longest_unsigned_int_to_str+0xa6>
 8016692:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8016696:	e000      	b.n	801669a <prv_longest_unsigned_int_to_str+0xa8>
 8016698:	2330      	movs	r3, #48	@ 0x30
 801669a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801669c:	3901      	subs	r1, #1
 801669e:	6479      	str	r1, [r7, #68]	@ 0x44
 80166a0:	4413      	add	r3, r2
 80166a2:	b2da      	uxtb	r2, r3
 80166a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80166a6:	701a      	strb	r2, [r3, #0]
    } while (num > 0);
 80166a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80166ac:	4313      	orrs	r3, r2
 80166ae:	d1cb      	bne.n	8016648 <prv_longest_unsigned_int_to_str+0x56>

    /* Calculate and generate the output */
    len = sizeof(num_buf) - (size_t)((uintptr_t)num_buf_ptr - (uintptr_t)num_buf) - 1;
 80166b0:	f107 0214 	add.w	r2, r7, #20
 80166b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80166b6:	1ad3      	subs	r3, r2, r3
 80166b8:	3320      	adds	r3, #32
 80166ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
    prv_out_str_before(lwi, len);
 80166bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80166be:	68f8      	ldr	r0, [r7, #12]
 80166c0:	f7ff fe11 	bl	80162e6 <prv_out_str_before>
    for (; *num_buf_ptr;) {
 80166c4:	e008      	b.n	80166d8 <prv_longest_unsigned_int_to_str+0xe6>
        lwi->out_fn(lwi, *num_buf_ptr++);
 80166c6:	68fb      	ldr	r3, [r7, #12]
 80166c8:	695a      	ldr	r2, [r3, #20]
 80166ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80166cc:	1c59      	adds	r1, r3, #1
 80166ce:	6479      	str	r1, [r7, #68]	@ 0x44
 80166d0:	781b      	ldrb	r3, [r3, #0]
 80166d2:	4619      	mov	r1, r3
 80166d4:	68f8      	ldr	r0, [r7, #12]
 80166d6:	4790      	blx	r2
    for (; *num_buf_ptr;) {
 80166d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80166da:	781b      	ldrb	r3, [r3, #0]
 80166dc:	2b00      	cmp	r3, #0
 80166de:	d1f2      	bne.n	80166c6 <prv_longest_unsigned_int_to_str+0xd4>
    }
    prv_out_str_after(lwi, len);
 80166e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80166e2:	68f8      	ldr	r0, [r7, #12]
 80166e4:	f7ff ff2d 	bl	8016542 <prv_out_str_after>
    return 1;
 80166e8:	2301      	movs	r3, #1
}
 80166ea:	4618      	mov	r0, r3
 80166ec:	3748      	adds	r7, #72	@ 0x48
 80166ee:	46bd      	mov	sp, r7
 80166f0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080166f4 <prv_longest_signed_int_to_str>:
 * \param[in,out]   lwi: LwPRINTF instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_longest_signed_int_to_str(lwprintf_int_t* lwi, int_maxtype_t num) {
 80166f4:	b5b0      	push	{r4, r5, r7, lr}
 80166f6:	b084      	sub	sp, #16
 80166f8:	af00      	add	r7, sp, #0
 80166fa:	60f8      	str	r0, [r7, #12]
 80166fc:	e9c7 2300 	strd	r2, r3, [r7]
    SIGNED_CHECK_NEGATIVE(lwi, num);
 8016700:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016704:	2b00      	cmp	r3, #0
 8016706:	da0c      	bge.n	8016722 <prv_longest_signed_int_to_str+0x2e>
 8016708:	68fa      	ldr	r2, [r7, #12]
 801670a:	7f53      	ldrb	r3, [r2, #29]
 801670c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016710:	7753      	strb	r3, [r2, #29]
 8016712:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016716:	2100      	movs	r1, #0
 8016718:	4254      	negs	r4, r2
 801671a:	eb61 0503 	sbc.w	r5, r1, r3
 801671e:	e9c7 4500 	strd	r4, r5, [r7]
    return prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)num);
 8016722:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016726:	68f8      	ldr	r0, [r7, #12]
 8016728:	f7ff ff63 	bl	80165f2 <prv_longest_unsigned_int_to_str>
 801672c:	4603      	mov	r3, r0
}
 801672e:	4618      	mov	r0, r3
 8016730:	3710      	adds	r7, #16
 8016732:	46bd      	mov	sp, r7
 8016734:	bdb0      	pop	{r4, r5, r7, pc}

08016736 <prv_strnlen>:
 * \param           str: String to calculate
 * \param           max_n: Max number of bytes at which length is cut
 * \return          String length in bytes
 */
size_t
prv_strnlen(const char* str, size_t max_n) {
 8016736:	b480      	push	{r7}
 8016738:	b085      	sub	sp, #20
 801673a:	af00      	add	r7, sp, #0
 801673c:	6078      	str	r0, [r7, #4]
 801673e:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 8016740:	2300      	movs	r3, #0
 8016742:	60fb      	str	r3, [r7, #12]

    for (; *str != '\0' && length < max_n; ++length, ++str) {}
 8016744:	e005      	b.n	8016752 <prv_strnlen+0x1c>
 8016746:	68fb      	ldr	r3, [r7, #12]
 8016748:	3301      	adds	r3, #1
 801674a:	60fb      	str	r3, [r7, #12]
 801674c:	687b      	ldr	r3, [r7, #4]
 801674e:	3301      	adds	r3, #1
 8016750:	607b      	str	r3, [r7, #4]
 8016752:	687b      	ldr	r3, [r7, #4]
 8016754:	781b      	ldrb	r3, [r3, #0]
 8016756:	2b00      	cmp	r3, #0
 8016758:	d003      	beq.n	8016762 <prv_strnlen+0x2c>
 801675a:	68fa      	ldr	r2, [r7, #12]
 801675c:	683b      	ldr	r3, [r7, #0]
 801675e:	429a      	cmp	r2, r3
 8016760:	d3f1      	bcc.n	8016746 <prv_strnlen+0x10>
    return length;
 8016762:	68fb      	ldr	r3, [r7, #12]
}
 8016764:	4618      	mov	r0, r3
 8016766:	3714      	adds	r7, #20
 8016768:	46bd      	mov	sp, r7
 801676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801676e:	4770      	bx	lr

08016770 <prv_calculate_dbl_num_data>:
 * \param[in]       n: Float number instance
 * \param[in]       num: Input number
 * \param[in]       type: Format type
 */
static void
prv_calculate_dbl_num_data(lwprintf_int_t* lwi, float_num_t* n, double num, const char type) {
 8016770:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8016774:	b090      	sub	sp, #64	@ 0x40
 8016776:	af00      	add	r7, sp, #0
 8016778:	6278      	str	r0, [r7, #36]	@ 0x24
 801677a:	6239      	str	r1, [r7, #32]
 801677c:	ed87 0b06 	vstr	d0, [r7, #24]
 8016780:	4613      	mov	r3, r2
 8016782:	75fb      	strb	r3, [r7, #23]
    memset(n, 0x00, sizeof(*n));
 8016784:	2228      	movs	r2, #40	@ 0x28
 8016786:	2100      	movs	r1, #0
 8016788:	6a38      	ldr	r0, [r7, #32]
 801678a:	f003 fbdb 	bl	8019f44 <memset>

    if (lwi->m.precision >= (int)LWPRINTF_ARRAYSIZE(powers_of_10)) {
 801678e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016790:	6a1b      	ldr	r3, [r3, #32]
 8016792:	2b12      	cmp	r3, #18
 8016794:	dd02      	ble.n	801679c <prv_calculate_dbl_num_data+0x2c>
        lwi->m.precision = (int)LWPRINTF_ARRAYSIZE(powers_of_10) - 1;
 8016796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016798:	2212      	movs	r2, #18
 801679a:	621a      	str	r2, [r3, #32]
     * decimal_part_dbl = 3456.78   -> Decimal part multiplied by 10^precision, keeping it in double format
     * decimal_part = 3456          -> Integer part of decimal number
     * diff = 0.78                  -> Difference between actual decimal and integer part of decimal
     *                                  This is used for rounding of last digit (if necessary)
     */
    num += 0.000000000000005;
 801679c:	a3a2      	add	r3, pc, #648	@ (adr r3, 8016a28 <prv_calculate_dbl_num_data+0x2b8>)
 801679e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167a2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80167a6:	f7e9 fe65 	bl	8000474 <__adddf3>
 80167aa:	4602      	mov	r2, r0
 80167ac:	460b      	mov	r3, r1
 80167ae:	e9c7 2306 	strd	r2, r3, [r7, #24]
    n->integer_part = (float_long_t)num;
 80167b2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80167b6:	f7ea fb15 	bl	8000de4 <__aeabi_d2lz>
 80167ba:	4602      	mov	r2, r0
 80167bc:	460b      	mov	r3, r1
 80167be:	6a39      	ldr	r1, [r7, #32]
 80167c0:	e9c1 2300 	strd	r2, r3, [r1]
    n->decimal_part_dbl = (num - (double)n->integer_part) * (double)powers_of_10[lwi->m.precision];
 80167c4:	6a3b      	ldr	r3, [r7, #32]
 80167c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167ca:	4610      	mov	r0, r2
 80167cc:	4619      	mov	r1, r3
 80167ce:	f7e9 ffd9 	bl	8000784 <__aeabi_l2d>
 80167d2:	4602      	mov	r2, r0
 80167d4:	460b      	mov	r3, r1
 80167d6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80167da:	f7e9 fe49 	bl	8000470 <__aeabi_dsub>
 80167de:	4602      	mov	r2, r0
 80167e0:	460b      	mov	r3, r1
 80167e2:	4614      	mov	r4, r2
 80167e4:	461d      	mov	r5, r3
 80167e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80167e8:	6a1b      	ldr	r3, [r3, #32]
 80167ea:	4a8d      	ldr	r2, [pc, #564]	@ (8016a20 <prv_calculate_dbl_num_data+0x2b0>)
 80167ec:	00db      	lsls	r3, r3, #3
 80167ee:	4413      	add	r3, r2
 80167f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167f4:	4610      	mov	r0, r2
 80167f6:	4619      	mov	r1, r3
 80167f8:	f7e9 ffc4 	bl	8000784 <__aeabi_l2d>
 80167fc:	4602      	mov	r2, r0
 80167fe:	460b      	mov	r3, r1
 8016800:	4620      	mov	r0, r4
 8016802:	4629      	mov	r1, r5
 8016804:	f7e9 ffec 	bl	80007e0 <__aeabi_dmul>
 8016808:	4602      	mov	r2, r0
 801680a:	460b      	mov	r3, r1
 801680c:	6a39      	ldr	r1, [r7, #32]
 801680e:	e9c1 2302 	strd	r2, r3, [r1, #8]
    n->decimal_part = (float_long_t)n->decimal_part_dbl;
 8016812:	6a3b      	ldr	r3, [r7, #32]
 8016814:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8016818:	4610      	mov	r0, r2
 801681a:	4619      	mov	r1, r3
 801681c:	f7ea fae2 	bl	8000de4 <__aeabi_d2lz>
 8016820:	4602      	mov	r2, r0
 8016822:	460b      	mov	r3, r1
 8016824:	6a39      	ldr	r1, [r7, #32]
 8016826:	e9c1 2304 	strd	r2, r3, [r1, #16]
    n->diff = n->decimal_part_dbl - (double)((float_long_t)n->decimal_part);
 801682a:	6a3b      	ldr	r3, [r7, #32]
 801682c:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8016830:	6a3b      	ldr	r3, [r7, #32]
 8016832:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8016836:	4610      	mov	r0, r2
 8016838:	4619      	mov	r1, r3
 801683a:	f7e9 ffa3 	bl	8000784 <__aeabi_l2d>
 801683e:	4602      	mov	r2, r0
 8016840:	460b      	mov	r3, r1
 8016842:	4620      	mov	r0, r4
 8016844:	4629      	mov	r1, r5
 8016846:	f7e9 fe13 	bl	8000470 <__aeabi_dsub>
 801684a:	4602      	mov	r2, r0
 801684c:	460b      	mov	r3, r1
 801684e:	6a39      	ldr	r1, [r7, #32]
 8016850:	e9c1 2306 	strd	r2, r3, [r1, #24]

    /* Rounding check of last digit */
    if (n->diff > 0.5) {
 8016854:	6a3b      	ldr	r3, [r7, #32]
 8016856:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 801685a:	f04f 0200 	mov.w	r2, #0
 801685e:	4b71      	ldr	r3, [pc, #452]	@ (8016a24 <prv_calculate_dbl_num_data+0x2b4>)
 8016860:	f7ea fa4e 	bl	8000d00 <__aeabi_dcmpgt>
 8016864:	4603      	mov	r3, r0
 8016866:	2b00      	cmp	r3, #0
 8016868:	d02f      	beq.n	80168ca <prv_calculate_dbl_num_data+0x15a>
        ++n->decimal_part;
 801686a:	6a3b      	ldr	r3, [r7, #32]
 801686c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8016870:	1c51      	adds	r1, r2, #1
 8016872:	60b9      	str	r1, [r7, #8]
 8016874:	f143 0300 	adc.w	r3, r3, #0
 8016878:	60fb      	str	r3, [r7, #12]
 801687a:	6a3b      	ldr	r3, [r7, #32]
 801687c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8016880:	e9c3 1204 	strd	r1, r2, [r3, #16]
        if (n->decimal_part >= powers_of_10[lwi->m.precision]) {
 8016884:	6a3b      	ldr	r3, [r7, #32]
 8016886:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 801688a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801688c:	6a1b      	ldr	r3, [r3, #32]
 801688e:	4a64      	ldr	r2, [pc, #400]	@ (8016a20 <prv_calculate_dbl_num_data+0x2b0>)
 8016890:	00db      	lsls	r3, r3, #3
 8016892:	4413      	add	r3, r2
 8016894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016898:	4290      	cmp	r0, r2
 801689a:	eb71 0303 	sbcs.w	r3, r1, r3
 801689e:	db39      	blt.n	8016914 <prv_calculate_dbl_num_data+0x1a4>
            n->decimal_part = 0;
 80168a0:	6a39      	ldr	r1, [r7, #32]
 80168a2:	f04f 0200 	mov.w	r2, #0
 80168a6:	f04f 0300 	mov.w	r3, #0
 80168aa:	e9c1 2304 	strd	r2, r3, [r1, #16]
            ++n->integer_part;
 80168ae:	6a3b      	ldr	r3, [r7, #32]
 80168b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168b4:	1c51      	adds	r1, r2, #1
 80168b6:	6039      	str	r1, [r7, #0]
 80168b8:	f143 0300 	adc.w	r3, r3, #0
 80168bc:	607b      	str	r3, [r7, #4]
 80168be:	6a3b      	ldr	r3, [r7, #32]
 80168c0:	e9d7 1200 	ldrd	r1, r2, [r7]
 80168c4:	e9c3 1200 	strd	r1, r2, [r3]
 80168c8:	e024      	b.n	8016914 <prv_calculate_dbl_num_data+0x1a4>
        }
    } else if (n->diff < 0.5) {
 80168ca:	6a3b      	ldr	r3, [r7, #32]
 80168cc:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80168d0:	f04f 0200 	mov.w	r2, #0
 80168d4:	4b53      	ldr	r3, [pc, #332]	@ (8016a24 <prv_calculate_dbl_num_data+0x2b4>)
 80168d6:	f7ea f9f5 	bl	8000cc4 <__aeabi_dcmplt>
 80168da:	4603      	mov	r3, r0
 80168dc:	2b00      	cmp	r3, #0
 80168de:	d119      	bne.n	8016914 <prv_calculate_dbl_num_data+0x1a4>
        /* Used in separate if, since comparing float to == will certainly result to false */
    } else {
        /* Difference is exactly 0.5 */
        if (n->decimal_part == 0) {
 80168e0:	6a3b      	ldr	r3, [r7, #32]
 80168e2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80168e6:	4313      	orrs	r3, r2
 80168e8:	d10a      	bne.n	8016900 <prv_calculate_dbl_num_data+0x190>
            ++n->integer_part;
 80168ea:	6a3b      	ldr	r3, [r7, #32]
 80168ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168f0:	f112 0a01 	adds.w	sl, r2, #1
 80168f4:	f143 0b00 	adc.w	fp, r3, #0
 80168f8:	6a3b      	ldr	r3, [r7, #32]
 80168fa:	e9c3 ab00 	strd	sl, fp, [r3]
 80168fe:	e009      	b.n	8016914 <prv_calculate_dbl_num_data+0x1a4>
        } else {
            ++n->decimal_part;
 8016900:	6a3b      	ldr	r3, [r7, #32]
 8016902:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8016906:	f112 0801 	adds.w	r8, r2, #1
 801690a:	f143 0900 	adc.w	r9, r3, #0
 801690e:	6a3b      	ldr	r3, [r7, #32]
 8016910:	e9c3 8904 	strd	r8, r9, [r3, #16]
        }
    }

    /* Calculate number of digits for integer and decimal parts */
    if (n->integer_part == 0) {
 8016914:	6a3b      	ldr	r3, [r7, #32]
 8016916:	e9d3 2300 	ldrd	r2, r3, [r3]
 801691a:	4313      	orrs	r3, r2
 801691c:	d103      	bne.n	8016926 <prv_calculate_dbl_num_data+0x1b6>
        n->digits_cnt_integer_part = 1;
 801691e:	6a3b      	ldr	r3, [r7, #32]
 8016920:	2201      	movs	r2, #1
 8016922:	841a      	strh	r2, [r3, #32]
 8016924:	e023      	b.n	801696e <prv_calculate_dbl_num_data+0x1fe>
    } else {
        float_long_t tmp;
        for (n->digits_cnt_integer_part = 0, tmp = n->integer_part; tmp > 0; ++n->digits_cnt_integer_part, tmp /= 10) {}
 8016926:	6a3b      	ldr	r3, [r7, #32]
 8016928:	2200      	movs	r2, #0
 801692a:	841a      	strh	r2, [r3, #32]
 801692c:	6a3b      	ldr	r3, [r7, #32]
 801692e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016932:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8016936:	e014      	b.n	8016962 <prv_calculate_dbl_num_data+0x1f2>
 8016938:	6a3b      	ldr	r3, [r7, #32]
 801693a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 801693e:	b29b      	uxth	r3, r3
 8016940:	3301      	adds	r3, #1
 8016942:	b29b      	uxth	r3, r3
 8016944:	b21a      	sxth	r2, r3
 8016946:	6a3b      	ldr	r3, [r7, #32]
 8016948:	841a      	strh	r2, [r3, #32]
 801694a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 801694e:	f04f 020a 	mov.w	r2, #10
 8016952:	f04f 0300 	mov.w	r3, #0
 8016956:	f7ea f9dd 	bl	8000d14 <__aeabi_ldivmod>
 801695a:	4602      	mov	r2, r0
 801695c:	460b      	mov	r3, r1
 801695e:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8016962:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8016966:	2a01      	cmp	r2, #1
 8016968:	f173 0300 	sbcs.w	r3, r3, #0
 801696c:	dae4      	bge.n	8016938 <prv_calculate_dbl_num_data+0x1c8>
    }
    n->digits_cnt_decimal_part = (short)lwi->m.precision;
 801696e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016970:	6a1b      	ldr	r3, [r3, #32]
 8016972:	b21a      	sxth	r2, r3
 8016974:	6a3b      	ldr	r3, [r7, #32]
 8016976:	845a      	strh	r2, [r3, #34]	@ 0x22

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Calculate minimum useful digits for decimal (excl last useless zeros) */
    if (type == 'g') {
 8016978:	7dfb      	ldrb	r3, [r7, #23]
 801697a:	2b67      	cmp	r3, #103	@ 0x67
 801697c:	d143      	bne.n	8016a06 <prv_calculate_dbl_num_data+0x296>
        float_long_t tmp = n->decimal_part;
 801697e:	6a3b      	ldr	r3, [r7, #32]
 8016980:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8016984:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        short adder, i;

        for (adder = 0, i = 0; tmp > 0 || i < (short)lwi->m.precision;
 8016988:	2300      	movs	r3, #0
 801698a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801698c:	2300      	movs	r3, #0
 801698e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8016990:	e02b      	b.n	80169ea <prv_calculate_dbl_num_data+0x27a>
             tmp /= 10, n->digits_cnt_decimal_part_useful += adder, ++i) {
            if (adder == 0 && (tmp % 10) > 0) {
 8016992:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8016996:	2b00      	cmp	r3, #0
 8016998:	d10d      	bne.n	80169b6 <prv_calculate_dbl_num_data+0x246>
 801699a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 801699e:	f04f 020a 	mov.w	r2, #10
 80169a2:	f04f 0300 	mov.w	r3, #0
 80169a6:	f7ea f9b5 	bl	8000d14 <__aeabi_ldivmod>
 80169aa:	2a01      	cmp	r2, #1
 80169ac:	f173 0300 	sbcs.w	r3, r3, #0
 80169b0:	db01      	blt.n	80169b6 <prv_calculate_dbl_num_data+0x246>
                adder = 1;
 80169b2:	2301      	movs	r3, #1
 80169b4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
             tmp /= 10, n->digits_cnt_decimal_part_useful += adder, ++i) {
 80169b6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80169ba:	f04f 020a 	mov.w	r2, #10
 80169be:	f04f 0300 	mov.w	r3, #0
 80169c2:	f7ea f9a7 	bl	8000d14 <__aeabi_ldivmod>
 80169c6:	4602      	mov	r2, r0
 80169c8:	460b      	mov	r3, r1
 80169ca:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 80169ce:	6a3b      	ldr	r3, [r7, #32]
 80169d0:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 80169d4:	b29a      	uxth	r2, r3
 80169d6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80169d8:	4413      	add	r3, r2
 80169da:	b29b      	uxth	r3, r3
 80169dc:	b21a      	sxth	r2, r3
 80169de:	6a3b      	ldr	r3, [r7, #32]
 80169e0:	849a      	strh	r2, [r3, #36]	@ 0x24
 80169e2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80169e4:	3301      	adds	r3, #1
 80169e6:	b29b      	uxth	r3, r3
 80169e8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
        for (adder = 0, i = 0; tmp > 0 || i < (short)lwi->m.precision;
 80169ea:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80169ee:	2a01      	cmp	r2, #1
 80169f0:	f173 0300 	sbcs.w	r3, r3, #0
 80169f4:	dacd      	bge.n	8016992 <prv_calculate_dbl_num_data+0x222>
 80169f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80169f8:	6a1b      	ldr	r3, [r3, #32]
 80169fa:	b21b      	sxth	r3, r3
 80169fc:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	@ 0x2c
 8016a00:	429a      	cmp	r2, r3
 8016a02:	dbc6      	blt.n	8016992 <prv_calculate_dbl_num_data+0x222>
    } else
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    {
        n->digits_cnt_decimal_part_useful = (short)lwi->m.precision;
    }
}
 8016a04:	e004      	b.n	8016a10 <prv_calculate_dbl_num_data+0x2a0>
        n->digits_cnt_decimal_part_useful = (short)lwi->m.precision;
 8016a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016a08:	6a1b      	ldr	r3, [r3, #32]
 8016a0a:	b21a      	sxth	r2, r3
 8016a0c:	6a3b      	ldr	r3, [r7, #32]
 8016a0e:	849a      	strh	r2, [r3, #36]	@ 0x24
}
 8016a10:	bf00      	nop
 8016a12:	3740      	adds	r7, #64	@ 0x40
 8016a14:	46bd      	mov	sp, r7
 8016a16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8016a1a:	bf00      	nop
 8016a1c:	f3af 8000 	nop.w
 8016a20:	0801a4a8 	.word	0x0801a4a8
 8016a24:	3fe00000 	.word	0x3fe00000
 8016a28:	86a12b9b 	.word	0x86a12b9b
 8016a2c:	3cf6849b 	.word	0x3cf6849b

08016a30 <prv_double_to_str>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_double_to_str(lwprintf_int_t* lwi, double in_num) {
 8016a30:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8016a34:	b0a0      	sub	sp, #128	@ 0x80
 8016a36:	af00      	add	r7, sp, #0
 8016a38:	60f8      	str	r0, [r7, #12]
 8016a3a:	ed87 0b00 	vstr	d0, [r7]
    float_num_t dblnum;
    double orig_num = in_num;
 8016a3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016a42:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
    int digits_cnt, chosen_precision, i;
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    int exp_cnt = 0;
 8016a46:	2300      	movs	r3, #0
 8016a48:	673b      	str	r3, [r7, #112]	@ 0x70
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    char def_type = lwi->m.type;
 8016a4a:	68fb      	ldr	r3, [r7, #12]
 8016a4c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8016a50:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
     * - Print negative infinity if number is less than -FLOAT_MAX_B_ENG and engineering mode is disabled
     * - Print positive infinity if number is greater than absolute minimum
     * - Print positive infinity if number is greater than FLOAT_MAX_B_ENG and engineering mode is disabled
     * - Go to engineering mode if it is enabled and `in_num < -FLOAT_MAX_B_ENG` or `in_num > FLOAT_MAX_B_ENG`
     */
    if (in_num != in_num) {
 8016a54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016a58:	e9d7 0100 	ldrd	r0, r1, [r7]
 8016a5c:	f7ea f928 	bl	8000cb0 <__aeabi_dcmpeq>
 8016a60:	4603      	mov	r3, r0
 8016a62:	2b00      	cmp	r3, #0
 8016a64:	d110      	bne.n	8016a88 <prv_double_to_str+0x58>
        return prv_out_str(lwi, lwi->m.flags.uc ? "NAN" : "nan", 3);
 8016a66:	68fb      	ldr	r3, [r7, #12]
 8016a68:	7f5b      	ldrb	r3, [r3, #29]
 8016a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016a6e:	b2db      	uxtb	r3, r3
 8016a70:	2b00      	cmp	r3, #0
 8016a72:	d001      	beq.n	8016a78 <prv_double_to_str+0x48>
 8016a74:	4ba6      	ldr	r3, [pc, #664]	@ (8016d10 <prv_double_to_str+0x2e0>)
 8016a76:	e000      	b.n	8016a7a <prv_double_to_str+0x4a>
 8016a78:	4ba6      	ldr	r3, [pc, #664]	@ (8016d14 <prv_double_to_str+0x2e4>)
 8016a7a:	2203      	movs	r2, #3
 8016a7c:	4619      	mov	r1, r3
 8016a7e:	68f8      	ldr	r0, [r7, #12]
 8016a80:	f7ff fd9f 	bl	80165c2 <prv_out_str>
 8016a84:	4603      	mov	r3, r0
 8016a86:	e32b      	b.n	80170e0 <prv_double_to_str+0x6b0>
    } else if (in_num < -DBL_MAX
 8016a88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016a8c:	f46f 1380 	mvn.w	r3, #1048576	@ 0x100000
 8016a90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8016a94:	f7ea f916 	bl	8000cc4 <__aeabi_dcmplt>
 8016a98:	4603      	mov	r3, r0
 8016a9a:	2b00      	cmp	r3, #0
 8016a9c:	d010      	beq.n	8016ac0 <prv_double_to_str+0x90>
#if !LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
               || in_num < -FLOAT_MAX_B_ENG
#endif /* !LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    ) {
        return prv_out_str(lwi, lwi->m.flags.uc ? "-INF" : "-inf", 4);
 8016a9e:	68fb      	ldr	r3, [r7, #12]
 8016aa0:	7f5b      	ldrb	r3, [r3, #29]
 8016aa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016aa6:	b2db      	uxtb	r3, r3
 8016aa8:	2b00      	cmp	r3, #0
 8016aaa:	d001      	beq.n	8016ab0 <prv_double_to_str+0x80>
 8016aac:	4b9a      	ldr	r3, [pc, #616]	@ (8016d18 <prv_double_to_str+0x2e8>)
 8016aae:	e000      	b.n	8016ab2 <prv_double_to_str+0x82>
 8016ab0:	4b9a      	ldr	r3, [pc, #616]	@ (8016d1c <prv_double_to_str+0x2ec>)
 8016ab2:	2204      	movs	r2, #4
 8016ab4:	4619      	mov	r1, r3
 8016ab6:	68f8      	ldr	r0, [r7, #12]
 8016ab8:	f7ff fd83 	bl	80165c2 <prv_out_str>
 8016abc:	4603      	mov	r3, r0
 8016abe:	e30f      	b.n	80170e0 <prv_double_to_str+0x6b0>
    } else if (in_num > DBL_MAX
 8016ac0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016ac4:	4b96      	ldr	r3, [pc, #600]	@ (8016d20 <prv_double_to_str+0x2f0>)
 8016ac6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8016aca:	f7ea f919 	bl	8000d00 <__aeabi_dcmpgt>
 8016ace:	4603      	mov	r3, r0
 8016ad0:	2b00      	cmp	r3, #0
 8016ad2:	d02e      	beq.n	8016b32 <prv_double_to_str+0x102>
#if !LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
               || in_num > FLOAT_MAX_B_ENG
#endif /* !LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    ) {
        char str[5], *s_ptr = str;
 8016ad4:	f107 0310 	add.w	r3, r7, #16
 8016ad8:	66bb      	str	r3, [r7, #104]	@ 0x68
        if (lwi->m.flags.plus) {
 8016ada:	68fb      	ldr	r3, [r7, #12]
 8016adc:	7f1b      	ldrb	r3, [r3, #28]
 8016ade:	f003 0302 	and.w	r3, r3, #2
 8016ae2:	b2db      	uxtb	r3, r3
 8016ae4:	2b00      	cmp	r3, #0
 8016ae6:	d004      	beq.n	8016af2 <prv_double_to_str+0xc2>
            *s_ptr++ = '+';
 8016ae8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8016aea:	1c5a      	adds	r2, r3, #1
 8016aec:	66ba      	str	r2, [r7, #104]	@ 0x68
 8016aee:	222b      	movs	r2, #43	@ 0x2b
 8016af0:	701a      	strb	r2, [r3, #0]
        }
        strcpy(s_ptr, lwi->m.flags.uc ? "INF" : "inf");
 8016af2:	68fb      	ldr	r3, [r7, #12]
 8016af4:	7f5b      	ldrb	r3, [r3, #29]
 8016af6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016afa:	b2db      	uxtb	r3, r3
 8016afc:	2b00      	cmp	r3, #0
 8016afe:	d001      	beq.n	8016b04 <prv_double_to_str+0xd4>
 8016b00:	4b88      	ldr	r3, [pc, #544]	@ (8016d24 <prv_double_to_str+0x2f4>)
 8016b02:	e000      	b.n	8016b06 <prv_double_to_str+0xd6>
 8016b04:	4b88      	ldr	r3, [pc, #544]	@ (8016d28 <prv_double_to_str+0x2f8>)
 8016b06:	4619      	mov	r1, r3
 8016b08:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8016b0a:	f003 fa47 	bl	8019f9c <strcpy>
        return prv_out_str(lwi, str, lwi->m.flags.plus ? 4 : 3);
 8016b0e:	68fb      	ldr	r3, [r7, #12]
 8016b10:	7f1b      	ldrb	r3, [r3, #28]
 8016b12:	f003 0302 	and.w	r3, r3, #2
 8016b16:	b2db      	uxtb	r3, r3
 8016b18:	2b00      	cmp	r3, #0
 8016b1a:	d001      	beq.n	8016b20 <prv_double_to_str+0xf0>
 8016b1c:	2204      	movs	r2, #4
 8016b1e:	e000      	b.n	8016b22 <prv_double_to_str+0xf2>
 8016b20:	2203      	movs	r2, #3
 8016b22:	f107 0310 	add.w	r3, r7, #16
 8016b26:	4619      	mov	r1, r3
 8016b28:	68f8      	ldr	r0, [r7, #12]
 8016b2a:	f7ff fd4a 	bl	80165c2 <prv_out_str>
 8016b2e:	4603      	mov	r3, r0
 8016b30:	e2d6      	b.n	80170e0 <prv_double_to_str+0x6b0>
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    } else if ((in_num < -FLOAT_MAX_B_ENG || in_num > FLOAT_MAX_B_ENG) && def_type != 'g') {
 8016b32:	a375      	add	r3, pc, #468	@ (adr r3, 8016d08 <prv_double_to_str+0x2d8>)
 8016b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b38:	2100      	movs	r1, #0
 8016b3a:	f1d2 0800 	rsbs	r8, r2, #0
 8016b3e:	eb61 0903 	sbc.w	r9, r1, r3
 8016b42:	4640      	mov	r0, r8
 8016b44:	4649      	mov	r1, r9
 8016b46:	f7e9 fe1d 	bl	8000784 <__aeabi_l2d>
 8016b4a:	4602      	mov	r2, r0
 8016b4c:	460b      	mov	r3, r1
 8016b4e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8016b52:	f7ea f8b7 	bl	8000cc4 <__aeabi_dcmplt>
 8016b56:	4603      	mov	r3, r0
 8016b58:	2b00      	cmp	r3, #0
 8016b5a:	d10f      	bne.n	8016b7c <prv_double_to_str+0x14c>
 8016b5c:	a36a      	add	r3, pc, #424	@ (adr r3, 8016d08 <prv_double_to_str+0x2d8>)
 8016b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b62:	4610      	mov	r0, r2
 8016b64:	4619      	mov	r1, r3
 8016b66:	f7e9 fe0d 	bl	8000784 <__aeabi_l2d>
 8016b6a:	4602      	mov	r2, r0
 8016b6c:	460b      	mov	r3, r1
 8016b6e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8016b72:	f7ea f8c5 	bl	8000d00 <__aeabi_dcmpgt>
 8016b76:	4603      	mov	r3, r0
 8016b78:	2b00      	cmp	r3, #0
 8016b7a:	d00b      	beq.n	8016b94 <prv_double_to_str+0x164>
 8016b7c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8016b80:	2b67      	cmp	r3, #103	@ 0x67
 8016b82:	d007      	beq.n	8016b94 <prv_double_to_str+0x164>
        lwi->m.type = def_type = 'e'; /* Go to engineering mode */
 8016b84:	2365      	movs	r3, #101	@ 0x65
 8016b86:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8016b8a:	68fb      	ldr	r3, [r7, #12]
 8016b8c:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8016b90:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
#endif                                /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    }

    /* Check sign of the number */
    SIGNED_CHECK_NEGATIVE(lwi, in_num);
 8016b94:	f04f 0200 	mov.w	r2, #0
 8016b98:	f04f 0300 	mov.w	r3, #0
 8016b9c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8016ba0:	f7ea f890 	bl	8000cc4 <__aeabi_dcmplt>
 8016ba4:	4603      	mov	r3, r0
 8016ba6:	2b00      	cmp	r3, #0
 8016ba8:	d00a      	beq.n	8016bc0 <prv_double_to_str+0x190>
 8016baa:	68fa      	ldr	r2, [r7, #12]
 8016bac:	7f53      	ldrb	r3, [r2, #29]
 8016bae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016bb2:	7753      	strb	r3, [r2, #29]
 8016bb4:	683c      	ldr	r4, [r7, #0]
 8016bb6:	687b      	ldr	r3, [r7, #4]
 8016bb8:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8016bbc:	e9c7 4500 	strd	r4, r5, [r7]
    orig_num = in_num;
 8016bc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016bc4:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Engineering mode check for number of exponents */
    if (def_type == 'e' || def_type == 'g'
 8016bc8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8016bcc:	2b65      	cmp	r3, #101	@ 0x65
 8016bce:	d013      	beq.n	8016bf8 <prv_double_to_str+0x1c8>
 8016bd0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8016bd4:	2b67      	cmp	r3, #103	@ 0x67
 8016bd6:	d00f      	beq.n	8016bf8 <prv_double_to_str+0x1c8>
        || in_num > (double)(powers_of_10[LWPRINTF_ARRAYSIZE(powers_of_10) - 1])) { /* More vs what float can hold */
 8016bd8:	a34b      	add	r3, pc, #300	@ (adr r3, 8016d08 <prv_double_to_str+0x2d8>)
 8016bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016bde:	4610      	mov	r0, r2
 8016be0:	4619      	mov	r1, r3
 8016be2:	f7e9 fdcf 	bl	8000784 <__aeabi_l2d>
 8016be6:	4602      	mov	r2, r0
 8016be8:	460b      	mov	r3, r1
 8016bea:	e9d7 0100 	ldrd	r0, r1, [r7]
 8016bee:	f7ea f887 	bl	8000d00 <__aeabi_dcmpgt>
 8016bf2:	4603      	mov	r3, r0
 8016bf4:	2b00      	cmp	r3, #0
 8016bf6:	d054      	beq.n	8016ca2 <prv_double_to_str+0x272>
        if (lwi->m.type != 'g') {
 8016bf8:	68fb      	ldr	r3, [r7, #12]
 8016bfa:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8016bfe:	2b67      	cmp	r3, #103	@ 0x67
 8016c00:	d003      	beq.n	8016c0a <prv_double_to_str+0x1da>
            lwi->m.type = 'e';
 8016c02:	68fb      	ldr	r3, [r7, #12]
 8016c04:	2265      	movs	r2, #101	@ 0x65
 8016c06:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
        }

        /* Normalize number to be between 0 and 1 and count decimals for exponent */
        if (in_num < 1) {
 8016c0a:	f04f 0200 	mov.w	r2, #0
 8016c0e:	4b47      	ldr	r3, [pc, #284]	@ (8016d2c <prv_double_to_str+0x2fc>)
 8016c10:	e9d7 0100 	ldrd	r0, r1, [r7]
 8016c14:	f7ea f856 	bl	8000cc4 <__aeabi_dcmplt>
 8016c18:	4603      	mov	r3, r0
 8016c1a:	2b00      	cmp	r3, #0
 8016c1c:	d026      	beq.n	8016c6c <prv_double_to_str+0x23c>
            for (exp_cnt = 0; in_num < 1 && in_num > 0; in_num *= 10, --exp_cnt) {}
 8016c1e:	2300      	movs	r3, #0
 8016c20:	673b      	str	r3, [r7, #112]	@ 0x70
 8016c22:	e00d      	b.n	8016c40 <prv_double_to_str+0x210>
 8016c24:	f04f 0200 	mov.w	r2, #0
 8016c28:	4b41      	ldr	r3, [pc, #260]	@ (8016d30 <prv_double_to_str+0x300>)
 8016c2a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8016c2e:	f7e9 fdd7 	bl	80007e0 <__aeabi_dmul>
 8016c32:	4602      	mov	r2, r0
 8016c34:	460b      	mov	r3, r1
 8016c36:	e9c7 2300 	strd	r2, r3, [r7]
 8016c3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016c3c:	3b01      	subs	r3, #1
 8016c3e:	673b      	str	r3, [r7, #112]	@ 0x70
 8016c40:	f04f 0200 	mov.w	r2, #0
 8016c44:	4b39      	ldr	r3, [pc, #228]	@ (8016d2c <prv_double_to_str+0x2fc>)
 8016c46:	e9d7 0100 	ldrd	r0, r1, [r7]
 8016c4a:	f7ea f83b 	bl	8000cc4 <__aeabi_dcmplt>
 8016c4e:	4603      	mov	r3, r0
 8016c50:	2b00      	cmp	r3, #0
 8016c52:	d026      	beq.n	8016ca2 <prv_double_to_str+0x272>
 8016c54:	f04f 0200 	mov.w	r2, #0
 8016c58:	f04f 0300 	mov.w	r3, #0
 8016c5c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8016c60:	f7ea f84e 	bl	8000d00 <__aeabi_dcmpgt>
 8016c64:	4603      	mov	r3, r0
 8016c66:	2b00      	cmp	r3, #0
 8016c68:	d1dc      	bne.n	8016c24 <prv_double_to_str+0x1f4>
 8016c6a:	e01a      	b.n	8016ca2 <prv_double_to_str+0x272>
        } else {
            for (exp_cnt = 0; in_num >= 10; in_num /= 10, ++exp_cnt) {}
 8016c6c:	2300      	movs	r3, #0
 8016c6e:	673b      	str	r3, [r7, #112]	@ 0x70
 8016c70:	e00d      	b.n	8016c8e <prv_double_to_str+0x25e>
 8016c72:	f04f 0200 	mov.w	r2, #0
 8016c76:	4b2e      	ldr	r3, [pc, #184]	@ (8016d30 <prv_double_to_str+0x300>)
 8016c78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8016c7c:	f7e9 feda 	bl	8000a34 <__aeabi_ddiv>
 8016c80:	4602      	mov	r2, r0
 8016c82:	460b      	mov	r3, r1
 8016c84:	e9c7 2300 	strd	r2, r3, [r7]
 8016c88:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016c8a:	3301      	adds	r3, #1
 8016c8c:	673b      	str	r3, [r7, #112]	@ 0x70
 8016c8e:	f04f 0200 	mov.w	r2, #0
 8016c92:	4b27      	ldr	r3, [pc, #156]	@ (8016d30 <prv_double_to_str+0x300>)
 8016c94:	e9d7 0100 	ldrd	r0, r1, [r7]
 8016c98:	f7ea f828 	bl	8000cec <__aeabi_dcmpge>
 8016c9c:	4603      	mov	r3, r0
 8016c9e:	2b00      	cmp	r3, #0
 8016ca0:	d1e7      	bne.n	8016c72 <prv_double_to_str+0x242>
        }
    }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */

    /* Check precision data */
    chosen_precision = lwi->m.precision; /* This is default value coming from app */
 8016ca2:	68fb      	ldr	r3, [r7, #12]
 8016ca4:	6a1b      	ldr	r3, [r3, #32]
 8016ca6:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (lwi->m.precision >= (int)LWPRINTF_ARRAYSIZE(powers_of_10)) {
 8016ca8:	68fb      	ldr	r3, [r7, #12]
 8016caa:	6a1b      	ldr	r3, [r3, #32]
 8016cac:	2b12      	cmp	r3, #18
 8016cae:	dd03      	ble.n	8016cb8 <prv_double_to_str+0x288>
        lwi->m.precision = (int)LWPRINTF_ARRAYSIZE(powers_of_10) - 1; /* Limit to maximum precision */
 8016cb0:	68fb      	ldr	r3, [r7, #12]
 8016cb2:	2212      	movs	r2, #18
 8016cb4:	621a      	str	r2, [r3, #32]
 8016cb6:	e01f      	b.n	8016cf8 <prv_double_to_str+0x2c8>
        /*
         * Precision is lower than the one selected by app (or user).
         * It means that we have to append ending zeros for precision when printing data
         */
    } else if (!lwi->m.flags.precision) {
 8016cb8:	68fb      	ldr	r3, [r7, #12]
 8016cba:	7f1b      	ldrb	r3, [r3, #28]
 8016cbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016cc0:	b2db      	uxtb	r3, r3
 8016cc2:	2b00      	cmp	r3, #0
 8016cc4:	d106      	bne.n	8016cd4 <prv_double_to_str+0x2a4>
        lwi->m.precision = LWPRINTF_CFG_FLOAT_DEFAULT_PRECISION; /* Default precision when not used */
 8016cc6:	68fb      	ldr	r3, [r7, #12]
 8016cc8:	2206      	movs	r2, #6
 8016cca:	621a      	str	r2, [r3, #32]
        chosen_precision = lwi->m.precision;                     /* There was no precision, update chosen precision */
 8016ccc:	68fb      	ldr	r3, [r7, #12]
 8016cce:	6a1b      	ldr	r3, [r3, #32]
 8016cd0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8016cd2:	e011      	b.n	8016cf8 <prv_double_to_str+0x2c8>
    } else if (lwi->m.flags.precision && lwi->m.precision == 0) {
 8016cd4:	68fb      	ldr	r3, [r7, #12]
 8016cd6:	7f1b      	ldrb	r3, [r3, #28]
 8016cd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016cdc:	b2db      	uxtb	r3, r3
 8016cde:	2b00      	cmp	r3, #0
 8016ce0:	d00a      	beq.n	8016cf8 <prv_double_to_str+0x2c8>
 8016ce2:	68fb      	ldr	r3, [r7, #12]
 8016ce4:	6a1b      	ldr	r3, [r3, #32]
 8016ce6:	2b00      	cmp	r3, #0
 8016ce8:	d106      	bne.n	8016cf8 <prv_double_to_str+0x2c8>
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
        /* Precision must be set to 1 if set to 0 by default */
        if (def_type == 'g') {
 8016cea:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8016cee:	2b67      	cmp	r3, #103	@ 0x67
 8016cf0:	d102      	bne.n	8016cf8 <prv_double_to_str+0x2c8>
            lwi->m.precision = 1;
 8016cf2:	68fb      	ldr	r3, [r7, #12]
 8016cf4:	2201      	movs	r2, #1
 8016cf6:	621a      	str	r2, [r3, #32]
     *
     * A double argument representing an infinity or 'NaN' is converted in the style of an 'f' or 'F' conversion specifier.
     */

    /* Calculate data for number */
    prv_calculate_dbl_num_data(lwi, &dblnum, def_type == 'e' ? in_num : orig_num, def_type);
 8016cf8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8016cfc:	2b65      	cmp	r3, #101	@ 0x65
 8016cfe:	d119      	bne.n	8016d34 <prv_double_to_str+0x304>
 8016d00:	ed97 7b00 	vldr	d7, [r7]
 8016d04:	e018      	b.n	8016d38 <prv_double_to_str+0x308>
 8016d06:	bf00      	nop
 8016d08:	a7640000 	.word	0xa7640000
 8016d0c:	0de0b6b3 	.word	0x0de0b6b3
 8016d10:	0801a40c 	.word	0x0801a40c
 8016d14:	0801a410 	.word	0x0801a410
 8016d18:	0801a414 	.word	0x0801a414
 8016d1c:	0801a41c 	.word	0x0801a41c
 8016d20:	7fefffff 	.word	0x7fefffff
 8016d24:	0801a424 	.word	0x0801a424
 8016d28:	0801a428 	.word	0x0801a428
 8016d2c:	3ff00000 	.word	0x3ff00000
 8016d30:	40240000 	.word	0x40240000
 8016d34:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8016d38:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8016d3c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8016d40:	eeb0 0a47 	vmov.f32	s0, s14
 8016d44:	eef0 0a67 	vmov.f32	s1, s15
 8016d48:	4619      	mov	r1, r3
 8016d4a:	68f8      	ldr	r0, [r7, #12]
 8016d4c:	f7ff fd10 	bl	8016770 <prv_calculate_dbl_num_data>

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Set type G */
    if (def_type == 'g') {
 8016d50:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8016d54:	2b67      	cmp	r3, #103	@ 0x67
 8016d56:	d137      	bne.n	8016dc8 <prv_double_to_str+0x398>
        /* As per standard to decide level of precision */
        if (exp_cnt >= -4 && exp_cnt < lwi->m.precision) {
 8016d58:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016d5a:	f113 0f04 	cmn.w	r3, #4
 8016d5e:	db19      	blt.n	8016d94 <prv_double_to_str+0x364>
 8016d60:	68fb      	ldr	r3, [r7, #12]
 8016d62:	6a1b      	ldr	r3, [r3, #32]
 8016d64:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8016d66:	429a      	cmp	r2, r3
 8016d68:	da14      	bge.n	8016d94 <prv_double_to_str+0x364>
            lwi->m.precision -= exp_cnt + 1;
 8016d6a:	68fb      	ldr	r3, [r7, #12]
 8016d6c:	6a1a      	ldr	r2, [r3, #32]
 8016d6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016d70:	3301      	adds	r3, #1
 8016d72:	1ad2      	subs	r2, r2, r3
 8016d74:	68fb      	ldr	r3, [r7, #12]
 8016d76:	621a      	str	r2, [r3, #32]
            chosen_precision -= exp_cnt + 1;
 8016d78:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016d7a:	3301      	adds	r3, #1
 8016d7c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8016d7e:	1ad3      	subs	r3, r2, r3
 8016d80:	67bb      	str	r3, [r7, #120]	@ 0x78
            lwi->m.type = 'f';
 8016d82:	68fb      	ldr	r3, [r7, #12]
 8016d84:	2266      	movs	r2, #102	@ 0x66
 8016d86:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
            in_num = orig_num;
 8016d8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8016d8e:	e9c7 2300 	strd	r2, r3, [r7]
 8016d92:	e00f      	b.n	8016db4 <prv_double_to_str+0x384>
        } else {
            lwi->m.type = 'e';
 8016d94:	68fb      	ldr	r3, [r7, #12]
 8016d96:	2265      	movs	r2, #101	@ 0x65
 8016d98:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
            if (lwi->m.precision > 0) {
 8016d9c:	68fb      	ldr	r3, [r7, #12]
 8016d9e:	6a1b      	ldr	r3, [r3, #32]
 8016da0:	2b00      	cmp	r3, #0
 8016da2:	dd07      	ble.n	8016db4 <prv_double_to_str+0x384>
                --lwi->m.precision;
 8016da4:	68fb      	ldr	r3, [r7, #12]
 8016da6:	6a1b      	ldr	r3, [r3, #32]
 8016da8:	1e5a      	subs	r2, r3, #1
 8016daa:	68fb      	ldr	r3, [r7, #12]
 8016dac:	621a      	str	r2, [r3, #32]
                --chosen_precision;
 8016dae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8016db0:	3b01      	subs	r3, #1
 8016db2:	67bb      	str	r3, [r7, #120]	@ 0x78
            }
        }
        prv_calculate_dbl_num_data(lwi, &dblnum, in_num, def_type);
 8016db4:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 8016db8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8016dbc:	ed97 0b00 	vldr	d0, [r7]
 8016dc0:	4619      	mov	r1, r3
 8016dc2:	68f8      	ldr	r0, [r7, #12]
 8016dc4:	f7ff fcd4 	bl	8016770 <prv_calculate_dbl_num_data>
    }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */

    /* Set number of digits to display */
    digits_cnt = dblnum.digits_cnt_integer_part;
 8016dc8:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	@ 0x50
 8016dcc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (0) {
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    } else if (def_type == 'g' && lwi->m.precision > 0) {
 8016dce:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8016dd2:	2b67      	cmp	r3, #103	@ 0x67
 8016dd4:	d111      	bne.n	8016dfa <prv_double_to_str+0x3ca>
 8016dd6:	68fb      	ldr	r3, [r7, #12]
 8016dd8:	6a1b      	ldr	r3, [r3, #32]
 8016dda:	2b00      	cmp	r3, #0
 8016ddc:	dd0d      	ble.n	8016dfa <prv_double_to_str+0x3ca>
        digits_cnt += dblnum.digits_cnt_decimal_part_useful;
 8016dde:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8016de2:	461a      	mov	r2, r3
 8016de4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016de6:	4413      	add	r3, r2
 8016de8:	67fb      	str	r3, [r7, #124]	@ 0x7c
        if (dblnum.digits_cnt_decimal_part_useful > 0) {
 8016dea:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8016dee:	2b00      	cmp	r3, #0
 8016df0:	dd12      	ble.n	8016e18 <prv_double_to_str+0x3e8>
            ++digits_cnt;
 8016df2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016df4:	3301      	adds	r3, #1
 8016df6:	67fb      	str	r3, [r7, #124]	@ 0x7c
        if (dblnum.digits_cnt_decimal_part_useful > 0) {
 8016df8:	e00e      	b.n	8016e18 <prv_double_to_str+0x3e8>
        }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    } else {
        if (chosen_precision > 0 && lwi->m.flags.precision) {
 8016dfa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8016dfc:	2b00      	cmp	r3, #0
 8016dfe:	dd0b      	ble.n	8016e18 <prv_double_to_str+0x3e8>
 8016e00:	68fb      	ldr	r3, [r7, #12]
 8016e02:	7f1b      	ldrb	r3, [r3, #28]
 8016e04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016e08:	b2db      	uxtb	r3, r3
 8016e0a:	2b00      	cmp	r3, #0
 8016e0c:	d004      	beq.n	8016e18 <prv_double_to_str+0x3e8>
            /* Add precision digits + dot separator */
            digits_cnt += chosen_precision + 1;
 8016e0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8016e10:	3301      	adds	r3, #1
 8016e12:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8016e14:	4413      	add	r3, r2
 8016e16:	67fb      	str	r3, [r7, #124]	@ 0x7c
        }
    }

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Increase number of digits to display */
    if (lwi->m.type == 'e') {
 8016e18:	68fb      	ldr	r3, [r7, #12]
 8016e1a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8016e1e:	2b65      	cmp	r3, #101	@ 0x65
 8016e20:	d10d      	bne.n	8016e3e <prv_double_to_str+0x40e>
        /* Format is +Exxx, so add 4 or 5 characters (max is 307, min is 00 for exponent) */
        digits_cnt += 4 + (exp_cnt >= 100 || exp_cnt <= -100);
 8016e22:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016e24:	2b63      	cmp	r3, #99	@ 0x63
 8016e26:	dc03      	bgt.n	8016e30 <prv_double_to_str+0x400>
 8016e28:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8016e2a:	f113 0f63 	cmn.w	r3, #99	@ 0x63
 8016e2e:	da01      	bge.n	8016e34 <prv_double_to_str+0x404>
 8016e30:	2301      	movs	r3, #1
 8016e32:	e000      	b.n	8016e36 <prv_double_to_str+0x406>
 8016e34:	2300      	movs	r3, #0
 8016e36:	3304      	adds	r3, #4
 8016e38:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8016e3a:	4413      	add	r3, r2
 8016e3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */

    /* Output strings */
    prv_out_str_before(lwi, digits_cnt);
 8016e3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8016e40:	4619      	mov	r1, r3
 8016e42:	68f8      	ldr	r0, [r7, #12]
 8016e44:	f7ff fa4f 	bl	80162e6 <prv_out_str_before>

    /* Output integer part of number */
    if (dblnum.integer_part == 0) {
 8016e48:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8016e4c:	4313      	orrs	r3, r2
 8016e4e:	d105      	bne.n	8016e5c <prv_double_to_str+0x42c>
        lwi->out_fn(lwi, '0');
 8016e50:	68fb      	ldr	r3, [r7, #12]
 8016e52:	695b      	ldr	r3, [r3, #20]
 8016e54:	2130      	movs	r1, #48	@ 0x30
 8016e56:	68f8      	ldr	r0, [r7, #12]
 8016e58:	4798      	blx	r3
 8016e5a:	e03a      	b.n	8016ed2 <prv_double_to_str+0x4a2>
    } else {
        for (i = 0; dblnum.integer_part > 0; dblnum.integer_part /= 10, ++i) {
 8016e5c:	2300      	movs	r3, #0
 8016e5e:	677b      	str	r3, [r7, #116]	@ 0x74
 8016e60:	e01f      	b.n	8016ea2 <prv_double_to_str+0x472>
            str[i] = (char)'0' + (char)(dblnum.integer_part % 10);
 8016e62:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8016e66:	f04f 020a 	mov.w	r2, #10
 8016e6a:	f04f 0300 	mov.w	r3, #0
 8016e6e:	f7e9 ff51 	bl	8000d14 <__aeabi_ldivmod>
 8016e72:	b2d3      	uxtb	r3, r2
 8016e74:	3330      	adds	r3, #48	@ 0x30
 8016e76:	b2d9      	uxtb	r1, r3
 8016e78:	f107 0218 	add.w	r2, r7, #24
 8016e7c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016e7e:	4413      	add	r3, r2
 8016e80:	460a      	mov	r2, r1
 8016e82:	701a      	strb	r2, [r3, #0]
        for (i = 0; dblnum.integer_part > 0; dblnum.integer_part /= 10, ++i) {
 8016e84:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8016e88:	f04f 020a 	mov.w	r2, #10
 8016e8c:	f04f 0300 	mov.w	r3, #0
 8016e90:	f7e9 ff40 	bl	8000d14 <__aeabi_ldivmod>
 8016e94:	4602      	mov	r2, r0
 8016e96:	460b      	mov	r3, r1
 8016e98:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8016e9c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016e9e:	3301      	adds	r3, #1
 8016ea0:	677b      	str	r3, [r7, #116]	@ 0x74
 8016ea2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8016ea6:	2a01      	cmp	r2, #1
 8016ea8:	f173 0300 	sbcs.w	r3, r3, #0
 8016eac:	dad9      	bge.n	8016e62 <prv_double_to_str+0x432>
        }
        for (; i > 0; --i) {
 8016eae:	e00d      	b.n	8016ecc <prv_double_to_str+0x49c>
            lwi->out_fn(lwi, str[i - 1]);
 8016eb0:	68fb      	ldr	r3, [r7, #12]
 8016eb2:	695b      	ldr	r3, [r3, #20]
 8016eb4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8016eb6:	3a01      	subs	r2, #1
 8016eb8:	3280      	adds	r2, #128	@ 0x80
 8016eba:	443a      	add	r2, r7
 8016ebc:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8016ec0:	4611      	mov	r1, r2
 8016ec2:	68f8      	ldr	r0, [r7, #12]
 8016ec4:	4798      	blx	r3
        for (; i > 0; --i) {
 8016ec6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016ec8:	3b01      	subs	r3, #1
 8016eca:	677b      	str	r3, [r7, #116]	@ 0x74
 8016ecc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016ece:	2b00      	cmp	r3, #0
 8016ed0:	dcee      	bgt.n	8016eb0 <prv_double_to_str+0x480>
        }
    }

    /* Output decimal part */
    if (lwi->m.precision > 0) {
 8016ed2:	68fb      	ldr	r3, [r7, #12]
 8016ed4:	6a1b      	ldr	r3, [r3, #32]
 8016ed6:	2b00      	cmp	r3, #0
 8016ed8:	f340 809a 	ble.w	8017010 <prv_double_to_str+0x5e0>
        int x;
        if (dblnum.digits_cnt_decimal_part_useful > 0) {
 8016edc:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8016ee0:	2b00      	cmp	r3, #0
 8016ee2:	dd04      	ble.n	8016eee <prv_double_to_str+0x4be>
            lwi->out_fn(lwi, '.');
 8016ee4:	68fb      	ldr	r3, [r7, #12]
 8016ee6:	695b      	ldr	r3, [r3, #20]
 8016ee8:	212e      	movs	r1, #46	@ 0x2e
 8016eea:	68f8      	ldr	r0, [r7, #12]
 8016eec:	4798      	blx	r3
        }
        for (i = 0; dblnum.decimal_part > 0; dblnum.decimal_part /= 10, ++i) {
 8016eee:	2300      	movs	r3, #0
 8016ef0:	677b      	str	r3, [r7, #116]	@ 0x74
 8016ef2:	e01f      	b.n	8016f34 <prv_double_to_str+0x504>
            str[i] = (char)'0' + (char)(dblnum.decimal_part % 10);
 8016ef4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8016ef8:	f04f 020a 	mov.w	r2, #10
 8016efc:	f04f 0300 	mov.w	r3, #0
 8016f00:	f7e9 ff08 	bl	8000d14 <__aeabi_ldivmod>
 8016f04:	b2d3      	uxtb	r3, r2
 8016f06:	3330      	adds	r3, #48	@ 0x30
 8016f08:	b2d9      	uxtb	r1, r3
 8016f0a:	f107 0218 	add.w	r2, r7, #24
 8016f0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016f10:	4413      	add	r3, r2
 8016f12:	460a      	mov	r2, r1
 8016f14:	701a      	strb	r2, [r3, #0]
        for (i = 0; dblnum.decimal_part > 0; dblnum.decimal_part /= 10, ++i) {
 8016f16:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8016f1a:	f04f 020a 	mov.w	r2, #10
 8016f1e:	f04f 0300 	mov.w	r3, #0
 8016f22:	f7e9 fef7 	bl	8000d14 <__aeabi_ldivmod>
 8016f26:	4602      	mov	r2, r0
 8016f28:	460b      	mov	r3, r1
 8016f2a:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8016f2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016f30:	3301      	adds	r3, #1
 8016f32:	677b      	str	r3, [r7, #116]	@ 0x74
 8016f34:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8016f38:	2a01      	cmp	r2, #1
 8016f3a:	f173 0300 	sbcs.w	r3, r3, #0
 8016f3e:	dad9      	bge.n	8016ef4 <prv_double_to_str+0x4c4>
        }

        /* Output relevant zeros first, string to print is opposite way */
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
        if (def_type == 'g') {
 8016f40:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8016f44:	2b67      	cmp	r3, #103	@ 0x67
 8016f46:	d11e      	bne.n	8016f86 <prv_double_to_str+0x556>
            /* TODO: This is to be checked */
            for (x = 0; x < (lwi->m.precision - i) && dblnum.digits_cnt_decimal_part_useful > 0;
 8016f48:	2300      	movs	r3, #0
 8016f4a:	667b      	str	r3, [r7, #100]	@ 0x64
 8016f4c:	e00f      	b.n	8016f6e <prv_double_to_str+0x53e>
                 ++x, --dblnum.digits_cnt_decimal_part_useful) {
                lwi->out_fn(lwi, '0');
 8016f4e:	68fb      	ldr	r3, [r7, #12]
 8016f50:	695b      	ldr	r3, [r3, #20]
 8016f52:	2130      	movs	r1, #48	@ 0x30
 8016f54:	68f8      	ldr	r0, [r7, #12]
 8016f56:	4798      	blx	r3
                 ++x, --dblnum.digits_cnt_decimal_part_useful) {
 8016f58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016f5a:	3301      	adds	r3, #1
 8016f5c:	667b      	str	r3, [r7, #100]	@ 0x64
 8016f5e:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8016f62:	b29b      	uxth	r3, r3
 8016f64:	3b01      	subs	r3, #1
 8016f66:	b29b      	uxth	r3, r3
 8016f68:	b21b      	sxth	r3, r3
 8016f6a:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
            for (x = 0; x < (lwi->m.precision - i) && dblnum.digits_cnt_decimal_part_useful > 0;
 8016f6e:	68fb      	ldr	r3, [r7, #12]
 8016f70:	6a1a      	ldr	r2, [r3, #32]
 8016f72:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016f74:	1ad3      	subs	r3, r2, r3
 8016f76:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016f78:	429a      	cmp	r2, r3
 8016f7a:	da33      	bge.n	8016fe4 <prv_double_to_str+0x5b4>
 8016f7c:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8016f80:	2b00      	cmp	r3, #0
 8016f82:	dce4      	bgt.n	8016f4e <prv_double_to_str+0x51e>
 8016f84:	e02e      	b.n	8016fe4 <prv_double_to_str+0x5b4>
            }
        } else
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
        {
            for (x = i; x < lwi->m.precision; ++x) {
 8016f86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016f88:	667b      	str	r3, [r7, #100]	@ 0x64
 8016f8a:	e007      	b.n	8016f9c <prv_double_to_str+0x56c>
                lwi->out_fn(lwi, '0');
 8016f8c:	68fb      	ldr	r3, [r7, #12]
 8016f8e:	695b      	ldr	r3, [r3, #20]
 8016f90:	2130      	movs	r1, #48	@ 0x30
 8016f92:	68f8      	ldr	r0, [r7, #12]
 8016f94:	4798      	blx	r3
            for (x = i; x < lwi->m.precision; ++x) {
 8016f96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016f98:	3301      	adds	r3, #1
 8016f9a:	667b      	str	r3, [r7, #100]	@ 0x64
 8016f9c:	68fb      	ldr	r3, [r7, #12]
 8016f9e:	6a1b      	ldr	r3, [r3, #32]
 8016fa0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016fa2:	429a      	cmp	r2, r3
 8016fa4:	dbf2      	blt.n	8016f8c <prv_double_to_str+0x55c>
            }
        }

        /* Now print string itself */
        for (; i > 0; --i) {
 8016fa6:	e01d      	b.n	8016fe4 <prv_double_to_str+0x5b4>
            lwi->out_fn(lwi, str[i - 1]);
 8016fa8:	68fb      	ldr	r3, [r7, #12]
 8016faa:	695b      	ldr	r3, [r3, #20]
 8016fac:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8016fae:	3a01      	subs	r2, #1
 8016fb0:	3280      	adds	r2, #128	@ 0x80
 8016fb2:	443a      	add	r2, r7
 8016fb4:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8016fb8:	4611      	mov	r1, r2
 8016fba:	68f8      	ldr	r0, [r7, #12]
 8016fbc:	4798      	blx	r3
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
            if (def_type == 'g' && --dblnum.digits_cnt_decimal_part_useful == 0) {
 8016fbe:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8016fc2:	2b67      	cmp	r3, #103	@ 0x67
 8016fc4:	d10b      	bne.n	8016fde <prv_double_to_str+0x5ae>
 8016fc6:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8016fca:	b29b      	uxth	r3, r3
 8016fcc:	3b01      	subs	r3, #1
 8016fce:	b29b      	uxth	r3, r3
 8016fd0:	b21b      	sxth	r3, r3
 8016fd2:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
 8016fd6:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8016fda:	2b00      	cmp	r3, #0
 8016fdc:	d006      	beq.n	8016fec <prv_double_to_str+0x5bc>
        for (; i > 0; --i) {
 8016fde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016fe0:	3b01      	subs	r3, #1
 8016fe2:	677b      	str	r3, [r7, #116]	@ 0x74
 8016fe4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016fe6:	2b00      	cmp	r3, #0
 8016fe8:	dcde      	bgt.n	8016fa8 <prv_double_to_str+0x578>
 8016fea:	e000      	b.n	8016fee <prv_double_to_str+0x5be>
                break;
 8016fec:	bf00      	nop
            }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
        }

        /* Print ending zeros if selected precision is bigger than maximum supported */
        if (def_type != 'g') {
 8016fee:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8016ff2:	2b67      	cmp	r3, #103	@ 0x67
 8016ff4:	d00c      	beq.n	8017010 <prv_double_to_str+0x5e0>
            for (; x < chosen_precision; ++x) {
 8016ff6:	e007      	b.n	8017008 <prv_double_to_str+0x5d8>
                lwi->out_fn(lwi, '0');
 8016ff8:	68fb      	ldr	r3, [r7, #12]
 8016ffa:	695b      	ldr	r3, [r3, #20]
 8016ffc:	2130      	movs	r1, #48	@ 0x30
 8016ffe:	68f8      	ldr	r0, [r7, #12]
 8017000:	4798      	blx	r3
            for (; x < chosen_precision; ++x) {
 8017002:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8017004:	3301      	adds	r3, #1
 8017006:	667b      	str	r3, [r7, #100]	@ 0x64
 8017008:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801700a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801700c:	429a      	cmp	r2, r3
 801700e:	dbf3      	blt.n	8016ff8 <prv_double_to_str+0x5c8>
        }
    }

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Engineering mode output, add exponent part */
    if (lwi->m.type == 'e') {
 8017010:	68fb      	ldr	r3, [r7, #12]
 8017012:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8017016:	2b65      	cmp	r3, #101	@ 0x65
 8017018:	d15c      	bne.n	80170d4 <prv_double_to_str+0x6a4>
        lwi->out_fn(lwi, lwi->m.flags.uc ? 'E' : 'e');
 801701a:	68fb      	ldr	r3, [r7, #12]
 801701c:	695b      	ldr	r3, [r3, #20]
 801701e:	68fa      	ldr	r2, [r7, #12]
 8017020:	7f52      	ldrb	r2, [r2, #29]
 8017022:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 8017026:	b2d2      	uxtb	r2, r2
 8017028:	2a00      	cmp	r2, #0
 801702a:	d001      	beq.n	8017030 <prv_double_to_str+0x600>
 801702c:	2245      	movs	r2, #69	@ 0x45
 801702e:	e000      	b.n	8017032 <prv_double_to_str+0x602>
 8017030:	2265      	movs	r2, #101	@ 0x65
 8017032:	4611      	mov	r1, r2
 8017034:	68f8      	ldr	r0, [r7, #12]
 8017036:	4798      	blx	r3
        lwi->out_fn(lwi, exp_cnt >= 0 ? '+' : '-');
 8017038:	68fb      	ldr	r3, [r7, #12]
 801703a:	695b      	ldr	r3, [r3, #20]
 801703c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 801703e:	2a00      	cmp	r2, #0
 8017040:	db01      	blt.n	8017046 <prv_double_to_str+0x616>
 8017042:	222b      	movs	r2, #43	@ 0x2b
 8017044:	e000      	b.n	8017048 <prv_double_to_str+0x618>
 8017046:	222d      	movs	r2, #45	@ 0x2d
 8017048:	4611      	mov	r1, r2
 801704a:	68f8      	ldr	r0, [r7, #12]
 801704c:	4798      	blx	r3
        if (exp_cnt < 0) {
 801704e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8017050:	2b00      	cmp	r3, #0
 8017052:	da02      	bge.n	801705a <prv_double_to_str+0x62a>
            exp_cnt = -exp_cnt;
 8017054:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8017056:	425b      	negs	r3, r3
 8017058:	673b      	str	r3, [r7, #112]	@ 0x70
        }
        if (exp_cnt >= 100) {
 801705a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801705c:	2b63      	cmp	r3, #99	@ 0x63
 801705e:	dd16      	ble.n	801708e <prv_double_to_str+0x65e>
            lwi->out_fn(lwi, (char)'0' + (char)(exp_cnt / 100));
 8017060:	68fb      	ldr	r3, [r7, #12]
 8017062:	695a      	ldr	r2, [r3, #20]
 8017064:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8017066:	4921      	ldr	r1, [pc, #132]	@ (80170ec <prv_double_to_str+0x6bc>)
 8017068:	fb81 0103 	smull	r0, r1, r1, r3
 801706c:	1149      	asrs	r1, r1, #5
 801706e:	17db      	asrs	r3, r3, #31
 8017070:	1acb      	subs	r3, r1, r3
 8017072:	b2db      	uxtb	r3, r3
 8017074:	3330      	adds	r3, #48	@ 0x30
 8017076:	b2db      	uxtb	r3, r3
 8017078:	4619      	mov	r1, r3
 801707a:	68f8      	ldr	r0, [r7, #12]
 801707c:	4790      	blx	r2
            exp_cnt /= 100;
 801707e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8017080:	4a1a      	ldr	r2, [pc, #104]	@ (80170ec <prv_double_to_str+0x6bc>)
 8017082:	fb82 1203 	smull	r1, r2, r2, r3
 8017086:	1152      	asrs	r2, r2, #5
 8017088:	17db      	asrs	r3, r3, #31
 801708a:	1ad3      	subs	r3, r2, r3
 801708c:	673b      	str	r3, [r7, #112]	@ 0x70
        }
        lwi->out_fn(lwi, (char)'0' + (char)(exp_cnt / 10));
 801708e:	68fb      	ldr	r3, [r7, #12]
 8017090:	695a      	ldr	r2, [r3, #20]
 8017092:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8017094:	4916      	ldr	r1, [pc, #88]	@ (80170f0 <prv_double_to_str+0x6c0>)
 8017096:	fb81 0103 	smull	r0, r1, r1, r3
 801709a:	1089      	asrs	r1, r1, #2
 801709c:	17db      	asrs	r3, r3, #31
 801709e:	1acb      	subs	r3, r1, r3
 80170a0:	b2db      	uxtb	r3, r3
 80170a2:	3330      	adds	r3, #48	@ 0x30
 80170a4:	b2db      	uxtb	r3, r3
 80170a6:	4619      	mov	r1, r3
 80170a8:	68f8      	ldr	r0, [r7, #12]
 80170aa:	4790      	blx	r2
        lwi->out_fn(lwi, (char)'0' + (char)(exp_cnt % 10));
 80170ac:	68fb      	ldr	r3, [r7, #12]
 80170ae:	695c      	ldr	r4, [r3, #20]
 80170b0:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80170b2:	4b0f      	ldr	r3, [pc, #60]	@ (80170f0 <prv_double_to_str+0x6c0>)
 80170b4:	fb83 1302 	smull	r1, r3, r3, r2
 80170b8:	1099      	asrs	r1, r3, #2
 80170ba:	17d3      	asrs	r3, r2, #31
 80170bc:	1ac9      	subs	r1, r1, r3
 80170be:	460b      	mov	r3, r1
 80170c0:	009b      	lsls	r3, r3, #2
 80170c2:	440b      	add	r3, r1
 80170c4:	005b      	lsls	r3, r3, #1
 80170c6:	1ad1      	subs	r1, r2, r3
 80170c8:	b2cb      	uxtb	r3, r1
 80170ca:	3330      	adds	r3, #48	@ 0x30
 80170cc:	b2db      	uxtb	r3, r3
 80170ce:	4619      	mov	r1, r3
 80170d0:	68f8      	ldr	r0, [r7, #12]
 80170d2:	47a0      	blx	r4
    }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    prv_out_str_after(lwi, digits_cnt);
 80170d4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80170d6:	4619      	mov	r1, r3
 80170d8:	68f8      	ldr	r0, [r7, #12]
 80170da:	f7ff fa32 	bl	8016542 <prv_out_str_after>

    return 1;
 80170de:	2301      	movs	r3, #1
}
 80170e0:	4618      	mov	r0, r3
 80170e2:	3780      	adds	r7, #128	@ 0x80
 80170e4:	46bd      	mov	sp, r7
 80170e6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80170ea:	bf00      	nop
 80170ec:	51eb851f 	.word	0x51eb851f
 80170f0:	66666667 	.word	0x66666667

080170f4 <prv_format>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       arg: Variable parameters list
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_format(lwprintf_int_t* lwi, va_list arg) {
 80170f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80170f8:	b09d      	sub	sp, #116	@ 0x74
 80170fa:	af00      	add	r7, sp, #0
 80170fc:	6378      	str	r0, [r7, #52]	@ 0x34
 80170fe:	6339      	str	r1, [r7, #48]	@ 0x30
    uint8_t detected = 0;
 8017100:	2300      	movs	r3, #0
 8017102:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    const char* fmt = lwi->fmt;
 8017106:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017108:	685b      	ldr	r3, [r3, #4]
 801710a:	63bb      	str	r3, [r7, #56]	@ 0x38
         || !lwprintf_sys_mutex_wait(&lwi->lwobj->mutex))) { /* Cannot acquire mutex */
        return 0;
    }
#endif /* LWPRINTF_CFG_OS && !LWPRINTF_CFG_OS_MANUAL_PROTECT */

    while (fmt != NULL && *fmt != '\0') {
 801710c:	f000 bc91 	b.w	8017a32 <prv_format+0x93e>
        /* Check if we should stop processing */
        if (lwi->is_print_cancelled) {
 8017110:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017112:	7e1b      	ldrb	r3, [r3, #24]
 8017114:	2b00      	cmp	r3, #0
 8017116:	f040 8495 	bne.w	8017a44 <prv_format+0x950>
            break;
        }

        /* Detect beginning */
        if (*fmt != '%') {
 801711a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801711c:	781b      	ldrb	r3, [r3, #0]
 801711e:	2b25      	cmp	r3, #37	@ 0x25
 8017120:	d00b      	beq.n	801713a <prv_format+0x46>
            lwi->out_fn(lwi, *fmt); /* Output character */
 8017122:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017124:	695a      	ldr	r2, [r3, #20]
 8017126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017128:	781b      	ldrb	r3, [r3, #0]
 801712a:	4619      	mov	r1, r3
 801712c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801712e:	4790      	blx	r2
            ++fmt;
 8017130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017132:	3301      	adds	r3, #1
 8017134:	63bb      	str	r3, [r7, #56]	@ 0x38
            continue;
 8017136:	f000 bc7c 	b.w	8017a32 <prv_format+0x93e>
        }
        ++fmt;
 801713a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801713c:	3301      	adds	r3, #1
 801713e:	63bb      	str	r3, [r7, #56]	@ 0x38
        memset(&lwi->m, 0x00, sizeof(lwi->m)); /* Reset structure */
 8017140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017142:	331c      	adds	r3, #28
 8017144:	2210      	movs	r2, #16
 8017146:	2100      	movs	r1, #0
 8017148:	4618      	mov	r0, r3
 801714a:	f002 fefb 	bl	8019f44 <memset>
        /* %[flags][width][.precision][length]type */
        /* Go to https://docs.majerle.eu for more info about supported features */

        /* Check [flags] */
        /* It can have multiple flags in any order */
        detected = 1;
 801714e:	2301      	movs	r3, #1
 8017150:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
        do {
            switch (*fmt) {
 8017154:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017156:	781b      	ldrb	r3, [r3, #0]
 8017158:	3b20      	subs	r3, #32
 801715a:	2b10      	cmp	r3, #16
 801715c:	d848      	bhi.n	80171f0 <prv_format+0xfc>
 801715e:	a201      	add	r2, pc, #4	@ (adr r2, 8017164 <prv_format+0x70>)
 8017160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017164:	080171c1 	.word	0x080171c1
 8017168:	080171f1 	.word	0x080171f1
 801716c:	080171f1 	.word	0x080171f1
 8017170:	080171e5 	.word	0x080171e5
 8017174:	080171f1 	.word	0x080171f1
 8017178:	080171f1 	.word	0x080171f1
 801717c:	080171f1 	.word	0x080171f1
 8017180:	080171d9 	.word	0x080171d9
 8017184:	080171f1 	.word	0x080171f1
 8017188:	080171f1 	.word	0x080171f1
 801718c:	080171f1 	.word	0x080171f1
 8017190:	080171b5 	.word	0x080171b5
 8017194:	080171f1 	.word	0x080171f1
 8017198:	080171a9 	.word	0x080171a9
 801719c:	080171f1 	.word	0x080171f1
 80171a0:	080171f1 	.word	0x080171f1
 80171a4:	080171cd 	.word	0x080171cd
                case '-': lwi->m.flags.left_align = 1; break;
 80171a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80171aa:	7f13      	ldrb	r3, [r2, #28]
 80171ac:	f043 0301 	orr.w	r3, r3, #1
 80171b0:	7713      	strb	r3, [r2, #28]
 80171b2:	e021      	b.n	80171f8 <prv_format+0x104>
                case '+': lwi->m.flags.plus = 1; break;
 80171b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80171b6:	7f13      	ldrb	r3, [r2, #28]
 80171b8:	f043 0302 	orr.w	r3, r3, #2
 80171bc:	7713      	strb	r3, [r2, #28]
 80171be:	e01b      	b.n	80171f8 <prv_format+0x104>
                case ' ': lwi->m.flags.space = 1; break;
 80171c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80171c2:	7f13      	ldrb	r3, [r2, #28]
 80171c4:	f043 0304 	orr.w	r3, r3, #4
 80171c8:	7713      	strb	r3, [r2, #28]
 80171ca:	e015      	b.n	80171f8 <prv_format+0x104>
                case '0': lwi->m.flags.zero = 1; break;
 80171cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80171ce:	7f13      	ldrb	r3, [r2, #28]
 80171d0:	f043 0308 	orr.w	r3, r3, #8
 80171d4:	7713      	strb	r3, [r2, #28]
 80171d6:	e00f      	b.n	80171f8 <prv_format+0x104>
                case '\'': lwi->m.flags.thousands = 1; break;
 80171d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80171da:	7f13      	ldrb	r3, [r2, #28]
 80171dc:	f043 0310 	orr.w	r3, r3, #16
 80171e0:	7713      	strb	r3, [r2, #28]
 80171e2:	e009      	b.n	80171f8 <prv_format+0x104>
                case '#': lwi->m.flags.alt = 1; break;
 80171e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80171e6:	7f13      	ldrb	r3, [r2, #28]
 80171e8:	f043 0320 	orr.w	r3, r3, #32
 80171ec:	7713      	strb	r3, [r2, #28]
 80171ee:	e003      	b.n	80171f8 <prv_format+0x104>
                default: detected = 0; break;
 80171f0:	2300      	movs	r3, #0
 80171f2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 80171f6:	bf00      	nop
            }
            if (detected) {
 80171f8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80171fc:	2b00      	cmp	r3, #0
 80171fe:	d002      	beq.n	8017206 <prv_format+0x112>
                ++fmt;
 8017200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017202:	3301      	adds	r3, #1
 8017204:	63bb      	str	r3, [r7, #56]	@ 0x38
            }
        } while (detected);
 8017206:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801720a:	2b00      	cmp	r3, #0
 801720c:	d1a2      	bne.n	8017154 <prv_format+0x60>

        /* Check [width] */
        lwi->m.width = 0;
 801720e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017210:	2300      	movs	r3, #0
 8017212:	6253      	str	r3, [r2, #36]	@ 0x24
        if (CHARISNUM(*fmt)) { /* Fixed width check */
 8017214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017216:	781b      	ldrb	r3, [r3, #0]
 8017218:	2b2f      	cmp	r3, #47	@ 0x2f
 801721a:	d90c      	bls.n	8017236 <prv_format+0x142>
 801721c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801721e:	781b      	ldrb	r3, [r3, #0]
 8017220:	2b39      	cmp	r3, #57	@ 0x39
 8017222:	d808      	bhi.n	8017236 <prv_format+0x142>
            /* If number is negative, it has been captured from previous step (left align) */
            lwi->m.width = prv_parse_num(&fmt); /* Number from string directly */
 8017224:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8017228:	4618      	mov	r0, r3
 801722a:	f7ff f833 	bl	8016294 <prv_parse_num>
 801722e:	4602      	mov	r2, r0
 8017230:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017232:	625a      	str	r2, [r3, #36]	@ 0x24
 8017234:	e01b      	b.n	801726e <prv_format+0x17a>
        } else if (*fmt == '*') {               /* Or variable check */
 8017236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017238:	781b      	ldrb	r3, [r3, #0]
 801723a:	2b2a      	cmp	r3, #42	@ 0x2a
 801723c:	d117      	bne.n	801726e <prv_format+0x17a>
            const int w = (int)va_arg(arg, int);
 801723e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017240:	1d13      	adds	r3, r2, #4
 8017242:	633b      	str	r3, [r7, #48]	@ 0x30
 8017244:	6813      	ldr	r3, [r2, #0]
 8017246:	64fb      	str	r3, [r7, #76]	@ 0x4c
            if (w < 0) {
 8017248:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801724a:	2b00      	cmp	r3, #0
 801724c:	da09      	bge.n	8017262 <prv_format+0x16e>
                lwi->m.flags.left_align = 1; /* Negative width means left aligned */
 801724e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017250:	7f13      	ldrb	r3, [r2, #28]
 8017252:	f043 0301 	orr.w	r3, r3, #1
 8017256:	7713      	strb	r3, [r2, #28]
                lwi->m.width = -w;
 8017258:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801725a:	425a      	negs	r2, r3
 801725c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801725e:	625a      	str	r2, [r3, #36]	@ 0x24
 8017260:	e002      	b.n	8017268 <prv_format+0x174>
            } else {
                lwi->m.width = w;
 8017262:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017264:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017266:	6253      	str	r3, [r2, #36]	@ 0x24
            }
            ++fmt;
 8017268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801726a:	3301      	adds	r3, #1
 801726c:	63bb      	str	r3, [r7, #56]	@ 0x38
        }

        /* Check [.precision] */
        lwi->m.precision = 0;
 801726e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017270:	2300      	movs	r3, #0
 8017272:	6213      	str	r3, [r2, #32]
        if (*fmt == '.') { /* Precision flag is detected */
 8017274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017276:	781b      	ldrb	r3, [r3, #0]
 8017278:	2b2e      	cmp	r3, #46	@ 0x2e
 801727a:	d129      	bne.n	80172d0 <prv_format+0x1dc>
            lwi->m.flags.precision = 1;
 801727c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801727e:	7f13      	ldrb	r3, [r2, #28]
 8017280:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017284:	7713      	strb	r3, [r2, #28]
            if (*++fmt == '*') { /* Variable check */
 8017286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017288:	3301      	adds	r3, #1
 801728a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801728c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801728e:	781b      	ldrb	r3, [r3, #0]
 8017290:	2b2a      	cmp	r3, #42	@ 0x2a
 8017292:	d10d      	bne.n	80172b0 <prv_format+0x1bc>
                const int pr = (int)va_arg(arg, int);
 8017294:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017296:	1d13      	adds	r3, r2, #4
 8017298:	633b      	str	r3, [r7, #48]	@ 0x30
 801729a:	6813      	ldr	r3, [r2, #0]
 801729c:	64bb      	str	r3, [r7, #72]	@ 0x48
                lwi->m.precision = pr > 0 ? pr : 0;
 801729e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80172a0:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 80172a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80172a6:	621a      	str	r2, [r3, #32]
                ++fmt;
 80172a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80172aa:	3301      	adds	r3, #1
 80172ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80172ae:	e00f      	b.n	80172d0 <prv_format+0x1dc>
            } else if (CHARISNUM(*fmt)) { /* Directly in the string */
 80172b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80172b2:	781b      	ldrb	r3, [r3, #0]
 80172b4:	2b2f      	cmp	r3, #47	@ 0x2f
 80172b6:	d90b      	bls.n	80172d0 <prv_format+0x1dc>
 80172b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80172ba:	781b      	ldrb	r3, [r3, #0]
 80172bc:	2b39      	cmp	r3, #57	@ 0x39
 80172be:	d807      	bhi.n	80172d0 <prv_format+0x1dc>
                lwi->m.precision = prv_parse_num(&fmt);
 80172c0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80172c4:	4618      	mov	r0, r3
 80172c6:	f7fe ffe5 	bl	8016294 <prv_parse_num>
 80172ca:	4602      	mov	r2, r0
 80172cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80172ce:	621a      	str	r2, [r3, #32]
            }
        }

        /* Check [length] */
        detected = 1;
 80172d0:	2301      	movs	r3, #1
 80172d2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
        switch (*fmt) {
 80172d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80172d8:	781b      	ldrb	r3, [r3, #0]
 80172da:	3b4c      	subs	r3, #76	@ 0x4c
 80172dc:	2b2e      	cmp	r3, #46	@ 0x2e
 80172de:	f200 80a1 	bhi.w	8017424 <prv_format+0x330>
 80172e2:	a201      	add	r2, pc, #4	@ (adr r2, 80172e8 <prv_format+0x1f4>)
 80172e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80172e8:	0801742d 	.word	0x0801742d
 80172ec:	08017425 	.word	0x08017425
 80172f0:	08017425 	.word	0x08017425
 80172f4:	08017425 	.word	0x08017425
 80172f8:	08017425 	.word	0x08017425
 80172fc:	08017425 	.word	0x08017425
 8017300:	08017425 	.word	0x08017425
 8017304:	08017425 	.word	0x08017425
 8017308:	08017425 	.word	0x08017425
 801730c:	08017425 	.word	0x08017425
 8017310:	08017425 	.word	0x08017425
 8017314:	08017425 	.word	0x08017425
 8017318:	08017425 	.word	0x08017425
 801731c:	08017425 	.word	0x08017425
 8017320:	08017425 	.word	0x08017425
 8017324:	08017425 	.word	0x08017425
 8017328:	08017425 	.word	0x08017425
 801732c:	08017425 	.word	0x08017425
 8017330:	08017425 	.word	0x08017425
 8017334:	08017425 	.word	0x08017425
 8017338:	08017425 	.word	0x08017425
 801733c:	08017425 	.word	0x08017425
 8017340:	08017425 	.word	0x08017425
 8017344:	08017425 	.word	0x08017425
 8017348:	08017425 	.word	0x08017425
 801734c:	08017425 	.word	0x08017425
 8017350:	08017425 	.word	0x08017425
 8017354:	08017425 	.word	0x08017425
 8017358:	080173a5 	.word	0x080173a5
 801735c:	08017425 	.word	0x08017425
 8017360:	08017413 	.word	0x08017413
 8017364:	08017425 	.word	0x08017425
 8017368:	080173d3 	.word	0x080173d3
 801736c:	08017425 	.word	0x08017425
 8017370:	08017425 	.word	0x08017425
 8017374:	08017425 	.word	0x08017425
 8017378:	08017425 	.word	0x08017425
 801737c:	08017425 	.word	0x08017425
 8017380:	08017425 	.word	0x08017425
 8017384:	08017425 	.word	0x08017425
 8017388:	0801742d 	.word	0x0801742d
 801738c:	08017425 	.word	0x08017425
 8017390:	08017425 	.word	0x08017425
 8017394:	08017425 	.word	0x08017425
 8017398:	08017425 	.word	0x08017425
 801739c:	08017425 	.word	0x08017425
 80173a0:	08017401 	.word	0x08017401
            case 'h':
                lwi->m.flags.char_short = 1;     /* Single h detected */
 80173a4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80173a6:	7f4b      	ldrb	r3, [r1, #29]
 80173a8:	2201      	movs	r2, #1
 80173aa:	f362 0383 	bfi	r3, r2, #2, #2
 80173ae:	774b      	strb	r3, [r1, #29]
                if (*++fmt == 'h') {             /* Does it follow by another h? */
 80173b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80173b2:	3301      	adds	r3, #1
 80173b4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80173b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80173b8:	781b      	ldrb	r3, [r3, #0]
 80173ba:	2b68      	cmp	r3, #104	@ 0x68
 80173bc:	d138      	bne.n	8017430 <prv_format+0x33c>
                    lwi->m.flags.char_short = 2; /* Second h detected */
 80173be:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80173c0:	7f4b      	ldrb	r3, [r1, #29]
 80173c2:	2202      	movs	r2, #2
 80173c4:	f362 0383 	bfi	r3, r2, #2, #2
 80173c8:	774b      	strb	r3, [r1, #29]
                    ++fmt;
 80173ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80173cc:	3301      	adds	r3, #1
 80173ce:	63bb      	str	r3, [r7, #56]	@ 0x38
                }
                break;
 80173d0:	e02e      	b.n	8017430 <prv_format+0x33c>
            case 'l':
                lwi->m.flags.longlong = 1;     /* Single l detected */
 80173d2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80173d4:	7f4b      	ldrb	r3, [r1, #29]
 80173d6:	2201      	movs	r2, #1
 80173d8:	f362 0301 	bfi	r3, r2, #0, #2
 80173dc:	774b      	strb	r3, [r1, #29]
                if (*++fmt == 'l') {           /* Does it follow by another l? */
 80173de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80173e0:	3301      	adds	r3, #1
 80173e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80173e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80173e6:	781b      	ldrb	r3, [r3, #0]
 80173e8:	2b6c      	cmp	r3, #108	@ 0x6c
 80173ea:	d123      	bne.n	8017434 <prv_format+0x340>
                    lwi->m.flags.longlong = 2; /* Second l detected */
 80173ec:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80173ee:	7f4b      	ldrb	r3, [r1, #29]
 80173f0:	2202      	movs	r2, #2
 80173f2:	f362 0301 	bfi	r3, r2, #0, #2
 80173f6:	774b      	strb	r3, [r1, #29]
                    ++fmt;
 80173f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80173fa:	3301      	adds	r3, #1
 80173fc:	63bb      	str	r3, [r7, #56]	@ 0x38
                }
                break;
 80173fe:	e019      	b.n	8017434 <prv_format+0x340>
            case 'L': break;
            case 'z':
                lwi->m.flags.sz_t = 1; /* Size T flag */
 8017400:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017402:	7f53      	ldrb	r3, [r2, #29]
 8017404:	f043 0310 	orr.w	r3, r3, #16
 8017408:	7753      	strb	r3, [r2, #29]
                ++fmt;
 801740a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801740c:	3301      	adds	r3, #1
 801740e:	63bb      	str	r3, [r7, #56]	@ 0x38
                break;
 8017410:	e011      	b.n	8017436 <prv_format+0x342>
            case 'j':
                lwi->m.flags.umax_t = 1; /* uintmax_t flag */
 8017412:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017414:	7f53      	ldrb	r3, [r2, #29]
 8017416:	f043 0320 	orr.w	r3, r3, #32
 801741a:	7753      	strb	r3, [r2, #29]
                ++fmt;
 801741c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801741e:	3301      	adds	r3, #1
 8017420:	63bb      	str	r3, [r7, #56]	@ 0x38
                break;
 8017422:	e008      	b.n	8017436 <prv_format+0x342>
            case 't': break;
            default: detected = 0;
 8017424:	2300      	movs	r3, #0
 8017426:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 801742a:	e004      	b.n	8017436 <prv_format+0x342>
            case 'L': break;
 801742c:	bf00      	nop
 801742e:	e002      	b.n	8017436 <prv_format+0x342>
                break;
 8017430:	bf00      	nop
 8017432:	e000      	b.n	8017436 <prv_format+0x342>
                break;
 8017434:	bf00      	nop
        }

        /* Check type */
        lwi->m.type = *fmt + (char)((*fmt >= 'A' && *fmt <= 'Z') ? 0x20 : 0x00);
 8017436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017438:	781a      	ldrb	r2, [r3, #0]
 801743a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801743c:	781b      	ldrb	r3, [r3, #0]
 801743e:	2b40      	cmp	r3, #64	@ 0x40
 8017440:	d905      	bls.n	801744e <prv_format+0x35a>
 8017442:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017444:	781b      	ldrb	r3, [r3, #0]
 8017446:	2b5a      	cmp	r3, #90	@ 0x5a
 8017448:	d801      	bhi.n	801744e <prv_format+0x35a>
 801744a:	2320      	movs	r3, #32
 801744c:	e000      	b.n	8017450 <prv_format+0x35c>
 801744e:	2300      	movs	r3, #0
 8017450:	4413      	add	r3, r2
 8017452:	b2db      	uxtb	r3, r3
 8017454:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017456:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
        if (*fmt >= 'A' && *fmt <= 'Z') {
 801745a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801745c:	781b      	ldrb	r3, [r3, #0]
 801745e:	2b40      	cmp	r3, #64	@ 0x40
 8017460:	d908      	bls.n	8017474 <prv_format+0x380>
 8017462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017464:	781b      	ldrb	r3, [r3, #0]
 8017466:	2b5a      	cmp	r3, #90	@ 0x5a
 8017468:	d804      	bhi.n	8017474 <prv_format+0x380>
            lwi->m.flags.uc = 1;
 801746a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801746c:	7f53      	ldrb	r3, [r2, #29]
 801746e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017472:	7753      	strb	r3, [r2, #29]
        }
        switch (*fmt) {
 8017474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017476:	781b      	ldrb	r3, [r3, #0]
 8017478:	3b25      	subs	r3, #37	@ 0x25
 801747a:	2b53      	cmp	r3, #83	@ 0x53
 801747c:	f200 82cb 	bhi.w	8017a16 <prv_format+0x922>
 8017480:	a201      	add	r2, pc, #4	@ (adr r2, 8017488 <prv_format+0x394>)
 8017482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017486:	bf00      	nop
 8017488:	080178c9 	.word	0x080178c9
 801748c:	08017a17 	.word	0x08017a17
 8017490:	08017a17 	.word	0x08017a17
 8017494:	08017a17 	.word	0x08017a17
 8017498:	08017a17 	.word	0x08017a17
 801749c:	08017a17 	.word	0x08017a17
 80174a0:	08017a17 	.word	0x08017a17
 80174a4:	08017a17 	.word	0x08017a17
 80174a8:	08017a17 	.word	0x08017a17
 80174ac:	08017a17 	.word	0x08017a17
 80174b0:	08017a17 	.word	0x08017a17
 80174b4:	08017a17 	.word	0x08017a17
 80174b8:	08017a17 	.word	0x08017a17
 80174bc:	08017a17 	.word	0x08017a17
 80174c0:	08017a17 	.word	0x08017a17
 80174c4:	08017a17 	.word	0x08017a17
 80174c8:	08017a17 	.word	0x08017a17
 80174cc:	08017a17 	.word	0x08017a17
 80174d0:	08017a17 	.word	0x08017a17
 80174d4:	08017a17 	.word	0x08017a17
 80174d8:	08017a17 	.word	0x08017a17
 80174dc:	08017a17 	.word	0x08017a17
 80174e0:	08017a17 	.word	0x08017a17
 80174e4:	08017a17 	.word	0x08017a17
 80174e8:	08017a17 	.word	0x08017a17
 80174ec:	08017a17 	.word	0x08017a17
 80174f0:	08017a17 	.word	0x08017a17
 80174f4:	08017a17 	.word	0x08017a17
 80174f8:	080175d9 	.word	0x080175d9
 80174fc:	08017689 	.word	0x08017689
 8017500:	08017a17 	.word	0x08017a17
 8017504:	08017a17 	.word	0x08017a17
 8017508:	08017891 	.word	0x08017891
 801750c:	08017891 	.word	0x08017891
 8017510:	08017891 	.word	0x08017891
 8017514:	08017a17 	.word	0x08017a17
 8017518:	08017a17 	.word	0x08017a17
 801751c:	08017a17 	.word	0x08017a17
 8017520:	080178d5 	.word	0x080178d5
 8017524:	08017a17 	.word	0x08017a17
 8017528:	08017a17 	.word	0x08017a17
 801752c:	08017a17 	.word	0x08017a17
 8017530:	08017a17 	.word	0x08017a17
 8017534:	08017a17 	.word	0x08017a17
 8017538:	08017a17 	.word	0x08017a17
 801753c:	08017a17 	.word	0x08017a17
 8017540:	08017a17 	.word	0x08017a17
 8017544:	08017a17 	.word	0x08017a17
 8017548:	08017a17 	.word	0x08017a17
 801754c:	08017a17 	.word	0x08017a17
 8017550:	08017a17 	.word	0x08017a17
 8017554:	08017689 	.word	0x08017689
 8017558:	08017a17 	.word	0x08017a17
 801755c:	08017a17 	.word	0x08017a17
 8017560:	08017a17 	.word	0x08017a17
 8017564:	08017a17 	.word	0x08017a17
 8017568:	08017a17 	.word	0x08017a17
 801756c:	08017a17 	.word	0x08017a17
 8017570:	08017a17 	.word	0x08017a17
 8017574:	08017a17 	.word	0x08017a17
 8017578:	080175d9 	.word	0x080175d9
 801757c:	08017689 	.word	0x08017689
 8017580:	080175f1 	.word	0x080175f1
 8017584:	08017607 	.word	0x08017607
 8017588:	08017891 	.word	0x08017891
 801758c:	08017891 	.word	0x08017891
 8017590:	08017891 	.word	0x08017891
 8017594:	08017a17 	.word	0x08017a17
 8017598:	08017607 	.word	0x08017607
 801759c:	08017a17 	.word	0x08017a17
 80175a0:	080178d5 	.word	0x080178d5
 80175a4:	08017a17 	.word	0x08017a17
 80175a8:	08017a17 	.word	0x08017a17
 80175ac:	080178b3 	.word	0x080178b3
 80175b0:	08017689 	.word	0x08017689
 80175b4:	08017855 	.word	0x08017855
 80175b8:	08017a17 	.word	0x08017a17
 80175bc:	08017a17 	.word	0x08017a17
 80175c0:	0801780b 	.word	0x0801780b
 80175c4:	08017a17 	.word	0x08017a17
 80175c8:	08017689 	.word	0x08017689
 80175cc:	08017a17 	.word	0x08017a17
 80175d0:	08017a17 	.word	0x08017a17
 80175d4:	08017689 	.word	0x08017689
            case 'a':
            case 'A':
                /* Double in hexadecimal notation */
                (void)va_arg(arg, double);      /* Read argument to ignore it and move to next one */
 80175d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80175da:	3307      	adds	r3, #7
 80175dc:	f023 0307 	bic.w	r3, r3, #7
 80175e0:	3308      	adds	r3, #8
 80175e2:	633b      	str	r3, [r7, #48]	@ 0x30
                prv_out_str_raw(lwi, "NaN", 3); /* Print string */
 80175e4:	2203      	movs	r2, #3
 80175e6:	4999      	ldr	r1, [pc, #612]	@ (801784c <prv_format+0x758>)
 80175e8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80175ea:	f7fe ffcc 	bl	8016586 <prv_out_str_raw>
                break;
 80175ee:	e21d      	b.n	8017a2c <prv_format+0x938>
            case 'c': lwi->out_fn(lwi, (char)va_arg(arg, int)); break;
 80175f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80175f2:	695c      	ldr	r4, [r3, #20]
 80175f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80175f6:	1d13      	adds	r3, r2, #4
 80175f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80175fa:	6813      	ldr	r3, [r2, #0]
 80175fc:	b2db      	uxtb	r3, r3
 80175fe:	4619      	mov	r1, r3
 8017600:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8017602:	47a0      	blx	r4
 8017604:	e212      	b.n	8017a2c <prv_format+0x938>
#if LWPRINTF_CFG_SUPPORT_TYPE_INT
            case 'd':
            case 'i': {
                /* Check for different length parameters */
                lwi->m.base = 10;
 8017606:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017608:	230a      	movs	r3, #10
 801760a:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
                if (lwi->m.flags.longlong == 0) {
 801760e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017610:	7f5b      	ldrb	r3, [r3, #29]
 8017612:	f003 0303 	and.w	r3, r3, #3
 8017616:	b2db      	uxtb	r3, r3
 8017618:	2b00      	cmp	r3, #0
 801761a:	d10c      	bne.n	8017636 <prv_format+0x542>
                    prv_longest_signed_int_to_str(lwi, (int_maxtype_t)va_arg(arg, signed int));
 801761c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801761e:	1d13      	adds	r3, r2, #4
 8017620:	633b      	str	r3, [r7, #48]	@ 0x30
 8017622:	6813      	ldr	r3, [r2, #0]
 8017624:	17da      	asrs	r2, r3, #31
 8017626:	62bb      	str	r3, [r7, #40]	@ 0x28
 8017628:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801762a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 801762e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8017630:	f7ff f860 	bl	80166f4 <prv_longest_signed_int_to_str>
#if LWPRINTF_CFG_SUPPORT_LONG_LONG
                } else if (lwi->m.flags.longlong == 2) {
                    prv_longest_signed_int_to_str(lwi, (int_maxtype_t)va_arg(arg, signed long long int));
#endif /* LWPRINTF_CFG_SUPPORT_LONG_LONG */
                }
                break;
 8017634:	e1f7      	b.n	8017a26 <prv_format+0x932>
                } else if (lwi->m.flags.longlong == 1) {
 8017636:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017638:	7f5b      	ldrb	r3, [r3, #29]
 801763a:	f003 0303 	and.w	r3, r3, #3
 801763e:	b2db      	uxtb	r3, r3
 8017640:	2b01      	cmp	r3, #1
 8017642:	d10c      	bne.n	801765e <prv_format+0x56a>
                    prv_longest_signed_int_to_str(lwi, (int_maxtype_t)va_arg(arg, signed long int));
 8017644:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017646:	1d13      	adds	r3, r2, #4
 8017648:	633b      	str	r3, [r7, #48]	@ 0x30
 801764a:	6813      	ldr	r3, [r2, #0]
 801764c:	17da      	asrs	r2, r3, #31
 801764e:	623b      	str	r3, [r7, #32]
 8017650:	627a      	str	r2, [r7, #36]	@ 0x24
 8017652:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8017656:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8017658:	f7ff f84c 	bl	80166f4 <prv_longest_signed_int_to_str>
                break;
 801765c:	e1e3      	b.n	8017a26 <prv_format+0x932>
                } else if (lwi->m.flags.longlong == 2) {
 801765e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017660:	7f5b      	ldrb	r3, [r3, #29]
 8017662:	f003 0303 	and.w	r3, r3, #3
 8017666:	b2db      	uxtb	r3, r3
 8017668:	2b02      	cmp	r3, #2
 801766a:	f040 81dc 	bne.w	8017a26 <prv_format+0x932>
                    prv_longest_signed_int_to_str(lwi, (int_maxtype_t)va_arg(arg, signed long long int));
 801766e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017670:	3307      	adds	r3, #7
 8017672:	f023 0207 	bic.w	r2, r3, #7
 8017676:	f102 0308 	add.w	r3, r2, #8
 801767a:	633b      	str	r3, [r7, #48]	@ 0x30
 801767c:	e9d2 2300 	ldrd	r2, r3, [r2]
 8017680:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8017682:	f7ff f837 	bl	80166f4 <prv_longest_signed_int_to_str>
                break;
 8017686:	e1ce      	b.n	8017a26 <prv_format+0x932>
            case 'B':
            case 'o':
            case 'u':
            case 'x':
            case 'X':
                if (*fmt == 'b' || *fmt == 'B') {
 8017688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801768a:	781b      	ldrb	r3, [r3, #0]
 801768c:	2b62      	cmp	r3, #98	@ 0x62
 801768e:	d003      	beq.n	8017698 <prv_format+0x5a4>
 8017690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017692:	781b      	ldrb	r3, [r3, #0]
 8017694:	2b42      	cmp	r3, #66	@ 0x42
 8017696:	d104      	bne.n	80176a2 <prv_format+0x5ae>
                    lwi->m.base = 2;
 8017698:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801769a:	2302      	movs	r3, #2
 801769c:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 80176a0:	e01d      	b.n	80176de <prv_format+0x5ea>
                } else if (*fmt == 'o') {
 80176a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80176a4:	781b      	ldrb	r3, [r3, #0]
 80176a6:	2b6f      	cmp	r3, #111	@ 0x6f
 80176a8:	d104      	bne.n	80176b4 <prv_format+0x5c0>
                    lwi->m.base = 8;
 80176aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80176ac:	2308      	movs	r3, #8
 80176ae:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 80176b2:	e014      	b.n	80176de <prv_format+0x5ea>
                } else if (*fmt == 'u') {
 80176b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80176b6:	781b      	ldrb	r3, [r3, #0]
 80176b8:	2b75      	cmp	r3, #117	@ 0x75
 80176ba:	d104      	bne.n	80176c6 <prv_format+0x5d2>
                    lwi->m.base = 10;
 80176bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80176be:	230a      	movs	r3, #10
 80176c0:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 80176c4:	e00b      	b.n	80176de <prv_format+0x5ea>
                } else if (*fmt == 'x' || *fmt == 'X') {
 80176c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80176c8:	781b      	ldrb	r3, [r3, #0]
 80176ca:	2b78      	cmp	r3, #120	@ 0x78
 80176cc:	d003      	beq.n	80176d6 <prv_format+0x5e2>
 80176ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80176d0:	781b      	ldrb	r3, [r3, #0]
 80176d2:	2b58      	cmp	r3, #88	@ 0x58
 80176d4:	d103      	bne.n	80176de <prv_format+0x5ea>
                    lwi->m.base = 16;
 80176d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80176d8:	2310      	movs	r3, #16
 80176da:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
                }
                lwi->m.flags.space = 0; /* Space flag has no meaning here */
 80176de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80176e0:	7f13      	ldrb	r3, [r2, #28]
 80176e2:	f023 0304 	bic.w	r3, r3, #4
 80176e6:	7713      	strb	r3, [r2, #28]

                /* Check for different length parameters */
                if (0) {

                } else if (lwi->m.flags.sz_t) {
 80176e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80176ea:	7f5b      	ldrb	r3, [r3, #29]
 80176ec:	f003 0310 	and.w	r3, r3, #16
 80176f0:	b2db      	uxtb	r3, r3
 80176f2:	2b00      	cmp	r3, #0
 80176f4:	d00c      	beq.n	8017710 <prv_format+0x61c>
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, size_t));
 80176f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80176f8:	1d13      	adds	r3, r2, #4
 80176fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80176fc:	6813      	ldr	r3, [r2, #0]
 80176fe:	2200      	movs	r2, #0
 8017700:	61bb      	str	r3, [r7, #24]
 8017702:	61fa      	str	r2, [r7, #28]
 8017704:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8017708:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801770a:	f7fe ff72 	bl	80165f2 <prv_longest_unsigned_int_to_str>
#if LWPRINTF_CFG_SUPPORT_LONG_LONG
                } else if (lwi->m.flags.longlong == 2) {
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, unsigned long long int));
#endif /* LWPRINTF_CFG_SUPPORT_LONG_LONG */
                }
                break;
 801770e:	e18c      	b.n	8017a2a <prv_format+0x936>
                } else if (lwi->m.flags.umax_t) {
 8017710:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017712:	7f5b      	ldrb	r3, [r3, #29]
 8017714:	f003 0320 	and.w	r3, r3, #32
 8017718:	b2db      	uxtb	r3, r3
 801771a:	2b00      	cmp	r3, #0
 801771c:	d00c      	beq.n	8017738 <prv_format+0x644>
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, uintmax_t));
 801771e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017720:	3307      	adds	r3, #7
 8017722:	f023 0207 	bic.w	r2, r3, #7
 8017726:	f102 0308 	add.w	r3, r2, #8
 801772a:	633b      	str	r3, [r7, #48]	@ 0x30
 801772c:	e9d2 2300 	ldrd	r2, r3, [r2]
 8017730:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8017732:	f7fe ff5e 	bl	80165f2 <prv_longest_unsigned_int_to_str>
                break;
 8017736:	e178      	b.n	8017a2a <prv_format+0x936>
                } else if (lwi->m.flags.longlong == 0 || lwi->m.base == 2) {
 8017738:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801773a:	7f5b      	ldrb	r3, [r3, #29]
 801773c:	f003 0303 	and.w	r3, r3, #3
 8017740:	b2db      	uxtb	r3, r3
 8017742:	2b00      	cmp	r3, #0
 8017744:	d004      	beq.n	8017750 <prv_format+0x65c>
 8017746:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017748:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801774c:	2b02      	cmp	r3, #2
 801774e:	d133      	bne.n	80177b8 <prv_format+0x6c4>
                    uint_maxtype_t v = va_arg(arg, unsigned int);
 8017750:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017752:	1d13      	adds	r3, r2, #4
 8017754:	633b      	str	r3, [r7, #48]	@ 0x30
 8017756:	6813      	ldr	r3, [r2, #0]
 8017758:	2200      	movs	r2, #0
 801775a:	603b      	str	r3, [r7, #0]
 801775c:	607a      	str	r2, [r7, #4]
 801775e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8017762:	e9c7 3418 	strd	r3, r4, [r7, #96]	@ 0x60
                    switch (lwi->m.flags.char_short) {
 8017766:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017768:	7f5b      	ldrb	r3, [r3, #29]
 801776a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 801776e:	b2db      	uxtb	r3, r3
 8017770:	2b01      	cmp	r3, #1
 8017772:	d00a      	beq.n	801778a <prv_format+0x696>
 8017774:	2b02      	cmp	r3, #2
 8017776:	d111      	bne.n	801779c <prv_format+0x6a8>
                        case 2: v = (uint_maxtype_t)((unsigned char)v); break;
 8017778:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 801777c:	b2db      	uxtb	r3, r3
 801777e:	2200      	movs	r2, #0
 8017780:	469a      	mov	sl, r3
 8017782:	4693      	mov	fp, r2
 8017784:	e9c7 ab18 	strd	sl, fp, [r7, #96]	@ 0x60
 8017788:	e00f      	b.n	80177aa <prv_format+0x6b6>
                        case 1: v = (uint_maxtype_t)((unsigned short int)v); break;
 801778a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 801778e:	b29b      	uxth	r3, r3
 8017790:	2200      	movs	r2, #0
 8017792:	461d      	mov	r5, r3
 8017794:	4616      	mov	r6, r2
 8017796:	e9c7 5618 	strd	r5, r6, [r7, #96]	@ 0x60
 801779a:	e006      	b.n	80177aa <prv_format+0x6b6>
                        default: v = (uint_maxtype_t)((unsigned int)v); break;
 801779c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801779e:	2200      	movs	r2, #0
 80177a0:	4698      	mov	r8, r3
 80177a2:	4691      	mov	r9, r2
 80177a4:	e9c7 8918 	strd	r8, r9, [r7, #96]	@ 0x60
 80177a8:	bf00      	nop
                    prv_longest_unsigned_int_to_str(lwi, v);
 80177aa:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80177ae:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80177b0:	f7fe ff1f 	bl	80165f2 <prv_longest_unsigned_int_to_str>
                } else if (lwi->m.flags.longlong == 0 || lwi->m.base == 2) {
 80177b4:	bf00      	nop
                break;
 80177b6:	e138      	b.n	8017a2a <prv_format+0x936>
                } else if (lwi->m.flags.longlong == 1) {
 80177b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80177ba:	7f5b      	ldrb	r3, [r3, #29]
 80177bc:	f003 0303 	and.w	r3, r3, #3
 80177c0:	b2db      	uxtb	r3, r3
 80177c2:	2b01      	cmp	r3, #1
 80177c4:	d10c      	bne.n	80177e0 <prv_format+0x6ec>
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, unsigned long int));
 80177c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80177c8:	1d13      	adds	r3, r2, #4
 80177ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80177cc:	6813      	ldr	r3, [r2, #0]
 80177ce:	2200      	movs	r2, #0
 80177d0:	613b      	str	r3, [r7, #16]
 80177d2:	617a      	str	r2, [r7, #20]
 80177d4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80177d8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80177da:	f7fe ff0a 	bl	80165f2 <prv_longest_unsigned_int_to_str>
                break;
 80177de:	e124      	b.n	8017a2a <prv_format+0x936>
                } else if (lwi->m.flags.longlong == 2) {
 80177e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80177e2:	7f5b      	ldrb	r3, [r3, #29]
 80177e4:	f003 0303 	and.w	r3, r3, #3
 80177e8:	b2db      	uxtb	r3, r3
 80177ea:	2b02      	cmp	r3, #2
 80177ec:	f040 811d 	bne.w	8017a2a <prv_format+0x936>
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, unsigned long long int));
 80177f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80177f2:	3307      	adds	r3, #7
 80177f4:	f023 0207 	bic.w	r2, r3, #7
 80177f8:	f102 0308 	add.w	r3, r2, #8
 80177fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80177fe:	e9d2 2300 	ldrd	r2, r3, [r2]
 8017802:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8017804:	f7fe fef5 	bl	80165f2 <prv_longest_unsigned_int_to_str>
                break;
 8017808:	e10f      	b.n	8017a2a <prv_format+0x936>
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_INT */
#if LWPRINTF_CFG_SUPPORT_TYPE_STRING
            case 's': {
                const char* b = va_arg(arg, const char*);
 801780a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801780c:	1d13      	adds	r3, r2, #4
 801780e:	633b      	str	r3, [r7, #48]	@ 0x30
 8017810:	6813      	ldr	r3, [r2, #0]
 8017812:	65fb      	str	r3, [r7, #92]	@ 0x5c
                if (b == NULL) {
 8017814:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8017816:	2b00      	cmp	r3, #0
 8017818:	d101      	bne.n	801781e <prv_format+0x72a>
                    b = "(null)";
 801781a:	4b0d      	ldr	r3, [pc, #52]	@ (8017850 <prv_format+0x75c>)
 801781c:	65fb      	str	r3, [r7, #92]	@ 0x5c
                }

                /* Output string up to maximum buffer. If user provides lower buffer size, write will not write to it
                    but it will still calculate "would be" length */
                prv_out_str(lwi, b, prv_strnlen(b, lwi->m.flags.precision ? (size_t)lwi->m.precision : (SIZE_MAX)));
 801781e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017820:	7f1b      	ldrb	r3, [r3, #28]
 8017822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8017826:	b2db      	uxtb	r3, r3
 8017828:	2b00      	cmp	r3, #0
 801782a:	d002      	beq.n	8017832 <prv_format+0x73e>
 801782c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801782e:	6a1b      	ldr	r3, [r3, #32]
 8017830:	e001      	b.n	8017836 <prv_format+0x742>
 8017832:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017836:	4619      	mov	r1, r3
 8017838:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801783a:	f7fe ff7c 	bl	8016736 <prv_strnlen>
 801783e:	4603      	mov	r3, r0
 8017840:	461a      	mov	r2, r3
 8017842:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8017844:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8017846:	f7fe febc 	bl	80165c2 <prv_out_str>
                break;
 801784a:	e0ef      	b.n	8017a2c <prv_format+0x938>
 801784c:	0801a42c 	.word	0x0801a42c
 8017850:	0801a430 	.word	0x0801a430
            }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_STRING */
#if LWPRINTF_CFG_SUPPORT_TYPE_POINTER
            case 'p': {
                lwi->m.base = 16;      /* Go to hex format */
 8017854:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017856:	2310      	movs	r3, #16
 8017858:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
                lwi->m.flags.uc = 0;   /* Uppercase characters */
 801785c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801785e:	7f53      	ldrb	r3, [r2, #29]
 8017860:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8017864:	7753      	strb	r3, [r2, #29]
                lwi->m.flags.zero = 1; /* Zero padding */
 8017866:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017868:	7f13      	ldrb	r3, [r2, #28]
 801786a:	f043 0308 	orr.w	r3, r3, #8
 801786e:	7713      	strb	r3, [r2, #28]
                lwi->m.width =
 8017870:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017872:	2308      	movs	r3, #8
 8017874:	6253      	str	r3, [r2, #36]	@ 0x24
                    sizeof(uintptr_t) * 2; /* Number is in hex format and byte is represented with 2 letters */

                prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, uintptr_t));
 8017876:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017878:	1d13      	adds	r3, r2, #4
 801787a:	633b      	str	r3, [r7, #48]	@ 0x30
 801787c:	6813      	ldr	r3, [r2, #0]
 801787e:	2200      	movs	r2, #0
 8017880:	60bb      	str	r3, [r7, #8]
 8017882:	60fa      	str	r2, [r7, #12]
 8017884:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8017888:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801788a:	f7fe feb2 	bl	80165f2 <prv_longest_unsigned_int_to_str>
                break;
 801788e:	e0cd      	b.n	8017a2c <prv_format+0x938>
            case 'E':
            case 'g':
            case 'G':
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
                /* Double number in different format. Final output depends on type of format */
                prv_double_to_str(lwi, (double)va_arg(arg, double));
 8017890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017892:	3307      	adds	r3, #7
 8017894:	f023 0207 	bic.w	r2, r3, #7
 8017898:	f102 0308 	add.w	r3, r2, #8
 801789c:	633b      	str	r3, [r7, #48]	@ 0x30
 801789e:	ed92 7b00 	vldr	d7, [r2]
 80178a2:	eeb0 0a47 	vmov.f32	s0, s14
 80178a6:	eef0 0a67 	vmov.f32	s1, s15
 80178aa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80178ac:	f7ff f8c0 	bl	8016a30 <prv_double_to_str>
                break;
 80178b0:	e0bc      	b.n	8017a2c <prv_format+0x938>
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_FLOAT */
            case 'n': {
                int* ptr = (void*)va_arg(arg, int*);
 80178b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80178b4:	1d13      	adds	r3, r2, #4
 80178b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80178b8:	6813      	ldr	r3, [r2, #0]
 80178ba:	647b      	str	r3, [r7, #68]	@ 0x44
                *ptr = (int)lwi->n_len; /* Write current length */
 80178bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80178be:	691b      	ldr	r3, [r3, #16]
 80178c0:	461a      	mov	r2, r3
 80178c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80178c4:	601a      	str	r2, [r3, #0]

                break;
 80178c6:	e0b1      	b.n	8017a2c <prv_format+0x938>
            }
            case '%': lwi->out_fn(lwi, '%'); break;
 80178c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80178ca:	695b      	ldr	r3, [r3, #20]
 80178cc:	2125      	movs	r1, #37	@ 0x25
 80178ce:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80178d0:	4798      	blx	r3
 80178d2:	e0ab      	b.n	8017a2c <prv_format+0x938>
             * char arr[] = {0, 1, 2, 3, 255};
             * "%5K" would produce 00010203FF
             */
            case 'k':
            case 'K': {
                unsigned char* ptr =
 80178d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80178d6:	1d13      	adds	r3, r2, #4
 80178d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80178da:	6813      	ldr	r3, [r2, #0]
 80178dc:	65bb      	str	r3, [r7, #88]	@ 0x58
                    (void*)va_arg(arg, unsigned char*); /* Get input parameter as unsigned char pointer */
                int len = lwi->m.width, full_width;
 80178de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80178e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80178e2:	643b      	str	r3, [r7, #64]	@ 0x40
                uint8_t is_space = lwi->m.flags.space == 1;
 80178e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80178e6:	7f1b      	ldrb	r3, [r3, #28]
 80178e8:	f003 0304 	and.w	r3, r3, #4
 80178ec:	b2db      	uxtb	r3, r3
 80178ee:	2b00      	cmp	r3, #0
 80178f0:	bf14      	ite	ne
 80178f2:	2301      	movne	r3, #1
 80178f4:	2300      	moveq	r3, #0
 80178f6:	b2db      	uxtb	r3, r3
 80178f8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

                if (ptr == NULL || len == 0) {
 80178fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80178fe:	2b00      	cmp	r3, #0
 8017900:	f000 8094 	beq.w	8017a2c <prv_format+0x938>
 8017904:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017906:	2b00      	cmp	r3, #0
 8017908:	f000 8090 	beq.w	8017a2c <prv_format+0x938>
                    break;
                }

                lwi->m.flags.zero = 1;  /* Prepend with zeros if necessary */
 801790c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801790e:	7f13      	ldrb	r3, [r2, #28]
 8017910:	f043 0308 	orr.w	r3, r3, #8
 8017914:	7713      	strb	r3, [r2, #28]
                lwi->m.width = 0;       /* No width parameter */
 8017916:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017918:	2300      	movs	r3, #0
 801791a:	6253      	str	r3, [r2, #36]	@ 0x24
                lwi->m.base = 16;       /* Hex format */
 801791c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801791e:	2310      	movs	r3, #16
 8017920:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
                lwi->m.flags.space = 0; /* Delete any flag for space */
 8017924:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017926:	7f13      	ldrb	r3, [r2, #28]
 8017928:	f023 0304 	bic.w	r3, r3, #4
 801792c:	7713      	strb	r3, [r2, #28]

                /* Full width of digits to print */
                full_width = len * (2 + (int)is_space);
 801792e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8017932:	1c9a      	adds	r2, r3, #2
 8017934:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017936:	fb02 f303 	mul.w	r3, r2, r3
 801793a:	657b      	str	r3, [r7, #84]	@ 0x54
                if (is_space && full_width > 0) {
 801793c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8017940:	2b00      	cmp	r3, #0
 8017942:	d005      	beq.n	8017950 <prv_format+0x85c>
 8017944:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017946:	2b00      	cmp	r3, #0
 8017948:	dd02      	ble.n	8017950 <prv_format+0x85c>
                    --full_width; /* Remove space after last number */
 801794a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801794c:	3b01      	subs	r3, #1
 801794e:	657b      	str	r3, [r7, #84]	@ 0x54
                }

                /* Output byte by byte w/o hex prefix */
                prv_out_str_before(lwi, full_width);
 8017950:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017952:	4619      	mov	r1, r3
 8017954:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8017956:	f7fe fcc6 	bl	80162e6 <prv_out_str_before>
                for (int i = 0; i < len; ++i, ++ptr) {
 801795a:	2300      	movs	r3, #0
 801795c:	653b      	str	r3, [r7, #80]	@ 0x50
 801795e:	e050      	b.n	8017a02 <prv_format+0x90e>
                    uint8_t d;

                    d = (*ptr >> 0x04) & 0x0F; /* Print MSB */
 8017960:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8017962:	781b      	ldrb	r3, [r3, #0]
 8017964:	091b      	lsrs	r3, r3, #4
 8017966:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
                    lwi->out_fn(lwi, (char)(d) + (char)(d >= 10 ? ((lwi->m.flags.uc ? 'A' : 'a') - 10) : '0'));
 801796a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801796c:	695c      	ldr	r4, [r3, #20]
 801796e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8017972:	2b09      	cmp	r3, #9
 8017974:	d90a      	bls.n	801798c <prv_format+0x898>
 8017976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017978:	7f5b      	ldrb	r3, [r3, #29]
 801797a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801797e:	b2db      	uxtb	r3, r3
 8017980:	2b00      	cmp	r3, #0
 8017982:	d001      	beq.n	8017988 <prv_format+0x894>
 8017984:	2237      	movs	r2, #55	@ 0x37
 8017986:	e002      	b.n	801798e <prv_format+0x89a>
 8017988:	2257      	movs	r2, #87	@ 0x57
 801798a:	e000      	b.n	801798e <prv_format+0x89a>
 801798c:	2230      	movs	r2, #48	@ 0x30
 801798e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8017992:	4413      	add	r3, r2
 8017994:	b2db      	uxtb	r3, r3
 8017996:	4619      	mov	r1, r3
 8017998:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801799a:	47a0      	blx	r4
                    d = *ptr & 0x0F; /* Print LSB */
 801799c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801799e:	781b      	ldrb	r3, [r3, #0]
 80179a0:	f003 030f 	and.w	r3, r3, #15
 80179a4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
                    lwi->out_fn(lwi, (char)(d) + (char)(d >= 10 ? ((lwi->m.flags.uc ? 'A' : 'a') - 10) : '0'));
 80179a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80179aa:	695c      	ldr	r4, [r3, #20]
 80179ac:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80179b0:	2b09      	cmp	r3, #9
 80179b2:	d90a      	bls.n	80179ca <prv_format+0x8d6>
 80179b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80179b6:	7f5b      	ldrb	r3, [r3, #29]
 80179b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80179bc:	b2db      	uxtb	r3, r3
 80179be:	2b00      	cmp	r3, #0
 80179c0:	d001      	beq.n	80179c6 <prv_format+0x8d2>
 80179c2:	2237      	movs	r2, #55	@ 0x37
 80179c4:	e002      	b.n	80179cc <prv_format+0x8d8>
 80179c6:	2257      	movs	r2, #87	@ 0x57
 80179c8:	e000      	b.n	80179cc <prv_format+0x8d8>
 80179ca:	2230      	movs	r2, #48	@ 0x30
 80179cc:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80179d0:	4413      	add	r3, r2
 80179d2:	b2db      	uxtb	r3, r3
 80179d4:	4619      	mov	r1, r3
 80179d6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80179d8:	47a0      	blx	r4

                    if (is_space && i < (len - 1)) {
 80179da:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80179de:	2b00      	cmp	r3, #0
 80179e0:	d009      	beq.n	80179f6 <prv_format+0x902>
 80179e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80179e4:	1e5a      	subs	r2, r3, #1
 80179e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80179e8:	4293      	cmp	r3, r2
 80179ea:	da04      	bge.n	80179f6 <prv_format+0x902>
                        lwi->out_fn(lwi, ' '); /* Generate space between numbers */
 80179ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80179ee:	695b      	ldr	r3, [r3, #20]
 80179f0:	2120      	movs	r1, #32
 80179f2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80179f4:	4798      	blx	r3
                for (int i = 0; i < len; ++i, ++ptr) {
 80179f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80179f8:	3301      	adds	r3, #1
 80179fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80179fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80179fe:	3301      	adds	r3, #1
 8017a00:	65bb      	str	r3, [r7, #88]	@ 0x58
 8017a02:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8017a04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017a06:	429a      	cmp	r2, r3
 8017a08:	dbaa      	blt.n	8017960 <prv_format+0x86c>
                    }
                }
                prv_out_str_after(lwi, full_width);
 8017a0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8017a0c:	4619      	mov	r1, r3
 8017a0e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8017a10:	f7fe fd97 	bl	8016542 <prv_out_str_after>
                break;
 8017a14:	e00a      	b.n	8017a2c <prv_format+0x938>
            }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_BYTE_ARRAY */
            default: lwi->out_fn(lwi, *fmt);
 8017a16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017a18:	695a      	ldr	r2, [r3, #20]
 8017a1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017a1c:	781b      	ldrb	r3, [r3, #0]
 8017a1e:	4619      	mov	r1, r3
 8017a20:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8017a22:	4790      	blx	r2
 8017a24:	e002      	b.n	8017a2c <prv_format+0x938>
                break;
 8017a26:	bf00      	nop
 8017a28:	e000      	b.n	8017a2c <prv_format+0x938>
                break;
 8017a2a:	bf00      	nop
        }
        ++fmt;
 8017a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017a2e:	3301      	adds	r3, #1
 8017a30:	63bb      	str	r3, [r7, #56]	@ 0x38
    while (fmt != NULL && *fmt != '\0') {
 8017a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017a34:	2b00      	cmp	r3, #0
 8017a36:	d006      	beq.n	8017a46 <prv_format+0x952>
 8017a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017a3a:	781b      	ldrb	r3, [r3, #0]
 8017a3c:	2b00      	cmp	r3, #0
 8017a3e:	f47f ab67 	bne.w	8017110 <prv_format+0x1c>
 8017a42:	e000      	b.n	8017a46 <prv_format+0x952>
            break;
 8017a44:	bf00      	nop
    }
    lwi->out_fn(lwi, '\0'); /* Output last zero number */
 8017a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017a48:	695b      	ldr	r3, [r3, #20]
 8017a4a:	2100      	movs	r1, #0
 8017a4c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8017a4e:	4798      	blx	r3
#if LWPRINTF_CFG_OS && !LWPRINTF_CFG_OS_MANUAL_PROTECT
    if (IS_PRINT_MODE(lwi)) { /* Mutex only for print operation */
        lwprintf_sys_mutex_release(&lwi->lwobj->mutex);
    }
#endif /* LWPRINTF_CFG_OS && !LWPRINTF_CFG_OS_MANUAL_PROTECT */
    return 1;
 8017a50:	2301      	movs	r3, #1
}
 8017a52:	4618      	mov	r0, r3
 8017a54:	3774      	adds	r7, #116	@ 0x74
 8017a56:	46bd      	mov	sp, r7
 8017a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017a5c <lwprintf_vsnprintf_ex>:
 *                      `va_list` is a special type defined in `<cstdarg>`.
 * \return          The number of characters that would have been written if `n` had been sufficiently large,
 *                      not counting the terminating null character.
 */
int
lwprintf_vsnprintf_ex(lwprintf_t* const lwobj, char* s_out, size_t n_maxlen, const char* format, va_list arg) {
 8017a5c:	b580      	push	{r7, lr}
 8017a5e:	b090      	sub	sp, #64	@ 0x40
 8017a60:	af00      	add	r7, sp, #0
 8017a62:	60f8      	str	r0, [r7, #12]
 8017a64:	60b9      	str	r1, [r7, #8]
 8017a66:	607a      	str	r2, [r7, #4]
 8017a68:	603b      	str	r3, [r7, #0]
    lwprintf_int_t fobj = {
 8017a6a:	f107 0314 	add.w	r3, r7, #20
 8017a6e:	222c      	movs	r2, #44	@ 0x2c
 8017a70:	2100      	movs	r1, #0
 8017a72:	4618      	mov	r0, r3
 8017a74:	f002 fa66 	bl	8019f44 <memset>
        .lwobj = LWPRINTF_GET_LWOBJ(lwobj),
 8017a78:	68fb      	ldr	r3, [r7, #12]
 8017a7a:	2b00      	cmp	r3, #0
 8017a7c:	d001      	beq.n	8017a82 <lwprintf_vsnprintf_ex+0x26>
 8017a7e:	68fb      	ldr	r3, [r7, #12]
 8017a80:	e000      	b.n	8017a84 <lwprintf_vsnprintf_ex+0x28>
 8017a82:	4b11      	ldr	r3, [pc, #68]	@ (8017ac8 <lwprintf_vsnprintf_ex+0x6c>)
    lwprintf_int_t fobj = {
 8017a84:	617b      	str	r3, [r7, #20]
 8017a86:	683b      	ldr	r3, [r7, #0]
 8017a88:	61bb      	str	r3, [r7, #24]
 8017a8a:	68bb      	ldr	r3, [r7, #8]
 8017a8c:	61fb      	str	r3, [r7, #28]
 8017a8e:	687b      	ldr	r3, [r7, #4]
 8017a90:	623b      	str	r3, [r7, #32]
 8017a92:	4b0e      	ldr	r3, [pc, #56]	@ (8017acc <lwprintf_vsnprintf_ex+0x70>)
 8017a94:	62bb      	str	r3, [r7, #40]	@ 0x28
        .out_fn = prv_out_fn_write_buff,
        .fmt = format,
        .buff = s_out,
        .buff_size = n_maxlen,
    };
    if (s_out != NULL && n_maxlen > 0) {
 8017a96:	68bb      	ldr	r3, [r7, #8]
 8017a98:	2b00      	cmp	r3, #0
 8017a9a:	d005      	beq.n	8017aa8 <lwprintf_vsnprintf_ex+0x4c>
 8017a9c:	687b      	ldr	r3, [r7, #4]
 8017a9e:	2b00      	cmp	r3, #0
 8017aa0:	d002      	beq.n	8017aa8 <lwprintf_vsnprintf_ex+0x4c>
        *s_out = '\0';
 8017aa2:	68bb      	ldr	r3, [r7, #8]
 8017aa4:	2200      	movs	r2, #0
 8017aa6:	701a      	strb	r2, [r3, #0]
    }
    if (prv_format(&fobj, arg)) {
 8017aa8:	f107 0314 	add.w	r3, r7, #20
 8017aac:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8017aae:	4618      	mov	r0, r3
 8017ab0:	f7ff fb20 	bl	80170f4 <prv_format>
 8017ab4:	4603      	mov	r3, r0
 8017ab6:	2b00      	cmp	r3, #0
 8017ab8:	d001      	beq.n	8017abe <lwprintf_vsnprintf_ex+0x62>
        return (int)fobj.n_len;
 8017aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017abc:	e000      	b.n	8017ac0 <lwprintf_vsnprintf_ex+0x64>
    }
    return 0;
 8017abe:	2300      	movs	r3, #0
}
 8017ac0:	4618      	mov	r0, r3
 8017ac2:	3740      	adds	r7, #64	@ 0x40
 8017ac4:	46bd      	mov	sp, r7
 8017ac6:	bd80      	pop	{r7, pc}
 8017ac8:	20016ef8 	.word	0x20016ef8
 8017acc:	08016229 	.word	0x08016229

08017ad0 <lwprintf_snprintf_ex>:
 * \param[in]       ...: Optional arguments for format string
 * \return          The number of characters that would have been written if `n` had been sufficiently large,
 *                      not counting the terminating null character.
 */
int
lwprintf_snprintf_ex(lwprintf_t* const lwobj, char* s_out, size_t n_maxlen, const char* format, ...) {
 8017ad0:	b408      	push	{r3}
 8017ad2:	b580      	push	{r7, lr}
 8017ad4:	b089      	sub	sp, #36	@ 0x24
 8017ad6:	af02      	add	r7, sp, #8
 8017ad8:	60f8      	str	r0, [r7, #12]
 8017ada:	60b9      	str	r1, [r7, #8]
 8017adc:	607a      	str	r2, [r7, #4]
    va_list valist;
    int len;

    va_start(valist, format);
 8017ade:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8017ae2:	613b      	str	r3, [r7, #16]
    len = lwprintf_vsnprintf_ex(lwobj, s_out, n_maxlen, format, valist);
 8017ae4:	693b      	ldr	r3, [r7, #16]
 8017ae6:	9300      	str	r3, [sp, #0]
 8017ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017aea:	687a      	ldr	r2, [r7, #4]
 8017aec:	68b9      	ldr	r1, [r7, #8]
 8017aee:	68f8      	ldr	r0, [r7, #12]
 8017af0:	f7ff ffb4 	bl	8017a5c <lwprintf_vsnprintf_ex>
 8017af4:	6178      	str	r0, [r7, #20]
    va_end(valist);

    return len;
 8017af6:	697b      	ldr	r3, [r7, #20]
}
 8017af8:	4618      	mov	r0, r3
 8017afa:	371c      	adds	r7, #28
 8017afc:	46bd      	mov	sp, r7
 8017afe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8017b02:	b001      	add	sp, #4
 8017b04:	4770      	bx	lr

08017b06 <lwrb_init>:
 * \param[in]       size: Size of `buffdata` in units of bytes
 *                      Maximum number of bytes buffer can hold is `size - 1`
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwrb_init(lwrb_t* buff, void* buffdata, lwrb_sz_t size) {
 8017b06:	b480      	push	{r7}
 8017b08:	b089      	sub	sp, #36	@ 0x24
 8017b0a:	af00      	add	r7, sp, #0
 8017b0c:	60f8      	str	r0, [r7, #12]
 8017b0e:	60b9      	str	r1, [r7, #8]
 8017b10:	607a      	str	r2, [r7, #4]
    if (buff == NULL || buffdata == NULL || size == 0) {
 8017b12:	68fb      	ldr	r3, [r7, #12]
 8017b14:	2b00      	cmp	r3, #0
 8017b16:	d005      	beq.n	8017b24 <lwrb_init+0x1e>
 8017b18:	68bb      	ldr	r3, [r7, #8]
 8017b1a:	2b00      	cmp	r3, #0
 8017b1c:	d002      	beq.n	8017b24 <lwrb_init+0x1e>
 8017b1e:	687b      	ldr	r3, [r7, #4]
 8017b20:	2b00      	cmp	r3, #0
 8017b22:	d101      	bne.n	8017b28 <lwrb_init+0x22>
        return 0;
 8017b24:	2300      	movs	r3, #0
 8017b26:	e019      	b.n	8017b5c <lwrb_init+0x56>
    }

    buff->evt_fn = NULL;
 8017b28:	68fb      	ldr	r3, [r7, #12]
 8017b2a:	2200      	movs	r2, #0
 8017b2c:	611a      	str	r2, [r3, #16]
    buff->size = size;
 8017b2e:	68fb      	ldr	r3, [r7, #12]
 8017b30:	687a      	ldr	r2, [r7, #4]
 8017b32:	605a      	str	r2, [r3, #4]
    buff->buff = buffdata;
 8017b34:	68fb      	ldr	r3, [r7, #12]
 8017b36:	68ba      	ldr	r2, [r7, #8]
 8017b38:	601a      	str	r2, [r3, #0]
    LWRB_INIT(buff->w_ptr, 0);
 8017b3a:	68fb      	ldr	r3, [r7, #12]
 8017b3c:	330c      	adds	r3, #12
 8017b3e:	61fb      	str	r3, [r7, #28]
 8017b40:	2300      	movs	r3, #0
 8017b42:	617b      	str	r3, [r7, #20]
 8017b44:	697a      	ldr	r2, [r7, #20]
 8017b46:	69fb      	ldr	r3, [r7, #28]
 8017b48:	601a      	str	r2, [r3, #0]
    LWRB_INIT(buff->r_ptr, 0);
 8017b4a:	68fb      	ldr	r3, [r7, #12]
 8017b4c:	3308      	adds	r3, #8
 8017b4e:	61bb      	str	r3, [r7, #24]
 8017b50:	2300      	movs	r3, #0
 8017b52:	613b      	str	r3, [r7, #16]
 8017b54:	693a      	ldr	r2, [r7, #16]
 8017b56:	69bb      	ldr	r3, [r7, #24]
 8017b58:	601a      	str	r2, [r3, #0]
    return 1;
 8017b5a:	2301      	movs	r3, #1
}
 8017b5c:	4618      	mov	r0, r3
 8017b5e:	3724      	adds	r7, #36	@ 0x24
 8017b60:	46bd      	mov	sp, r7
 8017b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b66:	4770      	bx	lr

08017b68 <lwrb_write>:
 * \return          Number of bytes written to buffer.
 *                      When returned value is less than `btw`, there was no enough memory available
 *                      to copy full data array.
 */
lwrb_sz_t
lwrb_write(lwrb_t* buff, const void* data, lwrb_sz_t btw) {
 8017b68:	b580      	push	{r7, lr}
 8017b6a:	b088      	sub	sp, #32
 8017b6c:	af02      	add	r7, sp, #8
 8017b6e:	60f8      	str	r0, [r7, #12]
 8017b70:	60b9      	str	r1, [r7, #8]
 8017b72:	607a      	str	r2, [r7, #4]
    lwrb_sz_t written = 0;
 8017b74:	2300      	movs	r3, #0
 8017b76:	617b      	str	r3, [r7, #20]

    if (lwrb_write_ex(buff, data, btw, &written, 0)) {
 8017b78:	f107 0314 	add.w	r3, r7, #20
 8017b7c:	2200      	movs	r2, #0
 8017b7e:	9200      	str	r2, [sp, #0]
 8017b80:	687a      	ldr	r2, [r7, #4]
 8017b82:	68b9      	ldr	r1, [r7, #8]
 8017b84:	68f8      	ldr	r0, [r7, #12]
 8017b86:	f000 f80a 	bl	8017b9e <lwrb_write_ex>
 8017b8a:	4603      	mov	r3, r0
 8017b8c:	2b00      	cmp	r3, #0
 8017b8e:	d001      	beq.n	8017b94 <lwrb_write+0x2c>
        return written;
 8017b90:	697b      	ldr	r3, [r7, #20]
 8017b92:	e000      	b.n	8017b96 <lwrb_write+0x2e>
    }
    return 0;
 8017b94:	2300      	movs	r3, #0
}
 8017b96:	4618      	mov	r0, r3
 8017b98:	3718      	adds	r7, #24
 8017b9a:	46bd      	mov	sp, r7
 8017b9c:	bd80      	pop	{r7, pc}

08017b9e <lwrb_write_ex>:
 *                      \ref LWRB_FLAG_WRITE_ALL: Request to write all data (up to btw).
 *                          Will early return if no memory available
 * \return          `1` if write operation OK, `0` otherwise
 */
uint8_t
lwrb_write_ex(lwrb_t* buff, const void* data, lwrb_sz_t btw, lwrb_sz_t* bwritten, uint16_t flags) {
 8017b9e:	b580      	push	{r7, lr}
 8017ba0:	b08c      	sub	sp, #48	@ 0x30
 8017ba2:	af00      	add	r7, sp, #0
 8017ba4:	60f8      	str	r0, [r7, #12]
 8017ba6:	60b9      	str	r1, [r7, #8]
 8017ba8:	607a      	str	r2, [r7, #4]
 8017baa:	603b      	str	r3, [r7, #0]
    lwrb_sz_t tocopy = 0, free = 0, w_ptr = 0;
 8017bac:	2300      	movs	r3, #0
 8017bae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8017bb0:	2300      	movs	r3, #0
 8017bb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8017bb4:	2300      	movs	r3, #0
 8017bb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint8_t* d_ptr = data;
 8017bb8:	68bb      	ldr	r3, [r7, #8]
 8017bba:	623b      	str	r3, [r7, #32]

    if (!BUF_IS_VALID(buff) || data == NULL || btw == 0) {
 8017bbc:	68fb      	ldr	r3, [r7, #12]
 8017bbe:	2b00      	cmp	r3, #0
 8017bc0:	d00d      	beq.n	8017bde <lwrb_write_ex+0x40>
 8017bc2:	68fb      	ldr	r3, [r7, #12]
 8017bc4:	681b      	ldr	r3, [r3, #0]
 8017bc6:	2b00      	cmp	r3, #0
 8017bc8:	d009      	beq.n	8017bde <lwrb_write_ex+0x40>
 8017bca:	68fb      	ldr	r3, [r7, #12]
 8017bcc:	685b      	ldr	r3, [r3, #4]
 8017bce:	2b00      	cmp	r3, #0
 8017bd0:	d005      	beq.n	8017bde <lwrb_write_ex+0x40>
 8017bd2:	68bb      	ldr	r3, [r7, #8]
 8017bd4:	2b00      	cmp	r3, #0
 8017bd6:	d002      	beq.n	8017bde <lwrb_write_ex+0x40>
 8017bd8:	687b      	ldr	r3, [r7, #4]
 8017bda:	2b00      	cmp	r3, #0
 8017bdc:	d101      	bne.n	8017be2 <lwrb_write_ex+0x44>
        return 0;
 8017bde:	2300      	movs	r3, #0
 8017be0:	e071      	b.n	8017cc6 <lwrb_write_ex+0x128>
    }

    /* Calculate maximum number of bytes available to write */
    free = lwrb_get_free(buff);
 8017be2:	68f8      	ldr	r0, [r7, #12]
 8017be4:	f000 f926 	bl	8017e34 <lwrb_get_free>
 8017be8:	6278      	str	r0, [r7, #36]	@ 0x24
    /* If no memory, or if user wants to write ALL data but no enough space, exit early */
    if (free == 0 || (free < btw && (flags & LWRB_FLAG_WRITE_ALL))) {
 8017bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017bec:	2b00      	cmp	r3, #0
 8017bee:	d008      	beq.n	8017c02 <lwrb_write_ex+0x64>
 8017bf0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017bf2:	687b      	ldr	r3, [r7, #4]
 8017bf4:	429a      	cmp	r2, r3
 8017bf6:	d206      	bcs.n	8017c06 <lwrb_write_ex+0x68>
 8017bf8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8017bfa:	f003 0301 	and.w	r3, r3, #1
 8017bfe:	2b00      	cmp	r3, #0
 8017c00:	d001      	beq.n	8017c06 <lwrb_write_ex+0x68>
        return 0;
 8017c02:	2300      	movs	r3, #0
 8017c04:	e05f      	b.n	8017cc6 <lwrb_write_ex+0x128>
    }
    btw = BUF_MIN(free, btw);
 8017c06:	687a      	ldr	r2, [r7, #4]
 8017c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017c0a:	4293      	cmp	r3, r2
 8017c0c:	bf28      	it	cs
 8017c0e:	4613      	movcs	r3, r2
 8017c10:	607b      	str	r3, [r7, #4]
    w_ptr = LWRB_LOAD(buff->w_ptr, memory_order_acquire);
 8017c12:	68fb      	ldr	r3, [r7, #12]
 8017c14:	330c      	adds	r3, #12
 8017c16:	61fb      	str	r3, [r7, #28]
 8017c18:	69fb      	ldr	r3, [r7, #28]
 8017c1a:	681b      	ldr	r3, [r3, #0]
 8017c1c:	f3bf 8f5b 	dmb	ish
 8017c20:	617b      	str	r3, [r7, #20]
 8017c22:	697b      	ldr	r3, [r7, #20]
 8017c24:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Step 1: Write data to linear part of buffer */
    tocopy = BUF_MIN(buff->size - w_ptr, btw);
 8017c26:	68fb      	ldr	r3, [r7, #12]
 8017c28:	685a      	ldr	r2, [r3, #4]
 8017c2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c2c:	1ad3      	subs	r3, r2, r3
 8017c2e:	687a      	ldr	r2, [r7, #4]
 8017c30:	4293      	cmp	r3, r2
 8017c32:	bf28      	it	cs
 8017c34:	4613      	movcs	r3, r2
 8017c36:	62bb      	str	r3, [r7, #40]	@ 0x28
    BUF_MEMCPY(&buff->buff[w_ptr], d_ptr, tocopy);
 8017c38:	68fb      	ldr	r3, [r7, #12]
 8017c3a:	681a      	ldr	r2, [r3, #0]
 8017c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c3e:	4413      	add	r3, r2
 8017c40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017c42:	6a39      	ldr	r1, [r7, #32]
 8017c44:	4618      	mov	r0, r3
 8017c46:	f002 f9b1 	bl	8019fac <memcpy>
    d_ptr += tocopy;
 8017c4a:	6a3a      	ldr	r2, [r7, #32]
 8017c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017c4e:	4413      	add	r3, r2
 8017c50:	623b      	str	r3, [r7, #32]
    w_ptr += tocopy;
 8017c52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017c56:	4413      	add	r3, r2
 8017c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    btw -= tocopy;
 8017c5a:	687a      	ldr	r2, [r7, #4]
 8017c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017c5e:	1ad3      	subs	r3, r2, r3
 8017c60:	607b      	str	r3, [r7, #4]

    /* Step 2: Write data to beginning of buffer (overflow part) */
    if (btw > 0) {
 8017c62:	687b      	ldr	r3, [r7, #4]
 8017c64:	2b00      	cmp	r3, #0
 8017c66:	d008      	beq.n	8017c7a <lwrb_write_ex+0xdc>
        BUF_MEMCPY(buff->buff, d_ptr, btw);
 8017c68:	68fb      	ldr	r3, [r7, #12]
 8017c6a:	681b      	ldr	r3, [r3, #0]
 8017c6c:	687a      	ldr	r2, [r7, #4]
 8017c6e:	6a39      	ldr	r1, [r7, #32]
 8017c70:	4618      	mov	r0, r3
 8017c72:	f002 f99b 	bl	8019fac <memcpy>
        w_ptr = btw;
 8017c76:	687b      	ldr	r3, [r7, #4]
 8017c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* Step 3: Check end of buffer */
    if (w_ptr >= buff->size) {
 8017c7a:	68fb      	ldr	r3, [r7, #12]
 8017c7c:	685b      	ldr	r3, [r3, #4]
 8017c7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017c80:	429a      	cmp	r2, r3
 8017c82:	d301      	bcc.n	8017c88 <lwrb_write_ex+0xea>
        w_ptr = 0;
 8017c84:	2300      	movs	r3, #0
 8017c86:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /*
     * Write final value to the actual running variable.
     * This is to ensure no read operation can access intermediate data
     */
    LWRB_STORE(buff->w_ptr, w_ptr, memory_order_release);
 8017c88:	68fb      	ldr	r3, [r7, #12]
 8017c8a:	330c      	adds	r3, #12
 8017c8c:	61bb      	str	r3, [r7, #24]
 8017c8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c90:	613b      	str	r3, [r7, #16]
 8017c92:	693a      	ldr	r2, [r7, #16]
 8017c94:	69bb      	ldr	r3, [r7, #24]
 8017c96:	f3bf 8f5b 	dmb	ish
 8017c9a:	601a      	str	r2, [r3, #0]

    BUF_SEND_EVT(buff, LWRB_EVT_WRITE, tocopy + btw);
 8017c9c:	68fb      	ldr	r3, [r7, #12]
 8017c9e:	691b      	ldr	r3, [r3, #16]
 8017ca0:	2b00      	cmp	r3, #0
 8017ca2:	d007      	beq.n	8017cb4 <lwrb_write_ex+0x116>
 8017ca4:	68fb      	ldr	r3, [r7, #12]
 8017ca6:	691b      	ldr	r3, [r3, #16]
 8017ca8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8017caa:	687a      	ldr	r2, [r7, #4]
 8017cac:	440a      	add	r2, r1
 8017cae:	2101      	movs	r1, #1
 8017cb0:	68f8      	ldr	r0, [r7, #12]
 8017cb2:	4798      	blx	r3
    if (bwritten != NULL) {
 8017cb4:	683b      	ldr	r3, [r7, #0]
 8017cb6:	2b00      	cmp	r3, #0
 8017cb8:	d004      	beq.n	8017cc4 <lwrb_write_ex+0x126>
        *bwritten = tocopy + btw;
 8017cba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017cbc:	687b      	ldr	r3, [r7, #4]
 8017cbe:	441a      	add	r2, r3
 8017cc0:	683b      	ldr	r3, [r7, #0]
 8017cc2:	601a      	str	r2, [r3, #0]
    }
    return 1;
 8017cc4:	2301      	movs	r3, #1
}
 8017cc6:	4618      	mov	r0, r3
 8017cc8:	3730      	adds	r7, #48	@ 0x30
 8017cca:	46bd      	mov	sp, r7
 8017ccc:	bd80      	pop	{r7, pc}

08017cce <lwrb_read>:
 * \param[out]      data: Pointer to output memory to copy buffer data to
 * \param[in]       btr: Number of bytes to read
 * \return          Number of bytes read and copied to data array
 */
lwrb_sz_t
lwrb_read(lwrb_t* buff, void* data, lwrb_sz_t btr) {
 8017cce:	b580      	push	{r7, lr}
 8017cd0:	b088      	sub	sp, #32
 8017cd2:	af02      	add	r7, sp, #8
 8017cd4:	60f8      	str	r0, [r7, #12]
 8017cd6:	60b9      	str	r1, [r7, #8]
 8017cd8:	607a      	str	r2, [r7, #4]
    lwrb_sz_t read = 0;
 8017cda:	2300      	movs	r3, #0
 8017cdc:	617b      	str	r3, [r7, #20]

    if (lwrb_read_ex(buff, data, btr, &read, 0)) {
 8017cde:	f107 0314 	add.w	r3, r7, #20
 8017ce2:	2200      	movs	r2, #0
 8017ce4:	9200      	str	r2, [sp, #0]
 8017ce6:	687a      	ldr	r2, [r7, #4]
 8017ce8:	68b9      	ldr	r1, [r7, #8]
 8017cea:	68f8      	ldr	r0, [r7, #12]
 8017cec:	f000 f80a 	bl	8017d04 <lwrb_read_ex>
 8017cf0:	4603      	mov	r3, r0
 8017cf2:	2b00      	cmp	r3, #0
 8017cf4:	d001      	beq.n	8017cfa <lwrb_read+0x2c>
        return read;
 8017cf6:	697b      	ldr	r3, [r7, #20]
 8017cf8:	e000      	b.n	8017cfc <lwrb_read+0x2e>
    }
    return 0;
 8017cfa:	2300      	movs	r3, #0
}
 8017cfc:	4618      	mov	r0, r3
 8017cfe:	3718      	adds	r7, #24
 8017d00:	46bd      	mov	sp, r7
 8017d02:	bd80      	pop	{r7, pc}

08017d04 <lwrb_read_ex>:
 *                      \ref LWRB_FLAG_READ_ALL: Request to read all data (up to btr).
 *                          Will early return if no enough bytes in the buffer
 * \return          `1` if read operation OK, `0` otherwise
 */
uint8_t
lwrb_read_ex(lwrb_t* buff, void* data, lwrb_sz_t btr, lwrb_sz_t* bread, uint16_t flags) {
 8017d04:	b580      	push	{r7, lr}
 8017d06:	b08c      	sub	sp, #48	@ 0x30
 8017d08:	af00      	add	r7, sp, #0
 8017d0a:	60f8      	str	r0, [r7, #12]
 8017d0c:	60b9      	str	r1, [r7, #8]
 8017d0e:	607a      	str	r2, [r7, #4]
 8017d10:	603b      	str	r3, [r7, #0]
    lwrb_sz_t tocopy = 0, full = 0, r_ptr = 0;
 8017d12:	2300      	movs	r3, #0
 8017d14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8017d16:	2300      	movs	r3, #0
 8017d18:	627b      	str	r3, [r7, #36]	@ 0x24
 8017d1a:	2300      	movs	r3, #0
 8017d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint8_t* d_ptr = data;
 8017d1e:	68bb      	ldr	r3, [r7, #8]
 8017d20:	623b      	str	r3, [r7, #32]

    if (!BUF_IS_VALID(buff) || data == NULL || btr == 0) {
 8017d22:	68fb      	ldr	r3, [r7, #12]
 8017d24:	2b00      	cmp	r3, #0
 8017d26:	d00d      	beq.n	8017d44 <lwrb_read_ex+0x40>
 8017d28:	68fb      	ldr	r3, [r7, #12]
 8017d2a:	681b      	ldr	r3, [r3, #0]
 8017d2c:	2b00      	cmp	r3, #0
 8017d2e:	d009      	beq.n	8017d44 <lwrb_read_ex+0x40>
 8017d30:	68fb      	ldr	r3, [r7, #12]
 8017d32:	685b      	ldr	r3, [r3, #4]
 8017d34:	2b00      	cmp	r3, #0
 8017d36:	d005      	beq.n	8017d44 <lwrb_read_ex+0x40>
 8017d38:	68bb      	ldr	r3, [r7, #8]
 8017d3a:	2b00      	cmp	r3, #0
 8017d3c:	d002      	beq.n	8017d44 <lwrb_read_ex+0x40>
 8017d3e:	687b      	ldr	r3, [r7, #4]
 8017d40:	2b00      	cmp	r3, #0
 8017d42:	d101      	bne.n	8017d48 <lwrb_read_ex+0x44>
        return 0;
 8017d44:	2300      	movs	r3, #0
 8017d46:	e071      	b.n	8017e2c <lwrb_read_ex+0x128>
    }

    /* Calculate maximum number of bytes available to read */
    full = lwrb_get_full(buff);
 8017d48:	68f8      	ldr	r0, [r7, #12]
 8017d4a:	f000 f8b2 	bl	8017eb2 <lwrb_get_full>
 8017d4e:	6278      	str	r0, [r7, #36]	@ 0x24
    if (full == 0 || (full < btr && (flags & LWRB_FLAG_READ_ALL))) {
 8017d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d52:	2b00      	cmp	r3, #0
 8017d54:	d008      	beq.n	8017d68 <lwrb_read_ex+0x64>
 8017d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017d58:	687b      	ldr	r3, [r7, #4]
 8017d5a:	429a      	cmp	r2, r3
 8017d5c:	d206      	bcs.n	8017d6c <lwrb_read_ex+0x68>
 8017d5e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8017d60:	f003 0301 	and.w	r3, r3, #1
 8017d64:	2b00      	cmp	r3, #0
 8017d66:	d001      	beq.n	8017d6c <lwrb_read_ex+0x68>
        return 0;
 8017d68:	2300      	movs	r3, #0
 8017d6a:	e05f      	b.n	8017e2c <lwrb_read_ex+0x128>
    }
    btr = BUF_MIN(full, btr);
 8017d6c:	687a      	ldr	r2, [r7, #4]
 8017d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017d70:	4293      	cmp	r3, r2
 8017d72:	bf28      	it	cs
 8017d74:	4613      	movcs	r3, r2
 8017d76:	607b      	str	r3, [r7, #4]
    r_ptr = LWRB_LOAD(buff->r_ptr, memory_order_acquire);
 8017d78:	68fb      	ldr	r3, [r7, #12]
 8017d7a:	3308      	adds	r3, #8
 8017d7c:	61fb      	str	r3, [r7, #28]
 8017d7e:	69fb      	ldr	r3, [r7, #28]
 8017d80:	681b      	ldr	r3, [r3, #0]
 8017d82:	f3bf 8f5b 	dmb	ish
 8017d86:	617b      	str	r3, [r7, #20]
 8017d88:	697b      	ldr	r3, [r7, #20]
 8017d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Step 1: Read data from linear part of buffer */
    tocopy = BUF_MIN(buff->size - r_ptr, btr);
 8017d8c:	68fb      	ldr	r3, [r7, #12]
 8017d8e:	685a      	ldr	r2, [r3, #4]
 8017d90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d92:	1ad3      	subs	r3, r2, r3
 8017d94:	687a      	ldr	r2, [r7, #4]
 8017d96:	4293      	cmp	r3, r2
 8017d98:	bf28      	it	cs
 8017d9a:	4613      	movcs	r3, r2
 8017d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    BUF_MEMCPY(d_ptr, &buff->buff[r_ptr], tocopy);
 8017d9e:	68fb      	ldr	r3, [r7, #12]
 8017da0:	681a      	ldr	r2, [r3, #0]
 8017da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017da4:	4413      	add	r3, r2
 8017da6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017da8:	4619      	mov	r1, r3
 8017daa:	6a38      	ldr	r0, [r7, #32]
 8017dac:	f002 f8fe 	bl	8019fac <memcpy>
    d_ptr += tocopy;
 8017db0:	6a3a      	ldr	r2, [r7, #32]
 8017db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017db4:	4413      	add	r3, r2
 8017db6:	623b      	str	r3, [r7, #32]
    r_ptr += tocopy;
 8017db8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017dbc:	4413      	add	r3, r2
 8017dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    btr -= tocopy;
 8017dc0:	687a      	ldr	r2, [r7, #4]
 8017dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017dc4:	1ad3      	subs	r3, r2, r3
 8017dc6:	607b      	str	r3, [r7, #4]

    /* Step 2: Read data from beginning of buffer (overflow part) */
    if (btr > 0) {
 8017dc8:	687b      	ldr	r3, [r7, #4]
 8017dca:	2b00      	cmp	r3, #0
 8017dcc:	d008      	beq.n	8017de0 <lwrb_read_ex+0xdc>
        BUF_MEMCPY(d_ptr, buff->buff, btr);
 8017dce:	68fb      	ldr	r3, [r7, #12]
 8017dd0:	681b      	ldr	r3, [r3, #0]
 8017dd2:	687a      	ldr	r2, [r7, #4]
 8017dd4:	4619      	mov	r1, r3
 8017dd6:	6a38      	ldr	r0, [r7, #32]
 8017dd8:	f002 f8e8 	bl	8019fac <memcpy>
        r_ptr = btr;
 8017ddc:	687b      	ldr	r3, [r7, #4]
 8017dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* Step 3: Check end of buffer */
    if (r_ptr >= buff->size) {
 8017de0:	68fb      	ldr	r3, [r7, #12]
 8017de2:	685b      	ldr	r3, [r3, #4]
 8017de4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017de6:	429a      	cmp	r2, r3
 8017de8:	d301      	bcc.n	8017dee <lwrb_read_ex+0xea>
        r_ptr = 0;
 8017dea:	2300      	movs	r3, #0
 8017dec:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /*
     * Write final value to the actual running variable.
     * This is to ensure no write operation can access intermediate data
     */
    LWRB_STORE(buff->r_ptr, r_ptr, memory_order_release);
 8017dee:	68fb      	ldr	r3, [r7, #12]
 8017df0:	3308      	adds	r3, #8
 8017df2:	61bb      	str	r3, [r7, #24]
 8017df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017df6:	613b      	str	r3, [r7, #16]
 8017df8:	693a      	ldr	r2, [r7, #16]
 8017dfa:	69bb      	ldr	r3, [r7, #24]
 8017dfc:	f3bf 8f5b 	dmb	ish
 8017e00:	601a      	str	r2, [r3, #0]

    BUF_SEND_EVT(buff, LWRB_EVT_READ, tocopy + btr);
 8017e02:	68fb      	ldr	r3, [r7, #12]
 8017e04:	691b      	ldr	r3, [r3, #16]
 8017e06:	2b00      	cmp	r3, #0
 8017e08:	d007      	beq.n	8017e1a <lwrb_read_ex+0x116>
 8017e0a:	68fb      	ldr	r3, [r7, #12]
 8017e0c:	691b      	ldr	r3, [r3, #16]
 8017e0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8017e10:	687a      	ldr	r2, [r7, #4]
 8017e12:	440a      	add	r2, r1
 8017e14:	2100      	movs	r1, #0
 8017e16:	68f8      	ldr	r0, [r7, #12]
 8017e18:	4798      	blx	r3
    if (bread != NULL) {
 8017e1a:	683b      	ldr	r3, [r7, #0]
 8017e1c:	2b00      	cmp	r3, #0
 8017e1e:	d004      	beq.n	8017e2a <lwrb_read_ex+0x126>
        *bread = tocopy + btr;
 8017e20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017e22:	687b      	ldr	r3, [r7, #4]
 8017e24:	441a      	add	r2, r3
 8017e26:	683b      	ldr	r3, [r7, #0]
 8017e28:	601a      	str	r2, [r3, #0]
    }
    return 1;
 8017e2a:	2301      	movs	r3, #1
}
 8017e2c:	4618      	mov	r0, r3
 8017e2e:	3730      	adds	r7, #48	@ 0x30
 8017e30:	46bd      	mov	sp, r7
 8017e32:	bd80      	pop	{r7, pc}

08017e34 <lwrb_get_free>:
 * \brief           Get available size in buffer for write operation
 * \param[in]       buff: Ring buffer instance
 * \return          Number of free bytes in memory
 */
lwrb_sz_t
lwrb_get_free(const lwrb_t* buff) {
 8017e34:	b480      	push	{r7}
 8017e36:	b08b      	sub	sp, #44	@ 0x2c
 8017e38:	af00      	add	r7, sp, #0
 8017e3a:	6078      	str	r0, [r7, #4]
    lwrb_sz_t size = 0, w_ptr = 0, r_ptr = 0;
 8017e3c:	2300      	movs	r3, #0
 8017e3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8017e40:	2300      	movs	r3, #0
 8017e42:	623b      	str	r3, [r7, #32]
 8017e44:	2300      	movs	r3, #0
 8017e46:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff)) {
 8017e48:	687b      	ldr	r3, [r7, #4]
 8017e4a:	2b00      	cmp	r3, #0
 8017e4c:	d007      	beq.n	8017e5e <lwrb_get_free+0x2a>
 8017e4e:	687b      	ldr	r3, [r7, #4]
 8017e50:	681b      	ldr	r3, [r3, #0]
 8017e52:	2b00      	cmp	r3, #0
 8017e54:	d003      	beq.n	8017e5e <lwrb_get_free+0x2a>
 8017e56:	687b      	ldr	r3, [r7, #4]
 8017e58:	685b      	ldr	r3, [r3, #4]
 8017e5a:	2b00      	cmp	r3, #0
 8017e5c:	d101      	bne.n	8017e62 <lwrb_get_free+0x2e>
        return 0;
 8017e5e:	2300      	movs	r3, #0
 8017e60:	e021      	b.n	8017ea6 <lwrb_get_free+0x72>
     * - buff->w pointer will not change by another process/interrupt because we are in write mode just now
     * - buff->r pointer may change by another process. If it gets changed after buff->r has been loaded to local variable,
     *    buffer will see "free size" less than it actually is. This is not a problem, application can
     *    always try again to write more data to remaining free memory that was read just during copy operation
     */
    w_ptr = LWRB_LOAD(buff->w_ptr, memory_order_relaxed);
 8017e62:	687b      	ldr	r3, [r7, #4]
 8017e64:	330c      	adds	r3, #12
 8017e66:	61bb      	str	r3, [r7, #24]
 8017e68:	69bb      	ldr	r3, [r7, #24]
 8017e6a:	681b      	ldr	r3, [r3, #0]
 8017e6c:	613b      	str	r3, [r7, #16]
 8017e6e:	693b      	ldr	r3, [r7, #16]
 8017e70:	623b      	str	r3, [r7, #32]
    r_ptr = LWRB_LOAD(buff->r_ptr, memory_order_relaxed);
 8017e72:	687b      	ldr	r3, [r7, #4]
 8017e74:	3308      	adds	r3, #8
 8017e76:	617b      	str	r3, [r7, #20]
 8017e78:	697b      	ldr	r3, [r7, #20]
 8017e7a:	681b      	ldr	r3, [r3, #0]
 8017e7c:	60fb      	str	r3, [r7, #12]
 8017e7e:	68fb      	ldr	r3, [r7, #12]
 8017e80:	61fb      	str	r3, [r7, #28]

    if (w_ptr >= r_ptr) {
 8017e82:	6a3a      	ldr	r2, [r7, #32]
 8017e84:	69fb      	ldr	r3, [r7, #28]
 8017e86:	429a      	cmp	r2, r3
 8017e88:	d307      	bcc.n	8017e9a <lwrb_get_free+0x66>
        size = buff->size - (w_ptr - r_ptr);
 8017e8a:	687b      	ldr	r3, [r7, #4]
 8017e8c:	685a      	ldr	r2, [r3, #4]
 8017e8e:	69f9      	ldr	r1, [r7, #28]
 8017e90:	6a3b      	ldr	r3, [r7, #32]
 8017e92:	1acb      	subs	r3, r1, r3
 8017e94:	4413      	add	r3, r2
 8017e96:	627b      	str	r3, [r7, #36]	@ 0x24
 8017e98:	e003      	b.n	8017ea2 <lwrb_get_free+0x6e>
    } else {
        size = r_ptr - w_ptr;
 8017e9a:	69fa      	ldr	r2, [r7, #28]
 8017e9c:	6a3b      	ldr	r3, [r7, #32]
 8017e9e:	1ad3      	subs	r3, r2, r3
 8017ea0:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Buffer free size is always 1 less than actual size */
    return size - 1;
 8017ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ea4:	3b01      	subs	r3, #1
}
 8017ea6:	4618      	mov	r0, r3
 8017ea8:	372c      	adds	r7, #44	@ 0x2c
 8017eaa:	46bd      	mov	sp, r7
 8017eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017eb0:	4770      	bx	lr

08017eb2 <lwrb_get_full>:
 * \brief           Get number of bytes currently available in buffer
 * \param[in]       buff: Ring buffer instance
 * \return          Number of bytes ready to be read
 */
lwrb_sz_t
lwrb_get_full(const lwrb_t* buff) {
 8017eb2:	b480      	push	{r7}
 8017eb4:	b08b      	sub	sp, #44	@ 0x2c
 8017eb6:	af00      	add	r7, sp, #0
 8017eb8:	6078      	str	r0, [r7, #4]
    lwrb_sz_t size = 0, w_ptr = 0, r_ptr = 0;
 8017eba:	2300      	movs	r3, #0
 8017ebc:	627b      	str	r3, [r7, #36]	@ 0x24
 8017ebe:	2300      	movs	r3, #0
 8017ec0:	623b      	str	r3, [r7, #32]
 8017ec2:	2300      	movs	r3, #0
 8017ec4:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff)) {
 8017ec6:	687b      	ldr	r3, [r7, #4]
 8017ec8:	2b00      	cmp	r3, #0
 8017eca:	d007      	beq.n	8017edc <lwrb_get_full+0x2a>
 8017ecc:	687b      	ldr	r3, [r7, #4]
 8017ece:	681b      	ldr	r3, [r3, #0]
 8017ed0:	2b00      	cmp	r3, #0
 8017ed2:	d003      	beq.n	8017edc <lwrb_get_full+0x2a>
 8017ed4:	687b      	ldr	r3, [r7, #4]
 8017ed6:	685b      	ldr	r3, [r3, #4]
 8017ed8:	2b00      	cmp	r3, #0
 8017eda:	d101      	bne.n	8017ee0 <lwrb_get_full+0x2e>
        return 0;
 8017edc:	2300      	movs	r3, #0
 8017ede:	e020      	b.n	8017f22 <lwrb_get_full+0x70>
     * - buff->r pointer will not change by another process/interrupt because we are in read mode just now
     * - buff->w pointer may change by another process. If it gets changed after buff->w has been loaded to local variable,
     *    buffer will see "full size" less than it really is. This is not a problem, application can
     *    always try again to read more data from remaining full memory that was written just during copy operation
     */
    w_ptr = LWRB_LOAD(buff->w_ptr, memory_order_relaxed);
 8017ee0:	687b      	ldr	r3, [r7, #4]
 8017ee2:	330c      	adds	r3, #12
 8017ee4:	61bb      	str	r3, [r7, #24]
 8017ee6:	69bb      	ldr	r3, [r7, #24]
 8017ee8:	681b      	ldr	r3, [r3, #0]
 8017eea:	613b      	str	r3, [r7, #16]
 8017eec:	693b      	ldr	r3, [r7, #16]
 8017eee:	623b      	str	r3, [r7, #32]
    r_ptr = LWRB_LOAD(buff->r_ptr, memory_order_relaxed);
 8017ef0:	687b      	ldr	r3, [r7, #4]
 8017ef2:	3308      	adds	r3, #8
 8017ef4:	617b      	str	r3, [r7, #20]
 8017ef6:	697b      	ldr	r3, [r7, #20]
 8017ef8:	681b      	ldr	r3, [r3, #0]
 8017efa:	60fb      	str	r3, [r7, #12]
 8017efc:	68fb      	ldr	r3, [r7, #12]
 8017efe:	61fb      	str	r3, [r7, #28]

    if (w_ptr >= r_ptr) {
 8017f00:	6a3a      	ldr	r2, [r7, #32]
 8017f02:	69fb      	ldr	r3, [r7, #28]
 8017f04:	429a      	cmp	r2, r3
 8017f06:	d304      	bcc.n	8017f12 <lwrb_get_full+0x60>
        size = w_ptr - r_ptr;
 8017f08:	6a3a      	ldr	r2, [r7, #32]
 8017f0a:	69fb      	ldr	r3, [r7, #28]
 8017f0c:	1ad3      	subs	r3, r2, r3
 8017f0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8017f10:	e006      	b.n	8017f20 <lwrb_get_full+0x6e>
    } else {
        size = buff->size - (r_ptr - w_ptr);
 8017f12:	687b      	ldr	r3, [r7, #4]
 8017f14:	685a      	ldr	r2, [r3, #4]
 8017f16:	6a39      	ldr	r1, [r7, #32]
 8017f18:	69fb      	ldr	r3, [r7, #28]
 8017f1a:	1acb      	subs	r3, r1, r3
 8017f1c:	4413      	add	r3, r2
 8017f1e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    return size;
 8017f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8017f22:	4618      	mov	r0, r3
 8017f24:	372c      	adds	r7, #44	@ 0x2c
 8017f26:	46bd      	mov	sp, r7
 8017f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f2c:	4770      	bx	lr

08017f2e <get_1>:
#else
#define NMBS_DEBUG_PRINT(...) (void) (0)
#endif


static uint8_t get_1(nmbs_t* nmbs) {
 8017f2e:	b480      	push	{r7}
 8017f30:	b085      	sub	sp, #20
 8017f32:	af00      	add	r7, sp, #0
 8017f34:	6078      	str	r0, [r7, #4]
    uint8_t result = nmbs->msg.buf[nmbs->msg.buf_idx];
 8017f36:	687b      	ldr	r3, [r7, #4]
 8017f38:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8017f3c:	461a      	mov	r2, r3
 8017f3e:	687b      	ldr	r3, [r7, #4]
 8017f40:	5c9b      	ldrb	r3, [r3, r2]
 8017f42:	73fb      	strb	r3, [r7, #15]
    nmbs->msg.buf_idx++;
 8017f44:	687b      	ldr	r3, [r7, #4]
 8017f46:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8017f4a:	3301      	adds	r3, #1
 8017f4c:	b29a      	uxth	r2, r3
 8017f4e:	687b      	ldr	r3, [r7, #4]
 8017f50:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    return result;
 8017f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8017f56:	4618      	mov	r0, r3
 8017f58:	3714      	adds	r7, #20
 8017f5a:	46bd      	mov	sp, r7
 8017f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f60:	4770      	bx	lr

08017f62 <put_1>:


static void put_1(nmbs_t* nmbs, uint8_t data) {
 8017f62:	b480      	push	{r7}
 8017f64:	b083      	sub	sp, #12
 8017f66:	af00      	add	r7, sp, #0
 8017f68:	6078      	str	r0, [r7, #4]
 8017f6a:	460b      	mov	r3, r1
 8017f6c:	70fb      	strb	r3, [r7, #3]
    nmbs->msg.buf[nmbs->msg.buf_idx] = data;
 8017f6e:	687b      	ldr	r3, [r7, #4]
 8017f70:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8017f74:	4619      	mov	r1, r3
 8017f76:	687b      	ldr	r3, [r7, #4]
 8017f78:	78fa      	ldrb	r2, [r7, #3]
 8017f7a:	545a      	strb	r2, [r3, r1]
    nmbs->msg.buf_idx++;
 8017f7c:	687b      	ldr	r3, [r7, #4]
 8017f7e:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8017f82:	3301      	adds	r3, #1
 8017f84:	b29a      	uxth	r2, r3
 8017f86:	687b      	ldr	r3, [r7, #4]
 8017f88:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
}
 8017f8c:	bf00      	nop
 8017f8e:	370c      	adds	r7, #12
 8017f90:	46bd      	mov	sp, r7
 8017f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f96:	4770      	bx	lr

08017f98 <discard_1>:


static void discard_1(nmbs_t* nmbs) {
 8017f98:	b480      	push	{r7}
 8017f9a:	b083      	sub	sp, #12
 8017f9c:	af00      	add	r7, sp, #0
 8017f9e:	6078      	str	r0, [r7, #4]
    nmbs->msg.buf_idx++;
 8017fa0:	687b      	ldr	r3, [r7, #4]
 8017fa2:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8017fa6:	3301      	adds	r3, #1
 8017fa8:	b29a      	uxth	r2, r3
 8017faa:	687b      	ldr	r3, [r7, #4]
 8017fac:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
}
 8017fb0:	bf00      	nop
 8017fb2:	370c      	adds	r7, #12
 8017fb4:	46bd      	mov	sp, r7
 8017fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fba:	4770      	bx	lr

08017fbc <get_2>:
}
#endif
#endif


static uint16_t get_2(nmbs_t* nmbs) {
 8017fbc:	b480      	push	{r7}
 8017fbe:	b085      	sub	sp, #20
 8017fc0:	af00      	add	r7, sp, #0
 8017fc2:	6078      	str	r0, [r7, #4]
    const uint16_t result =
            ((uint16_t) nmbs->msg.buf[nmbs->msg.buf_idx]) << 8 | (uint16_t) nmbs->msg.buf[nmbs->msg.buf_idx + 1];
 8017fc4:	687b      	ldr	r3, [r7, #4]
 8017fc6:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8017fca:	461a      	mov	r2, r3
 8017fcc:	687b      	ldr	r3, [r7, #4]
 8017fce:	5c9b      	ldrb	r3, [r3, r2]
 8017fd0:	b21b      	sxth	r3, r3
 8017fd2:	021b      	lsls	r3, r3, #8
 8017fd4:	b21a      	sxth	r2, r3
 8017fd6:	687b      	ldr	r3, [r7, #4]
 8017fd8:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8017fdc:	3301      	adds	r3, #1
 8017fde:	6879      	ldr	r1, [r7, #4]
 8017fe0:	5ccb      	ldrb	r3, [r1, r3]
 8017fe2:	b21b      	sxth	r3, r3
 8017fe4:	4313      	orrs	r3, r2
 8017fe6:	b21b      	sxth	r3, r3
    const uint16_t result =
 8017fe8:	81fb      	strh	r3, [r7, #14]
    nmbs->msg.buf_idx += 2;
 8017fea:	687b      	ldr	r3, [r7, #4]
 8017fec:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8017ff0:	3302      	adds	r3, #2
 8017ff2:	b29a      	uxth	r2, r3
 8017ff4:	687b      	ldr	r3, [r7, #4]
 8017ff6:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    return result;
 8017ffa:	89fb      	ldrh	r3, [r7, #14]
}
 8017ffc:	4618      	mov	r0, r3
 8017ffe:	3714      	adds	r7, #20
 8018000:	46bd      	mov	sp, r7
 8018002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018006:	4770      	bx	lr

08018008 <put_2>:


static void put_2(nmbs_t* nmbs, uint16_t data) {
 8018008:	b480      	push	{r7}
 801800a:	b083      	sub	sp, #12
 801800c:	af00      	add	r7, sp, #0
 801800e:	6078      	str	r0, [r7, #4]
 8018010:	460b      	mov	r3, r1
 8018012:	807b      	strh	r3, [r7, #2]
    nmbs->msg.buf[nmbs->msg.buf_idx] = (uint8_t) ((data >> 8) & 0xFFU);
 8018014:	887b      	ldrh	r3, [r7, #2]
 8018016:	0a1b      	lsrs	r3, r3, #8
 8018018:	b299      	uxth	r1, r3
 801801a:	687b      	ldr	r3, [r7, #4]
 801801c:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8018020:	461a      	mov	r2, r3
 8018022:	b2c9      	uxtb	r1, r1
 8018024:	687b      	ldr	r3, [r7, #4]
 8018026:	5499      	strb	r1, [r3, r2]
    nmbs->msg.buf[nmbs->msg.buf_idx + 1] = (uint8_t) data;
 8018028:	687b      	ldr	r3, [r7, #4]
 801802a:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 801802e:	3301      	adds	r3, #1
 8018030:	887a      	ldrh	r2, [r7, #2]
 8018032:	b2d1      	uxtb	r1, r2
 8018034:	687a      	ldr	r2, [r7, #4]
 8018036:	54d1      	strb	r1, [r2, r3]
    nmbs->msg.buf_idx += 2;
 8018038:	687b      	ldr	r3, [r7, #4]
 801803a:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 801803e:	3302      	adds	r3, #2
 8018040:	b29a      	uxth	r2, r3
 8018042:	687b      	ldr	r3, [r7, #4]
 8018044:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
}
 8018048:	bf00      	nop
 801804a:	370c      	adds	r7, #12
 801804c:	46bd      	mov	sp, r7
 801804e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018052:	4770      	bx	lr

08018054 <recv>:
        data[n] = (data[n] << 8) | ((data[n] >> 8) & 0xFF);
    }
}


static nmbs_error recv(nmbs_t* nmbs, uint16_t count) {
 8018054:	b590      	push	{r4, r7, lr}
 8018056:	b085      	sub	sp, #20
 8018058:	af00      	add	r7, sp, #0
 801805a:	6078      	str	r0, [r7, #4]
 801805c:	460b      	mov	r3, r1
 801805e:	807b      	strh	r3, [r7, #2]
    if (nmbs->msg.complete) {
 8018060:	687b      	ldr	r3, [r7, #4]
 8018062:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8018066:	2b00      	cmp	r3, #0
 8018068:	d001      	beq.n	801806e <recv+0x1a>
        return NMBS_ERROR_NONE;
 801806a:	2300      	movs	r3, #0
 801806c:	e025      	b.n	80180ba <recv+0x66>
    }

    const int32_t ret =
            nmbs->platform.read(nmbs->msg.buf + nmbs->msg.buf_idx, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 801806e:	687b      	ldr	r3, [r7, #4]
 8018070:	f8d3 4154 	ldr.w	r4, [r3, #340]	@ 0x154
 8018074:	687b      	ldr	r3, [r7, #4]
 8018076:	687a      	ldr	r2, [r7, #4]
 8018078:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 801807c:	1898      	adds	r0, r3, r2
 801807e:	687b      	ldr	r3, [r7, #4]
 8018080:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
 8018084:	687b      	ldr	r3, [r7, #4]
 8018086:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 801808a:	8879      	ldrh	r1, [r7, #2]
 801808c:	47a0      	blx	r4
 801808e:	60f8      	str	r0, [r7, #12]

    if (ret == count)
 8018090:	887b      	ldrh	r3, [r7, #2]
 8018092:	68fa      	ldr	r2, [r7, #12]
 8018094:	429a      	cmp	r2, r3
 8018096:	d101      	bne.n	801809c <recv+0x48>
        return NMBS_ERROR_NONE;
 8018098:	2300      	movs	r3, #0
 801809a:	e00e      	b.n	80180ba <recv+0x66>

    if (ret < count) {
 801809c:	887b      	ldrh	r3, [r7, #2]
 801809e:	68fa      	ldr	r2, [r7, #12]
 80180a0:	429a      	cmp	r2, r3
 80180a2:	da08      	bge.n	80180b6 <recv+0x62>
        if (ret < 0)
 80180a4:	68fb      	ldr	r3, [r7, #12]
 80180a6:	2b00      	cmp	r3, #0
 80180a8:	da02      	bge.n	80180b0 <recv+0x5c>
            return NMBS_ERROR_TRANSPORT;
 80180aa:	f06f 0303 	mvn.w	r3, #3
 80180ae:	e004      	b.n	80180ba <recv+0x66>

        return NMBS_ERROR_TIMEOUT;
 80180b0:	f06f 0302 	mvn.w	r3, #2
 80180b4:	e001      	b.n	80180ba <recv+0x66>
    }

    return NMBS_ERROR_TRANSPORT;
 80180b6:	f06f 0303 	mvn.w	r3, #3
}
 80180ba:	4618      	mov	r0, r3
 80180bc:	3714      	adds	r7, #20
 80180be:	46bd      	mov	sp, r7
 80180c0:	bd90      	pop	{r4, r7, pc}

080180c2 <send>:


static nmbs_error send(const nmbs_t* nmbs, uint16_t count) {
 80180c2:	b590      	push	{r4, r7, lr}
 80180c4:	b085      	sub	sp, #20
 80180c6:	af00      	add	r7, sp, #0
 80180c8:	6078      	str	r0, [r7, #4]
 80180ca:	460b      	mov	r3, r1
 80180cc:	807b      	strh	r3, [r7, #2]
    const int32_t ret = nmbs->platform.write(nmbs->msg.buf, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 80180ce:	687b      	ldr	r3, [r7, #4]
 80180d0:	f8d3 4158 	ldr.w	r4, [r3, #344]	@ 0x158
 80180d4:	6878      	ldr	r0, [r7, #4]
 80180d6:	687b      	ldr	r3, [r7, #4]
 80180d8:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
 80180dc:	687b      	ldr	r3, [r7, #4]
 80180de:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80180e2:	8879      	ldrh	r1, [r7, #2]
 80180e4:	47a0      	blx	r4
 80180e6:	60f8      	str	r0, [r7, #12]

    if (ret == count)
 80180e8:	887b      	ldrh	r3, [r7, #2]
 80180ea:	68fa      	ldr	r2, [r7, #12]
 80180ec:	429a      	cmp	r2, r3
 80180ee:	d101      	bne.n	80180f4 <send+0x32>
        return NMBS_ERROR_NONE;
 80180f0:	2300      	movs	r3, #0
 80180f2:	e00e      	b.n	8018112 <send+0x50>

    if (ret < count) {
 80180f4:	887b      	ldrh	r3, [r7, #2]
 80180f6:	68fa      	ldr	r2, [r7, #12]
 80180f8:	429a      	cmp	r2, r3
 80180fa:	da08      	bge.n	801810e <send+0x4c>
        if (ret < 0)
 80180fc:	68fb      	ldr	r3, [r7, #12]
 80180fe:	2b00      	cmp	r3, #0
 8018100:	da02      	bge.n	8018108 <send+0x46>
            return NMBS_ERROR_TRANSPORT;
 8018102:	f06f 0303 	mvn.w	r3, #3
 8018106:	e004      	b.n	8018112 <send+0x50>

        return NMBS_ERROR_TIMEOUT;
 8018108:	f06f 0302 	mvn.w	r3, #2
 801810c:	e001      	b.n	8018112 <send+0x50>
    }

    return NMBS_ERROR_TRANSPORT;
 801810e:	f06f 0303 	mvn.w	r3, #3
}
 8018112:	4618      	mov	r0, r3
 8018114:	3714      	adds	r7, #20
 8018116:	46bd      	mov	sp, r7
 8018118:	bd90      	pop	{r4, r7, pc}

0801811a <flush>:


static void flush(nmbs_t* nmbs) {
 801811a:	b590      	push	{r4, r7, lr}
 801811c:	b083      	sub	sp, #12
 801811e:	af00      	add	r7, sp, #0
 8018120:	6078      	str	r0, [r7, #4]
    nmbs->platform.read(nmbs->msg.buf, sizeof(nmbs->msg.buf), 0, nmbs->platform.arg);
 8018122:	687b      	ldr	r3, [r7, #4]
 8018124:	f8d3 4154 	ldr.w	r4, [r3, #340]	@ 0x154
 8018128:	6878      	ldr	r0, [r7, #4]
 801812a:	687b      	ldr	r3, [r7, #4]
 801812c:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8018130:	2200      	movs	r2, #0
 8018132:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8018136:	47a0      	blx	r4
}
 8018138:	bf00      	nop
 801813a:	370c      	adds	r7, #12
 801813c:	46bd      	mov	sp, r7
 801813e:	bd90      	pop	{r4, r7, pc}

08018140 <msg_buf_reset>:


static void msg_buf_reset(nmbs_t* nmbs) {
 8018140:	b480      	push	{r7}
 8018142:	b083      	sub	sp, #12
 8018144:	af00      	add	r7, sp, #0
 8018146:	6078      	str	r0, [r7, #4]
    nmbs->msg.buf_idx = 0;
 8018148:	687b      	ldr	r3, [r7, #4]
 801814a:	2200      	movs	r2, #0
 801814c:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
}
 8018150:	bf00      	nop
 8018152:	370c      	adds	r7, #12
 8018154:	46bd      	mov	sp, r7
 8018156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801815a:	4770      	bx	lr

0801815c <msg_state_reset>:


static void msg_state_reset(nmbs_t* nmbs) {
 801815c:	b580      	push	{r7, lr}
 801815e:	b082      	sub	sp, #8
 8018160:	af00      	add	r7, sp, #0
 8018162:	6078      	str	r0, [r7, #4]
    msg_buf_reset(nmbs);
 8018164:	6878      	ldr	r0, [r7, #4]
 8018166:	f7ff ffeb 	bl	8018140 <msg_buf_reset>
    nmbs->msg.unit_id = 0;
 801816a:	687b      	ldr	r3, [r7, #4]
 801816c:	2200      	movs	r2, #0
 801816e:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    nmbs->msg.fc = 0;
 8018172:	687b      	ldr	r3, [r7, #4]
 8018174:	2200      	movs	r2, #0
 8018176:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    nmbs->msg.transaction_id = 0;
 801817a:	687b      	ldr	r3, [r7, #4]
 801817c:	2200      	movs	r2, #0
 801817e:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
    nmbs->msg.broadcast = false;
 8018182:	687b      	ldr	r3, [r7, #4]
 8018184:	2200      	movs	r2, #0
 8018186:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    nmbs->msg.ignored = false;
 801818a:	687b      	ldr	r3, [r7, #4]
 801818c:	2200      	movs	r2, #0
 801818e:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
    nmbs->msg.complete = false;
 8018192:	687b      	ldr	r3, [r7, #4]
 8018194:	2200      	movs	r2, #0
 8018196:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
}
 801819a:	bf00      	nop
 801819c:	3708      	adds	r7, #8
 801819e:	46bd      	mov	sp, r7
 80181a0:	bd80      	pop	{r7, pc}

080181a2 <msg_state_req>:


#ifndef NMBS_CLIENT_DISABLED
static void msg_state_req(nmbs_t* nmbs, uint8_t fc) {
 80181a2:	b580      	push	{r7, lr}
 80181a4:	b082      	sub	sp, #8
 80181a6:	af00      	add	r7, sp, #0
 80181a8:	6078      	str	r0, [r7, #4]
 80181aa:	460b      	mov	r3, r1
 80181ac:	70fb      	strb	r3, [r7, #3]
    if (nmbs->current_tid == UINT16_MAX)
 80181ae:	687b      	ldr	r3, [r7, #4]
 80181b0:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 80181b4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80181b8:	4293      	cmp	r3, r2
 80181ba:	d104      	bne.n	80181c6 <msg_state_req+0x24>
        nmbs->current_tid = 1;
 80181bc:	687b      	ldr	r3, [r7, #4]
 80181be:	2201      	movs	r2, #1
 80181c0:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
 80181c4:	e007      	b.n	80181d6 <msg_state_req+0x34>
    else
        nmbs->current_tid++;
 80181c6:	687b      	ldr	r3, [r7, #4]
 80181c8:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 80181cc:	3301      	adds	r3, #1
 80181ce:	b29a      	uxth	r2, r3
 80181d0:	687b      	ldr	r3, [r7, #4]
 80181d2:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a

    // Flush the remaining data on the line before sending the request
    flush(nmbs);
 80181d6:	6878      	ldr	r0, [r7, #4]
 80181d8:	f7ff ff9f 	bl	801811a <flush>

    msg_state_reset(nmbs);
 80181dc:	6878      	ldr	r0, [r7, #4]
 80181de:	f7ff ffbd 	bl	801815c <msg_state_reset>
    nmbs->msg.unit_id = nmbs->dest_address_rtu;
 80181e2:	687b      	ldr	r3, [r7, #4]
 80181e4:	f893 2169 	ldrb.w	r2, [r3, #361]	@ 0x169
 80181e8:	687b      	ldr	r3, [r7, #4]
 80181ea:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    nmbs->msg.fc = fc;
 80181ee:	687b      	ldr	r3, [r7, #4]
 80181f0:	78fa      	ldrb	r2, [r7, #3]
 80181f2:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    nmbs->msg.transaction_id = nmbs->current_tid;
 80181f6:	687b      	ldr	r3, [r7, #4]
 80181f8:	f8b3 216a 	ldrh.w	r2, [r3, #362]	@ 0x16a
 80181fc:	687b      	ldr	r3, [r7, #4]
 80181fe:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
    if (nmbs->msg.unit_id == NMBS_BROADCAST_ADDRESS && nmbs->platform.transport == NMBS_TRANSPORT_RTU)
 8018202:	687b      	ldr	r3, [r7, #4]
 8018204:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8018208:	2200      	movs	r2, #0
 801820a:	4293      	cmp	r3, r2
 801820c:	d108      	bne.n	8018220 <msg_state_req+0x7e>
 801820e:	687b      	ldr	r3, [r7, #4]
 8018210:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8018214:	2b01      	cmp	r3, #1
 8018216:	d103      	bne.n	8018220 <msg_state_req+0x7e>
        nmbs->msg.broadcast = true;
 8018218:	687b      	ldr	r3, [r7, #4]
 801821a:	2201      	movs	r2, #1
 801821c:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
}
 8018220:	bf00      	nop
 8018222:	3708      	adds	r7, #8
 8018224:	46bd      	mov	sp, r7
 8018226:	bd80      	pop	{r7, pc}

08018228 <nmbs_create>:
#endif


nmbs_error nmbs_create(nmbs_t* nmbs, const nmbs_platform_conf* platform_conf) {
 8018228:	b5b0      	push	{r4, r5, r7, lr}
 801822a:	b082      	sub	sp, #8
 801822c:	af00      	add	r7, sp, #0
 801822e:	6078      	str	r0, [r7, #4]
 8018230:	6039      	str	r1, [r7, #0]
    if (!nmbs)
 8018232:	687b      	ldr	r3, [r7, #4]
 8018234:	2b00      	cmp	r3, #0
 8018236:	d102      	bne.n	801823e <nmbs_create+0x16>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8018238:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801823c:	e03c      	b.n	80182b8 <nmbs_create+0x90>

    memset(nmbs, 0, sizeof(nmbs_t));
 801823e:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8018242:	2100      	movs	r1, #0
 8018244:	6878      	ldr	r0, [r7, #4]
 8018246:	f001 fe7d 	bl	8019f44 <memset>

    nmbs->byte_timeout_ms = -1;
 801824a:	687b      	ldr	r3, [r7, #4]
 801824c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018250:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
    nmbs->read_timeout_ms = -1;
 8018254:	687b      	ldr	r3, [r7, #4]
 8018256:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801825a:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c

    if (!platform_conf || platform_conf->initialized != 0xFFFFDEBE)
 801825e:	683b      	ldr	r3, [r7, #0]
 8018260:	2b00      	cmp	r3, #0
 8018262:	d004      	beq.n	801826e <nmbs_create+0x46>
 8018264:	683b      	ldr	r3, [r7, #0]
 8018266:	695b      	ldr	r3, [r3, #20]
 8018268:	4a15      	ldr	r2, [pc, #84]	@ (80182c0 <nmbs_create+0x98>)
 801826a:	4293      	cmp	r3, r2
 801826c:	d002      	beq.n	8018274 <nmbs_create+0x4c>
        return NMBS_ERROR_INVALID_ARGUMENT;
 801826e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018272:	e021      	b.n	80182b8 <nmbs_create+0x90>

    if (platform_conf->transport != NMBS_TRANSPORT_RTU && platform_conf->transport != NMBS_TRANSPORT_TCP)
 8018274:	683b      	ldr	r3, [r7, #0]
 8018276:	781b      	ldrb	r3, [r3, #0]
 8018278:	2b01      	cmp	r3, #1
 801827a:	d006      	beq.n	801828a <nmbs_create+0x62>
 801827c:	683b      	ldr	r3, [r7, #0]
 801827e:	781b      	ldrb	r3, [r3, #0]
 8018280:	2b02      	cmp	r3, #2
 8018282:	d002      	beq.n	801828a <nmbs_create+0x62>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8018284:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018288:	e016      	b.n	80182b8 <nmbs_create+0x90>

    if (!platform_conf->read || !platform_conf->write)
 801828a:	683b      	ldr	r3, [r7, #0]
 801828c:	685b      	ldr	r3, [r3, #4]
 801828e:	2b00      	cmp	r3, #0
 8018290:	d003      	beq.n	801829a <nmbs_create+0x72>
 8018292:	683b      	ldr	r3, [r7, #0]
 8018294:	689b      	ldr	r3, [r3, #8]
 8018296:	2b00      	cmp	r3, #0
 8018298:	d102      	bne.n	80182a0 <nmbs_create+0x78>
        return NMBS_ERROR_INVALID_ARGUMENT;
 801829a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801829e:	e00b      	b.n	80182b8 <nmbs_create+0x90>

    nmbs->platform = *platform_conf;
 80182a0:	687b      	ldr	r3, [r7, #4]
 80182a2:	683a      	ldr	r2, [r7, #0]
 80182a4:	f503 74a8 	add.w	r4, r3, #336	@ 0x150
 80182a8:	4615      	mov	r5, r2
 80182aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80182ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80182ae:	e895 0003 	ldmia.w	r5, {r0, r1}
 80182b2:	e884 0003 	stmia.w	r4, {r0, r1}

    return NMBS_ERROR_NONE;
 80182b6:	2300      	movs	r3, #0
}
 80182b8:	4618      	mov	r0, r3
 80182ba:	3708      	adds	r7, #8
 80182bc:	46bd      	mov	sp, r7
 80182be:	bdb0      	pop	{r4, r5, r7, pc}
 80182c0:	ffffdebe 	.word	0xffffdebe

080182c4 <nmbs_set_read_timeout>:


void nmbs_set_read_timeout(nmbs_t* nmbs, int32_t timeout_ms) {
 80182c4:	b480      	push	{r7}
 80182c6:	b083      	sub	sp, #12
 80182c8:	af00      	add	r7, sp, #0
 80182ca:	6078      	str	r0, [r7, #4]
 80182cc:	6039      	str	r1, [r7, #0]
    nmbs->read_timeout_ms = timeout_ms;
 80182ce:	687b      	ldr	r3, [r7, #4]
 80182d0:	683a      	ldr	r2, [r7, #0]
 80182d2:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
}
 80182d6:	bf00      	nop
 80182d8:	370c      	adds	r7, #12
 80182da:	46bd      	mov	sp, r7
 80182dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182e0:	4770      	bx	lr

080182e2 <nmbs_set_byte_timeout>:


void nmbs_set_byte_timeout(nmbs_t* nmbs, int32_t timeout_ms) {
 80182e2:	b480      	push	{r7}
 80182e4:	b083      	sub	sp, #12
 80182e6:	af00      	add	r7, sp, #0
 80182e8:	6078      	str	r0, [r7, #4]
 80182ea:	6039      	str	r1, [r7, #0]
    nmbs->byte_timeout_ms = timeout_ms;
 80182ec:	687b      	ldr	r3, [r7, #4]
 80182ee:	683a      	ldr	r2, [r7, #0]
 80182f0:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
}
 80182f4:	bf00      	nop
 80182f6:	370c      	adds	r7, #12
 80182f8:	46bd      	mov	sp, r7
 80182fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182fe:	4770      	bx	lr

08018300 <nmbs_platform_conf_create>:


void nmbs_platform_conf_create(nmbs_platform_conf* platform_conf) {
 8018300:	b580      	push	{r7, lr}
 8018302:	b082      	sub	sp, #8
 8018304:	af00      	add	r7, sp, #0
 8018306:	6078      	str	r0, [r7, #4]
    memset(platform_conf, 0, sizeof(nmbs_platform_conf));
 8018308:	2218      	movs	r2, #24
 801830a:	2100      	movs	r1, #0
 801830c:	6878      	ldr	r0, [r7, #4]
 801830e:	f001 fe19 	bl	8019f44 <memset>
    platform_conf->crc_calc = nmbs_crc_calc;
 8018312:	687b      	ldr	r3, [r7, #4]
 8018314:	4a04      	ldr	r2, [pc, #16]	@ (8018328 <nmbs_platform_conf_create+0x28>)
 8018316:	60da      	str	r2, [r3, #12]
    // Workaround for older user code not calling nmbs_platform_conf_create()
    platform_conf->initialized = 0xFFFFDEBE;
 8018318:	687b      	ldr	r3, [r7, #4]
 801831a:	4a04      	ldr	r2, [pc, #16]	@ (801832c <nmbs_platform_conf_create+0x2c>)
 801831c:	615a      	str	r2, [r3, #20]
}
 801831e:	bf00      	nop
 8018320:	3708      	adds	r7, #8
 8018322:	46bd      	mov	sp, r7
 8018324:	bd80      	pop	{r7, pc}
 8018326:	bf00      	nop
 8018328:	08018351 	.word	0x08018351
 801832c:	ffffdebe 	.word	0xffffdebe

08018330 <nmbs_set_destination_rtu_address>:


void nmbs_set_destination_rtu_address(nmbs_t* nmbs, uint8_t address) {
 8018330:	b480      	push	{r7}
 8018332:	b083      	sub	sp, #12
 8018334:	af00      	add	r7, sp, #0
 8018336:	6078      	str	r0, [r7, #4]
 8018338:	460b      	mov	r3, r1
 801833a:	70fb      	strb	r3, [r7, #3]
    nmbs->dest_address_rtu = address;
 801833c:	687b      	ldr	r3, [r7, #4]
 801833e:	78fa      	ldrb	r2, [r7, #3]
 8018340:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169
}
 8018344:	bf00      	nop
 8018346:	370c      	adds	r7, #12
 8018348:	46bd      	mov	sp, r7
 801834a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801834e:	4770      	bx	lr

08018350 <nmbs_crc_calc>:
void nmbs_set_platform_arg(nmbs_t* nmbs, void* arg) {
    nmbs->platform.arg = arg;
}


uint16_t nmbs_crc_calc(const uint8_t* data, uint32_t length, void* arg) {
 8018350:	b480      	push	{r7}
 8018352:	b089      	sub	sp, #36	@ 0x24
 8018354:	af00      	add	r7, sp, #0
 8018356:	60f8      	str	r0, [r7, #12]
 8018358:	60b9      	str	r1, [r7, #8]
 801835a:	607a      	str	r2, [r7, #4]
    NMBS_UNUSED_PARAM(arg);
    uint16_t crc = 0xFFFF;
 801835c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8018360:	83fb      	strh	r3, [r7, #30]
    for (uint32_t i = 0; i < length; i++) {
 8018362:	2300      	movs	r3, #0
 8018364:	61bb      	str	r3, [r7, #24]
 8018366:	e026      	b.n	80183b6 <nmbs_crc_calc+0x66>
        crc ^= (uint16_t) data[i];
 8018368:	68fa      	ldr	r2, [r7, #12]
 801836a:	69bb      	ldr	r3, [r7, #24]
 801836c:	4413      	add	r3, r2
 801836e:	781b      	ldrb	r3, [r3, #0]
 8018370:	461a      	mov	r2, r3
 8018372:	8bfb      	ldrh	r3, [r7, #30]
 8018374:	4053      	eors	r3, r2
 8018376:	83fb      	strh	r3, [r7, #30]
        for (int j = 8; j != 0; j--) {
 8018378:	2308      	movs	r3, #8
 801837a:	617b      	str	r3, [r7, #20]
 801837c:	e015      	b.n	80183aa <nmbs_crc_calc+0x5a>
            if ((crc & 0x0001) != 0) {
 801837e:	8bfb      	ldrh	r3, [r7, #30]
 8018380:	f003 0301 	and.w	r3, r3, #1
 8018384:	2b00      	cmp	r3, #0
 8018386:	d00a      	beq.n	801839e <nmbs_crc_calc+0x4e>
                crc >>= 1;
 8018388:	8bfb      	ldrh	r3, [r7, #30]
 801838a:	085b      	lsrs	r3, r3, #1
 801838c:	83fb      	strh	r3, [r7, #30]
                crc ^= 0xA001;
 801838e:	8bfb      	ldrh	r3, [r7, #30]
 8018390:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8018394:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8018398:	43db      	mvns	r3, r3
 801839a:	83fb      	strh	r3, [r7, #30]
 801839c:	e002      	b.n	80183a4 <nmbs_crc_calc+0x54>
            }
            else
                crc >>= 1;
 801839e:	8bfb      	ldrh	r3, [r7, #30]
 80183a0:	085b      	lsrs	r3, r3, #1
 80183a2:	83fb      	strh	r3, [r7, #30]
        for (int j = 8; j != 0; j--) {
 80183a4:	697b      	ldr	r3, [r7, #20]
 80183a6:	3b01      	subs	r3, #1
 80183a8:	617b      	str	r3, [r7, #20]
 80183aa:	697b      	ldr	r3, [r7, #20]
 80183ac:	2b00      	cmp	r3, #0
 80183ae:	d1e6      	bne.n	801837e <nmbs_crc_calc+0x2e>
    for (uint32_t i = 0; i < length; i++) {
 80183b0:	69bb      	ldr	r3, [r7, #24]
 80183b2:	3301      	adds	r3, #1
 80183b4:	61bb      	str	r3, [r7, #24]
 80183b6:	69ba      	ldr	r2, [r7, #24]
 80183b8:	68bb      	ldr	r3, [r7, #8]
 80183ba:	429a      	cmp	r2, r3
 80183bc:	d3d4      	bcc.n	8018368 <nmbs_crc_calc+0x18>
        }
    }

    return (uint16_t) (crc << 8) | (uint16_t) (crc >> 8);
 80183be:	8bfb      	ldrh	r3, [r7, #30]
 80183c0:	ba5b      	rev16	r3, r3
 80183c2:	b29b      	uxth	r3, r3
}
 80183c4:	4618      	mov	r0, r3
 80183c6:	3724      	adds	r7, #36	@ 0x24
 80183c8:	46bd      	mov	sp, r7
 80183ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183ce:	4770      	bx	lr

080183d0 <recv_msg_footer>:

static nmbs_error recv_msg_footer(nmbs_t* nmbs) {
 80183d0:	b580      	push	{r7, lr}
 80183d2:	b084      	sub	sp, #16
 80183d4:	af00      	add	r7, sp, #0
 80183d6:	6078      	str	r0, [r7, #4]
    NMBS_DEBUG_PRINT("\n");

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 80183d8:	687b      	ldr	r3, [r7, #4]
 80183da:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80183de:	2b01      	cmp	r3, #1
 80183e0:	d126      	bne.n	8018430 <recv_msg_footer+0x60>
        const uint16_t crc = nmbs->platform.crc_calc(nmbs->msg.buf, nmbs->msg.buf_idx, nmbs->platform.arg);
 80183e2:	687b      	ldr	r3, [r7, #4]
 80183e4:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 80183e8:	6878      	ldr	r0, [r7, #4]
 80183ea:	687a      	ldr	r2, [r7, #4]
 80183ec:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 80183f0:	4611      	mov	r1, r2
 80183f2:	687a      	ldr	r2, [r7, #4]
 80183f4:	f8d2 2160 	ldr.w	r2, [r2, #352]	@ 0x160
 80183f8:	4798      	blx	r3
 80183fa:	4603      	mov	r3, r0
 80183fc:	81fb      	strh	r3, [r7, #14]

        const nmbs_error err = recv(nmbs, 2);
 80183fe:	2102      	movs	r1, #2
 8018400:	6878      	ldr	r0, [r7, #4]
 8018402:	f7ff fe27 	bl	8018054 <recv>
 8018406:	4603      	mov	r3, r0
 8018408:	737b      	strb	r3, [r7, #13]
        if (err != NMBS_ERROR_NONE)
 801840a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 801840e:	2b00      	cmp	r3, #0
 8018410:	d002      	beq.n	8018418 <recv_msg_footer+0x48>
            return err;
 8018412:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8018416:	e00c      	b.n	8018432 <recv_msg_footer+0x62>

        const uint16_t recv_crc = get_2(nmbs);
 8018418:	6878      	ldr	r0, [r7, #4]
 801841a:	f7ff fdcf 	bl	8017fbc <get_2>
 801841e:	4603      	mov	r3, r0
 8018420:	817b      	strh	r3, [r7, #10]
        if (recv_crc != crc)
 8018422:	897a      	ldrh	r2, [r7, #10]
 8018424:	89fb      	ldrh	r3, [r7, #14]
 8018426:	429a      	cmp	r2, r3
 8018428:	d002      	beq.n	8018430 <recv_msg_footer+0x60>
            return NMBS_ERROR_CRC;
 801842a:	f06f 0304 	mvn.w	r3, #4
 801842e:	e000      	b.n	8018432 <recv_msg_footer+0x62>
    }

    return NMBS_ERROR_NONE;
 8018430:	2300      	movs	r3, #0
}
 8018432:	4618      	mov	r0, r3
 8018434:	3710      	adds	r7, #16
 8018436:	46bd      	mov	sp, r7
 8018438:	bd80      	pop	{r7, pc}

0801843a <recv_msg_header>:


static nmbs_error recv_msg_header(nmbs_t* nmbs, bool* first_byte_received) {
 801843a:	b580      	push	{r7, lr}
 801843c:	b086      	sub	sp, #24
 801843e:	af00      	add	r7, sp, #0
 8018440:	6078      	str	r0, [r7, #4]
 8018442:	6039      	str	r1, [r7, #0]
    // We wait for the read timeout here, just for the first message byte
    int32_t old_byte_timeout = nmbs->byte_timeout_ms;
 8018444:	687b      	ldr	r3, [r7, #4]
 8018446:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 801844a:	617b      	str	r3, [r7, #20]
    nmbs->byte_timeout_ms = nmbs->read_timeout_ms;
 801844c:	687b      	ldr	r3, [r7, #4]
 801844e:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8018452:	687b      	ldr	r3, [r7, #4]
 8018454:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

    msg_state_reset(nmbs);
 8018458:	6878      	ldr	r0, [r7, #4]
 801845a:	f7ff fe7f 	bl	801815c <msg_state_reset>

    *first_byte_received = false;
 801845e:	683b      	ldr	r3, [r7, #0]
 8018460:	2200      	movs	r2, #0
 8018462:	701a      	strb	r2, [r3, #0]

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8018464:	687b      	ldr	r3, [r7, #4]
 8018466:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 801846a:	2b01      	cmp	r3, #1
 801846c:	d131      	bne.n	80184d2 <recv_msg_header+0x98>
        nmbs_error err = recv(nmbs, 1);
 801846e:	2101      	movs	r1, #1
 8018470:	6878      	ldr	r0, [r7, #4]
 8018472:	f7ff fdef 	bl	8018054 <recv>
 8018476:	4603      	mov	r3, r0
 8018478:	737b      	strb	r3, [r7, #13]

        nmbs->byte_timeout_ms = old_byte_timeout;
 801847a:	687b      	ldr	r3, [r7, #4]
 801847c:	697a      	ldr	r2, [r7, #20]
 801847e:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

        if (err != NMBS_ERROR_NONE)
 8018482:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8018486:	2b00      	cmp	r3, #0
 8018488:	d002      	beq.n	8018490 <recv_msg_header+0x56>
            return err;
 801848a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 801848e:	e092      	b.n	80185b6 <recv_msg_header+0x17c>

        *first_byte_received = true;
 8018490:	683b      	ldr	r3, [r7, #0]
 8018492:	2201      	movs	r2, #1
 8018494:	701a      	strb	r2, [r3, #0]

        nmbs->msg.unit_id = get_1(nmbs);
 8018496:	6878      	ldr	r0, [r7, #4]
 8018498:	f7ff fd49 	bl	8017f2e <get_1>
 801849c:	4603      	mov	r3, r0
 801849e:	461a      	mov	r2, r3
 80184a0:	687b      	ldr	r3, [r7, #4]
 80184a2:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106

        err = recv(nmbs, 1);
 80184a6:	2101      	movs	r1, #1
 80184a8:	6878      	ldr	r0, [r7, #4]
 80184aa:	f7ff fdd3 	bl	8018054 <recv>
 80184ae:	4603      	mov	r3, r0
 80184b0:	737b      	strb	r3, [r7, #13]
        if (err != NMBS_ERROR_NONE)
 80184b2:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80184b6:	2b00      	cmp	r3, #0
 80184b8:	d002      	beq.n	80184c0 <recv_msg_header+0x86>
            return err;
 80184ba:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80184be:	e07a      	b.n	80185b6 <recv_msg_header+0x17c>

        nmbs->msg.fc = get_1(nmbs);
 80184c0:	6878      	ldr	r0, [r7, #4]
 80184c2:	f7ff fd34 	bl	8017f2e <get_1>
 80184c6:	4603      	mov	r3, r0
 80184c8:	461a      	mov	r2, r3
 80184ca:	687b      	ldr	r3, [r7, #4]
 80184cc:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
 80184d0:	e070      	b.n	80185b4 <recv_msg_header+0x17a>
    }
    else if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 80184d2:	687b      	ldr	r3, [r7, #4]
 80184d4:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80184d8:	2b02      	cmp	r3, #2
 80184da:	d16b      	bne.n	80185b4 <recv_msg_header+0x17a>
        nmbs_error err = recv(nmbs, 1);
 80184dc:	2101      	movs	r1, #1
 80184de:	6878      	ldr	r0, [r7, #4]
 80184e0:	f7ff fdb8 	bl	8018054 <recv>
 80184e4:	4603      	mov	r3, r0
 80184e6:	74fb      	strb	r3, [r7, #19]

        nmbs->byte_timeout_ms = old_byte_timeout;
 80184e8:	687b      	ldr	r3, [r7, #4]
 80184ea:	697a      	ldr	r2, [r7, #20]
 80184ec:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

        if (err != NMBS_ERROR_NONE)
 80184f0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80184f4:	2b00      	cmp	r3, #0
 80184f6:	d002      	beq.n	80184fe <recv_msg_header+0xc4>
            return err;
 80184f8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80184fc:	e05b      	b.n	80185b6 <recv_msg_header+0x17c>

        *first_byte_received = true;
 80184fe:	683b      	ldr	r3, [r7, #0]
 8018500:	2201      	movs	r2, #1
 8018502:	701a      	strb	r2, [r3, #0]

        // Advance buf_idx
        discard_1(nmbs);
 8018504:	6878      	ldr	r0, [r7, #4]
 8018506:	f7ff fd47 	bl	8017f98 <discard_1>

        err = recv(nmbs, 7);
 801850a:	2107      	movs	r1, #7
 801850c:	6878      	ldr	r0, [r7, #4]
 801850e:	f7ff fda1 	bl	8018054 <recv>
 8018512:	4603      	mov	r3, r0
 8018514:	74fb      	strb	r3, [r7, #19]
        if (err != NMBS_ERROR_NONE)
 8018516:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801851a:	2b00      	cmp	r3, #0
 801851c:	d002      	beq.n	8018524 <recv_msg_header+0xea>
            return err;
 801851e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018522:	e048      	b.n	80185b6 <recv_msg_header+0x17c>

        // Starting over
        msg_buf_reset(nmbs);
 8018524:	6878      	ldr	r0, [r7, #4]
 8018526:	f7ff fe0b 	bl	8018140 <msg_buf_reset>

        nmbs->msg.transaction_id = get_2(nmbs);
 801852a:	6878      	ldr	r0, [r7, #4]
 801852c:	f7ff fd46 	bl	8017fbc <get_2>
 8018530:	4603      	mov	r3, r0
 8018532:	461a      	mov	r2, r3
 8018534:	687b      	ldr	r3, [r7, #4]
 8018536:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
        const uint16_t protocol_id = get_2(nmbs);
 801853a:	6878      	ldr	r0, [r7, #4]
 801853c:	f7ff fd3e 	bl	8017fbc <get_2>
 8018540:	4603      	mov	r3, r0
 8018542:	823b      	strh	r3, [r7, #16]
        const uint16_t length = get_2(nmbs);
 8018544:	6878      	ldr	r0, [r7, #4]
 8018546:	f7ff fd39 	bl	8017fbc <get_2>
 801854a:	4603      	mov	r3, r0
 801854c:	81fb      	strh	r3, [r7, #14]
        nmbs->msg.unit_id = get_1(nmbs);
 801854e:	6878      	ldr	r0, [r7, #4]
 8018550:	f7ff fced 	bl	8017f2e <get_1>
 8018554:	4603      	mov	r3, r0
 8018556:	461a      	mov	r2, r3
 8018558:	687b      	ldr	r3, [r7, #4]
 801855a:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
        nmbs->msg.fc = get_1(nmbs);
 801855e:	6878      	ldr	r0, [r7, #4]
 8018560:	f7ff fce5 	bl	8017f2e <get_1>
 8018564:	4603      	mov	r3, r0
 8018566:	461a      	mov	r2, r3
 8018568:	687b      	ldr	r3, [r7, #4]
 801856a:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107

        if (length < 2 || length > 255)
 801856e:	89fb      	ldrh	r3, [r7, #14]
 8018570:	2b01      	cmp	r3, #1
 8018572:	d902      	bls.n	801857a <recv_msg_header+0x140>
 8018574:	89fb      	ldrh	r3, [r7, #14]
 8018576:	2bff      	cmp	r3, #255	@ 0xff
 8018578:	d902      	bls.n	8018580 <recv_msg_header+0x146>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 801857a:	f06f 0305 	mvn.w	r3, #5
 801857e:	e01a      	b.n	80185b6 <recv_msg_header+0x17c>

        // Receive the rest of the message
        err = recv(nmbs, length - 2);
 8018580:	89fb      	ldrh	r3, [r7, #14]
 8018582:	3b02      	subs	r3, #2
 8018584:	b29b      	uxth	r3, r3
 8018586:	4619      	mov	r1, r3
 8018588:	6878      	ldr	r0, [r7, #4]
 801858a:	f7ff fd63 	bl	8018054 <recv>
 801858e:	4603      	mov	r3, r0
 8018590:	74fb      	strb	r3, [r7, #19]
        if (err != NMBS_ERROR_NONE)
 8018592:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018596:	2b00      	cmp	r3, #0
 8018598:	d002      	beq.n	80185a0 <recv_msg_header+0x166>
            return err;
 801859a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801859e:	e00a      	b.n	80185b6 <recv_msg_header+0x17c>

        if (protocol_id != 0)
 80185a0:	8a3b      	ldrh	r3, [r7, #16]
 80185a2:	2b00      	cmp	r3, #0
 80185a4:	d002      	beq.n	80185ac <recv_msg_header+0x172>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 80185a6:	f06f 0305 	mvn.w	r3, #5
 80185aa:	e004      	b.n	80185b6 <recv_msg_header+0x17c>

        nmbs->msg.complete = true;
 80185ac:	687b      	ldr	r3, [r7, #4]
 80185ae:	2201      	movs	r2, #1
 80185b0:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
    }

    return NMBS_ERROR_NONE;
 80185b4:	2300      	movs	r3, #0
}
 80185b6:	4618      	mov	r0, r3
 80185b8:	3718      	adds	r7, #24
 80185ba:	46bd      	mov	sp, r7
 80185bc:	bd80      	pop	{r7, pc}

080185be <put_msg_header>:


static void put_msg_header(nmbs_t* nmbs, uint16_t data_length) {
 80185be:	b580      	push	{r7, lr}
 80185c0:	b082      	sub	sp, #8
 80185c2:	af00      	add	r7, sp, #0
 80185c4:	6078      	str	r0, [r7, #4]
 80185c6:	460b      	mov	r3, r1
 80185c8:	807b      	strh	r3, [r7, #2]
    msg_buf_reset(nmbs);
 80185ca:	6878      	ldr	r0, [r7, #4]
 80185cc:	f7ff fdb8 	bl	8018140 <msg_buf_reset>

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 80185d0:	687b      	ldr	r3, [r7, #4]
 80185d2:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80185d6:	2b01      	cmp	r3, #1
 80185d8:	d107      	bne.n	80185ea <put_msg_header+0x2c>
        put_1(nmbs, nmbs->msg.unit_id);
 80185da:	687b      	ldr	r3, [r7, #4]
 80185dc:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 80185e0:	4619      	mov	r1, r3
 80185e2:	6878      	ldr	r0, [r7, #4]
 80185e4:	f7ff fcbd 	bl	8017f62 <put_1>
 80185e8:	e01d      	b.n	8018626 <put_msg_header+0x68>
    }
    else if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 80185ea:	687b      	ldr	r3, [r7, #4]
 80185ec:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80185f0:	2b02      	cmp	r3, #2
 80185f2:	d118      	bne.n	8018626 <put_msg_header+0x68>
        put_2(nmbs, nmbs->msg.transaction_id);
 80185f4:	687b      	ldr	r3, [r7, #4]
 80185f6:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80185fa:	4619      	mov	r1, r3
 80185fc:	6878      	ldr	r0, [r7, #4]
 80185fe:	f7ff fd03 	bl	8018008 <put_2>
        put_2(nmbs, 0);
 8018602:	2100      	movs	r1, #0
 8018604:	6878      	ldr	r0, [r7, #4]
 8018606:	f7ff fcff 	bl	8018008 <put_2>
        put_2(nmbs, (uint16_t) (1 + 1 + data_length));
 801860a:	887b      	ldrh	r3, [r7, #2]
 801860c:	3302      	adds	r3, #2
 801860e:	b29b      	uxth	r3, r3
 8018610:	4619      	mov	r1, r3
 8018612:	6878      	ldr	r0, [r7, #4]
 8018614:	f7ff fcf8 	bl	8018008 <put_2>
        put_1(nmbs, nmbs->msg.unit_id);
 8018618:	687b      	ldr	r3, [r7, #4]
 801861a:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 801861e:	4619      	mov	r1, r3
 8018620:	6878      	ldr	r0, [r7, #4]
 8018622:	f7ff fc9e 	bl	8017f62 <put_1>
    }

    put_1(nmbs, nmbs->msg.fc);
 8018626:	687b      	ldr	r3, [r7, #4]
 8018628:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 801862c:	4619      	mov	r1, r3
 801862e:	6878      	ldr	r0, [r7, #4]
 8018630:	f7ff fc97 	bl	8017f62 <put_1>
}
 8018634:	bf00      	nop
 8018636:	3708      	adds	r7, #8
 8018638:	46bd      	mov	sp, r7
 801863a:	bd80      	pop	{r7, pc}

0801863c <send_msg>:
}
#endif
#endif


static nmbs_error send_msg(nmbs_t* nmbs) {
 801863c:	b580      	push	{r7, lr}
 801863e:	b084      	sub	sp, #16
 8018640:	af00      	add	r7, sp, #0
 8018642:	6078      	str	r0, [r7, #4]
    NMBS_DEBUG_PRINT("\n");

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8018644:	687b      	ldr	r3, [r7, #4]
 8018646:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 801864a:	2b01      	cmp	r3, #1
 801864c:	d112      	bne.n	8018674 <send_msg+0x38>
        const uint16_t crc = nmbs->platform.crc_calc(nmbs->msg.buf, nmbs->msg.buf_idx, nmbs->platform.arg);
 801864e:	687b      	ldr	r3, [r7, #4]
 8018650:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8018654:	6878      	ldr	r0, [r7, #4]
 8018656:	687a      	ldr	r2, [r7, #4]
 8018658:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 801865c:	4611      	mov	r1, r2
 801865e:	687a      	ldr	r2, [r7, #4]
 8018660:	f8d2 2160 	ldr.w	r2, [r2, #352]	@ 0x160
 8018664:	4798      	blx	r3
 8018666:	4603      	mov	r3, r0
 8018668:	81fb      	strh	r3, [r7, #14]
        put_2(nmbs, crc);
 801866a:	89fb      	ldrh	r3, [r7, #14]
 801866c:	4619      	mov	r1, r3
 801866e:	6878      	ldr	r0, [r7, #4]
 8018670:	f7ff fcca 	bl	8018008 <put_2>
    }

    const nmbs_error err = send(nmbs, nmbs->msg.buf_idx);
 8018674:	687b      	ldr	r3, [r7, #4]
 8018676:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 801867a:	4619      	mov	r1, r3
 801867c:	6878      	ldr	r0, [r7, #4]
 801867e:	f7ff fd20 	bl	80180c2 <send>
 8018682:	4603      	mov	r3, r0
 8018684:	737b      	strb	r3, [r7, #13]

    return err;
 8018686:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 801868a:	4618      	mov	r0, r3
 801868c:	3710      	adds	r7, #16
 801868e:	46bd      	mov	sp, r7
 8018690:	bd80      	pop	{r7, pc}

08018692 <recv_res_header>:
    return send_msg(nmbs);
}
#endif


static nmbs_error recv_res_header(nmbs_t* nmbs) {
 8018692:	b580      	push	{r7, lr}
 8018694:	b084      	sub	sp, #16
 8018696:	af00      	add	r7, sp, #0
 8018698:	6078      	str	r0, [r7, #4]
    const uint16_t req_transaction_id = nmbs->msg.transaction_id;
 801869a:	687b      	ldr	r3, [r7, #4]
 801869c:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80186a0:	81fb      	strh	r3, [r7, #14]
    const uint8_t req_unit_id = nmbs->msg.unit_id;
 80186a2:	687b      	ldr	r3, [r7, #4]
 80186a4:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 80186a8:	737b      	strb	r3, [r7, #13]
    const uint8_t req_fc = nmbs->msg.fc;
 80186aa:	687b      	ldr	r3, [r7, #4]
 80186ac:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 80186b0:	733b      	strb	r3, [r7, #12]

    bool first_byte_received = false;
 80186b2:	2300      	movs	r3, #0
 80186b4:	727b      	strb	r3, [r7, #9]
    nmbs_error err = recv_msg_header(nmbs, &first_byte_received);
 80186b6:	f107 0309 	add.w	r3, r7, #9
 80186ba:	4619      	mov	r1, r3
 80186bc:	6878      	ldr	r0, [r7, #4]
 80186be:	f7ff febc 	bl	801843a <recv_msg_header>
 80186c2:	4603      	mov	r3, r0
 80186c4:	72fb      	strb	r3, [r7, #11]
    if (err != NMBS_ERROR_NONE)
 80186c6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80186ca:	2b00      	cmp	r3, #0
 80186cc:	d002      	beq.n	80186d4 <recv_res_header+0x42>
        return err;
 80186ce:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80186d2:	e057      	b.n	8018784 <recv_res_header+0xf2>

    if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 80186d4:	687b      	ldr	r3, [r7, #4]
 80186d6:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80186da:	2b02      	cmp	r3, #2
 80186dc:	d108      	bne.n	80186f0 <recv_res_header+0x5e>
        if (nmbs->msg.transaction_id != req_transaction_id)
 80186de:	687b      	ldr	r3, [r7, #4]
 80186e0:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 80186e4:	89fa      	ldrh	r2, [r7, #14]
 80186e6:	429a      	cmp	r2, r3
 80186e8:	d002      	beq.n	80186f0 <recv_res_header+0x5e>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 80186ea:	f06f 0305 	mvn.w	r3, #5
 80186ee:	e049      	b.n	8018784 <recv_res_header+0xf2>
    }

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU && nmbs->msg.unit_id != req_unit_id)
 80186f0:	687b      	ldr	r3, [r7, #4]
 80186f2:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80186f6:	2b01      	cmp	r3, #1
 80186f8:	d108      	bne.n	801870c <recv_res_header+0x7a>
 80186fa:	687b      	ldr	r3, [r7, #4]
 80186fc:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8018700:	7b7a      	ldrb	r2, [r7, #13]
 8018702:	429a      	cmp	r2, r3
 8018704:	d002      	beq.n	801870c <recv_res_header+0x7a>
        return NMBS_ERROR_INVALID_UNIT_ID;
 8018706:	f06f 0306 	mvn.w	r3, #6
 801870a:	e03b      	b.n	8018784 <recv_res_header+0xf2>

    if (nmbs->msg.fc != req_fc) {
 801870c:	687b      	ldr	r3, [r7, #4]
 801870e:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8018712:	7b3a      	ldrb	r2, [r7, #12]
 8018714:	429a      	cmp	r2, r3
 8018716:	d034      	beq.n	8018782 <recv_res_header+0xf0>
        if (nmbs->msg.fc - 0x80 == req_fc) {
 8018718:	687b      	ldr	r3, [r7, #4]
 801871a:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 801871e:	f1a3 0280 	sub.w	r2, r3, #128	@ 0x80
 8018722:	7b3b      	ldrb	r3, [r7, #12]
 8018724:	429a      	cmp	r2, r3
 8018726:	d129      	bne.n	801877c <recv_res_header+0xea>
            err = recv(nmbs, 1);
 8018728:	2101      	movs	r1, #1
 801872a:	6878      	ldr	r0, [r7, #4]
 801872c:	f7ff fc92 	bl	8018054 <recv>
 8018730:	4603      	mov	r3, r0
 8018732:	72fb      	strb	r3, [r7, #11]
            if (err != NMBS_ERROR_NONE)
 8018734:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8018738:	2b00      	cmp	r3, #0
 801873a:	d002      	beq.n	8018742 <recv_res_header+0xb0>
                return err;
 801873c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8018740:	e020      	b.n	8018784 <recv_res_header+0xf2>

            const uint8_t exception = get_1(nmbs);
 8018742:	6878      	ldr	r0, [r7, #4]
 8018744:	f7ff fbf3 	bl	8017f2e <get_1>
 8018748:	4603      	mov	r3, r0
 801874a:	72bb      	strb	r3, [r7, #10]
            err = recv_msg_footer(nmbs);
 801874c:	6878      	ldr	r0, [r7, #4]
 801874e:	f7ff fe3f 	bl	80183d0 <recv_msg_footer>
 8018752:	4603      	mov	r3, r0
 8018754:	72fb      	strb	r3, [r7, #11]
            if (err != NMBS_ERROR_NONE)
 8018756:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801875a:	2b00      	cmp	r3, #0
 801875c:	d002      	beq.n	8018764 <recv_res_header+0xd2>
                return err;
 801875e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8018762:	e00f      	b.n	8018784 <recv_res_header+0xf2>

            if (exception < 1 || exception > 4)
 8018764:	7abb      	ldrb	r3, [r7, #10]
 8018766:	2b00      	cmp	r3, #0
 8018768:	d002      	beq.n	8018770 <recv_res_header+0xde>
 801876a:	7abb      	ldrb	r3, [r7, #10]
 801876c:	2b04      	cmp	r3, #4
 801876e:	d902      	bls.n	8018776 <recv_res_header+0xe4>
                return NMBS_ERROR_INVALID_RESPONSE;
 8018770:	f06f 0301 	mvn.w	r3, #1
 8018774:	e006      	b.n	8018784 <recv_res_header+0xf2>

            NMBS_DEBUG_PRINT("%d NMBS res <- address_rtu %d\texception %d\n", nmbs->address_rtu, nmbs->msg.unit_id,
                             exception);
            return (nmbs_error) exception;
 8018776:	f997 300a 	ldrsb.w	r3, [r7, #10]
 801877a:	e003      	b.n	8018784 <recv_res_header+0xf2>
        }

        return NMBS_ERROR_INVALID_RESPONSE;
 801877c:	f06f 0301 	mvn.w	r3, #1
 8018780:	e000      	b.n	8018784 <recv_res_header+0xf2>
    }

    NMBS_DEBUG_PRINT("%d NMBS res <- address_rtu %d\tfc %d\t", nmbs->address_rtu, nmbs->msg.unit_id, nmbs->msg.fc);

    return NMBS_ERROR_NONE;
 8018782:	2300      	movs	r3, #0
}
 8018784:	4618      	mov	r0, r3
 8018786:	3710      	adds	r7, #16
 8018788:	46bd      	mov	sp, r7
 801878a:	bd80      	pop	{r7, pc}

0801878c <put_req_header>:


#ifndef NMBS_CLIENT_DISABLED
static void put_req_header(nmbs_t* nmbs, uint16_t data_length) {
 801878c:	b580      	push	{r7, lr}
 801878e:	b082      	sub	sp, #8
 8018790:	af00      	add	r7, sp, #0
 8018792:	6078      	str	r0, [r7, #4]
 8018794:	460b      	mov	r3, r1
 8018796:	807b      	strh	r3, [r7, #2]
    put_msg_header(nmbs, data_length);
 8018798:	887b      	ldrh	r3, [r7, #2]
 801879a:	4619      	mov	r1, r3
 801879c:	6878      	ldr	r0, [r7, #4]
 801879e:	f7ff ff0e 	bl	80185be <put_msg_header>
            printf("address_rtu %d\t", nmbs->dest_address_rtu);
    }

    printf("fc %d\t", nmbs->msg.fc);
#endif
}
 80187a2:	bf00      	nop
 80187a4:	3708      	adds	r7, #8
 80187a6:	46bd      	mov	sp, r7
 80187a8:	bd80      	pop	{r7, pc}

080187aa <recv_read_registers_res>:


#if !defined(NMBS_CLIENT_DISABLED) ||                                                                                  \
        (!defined(NMBS_SERVER_DISABLED) && (!defined(NMBS_SERVER_READ_HOLDING_REGISTERS_DISABLED) ||                   \
                                            !defined(NMBS_SERVER_READ_INPUT_REGISTERS_DISABLED)))
static nmbs_error recv_read_registers_res(nmbs_t* nmbs, uint16_t quantity, uint16_t* registers) {
 80187aa:	b580      	push	{r7, lr}
 80187ac:	b086      	sub	sp, #24
 80187ae:	af00      	add	r7, sp, #0
 80187b0:	60f8      	str	r0, [r7, #12]
 80187b2:	460b      	mov	r3, r1
 80187b4:	607a      	str	r2, [r7, #4]
 80187b6:	817b      	strh	r3, [r7, #10]
    nmbs_error err = recv_res_header(nmbs);
 80187b8:	68f8      	ldr	r0, [r7, #12]
 80187ba:	f7ff ff6a 	bl	8018692 <recv_res_header>
 80187be:	4603      	mov	r3, r0
 80187c0:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 80187c2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80187c6:	2b00      	cmp	r3, #0
 80187c8:	d002      	beq.n	80187d0 <recv_read_registers_res+0x26>
        return err;
 80187ca:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80187ce:	e056      	b.n	801887e <recv_read_registers_res+0xd4>

    err = recv(nmbs, 1);
 80187d0:	2101      	movs	r1, #1
 80187d2:	68f8      	ldr	r0, [r7, #12]
 80187d4:	f7ff fc3e 	bl	8018054 <recv>
 80187d8:	4603      	mov	r3, r0
 80187da:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 80187dc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80187e0:	2b00      	cmp	r3, #0
 80187e2:	d002      	beq.n	80187ea <recv_read_registers_res+0x40>
        return err;
 80187e4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80187e8:	e049      	b.n	801887e <recv_read_registers_res+0xd4>

    const uint8_t registers_bytes = get_1(nmbs);
 80187ea:	68f8      	ldr	r0, [r7, #12]
 80187ec:	f7ff fb9f 	bl	8017f2e <get_1>
 80187f0:	4603      	mov	r3, r0
 80187f2:	74bb      	strb	r3, [r7, #18]
    NMBS_DEBUG_PRINT("b %d\t", registers_bytes);

    if (registers_bytes > 250)
 80187f4:	7cbb      	ldrb	r3, [r7, #18]
 80187f6:	2bfa      	cmp	r3, #250	@ 0xfa
 80187f8:	d902      	bls.n	8018800 <recv_read_registers_res+0x56>
        return NMBS_ERROR_INVALID_RESPONSE;
 80187fa:	f06f 0301 	mvn.w	r3, #1
 80187fe:	e03e      	b.n	801887e <recv_read_registers_res+0xd4>

    err = recv(nmbs, registers_bytes);
 8018800:	7cbb      	ldrb	r3, [r7, #18]
 8018802:	b29b      	uxth	r3, r3
 8018804:	4619      	mov	r1, r3
 8018806:	68f8      	ldr	r0, [r7, #12]
 8018808:	f7ff fc24 	bl	8018054 <recv>
 801880c:	4603      	mov	r3, r0
 801880e:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 8018810:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018814:	2b00      	cmp	r3, #0
 8018816:	d002      	beq.n	801881e <recv_read_registers_res+0x74>
        return err;
 8018818:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801881c:	e02f      	b.n	801887e <recv_read_registers_res+0xd4>

    NMBS_DEBUG_PRINT("regs ");
    for (int i = 0; i < registers_bytes / 2; i++) {
 801881e:	2300      	movs	r3, #0
 8018820:	617b      	str	r3, [r7, #20]
 8018822:	e010      	b.n	8018846 <recv_read_registers_res+0x9c>
        uint16_t reg = get_2(nmbs);
 8018824:	68f8      	ldr	r0, [r7, #12]
 8018826:	f7ff fbc9 	bl	8017fbc <get_2>
 801882a:	4603      	mov	r3, r0
 801882c:	823b      	strh	r3, [r7, #16]
        if (registers)
 801882e:	687b      	ldr	r3, [r7, #4]
 8018830:	2b00      	cmp	r3, #0
 8018832:	d005      	beq.n	8018840 <recv_read_registers_res+0x96>
            registers[i] = reg;
 8018834:	697b      	ldr	r3, [r7, #20]
 8018836:	005b      	lsls	r3, r3, #1
 8018838:	687a      	ldr	r2, [r7, #4]
 801883a:	4413      	add	r3, r2
 801883c:	8a3a      	ldrh	r2, [r7, #16]
 801883e:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < registers_bytes / 2; i++) {
 8018840:	697b      	ldr	r3, [r7, #20]
 8018842:	3301      	adds	r3, #1
 8018844:	617b      	str	r3, [r7, #20]
 8018846:	7cbb      	ldrb	r3, [r7, #18]
 8018848:	085b      	lsrs	r3, r3, #1
 801884a:	b2db      	uxtb	r3, r3
 801884c:	461a      	mov	r2, r3
 801884e:	697b      	ldr	r3, [r7, #20]
 8018850:	4293      	cmp	r3, r2
 8018852:	dbe7      	blt.n	8018824 <recv_read_registers_res+0x7a>
        NMBS_DEBUG_PRINT("%d ", reg);
    }

    err = recv_msg_footer(nmbs);
 8018854:	68f8      	ldr	r0, [r7, #12]
 8018856:	f7ff fdbb 	bl	80183d0 <recv_msg_footer>
 801885a:	4603      	mov	r3, r0
 801885c:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 801885e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018862:	2b00      	cmp	r3, #0
 8018864:	d002      	beq.n	801886c <recv_read_registers_res+0xc2>
        return err;
 8018866:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801886a:	e008      	b.n	801887e <recv_read_registers_res+0xd4>

    if (registers_bytes != quantity * 2)
 801886c:	7cba      	ldrb	r2, [r7, #18]
 801886e:	897b      	ldrh	r3, [r7, #10]
 8018870:	005b      	lsls	r3, r3, #1
 8018872:	429a      	cmp	r2, r3
 8018874:	d002      	beq.n	801887c <recv_read_registers_res+0xd2>
        return NMBS_ERROR_INVALID_RESPONSE;
 8018876:	f06f 0301 	mvn.w	r3, #1
 801887a:	e000      	b.n	801887e <recv_read_registers_res+0xd4>

    return NMBS_ERROR_NONE;
 801887c:	2300      	movs	r3, #0
}
 801887e:	4618      	mov	r0, r3
 8018880:	3718      	adds	r7, #24
 8018882:	46bd      	mov	sp, r7
 8018884:	bd80      	pop	{r7, pc}

08018886 <recv_write_multiple_registers_res>:

    return NMBS_ERROR_NONE;
}


nmbs_error recv_write_multiple_registers_res(nmbs_t* nmbs, uint16_t address, uint16_t quantity) {
 8018886:	b580      	push	{r7, lr}
 8018888:	b084      	sub	sp, #16
 801888a:	af00      	add	r7, sp, #0
 801888c:	6078      	str	r0, [r7, #4]
 801888e:	460b      	mov	r3, r1
 8018890:	807b      	strh	r3, [r7, #2]
 8018892:	4613      	mov	r3, r2
 8018894:	803b      	strh	r3, [r7, #0]
    nmbs_error err = recv_res_header(nmbs);
 8018896:	6878      	ldr	r0, [r7, #4]
 8018898:	f7ff fefb 	bl	8018692 <recv_res_header>
 801889c:	4603      	mov	r3, r0
 801889e:	73fb      	strb	r3, [r7, #15]
    if (err != NMBS_ERROR_NONE)
 80188a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80188a4:	2b00      	cmp	r3, #0
 80188a6:	d002      	beq.n	80188ae <recv_write_multiple_registers_res+0x28>
        return err;
 80188a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80188ac:	e031      	b.n	8018912 <recv_write_multiple_registers_res+0x8c>

    err = recv(nmbs, 4);
 80188ae:	2104      	movs	r1, #4
 80188b0:	6878      	ldr	r0, [r7, #4]
 80188b2:	f7ff fbcf 	bl	8018054 <recv>
 80188b6:	4603      	mov	r3, r0
 80188b8:	73fb      	strb	r3, [r7, #15]
    if (err != NMBS_ERROR_NONE)
 80188ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80188be:	2b00      	cmp	r3, #0
 80188c0:	d002      	beq.n	80188c8 <recv_write_multiple_registers_res+0x42>
        return err;
 80188c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80188c6:	e024      	b.n	8018912 <recv_write_multiple_registers_res+0x8c>

    const uint16_t address_res = get_2(nmbs);
 80188c8:	6878      	ldr	r0, [r7, #4]
 80188ca:	f7ff fb77 	bl	8017fbc <get_2>
 80188ce:	4603      	mov	r3, r0
 80188d0:	81bb      	strh	r3, [r7, #12]
    const uint16_t quantity_res = get_2(nmbs);
 80188d2:	6878      	ldr	r0, [r7, #4]
 80188d4:	f7ff fb72 	bl	8017fbc <get_2>
 80188d8:	4603      	mov	r3, r0
 80188da:	817b      	strh	r3, [r7, #10]
    NMBS_DEBUG_PRINT("a %d\tq %d", address_res, quantity_res);

    err = recv_msg_footer(nmbs);
 80188dc:	6878      	ldr	r0, [r7, #4]
 80188de:	f7ff fd77 	bl	80183d0 <recv_msg_footer>
 80188e2:	4603      	mov	r3, r0
 80188e4:	73fb      	strb	r3, [r7, #15]
    if (err != NMBS_ERROR_NONE)
 80188e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80188ea:	2b00      	cmp	r3, #0
 80188ec:	d002      	beq.n	80188f4 <recv_write_multiple_registers_res+0x6e>
        return err;
 80188ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80188f2:	e00e      	b.n	8018912 <recv_write_multiple_registers_res+0x8c>

    if (address_res != address)
 80188f4:	89ba      	ldrh	r2, [r7, #12]
 80188f6:	887b      	ldrh	r3, [r7, #2]
 80188f8:	429a      	cmp	r2, r3
 80188fa:	d002      	beq.n	8018902 <recv_write_multiple_registers_res+0x7c>
        return NMBS_ERROR_INVALID_RESPONSE;
 80188fc:	f06f 0301 	mvn.w	r3, #1
 8018900:	e007      	b.n	8018912 <recv_write_multiple_registers_res+0x8c>

    if (quantity_res != quantity)
 8018902:	897a      	ldrh	r2, [r7, #10]
 8018904:	883b      	ldrh	r3, [r7, #0]
 8018906:	429a      	cmp	r2, r3
 8018908:	d002      	beq.n	8018910 <recv_write_multiple_registers_res+0x8a>
        return NMBS_ERROR_INVALID_RESPONSE;
 801890a:	f06f 0301 	mvn.w	r3, #1
 801890e:	e000      	b.n	8018912 <recv_write_multiple_registers_res+0x8c>

    return NMBS_ERROR_NONE;
 8018910:	2300      	movs	r3, #0
}
 8018912:	4618      	mov	r0, r3
 8018914:	3710      	adds	r7, #16
 8018916:	46bd      	mov	sp, r7
 8018918:	bd80      	pop	{r7, pc}

0801891a <nmbs_client_create>:
}
#endif


#ifndef NMBS_CLIENT_DISABLED
nmbs_error nmbs_client_create(nmbs_t* nmbs, const nmbs_platform_conf* platform_conf) {
 801891a:	b580      	push	{r7, lr}
 801891c:	b082      	sub	sp, #8
 801891e:	af00      	add	r7, sp, #0
 8018920:	6078      	str	r0, [r7, #4]
 8018922:	6039      	str	r1, [r7, #0]
    return nmbs_create(nmbs, platform_conf);
 8018924:	6839      	ldr	r1, [r7, #0]
 8018926:	6878      	ldr	r0, [r7, #4]
 8018928:	f7ff fc7e 	bl	8018228 <nmbs_create>
 801892c:	4603      	mov	r3, r0
}
 801892e:	4618      	mov	r0, r3
 8018930:	3708      	adds	r7, #8
 8018932:	46bd      	mov	sp, r7
 8018934:	bd80      	pop	{r7, pc}

08018936 <read_registers>:

nmbs_error nmbs_read_discrete_inputs(nmbs_t* nmbs, uint16_t address, uint16_t quantity, nmbs_bitfield inputs_out) {
    return read_discrete(nmbs, 2, address, quantity, inputs_out);
}

static nmbs_error read_registers(nmbs_t* nmbs, uint8_t fc, uint16_t address, uint16_t quantity, uint16_t* registers) {
 8018936:	b580      	push	{r7, lr}
 8018938:	b086      	sub	sp, #24
 801893a:	af00      	add	r7, sp, #0
 801893c:	60f8      	str	r0, [r7, #12]
 801893e:	4608      	mov	r0, r1
 8018940:	4611      	mov	r1, r2
 8018942:	461a      	mov	r2, r3
 8018944:	4603      	mov	r3, r0
 8018946:	72fb      	strb	r3, [r7, #11]
 8018948:	460b      	mov	r3, r1
 801894a:	813b      	strh	r3, [r7, #8]
 801894c:	4613      	mov	r3, r2
 801894e:	80fb      	strh	r3, [r7, #6]
    if (quantity < 1 || quantity > 125)
 8018950:	88fb      	ldrh	r3, [r7, #6]
 8018952:	2b00      	cmp	r3, #0
 8018954:	d002      	beq.n	801895c <read_registers+0x26>
 8018956:	88fb      	ldrh	r3, [r7, #6]
 8018958:	2b7d      	cmp	r3, #125	@ 0x7d
 801895a:	d902      	bls.n	8018962 <read_registers+0x2c>
        return NMBS_ERROR_INVALID_ARGUMENT;
 801895c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018960:	e02e      	b.n	80189c0 <read_registers+0x8a>

    if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 8018962:	893a      	ldrh	r2, [r7, #8]
 8018964:	88fb      	ldrh	r3, [r7, #6]
 8018966:	4413      	add	r3, r2
 8018968:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801896c:	d902      	bls.n	8018974 <read_registers+0x3e>
        return NMBS_ERROR_INVALID_ARGUMENT;
 801896e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018972:	e025      	b.n	80189c0 <read_registers+0x8a>

    msg_state_req(nmbs, fc);
 8018974:	7afb      	ldrb	r3, [r7, #11]
 8018976:	4619      	mov	r1, r3
 8018978:	68f8      	ldr	r0, [r7, #12]
 801897a:	f7ff fc12 	bl	80181a2 <msg_state_req>
    put_req_header(nmbs, 4);
 801897e:	2104      	movs	r1, #4
 8018980:	68f8      	ldr	r0, [r7, #12]
 8018982:	f7ff ff03 	bl	801878c <put_req_header>

    put_2(nmbs, address);
 8018986:	893b      	ldrh	r3, [r7, #8]
 8018988:	4619      	mov	r1, r3
 801898a:	68f8      	ldr	r0, [r7, #12]
 801898c:	f7ff fb3c 	bl	8018008 <put_2>
    put_2(nmbs, quantity);
 8018990:	88fb      	ldrh	r3, [r7, #6]
 8018992:	4619      	mov	r1, r3
 8018994:	68f8      	ldr	r0, [r7, #12]
 8018996:	f7ff fb37 	bl	8018008 <put_2>

    NMBS_DEBUG_PRINT("a %d\tq %d ", address, quantity);

    const nmbs_error err = send_msg(nmbs);
 801899a:	68f8      	ldr	r0, [r7, #12]
 801899c:	f7ff fe4e 	bl	801863c <send_msg>
 80189a0:	4603      	mov	r3, r0
 80189a2:	75fb      	strb	r3, [r7, #23]
    if (err != NMBS_ERROR_NONE)
 80189a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80189a8:	2b00      	cmp	r3, #0
 80189aa:	d002      	beq.n	80189b2 <read_registers+0x7c>
        return err;
 80189ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80189b0:	e006      	b.n	80189c0 <read_registers+0x8a>

    return recv_read_registers_res(nmbs, quantity, registers);
 80189b2:	88fb      	ldrh	r3, [r7, #6]
 80189b4:	6a3a      	ldr	r2, [r7, #32]
 80189b6:	4619      	mov	r1, r3
 80189b8:	68f8      	ldr	r0, [r7, #12]
 80189ba:	f7ff fef6 	bl	80187aa <recv_read_registers_res>
 80189be:	4603      	mov	r3, r0
}
 80189c0:	4618      	mov	r0, r3
 80189c2:	3718      	adds	r7, #24
 80189c4:	46bd      	mov	sp, r7
 80189c6:	bd80      	pop	{r7, pc}

080189c8 <nmbs_read_holding_registers>:


nmbs_error nmbs_read_holding_registers(nmbs_t* nmbs, uint16_t address, uint16_t quantity, uint16_t* registers_out) {
 80189c8:	b580      	push	{r7, lr}
 80189ca:	b086      	sub	sp, #24
 80189cc:	af02      	add	r7, sp, #8
 80189ce:	60f8      	str	r0, [r7, #12]
 80189d0:	607b      	str	r3, [r7, #4]
 80189d2:	460b      	mov	r3, r1
 80189d4:	817b      	strh	r3, [r7, #10]
 80189d6:	4613      	mov	r3, r2
 80189d8:	813b      	strh	r3, [r7, #8]
    return read_registers(nmbs, 3, address, quantity, registers_out);
 80189da:	8939      	ldrh	r1, [r7, #8]
 80189dc:	897a      	ldrh	r2, [r7, #10]
 80189de:	687b      	ldr	r3, [r7, #4]
 80189e0:	9300      	str	r3, [sp, #0]
 80189e2:	460b      	mov	r3, r1
 80189e4:	2103      	movs	r1, #3
 80189e6:	68f8      	ldr	r0, [r7, #12]
 80189e8:	f7ff ffa5 	bl	8018936 <read_registers>
 80189ec:	4603      	mov	r3, r0
}
 80189ee:	4618      	mov	r0, r3
 80189f0:	3710      	adds	r7, #16
 80189f2:	46bd      	mov	sp, r7
 80189f4:	bd80      	pop	{r7, pc}

080189f6 <nmbs_write_multiple_registers>:

    return NMBS_ERROR_NONE;
}


nmbs_error nmbs_write_multiple_registers(nmbs_t* nmbs, uint16_t address, uint16_t quantity, const uint16_t* registers) {
 80189f6:	b580      	push	{r7, lr}
 80189f8:	b086      	sub	sp, #24
 80189fa:	af00      	add	r7, sp, #0
 80189fc:	60f8      	str	r0, [r7, #12]
 80189fe:	607b      	str	r3, [r7, #4]
 8018a00:	460b      	mov	r3, r1
 8018a02:	817b      	strh	r3, [r7, #10]
 8018a04:	4613      	mov	r3, r2
 8018a06:	813b      	strh	r3, [r7, #8]
    if (quantity < 1 || quantity > 0x007B)
 8018a08:	893b      	ldrh	r3, [r7, #8]
 8018a0a:	2b00      	cmp	r3, #0
 8018a0c:	d002      	beq.n	8018a14 <nmbs_write_multiple_registers+0x1e>
 8018a0e:	893b      	ldrh	r3, [r7, #8]
 8018a10:	2b7b      	cmp	r3, #123	@ 0x7b
 8018a12:	d902      	bls.n	8018a1a <nmbs_write_multiple_registers+0x24>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8018a14:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018a18:	e057      	b.n	8018aca <nmbs_write_multiple_registers+0xd4>

    if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 8018a1a:	897a      	ldrh	r2, [r7, #10]
 8018a1c:	893b      	ldrh	r3, [r7, #8]
 8018a1e:	4413      	add	r3, r2
 8018a20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8018a24:	d902      	bls.n	8018a2c <nmbs_write_multiple_registers+0x36>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8018a26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018a2a:	e04e      	b.n	8018aca <nmbs_write_multiple_registers+0xd4>

    const uint8_t registers_bytes = quantity * 2;
 8018a2c:	893b      	ldrh	r3, [r7, #8]
 8018a2e:	b2db      	uxtb	r3, r3
 8018a30:	005b      	lsls	r3, r3, #1
 8018a32:	74fb      	strb	r3, [r7, #19]

    msg_state_req(nmbs, 16);
 8018a34:	2110      	movs	r1, #16
 8018a36:	68f8      	ldr	r0, [r7, #12]
 8018a38:	f7ff fbb3 	bl	80181a2 <msg_state_req>
    put_req_header(nmbs, 5 + registers_bytes);
 8018a3c:	7cfb      	ldrb	r3, [r7, #19]
 8018a3e:	b29b      	uxth	r3, r3
 8018a40:	3305      	adds	r3, #5
 8018a42:	b29b      	uxth	r3, r3
 8018a44:	4619      	mov	r1, r3
 8018a46:	68f8      	ldr	r0, [r7, #12]
 8018a48:	f7ff fea0 	bl	801878c <put_req_header>

    put_2(nmbs, address);
 8018a4c:	897b      	ldrh	r3, [r7, #10]
 8018a4e:	4619      	mov	r1, r3
 8018a50:	68f8      	ldr	r0, [r7, #12]
 8018a52:	f7ff fad9 	bl	8018008 <put_2>
    put_2(nmbs, quantity);
 8018a56:	893b      	ldrh	r3, [r7, #8]
 8018a58:	4619      	mov	r1, r3
 8018a5a:	68f8      	ldr	r0, [r7, #12]
 8018a5c:	f7ff fad4 	bl	8018008 <put_2>
    put_1(nmbs, registers_bytes);
 8018a60:	7cfb      	ldrb	r3, [r7, #19]
 8018a62:	4619      	mov	r1, r3
 8018a64:	68f8      	ldr	r0, [r7, #12]
 8018a66:	f7ff fa7c 	bl	8017f62 <put_1>
    NMBS_DEBUG_PRINT("a %d\tq %d\tb %d\t", address, quantity, registers_bytes);

    NMBS_DEBUG_PRINT("regs ");
    for (int i = 0; i < quantity; i++) {
 8018a6a:	2300      	movs	r3, #0
 8018a6c:	617b      	str	r3, [r7, #20]
 8018a6e:	e00b      	b.n	8018a88 <nmbs_write_multiple_registers+0x92>
        put_2(nmbs, registers[i]);
 8018a70:	697b      	ldr	r3, [r7, #20]
 8018a72:	005b      	lsls	r3, r3, #1
 8018a74:	687a      	ldr	r2, [r7, #4]
 8018a76:	4413      	add	r3, r2
 8018a78:	881b      	ldrh	r3, [r3, #0]
 8018a7a:	4619      	mov	r1, r3
 8018a7c:	68f8      	ldr	r0, [r7, #12]
 8018a7e:	f7ff fac3 	bl	8018008 <put_2>
    for (int i = 0; i < quantity; i++) {
 8018a82:	697b      	ldr	r3, [r7, #20]
 8018a84:	3301      	adds	r3, #1
 8018a86:	617b      	str	r3, [r7, #20]
 8018a88:	893b      	ldrh	r3, [r7, #8]
 8018a8a:	697a      	ldr	r2, [r7, #20]
 8018a8c:	429a      	cmp	r2, r3
 8018a8e:	dbef      	blt.n	8018a70 <nmbs_write_multiple_registers+0x7a>
        NMBS_DEBUG_PRINT("%d ", registers[i]);
    }

    const nmbs_error err = send_msg(nmbs);
 8018a90:	68f8      	ldr	r0, [r7, #12]
 8018a92:	f7ff fdd3 	bl	801863c <send_msg>
 8018a96:	4603      	mov	r3, r0
 8018a98:	74bb      	strb	r3, [r7, #18]
    if (err != NMBS_ERROR_NONE)
 8018a9a:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8018a9e:	2b00      	cmp	r3, #0
 8018aa0:	d002      	beq.n	8018aa8 <nmbs_write_multiple_registers+0xb2>
        return err;
 8018aa2:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8018aa6:	e010      	b.n	8018aca <nmbs_write_multiple_registers+0xd4>

    if (!nmbs->msg.broadcast)
 8018aa8:	68fb      	ldr	r3, [r7, #12]
 8018aaa:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 8018aae:	f083 0301 	eor.w	r3, r3, #1
 8018ab2:	b2db      	uxtb	r3, r3
 8018ab4:	2b00      	cmp	r3, #0
 8018ab6:	d007      	beq.n	8018ac8 <nmbs_write_multiple_registers+0xd2>
        return recv_write_multiple_registers_res(nmbs, address, quantity);
 8018ab8:	893a      	ldrh	r2, [r7, #8]
 8018aba:	897b      	ldrh	r3, [r7, #10]
 8018abc:	4619      	mov	r1, r3
 8018abe:	68f8      	ldr	r0, [r7, #12]
 8018ac0:	f7ff fee1 	bl	8018886 <recv_write_multiple_registers_res>
 8018ac4:	4603      	mov	r3, r0
 8018ac6:	e000      	b.n	8018aca <nmbs_write_multiple_registers+0xd4>

    return NMBS_ERROR_NONE;
 8018ac8:	2300      	movs	r3, #0
}
 8018aca:	4618      	mov	r0, r3
 8018acc:	3718      	adds	r7, #24
 8018ace:	46bd      	mov	sp, r7
 8018ad0:	bd80      	pop	{r7, pc}
	...

08018ad4 <lgc_module_input_init>:
static void lgc_btns_task_entry(void *param);

/*public function*/

error_t lgc_module_input_init(lgc_module_input_callback_cb_t callback)
{
 8018ad4:	b590      	push	{r4, r7, lr}
 8018ad6:	b089      	sub	sp, #36	@ 0x24
 8018ad8:	af02      	add	r7, sp, #8
 8018ada:	6078      	str	r0, [r7, #4]
    OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 8018adc:	4b17      	ldr	r3, [pc, #92]	@ (8018b3c <lgc_module_input_init+0x68>)
 8018ade:	f107 0408 	add.w	r4, r7, #8
 8018ae2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018ae4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    if (callback == NULL)
 8018ae8:	687b      	ldr	r3, [r7, #4]
 8018aea:	2b00      	cmp	r3, #0
 8018aec:	d101      	bne.n	8018af2 <lgc_module_input_init+0x1e>
    {
        return ERROR_INVALID_PARAMETER;
 8018aee:	2302      	movs	r3, #2
 8018af0:	e01f      	b.n	8018b32 <lgc_module_input_init+0x5e>
    }
    /*register callbacks*/
    lgc_module_input_callback = callback;
 8018af2:	4a13      	ldr	r2, [pc, #76]	@ (8018b40 <lgc_module_input_init+0x6c>)
 8018af4:	687b      	ldr	r3, [r7, #4]
 8018af6:	6013      	str	r3, [r2, #0]
    /*init lwbtn*/
    lwbtn_init(inputs, LGC_INPUT_MAX, lwbtn_get_state, lwbtn_evt);
 8018af8:	4b12      	ldr	r3, [pc, #72]	@ (8018b44 <lgc_module_input_init+0x70>)
 8018afa:	9300      	str	r3, [sp, #0]
 8018afc:	4b12      	ldr	r3, [pc, #72]	@ (8018b48 <lgc_module_input_init+0x74>)
 8018afe:	2204      	movs	r2, #4
 8018b00:	4912      	ldr	r1, [pc, #72]	@ (8018b4c <lgc_module_input_init+0x78>)
 8018b02:	2000      	movs	r0, #0
 8018b04:	f7fd fb26 	bl	8016154 <lwbtn_init_ex>


    /*create task*/
    params.priority = LGC_INPUT_TASK_PRI;
 8018b08:	2309      	movs	r3, #9
 8018b0a:	617b      	str	r3, [r7, #20]
    params.stackSize = LGC_INPUT_TASK_STACK;
 8018b0c:	2380      	movs	r3, #128	@ 0x80
 8018b0e:	613b      	str	r3, [r7, #16]
    lgc_btns_task = osCreateTask("LGC BTN", lgc_btns_task_entry, NULL, &params);
 8018b10:	f107 0308 	add.w	r3, r7, #8
 8018b14:	2200      	movs	r2, #0
 8018b16:	490e      	ldr	r1, [pc, #56]	@ (8018b50 <lgc_module_input_init+0x7c>)
 8018b18:	480e      	ldr	r0, [pc, #56]	@ (8018b54 <lgc_module_input_init+0x80>)
 8018b1a:	f000 ffeb 	bl	8019af4 <osCreateTask>
 8018b1e:	4603      	mov	r3, r0
 8018b20:	4a0d      	ldr	r2, [pc, #52]	@ (8018b58 <lgc_module_input_init+0x84>)
 8018b22:	6013      	str	r3, [r2, #0]

    if (lgc_btns_task == NULL)
 8018b24:	4b0c      	ldr	r3, [pc, #48]	@ (8018b58 <lgc_module_input_init+0x84>)
 8018b26:	681b      	ldr	r3, [r3, #0]
 8018b28:	2b00      	cmp	r3, #0
 8018b2a:	d101      	bne.n	8018b30 <lgc_module_input_init+0x5c>
    {
        return ERROR_FAILURE;
 8018b2c:	2301      	movs	r3, #1
 8018b2e:	e000      	b.n	8018b32 <lgc_module_input_init+0x5e>
    }
    return NO_ERROR;
 8018b30:	2300      	movs	r3, #0
}
 8018b32:	4618      	mov	r0, r3
 8018b34:	371c      	adds	r7, #28
 8018b36:	46bd      	mov	sp, r7
 8018b38:	bd90      	pop	{r4, r7, pc}
 8018b3a:	bf00      	nop
 8018b3c:	0801a540 	.word	0x0801a540
 8018b40:	20016f00 	.word	0x20016f00
 8018b44:	08018bf5 	.word	0x08018bf5
 8018b48:	08018b5d 	.word	0x08018b5d
 8018b4c:	2000007c 	.word	0x2000007c
 8018b50:	08018c2d 	.word	0x08018c2d
 8018b54:	0801a438 	.word	0x0801a438
 8018b58:	20016f04 	.word	0x20016f04

08018b5c <lwbtn_get_state>:

/*private function*/
static uint8_t lwbtn_get_state(struct lwbtn *lwobj, struct lwbtn_btn *btn)
{
 8018b5c:	b580      	push	{r7, lr}
 8018b5e:	b084      	sub	sp, #16
 8018b60:	af00      	add	r7, sp, #0
 8018b62:	6078      	str	r0, [r7, #4]
 8018b64:	6039      	str	r1, [r7, #0]
    uint8_t state = 0;
 8018b66:	2300      	movs	r3, #0
 8018b68:	73fb      	strb	r3, [r7, #15]
    uint32_t di = *((uint32_t *)btn->arg);
 8018b6a:	683b      	ldr	r3, [r7, #0]
 8018b6c:	69db      	ldr	r3, [r3, #28]
 8018b6e:	681b      	ldr	r3, [r3, #0]
 8018b70:	60bb      	str	r3, [r7, #8]
    static uint32_t ticks = 0;

    /*initial ticks*/
    if ((HAL_GetTick() - ticks) < 1000)
 8018b72:	f7e9 fa6d 	bl	8002050 <HAL_GetTick>
 8018b76:	4602      	mov	r2, r0
 8018b78:	4b1c      	ldr	r3, [pc, #112]	@ (8018bec <lwbtn_get_state+0x90>)
 8018b7a:	681b      	ldr	r3, [r3, #0]
 8018b7c:	1ad3      	subs	r3, r2, r3
 8018b7e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8018b82:	d201      	bcs.n	8018b88 <lwbtn_get_state+0x2c>
    {
        return 0;
 8018b84:	2300      	movs	r3, #0
 8018b86:	e02d      	b.n	8018be4 <lwbtn_get_state+0x88>
    }
    // read input state
    switch (di)
 8018b88:	68bb      	ldr	r3, [r7, #8]
 8018b8a:	2b03      	cmp	r3, #3
 8018b8c:	d826      	bhi.n	8018bdc <lwbtn_get_state+0x80>
 8018b8e:	a201      	add	r2, pc, #4	@ (adr r2, 8018b94 <lwbtn_get_state+0x38>)
 8018b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018b94:	08018ba5 	.word	0x08018ba5
 8018b98:	08018bb3 	.word	0x08018bb3
 8018b9c:	08018bc1 	.word	0x08018bc1
 8018ba0:	08018bcf 	.word	0x08018bcf
    {
    case LGC_DI_START_STOP:
        // read hardware input
        state = HAL_GPIO_ReadPin(DI_2_GPIO_Port, DI_2_Pin);
 8018ba4:	2101      	movs	r1, #1
 8018ba6:	4812      	ldr	r0, [pc, #72]	@ (8018bf0 <lwbtn_get_state+0x94>)
 8018ba8:	f7ea f9ee 	bl	8002f88 <HAL_GPIO_ReadPin>
 8018bac:	4603      	mov	r3, r0
 8018bae:	73fb      	strb	r3, [r7, #15]
        break;
 8018bb0:	e017      	b.n	8018be2 <lwbtn_get_state+0x86>
    case LGC_DI_GUARD:
        // read hardware input
        state = HAL_GPIO_ReadPin(DI_3_GPIO_Port, DI_3_Pin);
 8018bb2:	2102      	movs	r1, #2
 8018bb4:	480e      	ldr	r0, [pc, #56]	@ (8018bf0 <lwbtn_get_state+0x94>)
 8018bb6:	f7ea f9e7 	bl	8002f88 <HAL_GPIO_ReadPin>
 8018bba:	4603      	mov	r3, r0
 8018bbc:	73fb      	strb	r3, [r7, #15]
        break;
 8018bbe:	e010      	b.n	8018be2 <lwbtn_get_state+0x86>
    case LGC_DI_SPEEDS:
        // read hardware input
        state = HAL_GPIO_ReadPin(DI_4_GPIO_Port, DI_4_Pin);
 8018bc0:	2104      	movs	r1, #4
 8018bc2:	480b      	ldr	r0, [pc, #44]	@ (8018bf0 <lwbtn_get_state+0x94>)
 8018bc4:	f7ea f9e0 	bl	8002f88 <HAL_GPIO_ReadPin>
 8018bc8:	4603      	mov	r3, r0
 8018bca:	73fb      	strb	r3, [r7, #15]
        break;
 8018bcc:	e009      	b.n	8018be2 <lwbtn_get_state+0x86>
    case LGC_DI_FEEDBACK:
        // read hardware input
        state = HAL_GPIO_ReadPin(DI_5_GPIO_Port, DI_5_Pin);
 8018bce:	2108      	movs	r1, #8
 8018bd0:	4807      	ldr	r0, [pc, #28]	@ (8018bf0 <lwbtn_get_state+0x94>)
 8018bd2:	f7ea f9d9 	bl	8002f88 <HAL_GPIO_ReadPin>
 8018bd6:	4603      	mov	r3, r0
 8018bd8:	73fb      	strb	r3, [r7, #15]
        break;
 8018bda:	e002      	b.n	8018be2 <lwbtn_get_state+0x86>
    default:
        state = 0;
 8018bdc:	2300      	movs	r3, #0
 8018bde:	73fb      	strb	r3, [r7, #15]
        break;
 8018be0:	bf00      	nop
    }
    return state;
 8018be2:	7bfb      	ldrb	r3, [r7, #15]
}
 8018be4:	4618      	mov	r0, r3
 8018be6:	3710      	adds	r7, #16
 8018be8:	46bd      	mov	sp, r7
 8018bea:	bd80      	pop	{r7, pc}
 8018bec:	20016f08 	.word	0x20016f08
 8018bf0:	40020800 	.word	0x40020800

08018bf4 <lwbtn_evt>:
static void lwbtn_evt(struct lwbtn *lwobj, struct lwbtn_btn *btn, lwbtn_evt_t evt)
{
 8018bf4:	b580      	push	{r7, lr}
 8018bf6:	b086      	sub	sp, #24
 8018bf8:	af00      	add	r7, sp, #0
 8018bfa:	60f8      	str	r0, [r7, #12]
 8018bfc:	60b9      	str	r1, [r7, #8]
 8018bfe:	4613      	mov	r3, r2
 8018c00:	71fb      	strb	r3, [r7, #7]
    uint32_t di = *((uint32_t *)btn->arg);
 8018c02:	68bb      	ldr	r3, [r7, #8]
 8018c04:	69db      	ldr	r3, [r3, #28]
 8018c06:	681b      	ldr	r3, [r3, #0]
 8018c08:	617b      	str	r3, [r7, #20]
    if (lgc_module_input_callback != NULL)
 8018c0a:	4b07      	ldr	r3, [pc, #28]	@ (8018c28 <lwbtn_evt+0x34>)
 8018c0c:	681b      	ldr	r3, [r3, #0]
 8018c0e:	2b00      	cmp	r3, #0
 8018c10:	d006      	beq.n	8018c20 <lwbtn_evt+0x2c>
    {
        // run callback
        lgc_module_input_callback(di, evt);
 8018c12:	4b05      	ldr	r3, [pc, #20]	@ (8018c28 <lwbtn_evt+0x34>)
 8018c14:	681b      	ldr	r3, [r3, #0]
 8018c16:	697a      	ldr	r2, [r7, #20]
 8018c18:	b2d2      	uxtb	r2, r2
 8018c1a:	79f9      	ldrb	r1, [r7, #7]
 8018c1c:	4610      	mov	r0, r2
 8018c1e:	4798      	blx	r3
    }
}
 8018c20:	bf00      	nop
 8018c22:	3718      	adds	r7, #24
 8018c24:	46bd      	mov	sp, r7
 8018c26:	bd80      	pop	{r7, pc}
 8018c28:	20016f00 	.word	0x20016f00

08018c2c <lgc_btns_task_entry>:

static void lgc_btns_task_entry(void *param)
{
 8018c2c:	b580      	push	{r7, lr}
 8018c2e:	b082      	sub	sp, #8
 8018c30:	af00      	add	r7, sp, #0
 8018c32:	6078      	str	r0, [r7, #4]

    for (;;)
    {
        // process buttons
        lwbtn_process(HAL_GetTick());
 8018c34:	f7e9 fa0c 	bl	8002050 <HAL_GetTick>
 8018c38:	4603      	mov	r3, r0
 8018c3a:	4619      	mov	r1, r3
 8018c3c:	2000      	movs	r0, #0
 8018c3e:	f7fd fac9 	bl	80161d4 <lwbtn_process_ex>
        // delay
        osDelayTask(20);
 8018c42:	2014      	movs	r0, #20
 8018c44:	f000 ffb6 	bl	8019bb4 <osDelayTask>
        lwbtn_process(HAL_GetTick());
 8018c48:	bf00      	nop
 8018c4a:	e7f3      	b.n	8018c34 <lgc_btns_task_entry+0x8>

08018c4c <at24cxx_interface_iic_init>:
 *         - 0 success
 *         - 1 iic init failed
 * @note   none
 */
uint8_t at24cxx_interface_iic_init(void)
{
 8018c4c:	b580      	push	{r7, lr}
 8018c4e:	af00      	add	r7, sp, #0
	MX_I2C1_Init();
 8018c50:	f7e8 fbd6 	bl	8001400 <MX_I2C1_Init>
    return 0;
 8018c54:	2300      	movs	r3, #0
}
 8018c56:	4618      	mov	r0, r3
 8018c58:	bd80      	pop	{r7, pc}
	...

08018c5c <at24cxx_interface_iic_deinit>:
 *         - 0 success
 *         - 1 iic deinit failed
 * @note   none
 */
uint8_t at24cxx_interface_iic_deinit(void)
{
 8018c5c:	b580      	push	{r7, lr}
 8018c5e:	af00      	add	r7, sp, #0
	HAL_I2C_DeInit(&hi2c1);
 8018c60:	4802      	ldr	r0, [pc, #8]	@ (8018c6c <at24cxx_interface_iic_deinit+0x10>)
 8018c62:	f7ec fc71 	bl	8005548 <HAL_I2C_DeInit>
    return 0;
 8018c66:	2300      	movs	r3, #0
}
 8018c68:	4618      	mov	r0, r3
 8018c6a:	bd80      	pop	{r7, pc}
 8018c6c:	20015180 	.word	0x20015180

08018c70 <at24cxx_interface_iic_read>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t at24cxx_interface_iic_read(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8018c70:	b580      	push	{r7, lr}
 8018c72:	b086      	sub	sp, #24
 8018c74:	af04      	add	r7, sp, #16
 8018c76:	603a      	str	r2, [r7, #0]
 8018c78:	461a      	mov	r2, r3
 8018c7a:	4603      	mov	r3, r0
 8018c7c:	71fb      	strb	r3, [r7, #7]
 8018c7e:	460b      	mov	r3, r1
 8018c80:	71bb      	strb	r3, [r7, #6]
 8018c82:	4613      	mov	r3, r2
 8018c84:	80bb      	strh	r3, [r7, #4]
	if(HAL_I2C_Mem_Read(&hi2c1, addr, reg, I2C_MEMADD_SIZE_8BIT, buf, len, I2C_TIMEOUT) != HAL_OK)
 8018c86:	79fb      	ldrb	r3, [r7, #7]
 8018c88:	b299      	uxth	r1, r3
 8018c8a:	79bb      	ldrb	r3, [r7, #6]
 8018c8c:	b29a      	uxth	r2, r3
 8018c8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018c92:	9302      	str	r3, [sp, #8]
 8018c94:	88bb      	ldrh	r3, [r7, #4]
 8018c96:	9301      	str	r3, [sp, #4]
 8018c98:	683b      	ldr	r3, [r7, #0]
 8018c9a:	9300      	str	r3, [sp, #0]
 8018c9c:	2301      	movs	r3, #1
 8018c9e:	4806      	ldr	r0, [pc, #24]	@ (8018cb8 <at24cxx_interface_iic_read+0x48>)
 8018ca0:	f7ec fd88 	bl	80057b4 <HAL_I2C_Mem_Read>
 8018ca4:	4603      	mov	r3, r0
 8018ca6:	2b00      	cmp	r3, #0
 8018ca8:	d001      	beq.n	8018cae <at24cxx_interface_iic_read+0x3e>
	{
		return 1;
 8018caa:	2301      	movs	r3, #1
 8018cac:	e000      	b.n	8018cb0 <at24cxx_interface_iic_read+0x40>
	}
    return 0;
 8018cae:	2300      	movs	r3, #0
}
 8018cb0:	4618      	mov	r0, r3
 8018cb2:	3708      	adds	r7, #8
 8018cb4:	46bd      	mov	sp, r7
 8018cb6:	bd80      	pop	{r7, pc}
 8018cb8:	20015180 	.word	0x20015180

08018cbc <at24cxx_interface_iic_write>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t at24cxx_interface_iic_write(uint8_t addr, uint8_t reg, uint8_t *buf, uint16_t len)
{
 8018cbc:	b580      	push	{r7, lr}
 8018cbe:	b086      	sub	sp, #24
 8018cc0:	af04      	add	r7, sp, #16
 8018cc2:	603a      	str	r2, [r7, #0]
 8018cc4:	461a      	mov	r2, r3
 8018cc6:	4603      	mov	r3, r0
 8018cc8:	71fb      	strb	r3, [r7, #7]
 8018cca:	460b      	mov	r3, r1
 8018ccc:	71bb      	strb	r3, [r7, #6]
 8018cce:	4613      	mov	r3, r2
 8018cd0:	80bb      	strh	r3, [r7, #4]
	if(HAL_I2C_Mem_Write(&hi2c1, addr, reg, I2C_MEMADD_SIZE_8BIT, buf, len, I2C_TIMEOUT) != HAL_OK)
 8018cd2:	79fb      	ldrb	r3, [r7, #7]
 8018cd4:	b299      	uxth	r1, r3
 8018cd6:	79bb      	ldrb	r3, [r7, #6]
 8018cd8:	b29a      	uxth	r2, r3
 8018cda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018cde:	9302      	str	r3, [sp, #8]
 8018ce0:	88bb      	ldrh	r3, [r7, #4]
 8018ce2:	9301      	str	r3, [sp, #4]
 8018ce4:	683b      	ldr	r3, [r7, #0]
 8018ce6:	9300      	str	r3, [sp, #0]
 8018ce8:	2301      	movs	r3, #1
 8018cea:	4806      	ldr	r0, [pc, #24]	@ (8018d04 <at24cxx_interface_iic_write+0x48>)
 8018cec:	f7ec fc68 	bl	80055c0 <HAL_I2C_Mem_Write>
 8018cf0:	4603      	mov	r3, r0
 8018cf2:	2b00      	cmp	r3, #0
 8018cf4:	d001      	beq.n	8018cfa <at24cxx_interface_iic_write+0x3e>
	{
		return 1;
 8018cf6:	2301      	movs	r3, #1
 8018cf8:	e000      	b.n	8018cfc <at24cxx_interface_iic_write+0x40>
	}
    return 0;
 8018cfa:	2300      	movs	r3, #0
}
 8018cfc:	4618      	mov	r0, r3
 8018cfe:	3708      	adds	r7, #8
 8018d00:	46bd      	mov	sp, r7
 8018d02:	bd80      	pop	{r7, pc}
 8018d04:	20015180 	.word	0x20015180

08018d08 <at24cxx_interface_iic_read_address16>:
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t at24cxx_interface_iic_read_address16(uint8_t addr, uint16_t reg, uint8_t *buf, uint16_t len)
{
 8018d08:	b580      	push	{r7, lr}
 8018d0a:	b088      	sub	sp, #32
 8018d0c:	af04      	add	r7, sp, #16
 8018d0e:	60ba      	str	r2, [r7, #8]
 8018d10:	461a      	mov	r2, r3
 8018d12:	4603      	mov	r3, r0
 8018d14:	73fb      	strb	r3, [r7, #15]
 8018d16:	460b      	mov	r3, r1
 8018d18:	81bb      	strh	r3, [r7, #12]
 8018d1a:	4613      	mov	r3, r2
 8018d1c:	80fb      	strh	r3, [r7, #6]
	if(HAL_I2C_Mem_Read(&hi2c1, addr, reg, I2C_MEMADD_SIZE_16BIT, buf, len, I2C_TIMEOUT) != HAL_OK)
 8018d1e:	7bfb      	ldrb	r3, [r7, #15]
 8018d20:	b299      	uxth	r1, r3
 8018d22:	89ba      	ldrh	r2, [r7, #12]
 8018d24:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018d28:	9302      	str	r3, [sp, #8]
 8018d2a:	88fb      	ldrh	r3, [r7, #6]
 8018d2c:	9301      	str	r3, [sp, #4]
 8018d2e:	68bb      	ldr	r3, [r7, #8]
 8018d30:	9300      	str	r3, [sp, #0]
 8018d32:	2310      	movs	r3, #16
 8018d34:	4806      	ldr	r0, [pc, #24]	@ (8018d50 <at24cxx_interface_iic_read_address16+0x48>)
 8018d36:	f7ec fd3d 	bl	80057b4 <HAL_I2C_Mem_Read>
 8018d3a:	4603      	mov	r3, r0
 8018d3c:	2b00      	cmp	r3, #0
 8018d3e:	d001      	beq.n	8018d44 <at24cxx_interface_iic_read_address16+0x3c>
	{
		return 1;
 8018d40:	2301      	movs	r3, #1
 8018d42:	e000      	b.n	8018d46 <at24cxx_interface_iic_read_address16+0x3e>
	}
    return 0;
 8018d44:	2300      	movs	r3, #0
}
 8018d46:	4618      	mov	r0, r3
 8018d48:	3710      	adds	r7, #16
 8018d4a:	46bd      	mov	sp, r7
 8018d4c:	bd80      	pop	{r7, pc}
 8018d4e:	bf00      	nop
 8018d50:	20015180 	.word	0x20015180

08018d54 <at24cxx_interface_iic_write_address16>:
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t at24cxx_interface_iic_write_address16(uint8_t addr, uint16_t reg, uint8_t *buf, uint16_t len)
{
 8018d54:	b580      	push	{r7, lr}
 8018d56:	b088      	sub	sp, #32
 8018d58:	af04      	add	r7, sp, #16
 8018d5a:	60ba      	str	r2, [r7, #8]
 8018d5c:	461a      	mov	r2, r3
 8018d5e:	4603      	mov	r3, r0
 8018d60:	73fb      	strb	r3, [r7, #15]
 8018d62:	460b      	mov	r3, r1
 8018d64:	81bb      	strh	r3, [r7, #12]
 8018d66:	4613      	mov	r3, r2
 8018d68:	80fb      	strh	r3, [r7, #6]
	if(HAL_I2C_Mem_Write(&hi2c1, addr, reg, I2C_MEMADD_SIZE_16BIT, buf, len, I2C_TIMEOUT) != HAL_OK)
 8018d6a:	7bfb      	ldrb	r3, [r7, #15]
 8018d6c:	b299      	uxth	r1, r3
 8018d6e:	89ba      	ldrh	r2, [r7, #12]
 8018d70:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8018d74:	9302      	str	r3, [sp, #8]
 8018d76:	88fb      	ldrh	r3, [r7, #6]
 8018d78:	9301      	str	r3, [sp, #4]
 8018d7a:	68bb      	ldr	r3, [r7, #8]
 8018d7c:	9300      	str	r3, [sp, #0]
 8018d7e:	2310      	movs	r3, #16
 8018d80:	4806      	ldr	r0, [pc, #24]	@ (8018d9c <at24cxx_interface_iic_write_address16+0x48>)
 8018d82:	f7ec fc1d 	bl	80055c0 <HAL_I2C_Mem_Write>
 8018d86:	4603      	mov	r3, r0
 8018d88:	2b00      	cmp	r3, #0
 8018d8a:	d001      	beq.n	8018d90 <at24cxx_interface_iic_write_address16+0x3c>
	{
		return 1;
 8018d8c:	2301      	movs	r3, #1
 8018d8e:	e000      	b.n	8018d92 <at24cxx_interface_iic_write_address16+0x3e>
	}
    return 0;
 8018d90:	2300      	movs	r3, #0
}
 8018d92:	4618      	mov	r0, r3
 8018d94:	3710      	adds	r7, #16
 8018d96:	46bd      	mov	sp, r7
 8018d98:	bd80      	pop	{r7, pc}
 8018d9a:	bf00      	nop
 8018d9c:	20015180 	.word	0x20015180

08018da0 <at24cxx_interface_delay_ms>:
 * @brief     interface delay ms
 * @param[in] ms time
 * @note      none
 */
void at24cxx_interface_delay_ms(uint32_t ms)
{
 8018da0:	b580      	push	{r7, lr}
 8018da2:	b082      	sub	sp, #8
 8018da4:	af00      	add	r7, sp, #0
 8018da6:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 8018da8:	6878      	ldr	r0, [r7, #4]
 8018daa:	f7e9 f95d 	bl	8002068 <HAL_Delay>
}
 8018dae:	bf00      	nop
 8018db0:	3708      	adds	r7, #8
 8018db2:	46bd      	mov	sp, r7
 8018db4:	bd80      	pop	{r7, pc}

08018db6 <at24cxx_interface_debug_print>:
 * @brief     interface print format data
 * @param[in] fmt format data
 * @note      none
 */
void at24cxx_interface_debug_print(const char *const fmt, ...)
{
 8018db6:	b40f      	push	{r0, r1, r2, r3}
 8018db8:	b480      	push	{r7}
 8018dba:	af00      	add	r7, sp, #0

}
 8018dbc:	bf00      	nop
 8018dbe:	46bd      	mov	sp, r7
 8018dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018dc4:	b004      	add	sp, #16
 8018dc6:	4770      	bx	lr

08018dc8 <lgc_crc32_compute>:
static at24cxx_handle_t eeprom;
static LGC_CONF_TypeDef_t lgc_conf = {0};

/* static CRC32 (IEEE 802.3) implementation - table driven */
static uint32_t lgc_crc32_compute(const uint8_t *data, size_t length)
{
 8018dc8:	b480      	push	{r7}
 8018dca:	b087      	sub	sp, #28
 8018dcc:	af00      	add	r7, sp, #0
 8018dce:	6078      	str	r0, [r7, #4]
 8018dd0:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFFUL;
 8018dd2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8018dd6:	617b      	str	r3, [r7, #20]
    size_t i, j;

    if (data == NULL || length == 0)
 8018dd8:	687b      	ldr	r3, [r7, #4]
 8018dda:	2b00      	cmp	r3, #0
 8018ddc:	d002      	beq.n	8018de4 <lgc_crc32_compute+0x1c>
 8018dde:	683b      	ldr	r3, [r7, #0]
 8018de0:	2b00      	cmp	r3, #0
 8018de2:	d101      	bne.n	8018de8 <lgc_crc32_compute+0x20>
    {
        return 0;
 8018de4:	2300      	movs	r3, #0
 8018de6:	e02c      	b.n	8018e42 <lgc_crc32_compute+0x7a>
    }

    for (i = 0; i < length; ++i)
 8018de8:	2300      	movs	r3, #0
 8018dea:	613b      	str	r3, [r7, #16]
 8018dec:	e021      	b.n	8018e32 <lgc_crc32_compute+0x6a>
    {
        crc ^= data[i];
 8018dee:	687a      	ldr	r2, [r7, #4]
 8018df0:	693b      	ldr	r3, [r7, #16]
 8018df2:	4413      	add	r3, r2
 8018df4:	781b      	ldrb	r3, [r3, #0]
 8018df6:	461a      	mov	r2, r3
 8018df8:	697b      	ldr	r3, [r7, #20]
 8018dfa:	4053      	eors	r3, r2
 8018dfc:	617b      	str	r3, [r7, #20]
        for (j = 0; j < 8; ++j)
 8018dfe:	2300      	movs	r3, #0
 8018e00:	60fb      	str	r3, [r7, #12]
 8018e02:	e010      	b.n	8018e26 <lgc_crc32_compute+0x5e>
        {
            if (crc & 1)
 8018e04:	697b      	ldr	r3, [r7, #20]
 8018e06:	f003 0301 	and.w	r3, r3, #1
 8018e0a:	2b00      	cmp	r3, #0
 8018e0c:	d005      	beq.n	8018e1a <lgc_crc32_compute+0x52>
            {
                crc = (crc >> 1) ^ CRC32_POLYNOMIAL;
 8018e0e:	697b      	ldr	r3, [r7, #20]
 8018e10:	085a      	lsrs	r2, r3, #1
 8018e12:	4b0f      	ldr	r3, [pc, #60]	@ (8018e50 <lgc_crc32_compute+0x88>)
 8018e14:	4053      	eors	r3, r2
 8018e16:	617b      	str	r3, [r7, #20]
 8018e18:	e002      	b.n	8018e20 <lgc_crc32_compute+0x58>
            }
            else
            {
                crc >>= 1;
 8018e1a:	697b      	ldr	r3, [r7, #20]
 8018e1c:	085b      	lsrs	r3, r3, #1
 8018e1e:	617b      	str	r3, [r7, #20]
        for (j = 0; j < 8; ++j)
 8018e20:	68fb      	ldr	r3, [r7, #12]
 8018e22:	3301      	adds	r3, #1
 8018e24:	60fb      	str	r3, [r7, #12]
 8018e26:	68fb      	ldr	r3, [r7, #12]
 8018e28:	2b07      	cmp	r3, #7
 8018e2a:	d9eb      	bls.n	8018e04 <lgc_crc32_compute+0x3c>
    for (i = 0; i < length; ++i)
 8018e2c:	693b      	ldr	r3, [r7, #16]
 8018e2e:	3301      	adds	r3, #1
 8018e30:	613b      	str	r3, [r7, #16]
 8018e32:	693a      	ldr	r2, [r7, #16]
 8018e34:	683b      	ldr	r3, [r7, #0]
 8018e36:	429a      	cmp	r2, r3
 8018e38:	d3d9      	bcc.n	8018dee <lgc_crc32_compute+0x26>
            }
        }
    }

    crc = crc ^ 0xFFFFFFFFUL;
 8018e3a:	697b      	ldr	r3, [r7, #20]
 8018e3c:	43db      	mvns	r3, r3
 8018e3e:	617b      	str	r3, [r7, #20]
    return crc;
 8018e40:	697b      	ldr	r3, [r7, #20]
}
 8018e42:	4618      	mov	r0, r3
 8018e44:	371c      	adds	r7, #28
 8018e46:	46bd      	mov	sp, r7
 8018e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e4c:	4770      	bx	lr
 8018e4e:	bf00      	nop
 8018e50:	04c11db7 	.word	0x04c11db7

08018e54 <lgc_module_eeprom_init>:

/*public functions*/
error_t lgc_module_eeprom_init(void)
{
 8018e54:	b580      	push	{r7, lr}
 8018e56:	af00      	add	r7, sp, #0
    /*eeprom interface init*/
    DRIVER_AT24CXX_LINK_INIT(&eeprom, at24cxx_handle_t);
 8018e58:	222c      	movs	r2, #44	@ 0x2c
 8018e5a:	2100      	movs	r1, #0
 8018e5c:	481b      	ldr	r0, [pc, #108]	@ (8018ecc <lgc_module_eeprom_init+0x78>)
 8018e5e:	f001 f871 	bl	8019f44 <memset>
    DRIVER_AT24CXX_LINK_IIC_INIT(&eeprom, at24cxx_interface_iic_init);
 8018e62:	4b1a      	ldr	r3, [pc, #104]	@ (8018ecc <lgc_module_eeprom_init+0x78>)
 8018e64:	4a1a      	ldr	r2, [pc, #104]	@ (8018ed0 <lgc_module_eeprom_init+0x7c>)
 8018e66:	605a      	str	r2, [r3, #4]
    DRIVER_AT24CXX_LINK_IIC_DEINIT(&eeprom, at24cxx_interface_iic_deinit);
 8018e68:	4b18      	ldr	r3, [pc, #96]	@ (8018ecc <lgc_module_eeprom_init+0x78>)
 8018e6a:	4a1a      	ldr	r2, [pc, #104]	@ (8018ed4 <lgc_module_eeprom_init+0x80>)
 8018e6c:	609a      	str	r2, [r3, #8]
    DRIVER_AT24CXX_LINK_IIC_READ(&eeprom, at24cxx_interface_iic_read);
 8018e6e:	4b17      	ldr	r3, [pc, #92]	@ (8018ecc <lgc_module_eeprom_init+0x78>)
 8018e70:	4a19      	ldr	r2, [pc, #100]	@ (8018ed8 <lgc_module_eeprom_init+0x84>)
 8018e72:	60da      	str	r2, [r3, #12]
    DRIVER_AT24CXX_LINK_IIC_WRITE(&eeprom, at24cxx_interface_iic_write);
 8018e74:	4b15      	ldr	r3, [pc, #84]	@ (8018ecc <lgc_module_eeprom_init+0x78>)
 8018e76:	4a19      	ldr	r2, [pc, #100]	@ (8018edc <lgc_module_eeprom_init+0x88>)
 8018e78:	611a      	str	r2, [r3, #16]
    DRIVER_AT24CXX_LINK_IIC_READ_ADDRESS16(&eeprom, at24cxx_interface_iic_read_address16);
 8018e7a:	4b14      	ldr	r3, [pc, #80]	@ (8018ecc <lgc_module_eeprom_init+0x78>)
 8018e7c:	4a18      	ldr	r2, [pc, #96]	@ (8018ee0 <lgc_module_eeprom_init+0x8c>)
 8018e7e:	615a      	str	r2, [r3, #20]
    DRIVER_AT24CXX_LINK_IIC_WRITE_ADDRESS16(&eeprom, at24cxx_interface_iic_write_address16);
 8018e80:	4b12      	ldr	r3, [pc, #72]	@ (8018ecc <lgc_module_eeprom_init+0x78>)
 8018e82:	4a18      	ldr	r2, [pc, #96]	@ (8018ee4 <lgc_module_eeprom_init+0x90>)
 8018e84:	619a      	str	r2, [r3, #24]
    DRIVER_AT24CXX_LINK_DELAY_MS(&eeprom, at24cxx_interface_delay_ms);
 8018e86:	4b11      	ldr	r3, [pc, #68]	@ (8018ecc <lgc_module_eeprom_init+0x78>)
 8018e88:	4a17      	ldr	r2, [pc, #92]	@ (8018ee8 <lgc_module_eeprom_init+0x94>)
 8018e8a:	61da      	str	r2, [r3, #28]
    DRIVER_AT24CXX_LINK_DEBUG_PRINT(&eeprom, at24cxx_interface_debug_print);
 8018e8c:	4b0f      	ldr	r3, [pc, #60]	@ (8018ecc <lgc_module_eeprom_init+0x78>)
 8018e8e:	4a17      	ldr	r2, [pc, #92]	@ (8018eec <lgc_module_eeprom_init+0x98>)
 8018e90:	621a      	str	r2, [r3, #32]

    /* set chip type */
    at24cxx_set_type(&eeprom, AT24C256);
 8018e92:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8018e96:	480d      	ldr	r0, [pc, #52]	@ (8018ecc <lgc_module_eeprom_init+0x78>)
 8018e98:	f7fc fc62 	bl	8015760 <at24cxx_set_type>

    /* set addr pin */
    at24cxx_set_addr_pin(&eeprom, AT24CXX_ADDRESS_A000);
 8018e9c:	2100      	movs	r1, #0
 8018e9e:	480b      	ldr	r0, [pc, #44]	@ (8018ecc <lgc_module_eeprom_init+0x78>)
 8018ea0:	f7fc fc72 	bl	8015788 <at24cxx_set_addr_pin>

    if (at24cxx_init(&eeprom) != NO_ERROR)
 8018ea4:	4809      	ldr	r0, [pc, #36]	@ (8018ecc <lgc_module_eeprom_init+0x78>)
 8018ea6:	f7fc fbe1 	bl	801566c <at24cxx_init>
 8018eaa:	4603      	mov	r3, r0
 8018eac:	2b00      	cmp	r3, #0
 8018eae:	d001      	beq.n	8018eb4 <lgc_module_eeprom_init+0x60>
    {
        return ERROR_FAILURE;
 8018eb0:	2301      	movs	r3, #1
 8018eb2:	e008      	b.n	8018ec6 <lgc_module_eeprom_init+0x72>
    }
    /*create mutex*/
    if (osCreateMutex(&mutex) != TRUE)
 8018eb4:	480e      	ldr	r0, [pc, #56]	@ (8018ef0 <lgc_module_eeprom_init+0x9c>)
 8018eb6:	f000 ff69 	bl	8019d8c <osCreateMutex>
 8018eba:	4603      	mov	r3, r0
 8018ebc:	2b01      	cmp	r3, #1
 8018ebe:	d001      	beq.n	8018ec4 <lgc_module_eeprom_init+0x70>
    {
        return ERROR_FAILURE;
 8018ec0:	2301      	movs	r3, #1
 8018ec2:	e000      	b.n	8018ec6 <lgc_module_eeprom_init+0x72>
    }

    return NO_ERROR;
 8018ec4:	2300      	movs	r3, #0
}
 8018ec6:	4618      	mov	r0, r3
 8018ec8:	bd80      	pop	{r7, pc}
 8018eca:	bf00      	nop
 8018ecc:	20016f40 	.word	0x20016f40
 8018ed0:	08018c4d 	.word	0x08018c4d
 8018ed4:	08018c5d 	.word	0x08018c5d
 8018ed8:	08018c71 	.word	0x08018c71
 8018edc:	08018cbd 	.word	0x08018cbd
 8018ee0:	08018d09 	.word	0x08018d09
 8018ee4:	08018d55 	.word	0x08018d55
 8018ee8:	08018da1 	.word	0x08018da1
 8018eec:	08018db7 	.word	0x08018db7
 8018ef0:	20016f0c 	.word	0x20016f0c

08018ef4 <lgc_module_conf_get>:

error_t lgc_module_conf_get(LGC_CONF_TypeDef_t *obj)
{
 8018ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018ef6:	b083      	sub	sp, #12
 8018ef8:	af00      	add	r7, sp, #0
 8018efa:	6078      	str	r0, [r7, #4]
    /*lock mutex*/
    osAcquireMutex(&mutex);
 8018efc:	4810      	ldr	r0, [pc, #64]	@ (8018f40 <lgc_module_conf_get+0x4c>)
 8018efe:	f000 ff6f 	bl	8019de0 <osAcquireMutex>
    /*copy conf*/
    memcpy(obj, &lgc_conf, sizeof(LGC_CONF_TypeDef_t));
 8018f02:	687b      	ldr	r3, [r7, #4]
 8018f04:	4a0f      	ldr	r2, [pc, #60]	@ (8018f44 <lgc_module_conf_get+0x50>)
 8018f06:	4614      	mov	r4, r2
 8018f08:	469c      	mov	ip, r3
 8018f0a:	f104 0e30 	add.w	lr, r4, #48	@ 0x30
 8018f0e:	4665      	mov	r5, ip
 8018f10:	4626      	mov	r6, r4
 8018f12:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8018f14:	6028      	str	r0, [r5, #0]
 8018f16:	6069      	str	r1, [r5, #4]
 8018f18:	60aa      	str	r2, [r5, #8]
 8018f1a:	60eb      	str	r3, [r5, #12]
 8018f1c:	3410      	adds	r4, #16
 8018f1e:	f10c 0c10 	add.w	ip, ip, #16
 8018f22:	4574      	cmp	r4, lr
 8018f24:	d1f3      	bne.n	8018f0e <lgc_module_conf_get+0x1a>
 8018f26:	4663      	mov	r3, ip
 8018f28:	4622      	mov	r2, r4
 8018f2a:	6810      	ldr	r0, [r2, #0]
 8018f2c:	6018      	str	r0, [r3, #0]
    /*release mutex*/
    osReleaseMutex(&mutex);
 8018f2e:	4804      	ldr	r0, [pc, #16]	@ (8018f40 <lgc_module_conf_get+0x4c>)
 8018f30:	f000 ff63 	bl	8019dfa <osReleaseMutex>

    return NO_ERROR;
 8018f34:	2300      	movs	r3, #0
}
 8018f36:	4618      	mov	r0, r3
 8018f38:	370c      	adds	r7, #12
 8018f3a:	46bd      	mov	sp, r7
 8018f3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018f3e:	bf00      	nop
 8018f40:	20016f0c 	.word	0x20016f0c
 8018f44:	20016f6c 	.word	0x20016f6c

08018f48 <lgc_module_conf_set>:

error_t lgc_module_conf_set(LGC_CONF_TypeDef_t *obj)
{
 8018f48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018f4a:	b085      	sub	sp, #20
 8018f4c:	af00      	add	r7, sp, #0
 8018f4e:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 8018f50:	2300      	movs	r3, #0
 8018f52:	60fb      	str	r3, [r7, #12]
    /*lock mutex*/
    osAcquireMutex(&mutex);
 8018f54:	481a      	ldr	r0, [pc, #104]	@ (8018fc0 <lgc_module_conf_set+0x78>)
 8018f56:	f000 ff43 	bl	8019de0 <osAcquireMutex>
    /*calculate crc*/
    crc = lgc_crc32_compute((uint8_t *)obj, sizeof(LGC_CONF_TypeDef_t) - sizeof(uint32_t));
 8018f5a:	2130      	movs	r1, #48	@ 0x30
 8018f5c:	6878      	ldr	r0, [r7, #4]
 8018f5e:	f7ff ff33 	bl	8018dc8 <lgc_crc32_compute>
 8018f62:	60f8      	str	r0, [r7, #12]
    obj->crc = crc;
 8018f64:	687b      	ldr	r3, [r7, #4]
 8018f66:	68fa      	ldr	r2, [r7, #12]
 8018f68:	631a      	str	r2, [r3, #48]	@ 0x30
    /*copy conf*/
    memcpy(&lgc_conf, obj, sizeof(LGC_CONF_TypeDef_t));
 8018f6a:	4a16      	ldr	r2, [pc, #88]	@ (8018fc4 <lgc_module_conf_set+0x7c>)
 8018f6c:	687b      	ldr	r3, [r7, #4]
 8018f6e:	461c      	mov	r4, r3
 8018f70:	4616      	mov	r6, r2
 8018f72:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8018f76:	4635      	mov	r5, r6
 8018f78:	4623      	mov	r3, r4
 8018f7a:	6818      	ldr	r0, [r3, #0]
 8018f7c:	6859      	ldr	r1, [r3, #4]
 8018f7e:	689a      	ldr	r2, [r3, #8]
 8018f80:	68db      	ldr	r3, [r3, #12]
 8018f82:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8018f84:	3410      	adds	r4, #16
 8018f86:	3610      	adds	r6, #16
 8018f88:	4564      	cmp	r4, ip
 8018f8a:	d1f4      	bne.n	8018f76 <lgc_module_conf_set+0x2e>
 8018f8c:	4633      	mov	r3, r6
 8018f8e:	4622      	mov	r2, r4
 8018f90:	6810      	ldr	r0, [r2, #0]
 8018f92:	6018      	str	r0, [r3, #0]
    /*write to eeprom*/
    if (at24cxx_write(&eeprom, 0x0000, (uint8_t *)&lgc_conf, sizeof(LGC_CONF_TypeDef_t)) != NO_ERROR)
 8018f94:	2334      	movs	r3, #52	@ 0x34
 8018f96:	4a0b      	ldr	r2, [pc, #44]	@ (8018fc4 <lgc_module_conf_set+0x7c>)
 8018f98:	2100      	movs	r1, #0
 8018f9a:	480b      	ldr	r0, [pc, #44]	@ (8018fc8 <lgc_module_conf_set+0x80>)
 8018f9c:	f7fc fc16 	bl	80157cc <at24cxx_write>
 8018fa0:	4603      	mov	r3, r0
 8018fa2:	2b00      	cmp	r3, #0
 8018fa4:	d004      	beq.n	8018fb0 <lgc_module_conf_set+0x68>
    {
        /*release mutex*/
        osReleaseMutex(&mutex);
 8018fa6:	4806      	ldr	r0, [pc, #24]	@ (8018fc0 <lgc_module_conf_set+0x78>)
 8018fa8:	f000 ff27 	bl	8019dfa <osReleaseMutex>
        return ERROR_FAILURE;
 8018fac:	2301      	movs	r3, #1
 8018fae:	e003      	b.n	8018fb8 <lgc_module_conf_set+0x70>
    }
    /*release mutex*/
    osReleaseMutex(&mutex);
 8018fb0:	4803      	ldr	r0, [pc, #12]	@ (8018fc0 <lgc_module_conf_set+0x78>)
 8018fb2:	f000 ff22 	bl	8019dfa <osReleaseMutex>

    return NO_ERROR;
 8018fb6:	2300      	movs	r3, #0
}
 8018fb8:	4618      	mov	r0, r3
 8018fba:	3714      	adds	r7, #20
 8018fbc:	46bd      	mov	sp, r7
 8018fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018fc0:	20016f0c 	.word	0x20016f0c
 8018fc4:	20016f6c 	.word	0x20016f6c
 8018fc8:	20016f40 	.word	0x20016f40

08018fcc <lgc_module_encoder_init>:
#include "lgc_module_encoder.h"

static lgc_module_encoder_callback_cb_t lgc_module_encoder_callback = NULL;

error_t lgc_module_encoder_init(lgc_module_encoder_callback_cb_t callback)
{
 8018fcc:	b480      	push	{r7}
 8018fce:	b083      	sub	sp, #12
 8018fd0:	af00      	add	r7, sp, #0
 8018fd2:	6078      	str	r0, [r7, #4]
    if (callback == NULL)
 8018fd4:	687b      	ldr	r3, [r7, #4]
 8018fd6:	2b00      	cmp	r3, #0
 8018fd8:	d101      	bne.n	8018fde <lgc_module_encoder_init+0x12>
    {
        return ERROR_INVALID_PARAMETER;
 8018fda:	2302      	movs	r3, #2
 8018fdc:	e003      	b.n	8018fe6 <lgc_module_encoder_init+0x1a>
    }

    /*register callbacks*/
    lgc_module_encoder_callback = callback;
 8018fde:	4a05      	ldr	r2, [pc, #20]	@ (8018ff4 <lgc_module_encoder_init+0x28>)
 8018fe0:	687b      	ldr	r3, [r7, #4]
 8018fe2:	6013      	str	r3, [r2, #0]

    return NO_ERROR;
 8018fe4:	2300      	movs	r3, #0
}
 8018fe6:	4618      	mov	r0, r3
 8018fe8:	370c      	adds	r7, #12
 8018fea:	46bd      	mov	sp, r7
 8018fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ff0:	4770      	bx	lr
 8018ff2:	bf00      	nop
 8018ff4:	20016fa0 	.word	0x20016fa0

08018ff8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8018ff8:	b580      	push	{r7, lr}
 8018ffa:	b082      	sub	sp, #8
 8018ffc:	af00      	add	r7, sp, #0
 8018ffe:	4603      	mov	r3, r0
 8019000:	80fb      	strh	r3, [r7, #6]
    if (lgc_module_encoder_callback != NULL)
 8019002:	4b05      	ldr	r3, [pc, #20]	@ (8019018 <HAL_GPIO_EXTI_Callback+0x20>)
 8019004:	681b      	ldr	r3, [r3, #0]
 8019006:	2b00      	cmp	r3, #0
 8019008:	d002      	beq.n	8019010 <HAL_GPIO_EXTI_Callback+0x18>
    {
        // run callback
        lgc_module_encoder_callback();
 801900a:	4b03      	ldr	r3, [pc, #12]	@ (8019018 <HAL_GPIO_EXTI_Callback+0x20>)
 801900c:	681b      	ldr	r3, [r3, #0]
 801900e:	4798      	blx	r3
    }
}
 8019010:	bf00      	nop
 8019012:	3708      	adds	r7, #8
 8019014:	46bd      	mov	sp, r7
 8019016:	bd80      	pop	{r7, pc}
 8019018:	20016fa0 	.word	0x20016fa0

0801901c <lgc_interface_modbus_init>:
/**
 * @brief Initialize Modbus interface
 * @return error_t Status of initialization
 */
error_t lgc_interface_modbus_init(void)
{
 801901c:	b580      	push	{r7, lr}
 801901e:	b082      	sub	sp, #8
 8019020:	af00      	add	r7, sp, #0
	error_t err = NO_ERROR;
 8019022:	2300      	movs	r3, #0
 8019024:	80fb      	strh	r3, [r7, #6]

	nmbs_platform_conf_create(&platform_conf);
 8019026:	482b      	ldr	r0, [pc, #172]	@ (80190d4 <lgc_interface_modbus_init+0xb8>)
 8019028:	f7ff f96a 	bl	8018300 <nmbs_platform_conf_create>
	platform_conf.transport = NMBS_TRANSPORT_RTU;
 801902c:	4b29      	ldr	r3, [pc, #164]	@ (80190d4 <lgc_interface_modbus_init+0xb8>)
 801902e:	2201      	movs	r2, #1
 8019030:	701a      	strb	r2, [r3, #0]
	platform_conf.read = lgc_modbus_uart_read;
 8019032:	4b28      	ldr	r3, [pc, #160]	@ (80190d4 <lgc_interface_modbus_init+0xb8>)
 8019034:	4a28      	ldr	r2, [pc, #160]	@ (80190d8 <lgc_interface_modbus_init+0xbc>)
 8019036:	605a      	str	r2, [r3, #4]
	platform_conf.write = lgc_modbus_uart_write;
 8019038:	4b26      	ldr	r3, [pc, #152]	@ (80190d4 <lgc_interface_modbus_init+0xb8>)
 801903a:	4a28      	ldr	r2, [pc, #160]	@ (80190dc <lgc_interface_modbus_init+0xc0>)
 801903c:	609a      	str	r2, [r3, #8]
	platform_conf.arg = NULL;
 801903e:	4b25      	ldr	r3, [pc, #148]	@ (80190d4 <lgc_interface_modbus_init+0xb8>)
 8019040:	2200      	movs	r2, #0
 8019042:	611a      	str	r2, [r3, #16]

	err = nmbs_client_create(&nmbs, &platform_conf);
 8019044:	4923      	ldr	r1, [pc, #140]	@ (80190d4 <lgc_interface_modbus_init+0xb8>)
 8019046:	4826      	ldr	r0, [pc, #152]	@ (80190e0 <lgc_interface_modbus_init+0xc4>)
 8019048:	f7ff fc67 	bl	801891a <nmbs_client_create>
 801904c:	4603      	mov	r3, r0
 801904e:	80fb      	strh	r3, [r7, #6]

	nmbs_set_destination_rtu_address(&nmbs, 1); // Set Modbus slave address
 8019050:	2101      	movs	r1, #1
 8019052:	4823      	ldr	r0, [pc, #140]	@ (80190e0 <lgc_interface_modbus_init+0xc4>)
 8019054:	f7ff f96c 	bl	8018330 <nmbs_set_destination_rtu_address>

	// set timeout
	nmbs_set_byte_timeout(&nmbs, NMBS_WRITE_TIMEOUT);
 8019058:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801905c:	4820      	ldr	r0, [pc, #128]	@ (80190e0 <lgc_interface_modbus_init+0xc4>)
 801905e:	f7ff f940 	bl	80182e2 <nmbs_set_byte_timeout>
	nmbs_set_read_timeout(&nmbs, NMBS_READ_TIMEOUT);
 8019062:	2164      	movs	r1, #100	@ 0x64
 8019064:	481e      	ldr	r0, [pc, #120]	@ (80190e0 <lgc_interface_modbus_init+0xc4>)
 8019066:	f7ff f92d 	bl	80182c4 <nmbs_set_read_timeout>

	nmbs_set_byte_timeout(&nmbs, NMBS_READ_TIMEOUT);
 801906a:	2164      	movs	r1, #100	@ 0x64
 801906c:	481c      	ldr	r0, [pc, #112]	@ (80190e0 <lgc_interface_modbus_init+0xc4>)
 801906e:	f7ff f938 	bl	80182e2 <nmbs_set_byte_timeout>

	/* init modbus mutex */
	if (osCreateMutex(&mutex) != TRUE)
 8019072:	481c      	ldr	r0, [pc, #112]	@ (80190e4 <lgc_interface_modbus_init+0xc8>)
 8019074:	f000 fe8a 	bl	8019d8c <osCreateMutex>
 8019078:	4603      	mov	r3, r0
 801907a:	2b01      	cmp	r3, #1
 801907c:	d001      	beq.n	8019082 <lgc_interface_modbus_init+0x66>
	{
		return ERROR_FAILURE;
 801907e:	2301      	movs	r3, #1
 8019080:	e024      	b.n	80190cc <lgc_interface_modbus_init+0xb0>
	}

	/* init modbus rx semaphore */
	if (osCreateSemaphore(&modbus_rx_semaphore, 0) != TRUE)
 8019082:	2100      	movs	r1, #0
 8019084:	4818      	ldr	r0, [pc, #96]	@ (80190e8 <lgc_interface_modbus_init+0xcc>)
 8019086:	f000 fe33 	bl	8019cf0 <osCreateSemaphore>
 801908a:	4603      	mov	r3, r0
 801908c:	2b01      	cmp	r3, #1
 801908e:	d001      	beq.n	8019094 <lgc_interface_modbus_init+0x78>
	{
		return ERROR_FAILURE;
 8019090:	2301      	movs	r3, #1
 8019092:	e01b      	b.n	80190cc <lgc_interface_modbus_init+0xb0>
	}

	/* init modbus rx ring buffer */
	lwrb_init(&modbus_rx_rb, modbus_rx_buffer, MODBUS_RX_BUFFER_SIZE);
 8019094:	2280      	movs	r2, #128	@ 0x80
 8019096:	4915      	ldr	r1, [pc, #84]	@ (80190ec <lgc_interface_modbus_init+0xd0>)
 8019098:	4815      	ldr	r0, [pc, #84]	@ (80190f0 <lgc_interface_modbus_init+0xd4>)
 801909a:	f7fe fd34 	bl	8017b06 <lwrb_init>

	/* register callbacks */
	HAL_UART_RegisterRxEventCallback(&huart3, lgc_modbus_rx_callback);
 801909e:	4915      	ldr	r1, [pc, #84]	@ (80190f4 <lgc_interface_modbus_init+0xd8>)
 80190a0:	4815      	ldr	r0, [pc, #84]	@ (80190f8 <lgc_interface_modbus_init+0xdc>)
 80190a2:	f7ef fadd 	bl	8008660 <HAL_UART_RegisterRxEventCallback>
	HAL_UART_RegisterCallback(&huart3, HAL_UART_ERROR_CB_ID, lgc_modbus_uart_error_callback);
 80190a6:	4a15      	ldr	r2, [pc, #84]	@ (80190fc <lgc_interface_modbus_init+0xe0>)
 80190a8:	2104      	movs	r1, #4
 80190aa:	4813      	ldr	r0, [pc, #76]	@ (80190f8 <lgc_interface_modbus_init+0xdc>)
 80190ac:	f7ef fa40 	bl	8008530 <HAL_UART_RegisterCallback>

	HAL_GPIO_WritePin(DIR_SENSORES_GPIO_Port, DIR_SENSORES_Pin, GPIO_PIN_RESET);
 80190b0:	2200      	movs	r2, #0
 80190b2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80190b6:	4812      	ldr	r0, [pc, #72]	@ (8019100 <lgc_interface_modbus_init+0xe4>)
 80190b8:	f7e9 ff7e 	bl	8002fb8 <HAL_GPIO_WritePin>

	// start reception
	err = HAL_UARTEx_ReceiveToIdle_DMA(&huart3, &modbus_rx_temp_buffer[0], MODBUS_RX_BUFFER_SIZE / 2);
 80190bc:	2240      	movs	r2, #64	@ 0x40
 80190be:	4911      	ldr	r1, [pc, #68]	@ (8019104 <lgc_interface_modbus_init+0xe8>)
 80190c0:	480d      	ldr	r0, [pc, #52]	@ (80190f8 <lgc_interface_modbus_init+0xdc>)
 80190c2:	f7ef fca5 	bl	8008a10 <HAL_UARTEx_ReceiveToIdle_DMA>
 80190c6:	4603      	mov	r3, r0
 80190c8:	80fb      	strh	r3, [r7, #6]
	
	return err;
 80190ca:	88fb      	ldrh	r3, [r7, #6]
}
 80190cc:	4618      	mov	r0, r3
 80190ce:	3708      	adds	r7, #8
 80190d0:	46bd      	mov	sp, r7
 80190d2:	bd80      	pop	{r7, pc}
 80190d4:	20016fa4 	.word	0x20016fa4
 80190d8:	080191a1 	.word	0x080191a1
 80190dc:	08019239 	.word	0x08019239
 80190e0:	20016fbc 	.word	0x20016fbc
 80190e4:	20017128 	.word	0x20017128
 80190e8:	20017274 	.word	0x20017274
 80190ec:	20017174 	.word	0x20017174
 80190f0:	2001715c 	.word	0x2001715c
 80190f4:	080192b9 	.word	0x080192b9
 80190f8:	20015350 	.word	0x20015350
 80190fc:	08019295 	.word	0x08019295
 8019100:	40020400 	.word	0x40020400
 8019104:	200171f4 	.word	0x200171f4

08019108 <lgc_modbus_read_holding_regs>:
 * @param regs Pointer to register array
 * @param len Number of registers to read
 * @return error_t Status of operation
 */
error_t lgc_modbus_read_holding_regs(uint8_t dev, uint16_t address, uint16_t *regs, size_t len)
{
 8019108:	b580      	push	{r7, lr}
 801910a:	b086      	sub	sp, #24
 801910c:	af00      	add	r7, sp, #0
 801910e:	60ba      	str	r2, [r7, #8]
 8019110:	607b      	str	r3, [r7, #4]
 8019112:	4603      	mov	r3, r0
 8019114:	73fb      	strb	r3, [r7, #15]
 8019116:	460b      	mov	r3, r1
 8019118:	81bb      	strh	r3, [r7, #12]
	osAcquireMutex(&mutex);
 801911a:	480c      	ldr	r0, [pc, #48]	@ (801914c <lgc_modbus_read_holding_regs+0x44>)
 801911c:	f000 fe60 	bl	8019de0 <osAcquireMutex>

	nmbs_set_destination_rtu_address(&nmbs, dev);
 8019120:	7bfb      	ldrb	r3, [r7, #15]
 8019122:	4619      	mov	r1, r3
 8019124:	480a      	ldr	r0, [pc, #40]	@ (8019150 <lgc_modbus_read_holding_regs+0x48>)
 8019126:	f7ff f903 	bl	8018330 <nmbs_set_destination_rtu_address>

	error_t err = nmbs_read_holding_registers(&nmbs, address, len, regs);
 801912a:	687b      	ldr	r3, [r7, #4]
 801912c:	b29a      	uxth	r2, r3
 801912e:	89b9      	ldrh	r1, [r7, #12]
 8019130:	68bb      	ldr	r3, [r7, #8]
 8019132:	4807      	ldr	r0, [pc, #28]	@ (8019150 <lgc_modbus_read_holding_regs+0x48>)
 8019134:	f7ff fc48 	bl	80189c8 <nmbs_read_holding_registers>
 8019138:	4603      	mov	r3, r0
 801913a:	82fb      	strh	r3, [r7, #22]

	osReleaseMutex(&mutex);
 801913c:	4803      	ldr	r0, [pc, #12]	@ (801914c <lgc_modbus_read_holding_regs+0x44>)
 801913e:	f000 fe5c 	bl	8019dfa <osReleaseMutex>

	return err;
 8019142:	8afb      	ldrh	r3, [r7, #22]
}
 8019144:	4618      	mov	r0, r3
 8019146:	3718      	adds	r7, #24
 8019148:	46bd      	mov	sp, r7
 801914a:	bd80      	pop	{r7, pc}
 801914c:	20017128 	.word	0x20017128
 8019150:	20016fbc 	.word	0x20016fbc

08019154 <lgc_modbus_write_holding_regs>:
 * @param regs Pointer to register array
 * @param len Number of registers to write
 * @return error_t Status of operation
 */
error_t lgc_modbus_write_holding_regs(uint8_t dev, uint16_t address, uint16_t *regs, size_t len)
{
 8019154:	b580      	push	{r7, lr}
 8019156:	b086      	sub	sp, #24
 8019158:	af00      	add	r7, sp, #0
 801915a:	60ba      	str	r2, [r7, #8]
 801915c:	607b      	str	r3, [r7, #4]
 801915e:	4603      	mov	r3, r0
 8019160:	73fb      	strb	r3, [r7, #15]
 8019162:	460b      	mov	r3, r1
 8019164:	81bb      	strh	r3, [r7, #12]
	osAcquireMutex(&mutex);
 8019166:	480c      	ldr	r0, [pc, #48]	@ (8019198 <lgc_modbus_write_holding_regs+0x44>)
 8019168:	f000 fe3a 	bl	8019de0 <osAcquireMutex>

	nmbs_set_destination_rtu_address(&nmbs, dev);
 801916c:	7bfb      	ldrb	r3, [r7, #15]
 801916e:	4619      	mov	r1, r3
 8019170:	480a      	ldr	r0, [pc, #40]	@ (801919c <lgc_modbus_write_holding_regs+0x48>)
 8019172:	f7ff f8dd 	bl	8018330 <nmbs_set_destination_rtu_address>

	error_t err = nmbs_write_multiple_registers(&nmbs, address, len, regs);
 8019176:	687b      	ldr	r3, [r7, #4]
 8019178:	b29a      	uxth	r2, r3
 801917a:	89b9      	ldrh	r1, [r7, #12]
 801917c:	68bb      	ldr	r3, [r7, #8]
 801917e:	4807      	ldr	r0, [pc, #28]	@ (801919c <lgc_modbus_write_holding_regs+0x48>)
 8019180:	f7ff fc39 	bl	80189f6 <nmbs_write_multiple_registers>
 8019184:	4603      	mov	r3, r0
 8019186:	82fb      	strh	r3, [r7, #22]

	osReleaseMutex(&mutex);
 8019188:	4803      	ldr	r0, [pc, #12]	@ (8019198 <lgc_modbus_write_holding_regs+0x44>)
 801918a:	f000 fe36 	bl	8019dfa <osReleaseMutex>

	return err;
 801918e:	8afb      	ldrh	r3, [r7, #22]
}
 8019190:	4618      	mov	r0, r3
 8019192:	3718      	adds	r7, #24
 8019194:	46bd      	mov	sp, r7
 8019196:	bd80      	pop	{r7, pc}
 8019198:	20017128 	.word	0x20017128
 801919c:	20016fbc 	.word	0x20016fbc

080191a0 <lgc_modbus_uart_read>:
 * @param timeout Read timeout in milliseconds
 * @param args Additional arguments
 * @return int32_t Number of bytes read
 */
static int32_t lgc_modbus_uart_read(uint8_t *buffer, uint16_t count, int32_t timeout, void *args)
{
 80191a0:	b580      	push	{r7, lr}
 80191a2:	b084      	sub	sp, #16
 80191a4:	af00      	add	r7, sp, #0
 80191a6:	60f8      	str	r0, [r7, #12]
 80191a8:	607a      	str	r2, [r7, #4]
 80191aa:	603b      	str	r3, [r7, #0]
 80191ac:	460b      	mov	r3, r1
 80191ae:	817b      	strh	r3, [r7, #10]
	/* Set direction for RS485 transceiver to RX mode */
	HAL_GPIO_WritePin(DIR_SENSORES_GPIO_Port, DIR_SENSORES_Pin, GPIO_PIN_RESET);
 80191b0:	2200      	movs	r2, #0
 80191b2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80191b6:	481c      	ldr	r0, [pc, #112]	@ (8019228 <lgc_modbus_uart_read+0x88>)
 80191b8:	f7e9 fefe 	bl	8002fb8 <HAL_GPIO_WritePin>

	if(HAL_UART_Receive(&huart3, buffer, count, NMBS_READ_TIMEOUT) == HAL_OK)
 80191bc:	897a      	ldrh	r2, [r7, #10]
 80191be:	2364      	movs	r3, #100	@ 0x64
 80191c0:	68f9      	ldr	r1, [r7, #12]
 80191c2:	481a      	ldr	r0, [pc, #104]	@ (801922c <lgc_modbus_uart_read+0x8c>)
 80191c4:	f7ef fb11 	bl	80087ea <HAL_UART_Receive>
 80191c8:	4603      	mov	r3, r0
 80191ca:	2b00      	cmp	r3, #0
 80191cc:	d101      	bne.n	80191d2 <lgc_modbus_uart_read+0x32>
	{
		return count;
 80191ce:	897b      	ldrh	r3, [r7, #10]
 80191d0:	e025      	b.n	801921e <lgc_modbus_uart_read+0x7e>
	}

	if (lwrb_get_full(&modbus_rx_rb) >= count)
 80191d2:	4817      	ldr	r0, [pc, #92]	@ (8019230 <lgc_modbus_uart_read+0x90>)
 80191d4:	f7fe fe6d 	bl	8017eb2 <lwrb_get_full>
 80191d8:	4602      	mov	r2, r0
 80191da:	897b      	ldrh	r3, [r7, #10]
 80191dc:	429a      	cmp	r2, r3
 80191de:	d307      	bcc.n	80191f0 <lgc_modbus_uart_read+0x50>
	{
		lwrb_read(&modbus_rx_rb, buffer, count);
 80191e0:	897b      	ldrh	r3, [r7, #10]
 80191e2:	461a      	mov	r2, r3
 80191e4:	68f9      	ldr	r1, [r7, #12]
 80191e6:	4812      	ldr	r0, [pc, #72]	@ (8019230 <lgc_modbus_uart_read+0x90>)
 80191e8:	f7fe fd71 	bl	8017cce <lwrb_read>
		return (int32_t)count;
 80191ec:	897b      	ldrh	r3, [r7, #10]
 80191ee:	e016      	b.n	801921e <lgc_modbus_uart_read+0x7e>
	}
	else if (osWaitForSemaphore(&modbus_rx_semaphore, NMBS_READ_TIMEOUT) == TRUE)
 80191f0:	2164      	movs	r1, #100	@ 0x64
 80191f2:	4810      	ldr	r0, [pc, #64]	@ (8019234 <lgc_modbus_uart_read+0x94>)
 80191f4:	f000 fd94 	bl	8019d20 <osWaitForSemaphore>
 80191f8:	4603      	mov	r3, r0
 80191fa:	2b01      	cmp	r3, #1
 80191fc:	d10e      	bne.n	801921c <lgc_modbus_uart_read+0x7c>
	{
		if (lwrb_get_full(&modbus_rx_rb) >= count)
 80191fe:	480c      	ldr	r0, [pc, #48]	@ (8019230 <lgc_modbus_uart_read+0x90>)
 8019200:	f7fe fe57 	bl	8017eb2 <lwrb_get_full>
 8019204:	4602      	mov	r2, r0
 8019206:	897b      	ldrh	r3, [r7, #10]
 8019208:	429a      	cmp	r2, r3
 801920a:	d307      	bcc.n	801921c <lgc_modbus_uart_read+0x7c>
		{
			lwrb_read(&modbus_rx_rb, buffer, count);
 801920c:	897b      	ldrh	r3, [r7, #10]
 801920e:	461a      	mov	r2, r3
 8019210:	68f9      	ldr	r1, [r7, #12]
 8019212:	4807      	ldr	r0, [pc, #28]	@ (8019230 <lgc_modbus_uart_read+0x90>)
 8019214:	f7fe fd5b 	bl	8017cce <lwrb_read>
			return (int32_t)count;
 8019218:	897b      	ldrh	r3, [r7, #10]
 801921a:	e000      	b.n	801921e <lgc_modbus_uart_read+0x7e>
		}
	}

	return 0;
 801921c:	2300      	movs	r3, #0
}
 801921e:	4618      	mov	r0, r3
 8019220:	3710      	adds	r7, #16
 8019222:	46bd      	mov	sp, r7
 8019224:	bd80      	pop	{r7, pc}
 8019226:	bf00      	nop
 8019228:	40020400 	.word	0x40020400
 801922c:	20015350 	.word	0x20015350
 8019230:	2001715c 	.word	0x2001715c
 8019234:	20017274 	.word	0x20017274

08019238 <lgc_modbus_uart_write>:
 * @param timeout Write timeout in milliseconds
 * @param args Additional arguments
 * @return int32_t Number of bytes written
 */
static int32_t lgc_modbus_uart_write(const uint8_t *buffer, uint16_t count, int32_t timeout, void *args)
{
 8019238:	b580      	push	{r7, lr}
 801923a:	b084      	sub	sp, #16
 801923c:	af00      	add	r7, sp, #0
 801923e:	60f8      	str	r0, [r7, #12]
 8019240:	607a      	str	r2, [r7, #4]
 8019242:	603b      	str	r3, [r7, #0]
 8019244:	460b      	mov	r3, r1
 8019246:	817b      	strh	r3, [r7, #10]
	/* Set direction for RS485 transceiver to TX mode */
	HAL_GPIO_WritePin(DIR_SENSORES_GPIO_Port, DIR_SENSORES_Pin, GPIO_PIN_SET);
 8019248:	2201      	movs	r2, #1
 801924a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 801924e:	480f      	ldr	r0, [pc, #60]	@ (801928c <lgc_modbus_uart_write+0x54>)
 8019250:	f7e9 feb2 	bl	8002fb8 <HAL_GPIO_WritePin>

	if (HAL_UART_Transmit(&huart3, (uint8_t *)buffer, count, timeout) == HAL_OK)
 8019254:	687b      	ldr	r3, [r7, #4]
 8019256:	897a      	ldrh	r2, [r7, #10]
 8019258:	68f9      	ldr	r1, [r7, #12]
 801925a:	480d      	ldr	r0, [pc, #52]	@ (8019290 <lgc_modbus_uart_write+0x58>)
 801925c:	f7ef fa3a 	bl	80086d4 <HAL_UART_Transmit>
 8019260:	4603      	mov	r3, r0
 8019262:	2b00      	cmp	r3, #0
 8019264:	d107      	bne.n	8019276 <lgc_modbus_uart_write+0x3e>
	{
		/* Set direction back to RX mode */
		HAL_GPIO_WritePin(DIR_SENSORES_GPIO_Port, DIR_SENSORES_Pin, GPIO_PIN_RESET);
 8019266:	2200      	movs	r2, #0
 8019268:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 801926c:	4807      	ldr	r0, [pc, #28]	@ (801928c <lgc_modbus_uart_write+0x54>)
 801926e:	f7e9 fea3 	bl	8002fb8 <HAL_GPIO_WritePin>
		return (int32_t)count;
 8019272:	897b      	ldrh	r3, [r7, #10]
 8019274:	e006      	b.n	8019284 <lgc_modbus_uart_write+0x4c>
	}

	/* Set direction back to RX mode on error */
	HAL_GPIO_WritePin(DIR_SENSORES_GPIO_Port, DIR_SENSORES_Pin, GPIO_PIN_RESET);
 8019276:	2200      	movs	r2, #0
 8019278:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 801927c:	4803      	ldr	r0, [pc, #12]	@ (801928c <lgc_modbus_uart_write+0x54>)
 801927e:	f7e9 fe9b 	bl	8002fb8 <HAL_GPIO_WritePin>

	return 0;
 8019282:	2300      	movs	r3, #0
}
 8019284:	4618      	mov	r0, r3
 8019286:	3710      	adds	r7, #16
 8019288:	46bd      	mov	sp, r7
 801928a:	bd80      	pop	{r7, pc}
 801928c:	40020400 	.word	0x40020400
 8019290:	20015350 	.word	0x20015350

08019294 <lgc_modbus_uart_error_callback>:
/**
 * @brief UART error callback
 * @param huart UART handle
 */
static void lgc_modbus_uart_error_callback(UART_HandleTypeDef *huart)
{
 8019294:	b580      	push	{r7, lr}
 8019296:	b082      	sub	sp, #8
 8019298:	af00      	add	r7, sp, #0
 801929a:	6078      	str	r0, [r7, #4]
	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, &modbus_rx_temp_buffer[0], MODBUS_RX_BUFFER_SIZE / 2);
 801929c:	2240      	movs	r2, #64	@ 0x40
 801929e:	4904      	ldr	r1, [pc, #16]	@ (80192b0 <lgc_modbus_uart_error_callback+0x1c>)
 80192a0:	4804      	ldr	r0, [pc, #16]	@ (80192b4 <lgc_modbus_uart_error_callback+0x20>)
 80192a2:	f7ef fbb5 	bl	8008a10 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80192a6:	bf00      	nop
 80192a8:	3708      	adds	r7, #8
 80192aa:	46bd      	mov	sp, r7
 80192ac:	bd80      	pop	{r7, pc}
 80192ae:	bf00      	nop
 80192b0:	200171f4 	.word	0x200171f4
 80192b4:	20015350 	.word	0x20015350

080192b8 <lgc_modbus_rx_callback>:
 * @brief UART RX complete callback
 * @param huart UART handle
 * @param Pos Current position in DMA buffer
 */
static void lgc_modbus_rx_callback(UART_HandleTypeDef *huart, uint16_t Pos)
{
 80192b8:	b580      	push	{r7, lr}
 80192ba:	b082      	sub	sp, #8
 80192bc:	af00      	add	r7, sp, #0
 80192be:	6078      	str	r0, [r7, #4]
 80192c0:	460b      	mov	r3, r1
 80192c2:	807b      	strh	r3, [r7, #2]
	/* Write data to ring buffer */
	lwrb_write(&modbus_rx_rb, &modbus_rx_temp_buffer[0], Pos);
 80192c4:	887b      	ldrh	r3, [r7, #2]
 80192c6:	461a      	mov	r2, r3
 80192c8:	4907      	ldr	r1, [pc, #28]	@ (80192e8 <lgc_modbus_rx_callback+0x30>)
 80192ca:	4808      	ldr	r0, [pc, #32]	@ (80192ec <lgc_modbus_rx_callback+0x34>)
 80192cc:	f7fe fc4c 	bl	8017b68 <lwrb_write>

	/* Restart reception */
	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, &modbus_rx_temp_buffer[0], MODBUS_RX_BUFFER_SIZE / 2);
 80192d0:	2240      	movs	r2, #64	@ 0x40
 80192d2:	4905      	ldr	r1, [pc, #20]	@ (80192e8 <lgc_modbus_rx_callback+0x30>)
 80192d4:	4806      	ldr	r0, [pc, #24]	@ (80192f0 <lgc_modbus_rx_callback+0x38>)
 80192d6:	f7ef fb9b 	bl	8008a10 <HAL_UARTEx_ReceiveToIdle_DMA>

	/* Release semaphore to signal data availability */
	osReleaseSemaphore(&modbus_rx_semaphore);
 80192da:	4806      	ldr	r0, [pc, #24]	@ (80192f4 <lgc_modbus_rx_callback+0x3c>)
 80192dc:	f000 fd4a 	bl	8019d74 <osReleaseSemaphore>
}
 80192e0:	bf00      	nop
 80192e2:	3708      	adds	r7, #8
 80192e4:	46bd      	mov	sp, r7
 80192e6:	bd80      	pop	{r7, pc}
 80192e8:	200171f4 	.word	0x200171f4
 80192ec:	2001715c 	.word	0x2001715c
 80192f0:	20015350 	.word	0x20015350
 80192f4:	20017274 	.word	0x20017274

080192f8 <esc_pos_init>:
static uint8_t send_command(esc_pos_printer_t *printer, const uint8_t *data, uint16_t len);
/* Public Functions Implementation */

void esc_pos_init(esc_pos_printer_t *printer, printer_write_fn write_fn,
                 printer_delay_fn delay_fn, printer_width_t printer_type)
{
 80192f8:	b580      	push	{r7, lr}
 80192fa:	b084      	sub	sp, #16
 80192fc:	af00      	add	r7, sp, #0
 80192fe:	60f8      	str	r0, [r7, #12]
 8019300:	60b9      	str	r1, [r7, #8]
 8019302:	607a      	str	r2, [r7, #4]
 8019304:	70fb      	strb	r3, [r7, #3]
    if (printer && write_fn) {
 8019306:	68fb      	ldr	r3, [r7, #12]
 8019308:	2b00      	cmp	r3, #0
 801930a:	d047      	beq.n	801939c <esc_pos_init+0xa4>
 801930c:	68bb      	ldr	r3, [r7, #8]
 801930e:	2b00      	cmp	r3, #0
 8019310:	d044      	beq.n	801939c <esc_pos_init+0xa4>
        printer->write_fn = write_fn;
 8019312:	68fb      	ldr	r3, [r7, #12]
 8019314:	68ba      	ldr	r2, [r7, #8]
 8019316:	601a      	str	r2, [r3, #0]
        printer->delay_fn = delay_fn;
 8019318:	68fb      	ldr	r3, [r7, #12]
 801931a:	687a      	ldr	r2, [r7, #4]
 801931c:	605a      	str	r2, [r3, #4]
        printer->printer_type = printer_type;
 801931e:	68fb      	ldr	r3, [r7, #12]
 8019320:	78fa      	ldrb	r2, [r7, #3]
 8019322:	739a      	strb	r2, [r3, #14]

        // Configurar segn tipo de impresora
        switch (printer_type) {
 8019324:	78fb      	ldrb	r3, [r7, #3]
 8019326:	2b02      	cmp	r3, #2
 8019328:	d016      	beq.n	8019358 <esc_pos_init+0x60>
 801932a:	2b02      	cmp	r3, #2
 801932c:	dc1c      	bgt.n	8019368 <esc_pos_init+0x70>
 801932e:	2b00      	cmp	r3, #0
 8019330:	d002      	beq.n	8019338 <esc_pos_init+0x40>
 8019332:	2b01      	cmp	r3, #1
 8019334:	d008      	beq.n	8019348 <esc_pos_init+0x50>
 8019336:	e017      	b.n	8019368 <esc_pos_init+0x70>
            case PRINTER_57MM:
                printer->dots_width = 384;
 8019338:	68fb      	ldr	r3, [r7, #12]
 801933a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 801933e:	821a      	strh	r2, [r3, #16]
                printer->status.max_column = 32;
 8019340:	68fb      	ldr	r3, [r7, #12]
 8019342:	2220      	movs	r2, #32
 8019344:	725a      	strb	r2, [r3, #9]
                break;
 8019346:	e017      	b.n	8019378 <esc_pos_init+0x80>
            case PRINTER_80MM:
                printer->dots_width = 576;
 8019348:	68fb      	ldr	r3, [r7, #12]
 801934a:	f44f 7210 	mov.w	r2, #576	@ 0x240
 801934e:	821a      	strh	r2, [r3, #16]
                printer->status.max_column = 48;
 8019350:	68fb      	ldr	r3, [r7, #12]
 8019352:	2230      	movs	r2, #48	@ 0x30
 8019354:	725a      	strb	r2, [r3, #9]
                break;
 8019356:	e00f      	b.n	8019378 <esc_pos_init+0x80>
            case PRINTER_112MM:
                printer->dots_width = 832;
 8019358:	68fb      	ldr	r3, [r7, #12]
 801935a:	f44f 7250 	mov.w	r2, #832	@ 0x340
 801935e:	821a      	strh	r2, [r3, #16]
                printer->status.max_column = 64;
 8019360:	68fb      	ldr	r3, [r7, #12]
 8019362:	2240      	movs	r2, #64	@ 0x40
 8019364:	725a      	strb	r2, [r3, #9]
                break;
 8019366:	e007      	b.n	8019378 <esc_pos_init+0x80>
            default:
                printer->dots_width = 384;
 8019368:	68fb      	ldr	r3, [r7, #12]
 801936a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 801936e:	821a      	strh	r2, [r3, #16]
                printer->status.max_column = 32;
 8019370:	68fb      	ldr	r3, [r7, #12]
 8019372:	2220      	movs	r2, #32
 8019374:	725a      	strb	r2, [r3, #9]
                break;
 8019376:	bf00      	nop
        }

        // Inicializar resto de parmetros
        printer->status.column = 0;
 8019378:	68fb      	ldr	r3, [r7, #12]
 801937a:	2200      	movs	r2, #0
 801937c:	721a      	strb	r2, [r3, #8]
        printer->status.char_height = 24;
 801937e:	68fb      	ldr	r3, [r7, #12]
 8019380:	2218      	movs	r2, #24
 8019382:	729a      	strb	r2, [r3, #10]
        printer->status.line_spacing = 6;
 8019384:	68fb      	ldr	r3, [r7, #12]
 8019386:	2206      	movs	r2, #6
 8019388:	72da      	strb	r2, [r3, #11]
        printer->status.barcode_height = 50;
 801938a:	68fb      	ldr	r3, [r7, #12]
 801938c:	2232      	movs	r2, #50	@ 0x32
 801938e:	731a      	strb	r2, [r3, #12]
        printer->status.is_online = true;
 8019390:	68fb      	ldr	r3, [r7, #12]
 8019392:	2201      	movs	r2, #1
 8019394:	735a      	strb	r2, [r3, #13]

        // Resetear impresora a estado conocido
        esc_pos_reset(printer);
 8019396:	68f8      	ldr	r0, [r7, #12]
 8019398:	f000 f823 	bl	80193e2 <esc_pos_reset>
    }
}
 801939c:	bf00      	nop
 801939e:	3710      	adds	r7, #16
 80193a0:	46bd      	mov	sp, r7
 80193a2:	bd80      	pop	{r7, pc}

080193a4 <send_command>:

static uint8_t send_command(esc_pos_printer_t *printer, const uint8_t *data, uint16_t len)
{
 80193a4:	b580      	push	{r7, lr}
 80193a6:	b084      	sub	sp, #16
 80193a8:	af00      	add	r7, sp, #0
 80193aa:	60f8      	str	r0, [r7, #12]
 80193ac:	60b9      	str	r1, [r7, #8]
 80193ae:	4613      	mov	r3, r2
 80193b0:	80fb      	strh	r3, [r7, #6]
    if (printer && printer->write_fn && printer->status.is_online) {
 80193b2:	68fb      	ldr	r3, [r7, #12]
 80193b4:	2b00      	cmp	r3, #0
 80193b6:	d00f      	beq.n	80193d8 <send_command+0x34>
 80193b8:	68fb      	ldr	r3, [r7, #12]
 80193ba:	681b      	ldr	r3, [r3, #0]
 80193bc:	2b00      	cmp	r3, #0
 80193be:	d00b      	beq.n	80193d8 <send_command+0x34>
 80193c0:	68fb      	ldr	r3, [r7, #12]
 80193c2:	7b5b      	ldrb	r3, [r3, #13]
 80193c4:	2b00      	cmp	r3, #0
 80193c6:	d007      	beq.n	80193d8 <send_command+0x34>
        return printer->write_fn((uint8_t*)data, len);
 80193c8:	68fb      	ldr	r3, [r7, #12]
 80193ca:	681b      	ldr	r3, [r3, #0]
 80193cc:	88fa      	ldrh	r2, [r7, #6]
 80193ce:	4611      	mov	r1, r2
 80193d0:	68b8      	ldr	r0, [r7, #8]
 80193d2:	4798      	blx	r3
 80193d4:	4603      	mov	r3, r0
 80193d6:	e000      	b.n	80193da <send_command+0x36>
    }
    return 1; // Error
 80193d8:	2301      	movs	r3, #1
}
 80193da:	4618      	mov	r0, r3
 80193dc:	3710      	adds	r7, #16
 80193de:	46bd      	mov	sp, r7
 80193e0:	bd80      	pop	{r7, pc}

080193e2 <esc_pos_reset>:
    return status;
}


uint8_t esc_pos_reset(esc_pos_printer_t *printer)
{
 80193e2:	b580      	push	{r7, lr}
 80193e4:	b084      	sub	sp, #16
 80193e6:	af00      	add	r7, sp, #0
 80193e8:	6078      	str	r0, [r7, #4]
    uint8_t cmd[] = {ASCII_ESC, '@'};
 80193ea:	f244 031b 	movw	r3, #16411	@ 0x401b
 80193ee:	81bb      	strh	r3, [r7, #12]
    printer->status.column = 0;
 80193f0:	687b      	ldr	r3, [r7, #4]
 80193f2:	2200      	movs	r2, #0
 80193f4:	721a      	strb	r2, [r3, #8]
    return send_command(printer, cmd, sizeof(cmd));
 80193f6:	f107 030c 	add.w	r3, r7, #12
 80193fa:	2202      	movs	r2, #2
 80193fc:	4619      	mov	r1, r3
 80193fe:	6878      	ldr	r0, [r7, #4]
 8019400:	f7ff ffd0 	bl	80193a4 <send_command>
 8019404:	4603      	mov	r3, r0
}
 8019406:	4618      	mov	r0, r3
 8019408:	3710      	adds	r7, #16
 801940a:	46bd      	mov	sp, r7
 801940c:	bd80      	pop	{r7, pc}

0801940e <esc_pos_cut>:
    printer->status.column = 0;
    return send_command(printer, cmd, sizeof(cmd));
}

uint8_t esc_pos_cut(esc_pos_printer_t *printer, bool partial)
{
 801940e:	b580      	push	{r7, lr}
 8019410:	b084      	sub	sp, #16
 8019412:	af00      	add	r7, sp, #0
 8019414:	6078      	str	r0, [r7, #4]
 8019416:	460b      	mov	r3, r1
 8019418:	70fb      	strb	r3, [r7, #3]
    uint8_t cmd[] = {ASCII_GS, 'V', partial ? 65 : 66, 0};
 801941a:	231d      	movs	r3, #29
 801941c:	733b      	strb	r3, [r7, #12]
 801941e:	2356      	movs	r3, #86	@ 0x56
 8019420:	737b      	strb	r3, [r7, #13]
 8019422:	78fb      	ldrb	r3, [r7, #3]
 8019424:	2b00      	cmp	r3, #0
 8019426:	d001      	beq.n	801942c <esc_pos_cut+0x1e>
 8019428:	2341      	movs	r3, #65	@ 0x41
 801942a:	e000      	b.n	801942e <esc_pos_cut+0x20>
 801942c:	2342      	movs	r3, #66	@ 0x42
 801942e:	73bb      	strb	r3, [r7, #14]
 8019430:	2300      	movs	r3, #0
 8019432:	73fb      	strb	r3, [r7, #15]
    return send_command(printer, cmd, sizeof(cmd));
 8019434:	f107 030c 	add.w	r3, r7, #12
 8019438:	2204      	movs	r2, #4
 801943a:	4619      	mov	r1, r3
 801943c:	6878      	ldr	r0, [r7, #4]
 801943e:	f7ff ffb1 	bl	80193a4 <send_command>
 8019442:	4603      	mov	r3, r0
}
 8019444:	4618      	mov	r0, r3
 8019446:	3710      	adds	r7, #16
 8019448:	46bd      	mov	sp, r7
 801944a:	bd80      	pop	{r7, pc}

0801944c <esc_pos_set_align>:
}

/* Text Formatting Functions */

uint8_t esc_pos_set_align(esc_pos_printer_t *printer, align_t align)
{
 801944c:	b580      	push	{r7, lr}
 801944e:	b084      	sub	sp, #16
 8019450:	af00      	add	r7, sp, #0
 8019452:	6078      	str	r0, [r7, #4]
 8019454:	460b      	mov	r3, r1
 8019456:	70fb      	strb	r3, [r7, #3]
    uint8_t cmd[] = {ASCII_ESC, 'a', (uint8_t)align};
 8019458:	231b      	movs	r3, #27
 801945a:	733b      	strb	r3, [r7, #12]
 801945c:	2361      	movs	r3, #97	@ 0x61
 801945e:	737b      	strb	r3, [r7, #13]
 8019460:	78fb      	ldrb	r3, [r7, #3]
 8019462:	73bb      	strb	r3, [r7, #14]
    return send_command(printer, cmd, sizeof(cmd));
 8019464:	f107 030c 	add.w	r3, r7, #12
 8019468:	2203      	movs	r2, #3
 801946a:	4619      	mov	r1, r3
 801946c:	6878      	ldr	r0, [r7, #4]
 801946e:	f7ff ff99 	bl	80193a4 <send_command>
 8019472:	4603      	mov	r3, r0
}
 8019474:	4618      	mov	r0, r3
 8019476:	3710      	adds	r7, #16
 8019478:	46bd      	mov	sp, r7
 801947a:	bd80      	pop	{r7, pc}

0801947c <esc_pos_print_text>:
}

/* Utility Functions */

uint8_t esc_pos_print_text(esc_pos_printer_t *printer, const char *text)
{
 801947c:	b580      	push	{r7, lr}
 801947e:	b086      	sub	sp, #24
 8019480:	af00      	add	r7, sp, #0
 8019482:	6078      	str	r0, [r7, #4]
 8019484:	6039      	str	r1, [r7, #0]
    size_t len = strlen(text);
 8019486:	6838      	ldr	r0, [r7, #0]
 8019488:	f7e6 ffe6 	bl	8000458 <strlen>
 801948c:	6138      	str	r0, [r7, #16]
    uint8_t status = send_command(printer, (uint8_t*)text, len);
 801948e:	693b      	ldr	r3, [r7, #16]
 8019490:	b29b      	uxth	r3, r3
 8019492:	461a      	mov	r2, r3
 8019494:	6839      	ldr	r1, [r7, #0]
 8019496:	6878      	ldr	r0, [r7, #4]
 8019498:	f7ff ff84 	bl	80193a4 <send_command>
 801949c:	4603      	mov	r3, r0
 801949e:	73fb      	strb	r3, [r7, #15]

    // Update column position
    for (size_t i = 0; i < len; i++) {
 80194a0:	2300      	movs	r3, #0
 80194a2:	617b      	str	r3, [r7, #20]
 80194a4:	e031      	b.n	801950a <esc_pos_print_text+0x8e>
        if (text[i] == '\n' || text[i] == '\r') {
 80194a6:	683a      	ldr	r2, [r7, #0]
 80194a8:	697b      	ldr	r3, [r7, #20]
 80194aa:	4413      	add	r3, r2
 80194ac:	781b      	ldrb	r3, [r3, #0]
 80194ae:	2b0a      	cmp	r3, #10
 80194b0:	d005      	beq.n	80194be <esc_pos_print_text+0x42>
 80194b2:	683a      	ldr	r2, [r7, #0]
 80194b4:	697b      	ldr	r3, [r7, #20]
 80194b6:	4413      	add	r3, r2
 80194b8:	781b      	ldrb	r3, [r3, #0]
 80194ba:	2b0d      	cmp	r3, #13
 80194bc:	d103      	bne.n	80194c6 <esc_pos_print_text+0x4a>
            printer->status.column = 0;
 80194be:	687b      	ldr	r3, [r7, #4]
 80194c0:	2200      	movs	r2, #0
 80194c2:	721a      	strb	r2, [r3, #8]
 80194c4:	e01e      	b.n	8019504 <esc_pos_print_text+0x88>
        } else if (text[i] == '\t') {
 80194c6:	683a      	ldr	r2, [r7, #0]
 80194c8:	697b      	ldr	r3, [r7, #20]
 80194ca:	4413      	add	r3, r2
 80194cc:	781b      	ldrb	r3, [r3, #0]
 80194ce:	2b09      	cmp	r3, #9
 80194d0:	d109      	bne.n	80194e6 <esc_pos_print_text+0x6a>
            printer->status.column = (printer->status.column + 4) & 0xFC;
 80194d2:	687b      	ldr	r3, [r7, #4]
 80194d4:	7a1b      	ldrb	r3, [r3, #8]
 80194d6:	3304      	adds	r3, #4
 80194d8:	b2db      	uxtb	r3, r3
 80194da:	f023 0303 	bic.w	r3, r3, #3
 80194de:	b2da      	uxtb	r2, r3
 80194e0:	687b      	ldr	r3, [r7, #4]
 80194e2:	721a      	strb	r2, [r3, #8]
 80194e4:	e00e      	b.n	8019504 <esc_pos_print_text+0x88>
        } else {
            printer->status.column++;
 80194e6:	687b      	ldr	r3, [r7, #4]
 80194e8:	7a1b      	ldrb	r3, [r3, #8]
 80194ea:	3301      	adds	r3, #1
 80194ec:	b2da      	uxtb	r2, r3
 80194ee:	687b      	ldr	r3, [r7, #4]
 80194f0:	721a      	strb	r2, [r3, #8]
            if (printer->status.column >= printer->status.max_column) {
 80194f2:	687b      	ldr	r3, [r7, #4]
 80194f4:	7a1a      	ldrb	r2, [r3, #8]
 80194f6:	687b      	ldr	r3, [r7, #4]
 80194f8:	7a5b      	ldrb	r3, [r3, #9]
 80194fa:	429a      	cmp	r2, r3
 80194fc:	d302      	bcc.n	8019504 <esc_pos_print_text+0x88>
                printer->status.column = 0;
 80194fe:	687b      	ldr	r3, [r7, #4]
 8019500:	2200      	movs	r2, #0
 8019502:	721a      	strb	r2, [r3, #8]
    for (size_t i = 0; i < len; i++) {
 8019504:	697b      	ldr	r3, [r7, #20]
 8019506:	3301      	adds	r3, #1
 8019508:	617b      	str	r3, [r7, #20]
 801950a:	697a      	ldr	r2, [r7, #20]
 801950c:	693b      	ldr	r3, [r7, #16]
 801950e:	429a      	cmp	r2, r3
 8019510:	d3c9      	bcc.n	80194a6 <esc_pos_print_text+0x2a>
            }
        }
    }

    return status;
 8019512:	7bfb      	ldrb	r3, [r7, #15]
}
 8019514:	4618      	mov	r0, r3
 8019516:	3718      	adds	r7, #24
 8019518:	46bd      	mov	sp, r7
 801951a:	bd80      	pop	{r7, pc}

0801951c <lgc_interface_printer_init>:
//-------------------------------------------------------------------
// public function
//-------------------------------------------------------------------

uint8_t lgc_interface_printer_init(void )
{
 801951c:	b590      	push	{r4, r7, lr}
 801951e:	b087      	sub	sp, #28
 8019520:	af00      	add	r7, sp, #0
    OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 8019522:	4b17      	ldr	r3, [pc, #92]	@ (8019580 <lgc_interface_printer_init+0x64>)
 8019524:	1d3c      	adds	r4, r7, #4
 8019526:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8019528:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint8_t ret = UX_SUCCESS;
 801952c:	2300      	movs	r3, #0
 801952e:	75fb      	strb	r3, [r7, #23]

    /* register a callback error function */
    _ux_utility_error_callback_register(&ux_host_error_callback);
 8019530:	4814      	ldr	r0, [pc, #80]	@ (8019584 <lgc_interface_printer_init+0x68>)
 8019532:	f7f8 fea3 	bl	801227c <_ux_utility_error_callback_register>

    /// queu create
    if (osCreateQueue(&MsgQueue, "ux queue", sizeof(ux_app_devInfotypeDef), APP_QUEUE_SIZE) != TRUE)
 8019536:	2303      	movs	r3, #3
 8019538:	2202      	movs	r2, #2
 801953a:	4913      	ldr	r1, [pc, #76]	@ (8019588 <lgc_interface_printer_init+0x6c>)
 801953c:	4813      	ldr	r0, [pc, #76]	@ (801958c <lgc_interface_printer_init+0x70>)
 801953e:	f000 fc67 	bl	8019e10 <osCreateQueue>
 8019542:	4603      	mov	r3, r0
 8019544:	2b01      	cmp	r3, #1
 8019546:	d001      	beq.n	801954c <lgc_interface_printer_init+0x30>
    {
        STM32_LOGE(TAG, "Error ux app queue");

        return UX_ERROR;
 8019548:	23ff      	movs	r3, #255	@ 0xff
 801954a:	e014      	b.n	8019576 <lgc_interface_printer_init+0x5a>
    }
    /*create task*/

    params.stackSize = USBX_APP_STACK_SIZE / 4;
 801954c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8019550:	60fb      	str	r3, [r7, #12]
    params.priority = 10;
 8019552:	230a      	movs	r3, #10
 8019554:	613b      	str	r3, [r7, #16]
    ux_app_task = osCreateTask("ux app", usbx_app_thread_entry, 0, &params);
 8019556:	1d3b      	adds	r3, r7, #4
 8019558:	2200      	movs	r2, #0
 801955a:	490d      	ldr	r1, [pc, #52]	@ (8019590 <lgc_interface_printer_init+0x74>)
 801955c:	480d      	ldr	r0, [pc, #52]	@ (8019594 <lgc_interface_printer_init+0x78>)
 801955e:	f000 fac9 	bl	8019af4 <osCreateTask>
 8019562:	4603      	mov	r3, r0
 8019564:	4a0c      	ldr	r2, [pc, #48]	@ (8019598 <lgc_interface_printer_init+0x7c>)
 8019566:	6013      	str	r3, [r2, #0]
    if (ux_app_task == NULL)
 8019568:	4b0b      	ldr	r3, [pc, #44]	@ (8019598 <lgc_interface_printer_init+0x7c>)
 801956a:	681b      	ldr	r3, [r3, #0]
 801956c:	2b00      	cmp	r3, #0
 801956e:	d101      	bne.n	8019574 <lgc_interface_printer_init+0x58>
    {
        STM32_LOGE(TAG, "Error create ux app");
        ret = UX_ERROR;
 8019570:	23ff      	movs	r3, #255	@ 0xff
 8019572:	75fb      	strb	r3, [r7, #23]
    }

    return ret;
 8019574:	7dfb      	ldrb	r3, [r7, #23]
}
 8019576:	4618      	mov	r0, r3
 8019578:	371c      	adds	r7, #28
 801957a:	46bd      	mov	sp, r7
 801957c:	bd90      	pop	{r4, r7, pc}
 801957e:	bf00      	nop
 8019580:	0801a540 	.word	0x0801a540
 8019584:	08019671 	.word	0x08019671
 8019588:	0801a450 	.word	0x0801a450
 801958c:	20017290 	.word	0x20017290
 8019590:	08019601 	.word	0x08019601
 8019594:	0801a45c 	.word	0x0801a45c
 8019598:	200172cc 	.word	0x200172cc

0801959c <lgc_interface_printer_writeData>:


uint8_t lgc_interface_printer_writeData(uint8_t *d, uint16_t len)
{
 801959c:	b580      	push	{r7, lr}
 801959e:	b084      	sub	sp, #16
 80195a0:	af00      	add	r7, sp, #0
 80195a2:	6078      	str	r0, [r7, #4]
 80195a4:	460b      	mov	r3, r1
 80195a6:	807b      	strh	r3, [r7, #2]
    ULONG actual_length;
    UINT status;
    if (printer == NULL)
 80195a8:	4b0e      	ldr	r3, [pc, #56]	@ (80195e4 <lgc_interface_printer_writeData+0x48>)
 80195aa:	681b      	ldr	r3, [r3, #0]
 80195ac:	2b00      	cmp	r3, #0
 80195ae:	d101      	bne.n	80195b4 <lgc_interface_printer_writeData+0x18>
    {
        STM32_LOGE(TAG, "Error Write Data");

        return UX_ERROR;
 80195b0:	23ff      	movs	r3, #255	@ 0xff
 80195b2:	e012      	b.n	80195da <lgc_interface_printer_writeData+0x3e>
    }
    status = ux_host_class_printer_write(printer, d, len, &actual_length);
 80195b4:	4b0b      	ldr	r3, [pc, #44]	@ (80195e4 <lgc_interface_printer_writeData+0x48>)
 80195b6:	6818      	ldr	r0, [r3, #0]
 80195b8:	887a      	ldrh	r2, [r7, #2]
 80195ba:	f107 0308 	add.w	r3, r7, #8
 80195be:	6879      	ldr	r1, [r7, #4]
 80195c0:	f7f9 fdaf 	bl	8013122 <_ux_host_class_printer_write>
 80195c4:	60f8      	str	r0, [r7, #12]
    if (status == UX_SUCCESS && actual_length == len)
 80195c6:	68fb      	ldr	r3, [r7, #12]
 80195c8:	2b00      	cmp	r3, #0
 80195ca:	d105      	bne.n	80195d8 <lgc_interface_printer_writeData+0x3c>
 80195cc:	887a      	ldrh	r2, [r7, #2]
 80195ce:	68bb      	ldr	r3, [r7, #8]
 80195d0:	429a      	cmp	r2, r3
 80195d2:	d101      	bne.n	80195d8 <lgc_interface_printer_writeData+0x3c>
    {
        return UX_SUCCESS;
 80195d4:	2300      	movs	r3, #0
 80195d6:	e000      	b.n	80195da <lgc_interface_printer_writeData+0x3e>
    }
    return UX_ERROR;
 80195d8:	23ff      	movs	r3, #255	@ 0xff
}
 80195da:	4618      	mov	r0, r3
 80195dc:	3710      	adds	r7, #16
 80195de:	46bd      	mov	sp, r7
 80195e0:	bd80      	pop	{r7, pc}
 80195e2:	bf00      	nop
 80195e4:	200172c8 	.word	0x200172c8

080195e8 <lgc_interface_printer_connected>:

uint8_t lgc_interface_printer_connected(void)
{
 80195e8:	b480      	push	{r7}
 80195ea:	af00      	add	r7, sp, #0
	return lgc_printer_status;
 80195ec:	4b03      	ldr	r3, [pc, #12]	@ (80195fc <lgc_interface_printer_connected+0x14>)
 80195ee:	781b      	ldrb	r3, [r3, #0]
}
 80195f0:	4618      	mov	r0, r3
 80195f2:	46bd      	mov	sp, r7
 80195f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80195f8:	4770      	bx	lr
 80195fa:	bf00      	nop
 80195fc:	200172d0 	.word	0x200172d0

08019600 <usbx_app_thread_entry>:
//-------------------------------------------------------------------
// private function definition
//-------------------------------------------------------------------
static void usbx_app_thread_entry(void *arg)
{
 8019600:	b580      	push	{r7, lr}
 8019602:	b086      	sub	sp, #24
 8019604:	af00      	add	r7, sp, #0
 8019606:	6078      	str	r0, [r7, #4]
    ULONG status;
    ux_app_devInfotypeDef ux_dev_info;
    ULONG printer_status;
    /* Initialize USBX_Host */
    MX_USB_Host_Init();
 8019608:	f000 f858 	bl	80196bc <MX_USB_Host_Init>
    STM32_LOGI(TAG, "Starting PRINTER Application");
    STM32_LOGI(TAG, "Connect your PRINTER Device");

    for (;;)
    {
        if (osReceiveFromQueue(&MsgQueue, &ux_dev_info, INFINITE_DELAY) != TRUE)
 801960c:	f107 0310 	add.w	r3, r7, #16
 8019610:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019614:	4619      	mov	r1, r3
 8019616:	4813      	ldr	r0, [pc, #76]	@ (8019664 <usbx_app_thread_entry+0x64>)
 8019618:	f000 fc56 	bl	8019ec8 <osReceiveFromQueue>
 801961c:	4603      	mov	r3, r0
 801961e:	2b01      	cmp	r3, #1
 8019620:	d11d      	bne.n	801965e <usbx_app_thread_entry+0x5e>
            STM32_LOGE(TAG, "Error receive MsQueue");

            continue;
        }

        if (ux_dev_info.Dev_state == Device_connected)
 8019622:	7c7b      	ldrb	r3, [r7, #17]
 8019624:	2b02      	cmp	r3, #2
 8019626:	d116      	bne.n	8019656 <usbx_app_thread_entry+0x56>
        {
            switch (ux_dev_info.Device_Type)
 8019628:	7c3b      	ldrb	r3, [r7, #16]
 801962a:	2b03      	cmp	r3, #3
 801962c:	d002      	beq.n	8019634 <usbx_app_thread_entry+0x34>
 801962e:	2b04      	cmp	r3, #4
 8019630:	d00d      	beq.n	801964e <usbx_app_thread_entry+0x4e>
                STM32_LOGI(TAG, "Unsupported USB device");
                lgc_printer_status = 0;
                break;

            default:
                break;
 8019632:	e015      	b.n	8019660 <usbx_app_thread_entry+0x60>
                status = ux_host_class_printer_status_get(printer, &printer_status);
 8019634:	4b0c      	ldr	r3, [pc, #48]	@ (8019668 <usbx_app_thread_entry+0x68>)
 8019636:	681b      	ldr	r3, [r3, #0]
 8019638:	f107 020c 	add.w	r2, r7, #12
 801963c:	4611      	mov	r1, r2
 801963e:	4618      	mov	r0, r3
 8019640:	f7f9 fcc8 	bl	8012fd4 <_ux_host_class_printer_status_get>
 8019644:	6178      	str	r0, [r7, #20]
                lgc_printer_status = 1;
 8019646:	4b09      	ldr	r3, [pc, #36]	@ (801966c <usbx_app_thread_entry+0x6c>)
 8019648:	2201      	movs	r2, #1
 801964a:	701a      	strb	r2, [r3, #0]
                break;
 801964c:	e008      	b.n	8019660 <usbx_app_thread_entry+0x60>
                lgc_printer_status = 0;
 801964e:	4b07      	ldr	r3, [pc, #28]	@ (801966c <usbx_app_thread_entry+0x6c>)
 8019650:	2200      	movs	r2, #0
 8019652:	701a      	strb	r2, [r3, #0]
                break;
 8019654:	e004      	b.n	8019660 <usbx_app_thread_entry+0x60>
            }
        }
        else
        {
            /* clear hid_client local instance */
            printer = NULL;
 8019656:	4b04      	ldr	r3, [pc, #16]	@ (8019668 <usbx_app_thread_entry+0x68>)
 8019658:	2200      	movs	r2, #0
 801965a:	601a      	str	r2, [r3, #0]
 801965c:	e7d6      	b.n	801960c <usbx_app_thread_entry+0xc>
            continue;
 801965e:	bf00      	nop
        if (osReceiveFromQueue(&MsgQueue, &ux_dev_info, INFINITE_DELAY) != TRUE)
 8019660:	e7d4      	b.n	801960c <usbx_app_thread_entry+0xc>
 8019662:	bf00      	nop
 8019664:	20017290 	.word	0x20017290
 8019668:	200172c8 	.word	0x200172c8
 801966c:	200172d0 	.word	0x200172d0

08019670 <ux_host_error_callback>:
        }
    }
}

static VOID ux_host_error_callback(UINT system_level, UINT system_context, UINT error_code)
{
 8019670:	b580      	push	{r7, lr}
 8019672:	b086      	sub	sp, #24
 8019674:	af00      	add	r7, sp, #0
 8019676:	60f8      	str	r0, [r7, #12]
 8019678:	60b9      	str	r1, [r7, #8]
 801967a:	607a      	str	r2, [r7, #4]
    ux_app_devInfotypeDef msg;
    switch (error_code)
 801967c:	687b      	ldr	r3, [r7, #4]
 801967e:	2b44      	cmp	r3, #68	@ 0x44
 8019680:	d003      	beq.n	801968a <ux_host_error_callback+0x1a>
 8019682:	687b      	ldr	r3, [r7, #4]
 8019684:	2b5f      	cmp	r3, #95	@ 0x5f
 8019686:	d00c      	beq.n	80196a2 <ux_host_error_callback+0x32>
        STM32_LOGI(TAG, "USB Device disconnected");
        lgc_printer_status = 0;
        break;

    default:
        break;
 8019688:	e00f      	b.n	80196aa <ux_host_error_callback+0x3a>
        msg.Device_Type = Unknown_Device;
 801968a:	2304      	movs	r3, #4
 801968c:	753b      	strb	r3, [r7, #20]
        msg.Dev_state = Device_connected;
 801968e:	2302      	movs	r3, #2
 8019690:	757b      	strb	r3, [r7, #21]
        osSendToQueue(&MsgQueue, &msg, 0);
 8019692:	f107 0314 	add.w	r3, r7, #20
 8019696:	2200      	movs	r2, #0
 8019698:	4619      	mov	r1, r3
 801969a:	4806      	ldr	r0, [pc, #24]	@ (80196b4 <ux_host_error_callback+0x44>)
 801969c:	f000 fbec 	bl	8019e78 <osSendToQueue>
        break;
 80196a0:	e003      	b.n	80196aa <ux_host_error_callback+0x3a>
        lgc_printer_status = 0;
 80196a2:	4b05      	ldr	r3, [pc, #20]	@ (80196b8 <ux_host_error_callback+0x48>)
 80196a4:	2200      	movs	r2, #0
 80196a6:	701a      	strb	r2, [r3, #0]
        break;
 80196a8:	bf00      	nop
    }
}
 80196aa:	bf00      	nop
 80196ac:	3718      	adds	r7, #24
 80196ae:	46bd      	mov	sp, r7
 80196b0:	bd80      	pop	{r7, pc}
 80196b2:	bf00      	nop
 80196b4:	20017290 	.word	0x20017290
 80196b8:	200172d0 	.word	0x200172d0

080196bc <MX_USB_Host_Init>:

static UINT MX_USB_Host_Init(void)
{
 80196bc:	b580      	push	{r7, lr}
 80196be:	b082      	sub	sp, #8
 80196c0:	af00      	add	r7, sp, #0
    UINT ret = UX_SUCCESS;
 80196c2:	2300      	movs	r3, #0
 80196c4:	607b      	str	r3, [r7, #4]

    /* The code below is required for installing the host portion of USBX. */
    if (ux_host_stack_initialize(ux_host_event_callback) != UX_SUCCESS)
 80196c6:	4815      	ldr	r0, [pc, #84]	@ (801971c <MX_USB_Host_Init+0x60>)
 80196c8:	f7f7 fe24 	bl	8011314 <_ux_host_stack_initialize>
 80196cc:	4603      	mov	r3, r0
 80196ce:	2b00      	cmp	r3, #0
 80196d0:	d001      	beq.n	80196d6 <MX_USB_Host_Init+0x1a>
    {
        return UX_ERROR;
 80196d2:	23ff      	movs	r3, #255	@ 0xff
 80196d4:	e01d      	b.n	8019712 <MX_USB_Host_Init+0x56>
    }
    /* Register printer class. */
    if (ux_host_stack_class_register(_ux_system_host_class_printer_name,
 80196d6:	4912      	ldr	r1, [pc, #72]	@ (8019720 <MX_USB_Host_Init+0x64>)
 80196d8:	4812      	ldr	r0, [pc, #72]	@ (8019724 <MX_USB_Host_Init+0x68>)
 80196da:	f7f6 fff1 	bl	80106c0 <_ux_host_stack_class_register>
 80196de:	4603      	mov	r3, r0
 80196e0:	2b00      	cmp	r3, #0
 80196e2:	d001      	beq.n	80196e8 <MX_USB_Host_Init+0x2c>
                                     _ux_host_class_printer_entry) != UX_SUCCESS)
    {
        return UX_ERROR;
 80196e4:	23ff      	movs	r3, #255	@ 0xff
 80196e6:	e014      	b.n	8019712 <MX_USB_Host_Init+0x56>
    }
    /* Get an instance of the printer class. */

    /* Initialize the LL driver */
    MX_USB_OTG_FS_HCD_Init();
 80196e8:	f7e8 fbae 	bl	8001e48 <MX_USB_OTG_FS_HCD_Init>
    /* Register all the USB host controllers available in this system.  */
    if (ux_host_stack_hcd_register(_ux_system_host_hcd_stm32_name,
 80196ec:	4b0e      	ldr	r3, [pc, #56]	@ (8019728 <MX_USB_Host_Init+0x6c>)
 80196ee:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80196f2:	490e      	ldr	r1, [pc, #56]	@ (801972c <MX_USB_Host_Init+0x70>)
 80196f4:	480e      	ldr	r0, [pc, #56]	@ (8019730 <MX_USB_Host_Init+0x74>)
 80196f6:	f7f7 fd91 	bl	801121c <_ux_host_stack_hcd_register>
 80196fa:	4603      	mov	r3, r0
 80196fc:	2b00      	cmp	r3, #0
 80196fe:	d001      	beq.n	8019704 <MX_USB_Host_Init+0x48>
                                   _ux_hcd_stm32_initialize, USB_OTG_FS_PERIPH_BASE,
                                   (ULONG)&hhcd_USB_OTG_FS) != UX_SUCCESS)
    {
        return UX_ERROR;
 8019700:	23ff      	movs	r3, #255	@ 0xff
 8019702:	e006      	b.n	8019712 <MX_USB_Host_Init+0x56>
    }

    /* Drive vbus */
    USBH_DriverVBUS(USB_VBUS_TRUE);
 8019704:	2001      	movs	r0, #1
 8019706:	f000 f815 	bl	8019734 <USBH_DriverVBUS>

    /* Enable USB Global Interrupt*/
    HAL_HCD_Start(&hhcd_USB_OTG_FS);
 801970a:	4807      	ldr	r0, [pc, #28]	@ (8019728 <MX_USB_Host_Init+0x6c>)
 801970c:	f7ea f88a 	bl	8003824 <HAL_HCD_Start>
    return ret;
 8019710:	687b      	ldr	r3, [r7, #4]
}
 8019712:	4618      	mov	r0, r3
 8019714:	3708      	adds	r7, #8
 8019716:	46bd      	mov	sp, r7
 8019718:	bd80      	pop	{r7, pc}
 801971a:	bf00      	nop
 801971c:	0801974d 	.word	0x0801974d
 8019720:	08012def 	.word	0x08012def
 8019724:	20000010 	.word	0x20000010
 8019728:	200155c0 	.word	0x200155c0
 801972c:	08013a69 	.word	0x08013a69
 8019730:	20000028 	.word	0x20000028

08019734 <USBH_DriverVBUS>:
static void USBH_DriverVBUS(uint8_t state)
{
 8019734:	b580      	push	{r7, lr}
 8019736:	b082      	sub	sp, #8
 8019738:	af00      	add	r7, sp, #0
 801973a:	4603      	mov	r3, r0
 801973c:	71fb      	strb	r3, [r7, #7]
    }
    else
    {
    }

    HAL_Delay(200);
 801973e:	20c8      	movs	r0, #200	@ 0xc8
 8019740:	f7e8 fc92 	bl	8002068 <HAL_Delay>
}
 8019744:	bf00      	nop
 8019746:	3708      	adds	r7, #8
 8019748:	46bd      	mov	sp, r7
 801974a:	bd80      	pop	{r7, pc}

0801974c <ux_host_event_callback>:
static UINT ux_host_event_callback(ULONG event, UX_HOST_CLASS *Current_class, VOID *Current_instance)
{
 801974c:	b590      	push	{r4, r7, lr}
 801974e:	b089      	sub	sp, #36	@ 0x24
 8019750:	af00      	add	r7, sp, #0
 8019752:	60f8      	str	r0, [r7, #12]
 8019754:	60b9      	str	r1, [r7, #8]
 8019756:	607a      	str	r2, [r7, #4]
    UINT status;
    UX_HOST_CLASS *printer_class;
    ux_app_devInfotypeDef msg;
    switch (event)
 8019758:	68fb      	ldr	r3, [r7, #12]
 801975a:	2b81      	cmp	r3, #129	@ 0x81
 801975c:	d061      	beq.n	8019822 <ux_host_event_callback+0xd6>
 801975e:	68fb      	ldr	r3, [r7, #12]
 8019760:	2b81      	cmp	r3, #129	@ 0x81
 8019762:	d860      	bhi.n	8019826 <ux_host_event_callback+0xda>
 8019764:	68fb      	ldr	r3, [r7, #12]
 8019766:	2b5f      	cmp	r3, #95	@ 0x5f
 8019768:	d05f      	beq.n	801982a <ux_host_event_callback+0xde>
 801976a:	68fb      	ldr	r3, [r7, #12]
 801976c:	2b5f      	cmp	r3, #95	@ 0x5f
 801976e:	d85a      	bhi.n	8019826 <ux_host_event_callback+0xda>
 8019770:	68fb      	ldr	r3, [r7, #12]
 8019772:	2b01      	cmp	r3, #1
 8019774:	d003      	beq.n	801977e <ux_host_event_callback+0x32>
 8019776:	68fb      	ldr	r3, [r7, #12]
 8019778:	2b02      	cmp	r3, #2
 801977a:	d046      	beq.n	801980a <ux_host_event_callback+0xbe>
        break;
    case UX_NO_DEVICE_CONNECTED:
        STM32_LOGI(TAG, "Printer disconnected");
        break;
    default:
        break;
 801977c:	e053      	b.n	8019826 <ux_host_event_callback+0xda>
        status = ux_host_stack_class_get(_ux_system_host_class_printer_name, &printer_class);
 801977e:	f107 0318 	add.w	r3, r7, #24
 8019782:	4619      	mov	r1, r3
 8019784:	482e      	ldr	r0, [pc, #184]	@ (8019840 <ux_host_event_callback+0xf4>)
 8019786:	f7f6 fee7 	bl	8010558 <_ux_host_stack_class_get>
 801978a:	61f8      	str	r0, [r7, #28]
        if (status == UX_SUCCESS)
 801978c:	69fb      	ldr	r3, [r7, #28]
 801978e:	2b00      	cmp	r3, #0
 8019790:	d14d      	bne.n	801982e <ux_host_event_callback+0xe2>
            if ((printer_class == Current_class) && (printer == NULL))
 8019792:	69bb      	ldr	r3, [r7, #24]
 8019794:	68ba      	ldr	r2, [r7, #8]
 8019796:	429a      	cmp	r2, r3
 8019798:	d149      	bne.n	801982e <ux_host_event_callback+0xe2>
 801979a:	4b2a      	ldr	r3, [pc, #168]	@ (8019844 <ux_host_event_callback+0xf8>)
 801979c:	681b      	ldr	r3, [r3, #0]
 801979e:	2b00      	cmp	r3, #0
 80197a0:	d145      	bne.n	801982e <ux_host_event_callback+0xe2>
                printer = Current_instance;
 80197a2:	4a28      	ldr	r2, [pc, #160]	@ (8019844 <ux_host_event_callback+0xf8>)
 80197a4:	687b      	ldr	r3, [r7, #4]
 80197a6:	6013      	str	r3, [r2, #0]
                if (printer->ux_host_class_printer_class->ux_host_class_status != (ULONG)UX_HOST_CLASS_INSTANCE_LIVE)
 80197a8:	4b26      	ldr	r3, [pc, #152]	@ (8019844 <ux_host_event_callback+0xf8>)
 80197aa:	681b      	ldr	r3, [r3, #0]
 80197ac:	685b      	ldr	r3, [r3, #4]
 80197ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80197b0:	2b01      	cmp	r3, #1
 80197b2:	d002      	beq.n	80197ba <ux_host_event_callback+0x6e>
                    msg.Device_Type = Unknown_Device;
 80197b4:	2304      	movs	r3, #4
 80197b6:	753b      	strb	r3, [r7, #20]
        break;
 80197b8:	e039      	b.n	801982e <ux_host_event_callback+0xe2>
                else if (ux_utility_memory_compare(printer->ux_host_class_printer_class->ux_host_class_name,
 80197ba:	4b22      	ldr	r3, [pc, #136]	@ (8019844 <ux_host_event_callback+0xf8>)
 80197bc:	681b      	ldr	r3, [r3, #0]
 80197be:	685b      	ldr	r3, [r3, #4]
 80197c0:	461c      	mov	r4, r3
 80197c2:	481f      	ldr	r0, [pc, #124]	@ (8019840 <ux_host_event_callback+0xf4>)
 80197c4:	f7f9 f8e8 	bl	8012998 <_ux_utility_string_length_get>
 80197c8:	4603      	mov	r3, r0
 80197ca:	461a      	mov	r2, r3
 80197cc:	491c      	ldr	r1, [pc, #112]	@ (8019840 <ux_host_event_callback+0xf4>)
 80197ce:	4620      	mov	r0, r4
 80197d0:	f7f8 fe8e 	bl	80124f0 <_ux_utility_memory_compare>
 80197d4:	4603      	mov	r3, r0
 80197d6:	2b00      	cmp	r3, #0
 80197d8:	d10b      	bne.n	80197f2 <ux_host_event_callback+0xa6>
                    msg.Device_Type = Printer_Device;
 80197da:	2303      	movs	r3, #3
 80197dc:	753b      	strb	r3, [r7, #20]
                    msg.Dev_state = Device_connected;
 80197de:	2302      	movs	r3, #2
 80197e0:	757b      	strb	r3, [r7, #21]
                    osSendToQueue(&MsgQueue, &msg, 0);
 80197e2:	f107 0314 	add.w	r3, r7, #20
 80197e6:	2200      	movs	r2, #0
 80197e8:	4619      	mov	r1, r3
 80197ea:	4817      	ldr	r0, [pc, #92]	@ (8019848 <ux_host_event_callback+0xfc>)
 80197ec:	f000 fb44 	bl	8019e78 <osSendToQueue>
        break;
 80197f0:	e01d      	b.n	801982e <ux_host_event_callback+0xe2>
                    msg.Device_Type = Unknown_Device;
 80197f2:	2304      	movs	r3, #4
 80197f4:	753b      	strb	r3, [r7, #20]
                    msg.Dev_state = Device_connected;
 80197f6:	2302      	movs	r3, #2
 80197f8:	757b      	strb	r3, [r7, #21]
                    osSendToQueue(&MsgQueue, &msg, 0);
 80197fa:	f107 0314 	add.w	r3, r7, #20
 80197fe:	2200      	movs	r2, #0
 8019800:	4619      	mov	r1, r3
 8019802:	4811      	ldr	r0, [pc, #68]	@ (8019848 <ux_host_event_callback+0xfc>)
 8019804:	f000 fb38 	bl	8019e78 <osSendToQueue>
        break;
 8019808:	e011      	b.n	801982e <ux_host_event_callback+0xe2>
        if (Current_instance == printer)
 801980a:	4b0e      	ldr	r3, [pc, #56]	@ (8019844 <ux_host_event_callback+0xf8>)
 801980c:	681b      	ldr	r3, [r3, #0]
 801980e:	687a      	ldr	r2, [r7, #4]
 8019810:	429a      	cmp	r2, r3
 8019812:	d10e      	bne.n	8019832 <ux_host_event_callback+0xe6>
            printer = NULL;
 8019814:	4b0b      	ldr	r3, [pc, #44]	@ (8019844 <ux_host_event_callback+0xf8>)
 8019816:	2200      	movs	r2, #0
 8019818:	601a      	str	r2, [r3, #0]
            lgc_printer_status = 0;
 801981a:	4b0c      	ldr	r3, [pc, #48]	@ (801984c <ux_host_event_callback+0x100>)
 801981c:	2200      	movs	r2, #0
 801981e:	701a      	strb	r2, [r3, #0]
        break;
 8019820:	e007      	b.n	8019832 <ux_host_event_callback+0xe6>
        break;
 8019822:	bf00      	nop
 8019824:	e006      	b.n	8019834 <ux_host_event_callback+0xe8>
        break;
 8019826:	bf00      	nop
 8019828:	e004      	b.n	8019834 <ux_host_event_callback+0xe8>
        break;
 801982a:	bf00      	nop
 801982c:	e002      	b.n	8019834 <ux_host_event_callback+0xe8>
        break;
 801982e:	bf00      	nop
 8019830:	e000      	b.n	8019834 <ux_host_event_callback+0xe8>
        break;
 8019832:	bf00      	nop
    }

    return (UINT)UX_SUCCESS;
 8019834:	2300      	movs	r3, #0
}
 8019836:	4618      	mov	r0, r3
 8019838:	3724      	adds	r7, #36	@ 0x24
 801983a:	46bd      	mov	sp, r7
 801983c:	bd90      	pop	{r4, r7, pc}
 801983e:	bf00      	nop
 8019840:	20000010 	.word	0x20000010
 8019844:	200172c8 	.word	0x200172c8
 8019848:	20017290 	.word	0x20017290
 801984c:	200172d0 	.word	0x200172d0

08019850 <lgc_module_rtc_init>:
/* ============================================================================
 * PUBLIC FUNCTION DEFINITIONS
 * ============================================================================ */

error_t lgc_module_rtc_init(const RTC_Config_t *config)
{
 8019850:	b580      	push	{r7, lr}
 8019852:	b084      	sub	sp, #16
 8019854:	af00      	add	r7, sp, #0
 8019856:	6078      	str	r0, [r7, #4]
    if (s_initialized)
 8019858:	4b15      	ldr	r3, [pc, #84]	@ (80198b0 <lgc_module_rtc_init+0x60>)
 801985a:	781b      	ldrb	r3, [r3, #0]
 801985c:	2b00      	cmp	r3, #0
 801985e:	d001      	beq.n	8019864 <lgc_module_rtc_init+0x14>
    {
        return NO_ERROR; // Already initialized
 8019860:	2300      	movs	r3, #0
 8019862:	e020      	b.n	80198a6 <lgc_module_rtc_init+0x56>
    }

    // Create mutex for thread-safe access
    if (osCreateMutex(&s_mutex) != TRUE)
 8019864:	4813      	ldr	r0, [pc, #76]	@ (80198b4 <lgc_module_rtc_init+0x64>)
 8019866:	f000 fa91 	bl	8019d8c <osCreateMutex>
 801986a:	4603      	mov	r3, r0
 801986c:	2b01      	cmp	r3, #1
 801986e:	d001      	beq.n	8019874 <lgc_module_rtc_init+0x24>
    {
        return ERROR_FAILURE;
 8019870:	2301      	movs	r3, #1
 8019872:	e018      	b.n	80198a6 <lgc_module_rtc_init+0x56>
    }

    // Set initial date/time if requested
    if (config != NULL && config->use_initial_datetime)
 8019874:	687b      	ldr	r3, [r7, #4]
 8019876:	2b00      	cmp	r3, #0
 8019878:	d011      	beq.n	801989e <lgc_module_rtc_init+0x4e>
 801987a:	687b      	ldr	r3, [r7, #4]
 801987c:	7a1b      	ldrb	r3, [r3, #8]
 801987e:	2b00      	cmp	r3, #0
 8019880:	d00d      	beq.n	801989e <lgc_module_rtc_init+0x4e>
    {
        error_t err = lgc_module_rtc_set(&config->initial_datetime);
 8019882:	687b      	ldr	r3, [r7, #4]
 8019884:	4618      	mov	r0, r3
 8019886:	f000 f817 	bl	80198b8 <lgc_module_rtc_set>
 801988a:	4603      	mov	r3, r0
 801988c:	81fb      	strh	r3, [r7, #14]
        if (err != NO_ERROR)
 801988e:	89fb      	ldrh	r3, [r7, #14]
 8019890:	2b00      	cmp	r3, #0
 8019892:	d004      	beq.n	801989e <lgc_module_rtc_init+0x4e>
        {
            osDeleteMutex(&s_mutex);
 8019894:	4807      	ldr	r0, [pc, #28]	@ (80198b4 <lgc_module_rtc_init+0x64>)
 8019896:	f000 fa91 	bl	8019dbc <osDeleteMutex>
            return err;
 801989a:	89fb      	ldrh	r3, [r7, #14]
 801989c:	e003      	b.n	80198a6 <lgc_module_rtc_init+0x56>
        }
    }

    s_initialized = true;
 801989e:	4b04      	ldr	r3, [pc, #16]	@ (80198b0 <lgc_module_rtc_init+0x60>)
 80198a0:	2201      	movs	r2, #1
 80198a2:	701a      	strb	r2, [r3, #0]
    return NO_ERROR;
 80198a4:	2300      	movs	r3, #0
}
 80198a6:	4618      	mov	r0, r3
 80198a8:	3710      	adds	r7, #16
 80198aa:	46bd      	mov	sp, r7
 80198ac:	bd80      	pop	{r7, pc}
 80198ae:	bf00      	nop
 80198b0:	200172d1 	.word	0x200172d1
 80198b4:	200172d4 	.word	0x200172d4

080198b8 <lgc_module_rtc_set>:

error_t lgc_module_rtc_set(const RTC_DateTime_t *datetime)
{
 80198b8:	b580      	push	{r7, lr}
 80198ba:	b08a      	sub	sp, #40	@ 0x28
 80198bc:	af00      	add	r7, sp, #0
 80198be:	6078      	str	r0, [r7, #4]
    if (!s_initialized)
 80198c0:	4b33      	ldr	r3, [pc, #204]	@ (8019990 <lgc_module_rtc_set+0xd8>)
 80198c2:	781b      	ldrb	r3, [r3, #0]
 80198c4:	f083 0301 	eor.w	r3, r3, #1
 80198c8:	b2db      	uxtb	r3, r3
 80198ca:	2b00      	cmp	r3, #0
 80198cc:	d001      	beq.n	80198d2 <lgc_module_rtc_set+0x1a>
    {
        return ERROR_FAILURE;
 80198ce:	2301      	movs	r3, #1
 80198d0:	e059      	b.n	8019986 <lgc_module_rtc_set+0xce>
    }

    if (datetime == NULL)
 80198d2:	687b      	ldr	r3, [r7, #4]
 80198d4:	2b00      	cmp	r3, #0
 80198d6:	d101      	bne.n	80198dc <lgc_module_rtc_set+0x24>
    {
        return ERROR_INVALID_PARAMETER;
 80198d8:	2302      	movs	r3, #2
 80198da:	e054      	b.n	8019986 <lgc_module_rtc_set+0xce>
    }

    // Validate datetime values
    error_t err = lgc_rtc_validate_datetime(datetime);
 80198dc:	6878      	ldr	r0, [r7, #4]
 80198de:	f000 f8c1 	bl	8019a64 <lgc_rtc_validate_datetime>
 80198e2:	4603      	mov	r3, r0
 80198e4:	84fb      	strh	r3, [r7, #38]	@ 0x26
    if (err != NO_ERROR)
 80198e6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80198e8:	2b00      	cmp	r3, #0
 80198ea:	d001      	beq.n	80198f0 <lgc_module_rtc_set+0x38>
    {
        return err;
 80198ec:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80198ee:	e04a      	b.n	8019986 <lgc_module_rtc_set+0xce>
    }

    // Acquire mutex for thread-safe access
    osAcquireMutex(&s_mutex);
 80198f0:	4828      	ldr	r0, [pc, #160]	@ (8019994 <lgc_module_rtc_set+0xdc>)
 80198f2:	f000 fa75 	bl	8019de0 <osAcquireMutex>

    RTC_TimeTypeDef sTime = {0};
 80198f6:	f107 0310 	add.w	r3, r7, #16
 80198fa:	2200      	movs	r2, #0
 80198fc:	601a      	str	r2, [r3, #0]
 80198fe:	605a      	str	r2, [r3, #4]
 8019900:	609a      	str	r2, [r3, #8]
 8019902:	60da      	str	r2, [r3, #12]
 8019904:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 8019906:	2300      	movs	r3, #0
 8019908:	60fb      	str	r3, [r7, #12]

    // Configure time
    sTime.Hours = datetime->hours;
 801990a:	687b      	ldr	r3, [r7, #4]
 801990c:	795b      	ldrb	r3, [r3, #5]
 801990e:	743b      	strb	r3, [r7, #16]
    sTime.Minutes = datetime->minutes;
 8019910:	687b      	ldr	r3, [r7, #4]
 8019912:	799b      	ldrb	r3, [r3, #6]
 8019914:	747b      	strb	r3, [r7, #17]
    sTime.Seconds = datetime->seconds;
 8019916:	687b      	ldr	r3, [r7, #4]
 8019918:	79db      	ldrb	r3, [r3, #7]
 801991a:	74bb      	strb	r3, [r7, #18]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 801991c:	2300      	movs	r3, #0
 801991e:	61fb      	str	r3, [r7, #28]
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8019920:	2300      	movs	r3, #0
 8019922:	623b      	str	r3, [r7, #32]

    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8019924:	f107 0310 	add.w	r3, r7, #16
 8019928:	2200      	movs	r2, #0
 801992a:	4619      	mov	r1, r3
 801992c:	481a      	ldr	r0, [pc, #104]	@ (8019998 <lgc_module_rtc_set+0xe0>)
 801992e:	f7ed ffa4 	bl	800787a <HAL_RTC_SetTime>
 8019932:	4603      	mov	r3, r0
 8019934:	2b00      	cmp	r3, #0
 8019936:	d004      	beq.n	8019942 <lgc_module_rtc_set+0x8a>
    {
        osReleaseMutex(&s_mutex);
 8019938:	4816      	ldr	r0, [pc, #88]	@ (8019994 <lgc_module_rtc_set+0xdc>)
 801993a:	f000 fa5e 	bl	8019dfa <osReleaseMutex>
        return ERROR_FAILURE;
 801993e:	2301      	movs	r3, #1
 8019940:	e021      	b.n	8019986 <lgc_module_rtc_set+0xce>
    }

    // Configure date
    sDate.WeekDay = datetime->weekday;
 8019942:	687b      	ldr	r3, [r7, #4]
 8019944:	791b      	ldrb	r3, [r3, #4]
 8019946:	733b      	strb	r3, [r7, #12]
    sDate.Month = datetime->month;
 8019948:	687b      	ldr	r3, [r7, #4]
 801994a:	789b      	ldrb	r3, [r3, #2]
 801994c:	737b      	strb	r3, [r7, #13]
    sDate.Date = datetime->day;
 801994e:	687b      	ldr	r3, [r7, #4]
 8019950:	78db      	ldrb	r3, [r3, #3]
 8019952:	73bb      	strb	r3, [r7, #14]
    sDate.Year = datetime->year - RTC_BASE_YEAR; // HAL uses offset from 2000
 8019954:	687b      	ldr	r3, [r7, #4]
 8019956:	881b      	ldrh	r3, [r3, #0]
 8019958:	b2db      	uxtb	r3, r3
 801995a:	3330      	adds	r3, #48	@ 0x30
 801995c:	b2db      	uxtb	r3, r3
 801995e:	73fb      	strb	r3, [r7, #15]

    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8019960:	f107 030c 	add.w	r3, r7, #12
 8019964:	2200      	movs	r2, #0
 8019966:	4619      	mov	r1, r3
 8019968:	480b      	ldr	r0, [pc, #44]	@ (8019998 <lgc_module_rtc_set+0xe0>)
 801996a:	f7ee f87e 	bl	8007a6a <HAL_RTC_SetDate>
 801996e:	4603      	mov	r3, r0
 8019970:	2b00      	cmp	r3, #0
 8019972:	d004      	beq.n	801997e <lgc_module_rtc_set+0xc6>
    {
        osReleaseMutex(&s_mutex);
 8019974:	4807      	ldr	r0, [pc, #28]	@ (8019994 <lgc_module_rtc_set+0xdc>)
 8019976:	f000 fa40 	bl	8019dfa <osReleaseMutex>
        return ERROR_FAILURE;
 801997a:	2301      	movs	r3, #1
 801997c:	e003      	b.n	8019986 <lgc_module_rtc_set+0xce>
    }

    osReleaseMutex(&s_mutex);
 801997e:	4805      	ldr	r0, [pc, #20]	@ (8019994 <lgc_module_rtc_set+0xdc>)
 8019980:	f000 fa3b 	bl	8019dfa <osReleaseMutex>
    return NO_ERROR;
 8019984:	2300      	movs	r3, #0
}
 8019986:	4618      	mov	r0, r3
 8019988:	3728      	adds	r7, #40	@ 0x28
 801998a:	46bd      	mov	sp, r7
 801998c:	bd80      	pop	{r7, pc}
 801998e:	bf00      	nop
 8019990:	200172d1 	.word	0x200172d1
 8019994:	200172d4 	.word	0x200172d4
 8019998:	20015204 	.word	0x20015204

0801999c <lgc_module_rtc_get>:

error_t lgc_module_rtc_get(RTC_DateTime_t *datetime)
{
 801999c:	b580      	push	{r7, lr}
 801999e:	b088      	sub	sp, #32
 80199a0:	af00      	add	r7, sp, #0
 80199a2:	6078      	str	r0, [r7, #4]
    if (!s_initialized)
 80199a4:	4b2c      	ldr	r3, [pc, #176]	@ (8019a58 <lgc_module_rtc_get+0xbc>)
 80199a6:	781b      	ldrb	r3, [r3, #0]
 80199a8:	f083 0301 	eor.w	r3, r3, #1
 80199ac:	b2db      	uxtb	r3, r3
 80199ae:	2b00      	cmp	r3, #0
 80199b0:	d001      	beq.n	80199b6 <lgc_module_rtc_get+0x1a>
    {
        return ERROR_FAILURE;
 80199b2:	2301      	movs	r3, #1
 80199b4:	e04b      	b.n	8019a4e <lgc_module_rtc_get+0xb2>
    }

    if (datetime == NULL)
 80199b6:	687b      	ldr	r3, [r7, #4]
 80199b8:	2b00      	cmp	r3, #0
 80199ba:	d101      	bne.n	80199c0 <lgc_module_rtc_get+0x24>
    {
        return ERROR_INVALID_PARAMETER;
 80199bc:	2302      	movs	r3, #2
 80199be:	e046      	b.n	8019a4e <lgc_module_rtc_get+0xb2>
    }

    // Acquire mutex for thread-safe access
    osAcquireMutex(&s_mutex);
 80199c0:	4826      	ldr	r0, [pc, #152]	@ (8019a5c <lgc_module_rtc_get+0xc0>)
 80199c2:	f000 fa0d 	bl	8019de0 <osAcquireMutex>

    RTC_TimeTypeDef sTime = {0};
 80199c6:	f107 030c 	add.w	r3, r7, #12
 80199ca:	2200      	movs	r2, #0
 80199cc:	601a      	str	r2, [r3, #0]
 80199ce:	605a      	str	r2, [r3, #4]
 80199d0:	609a      	str	r2, [r3, #8]
 80199d2:	60da      	str	r2, [r3, #12]
 80199d4:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 80199d6:	2300      	movs	r3, #0
 80199d8:	60bb      	str	r3, [r7, #8]

    // Get current time
    if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80199da:	f107 030c 	add.w	r3, r7, #12
 80199de:	2200      	movs	r2, #0
 80199e0:	4619      	mov	r1, r3
 80199e2:	481f      	ldr	r0, [pc, #124]	@ (8019a60 <lgc_module_rtc_get+0xc4>)
 80199e4:	f7ed ffe3 	bl	80079ae <HAL_RTC_GetTime>
 80199e8:	4603      	mov	r3, r0
 80199ea:	2b00      	cmp	r3, #0
 80199ec:	d004      	beq.n	80199f8 <lgc_module_rtc_get+0x5c>
    {
        osReleaseMutex(&s_mutex);
 80199ee:	481b      	ldr	r0, [pc, #108]	@ (8019a5c <lgc_module_rtc_get+0xc0>)
 80199f0:	f000 fa03 	bl	8019dfa <osReleaseMutex>
        return ERROR_FAILURE;
 80199f4:	2301      	movs	r3, #1
 80199f6:	e02a      	b.n	8019a4e <lgc_module_rtc_get+0xb2>
    }

    // Get current date (must be called after GetTime to unlock shadow registers)
    if (HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80199f8:	f107 0308 	add.w	r3, r7, #8
 80199fc:	2200      	movs	r2, #0
 80199fe:	4619      	mov	r1, r3
 8019a00:	4817      	ldr	r0, [pc, #92]	@ (8019a60 <lgc_module_rtc_get+0xc4>)
 8019a02:	f7ee f8b6 	bl	8007b72 <HAL_RTC_GetDate>
 8019a06:	4603      	mov	r3, r0
 8019a08:	2b00      	cmp	r3, #0
 8019a0a:	d004      	beq.n	8019a16 <lgc_module_rtc_get+0x7a>
    {
        osReleaseMutex(&s_mutex);
 8019a0c:	4813      	ldr	r0, [pc, #76]	@ (8019a5c <lgc_module_rtc_get+0xc0>)
 8019a0e:	f000 f9f4 	bl	8019dfa <osReleaseMutex>
        return ERROR_FAILURE;
 8019a12:	2301      	movs	r3, #1
 8019a14:	e01b      	b.n	8019a4e <lgc_module_rtc_get+0xb2>
    }

    // Populate output structure
    datetime->hours = sTime.Hours;
 8019a16:	7b3a      	ldrb	r2, [r7, #12]
 8019a18:	687b      	ldr	r3, [r7, #4]
 8019a1a:	715a      	strb	r2, [r3, #5]
    datetime->minutes = sTime.Minutes;
 8019a1c:	7b7a      	ldrb	r2, [r7, #13]
 8019a1e:	687b      	ldr	r3, [r7, #4]
 8019a20:	719a      	strb	r2, [r3, #6]
    datetime->seconds = sTime.Seconds;
 8019a22:	7bba      	ldrb	r2, [r7, #14]
 8019a24:	687b      	ldr	r3, [r7, #4]
 8019a26:	71da      	strb	r2, [r3, #7]
    datetime->weekday = sDate.WeekDay;
 8019a28:	7a3a      	ldrb	r2, [r7, #8]
 8019a2a:	687b      	ldr	r3, [r7, #4]
 8019a2c:	711a      	strb	r2, [r3, #4]
    datetime->month = sDate.Month;
 8019a2e:	7a7a      	ldrb	r2, [r7, #9]
 8019a30:	687b      	ldr	r3, [r7, #4]
 8019a32:	709a      	strb	r2, [r3, #2]
    datetime->day = sDate.Date;
 8019a34:	7aba      	ldrb	r2, [r7, #10]
 8019a36:	687b      	ldr	r3, [r7, #4]
 8019a38:	70da      	strb	r2, [r3, #3]
    datetime->year = sDate.Year + RTC_BASE_YEAR; // Convert to absolute year
 8019a3a:	7afb      	ldrb	r3, [r7, #11]
 8019a3c:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8019a40:	b29a      	uxth	r2, r3
 8019a42:	687b      	ldr	r3, [r7, #4]
 8019a44:	801a      	strh	r2, [r3, #0]

    osReleaseMutex(&s_mutex);
 8019a46:	4805      	ldr	r0, [pc, #20]	@ (8019a5c <lgc_module_rtc_get+0xc0>)
 8019a48:	f000 f9d7 	bl	8019dfa <osReleaseMutex>
    return NO_ERROR;
 8019a4c:	2300      	movs	r3, #0
}
 8019a4e:	4618      	mov	r0, r3
 8019a50:	3720      	adds	r7, #32
 8019a52:	46bd      	mov	sp, r7
 8019a54:	bd80      	pop	{r7, pc}
 8019a56:	bf00      	nop
 8019a58:	200172d1 	.word	0x200172d1
 8019a5c:	200172d4 	.word	0x200172d4
 8019a60:	20015204 	.word	0x20015204

08019a64 <lgc_rtc_validate_datetime>:
 * @brief Validate datetime structure values
 * @param datetime Datetime to validate
 * @return error_t NO_ERROR if valid, ERROR_INVALID_PARAMETER otherwise
 */
static error_t lgc_rtc_validate_datetime(const RTC_DateTime_t *datetime)
{
 8019a64:	b480      	push	{r7}
 8019a66:	b083      	sub	sp, #12
 8019a68:	af00      	add	r7, sp, #0
 8019a6a:	6078      	str	r0, [r7, #4]
    // Validate year (2000-2099)
    if (datetime->year < 2000 || datetime->year > 2099)
 8019a6c:	687b      	ldr	r3, [r7, #4]
 8019a6e:	881b      	ldrh	r3, [r3, #0]
 8019a70:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8019a74:	d305      	bcc.n	8019a82 <lgc_rtc_validate_datetime+0x1e>
 8019a76:	687b      	ldr	r3, [r7, #4]
 8019a78:	881b      	ldrh	r3, [r3, #0]
 8019a7a:	f640 0233 	movw	r2, #2099	@ 0x833
 8019a7e:	4293      	cmp	r3, r2
 8019a80:	d901      	bls.n	8019a86 <lgc_rtc_validate_datetime+0x22>
    {
        return ERROR_INVALID_PARAMETER;
 8019a82:	2302      	movs	r3, #2
 8019a84:	e030      	b.n	8019ae8 <lgc_rtc_validate_datetime+0x84>
    }

    // Validate month (1-12)
    if (datetime->month < 1 || datetime->month > 12)
 8019a86:	687b      	ldr	r3, [r7, #4]
 8019a88:	789b      	ldrb	r3, [r3, #2]
 8019a8a:	2b00      	cmp	r3, #0
 8019a8c:	d003      	beq.n	8019a96 <lgc_rtc_validate_datetime+0x32>
 8019a8e:	687b      	ldr	r3, [r7, #4]
 8019a90:	789b      	ldrb	r3, [r3, #2]
 8019a92:	2b0c      	cmp	r3, #12
 8019a94:	d901      	bls.n	8019a9a <lgc_rtc_validate_datetime+0x36>
    {
        return ERROR_INVALID_PARAMETER;
 8019a96:	2302      	movs	r3, #2
 8019a98:	e026      	b.n	8019ae8 <lgc_rtc_validate_datetime+0x84>
    }

    // Validate day (1-31)
    if (datetime->day < 1 || datetime->day > 31)
 8019a9a:	687b      	ldr	r3, [r7, #4]
 8019a9c:	78db      	ldrb	r3, [r3, #3]
 8019a9e:	2b00      	cmp	r3, #0
 8019aa0:	d003      	beq.n	8019aaa <lgc_rtc_validate_datetime+0x46>
 8019aa2:	687b      	ldr	r3, [r7, #4]
 8019aa4:	78db      	ldrb	r3, [r3, #3]
 8019aa6:	2b1f      	cmp	r3, #31
 8019aa8:	d901      	bls.n	8019aae <lgc_rtc_validate_datetime+0x4a>
    {
        return ERROR_INVALID_PARAMETER;
 8019aaa:	2302      	movs	r3, #2
 8019aac:	e01c      	b.n	8019ae8 <lgc_rtc_validate_datetime+0x84>
    }

    // Validate weekday (1-7)
    if (datetime->weekday < 1 || datetime->weekday > 7)
 8019aae:	687b      	ldr	r3, [r7, #4]
 8019ab0:	791b      	ldrb	r3, [r3, #4]
 8019ab2:	2b00      	cmp	r3, #0
 8019ab4:	d003      	beq.n	8019abe <lgc_rtc_validate_datetime+0x5a>
 8019ab6:	687b      	ldr	r3, [r7, #4]
 8019ab8:	791b      	ldrb	r3, [r3, #4]
 8019aba:	2b07      	cmp	r3, #7
 8019abc:	d901      	bls.n	8019ac2 <lgc_rtc_validate_datetime+0x5e>
    {
        return ERROR_INVALID_PARAMETER;
 8019abe:	2302      	movs	r3, #2
 8019ac0:	e012      	b.n	8019ae8 <lgc_rtc_validate_datetime+0x84>
    }

    // Validate hours (0-23)
    if (datetime->hours > 23)
 8019ac2:	687b      	ldr	r3, [r7, #4]
 8019ac4:	795b      	ldrb	r3, [r3, #5]
 8019ac6:	2b17      	cmp	r3, #23
 8019ac8:	d901      	bls.n	8019ace <lgc_rtc_validate_datetime+0x6a>
    {
        return ERROR_INVALID_PARAMETER;
 8019aca:	2302      	movs	r3, #2
 8019acc:	e00c      	b.n	8019ae8 <lgc_rtc_validate_datetime+0x84>
    }

    // Validate minutes (0-59)
    if (datetime->minutes > 59)
 8019ace:	687b      	ldr	r3, [r7, #4]
 8019ad0:	799b      	ldrb	r3, [r3, #6]
 8019ad2:	2b3b      	cmp	r3, #59	@ 0x3b
 8019ad4:	d901      	bls.n	8019ada <lgc_rtc_validate_datetime+0x76>
    {
        return ERROR_INVALID_PARAMETER;
 8019ad6:	2302      	movs	r3, #2
 8019ad8:	e006      	b.n	8019ae8 <lgc_rtc_validate_datetime+0x84>
    }

    // Validate seconds (0-59)
    if (datetime->seconds > 59)
 8019ada:	687b      	ldr	r3, [r7, #4]
 8019adc:	79db      	ldrb	r3, [r3, #7]
 8019ade:	2b3b      	cmp	r3, #59	@ 0x3b
 8019ae0:	d901      	bls.n	8019ae6 <lgc_rtc_validate_datetime+0x82>
    {
        return ERROR_INVALID_PARAMETER;
 8019ae2:	2302      	movs	r3, #2
 8019ae4:	e000      	b.n	8019ae8 <lgc_rtc_validate_datetime+0x84>
    }

    return NO_ERROR;
 8019ae6:	2300      	movs	r3, #0
}
 8019ae8:	4618      	mov	r0, r3
 8019aea:	370c      	adds	r7, #12
 8019aec:	46bd      	mov	sp, r7
 8019aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019af2:	4770      	bx	lr

08019af4 <osCreateTask>:
 * @return Task identifier referencing the newly created task
 **/

OsTaskId osCreateTask(const char_t *name, OsTaskCode taskCode, void *arg,
		OsTaskParameters *params)
{
 8019af4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019af6:	b08f      	sub	sp, #60	@ 0x3c
 8019af8:	af08      	add	r7, sp, #32
 8019afa:	60f8      	str	r0, [r7, #12]
 8019afc:	60b9      	str	r1, [r7, #8]
 8019afe:	607a      	str	r2, [r7, #4]
 8019b00:	603b      	str	r3, [r7, #0]
	UINT status;
	OsTaskId taskId;

    if (!params || !taskCode || params->stackSize == 0)
 8019b02:	683b      	ldr	r3, [r7, #0]
 8019b04:	2b00      	cmp	r3, #0
 8019b06:	d006      	beq.n	8019b16 <osCreateTask+0x22>
 8019b08:	68bb      	ldr	r3, [r7, #8]
 8019b0a:	2b00      	cmp	r3, #0
 8019b0c:	d003      	beq.n	8019b16 <osCreateTask+0x22>
 8019b0e:	683b      	ldr	r3, [r7, #0]
 8019b10:	689b      	ldr	r3, [r3, #8]
 8019b12:	2b00      	cmp	r3, #0
 8019b14:	d101      	bne.n	8019b1a <osCreateTask+0x26>
    {
        return OS_INVALID_TASK_ID;
 8019b16:	2300      	movs	r3, #0
 8019b18:	e048      	b.n	8019bac <osCreateTask+0xb8>
    }

	//allocate memory
	if(params->tcb == NULL){
 8019b1a:	683b      	ldr	r3, [r7, #0]
 8019b1c:	681b      	ldr	r3, [r3, #0]
 8019b1e:	2b00      	cmp	r3, #0
 8019b20:	d105      	bne.n	8019b2e <osCreateTask+0x3a>
		params->tcb  = (TX_THREAD *)osAllocMem(sizeof(TX_THREAD));
 8019b22:	20b0      	movs	r0, #176	@ 0xb0
 8019b24:	f7fb fc6c 	bl	8015400 <osAllocMem>
 8019b28:	4602      	mov	r2, r0
 8019b2a:	683b      	ldr	r3, [r7, #0]
 8019b2c:	601a      	str	r2, [r3, #0]
	}
	if(params->stack == NULL){
 8019b2e:	683b      	ldr	r3, [r7, #0]
 8019b30:	685b      	ldr	r3, [r3, #4]
 8019b32:	2b00      	cmp	r3, #0
 8019b34:	d108      	bne.n	8019b48 <osCreateTask+0x54>
		params->stack = (uint32_t *)osAllocMem( params->stackSize * sizeof(uint32_t));
 8019b36:	683b      	ldr	r3, [r7, #0]
 8019b38:	689b      	ldr	r3, [r3, #8]
 8019b3a:	009b      	lsls	r3, r3, #2
 8019b3c:	4618      	mov	r0, r3
 8019b3e:	f7fb fc5f 	bl	8015400 <osAllocMem>
 8019b42:	4602      	mov	r2, r0
 8019b44:	683b      	ldr	r3, [r7, #0]
 8019b46:	605a      	str	r2, [r3, #4]
	}
	//Check parameters
	if(params->tcb != NULL && params->stack != NULL)
 8019b48:	683b      	ldr	r3, [r7, #0]
 8019b4a:	681b      	ldr	r3, [r3, #0]
 8019b4c:	2b00      	cmp	r3, #0
 8019b4e:	d02a      	beq.n	8019ba6 <osCreateTask+0xb2>
 8019b50:	683b      	ldr	r3, [r7, #0]
 8019b52:	685b      	ldr	r3, [r3, #4]
 8019b54:	2b00      	cmp	r3, #0
 8019b56:	d026      	beq.n	8019ba6 <osCreateTask+0xb2>
	{
		//Create a new task
		status = tx_thread_create(params->tcb, (CHAR *) name,
 8019b58:	683b      	ldr	r3, [r7, #0]
 8019b5a:	681c      	ldr	r4, [r3, #0]
 8019b5c:	687d      	ldr	r5, [r7, #4]
 8019b5e:	683b      	ldr	r3, [r7, #0]
 8019b60:	685b      	ldr	r3, [r3, #4]
 8019b62:	683a      	ldr	r2, [r7, #0]
 8019b64:	6892      	ldr	r2, [r2, #8]
 8019b66:	0092      	lsls	r2, r2, #2
 8019b68:	6839      	ldr	r1, [r7, #0]
 8019b6a:	68c9      	ldr	r1, [r1, #12]
 8019b6c:	6838      	ldr	r0, [r7, #0]
 8019b6e:	68c0      	ldr	r0, [r0, #12]
 8019b70:	26b0      	movs	r6, #176	@ 0xb0
 8019b72:	9606      	str	r6, [sp, #24]
 8019b74:	2601      	movs	r6, #1
 8019b76:	9605      	str	r6, [sp, #20]
 8019b78:	2601      	movs	r6, #1
 8019b7a:	9604      	str	r6, [sp, #16]
 8019b7c:	9003      	str	r0, [sp, #12]
 8019b7e:	9102      	str	r1, [sp, #8]
 8019b80:	9201      	str	r2, [sp, #4]
 8019b82:	9300      	str	r3, [sp, #0]
 8019b84:	462b      	mov	r3, r5
 8019b86:	68ba      	ldr	r2, [r7, #8]
 8019b88:	68f9      	ldr	r1, [r7, #12]
 8019b8a:	4620      	mov	r0, r4
 8019b8c:	f7f6 f81a 	bl	800fbc4 <_txe_thread_create>
 8019b90:	6138      	str	r0, [r7, #16]
				(OsTaskFunction) taskCode, (ULONG) arg, params->stack,
				params->stackSize * sizeof(uint32_t), params->priority,
				params->priority, 1, TX_AUTO_START);

		//Check whether the task was successfully created
		if(status == TX_SUCCESS)
 8019b92:	693b      	ldr	r3, [r7, #16]
 8019b94:	2b00      	cmp	r3, #0
 8019b96:	d103      	bne.n	8019ba0 <osCreateTask+0xac>
		{
			taskId = (OsTaskId) params->tcb;
 8019b98:	683b      	ldr	r3, [r7, #0]
 8019b9a:	681b      	ldr	r3, [r3, #0]
 8019b9c:	617b      	str	r3, [r7, #20]
		if(status == TX_SUCCESS)
 8019b9e:	e004      	b.n	8019baa <osCreateTask+0xb6>
		}
		else
		{
			taskId = OS_INVALID_TASK_ID;
 8019ba0:	2300      	movs	r3, #0
 8019ba2:	617b      	str	r3, [r7, #20]
		if(status == TX_SUCCESS)
 8019ba4:	e001      	b.n	8019baa <osCreateTask+0xb6>
		}
	}
	else
	{
		//Invalid parameters
		taskId = OS_INVALID_TASK_ID;
 8019ba6:	2300      	movs	r3, #0
 8019ba8:	617b      	str	r3, [r7, #20]
	}

	//Return the handle referencing the newly created thread
	return taskId;
 8019baa:	697b      	ldr	r3, [r7, #20]
}
 8019bac:	4618      	mov	r0, r3
 8019bae:	371c      	adds	r7, #28
 8019bb0:	46bd      	mov	sp, r7
 8019bb2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08019bb4 <osDelayTask>:
 * @brief Delay routine
 * @param[in] delay Amount of time for which the calling task should block
 **/

void osDelayTask(systime_t delay)
{
 8019bb4:	b580      	push	{r7, lr}
 8019bb6:	b082      	sub	sp, #8
 8019bb8:	af00      	add	r7, sp, #0
 8019bba:	6078      	str	r0, [r7, #4]
	//Delay the task for the specified duration
	tx_thread_sleep(OS_MS_TO_SYSTICKS(delay));
 8019bbc:	687b      	ldr	r3, [r7, #4]
 8019bbe:	2264      	movs	r2, #100	@ 0x64
 8019bc0:	fb02 f303 	mul.w	r3, r2, r3
 8019bc4:	4a05      	ldr	r2, [pc, #20]	@ (8019bdc <osDelayTask+0x28>)
 8019bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8019bca:	099b      	lsrs	r3, r3, #6
 8019bcc:	4618      	mov	r0, r3
 8019bce:	f7f4 fa77 	bl	800e0c0 <_tx_thread_sleep>
}
 8019bd2:	bf00      	nop
 8019bd4:	3708      	adds	r7, #8
 8019bd6:	46bd      	mov	sp, r7
 8019bd8:	bd80      	pop	{r7, pc}
 8019bda:	bf00      	nop
 8019bdc:	10624dd3 	.word	0x10624dd3

08019be0 <osCreateEvent>:
 * @return The function returns TRUE if the event object was successfully
 *   created. Otherwise, FALSE is returned
 **/

bool_t osCreateEvent(OsEvent *event)
{
 8019be0:	b580      	push	{r7, lr}
 8019be2:	b082      	sub	sp, #8
 8019be4:	af00      	add	r7, sp, #0
 8019be6:	6078      	str	r0, [r7, #4]
	return osCreateEventEx(event);
 8019be8:	6878      	ldr	r0, [r7, #4]
 8019bea:	f000 f805 	bl	8019bf8 <osCreateEventEx>
 8019bee:	4603      	mov	r3, r0
}
 8019bf0:	4618      	mov	r0, r3
 8019bf2:	3708      	adds	r7, #8
 8019bf4:	46bd      	mov	sp, r7
 8019bf6:	bd80      	pop	{r7, pc}

08019bf8 <osCreateEventEx>:
 * @brief Create an event group statically (multi-bit).
 * @param event Pointer to OsEvent instance.
 * @return TRUE if creation succeeded, FALSE otherwise.
 */
bool_t osCreateEventEx(OsEvent *event)
{
 8019bf8:	b580      	push	{r7, lr}
 8019bfa:	b084      	sub	sp, #16
 8019bfc:	af00      	add	r7, sp, #0
 8019bfe:	6078      	str	r0, [r7, #4]
	if (event == NULL) {
 8019c00:	687b      	ldr	r3, [r7, #4]
 8019c02:	2b00      	cmp	r3, #0
 8019c04:	d101      	bne.n	8019c0a <osCreateEventEx+0x12>
		return FALSE;
 8019c06:	2300      	movs	r3, #0
 8019c08:	e00b      	b.n	8019c22 <osCreateEventEx+0x2a>
	}
	UINT status = tx_event_flags_create(event, "OsEvt");
 8019c0a:	2224      	movs	r2, #36	@ 0x24
 8019c0c:	4907      	ldr	r1, [pc, #28]	@ (8019c2c <osCreateEventEx+0x34>)
 8019c0e:	6878      	ldr	r0, [r7, #4]
 8019c10:	f7f5 fada 	bl	800f1c8 <_txe_event_flags_create>
 8019c14:	60f8      	str	r0, [r7, #12]
	return (status == TX_SUCCESS) ? TRUE : FALSE;
 8019c16:	68fb      	ldr	r3, [r7, #12]
 8019c18:	2b00      	cmp	r3, #0
 8019c1a:	bf0c      	ite	eq
 8019c1c:	2301      	moveq	r3, #1
 8019c1e:	2300      	movne	r3, #0
 8019c20:	b2db      	uxtb	r3, r3
}
 8019c22:	4618      	mov	r0, r3
 8019c24:	3710      	adds	r7, #16
 8019c26:	46bd      	mov	sp, r7
 8019c28:	bd80      	pop	{r7, pc}
 8019c2a:	bf00      	nop
 8019c2c:	0801a464 	.word	0x0801a464

08019c30 <osSetEventBits>:

/**
 * @brief Set bits in the event group.
 */
bool_t osSetEventBits(OsEvent *event, uint32_t mask)
{
 8019c30:	b580      	push	{r7, lr}
 8019c32:	b084      	sub	sp, #16
 8019c34:	af00      	add	r7, sp, #0
 8019c36:	6078      	str	r0, [r7, #4]
 8019c38:	6039      	str	r1, [r7, #0]
	if (event == NULL) {
 8019c3a:	687b      	ldr	r3, [r7, #4]
 8019c3c:	2b00      	cmp	r3, #0
 8019c3e:	d101      	bne.n	8019c44 <osSetEventBits+0x14>
		return FALSE;
 8019c40:	2300      	movs	r3, #0
 8019c42:	e00b      	b.n	8019c5c <osSetEventBits+0x2c>
	}
	UINT status = tx_event_flags_set(event, mask, TX_OR);
 8019c44:	2200      	movs	r2, #0
 8019c46:	6839      	ldr	r1, [r7, #0]
 8019c48:	6878      	ldr	r0, [r7, #4]
 8019c4a:	f7f5 fba5 	bl	800f398 <_txe_event_flags_set>
 8019c4e:	60f8      	str	r0, [r7, #12]
	return (status == TX_SUCCESS) ? TRUE : FALSE;
 8019c50:	68fb      	ldr	r3, [r7, #12]
 8019c52:	2b00      	cmp	r3, #0
 8019c54:	bf0c      	ite	eq
 8019c56:	2301      	moveq	r3, #1
 8019c58:	2300      	movne	r3, #0
 8019c5a:	b2db      	uxtb	r3, r3
}
 8019c5c:	4618      	mov	r0, r3
 8019c5e:	3710      	adds	r7, #16
 8019c60:	46bd      	mov	sp, r7
 8019c62:	bd80      	pop	{r7, pc}

08019c64 <osWaitForEventBits>:
bool_t osWaitForEventBits(OsEvent *event,
		uint32_t mask,
		bool_t waitAll,
		bool_t clearOnExit,
		systime_t timeout)
{
 8019c64:	b580      	push	{r7, lr}
 8019c66:	b08a      	sub	sp, #40	@ 0x28
 8019c68:	af02      	add	r7, sp, #8
 8019c6a:	60f8      	str	r0, [r7, #12]
 8019c6c:	60b9      	str	r1, [r7, #8]
 8019c6e:	607a      	str	r2, [r7, #4]
 8019c70:	603b      	str	r3, [r7, #0]
	if (event == NULL) {
 8019c72:	68fb      	ldr	r3, [r7, #12]
 8019c74:	2b00      	cmp	r3, #0
 8019c76:	d101      	bne.n	8019c7c <osWaitForEventBits+0x18>
		return FALSE;
 8019c78:	2300      	movs	r3, #0
 8019c7a:	e033      	b.n	8019ce4 <osWaitForEventBits+0x80>
	}
	UINT get_option;
	if (waitAll) {
 8019c7c:	687b      	ldr	r3, [r7, #4]
 8019c7e:	2b00      	cmp	r3, #0
 8019c80:	d007      	beq.n	8019c92 <osWaitForEventBits+0x2e>
		get_option = clearOnExit ? TX_AND_CLEAR : TX_AND;
 8019c82:	683b      	ldr	r3, [r7, #0]
 8019c84:	2b00      	cmp	r3, #0
 8019c86:	d001      	beq.n	8019c8c <osWaitForEventBits+0x28>
 8019c88:	2303      	movs	r3, #3
 8019c8a:	e000      	b.n	8019c8e <osWaitForEventBits+0x2a>
 8019c8c:	2302      	movs	r3, #2
 8019c8e:	61fb      	str	r3, [r7, #28]
 8019c90:	e006      	b.n	8019ca0 <osWaitForEventBits+0x3c>
	} else {
		get_option = clearOnExit ? TX_OR_CLEAR : TX_OR;
 8019c92:	683b      	ldr	r3, [r7, #0]
 8019c94:	2b00      	cmp	r3, #0
 8019c96:	d001      	beq.n	8019c9c <osWaitForEventBits+0x38>
 8019c98:	2301      	movs	r3, #1
 8019c9a:	e000      	b.n	8019c9e <osWaitForEventBits+0x3a>
 8019c9c:	2300      	movs	r3, #0
 8019c9e:	61fb      	str	r3, [r7, #28]
	}
	ULONG ticks;
	if (timeout == INFINITE_DELAY) {
 8019ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019ca2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8019ca6:	d103      	bne.n	8019cb0 <osWaitForEventBits+0x4c>
		ticks = TX_WAIT_FOREVER;
 8019ca8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019cac:	61bb      	str	r3, [r7, #24]
 8019cae:	e008      	b.n	8019cc2 <osWaitForEventBits+0x5e>
	} else {
		ticks = OS_MS_TO_SYSTICKS(timeout);
 8019cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019cb2:	2264      	movs	r2, #100	@ 0x64
 8019cb4:	fb02 f303 	mul.w	r3, r2, r3
 8019cb8:	4a0c      	ldr	r2, [pc, #48]	@ (8019cec <osWaitForEventBits+0x88>)
 8019cba:	fba2 2303 	umull	r2, r3, r2, r3
 8019cbe:	099b      	lsrs	r3, r3, #6
 8019cc0:	61bb      	str	r3, [r7, #24]
	}
	ULONG actual_flags;
	UINT status = tx_event_flags_get(event, mask, get_option, &actual_flags, ticks);
 8019cc2:	f107 0210 	add.w	r2, r7, #16
 8019cc6:	69bb      	ldr	r3, [r7, #24]
 8019cc8:	9300      	str	r3, [sp, #0]
 8019cca:	4613      	mov	r3, r2
 8019ccc:	69fa      	ldr	r2, [r7, #28]
 8019cce:	68b9      	ldr	r1, [r7, #8]
 8019cd0:	68f8      	ldr	r0, [r7, #12]
 8019cd2:	f7f5 fb0b 	bl	800f2ec <_txe_event_flags_get>
 8019cd6:	6178      	str	r0, [r7, #20]
	return (status == TX_SUCCESS) ? TRUE : FALSE;
 8019cd8:	697b      	ldr	r3, [r7, #20]
 8019cda:	2b00      	cmp	r3, #0
 8019cdc:	bf0c      	ite	eq
 8019cde:	2301      	moveq	r3, #1
 8019ce0:	2300      	movne	r3, #0
 8019ce2:	b2db      	uxtb	r3, r3
}
 8019ce4:	4618      	mov	r0, r3
 8019ce6:	3720      	adds	r7, #32
 8019ce8:	46bd      	mov	sp, r7
 8019cea:	bd80      	pop	{r7, pc}
 8019cec:	10624dd3 	.word	0x10624dd3

08019cf0 <osCreateSemaphore>:
 * @return The function returns TRUE if the semaphore was successfully
 *   created. Otherwise, FALSE is returned
 **/

bool_t osCreateSemaphore(OsSemaphore *semaphore, uint_t count)
{
 8019cf0:	b580      	push	{r7, lr}
 8019cf2:	b084      	sub	sp, #16
 8019cf4:	af00      	add	r7, sp, #0
 8019cf6:	6078      	str	r0, [r7, #4]
 8019cf8:	6039      	str	r1, [r7, #0]
	UINT status;

	//Create a semaphore object
	status = tx_semaphore_create(semaphore, "SEMAPHORE", count);
 8019cfa:	231c      	movs	r3, #28
 8019cfc:	683a      	ldr	r2, [r7, #0]
 8019cfe:	4907      	ldr	r1, [pc, #28]	@ (8019d1c <osCreateSemaphore+0x2c>)
 8019d00:	6878      	ldr	r0, [r7, #4]
 8019d02:	f7f5 fe2b 	bl	800f95c <_txe_semaphore_create>
 8019d06:	60f8      	str	r0, [r7, #12]

	//Check whether the semaphore was successfully created
	if(status == TX_SUCCESS)
 8019d08:	68fb      	ldr	r3, [r7, #12]
 8019d0a:	2b00      	cmp	r3, #0
 8019d0c:	d101      	bne.n	8019d12 <osCreateSemaphore+0x22>
	{
		return TRUE;
 8019d0e:	2301      	movs	r3, #1
 8019d10:	e000      	b.n	8019d14 <osCreateSemaphore+0x24>
	}
	else
	{
		return FALSE;
 8019d12:	2300      	movs	r3, #0
	}
}
 8019d14:	4618      	mov	r0, r3
 8019d16:	3710      	adds	r7, #16
 8019d18:	46bd      	mov	sp, r7
 8019d1a:	bd80      	pop	{r7, pc}
 8019d1c:	0801a46c 	.word	0x0801a46c

08019d20 <osWaitForSemaphore>:
 * @return The function returns TRUE if the semaphore is available. FALSE is
 *   returned if the timeout interval elapsed
 **/

bool_t osWaitForSemaphore(OsSemaphore *semaphore, systime_t timeout)
{
 8019d20:	b580      	push	{r7, lr}
 8019d22:	b084      	sub	sp, #16
 8019d24:	af00      	add	r7, sp, #0
 8019d26:	6078      	str	r0, [r7, #4]
 8019d28:	6039      	str	r1, [r7, #0]
	UINT status;

	//Wait until the semaphore is available or the timeout interval elapses
	if(timeout == INFINITE_DELAY)
 8019d2a:	683b      	ldr	r3, [r7, #0]
 8019d2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8019d30:	d106      	bne.n	8019d40 <osWaitForSemaphore+0x20>
	{
		//Infinite timeout period
		status = tx_semaphore_get(semaphore, TX_WAIT_FOREVER);
 8019d32:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8019d36:	6878      	ldr	r0, [r7, #4]
 8019d38:	f7f5 fee4 	bl	800fb04 <_txe_semaphore_get>
 8019d3c:	60f8      	str	r0, [r7, #12]
 8019d3e:	e00c      	b.n	8019d5a <osWaitForSemaphore+0x3a>
	}
	else
	{
		//Wait until the specified semaphore becomes available
		status = tx_semaphore_get(semaphore, OS_MS_TO_SYSTICKS(timeout));
 8019d40:	683b      	ldr	r3, [r7, #0]
 8019d42:	2264      	movs	r2, #100	@ 0x64
 8019d44:	fb02 f303 	mul.w	r3, r2, r3
 8019d48:	4a09      	ldr	r2, [pc, #36]	@ (8019d70 <osWaitForSemaphore+0x50>)
 8019d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8019d4e:	099b      	lsrs	r3, r3, #6
 8019d50:	4619      	mov	r1, r3
 8019d52:	6878      	ldr	r0, [r7, #4]
 8019d54:	f7f5 fed6 	bl	800fb04 <_txe_semaphore_get>
 8019d58:	60f8      	str	r0, [r7, #12]
	}

	//Check whether the specified semaphore is available
	if(status == TX_SUCCESS)
 8019d5a:	68fb      	ldr	r3, [r7, #12]
 8019d5c:	2b00      	cmp	r3, #0
 8019d5e:	d101      	bne.n	8019d64 <osWaitForSemaphore+0x44>
	{
		return TRUE;
 8019d60:	2301      	movs	r3, #1
 8019d62:	e000      	b.n	8019d66 <osWaitForSemaphore+0x46>
	}
	else
	{
		return FALSE;
 8019d64:	2300      	movs	r3, #0
	}
}
 8019d66:	4618      	mov	r0, r3
 8019d68:	3710      	adds	r7, #16
 8019d6a:	46bd      	mov	sp, r7
 8019d6c:	bd80      	pop	{r7, pc}
 8019d6e:	bf00      	nop
 8019d70:	10624dd3 	.word	0x10624dd3

08019d74 <osReleaseSemaphore>:
 * @brief Release the specified semaphore object
 * @param[in] semaphore Pointer to the semaphore object
 **/

void osReleaseSemaphore(OsSemaphore *semaphore)
{
 8019d74:	b580      	push	{r7, lr}
 8019d76:	b082      	sub	sp, #8
 8019d78:	af00      	add	r7, sp, #0
 8019d7a:	6078      	str	r0, [r7, #4]
	//Release the semaphore
	tx_semaphore_put(semaphore);
 8019d7c:	6878      	ldr	r0, [r7, #4]
 8019d7e:	f7f5 ff03 	bl	800fb88 <_txe_semaphore_put>
}
 8019d82:	bf00      	nop
 8019d84:	3708      	adds	r7, #8
 8019d86:	46bd      	mov	sp, r7
 8019d88:	bd80      	pop	{r7, pc}
	...

08019d8c <osCreateMutex>:
 * @return The function returns TRUE if the mutex was successfully
 *   created. Otherwise, FALSE is returned
 **/

bool_t osCreateMutex(OsMutex *mutex)
{
 8019d8c:	b580      	push	{r7, lr}
 8019d8e:	b084      	sub	sp, #16
 8019d90:	af00      	add	r7, sp, #0
 8019d92:	6078      	str	r0, [r7, #4]
	UINT status;

	//Create a mutex object
	status = tx_mutex_create(mutex, "MUTEX", TX_NO_INHERIT);
 8019d94:	2334      	movs	r3, #52	@ 0x34
 8019d96:	2200      	movs	r2, #0
 8019d98:	4907      	ldr	r1, [pc, #28]	@ (8019db8 <osCreateMutex+0x2c>)
 8019d9a:	6878      	ldr	r0, [r7, #4]
 8019d9c:	f7f5 fb2a 	bl	800f3f4 <_txe_mutex_create>
 8019da0:	60f8      	str	r0, [r7, #12]

	//Check whether the mutex was successfully created
	if(status == TX_SUCCESS)
 8019da2:	68fb      	ldr	r3, [r7, #12]
 8019da4:	2b00      	cmp	r3, #0
 8019da6:	d101      	bne.n	8019dac <osCreateMutex+0x20>
	{
		return TRUE;
 8019da8:	2301      	movs	r3, #1
 8019daa:	e000      	b.n	8019dae <osCreateMutex+0x22>
	}
	else
	{
		return FALSE;
 8019dac:	2300      	movs	r3, #0
	}
}
 8019dae:	4618      	mov	r0, r3
 8019db0:	3710      	adds	r7, #16
 8019db2:	46bd      	mov	sp, r7
 8019db4:	bd80      	pop	{r7, pc}
 8019db6:	bf00      	nop
 8019db8:	0801a478 	.word	0x0801a478

08019dbc <osDeleteMutex>:
 * @brief Delete a mutex object
 * @param[in] mutex Pointer to the mutex object
 **/

void osDeleteMutex(OsMutex *mutex)
{
 8019dbc:	b580      	push	{r7, lr}
 8019dbe:	b082      	sub	sp, #8
 8019dc0:	af00      	add	r7, sp, #0
 8019dc2:	6078      	str	r0, [r7, #4]
	//Make sure the mutex object is valid
	if(mutex->tx_mutex_id == TX_MUTEX_ID)
 8019dc4:	687b      	ldr	r3, [r7, #4]
 8019dc6:	681b      	ldr	r3, [r3, #0]
 8019dc8:	4a04      	ldr	r2, [pc, #16]	@ (8019ddc <osDeleteMutex+0x20>)
 8019dca:	4293      	cmp	r3, r2
 8019dcc:	d102      	bne.n	8019dd4 <osDeleteMutex+0x18>
	{
		//Properly dispose the mutex object
		tx_mutex_delete(mutex);
 8019dce:	6878      	ldr	r0, [r7, #4]
 8019dd0:	f7f5 fbae 	bl	800f530 <_txe_mutex_delete>
	}
}
 8019dd4:	bf00      	nop
 8019dd6:	3708      	adds	r7, #8
 8019dd8:	46bd      	mov	sp, r7
 8019dda:	bd80      	pop	{r7, pc}
 8019ddc:	4d555445 	.word	0x4d555445

08019de0 <osAcquireMutex>:
 * @brief Acquire ownership of the specified mutex object
 * @param[in] mutex Pointer to the mutex object
 **/

void osAcquireMutex(OsMutex *mutex)
{
 8019de0:	b580      	push	{r7, lr}
 8019de2:	b082      	sub	sp, #8
 8019de4:	af00      	add	r7, sp, #0
 8019de6:	6078      	str	r0, [r7, #4]
	//Obtain ownership of the mutex object
	tx_mutex_get(mutex, TX_WAIT_FOREVER);
 8019de8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8019dec:	6878      	ldr	r0, [r7, #4]
 8019dee:	f7f5 fbdd 	bl	800f5ac <_txe_mutex_get>
}
 8019df2:	bf00      	nop
 8019df4:	3708      	adds	r7, #8
 8019df6:	46bd      	mov	sp, r7
 8019df8:	bd80      	pop	{r7, pc}

08019dfa <osReleaseMutex>:
 * @brief Release ownership of the specified mutex object
 * @param[in] mutex Pointer to the mutex object
 **/

void osReleaseMutex(OsMutex *mutex)
{
 8019dfa:	b580      	push	{r7, lr}
 8019dfc:	b082      	sub	sp, #8
 8019dfe:	af00      	add	r7, sp, #0
 8019e00:	6078      	str	r0, [r7, #4]
	//Release ownership of the mutex object
	tx_mutex_put(mutex);
 8019e02:	6878      	ldr	r0, [r7, #4]
 8019e04:	f7f5 fc2c 	bl	800f660 <_txe_mutex_put>
}
 8019e08:	bf00      	nop
 8019e0a:	3708      	adds	r7, #8
 8019e0c:	46bd      	mov	sp, r7
 8019e0e:	bd80      	pop	{r7, pc}

08019e10 <osCreateQueue>:
 * Queue Management
 ******************************************************************************/

bool_t osCreateQueue(OsQueue *queue, const char *name, size_t msgSize,
                     size_t queueSize)
{
 8019e10:	b580      	push	{r7, lr}
 8019e12:	b088      	sub	sp, #32
 8019e14:	af02      	add	r7, sp, #8
 8019e16:	60f8      	str	r0, [r7, #12]
 8019e18:	60b9      	str	r1, [r7, #8]
 8019e1a:	607a      	str	r2, [r7, #4]
 8019e1c:	603b      	str	r3, [r7, #0]
    // ThreadX message size is in 32-bit words.
    UINT msg_size_words = (msgSize + sizeof(ULONG) - 1) / sizeof(ULONG);
 8019e1e:	687b      	ldr	r3, [r7, #4]
 8019e20:	3303      	adds	r3, #3
 8019e22:	089b      	lsrs	r3, r3, #2
 8019e24:	617b      	str	r3, [r7, #20]
    CHAR *queueStorage;
    if (msg_size_words == 0)
 8019e26:	697b      	ldr	r3, [r7, #20]
 8019e28:	2b00      	cmp	r3, #0
 8019e2a:	d101      	bne.n	8019e30 <osCreateQueue+0x20>
    {
        return FALSE;
 8019e2c:	2300      	movs	r3, #0
 8019e2e:	e01f      	b.n	8019e70 <osCreateQueue+0x60>
    }
    /*reserve memory*/
    queueStorage = osAllocMem(msgSize * queueSize);
 8019e30:	687b      	ldr	r3, [r7, #4]
 8019e32:	683a      	ldr	r2, [r7, #0]
 8019e34:	fb02 f303 	mul.w	r3, r2, r3
 8019e38:	4618      	mov	r0, r3
 8019e3a:	f7fb fae1 	bl	8015400 <osAllocMem>
 8019e3e:	6138      	str	r0, [r7, #16]

    if(queueStorage == NULL)
 8019e40:	693b      	ldr	r3, [r7, #16]
 8019e42:	2b00      	cmp	r3, #0
 8019e44:	d101      	bne.n	8019e4a <osCreateQueue+0x3a>
    {
    	return FALSE;
 8019e46:	2300      	movs	r3, #0
 8019e48:	e012      	b.n	8019e70 <osCreateQueue+0x60>
    }
    return (tx_queue_create(queue, (CHAR *)name, msg_size_words,
 8019e4a:	687b      	ldr	r3, [r7, #4]
 8019e4c:	683a      	ldr	r2, [r7, #0]
 8019e4e:	fb02 f303 	mul.w	r3, r2, r3
 8019e52:	2238      	movs	r2, #56	@ 0x38
 8019e54:	9201      	str	r2, [sp, #4]
 8019e56:	9300      	str	r3, [sp, #0]
 8019e58:	693b      	ldr	r3, [r7, #16]
 8019e5a:	697a      	ldr	r2, [r7, #20]
 8019e5c:	68b9      	ldr	r1, [r7, #8]
 8019e5e:	68f8      	ldr	r0, [r7, #12]
 8019e60:	f7f5 fc38 	bl	800f6d4 <_txe_queue_create>
 8019e64:	4603      	mov	r3, r0
                            queueStorage, msgSize * queueSize) == TX_SUCCESS);
 8019e66:	2b00      	cmp	r3, #0
 8019e68:	bf0c      	ite	eq
 8019e6a:	2301      	moveq	r3, #1
 8019e6c:	2300      	movne	r3, #0
 8019e6e:	b2db      	uxtb	r3, r3
}
 8019e70:	4618      	mov	r0, r3
 8019e72:	3718      	adds	r7, #24
 8019e74:	46bd      	mov	sp, r7
 8019e76:	bd80      	pop	{r7, pc}

08019e78 <osSendToQueue>:

    return (tx_queue_delete(queue) == TX_SUCCESS);
}

bool_t osSendToQueue(OsQueue *queue, const void *msg, systime_t timeout)
{
 8019e78:	b580      	push	{r7, lr}
 8019e7a:	b086      	sub	sp, #24
 8019e7c:	af00      	add	r7, sp, #0
 8019e7e:	60f8      	str	r0, [r7, #12]
 8019e80:	60b9      	str	r1, [r7, #8]
 8019e82:	607a      	str	r2, [r7, #4]
    ULONG wait_option = (timeout == INFINITE_DELAY) ? TX_WAIT_FOREVER : OS_MS_TO_SYSTICKS(timeout);
 8019e84:	687b      	ldr	r3, [r7, #4]
 8019e86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8019e8a:	d008      	beq.n	8019e9e <osSendToQueue+0x26>
 8019e8c:	687b      	ldr	r3, [r7, #4]
 8019e8e:	2264      	movs	r2, #100	@ 0x64
 8019e90:	fb02 f303 	mul.w	r3, r2, r3
 8019e94:	4a0b      	ldr	r2, [pc, #44]	@ (8019ec4 <osSendToQueue+0x4c>)
 8019e96:	fba2 2303 	umull	r2, r3, r2, r3
 8019e9a:	099b      	lsrs	r3, r3, #6
 8019e9c:	e001      	b.n	8019ea2 <osSendToQueue+0x2a>
 8019e9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019ea2:	617b      	str	r3, [r7, #20]
    return (tx_queue_send(queue, (void *)msg, wait_option) == TX_SUCCESS);
 8019ea4:	697a      	ldr	r2, [r7, #20]
 8019ea6:	68b9      	ldr	r1, [r7, #8]
 8019ea8:	68f8      	ldr	r0, [r7, #12]
 8019eaa:	f7f5 fd0d 	bl	800f8c8 <_txe_queue_send>
 8019eae:	4603      	mov	r3, r0
 8019eb0:	2b00      	cmp	r3, #0
 8019eb2:	bf0c      	ite	eq
 8019eb4:	2301      	moveq	r3, #1
 8019eb6:	2300      	movne	r3, #0
 8019eb8:	b2db      	uxtb	r3, r3
}
 8019eba:	4618      	mov	r0, r3
 8019ebc:	3718      	adds	r7, #24
 8019ebe:	46bd      	mov	sp, r7
 8019ec0:	bd80      	pop	{r7, pc}
 8019ec2:	bf00      	nop
 8019ec4:	10624dd3 	.word	0x10624dd3

08019ec8 <osReceiveFromQueue>:

bool_t osReceiveFromQueue(OsQueue *queue, void *msg, systime_t timeout)
{
 8019ec8:	b580      	push	{r7, lr}
 8019eca:	b086      	sub	sp, #24
 8019ecc:	af00      	add	r7, sp, #0
 8019ece:	60f8      	str	r0, [r7, #12]
 8019ed0:	60b9      	str	r1, [r7, #8]
 8019ed2:	607a      	str	r2, [r7, #4]
    ULONG wait_option = (timeout == INFINITE_DELAY) ? TX_WAIT_FOREVER : OS_MS_TO_SYSTICKS(timeout);
 8019ed4:	687b      	ldr	r3, [r7, #4]
 8019ed6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8019eda:	d008      	beq.n	8019eee <osReceiveFromQueue+0x26>
 8019edc:	687b      	ldr	r3, [r7, #4]
 8019ede:	2264      	movs	r2, #100	@ 0x64
 8019ee0:	fb02 f303 	mul.w	r3, r2, r3
 8019ee4:	4a0b      	ldr	r2, [pc, #44]	@ (8019f14 <osReceiveFromQueue+0x4c>)
 8019ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8019eea:	099b      	lsrs	r3, r3, #6
 8019eec:	e001      	b.n	8019ef2 <osReceiveFromQueue+0x2a>
 8019eee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019ef2:	617b      	str	r3, [r7, #20]
    return (tx_queue_receive(queue, msg, wait_option) == TX_SUCCESS);
 8019ef4:	697a      	ldr	r2, [r7, #20]
 8019ef6:	68b9      	ldr	r1, [r7, #8]
 8019ef8:	68f8      	ldr	r0, [r7, #12]
 8019efa:	f7f5 fc9b 	bl	800f834 <_txe_queue_receive>
 8019efe:	4603      	mov	r3, r0
 8019f00:	2b00      	cmp	r3, #0
 8019f02:	bf0c      	ite	eq
 8019f04:	2301      	moveq	r3, #1
 8019f06:	2300      	movne	r3, #0
 8019f08:	b2db      	uxtb	r3, r3
}
 8019f0a:	4618      	mov	r0, r3
 8019f0c:	3718      	adds	r7, #24
 8019f0e:	46bd      	mov	sp, r7
 8019f10:	bd80      	pop	{r7, pc}
 8019f12:	bf00      	nop
 8019f14:	10624dd3 	.word	0x10624dd3

08019f18 <osGetSystemTime>:
 * @brief Retrieve system time
 * @return Number of milliseconds elapsed since the system was last started
 **/

systime_t osGetSystemTime(void)
{
 8019f18:	b580      	push	{r7, lr}
 8019f1a:	b082      	sub	sp, #8
 8019f1c:	af00      	add	r7, sp, #0
	systime_t time;

	//Get current tick count
	time = tx_time_get();
 8019f1e:	f7f4 fdaf 	bl	800ea80 <_tx_time_get>
 8019f22:	6078      	str	r0, [r7, #4]

	//Convert system ticks to milliseconds
	return OS_SYSTICKS_TO_MS(time);
 8019f24:	687b      	ldr	r3, [r7, #4]
 8019f26:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8019f2a:	fb02 f303 	mul.w	r3, r2, r3
 8019f2e:	4a04      	ldr	r2, [pc, #16]	@ (8019f40 <osGetSystemTime+0x28>)
 8019f30:	fba2 2303 	umull	r2, r3, r2, r3
 8019f34:	095b      	lsrs	r3, r3, #5
}
 8019f36:	4618      	mov	r0, r3
 8019f38:	3708      	adds	r7, #8
 8019f3a:	46bd      	mov	sp, r7
 8019f3c:	bd80      	pop	{r7, pc}
 8019f3e:	bf00      	nop
 8019f40:	51eb851f 	.word	0x51eb851f

08019f44 <memset>:
 8019f44:	4402      	add	r2, r0
 8019f46:	4603      	mov	r3, r0
 8019f48:	4293      	cmp	r3, r2
 8019f4a:	d100      	bne.n	8019f4e <memset+0xa>
 8019f4c:	4770      	bx	lr
 8019f4e:	f803 1b01 	strb.w	r1, [r3], #1
 8019f52:	e7f9      	b.n	8019f48 <memset+0x4>

08019f54 <__libc_init_array>:
 8019f54:	b570      	push	{r4, r5, r6, lr}
 8019f56:	4d0d      	ldr	r5, [pc, #52]	@ (8019f8c <__libc_init_array+0x38>)
 8019f58:	4c0d      	ldr	r4, [pc, #52]	@ (8019f90 <__libc_init_array+0x3c>)
 8019f5a:	1b64      	subs	r4, r4, r5
 8019f5c:	10a4      	asrs	r4, r4, #2
 8019f5e:	2600      	movs	r6, #0
 8019f60:	42a6      	cmp	r6, r4
 8019f62:	d109      	bne.n	8019f78 <__libc_init_array+0x24>
 8019f64:	4d0b      	ldr	r5, [pc, #44]	@ (8019f94 <__libc_init_array+0x40>)
 8019f66:	4c0c      	ldr	r4, [pc, #48]	@ (8019f98 <__libc_init_array+0x44>)
 8019f68:	f000 f82e 	bl	8019fc8 <_init>
 8019f6c:	1b64      	subs	r4, r4, r5
 8019f6e:	10a4      	asrs	r4, r4, #2
 8019f70:	2600      	movs	r6, #0
 8019f72:	42a6      	cmp	r6, r4
 8019f74:	d105      	bne.n	8019f82 <__libc_init_array+0x2e>
 8019f76:	bd70      	pop	{r4, r5, r6, pc}
 8019f78:	f855 3b04 	ldr.w	r3, [r5], #4
 8019f7c:	4798      	blx	r3
 8019f7e:	3601      	adds	r6, #1
 8019f80:	e7ee      	b.n	8019f60 <__libc_init_array+0xc>
 8019f82:	f855 3b04 	ldr.w	r3, [r5], #4
 8019f86:	4798      	blx	r3
 8019f88:	3601      	adds	r6, #1
 8019f8a:	e7f2      	b.n	8019f72 <__libc_init_array+0x1e>
 8019f8c:	0801a558 	.word	0x0801a558
 8019f90:	0801a558 	.word	0x0801a558
 8019f94:	0801a558 	.word	0x0801a558
 8019f98:	0801a55c 	.word	0x0801a55c

08019f9c <strcpy>:
 8019f9c:	4603      	mov	r3, r0
 8019f9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019fa2:	f803 2b01 	strb.w	r2, [r3], #1
 8019fa6:	2a00      	cmp	r2, #0
 8019fa8:	d1f9      	bne.n	8019f9e <strcpy+0x2>
 8019faa:	4770      	bx	lr

08019fac <memcpy>:
 8019fac:	440a      	add	r2, r1
 8019fae:	4291      	cmp	r1, r2
 8019fb0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8019fb4:	d100      	bne.n	8019fb8 <memcpy+0xc>
 8019fb6:	4770      	bx	lr
 8019fb8:	b510      	push	{r4, lr}
 8019fba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019fbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019fc2:	4291      	cmp	r1, r2
 8019fc4:	d1f9      	bne.n	8019fba <memcpy+0xe>
 8019fc6:	bd10      	pop	{r4, pc}

08019fc8 <_init>:
 8019fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019fca:	bf00      	nop
 8019fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019fce:	bc08      	pop	{r3}
 8019fd0:	469e      	mov	lr, r3
 8019fd2:	4770      	bx	lr

08019fd4 <_fini>:
 8019fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019fd6:	bf00      	nop
 8019fd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019fda:	bc08      	pop	{r3}
 8019fdc:	469e      	mov	lr, r3
 8019fde:	4770      	bx	lr
