# Generated by Yosys 0.41+24 (git sha1 165791769, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)
autoidx 5
attribute \blackbox 1
attribute \hdlname "uart_module"
attribute \src "/TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int8_gemma2_9b/uart_universal_asynchronous_receiver_transmitter_.v:1.1-12.10"
module $paramod\uart_module\BAUD_RATE=s32'00000000000000000010010110000000
  parameter \BAUD_RATE 9600
  attribute \src "/TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int8_gemma2_9b/uart_universal_asynchronous_receiver_transmitter_.v:4.9-4.12"
  wire input 1 \clk
  attribute \src "/TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int8_gemma2_9b/uart_universal_asynchronous_receiver_transmitter_.v:8.15-8.22"
  wire width 8 input 5 \data_in
  attribute \src "/TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int8_gemma2_9b/uart_universal_asynchronous_receiver_transmitter_.v:9.16-9.24"
  wire width 8 output 6 \data_out
  attribute \src "/TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int8_gemma2_9b/uart_universal_asynchronous_receiver_transmitter_.v:5.9-5.12"
  wire input 2 \rst
  attribute \src "/TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int8_gemma2_9b/uart_universal_asynchronous_receiver_transmitter_.v:6.9-6.11"
  wire input 3 \rx
  attribute \src "/TVLSI_WORK/Ginisha/testing_file/Modules_Design/few_shot_int8_gemma2_9b/uart_universal_asynchronous_receiver_transmitter_.v:7.10-7.12"
  wire output 4 \tx
end
attribute \hdlname "tb_uart_module"
attribute \top 1
attribute \src "/TVLSI_WORK/Ginisha/testing_file/Modules_FV/few_shot_int8_gemma2_9b/uart_universal_asynchronous_receiver_transmitter__converted.v:1.1-36.10"
module \tb_uart_module
  parameter \BAUD_RATE 9600
  attribute \src "/TVLSI_WORK/Ginisha/testing_file/Modules_FV/few_shot_int8_gemma2_9b/uart_universal_asynchronous_receiver_transmitter__converted.v:5.7-5.10"
  wire \rst
  connect \rst 1'0
end
