

================================================================
== Vivado HLS Report for 'cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s'
================================================================
* Date:           Wed Aug 10 16:30:18 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.786 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    11545|    11545| 57.725 us | 57.725 us |  11545|  11545|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |    10368|    10368|       324|          -|          -|    32|    no    |
        | + Loop 1.1      |      320|      320|       160|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |      155|      155|         5|          -|          -|    31|    no    |
        |- Loop 2         |      784|      784|       392|          -|          -|     2|    no    |
        | + Loop 2.1      |      390|      390|       130|          -|          -|     3|    no    |
        |  ++ Loop 2.1.1  |      128|      128|         4|          -|          -|    32|    no    |
        |- Loop 3         |      390|      390|       130|          -|          -|     3|    no    |
        | + Loop 3.1      |      128|      128|         4|          -|          -|    32|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    466|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    309|    -|
|Register         |        -|      -|     316|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|     316|    775|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |linebuffer_V_4_U  |cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_linebuffefYi  |        2|  0|   0|    0|  2048|   16|     1|        32768|
    |tmpinput_V_U      |cnnshift_arr_buffer_ap_fixed_ap_fixed_config5_s_tmpinput_V    |        1|  0|   0|    0|    96|   16|     1|         1536|
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                              |        3|  0|   0|    0|  2144|   32|     2|        34304|
    +------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln126_5_fu_617_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln126_6_fu_608_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln126_7_fu_622_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln126_8_fu_631_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln126_fu_544_p2     |     +    |      0|  0|  15|           6|           7|
    |add_ln134_fu_718_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln182_fu_339_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln187_2_fu_362_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln187_fu_344_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln203_10_fu_483_p2  |     +    |      0|  0|  17|          13|          13|
    |add_ln203_11_fu_438_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln203_12_fu_499_p2  |     +    |      0|  0|  17|          13|          13|
    |add_ln203_13_fu_727_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln203_7_fu_384_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln203_8_fu_461_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln203_9_fu_421_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln203_fu_378_p2     |     +    |      0|  0|  12|          12|          11|
    |i0_2_fu_522_p2          |     +    |      0|  0|  10|           2|           1|
    |i0_fu_283_p2            |     +    |      0|  0|  15|           6|           1|
    |i1_3_fu_658_p2          |     +    |      0|  0|  10|           2|           1|
    |i1_4_fu_556_p2          |     +    |      0|  0|  10|           2|           1|
    |i1_fu_466_p2            |     +    |      0|  0|  10|           2|           1|
    |i2_3_fu_700_p2          |     +    |      0|  0|  15|           6|           1|
    |i2_4_fu_602_p2          |     +    |      0|  0|  15|           6|           1|
    |i2_fu_403_p2            |     +    |      0|  0|  15|           5|           1|
    |sub_ln126_fu_586_p2     |     -    |      0|  0|  14|          10|          10|
    |sub_ln134_fu_684_p2     |     -    |      0|  0|  15|           9|           9|
    |sub_ln195_fu_443_p2     |     -    |      0|  0|  12|           3|           2|
    |icmp_ln122_fu_516_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln124_fu_550_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln125_fu_596_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln131_fu_652_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln133_fu_694_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln177_fu_277_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln180_fu_315_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln189_fu_397_p2    |   icmp   |      0|  0|  11|           5|           2|
    |xor_ln182_fu_321_p2     |    xor   |      0|  0|   2|           2|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 466|         233|         210|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  117|         25|    1|         25|
    |i0_0_i_reg_216           |    9|          2|    2|          4|
    |i0_0_reg_181             |    9|          2|    6|         12|
    |i11_0_i_reg_249          |    9|          2|    2|          4|
    |i1_0_i_reg_227           |    9|          2|    2|          4|
    |i1_0_reg_193             |    9|          2|    2|          4|
    |i22_0_i_reg_260          |    9|          2|    6|         12|
    |i2_0_i_reg_238           |    9|          2|    6|         12|
    |i2_0_reg_205             |    9|          2|    5|         10|
    |linebuffer_V_4_address0  |   27|          5|   11|         55|
    |linebuffer_V_4_d0        |   15|          3|   16|         48|
    |output_V_address0        |   21|          4|    9|         36|
    |output_V_d0              |   15|          3|   16|         48|
    |tmpinput_V_address0      |   27|          5|    7|         35|
    |tmpinput_V_d0            |   15|          3|   16|         48|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  309|         64|  107|        357|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln126_5_reg_913            |  10|   0|   10|          0|
    |add_ln126_8_reg_918            |  10|   0|   10|          0|
    |add_ln126_reg_886              |   2|   0|    7|          5|
    |add_ln134_reg_959              |   9|   0|    9|          0|
    |add_ln182_reg_779              |   8|   0|    8|          0|
    |add_ln187_2_reg_794            |   8|   0|    8|          0|
    |add_ln187_reg_784              |   2|   0|    2|          0|
    |add_ln203_10_reg_853           |  13|   0|   13|          0|
    |add_ln203_11_reg_838           |   7|   0|    7|          0|
    |add_ln203_12_reg_858           |  13|   0|   13|          0|
    |add_ln203_13_reg_964           |   8|   0|    8|          0|
    |add_ln203_8_reg_843            |   8|   0|    8|          0|
    |add_ln203_9_reg_833            |   7|   0|    7|          0|
    |ap_CS_fsm                      |  24|   0|   24|          0|
    |data_V_load_reg_753            |  16|   0|   16|          0|
    |i0_0_i_reg_216                 |   2|   0|    2|          0|
    |i0_0_reg_181                   |   6|   0|    6|          0|
    |i0_2_reg_876                   |   2|   0|    2|          0|
    |i0_reg_743                     |   6|   0|    6|          0|
    |i11_0_i_reg_249                |   2|   0|    2|          0|
    |i1_0_i_reg_227                 |   2|   0|    2|          0|
    |i1_0_reg_193                   |   2|   0|    2|          0|
    |i1_3_reg_936                   |   2|   0|    2|          0|
    |i1_4_reg_894                   |   2|   0|    2|          0|
    |i1_reg_848                     |   2|   0|    2|          0|
    |i22_0_i_reg_260                |   6|   0|    6|          0|
    |i2_0_i_reg_238                 |   6|   0|    6|          0|
    |i2_0_reg_205                   |   5|   0|    5|          0|
    |i2_3_reg_954                   |   6|   0|    6|          0|
    |i2_4_reg_908                   |   6|   0|    6|          0|
    |i2_reg_828                     |   5|   0|    5|          0|
    |linebuffer_V_4_addr_1_reg_809  |  11|   0|   11|          0|
    |linebuffer_V_4_load_reg_868    |  16|   0|   16|          0|
    |output_V_load_reg_928          |  16|   0|   16|          0|
    |reg_271                        |  16|   0|   16|          0|
    |sub_ln126_reg_899              |   5|   0|   10|          5|
    |sub_ln134_reg_941              |   4|   0|    9|          5|
    |tmp_15_reg_789                 |   2|   0|    7|          5|
    |tmp_V_reg_820                  |  16|   0|   16|          0|
    |zext_ln126_7_reg_881           |   1|   0|    7|          6|
    |zext_ln133_reg_946             |   2|   0|    8|          6|
    |zext_ln187_reg_814             |   2|   0|    7|          5|
    |zext_ln203_11_reg_764          |   6|   0|   12|          6|
    |zext_ln203_12_reg_769          |   6|   0|    8|          2|
    |zext_ln203_reg_758             |   6|   0|   13|          7|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 316|   0|  368|         52|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config5> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config5> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config5> | return value |
|ap_done            | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config5> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config5> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config5> | return value |
|data_V_address0    | out |    5|  ap_memory |                     data_V                     |     array    |
|data_V_ce0         | out |    1|  ap_memory |                     data_V                     |     array    |
|data_V_q0          |  in |   16|  ap_memory |                     data_V                     |     array    |
|output_V_address0  | out |    9|  ap_memory |                    output_V                    |     array    |
|output_V_ce0       | out |    1|  ap_memory |                    output_V                    |     array    |
|output_V_we0       | out |    1|  ap_memory |                    output_V                    |     array    |
|output_V_d0        | out |   16|  ap_memory |                    output_V                    |     array    |
|output_V_q0        |  in |   16|  ap_memory |                    output_V                    |     array    |
+-------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 14 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 7 
7 --> 8 
8 --> 9 13 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 8 
13 --> 5 
14 --> 15 20 
15 --> 16 14 
16 --> 17 15 
17 --> 18 
18 --> 19 
19 --> 16 
20 --> 21 
21 --> 22 20 
22 --> 23 
23 --> 24 
24 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%tmpinput_V = alloca [96 x i16], align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:174]   --->   Operation 25 'alloca' 'tmpinput_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_conv2d_stream.h:177]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i0_0 = phi i6 [ 0, %.preheader.preheader ], [ %i0, %.preheader.loopexit ]"   --->   Operation 27 'phi' 'i0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.42ns)   --->   "%icmp_ln177 = icmp eq i6 %i0_0, -32" [firmware/nnet_utils/nnet_conv2d_stream.h:177]   --->   Operation 28 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.82ns)   --->   "%i0 = add i6 %i0_0, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:177]   --->   Operation 30 'add' 'i0' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln177, label %.preheader18.preheader, label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:177]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i6 %i0_0 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 32 'zext' 'zext_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [32 x i16]* %data_V, i64 0, i64 %zext_ln179" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 33 'getelementptr' 'data_V_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.32ns)   --->   "%data_V_load = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 34 'load' 'data_V_load' <Predicate = (!icmp_ln177)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader18" [firmware/nnet_utils/nnet_conv2d_stream.h:122->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 35 'br' <Predicate = (icmp_ln177)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 36 [1/2] (2.32ns)   --->   "%data_V_load = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 36 'load' 'data_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %i0_0 to i13" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 37 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i6 %i0_0 to i12" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 38 'zext' 'zext_ln203_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i6 %i0_0 to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 39 'zext' 'zext_ln203_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 1, i6 %i0_0)" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 40 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmpinput_V_addr = getelementptr [96 x i16]* %tmpinput_V, i64 0, i64 %tmp" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 41 'getelementptr' 'tmpinput_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (3.25ns)   --->   "store i16 %data_V_load, i16* %tmpinput_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 42 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_4 : Operation 43 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 43 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.43>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%i1_0 = phi i2 [ 1, %0 ], [ %i1, %5 ]"   --->   Operation 44 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.95ns)   --->   "%icmp_ln180 = icmp eq i2 %i1_0, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 45 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 46 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %.preheader.loopexit, label %2" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln182)   --->   "%xor_ln182 = xor i2 %i1_0, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 48 'xor' 'xor_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln182)   --->   "%tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %xor_ln182, i5 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 49 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln182)   --->   "%zext_ln182 = zext i7 %tmp_14 to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 50 'zext' 'zext_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.87ns) (out node of the LUT)   --->   "%add_ln182 = add i8 %zext_ln203_12, %zext_ln182" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 51 'add' 'add_ln182' <Predicate = (!icmp_ln180)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (1.56ns)   --->   "%add_ln187 = add i2 %i1_0, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 52 'add' 'add_ln187' <Predicate = (!icmp_ln180)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %add_ln187, i5 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 53 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln187_4 = zext i7 %tmp_15 to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 54 'zext' 'zext_ln187_4' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.87ns)   --->   "%add_ln187_2 = add i8 %zext_ln203_12, %zext_ln187_4" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 55 'add' 'add_ln187_2' <Predicate = (!icmp_ln180)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 56 'br' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.78>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln182_2 = zext i8 %add_ln182 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 57 'zext' 'zext_ln182_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmpinput_V_addr_4 = getelementptr [96 x i16]* %tmpinput_V, i64 0, i64 %zext_ln182_2" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 58 'getelementptr' 'tmpinput_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [2/2] (3.25ns)   --->   "%tmp1_V = load i16* %tmpinput_V_addr_4, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 59 'load' 'tmp1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln187_3 = zext i7 %tmp_15 to i12" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 60 'zext' 'zext_ln187_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln187_5 = zext i8 %add_ln187_2 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 61 'zext' 'zext_ln187_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%linebuffer_V_4_addr = getelementptr [2048 x i16]* @linebuffer_V_4, i64 0, i64 %zext_ln187_5" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 62 'getelementptr' 'linebuffer_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203 = add i12 %zext_ln187_3, 1984" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 63 'add' 'add_ln203' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 64 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln203_7 = add i12 %zext_ln203_11, %add_ln203" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 64 'add' 'add_ln203_7' <Predicate = true> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i12 %add_ln203_7 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 65 'zext' 'zext_ln203_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%linebuffer_V_4_addr_1 = getelementptr [2048 x i16]* @linebuffer_V_4, i64 0, i64 %zext_ln203_13" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 66 'getelementptr' 'linebuffer_V_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (3.25ns)   --->   "%tmp_V = load i16* %linebuffer_V_4_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 67 'load' 'tmp_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 68 [1/2] (3.25ns)   --->   "%tmp1_V = load i16* %tmpinput_V_addr_4, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 68 'load' 'tmp1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i2 %add_ln187 to i7" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 69 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/2] (3.25ns)   --->   "%tmp_V = load i16* %linebuffer_V_4_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 70 'load' 'tmp_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_7 : Operation 71 [1/1] (1.76ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv2d_stream.h:189]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 3.60>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%i2_0 = phi i5 [ 0, %2 ], [ %i2, %4 ]"   --->   Operation 72 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.36ns)   --->   "%icmp_ln189 = icmp eq i5 %i2_0, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:189]   --->   Operation 73 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)"   --->   Operation 74 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (1.78ns)   --->   "%i2 = add i5 %i2_0, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 75 'add' 'i2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln189, label %5, label %4" [firmware/nnet_utils/nnet_conv2d_stream.h:189]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_18 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i2_0, i1 false)" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 77 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln203_16 = zext i6 %tmp_18 to i7" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 78 'zext' 'zext_ln203_16' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (1.82ns)   --->   "%add_ln203_9 = add i7 %zext_ln203_16, %zext_ln187" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 79 'add' 'add_ln203_9' <Predicate = (!icmp_ln189)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_21 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i2, i1 false)" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 80 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln203_19 = zext i6 %tmp_21 to i7" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 81 'zext' 'zext_ln203_19' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (1.82ns)   --->   "%add_ln203_11 = add i7 %zext_ln203_19, %zext_ln187" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 82 'add' 'add_ln203_11' <Predicate = (!icmp_ln189)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (3.25ns)   --->   "store i16 %tmp1_V, i16* %linebuffer_V_4_addr_1, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 83 'store' <Predicate = (icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_8 : Operation 84 [1/1] (1.56ns)   --->   "%sub_ln195 = sub i2 -2, %i1_0" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 84 'sub' 'sub_ln195' <Predicate = (icmp_ln189)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_17 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %sub_ln195, i5 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 85 'bitconcatenate' 'tmp_17' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i7 %tmp_17 to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 86 'zext' 'zext_ln203_14' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.87ns)   --->   "%add_ln203_8 = add i8 %zext_ln203_12, %zext_ln203_14" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 87 'add' 'add_ln203_8' <Predicate = (icmp_ln189)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (1.56ns)   --->   "%i1 = add i2 %i1_0, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 88 'add' 'i1' <Predicate = (icmp_ln189)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.54>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_192 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %add_ln203_9, i5 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 89 'bitconcatenate' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i12 %tmp_192 to i13" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 90 'zext' 'zext_ln203_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.54ns)   --->   "%add_ln203_10 = add i13 %zext_ln203_17, %zext_ln203" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 91 'add' 'add_ln203_10' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_193 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %add_ln203_11, i5 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 92 'bitconcatenate' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln203_20 = zext i12 %tmp_193 to i13" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 93 'zext' 'zext_ln203_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (1.54ns)   --->   "%add_ln203_12 = add i13 %zext_ln203_20, %zext_ln203" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 94 'add' 'add_ln203_12' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln203_21 = zext i13 %add_ln203_12 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 95 'zext' 'zext_ln203_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%linebuffer_V_4_addr_3 = getelementptr [2048 x i16]* @linebuffer_V_4, i64 0, i64 %zext_ln203_21" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 96 'getelementptr' 'linebuffer_V_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [2/2] (3.25ns)   --->   "%linebuffer_V_4_load = load i16* %linebuffer_V_4_addr_3, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 97 'load' 'linebuffer_V_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 98 [1/2] (3.25ns)   --->   "%linebuffer_V_4_load = load i16* %linebuffer_V_4_addr_3, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 98 'load' 'linebuffer_V_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i13 %add_ln203_10 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 99 'zext' 'zext_ln203_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%linebuffer_V_4_addr_2 = getelementptr [2048 x i16]* @linebuffer_V_4, i64 0, i64 %zext_ln203_18" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 100 'getelementptr' 'linebuffer_V_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (3.25ns)   --->   "store i16 %linebuffer_V_4_load, i16* %linebuffer_V_4_addr_2, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 101 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv2d_stream.h:189]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 3.25>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i8 %add_ln203_8 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 103 'zext' 'zext_ln203_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%tmpinput_V_addr_5 = getelementptr [96 x i16]* %tmpinput_V, i64 0, i64 %zext_ln203_15" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 104 'getelementptr' 'tmpinput_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (3.25ns)   --->   "store i16 %tmp_V, i16* %tmpinput_V_addr_5, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 105 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 1.87>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%i0_0_i = phi i2 [ %i0_2, %.preheader18.loopexit ], [ 0, %.preheader18.preheader ]"   --->   Operation 107 'phi' 'i0_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.95ns)   --->   "%icmp_ln122 = icmp eq i2 %i0_0_i, -2" [firmware/nnet_utils/nnet_conv2d_stream.h:122->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 108 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 109 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (1.56ns)   --->   "%i0_2 = add i2 %i0_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:122->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 110 'add' 'i0_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln122, label %.preheader17.preheader, label %.preheader5.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:122->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i2 %i0_0_i to i1" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 112 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %trunc_ln126, i5 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 113 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln126_7 = zext i6 %shl_ln to i7" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 114 'zext' 'zext_ln126_7' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (1.87ns)   --->   "%add_ln126 = add i7 32, %zext_ln126_7" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 115 'add' 'add_ln126' <Predicate = (!icmp_ln122)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (1.76ns)   --->   "br label %.preheader5.i" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 116 'br' <Predicate = (!icmp_ln122)> <Delay = 1.76>
ST_14 : Operation 117 [1/1] (1.76ns)   --->   "br label %.preheader17" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 117 'br' <Predicate = (icmp_ln122)> <Delay = 1.76>

State 15 <SV = 3> <Delay = 1.82>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%i1_0_i = phi i2 [ 0, %.preheader5.preheader.i ], [ %i1_4, %.preheader5.i.loopexit ]"   --->   Operation 118 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.95ns)   --->   "%icmp_ln124 = icmp eq i2 %i1_0_i, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 119 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 120 'speclooptripcount' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (1.56ns)   --->   "%i1_4 = add i2 %i1_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 121 'add' 'i1_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.preheader18.loopexit, label %.preheader4.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln126_3 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %i1_0_i, i7 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 123 'bitconcatenate' 'shl_ln126_3' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln126_8 = zext i9 %shl_ln126_3 to i10" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 124 'zext' 'zext_ln126_8' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln126_4 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %i1_0_i, i5 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 125 'bitconcatenate' 'shl_ln126_4' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln126_9 = zext i7 %shl_ln126_4 to i10" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 126 'zext' 'zext_ln126_9' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (1.82ns)   --->   "%sub_ln126 = sub i10 %zext_ln126_8, %zext_ln126_9" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 127 'sub' 'sub_ln126' <Predicate = (!icmp_ln124)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 128 [1/1] (1.76ns)   --->   "br label %.preheader4.i" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 128 'br' <Predicate = (!icmp_ln124)> <Delay = 1.76>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "br label %.preheader18"   --->   Operation 129 'br' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 3.60>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%i2_0_i = phi i6 [ %i2_4, %6 ], [ 0, %.preheader4.preheader.i ]"   --->   Operation 130 'phi' 'i2_0_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i6 %i2_0_i to i7" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 131 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (1.42ns)   --->   "%icmp_ln125 = icmp eq i6 %i2_0_i, -32" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 132 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 133 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (1.82ns)   --->   "%i2_4 = add i6 %i2_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 134 'add' 'i2_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %.preheader5.i.loopexit, label %6" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (1.82ns)   --->   "%add_ln126_6 = add i7 %zext_ln126_7, %zext_ln125" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 136 'add' 'add_ln126_6' <Predicate = (!icmp_ln125)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln126_10 = zext i7 %add_ln126_6 to i10" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 137 'zext' 'zext_ln126_10' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (1.73ns)   --->   "%add_ln126_5 = add i10 %zext_ln126_10, %sub_ln126" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 138 'add' 'add_ln126_5' <Predicate = (!icmp_ln125)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (1.87ns)   --->   "%add_ln126_7 = add i7 %add_ln126, %zext_ln125" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 139 'add' 'add_ln126_7' <Predicate = (!icmp_ln125)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln126_11 = zext i7 %add_ln126_7 to i10" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 140 'zext' 'zext_ln126_11' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (1.73ns)   --->   "%add_ln126_8 = add i10 %zext_ln126_11, %sub_ln126" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 141 'add' 'add_ln126_8' <Predicate = (!icmp_ln125)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader5.i"   --->   Operation 142 'br' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 3.25>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln126_2 = sext i10 %add_ln126_8 to i32" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 143 'sext' 'sext_ln126_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i32 %sext_ln126_2 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 144 'zext' 'zext_ln126_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%output_V_addr_3 = getelementptr [288 x i16]* %output_V, i64 0, i64 %zext_ln126_2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 145 'getelementptr' 'output_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [2/2] (3.25ns)   --->   "%output_V_load = load i16* %output_V_addr_3, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 146 'load' 'output_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>

State 18 <SV = 6> <Delay = 3.25>
ST_18 : Operation 147 [1/2] (3.25ns)   --->   "%output_V_load = load i16* %output_V_addr_3, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 147 'load' 'output_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>

State 19 <SV = 7> <Delay = 3.25>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i10 %add_ln126_5 to i32" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 148 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i32 %sext_ln126 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 149 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%output_V_addr_4 = getelementptr [288 x i16]* %output_V, i64 0, i64 %zext_ln126" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 150 'getelementptr' 'output_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (3.25ns)   --->   "store i16 %output_V_load, i16* %output_V_addr_4, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 151 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "br label %.preheader4.i" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 3> <Delay = 1.82>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "%i11_0_i = phi i2 [ %i1_3, %.preheader17.loopexit ], [ 0, %.preheader17.preheader ]"   --->   Operation 153 'phi' 'i11_0_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.95ns)   --->   "%icmp_ln131 = icmp eq i2 %i11_0_i, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 154 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 155 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (1.56ns)   --->   "%i1_3 = add i2 %i11_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 156 'add' 'i1_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131, label %"shift_right_small<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>.exit", label %.preheader.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln2 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %i11_0_i, i7 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 158 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln134_2 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %i11_0_i, i5 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 159 'bitconcatenate' 'shl_ln134_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln134_3 = zext i7 %shl_ln134_2 to i9" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 160 'zext' 'zext_ln134_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_20 : Operation 161 [1/1] (1.82ns)   --->   "%sub_ln134 = sub i9 %shl_ln2, %zext_ln134_3" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 161 'sub' 'sub_ln134' <Predicate = (!icmp_ln131)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i7 %shl_ln134_2 to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 162 'zext' 'zext_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (1.76ns)   --->   "br label %.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 163 'br' <Predicate = (!icmp_ln131)> <Delay = 1.76>
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:199]   --->   Operation 164 'ret' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 21 <SV = 4> <Delay = 1.87>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%i22_0_i = phi i6 [ %i2_3, %7 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 165 'phi' 'i22_0_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (1.42ns)   --->   "%icmp_ln133 = icmp eq i6 %i22_0_i, -32" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 166 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 167 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (1.82ns)   --->   "%i2_3 = add i6 %i22_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 168 'add' 'i2_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %.preheader17.loopexit, label %7" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%or_ln = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 true, i6 %i22_0_i)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 170 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln134_4 = zext i7 %or_ln to i9" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 171 'zext' 'zext_ln134_4' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (1.82ns)   --->   "%add_ln134 = add i9 %sub_ln134, %zext_ln134_4" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 172 'add' 'add_ln134' <Predicate = (!icmp_ln133)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln203_22 = zext i6 %i22_0_i to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 173 'zext' 'zext_ln203_22' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_21 : Operation 174 [1/1] (1.87ns)   --->   "%add_ln203_13 = add i8 %zext_ln133, %zext_ln203_22" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 174 'add' 'add_ln203_13' <Predicate = (!icmp_ln133)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 175 [1/1] (0.00ns)   --->   "br label %.preheader17"   --->   Operation 175 'br' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 22 <SV = 5> <Delay = 3.25>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln203_23 = zext i8 %add_ln203_13 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 176 'zext' 'zext_ln203_23' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%tmpinput_V_addr_6 = getelementptr [96 x i16]* %tmpinput_V, i64 0, i64 %zext_ln203_23" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 177 'getelementptr' 'tmpinput_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [2/2] (3.25ns)   --->   "%tmpinput_V_load = load i16* %tmpinput_V_addr_6, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 178 'load' 'tmpinput_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>

State 23 <SV = 6> <Delay = 3.25>
ST_23 : Operation 179 [1/2] (3.25ns)   --->   "%tmpinput_V_load = load i16* %tmpinput_V_addr_6, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 179 'load' 'tmpinput_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>

State 24 <SV = 7> <Delay = 3.25>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i9 %add_ln134 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 180 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [288 x i16]* %output_V, i64 0, i64 %zext_ln134" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 181 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (3.25ns)   --->   "store i16 %tmpinput_V_load, i16* %output_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 182 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_24 : Operation 183 [1/1] (0.00ns)   --->   "br label %.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linebuffer_V_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmpinput_V            (alloca           ) [ 0011111111111111111111111]
br_ln177              (br               ) [ 0111111111111100000000000]
i0_0                  (phi              ) [ 0011100000000000000000000]
icmp_ln177            (icmp             ) [ 0011111111111100000000000]
empty                 (speclooptripcount) [ 0000000000000000000000000]
i0                    (add              ) [ 0111111111111100000000000]
br_ln177              (br               ) [ 0000000000000000000000000]
zext_ln179            (zext             ) [ 0000000000000000000000000]
data_V_addr           (getelementptr    ) [ 0001000000000000000000000]
br_ln122              (br               ) [ 0011111111111111111100000]
data_V_load           (load             ) [ 0000100000000000000000000]
zext_ln203            (zext             ) [ 0000011111111100000000000]
zext_ln203_11         (zext             ) [ 0000011111111100000000000]
zext_ln203_12         (zext             ) [ 0000011111111100000000000]
tmp                   (bitconcatenate   ) [ 0000000000000000000000000]
tmpinput_V_addr       (getelementptr    ) [ 0000000000000000000000000]
store_ln179           (store            ) [ 0000000000000000000000000]
br_ln180              (br               ) [ 0011111111111100000000000]
i1_0                  (phi              ) [ 0000011111111000000000000]
icmp_ln180            (icmp             ) [ 0011111111111100000000000]
empty_99              (speclooptripcount) [ 0000000000000000000000000]
br_ln180              (br               ) [ 0000000000000000000000000]
xor_ln182             (xor              ) [ 0000000000000000000000000]
tmp_14                (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln182            (zext             ) [ 0000000000000000000000000]
add_ln182             (add              ) [ 0000001000000000000000000]
add_ln187             (add              ) [ 0000001100000000000000000]
tmp_15                (bitconcatenate   ) [ 0000001000000000000000000]
zext_ln187_4          (zext             ) [ 0000000000000000000000000]
add_ln187_2           (add              ) [ 0000001000000000000000000]
br_ln0                (br               ) [ 0111111111111100000000000]
zext_ln182_2          (zext             ) [ 0000000000000000000000000]
tmpinput_V_addr_4     (getelementptr    ) [ 0000000100000000000000000]
zext_ln187_3          (zext             ) [ 0000000000000000000000000]
zext_ln187_5          (zext             ) [ 0000000000000000000000000]
linebuffer_V_4_addr   (getelementptr    ) [ 0000000100000000000000000]
add_ln203             (add              ) [ 0000000000000000000000000]
add_ln203_7           (add              ) [ 0000000000000000000000000]
zext_ln203_13         (zext             ) [ 0000000000000000000000000]
linebuffer_V_4_addr_1 (getelementptr    ) [ 0000000111111000000000000]
tmp1_V                (load             ) [ 0000000011111000000000000]
zext_ln187            (zext             ) [ 0000000011111000000000000]
tmp_V                 (load             ) [ 0000000011111100000000000]
br_ln189              (br               ) [ 0011111111111100000000000]
i2_0                  (phi              ) [ 0000000010000000000000000]
icmp_ln189            (icmp             ) [ 0011111111111100000000000]
empty_100             (speclooptripcount) [ 0000000000000000000000000]
i2                    (add              ) [ 0011111111111100000000000]
br_ln189              (br               ) [ 0000000000000000000000000]
tmp_18                (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln203_16         (zext             ) [ 0000000000000000000000000]
add_ln203_9           (add              ) [ 0000000001000000000000000]
tmp_21                (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln203_19         (zext             ) [ 0000000000000000000000000]
add_ln203_11          (add              ) [ 0000000001000000000000000]
store_ln193           (store            ) [ 0000000000000000000000000]
sub_ln195             (sub              ) [ 0000000000000000000000000]
tmp_17                (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln203_14         (zext             ) [ 0000000000000000000000000]
add_ln203_8           (add              ) [ 0000000000000100000000000]
i1                    (add              ) [ 0011110000000100000000000]
tmp_192               (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln203_17         (zext             ) [ 0000000000000000000000000]
add_ln203_10          (add              ) [ 0000000000111000000000000]
tmp_193               (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln203_20         (zext             ) [ 0000000000000000000000000]
add_ln203_12          (add              ) [ 0000000000100000000000000]
zext_ln203_21         (zext             ) [ 0000000000000000000000000]
linebuffer_V_4_addr_3 (getelementptr    ) [ 0000000000010000000000000]
linebuffer_V_4_load   (load             ) [ 0000000000001000000000000]
zext_ln203_18         (zext             ) [ 0000000000000000000000000]
linebuffer_V_4_addr_2 (getelementptr    ) [ 0000000000000000000000000]
store_ln190           (store            ) [ 0000000000000000000000000]
br_ln189              (br               ) [ 0011111111111100000000000]
zext_ln203_15         (zext             ) [ 0000000000000000000000000]
tmpinput_V_addr_5     (getelementptr    ) [ 0000000000000000000000000]
store_ln195           (store            ) [ 0000000000000000000000000]
br_ln180              (br               ) [ 0011111111111100000000000]
i0_0_i                (phi              ) [ 0000000000000010000000000]
icmp_ln122            (icmp             ) [ 0000000000000011111100000]
empty_101             (speclooptripcount) [ 0000000000000000000000000]
i0_2                  (add              ) [ 0010000000000011111100000]
br_ln122              (br               ) [ 0000000000000000000000000]
trunc_ln126           (trunc            ) [ 0000000000000000000000000]
shl_ln                (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln126_7          (zext             ) [ 0000000000000001111100000]
add_ln126             (add              ) [ 0000000000000001111100000]
br_ln124              (br               ) [ 0000000000000011111100000]
br_ln131              (br               ) [ 0000000000000011111111111]
i1_0_i                (phi              ) [ 0000000000000001000000000]
icmp_ln124            (icmp             ) [ 0000000000000011111100000]
empty_102             (speclooptripcount) [ 0000000000000000000000000]
i1_4                  (add              ) [ 0000000000000011111100000]
br_ln124              (br               ) [ 0000000000000000000000000]
shl_ln126_3           (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln126_8          (zext             ) [ 0000000000000000000000000]
shl_ln126_4           (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln126_9          (zext             ) [ 0000000000000000000000000]
sub_ln126             (sub              ) [ 0000000000000000111100000]
br_ln125              (br               ) [ 0000000000000011111100000]
br_ln0                (br               ) [ 0010000000000011111100000]
i2_0_i                (phi              ) [ 0000000000000000100000000]
zext_ln125            (zext             ) [ 0000000000000000000000000]
icmp_ln125            (icmp             ) [ 0000000000000011111100000]
empty_103             (speclooptripcount) [ 0000000000000000000000000]
i2_4                  (add              ) [ 0000000000000011111100000]
br_ln125              (br               ) [ 0000000000000000000000000]
add_ln126_6           (add              ) [ 0000000000000000000000000]
zext_ln126_10         (zext             ) [ 0000000000000000000000000]
add_ln126_5           (add              ) [ 0000000000000000011100000]
add_ln126_7           (add              ) [ 0000000000000000000000000]
zext_ln126_11         (zext             ) [ 0000000000000000000000000]
add_ln126_8           (add              ) [ 0000000000000000010000000]
br_ln0                (br               ) [ 0000000000000011111100000]
sext_ln126_2          (sext             ) [ 0000000000000000000000000]
zext_ln126_2          (zext             ) [ 0000000000000000000000000]
output_V_addr_3       (getelementptr    ) [ 0000000000000000001000000]
output_V_load         (load             ) [ 0000000000000000000100000]
sext_ln126            (sext             ) [ 0000000000000000000000000]
zext_ln126            (zext             ) [ 0000000000000000000000000]
output_V_addr_4       (getelementptr    ) [ 0000000000000000000000000]
store_ln126           (store            ) [ 0000000000000000000000000]
br_ln125              (br               ) [ 0000000000000011111100000]
i11_0_i               (phi              ) [ 0000000000000000000010000]
icmp_ln131            (icmp             ) [ 0000000000000000000011111]
empty_104             (speclooptripcount) [ 0000000000000000000000000]
i1_3                  (add              ) [ 0000000000000010000011111]
br_ln131              (br               ) [ 0000000000000000000000000]
shl_ln2               (bitconcatenate   ) [ 0000000000000000000000000]
shl_ln134_2           (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln134_3          (zext             ) [ 0000000000000000000000000]
sub_ln134             (sub              ) [ 0000000000000000000001111]
zext_ln133            (zext             ) [ 0000000000000000000001111]
br_ln133              (br               ) [ 0000000000000000000011111]
ret_ln199             (ret              ) [ 0000000000000000000000000]
i22_0_i               (phi              ) [ 0000000000000000000001000]
icmp_ln133            (icmp             ) [ 0000000000000000000011111]
empty_105             (speclooptripcount) [ 0000000000000000000000000]
i2_3                  (add              ) [ 0000000000000000000011111]
br_ln133              (br               ) [ 0000000000000000000000000]
or_ln                 (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln134_4          (zext             ) [ 0000000000000000000000000]
add_ln134             (add              ) [ 0000000000000000000000111]
zext_ln203_22         (zext             ) [ 0000000000000000000000000]
add_ln203_13          (add              ) [ 0000000000000000000000100]
br_ln0                (br               ) [ 0000000000000010000011111]
zext_ln203_23         (zext             ) [ 0000000000000000000000000]
tmpinput_V_addr_6     (getelementptr    ) [ 0000000000000000000000010]
tmpinput_V_load       (load             ) [ 0000000000000000000000001]
zext_ln134            (zext             ) [ 0000000000000000000000000]
output_V_addr         (getelementptr    ) [ 0000000000000000000000000]
store_ln134           (store            ) [ 0000000000000000000000000]
br_ln133              (br               ) [ 0000000000000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="linebuffer_V_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer_V_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="tmpinput_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmpinput_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="5" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V_load/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="tmpinput_V_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="64" slack="0"/>
<pin id="87" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpinput_V_addr/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="7" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="1"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln179/4 tmp1_V/6 store_ln195/13 tmpinput_V_load/22 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmpinput_V_addr_4_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="8" slack="0"/>
<pin id="99" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpinput_V_addr_4/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="linebuffer_V_4_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_4_addr/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="linebuffer_V_4_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="12" slack="0"/>
<pin id="113" dir="1" index="3" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_4_addr_1/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="1"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp_V/6 store_ln193/8 linebuffer_V_4_load/10 store_ln190/12 "/>
</bind>
</comp>

<comp id="122" class="1004" name="linebuffer_V_4_addr_3_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="13" slack="0"/>
<pin id="126" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_4_addr_3/10 "/>
</bind>
</comp>

<comp id="130" class="1004" name="linebuffer_V_4_addr_2_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="13" slack="0"/>
<pin id="134" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_4_addr_2/12 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmpinput_V_addr_5_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpinput_V_addr_5/13 "/>
</bind>
</comp>

<comp id="145" class="1004" name="output_V_addr_3_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_3/17 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="1"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_V_load/17 store_ln126/19 store_ln134/24 "/>
</bind>
</comp>

<comp id="158" class="1004" name="output_V_addr_4_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_4/19 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmpinput_V_addr_6_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpinput_V_addr_6/22 "/>
</bind>
</comp>

<comp id="173" class="1004" name="output_V_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="9" slack="0"/>
<pin id="177" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/24 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i0_0_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="1"/>
<pin id="183" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i0_0 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="i0_0_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i0_0/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="i1_0_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="1"/>
<pin id="195" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="i1_0_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="2" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="205" class="1005" name="i2_0_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="1"/>
<pin id="207" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="i2_0_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/8 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i0_0_i_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="1"/>
<pin id="218" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i0_0_i (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="i0_0_i_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="1" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i0_0_i/14 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i1_0_i_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="1"/>
<pin id="229" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="i1_0_i_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="2" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i/15 "/>
</bind>
</comp>

<comp id="238" class="1005" name="i2_0_i_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="1"/>
<pin id="240" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i2_0_i (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="i2_0_i_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0_i/16 "/>
</bind>
</comp>

<comp id="249" class="1005" name="i11_0_i_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="1"/>
<pin id="251" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i11_0_i (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="i11_0_i_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="1" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i11_0_i/20 "/>
</bind>
</comp>

<comp id="260" class="1005" name="i22_0_i_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="1"/>
<pin id="262" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i22_0_i (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="i22_0_i_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="1" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i22_0_i/21 "/>
</bind>
</comp>

<comp id="271" class="1005" name="reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="1"/>
<pin id="273" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_V tmpinput_V_load "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln177_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="6" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="i0_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln179_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln203_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="2"/>
<pin id="296" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln203_11_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="2"/>
<pin id="300" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_11/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln203_12_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="2"/>
<pin id="304" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_12/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="2"/>
<pin id="310" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln180_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="0" index="1" bw="2" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="xor_ln182_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="0"/>
<pin id="323" dir="0" index="1" bw="2" slack="0"/>
<pin id="324" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln182/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_14_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="0" index="1" bw="2" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln182_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln182_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="1"/>
<pin id="341" dir="0" index="1" bw="7" slack="0"/>
<pin id="342" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln182/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln187_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_15_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="0" index="1" bw="2" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln187_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="0"/>
<pin id="360" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_4/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln187_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="1"/>
<pin id="364" dir="0" index="1" bw="7" slack="0"/>
<pin id="365" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187_2/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln182_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182_2/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln187_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="1"/>
<pin id="373" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_3/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln187_5_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="1"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_5/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln203_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="0" index="1" bw="12" slack="0"/>
<pin id="381" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln203_7_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="2"/>
<pin id="386" dir="0" index="1" bw="12" slack="0"/>
<pin id="387" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_7/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln203_13_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_13/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln187_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="2"/>
<pin id="396" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln189_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="5" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/8 "/>
</bind>
</comp>

<comp id="403" class="1004" name="i2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_18_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="0"/>
<pin id="411" dir="0" index="1" bw="5" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln203_16_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="0"/>
<pin id="419" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_16/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln203_9_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="6" slack="0"/>
<pin id="423" dir="0" index="1" bw="2" slack="1"/>
<pin id="424" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_9/8 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_21_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln203_19_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="0"/>
<pin id="436" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_19/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln203_11_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="0" index="1" bw="2" slack="1"/>
<pin id="441" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_11/8 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sub_ln195_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="0"/>
<pin id="445" dir="0" index="1" bw="2" slack="3"/>
<pin id="446" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln195/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_17_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="0"/>
<pin id="451" dir="0" index="1" bw="2" slack="0"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln203_14_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_14/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln203_8_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="6" slack="4"/>
<pin id="463" dir="0" index="1" bw="7" slack="0"/>
<pin id="464" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_8/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="i1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="3"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_192_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="12" slack="0"/>
<pin id="474" dir="0" index="1" bw="7" slack="1"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_192/9 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln203_17_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="12" slack="0"/>
<pin id="481" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_17/9 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln203_10_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="12" slack="0"/>
<pin id="485" dir="0" index="1" bw="6" slack="5"/>
<pin id="486" dir="1" index="2" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_10/9 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_193_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="12" slack="0"/>
<pin id="490" dir="0" index="1" bw="7" slack="1"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_193/9 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln203_20_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="12" slack="0"/>
<pin id="497" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_20/9 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln203_12_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="12" slack="0"/>
<pin id="501" dir="0" index="1" bw="6" slack="5"/>
<pin id="502" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_12/9 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln203_21_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="13" slack="1"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_21/10 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln203_18_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="13" slack="3"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_18/12 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln203_15_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="1"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_15/13 "/>
</bind>
</comp>

<comp id="516" class="1004" name="icmp_ln122_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="0" index="1" bw="2" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/14 "/>
</bind>
</comp>

<comp id="522" class="1004" name="i0_2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="2" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0_2/14 "/>
</bind>
</comp>

<comp id="528" class="1004" name="trunc_ln126_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="0"/>
<pin id="530" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln126/14 "/>
</bind>
</comp>

<comp id="532" class="1004" name="shl_ln_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/14 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln126_7_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="0"/>
<pin id="542" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_7/14 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln126_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="7" slack="0"/>
<pin id="546" dir="0" index="1" bw="6" slack="0"/>
<pin id="547" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/14 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln124_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="0"/>
<pin id="552" dir="0" index="1" bw="2" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/15 "/>
</bind>
</comp>

<comp id="556" class="1004" name="i1_4_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="2" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_4/15 "/>
</bind>
</comp>

<comp id="562" class="1004" name="shl_ln126_3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="9" slack="0"/>
<pin id="564" dir="0" index="1" bw="2" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln126_3/15 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln126_8_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="9" slack="0"/>
<pin id="572" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_8/15 "/>
</bind>
</comp>

<comp id="574" class="1004" name="shl_ln126_4_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="0"/>
<pin id="576" dir="0" index="1" bw="2" slack="0"/>
<pin id="577" dir="0" index="2" bw="1" slack="0"/>
<pin id="578" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln126_4/15 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln126_9_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="7" slack="0"/>
<pin id="584" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_9/15 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sub_ln126_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="9" slack="0"/>
<pin id="588" dir="0" index="1" bw="7" slack="0"/>
<pin id="589" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln126/15 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln125_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="6" slack="0"/>
<pin id="594" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/16 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln125_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="6" slack="0"/>
<pin id="598" dir="0" index="1" bw="6" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/16 "/>
</bind>
</comp>

<comp id="602" class="1004" name="i2_4_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="6" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2_4/16 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln126_6_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="6" slack="2"/>
<pin id="610" dir="0" index="1" bw="6" slack="0"/>
<pin id="611" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_6/16 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln126_10_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="7" slack="0"/>
<pin id="615" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_10/16 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln126_5_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="7" slack="0"/>
<pin id="619" dir="0" index="1" bw="10" slack="1"/>
<pin id="620" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_5/16 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln126_7_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="7" slack="2"/>
<pin id="624" dir="0" index="1" bw="6" slack="0"/>
<pin id="625" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_7/16 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln126_11_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="0"/>
<pin id="629" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_11/16 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln126_8_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="7" slack="0"/>
<pin id="633" dir="0" index="1" bw="10" slack="1"/>
<pin id="634" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_8/16 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sext_ln126_2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="10" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126_2/17 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln126_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_2/17 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sext_ln126_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="10" slack="3"/>
<pin id="646" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126/19 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln126_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="10" slack="0"/>
<pin id="649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/19 "/>
</bind>
</comp>

<comp id="652" class="1004" name="icmp_ln131_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="2" slack="0"/>
<pin id="654" dir="0" index="1" bw="2" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/20 "/>
</bind>
</comp>

<comp id="658" class="1004" name="i1_3_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="2" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_3/20 "/>
</bind>
</comp>

<comp id="664" class="1004" name="shl_ln2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="9" slack="0"/>
<pin id="666" dir="0" index="1" bw="2" slack="0"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/20 "/>
</bind>
</comp>

<comp id="672" class="1004" name="shl_ln134_2_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="7" slack="0"/>
<pin id="674" dir="0" index="1" bw="2" slack="0"/>
<pin id="675" dir="0" index="2" bw="1" slack="0"/>
<pin id="676" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln134_2/20 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln134_3_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="7" slack="0"/>
<pin id="682" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_3/20 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sub_ln134_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="9" slack="0"/>
<pin id="686" dir="0" index="1" bw="7" slack="0"/>
<pin id="687" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln134/20 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln133_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="7" slack="0"/>
<pin id="692" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/20 "/>
</bind>
</comp>

<comp id="694" class="1004" name="icmp_ln133_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="0"/>
<pin id="696" dir="0" index="1" bw="6" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/21 "/>
</bind>
</comp>

<comp id="700" class="1004" name="i2_3_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="6" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2_3/21 "/>
</bind>
</comp>

<comp id="706" class="1004" name="or_ln_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="7" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="0" index="2" bw="6" slack="0"/>
<pin id="710" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/21 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln134_4_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="7" slack="0"/>
<pin id="716" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_4/21 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln134_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="9" slack="1"/>
<pin id="720" dir="0" index="1" bw="7" slack="0"/>
<pin id="721" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/21 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln203_22_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="6" slack="0"/>
<pin id="725" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_22/21 "/>
</bind>
</comp>

<comp id="727" class="1004" name="add_ln203_13_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="7" slack="1"/>
<pin id="729" dir="0" index="1" bw="6" slack="0"/>
<pin id="730" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_13/21 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln203_23_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="1"/>
<pin id="734" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_23/22 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln134_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="9" slack="3"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/24 "/>
</bind>
</comp>

<comp id="743" class="1005" name="i0_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="6" slack="0"/>
<pin id="745" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i0 "/>
</bind>
</comp>

<comp id="748" class="1005" name="data_V_addr_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="5" slack="1"/>
<pin id="750" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="753" class="1005" name="data_V_load_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="16" slack="1"/>
<pin id="755" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_V_load "/>
</bind>
</comp>

<comp id="758" class="1005" name="zext_ln203_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="13" slack="5"/>
<pin id="760" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln203 "/>
</bind>
</comp>

<comp id="764" class="1005" name="zext_ln203_11_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="12" slack="2"/>
<pin id="766" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln203_11 "/>
</bind>
</comp>

<comp id="769" class="1005" name="zext_ln203_12_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="1"/>
<pin id="771" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_12 "/>
</bind>
</comp>

<comp id="779" class="1005" name="add_ln182_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="1"/>
<pin id="781" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln182 "/>
</bind>
</comp>

<comp id="784" class="1005" name="add_ln187_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="2" slack="2"/>
<pin id="786" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="add_ln187 "/>
</bind>
</comp>

<comp id="789" class="1005" name="tmp_15_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="7" slack="1"/>
<pin id="791" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="794" class="1005" name="add_ln187_2_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="1"/>
<pin id="796" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln187_2 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmpinput_V_addr_4_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="7" slack="1"/>
<pin id="801" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmpinput_V_addr_4 "/>
</bind>
</comp>

<comp id="804" class="1005" name="linebuffer_V_4_addr_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="11" slack="1"/>
<pin id="806" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_4_addr "/>
</bind>
</comp>

<comp id="809" class="1005" name="linebuffer_V_4_addr_1_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="11" slack="2"/>
<pin id="811" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="linebuffer_V_4_addr_1 "/>
</bind>
</comp>

<comp id="814" class="1005" name="zext_ln187_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="7" slack="1"/>
<pin id="816" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln187 "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_V_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="2"/>
<pin id="822" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="828" class="1005" name="i2_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="5" slack="0"/>
<pin id="830" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="833" class="1005" name="add_ln203_9_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="7" slack="1"/>
<pin id="835" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_9 "/>
</bind>
</comp>

<comp id="838" class="1005" name="add_ln203_11_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="7" slack="1"/>
<pin id="840" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_11 "/>
</bind>
</comp>

<comp id="843" class="1005" name="add_ln203_8_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="1"/>
<pin id="845" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_8 "/>
</bind>
</comp>

<comp id="848" class="1005" name="i1_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="2" slack="1"/>
<pin id="850" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="add_ln203_10_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="13" slack="3"/>
<pin id="855" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="add_ln203_10 "/>
</bind>
</comp>

<comp id="858" class="1005" name="add_ln203_12_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="13" slack="1"/>
<pin id="860" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_12 "/>
</bind>
</comp>

<comp id="863" class="1005" name="linebuffer_V_4_addr_3_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="11" slack="1"/>
<pin id="865" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_4_addr_3 "/>
</bind>
</comp>

<comp id="868" class="1005" name="linebuffer_V_4_load_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="16" slack="1"/>
<pin id="870" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_4_load "/>
</bind>
</comp>

<comp id="876" class="1005" name="i0_2_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="2" slack="0"/>
<pin id="878" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i0_2 "/>
</bind>
</comp>

<comp id="881" class="1005" name="zext_ln126_7_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="7" slack="2"/>
<pin id="883" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln126_7 "/>
</bind>
</comp>

<comp id="886" class="1005" name="add_ln126_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="7" slack="2"/>
<pin id="888" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln126 "/>
</bind>
</comp>

<comp id="894" class="1005" name="i1_4_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="2" slack="0"/>
<pin id="896" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i1_4 "/>
</bind>
</comp>

<comp id="899" class="1005" name="sub_ln126_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="10" slack="1"/>
<pin id="901" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln126 "/>
</bind>
</comp>

<comp id="908" class="1005" name="i2_4_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="6" slack="0"/>
<pin id="910" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i2_4 "/>
</bind>
</comp>

<comp id="913" class="1005" name="add_ln126_5_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="10" slack="3"/>
<pin id="915" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln126_5 "/>
</bind>
</comp>

<comp id="918" class="1005" name="add_ln126_8_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="10" slack="1"/>
<pin id="920" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln126_8 "/>
</bind>
</comp>

<comp id="923" class="1005" name="output_V_addr_3_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="9" slack="1"/>
<pin id="925" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr_3 "/>
</bind>
</comp>

<comp id="928" class="1005" name="output_V_load_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="16" slack="1"/>
<pin id="930" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_V_load "/>
</bind>
</comp>

<comp id="936" class="1005" name="i1_3_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="2" slack="0"/>
<pin id="938" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i1_3 "/>
</bind>
</comp>

<comp id="941" class="1005" name="sub_ln134_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="9" slack="1"/>
<pin id="943" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln134 "/>
</bind>
</comp>

<comp id="946" class="1005" name="zext_ln133_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="1"/>
<pin id="948" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln133 "/>
</bind>
</comp>

<comp id="954" class="1005" name="i2_3_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="6" slack="0"/>
<pin id="956" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i2_3 "/>
</bind>
</comp>

<comp id="959" class="1005" name="add_ln134_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="9" slack="3"/>
<pin id="961" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="add_ln134 "/>
</bind>
</comp>

<comp id="964" class="1005" name="add_ln203_13_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="1"/>
<pin id="966" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_13 "/>
</bind>
</comp>

<comp id="969" class="1005" name="tmpinput_V_addr_6_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="7" slack="1"/>
<pin id="971" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmpinput_V_addr_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="83" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="101"><net_src comp="95" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="102" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="138" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="158" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="166" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="173" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="185" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="50" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="274"><net_src comp="89" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="281"><net_src comp="185" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="10" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="185" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="16" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="185" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="297"><net_src comp="181" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="181" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="181" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="20" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="22" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="181" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="314"><net_src comp="306" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="319"><net_src comp="197" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="26" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="197" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="26" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="321" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="197" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="26" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="30" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="344" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="32" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="367" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="382"><net_src comp="371" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="34" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="401"><net_src comp="209" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="36" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="209" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="40" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="42" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="209" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="44" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="409" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="42" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="403" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="44" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="46" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="193" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="30" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="32" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="449" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="193" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="24" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="48" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="32" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="482"><net_src comp="472" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="479" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="48" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="32" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="498"><net_src comp="488" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="504" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="511"><net_src comp="508" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="515"><net_src comp="512" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="520"><net_src comp="220" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="46" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="220" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="24" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="220" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="52" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="528" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="32" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="532" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="54" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="540" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="231" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="26" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="231" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="24" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="58" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="231" pin="4"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="60" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="573"><net_src comp="562" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="30" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="231" pin="4"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="32" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="585"><net_src comp="574" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="570" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="582" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="242" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="242" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="10" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="242" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="16" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="592" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="608" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="613" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="626"><net_src comp="592" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="630"><net_src comp="622" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="656"><net_src comp="253" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="26" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="253" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="24" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="58" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="253" pin="4"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="60" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="677"><net_src comp="30" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="253" pin="4"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="32" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="683"><net_src comp="672" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="664" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="680" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="672" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="264" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="10" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="264" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="16" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="711"><net_src comp="62" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="64" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="264" pin="4"/><net_sink comp="706" pin=2"/></net>

<net id="717"><net_src comp="706" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="714" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="726"><net_src comp="264" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="723" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="732" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="739"><net_src comp="736" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="746"><net_src comp="283" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="751"><net_src comp="70" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="756"><net_src comp="77" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="761"><net_src comp="294" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="767"><net_src comp="298" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="772"><net_src comp="302" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="775"><net_src comp="769" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="782"><net_src comp="339" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="787"><net_src comp="344" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="792"><net_src comp="350" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="797"><net_src comp="362" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="802"><net_src comp="95" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="807"><net_src comp="102" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="812"><net_src comp="109" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="817"><net_src comp="394" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="823"><net_src comp="116" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="831"><net_src comp="403" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="836"><net_src comp="421" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="841"><net_src comp="438" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="846"><net_src comp="461" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="851"><net_src comp="466" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="856"><net_src comp="483" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="861"><net_src comp="499" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="866"><net_src comp="122" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="871"><net_src comp="116" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="879"><net_src comp="522" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="884"><net_src comp="540" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="889"><net_src comp="544" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="897"><net_src comp="556" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="902"><net_src comp="586" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="911"><net_src comp="602" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="916"><net_src comp="617" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="921"><net_src comp="631" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="926"><net_src comp="145" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="931"><net_src comp="152" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="939"><net_src comp="658" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="944"><net_src comp="684" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="949"><net_src comp="690" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="957"><net_src comp="700" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="962"><net_src comp="718" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="967"><net_src comp="727" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="972"><net_src comp="166" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="89" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {19 24 }
	Port: linebuffer_V_4 | {8 12 }
 - Input state : 
	Port: cnnshift_arr_buffer<ap_fixed,ap_fixed,config5> : data_V | {2 3 }
	Port: cnnshift_arr_buffer<ap_fixed,ap_fixed,config5> : output_V | {17 18 }
	Port: cnnshift_arr_buffer<ap_fixed,ap_fixed,config5> : linebuffer_V_4 | {6 7 10 11 }
  - Chain level:
	State 1
	State 2
		icmp_ln177 : 1
		i0 : 1
		br_ln177 : 2
		zext_ln179 : 1
		data_V_addr : 2
		data_V_load : 3
	State 3
	State 4
		tmpinput_V_addr : 1
		store_ln179 : 2
	State 5
		icmp_ln180 : 1
		br_ln180 : 2
		xor_ln182 : 1
		tmp_14 : 1
		zext_ln182 : 2
		add_ln182 : 3
		add_ln187 : 1
		tmp_15 : 2
		zext_ln187_4 : 3
		add_ln187_2 : 4
	State 6
		tmpinput_V_addr_4 : 1
		tmp1_V : 2
		linebuffer_V_4_addr : 1
		add_ln203 : 1
		add_ln203_7 : 2
		zext_ln203_13 : 3
		linebuffer_V_4_addr_1 : 4
		tmp_V : 2
	State 7
	State 8
		icmp_ln189 : 1
		i2 : 1
		br_ln189 : 2
		tmp_18 : 1
		zext_ln203_16 : 2
		add_ln203_9 : 3
		tmp_21 : 2
		zext_ln203_19 : 3
		add_ln203_11 : 4
		tmp_17 : 1
		zext_ln203_14 : 2
		add_ln203_8 : 3
	State 9
		zext_ln203_17 : 1
		add_ln203_10 : 2
		zext_ln203_20 : 1
		add_ln203_12 : 2
	State 10
		linebuffer_V_4_addr_3 : 1
		linebuffer_V_4_load : 2
	State 11
	State 12
		linebuffer_V_4_addr_2 : 1
		store_ln190 : 2
	State 13
		tmpinput_V_addr_5 : 1
		store_ln195 : 2
	State 14
		icmp_ln122 : 1
		i0_2 : 1
		br_ln122 : 2
		trunc_ln126 : 1
		shl_ln : 2
		zext_ln126_7 : 3
		add_ln126 : 4
	State 15
		icmp_ln124 : 1
		i1_4 : 1
		br_ln124 : 2
		shl_ln126_3 : 1
		zext_ln126_8 : 2
		shl_ln126_4 : 1
		zext_ln126_9 : 2
		sub_ln126 : 3
	State 16
		zext_ln125 : 1
		icmp_ln125 : 1
		i2_4 : 1
		br_ln125 : 2
		add_ln126_6 : 2
		zext_ln126_10 : 3
		add_ln126_5 : 4
		add_ln126_7 : 2
		zext_ln126_11 : 3
		add_ln126_8 : 4
	State 17
		zext_ln126_2 : 1
		output_V_addr_3 : 2
		output_V_load : 3
	State 18
	State 19
		zext_ln126 : 1
		output_V_addr_4 : 2
		store_ln126 : 3
	State 20
		icmp_ln131 : 1
		i1_3 : 1
		br_ln131 : 2
		shl_ln2 : 1
		shl_ln134_2 : 1
		zext_ln134_3 : 2
		sub_ln134 : 3
		zext_ln133 : 2
	State 21
		icmp_ln133 : 1
		i2_3 : 1
		br_ln133 : 2
		or_ln : 1
		zext_ln134_4 : 2
		add_ln134 : 3
		zext_ln203_22 : 1
		add_ln203_13 : 2
	State 22
		tmpinput_V_addr_6 : 1
		tmpinput_V_load : 2
	State 23
	State 24
		output_V_addr : 1
		store_ln134 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       i0_fu_283      |    0    |    15   |
|          |   add_ln182_fu_339   |    0    |    15   |
|          |   add_ln187_fu_344   |    0    |    10   |
|          |  add_ln187_2_fu_362  |    0    |    15   |
|          |   add_ln203_fu_378   |    0    |    12   |
|          |  add_ln203_7_fu_384  |    0    |    12   |
|          |       i2_fu_403      |    0    |    15   |
|          |  add_ln203_9_fu_421  |    0    |    15   |
|          |  add_ln203_11_fu_438 |    0    |    15   |
|          |  add_ln203_8_fu_461  |    0    |    15   |
|          |       i1_fu_466      |    0    |    10   |
|          |  add_ln203_10_fu_483 |    0    |    12   |
|    add   |  add_ln203_12_fu_499 |    0    |    12   |
|          |      i0_2_fu_522     |    0    |    10   |
|          |   add_ln126_fu_544   |    0    |    15   |
|          |      i1_4_fu_556     |    0    |    10   |
|          |      i2_4_fu_602     |    0    |    15   |
|          |  add_ln126_6_fu_608  |    0    |    15   |
|          |  add_ln126_5_fu_617  |    0    |    14   |
|          |  add_ln126_7_fu_622  |    0    |    15   |
|          |  add_ln126_8_fu_631  |    0    |    14   |
|          |      i1_3_fu_658     |    0    |    10   |
|          |      i2_3_fu_700     |    0    |    15   |
|          |   add_ln134_fu_718   |    0    |    15   |
|          |  add_ln203_13_fu_727 |    0    |    15   |
|----------|----------------------|---------|---------|
|          |   icmp_ln177_fu_277  |    0    |    11   |
|          |   icmp_ln180_fu_315  |    0    |    8    |
|          |   icmp_ln189_fu_397  |    0    |    11   |
|   icmp   |   icmp_ln122_fu_516  |    0    |    8    |
|          |   icmp_ln124_fu_550  |    0    |    8    |
|          |   icmp_ln125_fu_596  |    0    |    11   |
|          |   icmp_ln131_fu_652  |    0    |    8    |
|          |   icmp_ln133_fu_694  |    0    |    11   |
|----------|----------------------|---------|---------|
|          |   sub_ln195_fu_443   |    0    |    10   |
|    sub   |   sub_ln126_fu_586   |    0    |    15   |
|          |   sub_ln134_fu_684   |    0    |    15   |
|----------|----------------------|---------|---------|
|    xor   |   xor_ln182_fu_321   |    0    |    2    |
|----------|----------------------|---------|---------|
|          |   zext_ln179_fu_289  |    0    |    0    |
|          |   zext_ln203_fu_294  |    0    |    0    |
|          | zext_ln203_11_fu_298 |    0    |    0    |
|          | zext_ln203_12_fu_302 |    0    |    0    |
|          |   zext_ln182_fu_335  |    0    |    0    |
|          |  zext_ln187_4_fu_358 |    0    |    0    |
|          |  zext_ln182_2_fu_367 |    0    |    0    |
|          |  zext_ln187_3_fu_371 |    0    |    0    |
|          |  zext_ln187_5_fu_374 |    0    |    0    |
|          | zext_ln203_13_fu_389 |    0    |    0    |
|          |   zext_ln187_fu_394  |    0    |    0    |
|          | zext_ln203_16_fu_417 |    0    |    0    |
|          | zext_ln203_19_fu_434 |    0    |    0    |
|          | zext_ln203_14_fu_457 |    0    |    0    |
|          | zext_ln203_17_fu_479 |    0    |    0    |
|          | zext_ln203_20_fu_495 |    0    |    0    |
|   zext   | zext_ln203_21_fu_504 |    0    |    0    |
|          | zext_ln203_18_fu_508 |    0    |    0    |
|          | zext_ln203_15_fu_512 |    0    |    0    |
|          |  zext_ln126_7_fu_540 |    0    |    0    |
|          |  zext_ln126_8_fu_570 |    0    |    0    |
|          |  zext_ln126_9_fu_582 |    0    |    0    |
|          |   zext_ln125_fu_592  |    0    |    0    |
|          | zext_ln126_10_fu_613 |    0    |    0    |
|          | zext_ln126_11_fu_627 |    0    |    0    |
|          |  zext_ln126_2_fu_639 |    0    |    0    |
|          |   zext_ln126_fu_647  |    0    |    0    |
|          |  zext_ln134_3_fu_680 |    0    |    0    |
|          |   zext_ln133_fu_690  |    0    |    0    |
|          |  zext_ln134_4_fu_714 |    0    |    0    |
|          | zext_ln203_22_fu_723 |    0    |    0    |
|          | zext_ln203_23_fu_732 |    0    |    0    |
|          |   zext_ln134_fu_736  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_306      |    0    |    0    |
|          |     tmp_14_fu_327    |    0    |    0    |
|          |     tmp_15_fu_350    |    0    |    0    |
|          |     tmp_18_fu_409    |    0    |    0    |
|          |     tmp_21_fu_426    |    0    |    0    |
|          |     tmp_17_fu_449    |    0    |    0    |
|bitconcatenate|    tmp_192_fu_472    |    0    |    0    |
|          |    tmp_193_fu_488    |    0    |    0    |
|          |     shl_ln_fu_532    |    0    |    0    |
|          |  shl_ln126_3_fu_562  |    0    |    0    |
|          |  shl_ln126_4_fu_574  |    0    |    0    |
|          |    shl_ln2_fu_664    |    0    |    0    |
|          |  shl_ln134_2_fu_672  |    0    |    0    |
|          |     or_ln_fu_706     |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln126_fu_528  |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |  sext_ln126_2_fu_636 |    0    |    0    |
|          |   sext_ln126_fu_644  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   454   |
|----------|----------------------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|tmpinput_V|    1   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    1   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln126_5_reg_913     |   10   |
|     add_ln126_8_reg_918     |   10   |
|      add_ln126_reg_886      |    7   |
|      add_ln134_reg_959      |    9   |
|      add_ln182_reg_779      |    8   |
|     add_ln187_2_reg_794     |    8   |
|      add_ln187_reg_784      |    2   |
|     add_ln203_10_reg_853    |   13   |
|     add_ln203_11_reg_838    |    7   |
|     add_ln203_12_reg_858    |   13   |
|     add_ln203_13_reg_964    |    8   |
|     add_ln203_8_reg_843     |    8   |
|     add_ln203_9_reg_833     |    7   |
|     data_V_addr_reg_748     |    5   |
|     data_V_load_reg_753     |   16   |
|        i0_0_i_reg_216       |    2   |
|         i0_0_reg_181        |    6   |
|         i0_2_reg_876        |    2   |
|          i0_reg_743         |    6   |
|       i11_0_i_reg_249       |    2   |
|        i1_0_i_reg_227       |    2   |
|         i1_0_reg_193        |    2   |
|         i1_3_reg_936        |    2   |
|         i1_4_reg_894        |    2   |
|          i1_reg_848         |    2   |
|       i22_0_i_reg_260       |    6   |
|        i2_0_i_reg_238       |    6   |
|         i2_0_reg_205        |    5   |
|         i2_3_reg_954        |    6   |
|         i2_4_reg_908        |    6   |
|          i2_reg_828         |    5   |
|linebuffer_V_4_addr_1_reg_809|   11   |
|linebuffer_V_4_addr_3_reg_863|   11   |
| linebuffer_V_4_addr_reg_804 |   11   |
| linebuffer_V_4_load_reg_868 |   16   |
|   output_V_addr_3_reg_923   |    9   |
|    output_V_load_reg_928    |   16   |
|           reg_271           |   16   |
|      sub_ln126_reg_899      |   10   |
|      sub_ln134_reg_941      |    9   |
|        tmp_15_reg_789       |    7   |
|        tmp_V_reg_820        |   16   |
|  tmpinput_V_addr_4_reg_799  |    7   |
|  tmpinput_V_addr_6_reg_969  |    7   |
|     zext_ln126_7_reg_881    |    7   |
|      zext_ln133_reg_946     |    8   |
|      zext_ln187_reg_814     |    7   |
|    zext_ln203_11_reg_764    |   12   |
|    zext_ln203_12_reg_769    |    8   |
|      zext_ln203_reg_758     |   13   |
+-----------------------------+--------+
|            Total            |   394  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_77 |  p0  |   2  |   5  |   10   ||    9    |
|  grp_access_fu_89 |  p0  |   6  |   7  |   42   ||    33   |
|  grp_access_fu_89 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_116 |  p0  |   6  |  11  |   66   ||    33   |
| grp_access_fu_116 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_152 |  p0  |   4  |   9  |   36   ||    21   |
| grp_access_fu_152 |  p1  |   2  |  16  |   32   ||    9    |
|    i0_0_reg_181   |  p0  |   2  |   6  |   12   ||    9    |
|    i1_0_reg_193   |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   266  || 16.3785 ||   141   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   454  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   16   |    -   |   141  |    -   |
|  Register |    -   |    -   |   394  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   16   |   394  |   595  |    0   |
+-----------+--------+--------+--------+--------+--------+
