# RISC-MIPS
MIPS 32 bit 5 Stage Pipelined Processor
Instructions : R-type: Add,Sub,Or,And,Sll,Srl,Slt,Nor,Sra
               Load,Store,Jump,Branch
Stalls on Hazards(Control and Data), and for Cache Misses.               
