
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.087108                       # Number of seconds simulated
sim_ticks                                 87108165842                       # Number of ticks simulated
final_tick                               128087216160                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 133709                       # Simulator instruction rate (inst/s)
host_op_rate                                   248918                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4858109                       # Simulator tick rate (ticks/s)
host_mem_usage                               17334360                       # Number of bytes of host memory used
host_seconds                                 17930.47                       # Real time elapsed on the host
sim_insts                                  2397461020                       # Number of instructions simulated
sim_ops                                    4463212147                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_10.inst        22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.data        13248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.inst        22336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.data        13184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_12.inst        22080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_12.data        13120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_13.inst        23104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_13.data        12800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             142592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_10.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_11.inst        22336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_12.inst        22080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_13.inst        23104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         90240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       134016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          134016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_10.inst          355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.data          207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.inst          349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.data          206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_12.inst          345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_12.data          205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_13.inst          361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_13.data          200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2094                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2094                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_10.inst       260825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.data       152087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.inst       256417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.data       151352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_12.inst       253478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_12.data       150617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_13.inst       265233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_13.data       146944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1636953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_10.inst       260825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_11.inst       256417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_12.inst       253478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_13.inst       265233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1035953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1538501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1538501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1538501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.inst       260825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.data       152087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.inst       256417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.data       151352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_12.inst       253478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_12.data       150617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_13.inst       265233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_13.data       146944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3175454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_10.inst::samples       355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_10.data::samples       207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_11.inst::samples       349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_11.data::samples       206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_12.inst::samples       345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_12.data::samples       205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_13.inst::samples       361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_13.data::samples       200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.084911753564                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          119                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          119                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6576                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1932                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2228                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2094                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2228                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2094                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 142592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  130944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  142592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               134016                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18               41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19               82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21              104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22               90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24              119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25              118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26              117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27               61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28               63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29               70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30               45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18               39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19               73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24              127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25              113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29               50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   86235324968                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2228                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2094                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     94.747489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.139362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    85.863723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2254     78.07%     78.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          466     16.14%     94.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           97      3.36%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      1.32%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           18      0.62%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      0.24%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.10%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.03%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            3      0.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2887                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.714286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.586276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.526386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2-3               1      0.84%      0.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6-7               2      1.68%      2.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9               3      2.52%      5.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11             6      5.04%     10.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13             6      5.04%     15.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            10      8.40%     23.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17            21     17.65%     41.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19            23     19.33%     60.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21            20     16.81%     77.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23            12     10.08%     87.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25             8      6.72%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27             3      2.52%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29             1      0.84%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33             2      1.68%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-81             1      0.84%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           119                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.193277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.150635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.230112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               55     46.22%     46.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.52%     48.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               50     42.02%     90.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      5.88%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.68%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      1.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           119                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.switch_cpus_10.inst        22720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_10.data        13248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_11.inst        22336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_11.data        13184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_12.inst        22080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_12.data        13120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_13.inst        23104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_13.data        12800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       130944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_10.inst 260825.145155855687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_10.data 152086.774781020067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_11.inst 256416.832843362354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_11.data 151352.056062271178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_12.inst 253477.957968366798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_12.data 150617.337343522289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_13.inst 265233.457468349021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_13.data 146943.743749777845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1503234.498560227454                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_10.inst          355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_10.data          207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_11.inst          349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_11.data          206                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_12.inst          345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_12.data          205                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_13.inst          361                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_13.data          200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2094                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_10.inst     47810918                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_10.data     17209523                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_11.inst     45222657                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_11.data     22678354                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_12.inst     48466023                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_12.data     19690145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_13.inst     49980431                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_13.data     16660216                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3419192734539                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_10.inst    134678.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_10.data     83137.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_11.inst    129577.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_11.data    110089.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_12.inst    140481.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_12.data     96049.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_13.inst    138449.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_13.data     83301.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1632852308.76                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    228746091                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               267718267                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7423696                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    102668.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               120160.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.54                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      929                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     458                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 41.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                21.87                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   19952643.44                       # Average gap between requests
system.mem_ctrls.pageHitRate                    32.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy             2381167.152000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             4203675.856800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            3017192.640000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy           2392082.784000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         226411609.116001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         127305223.533600                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         17672656.108800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    437290221.916800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    265647698.399999                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     24396555864.643200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           25482877392.151196                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            292.542922                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          85927088878                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     46615774                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     117250000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  84446792497                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1106862049                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     159525814                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1231120603                       # Time in different power states
system.mem_ctrls_1.actEnergy             2120751.360000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy             3743941.824000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            3093993.907200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy           2434545.792000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         202080809.330401                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         118181470.495200                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         15260165.491200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    387113732.544000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy    237159698.159999                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     24469913693.769604                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           25441482838.598400                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            292.067714                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          84093018206                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     40897215                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     104650000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  84732618737                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    988168602                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     151970560                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1089861623                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       179                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                2864                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   21                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::OFF   87108166737                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                2048                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          266898966                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4514                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         59126.930882                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1244.199424                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data   803.800576                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.607519                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.392481                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         1960                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1970856098                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1970856098                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data    173190308                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      173190308                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data     73118938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      73118938                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data    246309246                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       246309246                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data    246309246                       # number of overall hits
system.cpu0.dcache.overall_hits::total      246309246                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data        12143                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12143                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data        35315                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        35315                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data        47458                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         47458                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data        47458                       # number of overall misses
system.cpu0.dcache.overall_misses::total        47458                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data     79322955                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     79322955                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data    341748411                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    341748411                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data    421071366                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    421071366                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data    421071366                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    421071366                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data    173202451                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    173202451                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data     73154253                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     73154253                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data    246356704                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    246356704                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data    246356704                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    246356704                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.000070                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.000483                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000483                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.000193                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000193                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.000193                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000193                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data  6532.401795                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  6532.401795                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data  9677.146000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  9677.146000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data  8872.505500                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  8872.505500                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data  8872.505500                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  8872.505500                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2162                       # number of writebacks
system.cpu0.dcache.writebacks::total             2162                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus_10.data        10953                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10953                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus_10.data            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::.switch_cpus_10.data        10955                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10955                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus_10.data        10955                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10955                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data         1190                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1190                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data        35313                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        35313                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data        36503                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        36503                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data        36503                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        36503                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data     20529331                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     20529331                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data    329033504                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    329033504                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data    349562835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    349562835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data    349562835                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    349562835                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.000483                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000483                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.000148                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000148                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.000148                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000148                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data 17251.538655                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17251.538655                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data  9317.631014                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  9317.631014                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data  9576.276881                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  9576.276881                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data  9576.276881                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  9576.276881                       # average overall mshr miss latency
system.cpu0.dcache.replacements                  2466                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse         2046.044586                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          198852191                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            36483                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          5450.543842                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst  1795.077807                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst   250.966779                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.876503                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.122542                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999045                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         2046                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         2046                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        754371731                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       754371731                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst     94257596                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       94257596                       # number of ReadReq hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst     94257596                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        94257596                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst     94257596                       # number of overall hits
system.cpu0.icache.overall_hits::total       94257596                       # number of overall hits
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst        34566                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        34566                       # number of ReadReq misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst        34566                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         34566                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst        34566                       # number of overall misses
system.cpu0.icache.overall_misses::total        34566                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst    154578671                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    154578671                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst    154578671                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    154578671                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst    154578671                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    154578671                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst     94292162                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     94292162                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst     94292162                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     94292162                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst     94292162                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     94292162                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.000367                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000367                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.000367                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000367                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.000367                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000367                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst  4471.986085                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  4471.986085                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst  4471.986085                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  4471.986085                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst  4471.986085                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  4471.986085                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        11201                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   196.508772                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          401                       # number of writebacks
system.cpu0.icache.writebacks::total              401                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst          131                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst          131                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst          131                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst        34435                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        34435                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst        34435                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        34435                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst        34435                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        34435                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst    128150216                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    128150216                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst    128150216                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    128150216                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst    128150216                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    128150216                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.000365                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000365                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.000365                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000365                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.000365                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000365                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst  3721.510556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  3721.510556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst  3721.510556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  3721.510556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst  3721.510556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  3721.510556                       # average overall mshr miss latency
system.cpu0.icache.replacements                   401                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse              16384                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs             70605                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           17401                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            4.057525                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks  1238.155989                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst   916.169013                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data 13815.436705                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst   234.967792                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data   179.270501                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.075571                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.055919                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.843227                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.014341                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.010942                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4        16384                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          160069                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         160069                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::.writebacks         2162                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total         2162                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::.writebacks          401                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          401                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus_10.data        16211                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        16211                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus_10.data         1018                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         1018                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::.switch_cpus_10.inst           44                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           44                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus_10.data         1091                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total         1091                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.inst           44                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.data         2109                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total           2153                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.inst           44                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.data         2109                       # number of overall hits
system.cpu0.l2cache.overall_hits::total          2153                       # number of overall hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus_10.data        17826                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total        17826                       # number of UpgradeReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data          258                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          258                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst          355                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          355                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data           99                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total           99                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst          355                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data          357                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total          712                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst          355                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data          357                       # number of overall misses
system.cpu0.l2cache.overall_misses::total          712                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data     12780600                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     12780600                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst     66326481                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     66326481                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data     16888829                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     16888829                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst     66326481                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data     29669429                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total     95995910                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst     66326481                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data     29669429                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total     95995910                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks         2162                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total         2162                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::.writebacks          401                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          401                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus_10.data        34037                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        34037                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data         1276                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total         1276                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total          399                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data         1190                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total         1190                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst          399                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data         2466                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total         2865                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst          399                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data         2466                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total         2865                       # number of overall (read+write) accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus_10.data     0.523724                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.523724                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data     0.202194                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.202194                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst     0.889724                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.889724                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.083193                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.083193                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst     0.889724                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data     0.144769                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.248517                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst     0.889724                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data     0.144769                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.248517                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 49537.209302                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 49537.209302                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst 186835.157746                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 186835.157746                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 170594.232323                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 170594.232323                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst 186835.157746                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data 83107.644258                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 134825.716292                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst 186835.157746                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data 83107.644258                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 134825.716292                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks          836                       # number of writebacks
system.cpu0.l2cache.writebacks::total             836                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus_10.data        17826                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total        17826                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data          258                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          258                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst          355                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data           99                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total           99                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst          355                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data          357                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total          712                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst          355                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data          357                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total          712                       # number of overall MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_10.data    194651206                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total    194651206                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data     12226416                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     12226416                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst     65563941                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     65563941                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data     16676177                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     16676177                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst     65563941                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data     28902593                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total     94466534                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst     65563941                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data     28902593                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total     94466534                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_10.data     0.523724                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.523724                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.202194                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.202194                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst     0.889724                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.889724                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.083193                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.083193                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.889724                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.144769                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.248517                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.889724                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.144769                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.248517                       # mshr miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_10.data 10919.511163                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10919.511163                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 47389.209302                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 47389.209302                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst 184687.157746                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 184687.157746                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 168446.232323                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 168446.232323                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 184687.157746                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 80959.644258                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 132677.716292                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 184687.157746                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 80959.644258                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 132677.716292                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                 1017                       # number of replacements
system.cpu0.tol2bus.snoop_filter.tot_requests        73805                       # Total number of requests made to the snoop filter.
system.cpu0.tol2bus.snoop_filter.hit_single_requests         2877                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.tol2bus.snoop_filter.hit_multi_requests        68076                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.tol2bus.snoop_filter.tot_snoops           65                       # Total number of snoops made to the snoop filter.
system.cpu0.tol2bus.snoop_filter.hit_single_snoops           65                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.tol2bus.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu0.tol2bus.trans_dist::ReadResp        35625                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::WritebackDirty         2998                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::WritebackClean          401                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::CleanEvict          679                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::UpgradeReq        34037                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::UpgradeResp        34037                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadExReq         1276                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadExResp         1276                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadCleanReq        34435                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadSharedReq         1190                       # Transaction distribution
system.cpu0.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        35235                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side        75472                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_count::total           110707                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        51200                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       296192                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size::total            347392                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.snoops                      35247                       # Total snoops (count)
system.cpu0.tol2bus.snoopTraffic              2231808                       # Total snoop traffic (bytes)
system.cpu0.tol2bus.snoop_fanout::samples        72149                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::mean       0.944573                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::stdev      0.228813                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::0              3999      5.54%      5.54% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::1             68150     94.46%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::total         72149                       # Request fanout histogram
system.cpu0.tol2bus.reqLayer0.occupancy      14133989                       # Layer occupancy (ticks)
system.cpu0.tol2bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.tol2bus.respLayer0.occupancy     18491595                       # Layer occupancy (ticks)
system.cpu0.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.tol2bus.respLayer1.occupancy      7416878                       # Layer occupancy (ticks)
system.cpu0.tol2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                2864                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   21                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::OFF   87108166737                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse                2048                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          266972802                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4518                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         59090.925631                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data  1276.432906                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data   771.567094                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.623258                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.376742                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4         1953                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1971248302                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1971248302                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data    173262188                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      173262188                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data     73097555                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      73097555                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data    246359743                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       246359743                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data    246359743                       # number of overall hits
system.cpu1.dcache.overall_hits::total      246359743                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data        10329                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10329                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data        35657                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        35657                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data        45986                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         45986                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data        45986                       # number of overall misses
system.cpu1.dcache.overall_misses::total        45986                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data     49039556                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     49039556                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data    166127036                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    166127036                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data    215166592                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    215166592                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data    215166592                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    215166592                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data    173272517                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    173272517                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data     73133212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     73133212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data    246405729                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    246405729                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data    246405729                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    246405729                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.000060                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000060                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.000488                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000488                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.000187                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000187                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.000187                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000187                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data  4747.754478                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4747.754478                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data  4659.030092                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  4659.030092                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data  4678.958640                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  4678.958640                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data  4678.958640                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  4678.958640                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           67                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     6.090909                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks         2182                       # number of writebacks
system.cpu1.dcache.writebacks::total             2182                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data         9118                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9118                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data         9118                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9118                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data         9118                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9118                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data         1211                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1211                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data        35657                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        35657                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data        36868                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36868                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data        36868                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36868                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data     25459349                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     25459349                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data    153361830                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    153361830                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data    178821179                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    178821179                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data    178821179                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    178821179                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.000488                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000488                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.000150                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000150                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.000150                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000150                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data 21023.409579                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21023.409579                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data  4301.030092                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4301.030092                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data  4850.308642                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  4850.308642                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data  4850.308642                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  4850.308642                       # average overall mshr miss latency
system.cpu1.dcache.replacements                  2470                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse         2046.042961                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          198863620                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            36848                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5396.863330                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst  1798.291019                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst   247.751942                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.878072                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.120973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999044                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024         2046                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4         2045                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        754463480                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       754463480                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst     94268660                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       94268660                       # number of ReadReq hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst     94268660                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        94268660                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst     94268660                       # number of overall hits
system.cpu1.icache.overall_hits::total       94268660                       # number of overall hits
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst        34925                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        34925                       # number of ReadReq misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst        34925                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         34925                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst        34925                       # number of overall misses
system.cpu1.icache.overall_misses::total        34925                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst    150642462                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    150642462                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst    150642462                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    150642462                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst    150642462                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    150642462                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst     94303585                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     94303585                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst     94303585                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     94303585                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst     94303585                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     94303585                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.000370                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000370                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.000370                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000370                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.000370                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000370                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst  4313.313157                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  4313.313157                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst  4313.313157                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  4313.313157                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst  4313.313157                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  4313.313157                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         9664                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   169.543860                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          405                       # number of writebacks
system.cpu1.icache.writebacks::total              405                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst          125                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst          125                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst          125                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst        34800                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34800                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst        34800                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34800                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst        34800                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34800                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst    125479895                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    125479895                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst    125479895                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    125479895                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst    125479895                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    125479895                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.000369                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000369                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.000369                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000369                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.000369                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000369                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst  3605.744109                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  3605.744109                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst  3605.744109                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  3605.744109                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst  3605.744109                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  3605.744109                       # average overall mshr miss latency
system.cpu1.icache.replacements                   405                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse              16384                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             88202                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           17542                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            5.028047                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks  1131.324582                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst   934.237097                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data 13870.574334                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst   229.562374                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data   218.301614                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.069051                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.057021                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.846593                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.014011                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.013324                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4        16378                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          161726                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         161726                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::.writebacks         2182                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total         2182                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::.writebacks          405                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          405                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus_11.data        34398                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        34398                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data          911                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total          911                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::.switch_cpus_11.inst           54                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           54                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data         1095                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total         1095                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.inst           54                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data         2006                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total           2060                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.inst           54                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data         2006                       # number of overall hits
system.cpu1.l2cache.overall_hits::total          2060                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data          348                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          348                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst          349                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          349                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data          116                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total          116                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst          349                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data          464                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total          813                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst          349                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data          464                       # number of overall misses
system.cpu1.l2cache.overall_misses::total          813                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data     14644706                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     14644706                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst     63404306                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     63404306                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data     21791818                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     21791818                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst     63404306                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data     36436524                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total     99840830                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst     63404306                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data     36436524                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total     99840830                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks         2182                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total         2182                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::.writebacks          405                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          405                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus_11.data        34398                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        34398                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data         1259                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total         1259                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst          403                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          403                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data         1211                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total         1211                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst          403                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data         2470                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total         2873                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst          403                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data         2470                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total         2873                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.276410                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.276410                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst     0.866005                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.866005                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.095789                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.095789                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst     0.866005                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.187854                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.282979                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst     0.866005                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.187854                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.282979                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data 42082.488506                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 42082.488506                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 181674.229226                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 181674.229226                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 187860.500000                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 187860.500000                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 181674.229226                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 78526.991379                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 122805.448954                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 181674.229226                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 78526.991379                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 122805.448954                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks          816                       # number of writebacks
system.cpu1.l2cache.writebacks::total             816                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total           11                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data          348                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          348                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst          349                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          349                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data          116                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total          116                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst          349                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data          464                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total          813                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst          349                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data          464                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total          813                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data     13897202                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     13897202                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst     62654654                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     62654654                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data     21542650                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     21542650                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst     62654654                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data     35439852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total     98094506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst     62654654                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data     35439852                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total     98094506                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.276410                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.276410                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst     0.866005                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.866005                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.095789                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.095789                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.866005                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.187854                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.282979                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.866005                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.187854                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.282979                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 39934.488506                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 39934.488506                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 179526.229226                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 179526.229226                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 185712.500000                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 185712.500000                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 179526.229226                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 76378.991379                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 120657.448954                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 179526.229226                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 76378.991379                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 120657.448954                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                 1158                       # number of replacements
system.cpu1.tol2bus.snoop_filter.tot_requests        74543                       # Total number of requests made to the snoop filter.
system.cpu1.tol2bus.snoop_filter.hit_single_requests         2884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.tol2bus.snoop_filter.hit_multi_requests        68796                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.tol2bus.snoop_filter.tot_snoops          152                       # Total number of snoops made to the snoop filter.
system.cpu1.tol2bus.snoop_filter.hit_single_snoops          152                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.tol2bus.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu1.tol2bus.trans_dist::ReadResp        36011                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::WritebackDirty         2998                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::WritebackClean          405                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::CleanEvict          852                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::UpgradeReq        34398                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::UpgradeResp        34398                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadExReq         1259                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadExResp         1259                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadCleanReq        34800                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadSharedReq         1211                       # Transaction distribution
system.cpu1.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        35608                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side        76206                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_count::total           111814                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        51712                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       297728                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size::total            349440                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.snoops                      35777                       # Total snoops (count)
system.cpu1.tol2bus.snoopTraffic              2253632                       # Total snoop traffic (bytes)
system.cpu1.tol2bus.snoop_fanout::samples        73048                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::mean       0.943982                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::stdev      0.229958                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::0              4092      5.60%      5.60% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::1             68956     94.40%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::total         73048                       # Request fanout histogram
system.cpu1.tol2bus.reqLayer0.occupancy      14273615                       # Layer occupancy (ticks)
system.cpu1.tol2bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.tol2bus.respLayer0.occupancy     18687956                       # Layer occupancy (ticks)
system.cpu1.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.tol2bus.respLayer1.occupancy      7483656                       # Layer occupancy (ticks)
system.cpu1.tol2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                2864                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   21                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::OFF   87108166737                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                2048                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          267201845                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             4515                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs         59180.918051                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data  1240.264120                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus_12.data   807.735880                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.605598                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus_12.data     0.394402                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4         1954                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1973912059                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1973912059                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::.switch_cpus_12.data    173469167                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      173469167                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus_12.data     73223217                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      73223217                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::.switch_cpus_12.data    246692384                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       246692384                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus_12.data    246692384                       # number of overall hits
system.cpu2.dcache.overall_hits::total      246692384                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus_12.data        10771                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10771                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus_12.data        35544                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        35544                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::.switch_cpus_12.data        46315                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         46315                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.switch_cpus_12.data        46315                       # number of overall misses
system.cpu2.dcache.overall_misses::total        46315                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus_12.data     48779827                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     48779827                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus_12.data    164689845                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    164689845                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::.switch_cpus_12.data    213469672                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    213469672                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus_12.data    213469672                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    213469672                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::.switch_cpus_12.data    173479938                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    173479938                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus_12.data     73258761                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     73258761                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::.switch_cpus_12.data    246738699                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    246738699                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus_12.data    246738699                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    246738699                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus_12.data     0.000062                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000062                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus_12.data     0.000485                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000485                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus_12.data     0.000188                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000188                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus_12.data     0.000188                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000188                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus_12.data  4528.811345                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  4528.811345                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus_12.data  4633.407748                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  4633.407748                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus_12.data  4609.082846                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4609.082846                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus_12.data  4609.082846                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4609.082846                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     7.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks         2184                       # number of writebacks
system.cpu2.dcache.writebacks::total             2184                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus_12.data         9576                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         9576                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus_12.data            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::.switch_cpus_12.data         9578                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         9578                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus_12.data         9578                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         9578                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus_12.data         1195                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         1195                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus_12.data        35542                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        35542                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::.switch_cpus_12.data        36737                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36737                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus_12.data        36737                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36737                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus_12.data     22911463                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     22911463                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus_12.data    151962766                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    151962766                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus_12.data    174874229                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    174874229                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus_12.data    174874229                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    174874229                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus_12.data     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus_12.data     0.000485                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000485                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus_12.data     0.000149                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000149                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus_12.data     0.000149                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000149                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_12.data 19172.772385                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19172.772385                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_12.data  4275.582860                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4275.582860                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus_12.data  4760.166290                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  4760.166290                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus_12.data  4760.166290                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  4760.166290                       # average overall mshr miss latency
system.cpu2.dcache.replacements                  2467                       # number of replacements
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse         2046.046107                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          198863628                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            36704                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          5418.036944                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst  1800.520312                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus_12.inst   245.525795                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.879160                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus_12.inst     0.119886                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999046                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024         2046                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4         2044                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        754463416                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       754463416                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::.switch_cpus_12.inst     94268812                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       94268812                       # number of ReadReq hits
system.cpu2.icache.demand_hits::.switch_cpus_12.inst     94268812                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        94268812                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.switch_cpus_12.inst     94268812                       # number of overall hits
system.cpu2.icache.overall_hits::total       94268812                       # number of overall hits
system.cpu2.icache.ReadReq_misses::.switch_cpus_12.inst        34783                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        34783                       # number of ReadReq misses
system.cpu2.icache.demand_misses::.switch_cpus_12.inst        34783                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         34783                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.switch_cpus_12.inst        34783                       # number of overall misses
system.cpu2.icache.overall_misses::total        34783                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus_12.inst    152916477                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    152916477                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::.switch_cpus_12.inst    152916477                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    152916477                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus_12.inst    152916477                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    152916477                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::.switch_cpus_12.inst     94303595                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     94303595                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::.switch_cpus_12.inst     94303595                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     94303595                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus_12.inst     94303595                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     94303595                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus_12.inst     0.000369                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000369                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus_12.inst     0.000369                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000369                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus_12.inst     0.000369                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000369                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus_12.inst  4396.299255                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  4396.299255                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus_12.inst  4396.299255                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  4396.299255                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus_12.inst  4396.299255                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  4396.299255                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         9872                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   176.285714                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          390                       # number of writebacks
system.cpu2.icache.writebacks::total              390                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus_12.inst          127                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          127                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::.switch_cpus_12.inst          127                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          127                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus_12.inst          127                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          127                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus_12.inst        34656                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        34656                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::.switch_cpus_12.inst        34656                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        34656                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus_12.inst        34656                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        34656                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus_12.inst    128230767                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    128230767                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus_12.inst    128230767                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    128230767                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus_12.inst    128230767                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    128230767                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus_12.inst     0.000367                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000367                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus_12.inst     0.000367                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000367                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus_12.inst     0.000367                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000367                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_12.inst  3700.102926                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  3700.102926                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus_12.inst  3700.102926                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  3700.102926                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus_12.inst  3700.102926                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  3700.102926                       # average overall mshr miss latency
system.cpu2.icache.replacements                   390                       # number of replacements
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse              16384                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             89005                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           17506                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            5.084257                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks  1260.968354                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst   952.359755                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data 13737.884151                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus_12.inst   228.823031                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus_12.data   203.964708                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.076963                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.058127                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.838494                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus_12.inst     0.013966                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus_12.data     0.012449                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4        16381                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses          161030                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses         161030                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::.writebacks         2184                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total         2184                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::.writebacks          390                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          390                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus_12.data        34271                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        34271                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus_12.data          955                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          955                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::.switch_cpus_12.inst           43                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           43                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus_12.data         1091                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total         1091                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::.switch_cpus_12.inst           43                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus_12.data         2046                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total           2089                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus_12.inst           43                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus_12.data         2046                       # number of overall hits
system.cpu2.l2cache.overall_hits::total          2089                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus_12.data          317                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          317                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::.switch_cpus_12.inst          345                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total          345                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus_12.data          104                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total          104                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::.switch_cpus_12.inst          345                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus_12.data          421                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total          766                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.switch_cpus_12.inst          345                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus_12.data          421                       # number of overall misses
system.cpu2.l2cache.overall_misses::total          766                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus_12.data     13621184                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     13621184                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::.switch_cpus_12.inst     66423857                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     66423857                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus_12.data     19268097                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     19268097                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus_12.inst     66423857                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus_12.data     32889281                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total     99313138                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus_12.inst     66423857                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus_12.data     32889281                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total     99313138                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks         2184                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total         2184                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::.writebacks          390                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          390                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus_12.data        34271                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        34271                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus_12.data         1272                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         1272                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::.switch_cpus_12.inst          388                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total          388                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus_12.data         1195                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total         1195                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::.switch_cpus_12.inst          388                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus_12.data         2467                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total         2855                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus_12.inst          388                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus_12.data         2467                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total         2855                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus_12.data     0.249214                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.249214                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::.switch_cpus_12.inst     0.889175                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.889175                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus_12.data     0.087029                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.087029                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus_12.inst     0.889175                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus_12.data     0.170653                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.268301                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus_12.inst     0.889175                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus_12.data     0.170653                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.268301                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_12.data 42969.034700                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 42969.034700                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_12.inst 192532.918841                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 192532.918841                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_12.data 185270.163462                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 185270.163462                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus_12.inst 192532.918841                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus_12.data 78121.807601                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 129651.616188                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus_12.inst 192532.918841                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus_12.data 78121.807601                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 129651.616188                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks          864                       # number of writebacks
system.cpu2.l2cache.writebacks::total             864                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus_12.data          317                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          317                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_12.inst          345                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total          345                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_12.data          104                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total          104                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus_12.inst          345                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus_12.data          421                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total          766                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus_12.inst          345                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus_12.data          421                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total          766                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_12.data     12940268                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     12940268                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_12.inst     65682797                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     65682797                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.data     19044705                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     19044705                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus_12.inst     65682797                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus_12.data     31984973                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total     97667770                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus_12.inst     65682797                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus_12.data     31984973                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total     97667770                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_12.data     0.249214                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.249214                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_12.inst     0.889175                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.889175                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.data     0.087029                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.087029                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus_12.inst     0.889175                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus_12.data     0.170653                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.268301                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus_12.inst     0.889175                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus_12.data     0.170653                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.268301                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_12.data 40821.034700                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 40821.034700                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_12.inst 190384.918841                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 190384.918841                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.data 183122.163462                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 183122.163462                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 190384.918841                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_12.data 75973.807601                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 127503.616188                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 190384.918841                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_12.data 75973.807601                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 127503.616188                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                 1122                       # number of replacements
system.cpu2.tol2bus.snoop_filter.tot_requests        74251                       # Total number of requests made to the snoop filter.
system.cpu2.tol2bus.snoop_filter.hit_single_requests         2867                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.tol2bus.snoop_filter.hit_multi_requests        68540                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.tol2bus.snoop_filter.tot_snoops          104                       # Total number of snoops made to the snoop filter.
system.cpu2.tol2bus.snoop_filter.hit_single_snoops          104                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.tol2bus.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu2.tol2bus.trans_dist::ReadResp        35851                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::WritebackDirty         3048                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::WritebackClean          390                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::CleanEvict          703                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::UpgradeReq        34271                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::UpgradeResp        34271                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadExReq         1272                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadExResp         1272                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadCleanReq        34656                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadSharedReq         1195                       # Transaction distribution
system.cpu2.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        35434                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side        75943                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_count::total           111377                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        49792                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       297664                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size::total            347456                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.snoops                      35552                       # Total snoops (count)
system.cpu2.tol2bus.snoopTraffic              2248448                       # Total snoop traffic (bytes)
system.cpu2.tol2bus.snoop_fanout::samples        72678                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::mean       0.944591                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::stdev      0.228778                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::0              4027      5.54%      5.54% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::1             68651     94.46%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::total         72678                       # Request fanout histogram
system.cpu2.tol2bus.reqLayer0.occupancy      14217583                       # Layer occupancy (ticks)
system.cpu2.tol2bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.tol2bus.respLayer0.occupancy     18610272                       # Layer occupancy (ticks)
system.cpu2.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.tol2bus.respLayer1.occupancy      7459317                       # Layer occupancy (ticks)
system.cpu2.tol2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                2864                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   21                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::OFF   87108166737                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                2048                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          266932065                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             4511                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         59173.590113                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data  1278.650452                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus_13.data   769.349548                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.624341                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus_13.data     0.375659                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         1958                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1970899599                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1970899599                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::.switch_cpus_13.data    173235025                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      173235025                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus_13.data     73081709                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      73081709                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::.switch_cpus_13.data    246316734                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       246316734                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus_13.data    246316734                       # number of overall hits
system.cpu3.dcache.overall_hits::total      246316734                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::.switch_cpus_13.data        10205                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        10205                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus_13.data        35203                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        35203                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::.switch_cpus_13.data        45408                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         45408                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.switch_cpus_13.data        45408                       # number of overall misses
system.cpu3.dcache.overall_misses::total        45408                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus_13.data     39589430                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     39589430                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus_13.data    163187677                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    163187677                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::.switch_cpus_13.data    202777107                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    202777107                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus_13.data    202777107                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    202777107                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::.switch_cpus_13.data    173245230                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    173245230                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus_13.data     73116912                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     73116912                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::.switch_cpus_13.data    246362142                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    246362142                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus_13.data    246362142                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    246362142                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus_13.data     0.000059                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000059                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus_13.data     0.000481                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000481                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus_13.data     0.000184                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000184                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus_13.data     0.000184                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000184                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus_13.data  3879.414993                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  3879.414993                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus_13.data  4635.618470                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  4635.618470                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus_13.data  4465.669199                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  4465.669199                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus_13.data  4465.669199                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  4465.669199                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     8.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks         2188                       # number of writebacks
system.cpu3.dcache.writebacks::total             2188                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus_13.data         9022                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9022                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus_13.data            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::.switch_cpus_13.data         9025                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9025                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus_13.data         9025                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9025                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus_13.data         1183                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1183                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus_13.data        35200                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        35200                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::.switch_cpus_13.data        36383                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        36383                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus_13.data        36383                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        36383                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus_13.data     19666730                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     19666730                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus_13.data    150579633                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    150579633                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus_13.data    170246363                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    170246363                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus_13.data    170246363                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    170246363                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus_13.data     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus_13.data     0.000481                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000481                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus_13.data     0.000148                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000148                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus_13.data     0.000148                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000148                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_13.data 16624.454776                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16624.454776                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_13.data  4277.830483                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4277.830483                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus_13.data  4679.283264                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  4679.283264                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus_13.data  4679.283264                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  4679.283264                       # average overall mshr miss latency
system.cpu3.dcache.replacements                  2463                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse         2046.042394                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          198854726                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            36381                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5465.895000                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst  1790.990344                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus_13.inst   255.052050                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.874507                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus_13.inst     0.124537                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999044                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         2047                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         2042                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        754391997                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       754391997                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::.switch_cpus_13.inst     94260233                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       94260233                       # number of ReadReq hits
system.cpu3.icache.demand_hits::.switch_cpus_13.inst     94260233                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        94260233                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.switch_cpus_13.inst     94260233                       # number of overall hits
system.cpu3.icache.overall_hits::total       94260233                       # number of overall hits
system.cpu3.icache.ReadReq_misses::.switch_cpus_13.inst        34475                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34475                       # number of ReadReq misses
system.cpu3.icache.demand_misses::.switch_cpus_13.inst        34475                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34475                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.switch_cpus_13.inst        34475                       # number of overall misses
system.cpu3.icache.overall_misses::total        34475                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus_13.inst    154579566                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    154579566                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::.switch_cpus_13.inst    154579566                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    154579566                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus_13.inst    154579566                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    154579566                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::.switch_cpus_13.inst     94294708                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     94294708                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::.switch_cpus_13.inst     94294708                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     94294708                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus_13.inst     94294708                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     94294708                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus_13.inst     0.000366                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000366                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus_13.inst     0.000366                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000366                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus_13.inst     0.000366                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000366                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus_13.inst  4483.816273                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  4483.816273                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus_13.inst  4483.816273                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  4483.816273                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus_13.inst  4483.816273                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  4483.816273                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        10255                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   170.916667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          417                       # number of writebacks
system.cpu3.icache.writebacks::total              417                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus_13.inst          142                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::.switch_cpus_13.inst          142                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus_13.inst          142                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus_13.inst        34333                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        34333                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::.switch_cpus_13.inst        34333                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        34333                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus_13.inst        34333                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        34333                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus_13.inst    130011995                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    130011995                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus_13.inst    130011995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    130011995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus_13.inst    130011995                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    130011995                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus_13.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus_13.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus_13.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_13.inst  3786.793901                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  3786.793901                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus_13.inst  3786.793901                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  3786.793901                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus_13.inst  3786.793901                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  3786.793901                       # average overall mshr miss latency
system.cpu3.icache.replacements                   417                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse              16384                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             87839                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           17478                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            5.025689                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks  1218.043697                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst   931.973078                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data 13790.484041                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus_13.inst   236.463206                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus_13.data   207.035978                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.074343                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.056883                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.841704                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus_13.inst     0.014433                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus_13.data     0.012636                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4        16379                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          159794                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         159794                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::.writebacks         2188                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total         2188                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::.writebacks          417                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          417                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus_13.data        33920                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        33920                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus_13.data          949                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total          949                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::.switch_cpus_13.inst           54                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           54                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus_13.data         1091                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total         1091                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::.switch_cpus_13.inst           54                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus_13.data         2040                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           2094                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus_13.inst           54                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus_13.data         2040                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          2094                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus_13.data          331                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          331                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::.switch_cpus_13.inst          361                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total          361                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus_13.data           92                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total           92                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::.switch_cpus_13.inst          361                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus_13.data          423                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total          784                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.switch_cpus_13.inst          361                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus_13.data          423                       # number of overall misses
system.cpu3.l2cache.overall_misses::total          784                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus_13.data     13640695                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     13640695                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::.switch_cpus_13.inst     68784867                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     68784867                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus_13.data     16031598                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     16031598                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus_13.inst     68784867                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus_13.data     29672293                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total     98457160                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus_13.inst     68784867                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus_13.data     29672293                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total     98457160                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks         2188                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total         2188                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::.writebacks          417                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          417                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus_13.data        33920                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        33920                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus_13.data         1280                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total         1280                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::.switch_cpus_13.inst          415                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total          415                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus_13.data         1183                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total         1183                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::.switch_cpus_13.inst          415                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus_13.data         2463                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total         2878                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus_13.inst          415                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus_13.data         2463                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total         2878                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus_13.data     0.258594                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.258594                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::.switch_cpus_13.inst     0.869880                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.869880                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus_13.data     0.077768                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.077768                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus_13.inst     0.869880                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus_13.data     0.171742                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.272411                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus_13.inst     0.869880                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus_13.data     0.171742                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.272411                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_13.data 41210.558912                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 41210.558912                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_13.inst 190539.797784                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 190539.797784                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_13.data 174256.500000                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 174256.500000                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus_13.inst 190539.797784                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus_13.data 70147.264775                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 125583.112245                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus_13.inst 190539.797784                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus_13.data 70147.264775                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 125583.112245                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks          854                       # number of writebacks
system.cpu3.l2cache.writebacks::total             854                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus_13.data          331                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          331                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_13.inst          361                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total          361                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_13.data           92                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total           92                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus_13.inst          361                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus_13.data          423                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total          784                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus_13.inst          361                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus_13.data          423                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total          784                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_13.data     12929707                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     12929707                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_13.inst     68009439                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     68009439                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.data     15833982                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     15833982                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus_13.inst     68009439                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus_13.data     28763689                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total     96773128                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus_13.inst     68009439                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus_13.data     28763689                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total     96773128                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_13.data     0.258594                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.258594                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_13.inst     0.869880                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.869880                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.data     0.077768                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.077768                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus_13.inst     0.869880                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus_13.data     0.171742                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.272411                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus_13.inst     0.869880                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus_13.data     0.171742                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.272411                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_13.data 39062.558912                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 39062.558912                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_13.inst 188391.797784                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 188391.797784                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.data 172108.500000                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 172108.500000                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 188391.797784                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_13.data 67999.264775                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 123435.112245                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 188391.797784                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_13.data 67999.264775                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 123435.112245                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                 1094                       # number of replacements
system.cpu3.tol2bus.snoop_filter.tot_requests        73596                       # Total number of requests made to the snoop filter.
system.cpu3.tol2bus.snoop_filter.hit_single_requests         2891                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.tol2bus.snoop_filter.hit_multi_requests        67836                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.tol2bus.snoop_filter.tot_snoops           45                       # Total number of snoops made to the snoop filter.
system.cpu3.tol2bus.snoop_filter.hit_single_snoops           45                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.tol2bus.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.cpu3.tol2bus.trans_dist::ReadResp        35516                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::WritebackDirty         3042                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::WritebackClean          417                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::CleanEvict          695                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::UpgradeReq        33920                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::UpgradeResp        33920                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadExReq         1280                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadExResp         1280                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadCleanReq        34333                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadSharedReq         1183                       # Transaction distribution
system.cpu3.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        35165                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side        75229                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_count::total           110394                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        53248                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       297664                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size::total            350912                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.snoops                      35192                       # Total snoops (count)
system.cpu3.tol2bus.snoopTraffic              2225408                       # Total snoop traffic (bytes)
system.cpu3.tol2bus.snoop_fanout::samples        71990                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::mean       0.943034                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::stdev      0.231780                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::0              4101      5.70%      5.70% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::1             67889     94.30%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::total         71990                       # Request fanout histogram
system.cpu3.tol2bus.reqLayer0.occupancy      14109478                       # Layer occupancy (ticks)
system.cpu3.tol2bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.tol2bus.respLayer0.occupancy     18436821                       # Layer occupancy (ticks)
system.cpu3.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.tol2bus.respLayer1.occupancy      7394329                       # Layer occupancy (ticks)
system.cpu3.tol2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                       131072                       # Cycle average of tags in use
system.l3.tags.total_refs                      330599                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    134004                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.467083                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks   20232.961637                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu0.inst     1005.625278                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu0.data    25695.921563                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu1.inst     1008.605143                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu1.data    27030.329871                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu2.inst     1005.238491                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu2.data    26420.299847                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu3.inst     1008.456877                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu3.data    26304.567266                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_10.inst   235.391865                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_10.data   105.462913                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_11.inst   230.409982                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_11.data   108.109902                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_12.inst   229.833895                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_12.data   108.121116                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_13.inst   236.886795                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_13.data   105.777560                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.154365                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu0.inst       0.007672                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu0.data       0.196044                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu1.inst       0.007695                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu1.data       0.206225                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu2.inst       0.007669                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu2.data       0.201571                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu3.inst       0.007694                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu3.data       0.200688                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_10.inst     0.001796                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_10.data     0.000805                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_11.inst     0.001758                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_11.data     0.000825                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_12.inst     0.001753                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_12.data     0.000825                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_13.inst     0.001807                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_13.data     0.000807                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4       131064                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    403012                       # Number of tag accesses
system.l3.tags.data_accesses                   403012                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::.writebacks         3370                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total             3370                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::.switch_cpus_10.data        17826                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                17826                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::.switch_cpus_10.data          124                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_11.data          215                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_12.data          186                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_13.data          201                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   726                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_10.data           26                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_11.data           43                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_12.data           30                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_13.data           22                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               121                       # number of ReadSharedReq hits
system.l3.demand_hits::.switch_cpus_10.data          150                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_11.data          258                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_12.data          216                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_13.data          223                       # number of demand (read+write) hits
system.l3.demand_hits::total                      847                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_10.data          150                       # number of overall hits
system.l3.overall_hits::.switch_cpus_11.data          258                       # number of overall hits
system.l3.overall_hits::.switch_cpus_12.data          216                       # number of overall hits
system.l3.overall_hits::.switch_cpus_13.data          223                       # number of overall hits
system.l3.overall_hits::total                     847                       # number of overall hits
system.l3.ReadExReq_misses::.switch_cpus_10.data          134                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_11.data          133                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_12.data          131                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_13.data          130                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                 528                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_10.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_10.data           73                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_11.inst          349                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_11.data           73                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_12.inst          345                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_12.data           74                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_13.inst          361                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_13.data           70                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1700                       # number of ReadSharedReq misses
system.l3.demand_misses::.switch_cpus_10.inst          355                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_10.data          207                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_11.inst          349                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_11.data          206                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_12.inst          345                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_12.data          205                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_13.inst          361                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_13.data          200                       # number of demand (read+write) misses
system.l3.demand_misses::total                   2228                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_10.inst          355                       # number of overall misses
system.l3.overall_misses::.switch_cpus_10.data          207                       # number of overall misses
system.l3.overall_misses::.switch_cpus_11.inst          349                       # number of overall misses
system.l3.overall_misses::.switch_cpus_11.data          206                       # number of overall misses
system.l3.overall_misses::.switch_cpus_12.inst          345                       # number of overall misses
system.l3.overall_misses::.switch_cpus_12.data          205                       # number of overall misses
system.l3.overall_misses::.switch_cpus_13.inst          361                       # number of overall misses
system.l3.overall_misses::.switch_cpus_13.data          200                       # number of overall misses
system.l3.overall_misses::total                  2228                       # number of overall misses
system.l3.ReadExReq_miss_latency::.switch_cpus_10.data     10625440                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_11.data     11369543                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_12.data     10713866                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_13.data     10552587                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      43261436                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_10.inst     64670731                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_10.data     16225455                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_11.inst     61778091                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_11.data     20917940                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_12.inst     64812678                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_12.data     18549770                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_13.inst     67102983                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_13.data     15431411                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    329489059                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::.switch_cpus_10.inst     64670731                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_10.data     26850895                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_11.inst     61778091                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_11.data     32287483                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_12.inst     64812678                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_12.data     29263636                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_13.inst     67102983                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_13.data     25983998                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        372750495                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_10.inst     64670731                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_10.data     26850895                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_11.inst     61778091                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_11.data     32287483                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_12.inst     64812678                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_12.data     29263636                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_13.inst     67102983                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_13.data     25983998                       # number of overall miss cycles
system.l3.overall_miss_latency::total       372750495                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::.writebacks         3370                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total         3370                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_10.data        17826                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            17826                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_10.data          258                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_11.data          348                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_12.data          317                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_13.data          331                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              1254                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_10.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_10.data           99                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_11.inst          349                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_11.data          116                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_12.inst          345                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_12.data          104                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_13.inst          361                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_13.data           92                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          1821                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::.switch_cpus_10.inst          355                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_10.data          357                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_11.inst          349                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_11.data          464                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_12.inst          345                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_12.data          421                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_13.inst          361                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_13.data          423                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 3075                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_10.inst          355                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_10.data          357                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_11.inst          349                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_11.data          464                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_12.inst          345                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_12.data          421                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_13.inst          361                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_13.data          423                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                3075                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_10.data     0.519380                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_11.data     0.382184                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_12.data     0.413249                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_13.data     0.392749                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.421053                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_10.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.737374                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.629310                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_12.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_12.data     0.711538                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_13.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_13.data     0.760870                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.933553                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::.switch_cpus_10.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_10.data     0.579832                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_11.data     0.443966                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_12.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_12.data     0.486936                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_13.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_13.data     0.472813                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.724553                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_10.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_10.data     0.579832                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_11.data     0.443966                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_12.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_12.data     0.486936                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_13.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_13.data     0.472813                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.724553                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_10.data 79294.328358                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_11.data 85485.285714                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_12.data 81785.236641                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_13.data 81173.746154                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 81934.537879                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst 182171.073239                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 222266.506849                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 177014.587393                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 286547.123288                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_12.inst 187862.834783                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_12.data 250672.567568                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_13.inst 185880.839335                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_13.data 220448.728571                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 193817.093529                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_10.inst 182171.073239                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_10.data 129714.468599                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_11.inst 177014.587393                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_11.data 156735.354369                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_12.inst 187862.834783                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_12.data 142749.443902                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_13.inst 185880.839335                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_13.data 129919.990000                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 167302.735637                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_10.inst 182171.073239                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_10.data 129714.468599                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_11.inst 177014.587393                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_11.data 156735.354369                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_12.inst 187862.834783                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_12.data 142749.443902                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_13.inst 185880.839335                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_13.data 129919.990000                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 167302.735637                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks                2094                       # number of writebacks
system.l3.writebacks::total                      2094                       # number of writebacks
system.l3.CleanEvict_mshr_misses::.writebacks          200                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           200                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_10.data          134                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_11.data          133                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_12.data          131                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_13.data          130                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total            528                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_10.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_10.data           73                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_11.inst          349                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_11.data           73                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_12.inst          345                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_12.data           74                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_13.inst          361                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_13.data           70                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1700                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_10.inst          355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_10.data          207                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_11.inst          349                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_11.data          206                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_12.inst          345                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_12.data          205                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_13.inst          361                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_13.data          200                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              2228                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_10.inst          355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_10.data          207                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_11.inst          349                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_11.data          206                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_12.inst          345                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_12.data          205                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_13.inst          361                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_13.data          200                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             2228                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_10.data      9605755                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_11.data     10357985                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_12.data      9717006                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_13.data      9563261                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     39244007                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst     61972195                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data     15670533                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst     59122947                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data     20362943                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.inst     62187862                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.data     17986253                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.inst     64357104                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.data     14899473                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    316559310                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_10.inst     61972195                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_10.data     25276288                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_11.inst     59122947                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_11.data     30720928                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_12.inst     62187862                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_12.data     27703259                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_13.inst     64357104                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_13.data     24462734                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    355803317                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_10.inst     61972195                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_10.data     25276288                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_11.inst     59122947                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_11.data     30720928                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_12.inst     62187862                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_12.data     27703259                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_13.inst     64357104                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_13.data     24462734                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    355803317                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.519380                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.382184                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_12.data     0.413249                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_13.data     0.392749                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.421053                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.737374                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.629310                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.data     0.711538                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.data     0.760870                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.933553                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_10.data     0.579832                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_11.data     0.443966                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_12.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_12.data     0.486936                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_13.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_13.data     0.472813                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.724553                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_10.data     0.579832                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_11.data     0.443966                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_12.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_12.data     0.486936                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_13.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_13.data     0.472813                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.724553                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 71684.738806                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 77879.586466                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_12.data 74175.618321                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_13.data 73563.546154                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74325.770833                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst 174569.563380                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 214664.835616                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 169406.724928                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 278944.424658                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.inst 180254.672464                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.data 243057.472973                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.inst 178274.526316                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.data 212849.614286                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 186211.358824                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 174569.563380                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_10.data 122107.671498                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 169406.724928                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_11.data 149130.718447                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 180254.672464                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_12.data 135137.848780                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 178274.526316                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_13.data 122313.670000                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 159696.282316                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 174569.563380                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_10.data 122107.671498                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 169406.724928                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_11.data 149130.718447                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 180254.672464                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_12.data 135137.848780                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 178274.526316                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_13.data 122313.670000                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 159696.282316                       # average overall mshr miss latency
system.l3.replacements                           2932                       # number of replacements
system.membus.snoop_filter.tot_requests          4602                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1700                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2094                       # Transaction distribution
system.membus.trans_dist::CleanEvict              280                       # Transaction distribution
system.membus.trans_dist::ReadExReq               528                       # Transaction distribution
system.membus.trans_dist::ReadExResp              528                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1700                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         6830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         6830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       276608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       276608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  276608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2228                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2228    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2228                       # Request fanout histogram
system.membus.reqLayer8.occupancy            14655797                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11915952                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.pwrStateResidencyTicks::OFF 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts                  0                       # Number of instructions committed
system.switch_cpus0.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                   0                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_mem_refs                    0                       # number of memory refs
system.switch_cpus0.num_load_insts                  0                       # Number of load instructions
system.switch_cpus0.num_store_insts                 0                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus0.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus0.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus0.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus0.op_class::total                 0                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.pwrStateResidencyTicks::OFF 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.pwrStateResidencyTicks::OFF 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.pwrStateResidencyTicks::OFF 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.branchPred.lookups    117015699                       # Number of BP lookups
system.switch_cpus_10.branchPred.condPredicted    117015699                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.condIncorrect      9371920                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.BTBLookups     89874007                       # Number of BTB lookups
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.usedRAS     18417864                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPred.RASInCorrect      2158993                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.indirectLookups     89874007                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectHits     43934510                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectMisses     45939497                       # Number of indirect misses.
system.switch_cpus_10.branchPredindirectMispredicted      5747522                       # Number of mispredicted indirect branches.
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses        195980723                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses         80618749                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses            1551356                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses             250079                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses         94293065                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses               1026                       # TLB misses on write requests
system.switch_cpus_10.pwrStateResidencyTicks::OFF 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles             486637798                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.fetch.icacheStallCycles    282308305                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.Insts           657367169                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.Branches        117015699                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.predictedBranches     62352374                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.Cycles          194925265                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.SquashCycles     18763710                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.MiscStallCycles         2475                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_10.fetch.PendingTrapStallCycles         4322                       # Number of stall cycles due to pending traps
system.switch_cpus_10.fetch.IcacheWaitRetryStallCycles          870                       # Number of stall cycles due to full MSHR
system.switch_cpus_10.fetch.CacheLines       94292171                       # Number of cache lines fetched
system.switch_cpus_10.fetch.IcacheSquashes      4598885                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.rateDist::samples    486623092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     2.507170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     3.432182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0     300140842     61.68%     61.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1       3791051      0.78%     62.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2       9113339      1.87%     64.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3       9955561      2.05%     66.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4      18012618      3.70%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5      10899733      2.24%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6      10119186      2.08%     74.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7      15827763      3.25%     77.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8     108762999     22.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total    486623092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.branchRate       0.240457                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.rate             1.350835                       # Number of inst fetches per cycle
system.switch_cpus_10.decode.IdleCycles     272442865                       # Number of cycles decode is idle
system.switch_cpus_10.decode.BlockedCycles     23513765                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.RunCycles      180280030                       # Number of cycles decode is running
system.switch_cpus_10.decode.UnblockCycles      1004567                       # Number of cycles decode is unblocking
system.switch_cpus_10.decode.SquashCycles      9381855                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.DecodedInsts   1187847756                       # Number of instructions handled by decode
system.switch_cpus_10.rename.SquashCycles      9381855                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.IdleCycles     277033195                       # Number of cycles rename is idle
system.switch_cpus_10.rename.BlockCycles     19613858                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.serializeStallCycles          802                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.RunCycles      176279375                       # Number of cycles rename is running
system.switch_cpus_10.rename.UnblockCycles      4313997                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.RenamedInsts   1156412600                       # Number of instructions processed by rename
system.switch_cpus_10.rename.ROBFullEvents        50584                       # Number of times rename has blocked due to ROB full
system.switch_cpus_10.rename.IQFullEvents        49003                       # Number of times rename has blocked due to IQ full
system.switch_cpus_10.rename.LQFullEvents         9952                       # Number of times rename has blocked due to LQ full
system.switch_cpus_10.rename.SQFullEvents      3969839                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.RenamedOperands   1160851616                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RenameLookups   2925893955                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.int_rename_lookups   1617920262                       # Number of integer rename lookups
system.switch_cpus_10.rename.fp_rename_lookups    323113247                       # Number of floating rename lookups
system.switch_cpus_10.rename.CommittedMaps    917455075                       # Number of HB maps that are committed
system.switch_cpus_10.rename.UndoneMaps     243396509                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.serializingInsts          100                       # count of serializing insts renamed
system.switch_cpus_10.rename.tempSerializingInsts          113                       # count of temporary serializing insts renamed
system.switch_cpus_10.rename.skidInsts        7561513                       # count of insts added to the skid buffer
system.switch_cpus_10.memDep0.insertedLoads    208293253                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores     86330376                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.conflictingLoads      1030532                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores       485595                       # Number of conflicting stores.
system.switch_cpus_10.iq.iqInstsAdded      1104271027                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqNonSpecInstsAdded         2994                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_10.iq.iqInstsIssued     1049386275                       # Number of instructions issued
system.switch_cpus_10.iq.iqSquashedInstsIssued       188318                       # Number of squashed instructions issued
system.switch_cpus_10.iq.iqSquashedInstsExamined    186386841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedOperandsExamined    260993882                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.iqSquashedNonSpecRemoved         2943                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_10.iq.issued_per_cycle::samples    486623092                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     2.156466                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     2.181284                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0    162984978     33.49%     33.49% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1     64682845     13.29%     46.79% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2     77937117     16.02%     62.80% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3     53942624     11.09%     73.89% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4     50143793     10.30%     84.19% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5     30203077      6.21%     90.40% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6     22335256      4.59%     94.99% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7     13747985      2.83%     97.81% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8     10645417      2.19%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total    486623092                       # Number of insts issued each cycle
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu      1743215     25.12%     25.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%     25.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%     25.12% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd        28734      0.41%     25.53% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%     25.53% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%     25.53% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%     25.53% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%     25.53% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%     25.53% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%     25.53% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%     25.53% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd            0      0.00%     25.53% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%     25.53% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu      1319288     19.01%     44.54% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp           10      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt          125      0.00%     44.54% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc        15302      0.22%     44.76% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%     44.76% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%     44.76% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift            0      0.00%     44.76% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%     44.76% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%     44.76% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd         1598      0.02%     44.78% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%     44.78% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt       413556      5.96%     50.74% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv         2817      0.04%     50.78% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%     50.78% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult        21711      0.31%     51.09% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.09% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%     51.09% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%     51.09% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%     51.09% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%     51.09% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%     51.09% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%     51.09% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%     51.09% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%     51.09% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%     51.09% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead       157793      2.27%     53.37% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite        43428      0.63%     53.99% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead      3146818     45.34%     99.33% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite        46452      0.67%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.FU_type_0::No_OpClass      7031414      0.67%      0.67% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu    660453552     62.94%     63.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult       328358      0.03%     63.64% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv          498      0.00%     63.64% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd      7847353      0.75%     64.39% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu      8195986      0.78%     65.17% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp          444      0.00%     65.17% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt         2695      0.00%     65.17% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc       757167      0.07%     65.24% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     65.24% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     65.24% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift            0      0.00%     65.24% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.24% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     65.24% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd     31448439      3.00%     68.24% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.24% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp        95697      0.01%     68.25% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt     18013523      1.72%     69.96% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv      1235265      0.12%     70.08% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.08% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult     31416202      2.99%     73.07% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.07% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt        81032      0.01%     73.08% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead    125501908     11.96%     85.04% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite     70704274      6.74%     91.78% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead     74518635      7.10%     98.88% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite     11753833      1.12%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total   1049386275                       # Type of FU issued
system.switch_cpus_10.iq.rate                2.156401                       # Inst issue rate
system.switch_cpus_10.iq.fu_busy_cnt          6940847                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.006614                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.int_inst_queue_reads   2180738951                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_writes   1056800590                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses    822424260                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_reads    411785853                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_writes    233871912                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses    196949398                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.int_alu_accesses    840926970                       # Number of integer alu accesses
system.switch_cpus_10.iq.fp_alu_accesses    208368738                       # Number of floating point alu accesses
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iew.lsq.thread0.forwLoads     22271848                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.squashedLoads     34554732                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses       142298                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation        43239                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.squashedStores     13176120                       # Number of stores squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads        65223                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked           21                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewSquashCycles      9381855                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewBlockCycles     19554574                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewUnblockCycles        29970                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.iewDispatchedInsts   1104274021                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewDispSquashedInsts      8531891                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispLoadInsts    208293253                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispStoreInsts     86330376                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts         1062                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewIQFullEvents           24                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewLSQFullEvents        29833                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.memOrderViolationEvents        43239                       # Number of memory order violations
system.switch_cpus_10.iew.predictedTakenIncorrect      4036582                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.predictedNotTakenIncorrect      6842173                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.branchMispredicts     10878755                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.iewExecutedInsts   1033165172                       # Number of executed instructions
system.switch_cpus_10.iew.iewExecLoadInsts    195972554                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts     16221100                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_refs         276591118                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_branches      93186644                       # Number of branches executed
system.switch_cpus_10.iew.exec_stores        80618564                       # Number of stores executed
system.switch_cpus_10.iew.exec_rate          2.123068                       # Inst execution rate
system.switch_cpus_10.iew.wb_sent          1022107386                       # cumulative count of insts sent to commit
system.switch_cpus_10.iew.wb_count         1019373658                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_producers      693678007                       # num instructions producing a value
system.switch_cpus_10.iew.wb_consumers     1101222723                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_rate            2.094728                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_fanout          0.629916                       # average fanout of values written-back
system.switch_cpus_10.commit.commitSquashedInsts    186386880                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.commitNonSpecStalls           51                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_10.commit.branchMispredicts      9372343                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.committed_per_cycle::samples    457687339                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     2.005489                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     2.443277                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0    193582230     42.30%     42.30% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1     66655560     14.56%     56.86% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2     32828523      7.17%     64.03% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3     66403271     14.51%     78.54% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4     30478354      6.66%     85.20% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5     15128754      3.31%     88.51% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6     12817846      2.80%     91.31% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7      6441941      1.41%     92.71% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8     33350860      7.29%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total    457687339                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committedInsts    499286703                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps    917887148                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.refs           246892766                       # Number of memory references committed
system.switch_cpus_10.commit.loads          173738513                       # Number of loads committed
system.switch_cpus_10.commit.membars               20                       # Number of memory barriers committed
system.switch_cpus_10.commit.branches        87255376                       # Number of branches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.commit.fp_insts       188944230                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.int_insts      802486859                       # Number of committed integer instructions.
system.switch_cpus_10.commit.function_calls     14567160                       # Number of function calls committed.
system.switch_cpus_10.commit.op_class_0::No_OpClass      4119038      0.45%      0.45% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu    571833511     62.30%     62.75% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult       328327      0.04%     62.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv          392      0.00%     62.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd      6177823      0.67%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu      7656398      0.83%     64.29% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp          324      0.00%     64.29% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt         2386      0.00%     64.29% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc       544018      0.06%     64.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd     31063815      3.38%     67.73% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     67.73% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp        95697      0.01%     67.74% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt     17222439      1.88%     69.62% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv      1153784      0.13%     69.75% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     69.75% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult     30731237      3.35%     73.09% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.09% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt        65193      0.01%     73.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead    107710160     11.73%     84.84% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite     61814639      6.73%     91.57% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead     66028353      7.19%     98.76% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite     11339614      1.24%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total    917887148                       # Class of committed instruction
system.switch_cpus_10.commit.bw_lim_events     33350860                       # number cycles where commit BW limit reached
system.switch_cpus_10.rob.rob_reads        1528610507                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes       2237672208                       # The number of ROB writes
system.switch_cpus_10.timesIdled                   75                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_10.idleCycles                14706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_10.committedInsts        499286703                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps          917887148                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                    0.974666                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total              0.974666                       # CPI: Total CPI of All Threads
system.switch_cpus_10.ipc                    1.025992                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              1.025992                       # IPC: Total IPC of All Threads
system.switch_cpus_10.int_regfile_reads    1423022299                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes    657916827                       # number of integer regfile writes
system.switch_cpus_10.fp_regfile_reads      293712565                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes     173614283                       # number of floating regfile writes
system.switch_cpus_10.cc_regfile_reads      368663716                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes     190787351                       # number of cc regfile writes
system.switch_cpus_10.misc_regfile_reads    477673102                       # number of misc regfile reads
system.switch_cpus_11.branchPred.lookups    116930627                       # Number of BP lookups
system.switch_cpus_11.branchPred.condPredicted    116930627                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.condIncorrect      9356879                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.BTBLookups     89944058                       # Number of BTB lookups
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.usedRAS     18438648                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPred.RASInCorrect      2147338                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.indirectLookups     89944058                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectHits     44018646                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectMisses     45925412                       # Number of indirect misses.
system.switch_cpus_11.branchPredindirectMispredicted      5732389                       # Number of mispredicted indirect branches.
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses        195938064                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses         80593480                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses            1559384                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses             252645                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses         94304395                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses                938                       # TLB misses on write requests
system.switch_cpus_11.pwrStateResidencyTicks::OFF 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles             486637798                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.fetch.icacheStallCycles    282336147                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.Insts           656980401                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.Branches        116930627                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.predictedBranches     62457294                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.Cycles          194915427                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.SquashCycles     18733104                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.MiscStallCycles         1825                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles         3780                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles          991                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.CacheLines       94303593                       # Number of cache lines fetched
system.switch_cpus_11.fetch.IcacheSquashes      4599294                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.rateDist::samples    486624722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     2.505867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     3.431498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0     300214238     61.69%     61.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1       3790106      0.78%     62.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2       9096866      1.87%     64.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3       9963619      2.05%     66.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4      18044302      3.71%     70.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5      10904204      2.24%     72.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6      10101710      2.08%     74.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7      15843784      3.26%     77.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8     108665893     22.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total    486624722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.branchRate       0.240283                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.rate             1.350040                       # Number of inst fetches per cycle
system.switch_cpus_11.decode.IdleCycles     272486733                       # Number of cycles decode is idle
system.switch_cpus_11.decode.BlockedCycles     23566523                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.RunCycles      180186898                       # Number of cycles decode is running
system.switch_cpus_11.decode.UnblockCycles      1018006                       # Number of cycles decode is unblocking
system.switch_cpus_11.decode.SquashCycles      9366552                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.DecodedInsts   1187247360                       # Number of instructions handled by decode
system.switch_cpus_11.rename.SquashCycles      9366552                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.IdleCycles     277074780                       # Number of cycles rename is idle
system.switch_cpus_11.rename.BlockCycles     19602754                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.serializeStallCycles          754                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.RunCycles      176209491                       # Number of cycles rename is running
system.switch_cpus_11.rename.UnblockCycles      4370381                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.RenamedInsts   1155878798                       # Number of instructions processed by rename
system.switch_cpus_11.rename.ROBFullEvents        54382                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.IQFullEvents        48907                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.LQFullEvents         3526                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.SQFullEvents      4035029                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.RenamedOperands   1160460114                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RenameLookups   2924433198                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.int_rename_lookups   1617190767                       # Number of integer rename lookups
system.switch_cpus_11.rename.fp_rename_lookups    323052253                       # Number of floating rename lookups
system.switch_cpus_11.rename.CommittedMaps    917191005                       # Number of HB maps that are committed
system.switch_cpus_11.rename.UndoneMaps     243269084                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.serializingInsts           94                       # count of serializing insts renamed
system.switch_cpus_11.rename.tempSerializingInsts          107                       # count of temporary serializing insts renamed
system.switch_cpus_11.rename.skidInsts        7617391                       # count of insts added to the skid buffer
system.switch_cpus_11.memDep0.insertedLoads    208214993                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores     86292607                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.conflictingLoads      1034294                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores       487969                       # Number of conflicting stores.
system.switch_cpus_11.iq.iqInstsAdded      1103877441                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqNonSpecInstsAdded         3104                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqInstsIssued     1049050652                       # Number of instructions issued
system.switch_cpus_11.iq.iqSquashedInstsIssued       177183                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedInstsExamined    186257771                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedOperandsExamined    260402695                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved         3053                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.issued_per_cycle::samples    486624722                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     2.155769                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     2.180567                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0    163042871     33.50%     33.50% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1     64603066     13.28%     46.78% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2     77965203     16.02%     62.80% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3     54008298     11.10%     73.90% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4     50157883     10.31%     84.21% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5     30203474      6.21%     90.41% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6     22303188      4.58%     95.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7     13701656      2.82%     97.81% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8     10639083      2.19%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total    486624722                       # Number of insts issued each cycle
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu      1725687     24.94%     24.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%     24.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            0      0.00%     24.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd        28465      0.41%     25.35% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%     25.35% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu      1319193     19.06%     44.42% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp            9      0.00%     44.42% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt          119      0.00%     44.42% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc        15270      0.22%     44.64% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%     44.64% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%     44.64% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift            0      0.00%     44.64% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%     44.64% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%     44.64% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd         1521      0.02%     44.66% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%     44.66% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%     44.66% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt       415248      6.00%     50.66% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv         2818      0.04%     50.70% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%     50.70% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult        22144      0.32%     51.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%     51.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%     51.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%     51.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%     51.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%     51.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%     51.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%     51.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%     51.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%     51.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead       153673      2.22%     53.24% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite        43378      0.63%     53.87% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead      3146061     45.47%     99.34% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite        45978      0.66%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.FU_type_0::No_OpClass      7012361      0.67%      0.67% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu    660251948     62.94%     63.61% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult       328267      0.03%     63.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv          523      0.00%     63.64% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd      7847396      0.75%     64.39% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu      8197944      0.78%     65.17% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp          438      0.00%     65.17% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt         2647      0.00%     65.17% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc       760886      0.07%     65.24% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     65.24% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     65.24% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift            0      0.00%     65.24% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.24% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     65.24% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd     31442158      3.00%     68.24% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.24% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp        95669      0.01%     68.25% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt     18011780      1.72%     69.96% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv      1236116      0.12%     70.08% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.08% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult     31402956      2.99%     73.07% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.07% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt        81229      0.01%     73.08% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead    125492084     11.96%     85.04% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite     70675449      6.74%     91.78% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead     74462183      7.10%     98.88% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite     11748618      1.12%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total   1049050652                       # Type of FU issued
system.switch_cpus_11.iq.rate                2.155711                       # Inst issue rate
system.switch_cpus_11.iq.fu_busy_cnt          6919564                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.006596                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.int_inst_queue_reads   2180211504                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_writes   1056384394                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses    822211300                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_reads    411611264                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_writes    233765378                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses    196891664                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.int_alu_accesses    840676272                       # Number of integer alu accesses
system.switch_cpus_11.iq.fp_alu_accesses    208281583                       # Number of floating point alu accesses
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iew.lsq.thread0.forwLoads     22155682                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.squashedLoads     34526441                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses       136610                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation        40993                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.squashedStores     13159389                       # Number of stores squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads        66175                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked           27                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewSquashCycles      9366552                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewBlockCycles     19532412                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewUnblockCycles        33684                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.iewDispatchedInsts   1103880545                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewDispSquashedInsts      8481531                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispLoadInsts    208214993                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispStoreInsts     86292607                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts         1107                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewIQFullEvents           31                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewLSQFullEvents        33527                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.memOrderViolationEvents        40993                       # Number of memory order violations
system.switch_cpus_11.iew.predictedTakenIncorrect      4039983                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.predictedNotTakenIncorrect      6807316                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.branchMispredicts     10847299                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.iewExecutedInsts   1032889405                       # Number of executed instructions
system.switch_cpus_11.iew.iewExecLoadInsts    195929263                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts     16161242                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_refs         276522520                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_branches      93163785                       # Number of branches executed
system.switch_cpus_11.iew.exec_stores        80593257                       # Number of stores executed
system.switch_cpus_11.iew.exec_rate          2.122501                       # Inst execution rate
system.switch_cpus_11.iew.wb_sent          1021855706                       # cumulative count of insts sent to commit
system.switch_cpus_11.iew.wb_count         1019102964                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_producers      693545772                       # num instructions producing a value
system.switch_cpus_11.iew.wb_consumers     1101045149                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_rate            2.094171                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_fanout          0.629898                       # average fanout of values written-back
system.switch_cpus_11.commit.commitSquashedInsts    186257789                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.commitNonSpecStalls           51                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.branchMispredicts      9357248                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.committed_per_cycle::samples    457726320                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     2.004741                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     2.442813                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0    193679200     42.31%     42.31% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1     66642849     14.56%     56.87% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2     32799495      7.17%     64.04% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3     66389658     14.50%     78.54% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4     30500726      6.66%     85.21% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5     15146920      3.31%     88.52% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6     12816340      2.80%     91.32% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7      6432665      1.41%     92.72% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8     33318467      7.28%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total    457726320                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committedInsts    499143064                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps    917622748                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.refs           246821764                       # Number of memory references committed
system.switch_cpus_11.commit.loads          173688551                       # Number of loads committed
system.switch_cpus_11.commit.membars               20                       # Number of memory barriers committed
system.switch_cpus_11.commit.branches        87230315                       # Number of branches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.commit.fp_insts       188889276                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.int_insts      802256217                       # Number of committed integer instructions.
system.switch_cpus_11.commit.function_calls     14562943                       # Number of function calls committed.
system.switch_cpus_11.commit.op_class_0::No_OpClass      4117859      0.45%      0.45% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu    571669085     62.30%     62.75% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult       328231      0.04%     62.78% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv          392      0.00%     62.78% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd      6175994      0.67%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu      7654138      0.83%     64.29% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp          324      0.00%     64.29% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt         2386      0.00%     64.29% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc       543855      0.06%     64.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd     31054762      3.38%     67.73% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     67.73% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp        95669      0.01%     67.74% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt     17217391      1.88%     69.62% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv      1153445      0.13%     69.75% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     69.75% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult     30722276      3.35%     73.09% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.09% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt        65177      0.01%     73.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead    107679305     11.73%     84.84% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite     61796780      6.73%     91.57% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead     66009246      7.19%     98.76% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite     11336433      1.24%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total    917622748                       # Class of committed instruction
system.switch_cpus_11.commit.bw_lim_events     33318467                       # number cycles where commit BW limit reached
system.switch_cpus_11.rob.rob_reads        1528288390                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes       2236849173                       # The number of ROB writes
system.switch_cpus_11.timesIdled                   72                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_11.idleCycles                13076                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.committedInsts        499143064                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps          917622748                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    0.974947                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              0.974947                       # CPI: Total CPI of All Threads
system.switch_cpus_11.ipc                    1.025697                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              1.025697                       # IPC: Total IPC of All Threads
system.switch_cpus_11.int_regfile_reads    1422801875                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes    657776878                       # number of integer regfile writes
system.switch_cpus_11.fp_regfile_reads      293636733                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes     173569582                       # number of floating regfile writes
system.switch_cpus_11.cc_regfile_reads      368663512                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes     190794940                       # number of cc regfile writes
system.switch_cpus_11.misc_regfile_reads    477507567                       # number of misc regfile reads
system.switch_cpus_12.branchPred.lookups    117010428                       # Number of BP lookups
system.switch_cpus_12.branchPred.condPredicted    117010428                       # Number of conditional branches predicted
system.switch_cpus_12.branchPred.condIncorrect      9322795                       # Number of conditional branches incorrect
system.switch_cpus_12.branchPred.BTBLookups     89772698                       # Number of BTB lookups
system.switch_cpus_12.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_12.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_12.branchPred.usedRAS     18418013                       # Number of times the RAS was used to get a target.
system.switch_cpus_12.branchPred.RASInCorrect      2139712                       # Number of incorrect RAS predictions.
system.switch_cpus_12.branchPred.indirectLookups     89772698                       # Number of indirect predictor lookups.
system.switch_cpus_12.branchPred.indirectHits     43969384                       # Number of indirect target hits.
system.switch_cpus_12.branchPred.indirectMisses     45803314                       # Number of indirect misses.
system.switch_cpus_12.branchPredindirectMispredicted      5725621                       # Number of mispredicted indirect branches.
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses        196208860                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses         80716025                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses            1551315                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses             250198                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses         94304822                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses               1358                       # TLB misses on write requests
system.switch_cpus_12.pwrStateResidencyTicks::OFF 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles             486637798                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.fetch.icacheStallCycles    282310671                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_12.fetch.Insts           657408659                       # Number of instructions fetch has processed
system.switch_cpus_12.fetch.Branches        117010428                       # Number of branches that fetch encountered
system.switch_cpus_12.fetch.predictedBranches     62387397                       # Number of branches that fetch has predicted taken
system.switch_cpus_12.fetch.Cycles          194970731                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_12.fetch.SquashCycles     18665406                       # Number of cycles fetch has spent squashing
system.switch_cpus_12.fetch.MiscStallCycles         2046                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_12.fetch.PendingTrapStallCycles         6059                       # Number of stall cycles due to pending traps
system.switch_cpus_12.fetch.IcacheWaitRetryStallCycles         1043                       # Number of stall cycles due to full MSHR
system.switch_cpus_12.fetch.CacheLines       94303599                       # Number of cache lines fetched
system.switch_cpus_12.fetch.IcacheSquashes      4598039                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_12.fetch.rateDist::samples    486623253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::mean     2.507104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::stdev     3.431977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::0     300126466     61.68%     61.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::1       3791892      0.78%     62.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::2       9111872      1.87%     64.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::3       9955756      2.05%     66.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::4      18053286      3.71%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::5      10889382      2.24%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::6      10132929      2.08%     74.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::7      15818558      3.25%     77.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::8     108743112     22.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::total    486623253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.branchRate       0.240447                       # Number of branch fetches per cycle
system.switch_cpus_12.fetch.rate             1.350920                       # Number of inst fetches per cycle
system.switch_cpus_12.decode.IdleCycles     272482567                       # Number of cycles decode is idle
system.switch_cpus_12.decode.BlockedCycles     23457946                       # Number of cycles decode is blocked
system.switch_cpus_12.decode.RunCycles      180342868                       # Number of cycles decode is running
system.switch_cpus_12.decode.UnblockCycles      1007159                       # Number of cycles decode is unblocking
system.switch_cpus_12.decode.SquashCycles      9332703                       # Number of cycles decode is squashing
system.switch_cpus_12.decode.DecodedInsts   1188227328                       # Number of instructions handled by decode
system.switch_cpus_12.rename.SquashCycles      9332703                       # Number of cycles rename is squashing
system.switch_cpus_12.rename.IdleCycles     277032646                       # Number of cycles rename is idle
system.switch_cpus_12.rename.BlockCycles     19575667                       # Number of cycles rename is blocking
system.switch_cpus_12.rename.serializeStallCycles          759                       # count of cycles rename stalled for serializing inst
system.switch_cpus_12.rename.RunCycles      176382640                       # Number of cycles rename is running
system.switch_cpus_12.rename.UnblockCycles      4298828                       # Number of cycles rename is unblocking
system.switch_cpus_12.rename.RenamedInsts   1157025555                       # Number of instructions processed by rename
system.switch_cpus_12.rename.ROBFullEvents        50394                       # Number of times rename has blocked due to ROB full
system.switch_cpus_12.rename.IQFullEvents        48981                       # Number of times rename has blocked due to IQ full
system.switch_cpus_12.rename.LQFullEvents         3954                       # Number of times rename has blocked due to LQ full
system.switch_cpus_12.rename.SQFullEvents      3964599                       # Number of times rename has blocked due to SQ full
system.switch_cpus_12.rename.RenamedOperands   1161440794                       # Number of destination operands rename has renamed
system.switch_cpus_12.rename.RenameLookups   2927401531                       # Number of register rename lookups that rename has made
system.switch_cpus_12.rename.int_rename_lookups   1618625072                       # Number of integer rename lookups
system.switch_cpus_12.rename.fp_rename_lookups    323552155                       # Number of floating rename lookups
system.switch_cpus_12.rename.CommittedMaps    918766126                       # Number of HB maps that are committed
system.switch_cpus_12.rename.UndoneMaps     242674634                       # Number of HB maps that are undone due to squashing
system.switch_cpus_12.rename.serializingInsts           92                       # count of serializing insts renamed
system.switch_cpus_12.rename.tempSerializingInsts          106                       # count of temporary serializing insts renamed
system.switch_cpus_12.rename.skidInsts        7542523                       # count of insts added to the skid buffer
system.switch_cpus_12.memDep0.insertedLoads    208407474                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_12.memDep0.insertedStores     86418557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_12.memDep0.conflictingLoads      1027138                       # Number of conflicting loads.
system.switch_cpus_12.memDep0.conflictingStores       489485                       # Number of conflicting stores.
system.switch_cpus_12.iq.iqInstsAdded      1105018817                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_12.iq.iqNonSpecInstsAdded         2954                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_12.iq.iqInstsIssued     1050458090                       # Number of instructions issued
system.switch_cpus_12.iq.iqSquashedInstsIssued       189040                       # Number of squashed instructions issued
system.switch_cpus_12.iq.iqSquashedInstsExamined    185821811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_12.iq.iqSquashedOperandsExamined    259603246                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_12.iq.iqSquashedNonSpecRemoved         2903                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_12.iq.issued_per_cycle::samples    486623253                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::mean     2.158668                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::stdev     2.181237                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::0    162692595     33.43%     33.43% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::1     64678062     13.29%     46.72% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::2     77995624     16.03%     62.75% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::3     54041398     11.11%     73.86% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::4     50235464     10.32%     84.18% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::5     30233288      6.21%     90.39% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::6     22344606      4.59%     94.99% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::7     13729074      2.82%     97.81% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::8     10673142      2.19%    100.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::total    486623253                       # Number of insts issued each cycle
system.switch_cpus_12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntAlu      1750442     25.14%     25.14% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntMult            0      0.00%     25.14% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntDiv            0      0.00%     25.14% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatAdd        28359      0.41%     25.55% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatCmp            0      0.00%     25.55% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatCvt            0      0.00%     25.55% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMult            0      0.00%     25.55% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMultAcc            0      0.00%     25.55% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatDiv            0      0.00%     25.55% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMisc            0      0.00%     25.55% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatSqrt            0      0.00%     25.55% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAdd            0      0.00%     25.55% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAddAcc            0      0.00%     25.55% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAlu      1321313     18.98%     44.53% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdCmp           11      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdCvt          111      0.00%     44.53% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMisc        15532      0.22%     44.75% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMult            0      0.00%     44.75% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMultAcc            0      0.00%     44.75% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShift            0      0.00%     44.75% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShiftAcc            0      0.00%     44.75% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSqrt            0      0.00%     44.75% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatAdd         1289      0.02%     44.77% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatAlu            0      0.00%     44.77% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatCmp            0      0.00%     44.77% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatCvt       418525      6.01%     50.78% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatDiv         2816      0.04%     50.82% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMisc            0      0.00%     50.82% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMult        22299      0.32%     51.14% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.14% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatSqrt            0      0.00%     51.14% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAes            0      0.00%     51.14% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAesMix            0      0.00%     51.14% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha1Hash            0      0.00%     51.14% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha1Hash2            0      0.00%     51.14% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha256Hash            0      0.00%     51.14% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha256Hash2            0      0.00%     51.14% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShaSigma2            0      0.00%     51.14% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShaSigma3            0      0.00%     51.14% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::MemRead       154128      2.21%     53.36% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::MemWrite        44535      0.64%     54.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMemRead      3154399     45.31%     99.31% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMemWrite        48267      0.69%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.FU_type_0::No_OpClass      7036959      0.67%      0.67% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntAlu    661082142     62.93%     63.60% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntMult       328837      0.03%     63.63% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntDiv          507      0.00%     63.63% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatAdd      7861545      0.75%     64.38% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatCmp            0      0.00%     64.38% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatCvt            0      0.00%     64.38% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMult            0      0.00%     64.38% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMultAcc            0      0.00%     64.38% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatDiv            0      0.00%     64.38% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMisc            0      0.00%     64.38% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatSqrt            0      0.00%     64.38% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAdd            0      0.00%     64.38% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAddAcc            0      0.00%     64.38% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAlu      8204381      0.78%     65.16% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdCmp          486      0.00%     65.16% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdCvt         2634      0.00%     65.16% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMisc       753543      0.07%     65.24% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMult            0      0.00%     65.24% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMultAcc            0      0.00%     65.24% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShift            0      0.00%     65.24% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.24% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSqrt            0      0.00%     65.24% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatAdd     31499773      3.00%     68.23% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.23% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatCmp        95837      0.01%     68.24% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatCvt     18041456      1.72%     69.96% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatDiv      1237792      0.12%     70.08% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.08% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMult     31460072      2.99%     73.07% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.07% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatSqrt        80959      0.01%     73.08% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAes            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAesMix            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::MemRead    125619842     11.96%     85.04% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::MemWrite     70783485      6.74%     91.78% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMemRead     74593591      7.10%     98.88% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMemWrite     11774249      1.12%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::total   1050458090                       # Type of FU issued
system.switch_cpus_12.iq.rate                2.158604                       # Inst issue rate
system.switch_cpus_12.iq.fu_busy_cnt          6962026                       # FU busy when requested
system.switch_cpus_12.iq.fu_busy_rate        0.006628                       # FU busy rate (busy events/executed inst)
system.switch_cpus_12.iq.int_inst_queue_reads   2182375572                       # Number of integer instruction queue reads
system.switch_cpus_12.iq.int_inst_queue_writes   1056711726                       # Number of integer instruction queue writes
system.switch_cpus_12.iq.int_inst_queue_wakeup_accesses    823347357                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_12.iq.fp_inst_queue_reads    412314925                       # Number of floating instruction queue reads
system.switch_cpus_12.iq.fp_inst_queue_writes    234143284                       # Number of floating instruction queue writes
system.switch_cpus_12.iq.fp_inst_queue_wakeup_accesses    197212682                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_12.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_12.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_12.iq.int_alu_accesses    841741627                       # Number of integer alu accesses
system.switch_cpus_12.iq.fp_alu_accesses    208641530                       # Number of floating point alu accesses
system.switch_cpus_12.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.iew.lsq.thread0.forwLoads     22224352                       # Number of loads that had data forwarded from stores
system.switch_cpus_12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_12.iew.lsq.thread0.squashedLoads     34420694                       # Number of loads squashed
system.switch_cpus_12.iew.lsq.thread0.ignoredResponses       138080                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_12.iew.lsq.thread0.memOrderViolation        42191                       # Number of memory ordering violations
system.switch_cpus_12.iew.lsq.thread0.squashedStores     13159796                       # Number of stores squashed
system.switch_cpus_12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_12.iew.lsq.thread0.rescheduledLoads        65082                       # Number of loads that were rescheduled
system.switch_cpus_12.iew.lsq.thread0.cacheBlocked           22                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_12.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_12.iew.iewSquashCycles      9332703                       # Number of cycles IEW is squashing
system.switch_cpus_12.iew.iewBlockCycles     19522456                       # Number of cycles IEW is blocking
system.switch_cpus_12.iew.iewUnblockCycles        30408                       # Number of cycles IEW is unblocking
system.switch_cpus_12.iew.iewDispatchedInsts   1105021771                       # Number of instructions dispatched to IQ
system.switch_cpus_12.iew.iewDispSquashedInsts      8417193                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_12.iew.iewDispLoadInsts    208407474                       # Number of dispatched load instructions
system.switch_cpus_12.iew.iewDispStoreInsts     86418557                       # Number of dispatched store instructions
system.switch_cpus_12.iew.iewDispNonSpecInsts         1057                       # Number of dispatched non-speculative instructions
system.switch_cpus_12.iew.iewIQFullEvents           30                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_12.iew.iewLSQFullEvents        30238                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_12.iew.memOrderViolationEvents        42191                       # Number of memory order violations
system.switch_cpus_12.iew.predictedTakenIncorrect      4005122                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_12.iew.predictedNotTakenIncorrect      6831302                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_12.iew.branchMispredicts     10836424                       # Number of branch mispredicts detected at execute
system.switch_cpus_12.iew.iewExecutedInsts   1034299077                       # Number of executed instructions
system.switch_cpus_12.iew.iewExecLoadInsts    196200502                       # Number of load instructions executed
system.switch_cpus_12.iew.iewExecSquashedInsts     16159011                       # Number of squashed instructions skipped in execute
system.switch_cpus_12.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_12.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_12.iew.exec_refs         276916334                       # number of memory reference insts executed
system.switch_cpus_12.iew.exec_branches      93337858                       # Number of branches executed
system.switch_cpus_12.iew.exec_stores        80715832                       # Number of stores executed
system.switch_cpus_12.iew.exec_rate          2.125398                       # Inst execution rate
system.switch_cpus_12.iew.wb_sent          1023299222                       # cumulative count of insts sent to commit
system.switch_cpus_12.iew.wb_count         1020560039                       # cumulative count of insts written-back
system.switch_cpus_12.iew.wb_producers      694482618                       # num instructions producing a value
system.switch_cpus_12.iew.wb_consumers     1102543679                       # num instructions consuming a value
system.switch_cpus_12.iew.wb_rate            2.097166                       # insts written-back per cycle
system.switch_cpus_12.iew.wb_fanout          0.629891                       # average fanout of values written-back
system.switch_cpus_12.commit.commitSquashedInsts    185821830                       # The number of squashed insts skipped by commit
system.switch_cpus_12.commit.commitNonSpecStalls           51                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_12.commit.branchMispredicts      9323386                       # The number of times a branch was mispredicted
system.switch_cpus_12.commit.committed_per_cycle::samples    457768348                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::mean     2.008002                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::stdev     2.443851                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::0    193314175     42.23%     42.23% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::1     66734523     14.58%     56.81% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::2     32817996      7.17%     63.98% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::3     66555491     14.54%     78.52% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::4     30499777      6.66%     85.18% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::5     15168778      3.31%     88.49% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::6     12830332      2.80%     91.30% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::7      6440251      1.41%     92.70% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::8     33407025      7.30%    100.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::total    457768348                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committedInsts    500000000                       # Number of instructions committed
system.switch_cpus_12.commit.committedOps    919199935                       # Number of ops (including micro ops) committed
system.switch_cpus_12.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_12.commit.refs           247245535                       # Number of memory references committed
system.switch_cpus_12.commit.loads          173986774                       # Number of loads committed
system.switch_cpus_12.commit.membars               20                       # Number of memory barriers committed
system.switch_cpus_12.commit.branches        87379862                       # Number of branches committed
system.switch_cpus_12.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_12.commit.fp_insts       189216774                       # Number of committed floating point instructions.
system.switch_cpus_12.commit.int_insts      803632411                       # Number of committed integer instructions.
system.switch_cpus_12.commit.function_calls     14588085                       # Number of function calls committed.
system.switch_cpus_12.commit.op_class_0::No_OpClass      4124933      0.45%      0.45% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntAlu    572649886     62.30%     62.75% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntMult       328807      0.04%     62.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntDiv          392      0.00%     62.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatAdd      6186870      0.67%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatCmp            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatCvt            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatDiv            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAdd            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAlu      7667590      0.83%     64.29% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdCmp          324      0.00%     64.29% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdCvt         2386      0.00%     64.29% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMisc       544811      0.06%     64.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMult            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMultAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShift            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShiftAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSqrt            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatAdd     31108712      3.38%     67.73% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatAlu            0      0.00%     67.73% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatCmp        95837      0.01%     67.74% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatCvt     17247446      1.88%     69.62% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatDiv      1155450      0.13%     69.75% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMisc            0      0.00%     69.75% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMult     30775683      3.35%     73.09% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.09% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatSqrt        65273      0.01%     73.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAes            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAesMix            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha1Hash            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha256Hash            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShaSigma2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShaSigma3            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::MemRead    107863497     11.73%     84.84% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::MemWrite     61903296      6.73%     91.57% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMemRead     66123277      7.19%     98.76% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMemWrite     11355465      1.24%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::total    919199935                       # Class of committed instruction
system.switch_cpus_12.commit.bw_lim_events     33407025                       # number cycles where commit BW limit reached
system.switch_cpus_12.rob.rob_reads        1529383088                       # The number of ROB reads
system.switch_cpus_12.rob.rob_writes       2239085585                       # The number of ROB writes
system.switch_cpus_12.timesIdled                   67                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_12.idleCycles                14545                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_12.committedInsts        500000000                       # Number of Instructions Simulated
system.switch_cpus_12.committedOps          919199935                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_12.cpi                    0.973276                       # CPI: Cycles Per Instruction
system.switch_cpus_12.cpi_total              0.973276                       # CPI: Total CPI of All Threads
system.switch_cpus_12.ipc                    1.027458                       # IPC: Instructions Per Cycle
system.switch_cpus_12.ipc_total              1.027458                       # IPC: Total IPC of All Threads
system.switch_cpus_12.int_regfile_reads    1424665095                       # number of integer regfile reads
system.switch_cpus_12.int_regfile_writes    658608788                       # number of integer regfile writes
system.switch_cpus_12.fp_regfile_reads      294114111                       # number of floating regfile reads
system.switch_cpus_12.fp_regfile_writes     173848839                       # number of floating regfile writes
system.switch_cpus_12.cc_regfile_reads      369175274                       # number of cc regfile reads
system.switch_cpus_12.cc_regfile_writes     191002353                       # number of cc regfile writes
system.switch_cpus_12.misc_regfile_reads    478247485                       # number of misc regfile reads
system.switch_cpus_13.branchPred.lookups    117039140                       # Number of BP lookups
system.switch_cpus_13.branchPred.condPredicted    117039140                       # Number of conditional branches predicted
system.switch_cpus_13.branchPred.condIncorrect      9396860                       # Number of conditional branches incorrect
system.switch_cpus_13.branchPred.BTBLookups     89831110                       # Number of BTB lookups
system.switch_cpus_13.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_13.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_13.branchPred.usedRAS     18401986                       # Number of times the RAS was used to get a target.
system.switch_cpus_13.branchPred.RASInCorrect      2153451                       # Number of incorrect RAS predictions.
system.switch_cpus_13.branchPred.indirectLookups     89831110                       # Number of indirect predictor lookups.
system.switch_cpus_13.branchPred.indirectHits     43906574                       # Number of indirect target hits.
system.switch_cpus_13.branchPred.indirectMisses     45924536                       # Number of indirect misses.
system.switch_cpus_13.branchPredindirectMispredicted      5760764                       # Number of mispredicted indirect branches.
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses        195905862                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses         80588478                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses            1557697                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses             253411                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses         94295520                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses                945                       # TLB misses on write requests
system.switch_cpus_13.pwrStateResidencyTicks::OFF 128087216160                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles             486637798                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.fetch.icacheStallCycles    282315621                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_13.fetch.Insts           657351021                       # Number of instructions fetch has processed
system.switch_cpus_13.fetch.Branches        117039140                       # Number of branches that fetch encountered
system.switch_cpus_13.fetch.predictedBranches     62308560                       # Number of branches that fetch has predicted taken
system.switch_cpus_13.fetch.Cycles          194890956                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_13.fetch.SquashCycles     18813200                       # Number of cycles fetch has spent squashing
system.switch_cpus_13.fetch.MiscStallCycles         1652                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_13.fetch.PendingTrapStallCycles         3838                       # Number of stall cycles due to pending traps
system.switch_cpus_13.fetch.IcacheWaitRetryStallCycles         1093                       # Number of stall cycles due to full MSHR
system.switch_cpus_13.fetch.CacheLines       94294713                       # Number of cache lines fetched
system.switch_cpus_13.fetch.IcacheSquashes      4611801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_13.fetch.rateDist::samples    486619760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::mean     2.507107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::stdev     3.432239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::0     300166784     61.68%     61.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::1       3771459      0.78%     62.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::2       9112014      1.87%     64.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::3       9942416      2.04%     66.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::4      18015056      3.70%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::5      10903950      2.24%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::6      10115915      2.08%     74.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::7      15827480      3.25%     77.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::8     108764686     22.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::total    486619760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.branchRate       0.240506                       # Number of branch fetches per cycle
system.switch_cpus_13.fetch.rate             1.350801                       # Number of inst fetches per cycle
system.switch_cpus_13.decode.IdleCycles     272415991                       # Number of cycles decode is idle
system.switch_cpus_13.decode.BlockedCycles     23555329                       # Number of cycles decode is blocked
system.switch_cpus_13.decode.RunCycles      180242508                       # Number of cycles decode is running
system.switch_cpus_13.decode.UnblockCycles       999322                       # Number of cycles decode is unblocking
system.switch_cpus_13.decode.SquashCycles      9406600                       # Number of cycles decode is squashing
system.switch_cpus_13.decode.DecodedInsts   1187728893                       # Number of instructions handled by decode
system.switch_cpus_13.rename.SquashCycles      9406600                       # Number of cycles rename is squashing
system.switch_cpus_13.rename.IdleCycles     276986199                       # Number of cycles rename is idle
system.switch_cpus_13.rename.BlockCycles     19702840                       # Number of cycles rename is blocking
system.switch_cpus_13.rename.serializeStallCycles          696                       # count of cycles rename stalled for serializing inst
system.switch_cpus_13.rename.RunCycles      176252627                       # Number of cycles rename is running
system.switch_cpus_13.rename.UnblockCycles      4270788                       # Number of cycles rename is unblocking
system.switch_cpus_13.rename.RenamedInsts   1156369221                       # Number of instructions processed by rename
system.switch_cpus_13.rename.ROBFullEvents        48567                       # Number of times rename has blocked due to ROB full
system.switch_cpus_13.rename.IQFullEvents        49928                       # Number of times rename has blocked due to IQ full
system.switch_cpus_13.rename.LQFullEvents         3357                       # Number of times rename has blocked due to LQ full
system.switch_cpus_13.rename.SQFullEvents      3930479                       # Number of times rename has blocked due to SQ full
system.switch_cpus_13.rename.RenamedOperands   1160792785                       # Number of destination operands rename has renamed
system.switch_cpus_13.rename.RenameLookups   2925694351                       # Number of register rename lookups that rename has made
system.switch_cpus_13.rename.int_rename_lookups   1617896333                       # Number of integer rename lookups
system.switch_cpus_13.rename.fp_rename_lookups    322878528                       # Number of floating rename lookups
system.switch_cpus_13.rename.CommittedMaps    916985664                       # Number of HB maps that are committed
system.switch_cpus_13.rename.UndoneMaps     243807121                       # Number of HB maps that are undone due to squashing
system.switch_cpus_13.rename.serializingInsts           77                       # count of serializing insts renamed
system.switch_cpus_13.rename.tempSerializingInsts           89                       # count of temporary serializing insts renamed
system.switch_cpus_13.rename.skidInsts        7520181                       # count of insts added to the skid buffer
system.switch_cpus_13.memDep0.insertedLoads    208274594                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_13.memDep0.insertedStores     86326396                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_13.memDep0.conflictingLoads      1033647                       # Number of conflicting loads.
system.switch_cpus_13.memDep0.conflictingStores       488463                       # Number of conflicting stores.
system.switch_cpus_13.iq.iqInstsAdded      1104253276                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_13.iq.iqNonSpecInstsAdded         3111                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_13.iq.iqInstsIssued     1049250214                       # Number of instructions issued
system.switch_cpus_13.iq.iqSquashedInstsIssued       186826                       # Number of squashed instructions issued
system.switch_cpus_13.iq.iqSquashedInstsExamined    186839235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_13.iq.iqSquashedOperandsExamined    261667603                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_13.iq.iqSquashedNonSpecRemoved         3060                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_13.iq.issued_per_cycle::samples    486619760                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::mean     2.156201                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::stdev     2.181702                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::0    163110849     33.52%     33.52% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::1     64607271     13.28%     46.80% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::2     77880614     16.00%     62.80% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::3     53952266     11.09%     73.89% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::4     50130722     10.30%     84.19% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::5     30187211      6.20%     90.39% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::6     22352294      4.59%     94.99% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::7     13736054      2.82%     97.81% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::8     10662479      2.19%    100.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::total    486619760                       # Number of insts issued each cycle
system.switch_cpus_13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntAlu      1740894     25.08%     25.08% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntMult            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntDiv            0      0.00%     25.08% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatAdd        28485      0.41%     25.49% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatCmp            0      0.00%     25.49% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatCvt            0      0.00%     25.49% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMult            0      0.00%     25.49% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMultAcc            0      0.00%     25.49% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatDiv            0      0.00%     25.49% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMisc            0      0.00%     25.49% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatSqrt            0      0.00%     25.49% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAdd            0      0.00%     25.49% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAddAcc            0      0.00%     25.49% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAlu      1318835     19.00%     44.49% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdCmp           12      0.00%     44.50% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdCvt          141      0.00%     44.50% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMisc        15337      0.22%     44.72% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMult            0      0.00%     44.72% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMultAcc            0      0.00%     44.72% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShift            0      0.00%     44.72% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShiftAcc            0      0.00%     44.72% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSqrt            0      0.00%     44.72% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatAdd         1396      0.02%     44.74% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatAlu            0      0.00%     44.74% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatCmp            0      0.00%     44.74% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatCvt       414111      5.97%     50.70% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatDiv         2830      0.04%     50.75% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMisc            0      0.00%     50.75% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMult        21416      0.31%     51.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatSqrt            0      0.00%     51.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAes            0      0.00%     51.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAesMix            0      0.00%     51.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha1Hash            0      0.00%     51.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha1Hash2            0      0.00%     51.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha256Hash            0      0.00%     51.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha256Hash2            0      0.00%     51.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShaSigma2            0      0.00%     51.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShaSigma3            0      0.00%     51.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::MemRead       160287      2.31%     53.36% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::MemWrite        44301      0.64%     54.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMemRead      3145750     45.32%     99.33% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMemWrite        46794      0.67%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.FU_type_0::No_OpClass      7047166      0.67%      0.67% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntAlu    660428003     62.94%     63.61% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntMult       328187      0.03%     63.65% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntDiv          497      0.00%     63.65% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatAdd      7843325      0.75%     64.39% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatCmp            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatCvt            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMult            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMultAcc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatDiv            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMisc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatSqrt            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAdd            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAddAcc            0      0.00%     64.39% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAlu      8187391      0.78%     65.17% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdCmp          456      0.00%     65.17% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdCvt         2635      0.00%     65.17% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMisc       760413      0.07%     65.25% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMult            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMultAcc            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShift            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSqrt            0      0.00%     65.25% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatAdd     31429577      3.00%     68.24% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.24% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatCmp        95648      0.01%     68.25% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatCvt     18007236      1.72%     69.97% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatDiv      1236375      0.12%     70.08% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.08% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMult     31389305      2.99%     73.08% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatSqrt        81213      0.01%     73.08% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAes            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAesMix            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.08% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::MemRead    125507253     11.96%     85.05% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::MemWrite     70687467      6.74%     91.78% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMemRead     74470008      7.10%     98.88% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMemWrite     11748059      1.12%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::total   1049250214                       # Type of FU issued
system.switch_cpus_13.iq.rate                2.156121                       # Inst issue rate
system.switch_cpus_13.iq.fu_busy_cnt          6940589                       # FU busy when requested
system.switch_cpus_13.iq.fu_busy_rate        0.006615                       # FU busy rate (busy events/executed inst)
system.switch_cpus_13.iq.int_inst_queue_reads   2180711539                       # Number of integer instruction queue reads
system.switch_cpus_13.iq.int_inst_queue_writes   1057389132                       # Number of integer instruction queue writes
system.switch_cpus_13.iq.int_inst_queue_wakeup_accesses    822307199                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_13.iq.fp_inst_queue_reads    411536064                       # Number of floating instruction queue reads
system.switch_cpus_13.iq.fp_inst_queue_writes    233718002                       # Number of floating instruction queue writes
system.switch_cpus_13.iq.fp_inst_queue_wakeup_accesses    196814788                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_13.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_13.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_13.iq.int_alu_accesses    840901078                       # Number of integer alu accesses
system.switch_cpus_13.iq.fp_alu_accesses    208242559                       # Number of floating point alu accesses
system.switch_cpus_13.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.iew.lsq.thread0.forwLoads     22150149                       # Number of loads that had data forwarded from stores
system.switch_cpus_13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_13.iew.lsq.thread0.squashedLoads     34624884                       # Number of loads squashed
system.switch_cpus_13.iew.lsq.thread0.ignoredResponses       141106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_13.iew.lsq.thread0.memOrderViolation        43726                       # Number of memory ordering violations
system.switch_cpus_13.iew.lsq.thread0.squashedStores     13209484                       # Number of stores squashed
system.switch_cpus_13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_13.iew.lsq.thread0.rescheduledLoads        65516                       # Number of loads that were rescheduled
system.switch_cpus_13.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_13.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_13.iew.iewSquashCycles      9406600                       # Number of cycles IEW is squashing
system.switch_cpus_13.iew.iewBlockCycles     19629808                       # Number of cycles IEW is blocking
system.switch_cpus_13.iew.iewUnblockCycles        34409                       # Number of cycles IEW is unblocking
system.switch_cpus_13.iew.iewDispatchedInsts   1104256387                       # Number of instructions dispatched to IQ
system.switch_cpus_13.iew.iewDispSquashedInsts      8540729                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_13.iew.iewDispLoadInsts    208274594                       # Number of dispatched load instructions
system.switch_cpus_13.iew.iewDispStoreInsts     86326396                       # Number of dispatched store instructions
system.switch_cpus_13.iew.iewDispNonSpecInsts         1088                       # Number of dispatched non-speculative instructions
system.switch_cpus_13.iew.iewIQFullEvents           31                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_13.iew.iewLSQFullEvents        34269                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_13.iew.memOrderViolationEvents        43726                       # Number of memory order violations
system.switch_cpus_13.iew.predictedTakenIncorrect      4025130                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_13.iew.predictedNotTakenIncorrect      6881485                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_13.iew.branchMispredicts     10906615                       # Number of branch mispredicts detected at execute
system.switch_cpus_13.iew.iewExecutedInsts   1032929111                       # Number of executed instructions
system.switch_cpus_13.iew.iewExecLoadInsts    195896875                       # Number of load instructions executed
system.switch_cpus_13.iew.iewExecSquashedInsts     16321103                       # Number of squashed instructions skipped in execute
system.switch_cpus_13.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_13.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_13.iew.exec_refs         276485119                       # number of memory reference insts executed
system.switch_cpus_13.iew.exec_branches      93168875                       # Number of branches executed
system.switch_cpus_13.iew.exec_stores        80588244                       # Number of stores executed
system.switch_cpus_13.iew.exec_rate          2.122583                       # Inst execution rate
system.switch_cpus_13.iew.wb_sent          1021870155                       # cumulative count of insts sent to commit
system.switch_cpus_13.iew.wb_count         1019121987                       # cumulative count of insts written-back
system.switch_cpus_13.iew.wb_producers      693538780                       # num instructions producing a value
system.switch_cpus_13.iew.wb_consumers     1101082624                       # num instructions consuming a value
system.switch_cpus_13.iew.wb_rate            2.094211                       # insts written-back per cycle
system.switch_cpus_13.iew.wb_fanout          0.629870                       # average fanout of values written-back
system.switch_cpus_13.commit.commitSquashedInsts    186839243                       # The number of squashed insts skipped by commit
system.switch_cpus_13.commit.commitNonSpecStalls           51                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_13.commit.branchMispredicts      9397259                       # The number of times a branch was mispredicted
system.switch_cpus_13.commit.committed_per_cycle::samples    457583631                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::mean     2.004917                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::stdev     2.442737                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::0    193582796     42.31%     42.31% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::1     66630798     14.56%     56.87% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::2     32795170      7.17%     64.03% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::3     66381581     14.51%     78.54% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::4     30504027      6.67%     85.21% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::5     15147569      3.31%     88.52% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::6     12803417      2.80%     91.32% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::7      6429368      1.41%     92.72% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::8     33308905      7.28%    100.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::total    457583631                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committedInsts    499031245                       # Number of instructions committed
system.switch_cpus_13.commit.committedOps    917417152                       # Number of ops (including micro ops) committed
system.switch_cpus_13.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_13.commit.refs           246766622                       # Number of memory references committed
system.switch_cpus_13.commit.loads          173649710                       # Number of loads committed
system.switch_cpus_13.commit.membars               20                       # Number of memory barriers committed
system.switch_cpus_13.commit.branches        87210841                       # Number of branches committed
system.switch_cpus_13.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_13.commit.fp_insts       188846406                       # Number of committed floating point instructions.
system.switch_cpus_13.commit.int_insts      802077012                       # Number of committed integer instructions.
system.switch_cpus_13.commit.function_calls     14559651                       # Number of function calls committed.
system.switch_cpus_13.commit.op_class_0::No_OpClass      4116965      0.45%      0.45% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntAlu    571541180     62.30%     62.75% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntMult       328159      0.04%     62.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntDiv          392      0.00%     62.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatAdd      6174661      0.67%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatCmp            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatCvt            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatDiv            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAdd            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAlu      7652366      0.83%     64.29% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdCmp          324      0.00%     64.29% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdCvt         2386      0.00%     64.29% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMisc       543741      0.06%     64.35% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMult            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMultAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShift            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShiftAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSqrt            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatAdd     31047602      3.38%     67.73% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatAlu            0      0.00%     67.73% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatCmp        95648      0.01%     67.74% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatCvt     17213545      1.88%     69.62% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatDiv      1153196      0.13%     69.75% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMisc            0      0.00%     69.75% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMult     30715200      3.35%     73.09% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.09% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatSqrt        65165      0.01%     73.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAes            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAesMix            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha1Hash            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha256Hash            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShaSigma2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShaSigma3            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::MemRead    107655356     11.73%     84.84% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::MemWrite     61782897      6.73%     91.57% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMemRead     65994354      7.19%     98.76% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMemWrite     11334015      1.24%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::total    917417152                       # Class of committed instruction
system.switch_cpus_13.commit.bw_lim_events     33308905                       # number cycles where commit BW limit reached
system.switch_cpus_13.rob.rob_reads        1528531121                       # The number of ROB reads
system.switch_cpus_13.rob.rob_writes       2237740249                       # The number of ROB writes
system.switch_cpus_13.timesIdled                   71                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_13.idleCycles                18038                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_13.committedInsts        499031245                       # Number of Instructions Simulated
system.switch_cpus_13.committedOps          917417152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_13.cpi                    0.975165                       # CPI: Cycles Per Instruction
system.switch_cpus_13.cpi_total              0.975165                       # CPI: Total CPI of All Threads
system.switch_cpus_13.ipc                    1.025467                       # IPC: Instructions Per Cycle
system.switch_cpus_13.ipc_total              1.025467                       # IPC: Total IPC of All Threads
system.switch_cpus_13.int_regfile_reads    1422615333                       # number of integer regfile reads
system.switch_cpus_13.int_regfile_writes    657836263                       # number of integer regfile writes
system.switch_cpus_13.fp_regfile_reads      293526540                       # number of floating regfile reads
system.switch_cpus_13.fp_regfile_writes     173493815                       # number of floating regfile writes
system.switch_cpus_13.cc_regfile_reads      368580073                       # number of cc regfile reads
system.switch_cpus_13.cc_regfile_writes     190724207                       # number of cc regfile writes
system.switch_cpus_13.misc_regfile_reads    477567964                       # number of misc regfile reads
system.tol3bus.snoop_filter.tot_requests        25005                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21941                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            758                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          758                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 128087216160                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              1821                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty         5464                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            1572                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           17826                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          17826                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             1254                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            1254                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         1821                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side        38052                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side         2663                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side         2563                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side         2628                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                 45906                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side        99072                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side       104256                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side       104320                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side       104832                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                 412480                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            2932                       # Total snoops (count)
system.tol3bus.snoopTraffic                    134016                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            23833                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.031805                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.175483                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  23075     96.82%     96.82% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    758      3.18%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              23833                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy            5682372                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy           3576224                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy            436581                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy            411342                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy            421008                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
