--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 298 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0 (SLICE_X64Y82.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.175ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.140 - 0.149)
  Source Clock:         XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y83.DQ      Tcko                  0.471   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7
    SLICE_X65Y83.B3      net (fanout=2)        0.599   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
    SLICE_X65Y83.B       Tilo                  0.094   N15
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X62Y82.A5      net (fanout=1)        0.393   N15
    SLICE_X62Y82.A       Tilo                  0.094   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X63Y81.A2      net (fanout=3)        0.763   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X63Y81.A       Tilo                  0.094   N8
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001
    SLICE_X64Y82.CE      net (fanout=2)        0.441   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001
    SLICE_X64Y82.CLK     Tceck                 0.226   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0
    -------------------------------------------------  ---------------------------
    Total                                      3.175ns (0.979ns logic, 2.196ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.173ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.140 - 0.149)
  Source Clock:         XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 to XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y83.CQ      Tcko                  0.471   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6
    SLICE_X65Y83.B2      net (fanout=2)        0.597   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<6>
    SLICE_X65Y83.B       Tilo                  0.094   N15
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X62Y82.A5      net (fanout=1)        0.393   N15
    SLICE_X62Y82.A       Tilo                  0.094   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X63Y81.A2      net (fanout=3)        0.763   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X63Y81.A       Tilo                  0.094   N8
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001
    SLICE_X64Y82.CE      net (fanout=2)        0.441   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001
    SLICE_X64Y82.CLK     Tceck                 0.226   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0
    -------------------------------------------------  ---------------------------
    Total                                      3.173ns (0.979ns logic, 2.194ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4 (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.050ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.140 - 0.149)
  Source Clock:         XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4 to XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y83.AQ      Tcko                  0.471   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4
    SLICE_X62Y82.A2      net (fanout=2)        0.961   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<4>
    SLICE_X62Y82.A       Tilo                  0.094   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X63Y81.A2      net (fanout=3)        0.763   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X63Y81.A       Tilo                  0.094   N8
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001
    SLICE_X64Y82.CE      net (fanout=2)        0.441   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001
    SLICE_X64Y82.CLK     Tceck                 0.226   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (0.885ns logic, 2.165ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1 (SLICE_X64Y82.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.175ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.140 - 0.149)
  Source Clock:         XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y83.DQ      Tcko                  0.471   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7
    SLICE_X65Y83.B3      net (fanout=2)        0.599   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
    SLICE_X65Y83.B       Tilo                  0.094   N15
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X62Y82.A5      net (fanout=1)        0.393   N15
    SLICE_X62Y82.A       Tilo                  0.094   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X63Y81.A2      net (fanout=3)        0.763   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X63Y81.A       Tilo                  0.094   N8
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001
    SLICE_X64Y82.CE      net (fanout=2)        0.441   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001
    SLICE_X64Y82.CLK     Tceck                 0.226   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1
    -------------------------------------------------  ---------------------------
    Total                                      3.175ns (0.979ns logic, 2.196ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.173ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.140 - 0.149)
  Source Clock:         XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 to XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y83.CQ      Tcko                  0.471   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6
    SLICE_X65Y83.B2      net (fanout=2)        0.597   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<6>
    SLICE_X65Y83.B       Tilo                  0.094   N15
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X62Y82.A5      net (fanout=1)        0.393   N15
    SLICE_X62Y82.A       Tilo                  0.094   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X63Y81.A2      net (fanout=3)        0.763   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X63Y81.A       Tilo                  0.094   N8
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001
    SLICE_X64Y82.CE      net (fanout=2)        0.441   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001
    SLICE_X64Y82.CLK     Tceck                 0.226   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1
    -------------------------------------------------  ---------------------------
    Total                                      3.173ns (0.979ns logic, 2.194ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4 (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.050ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.140 - 0.149)
  Source Clock:         XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4 to XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y83.AQ      Tcko                  0.471   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4
    SLICE_X62Y82.A2      net (fanout=2)        0.961   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<4>
    SLICE_X62Y82.A       Tilo                  0.094   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X63Y81.A2      net (fanout=3)        0.763   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X63Y81.A       Tilo                  0.094   N8
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001
    SLICE_X64Y82.CE      net (fanout=2)        0.441   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001
    SLICE_X64Y82.CLK     Tceck                 0.226   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_1
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (0.885ns logic, 2.165ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2 (SLICE_X64Y82.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.175ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.140 - 0.149)
  Source Clock:         XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y83.DQ      Tcko                  0.471   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7
    SLICE_X65Y83.B3      net (fanout=2)        0.599   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
    SLICE_X65Y83.B       Tilo                  0.094   N15
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X62Y82.A5      net (fanout=1)        0.393   N15
    SLICE_X62Y82.A       Tilo                  0.094   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X63Y81.A2      net (fanout=3)        0.763   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X63Y81.A       Tilo                  0.094   N8
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001
    SLICE_X64Y82.CE      net (fanout=2)        0.441   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001
    SLICE_X64Y82.CLK     Tceck                 0.226   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2
    -------------------------------------------------  ---------------------------
    Total                                      3.175ns (0.979ns logic, 2.196ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.173ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.140 - 0.149)
  Source Clock:         XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 to XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y83.CQ      Tcko                  0.471   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6
    SLICE_X65Y83.B2      net (fanout=2)        0.597   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<6>
    SLICE_X65Y83.B       Tilo                  0.094   N15
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X62Y82.A5      net (fanout=1)        0.393   N15
    SLICE_X62Y82.A       Tilo                  0.094   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X63Y81.A2      net (fanout=3)        0.763   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X63Y81.A       Tilo                  0.094   N8
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001
    SLICE_X64Y82.CE      net (fanout=2)        0.441   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001
    SLICE_X64Y82.CLK     Tceck                 0.226   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2
    -------------------------------------------------  ---------------------------
    Total                                      3.173ns (0.979ns logic, 2.194ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4 (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.050ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.140 - 0.149)
  Source Clock:         XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4 to XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y83.AQ      Tcko                  0.471   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4
    SLICE_X62Y82.A2      net (fanout=2)        0.961   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<4>
    SLICE_X62Y82.A       Tilo                  0.094   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X63Y81.A2      net (fanout=3)        0.763   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X63Y81.A       Tilo                  0.094   N8
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001
    SLICE_X64Y82.CE      net (fanout=2)        0.441   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001
    SLICE_X64Y82.CLK     Tceck                 0.226   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (0.885ns logic, 2.165ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4 (SLICE_X64Y83.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4 (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4 to XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y83.AQ      Tcko                  0.433   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4
    SLICE_X64Y83.A4      net (fanout=2)        0.355   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<4>
    SLICE_X64Y83.CLK     Tah         (-Th)     0.097   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<4>_rt
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_15_8_xor<7>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_4
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.336ns logic, 0.355ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (SLICE_X62Y81.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.692ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 to XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y81.AQ      Tcko                  0.414   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    SLICE_X62Y81.A4      net (fanout=2)        0.349   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<4>
    SLICE_X62Y81.CLK     Tah         (-Th)     0.071   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<4>_rt
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_7_0_xor<7>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    -------------------------------------------------  ---------------------------
    Total                                      0.692ns (0.343ns logic, 0.349ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0 (SLICE_X64Y82.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.693ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0 (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.693ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0 to XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y82.AQ      Tcko                  0.433   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0
    SLICE_X64Y82.A4      net (fanout=2)        0.357   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<0>
    SLICE_X64Y82.CLK     Tah         (-Th)     0.097   XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_15_8_lut<0>_INV_0
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_15_8_cy<3>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0
    -------------------------------------------------  ---------------------------
    Total                                      0.693ns (0.336ns logic, 0.357ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Logical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN1
  Clock network: XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Logical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN1
  Clock network: XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2/I0
  Logical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2/I0
  Location pin: BUFGCTRL_X0Y11.I0
  Clock network: XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0" derived from  NET 
"pcie_ref_clk" PERIOD = 10 ns HIGH 50%;  divided by 2.50 to 4 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1335 paths analyzed, 797 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAMB36_X3Y9.DIBDIU10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.855ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         XLXI_8/pcie/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA53 Tpcicko_DLRETRY       0.609   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                           XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIBDIU10     net (fanout=1)        2.904   XLXI_8/pcie/pcie_ep0/pcie_blk/mim_dll_bwdata<53>
    RAMB36_X3Y9.CLKBWRCLKU   Trdck_DI_ECC          0.342   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.855ns (0.951ns logic, 2.904ns route)
                                                           (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAMB36_X3Y9.DIBDIL13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.847ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         XLXI_8/pcie/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA58 Tpcicko_DLRETRY       0.635   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                           XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIBDIL13     net (fanout=1)        2.870   XLXI_8/pcie/pcie_ep0/pcie_blk/mim_dll_bwdata<58>
    RAMB36_X3Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.847ns (0.977ns logic, 2.870ns route)
                                                           (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAMB36_X3Y9.DIBDIL4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.842ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         XLXI_8/pcie/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWDATA40 Tpcicko_DLRETRY       0.725   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                           XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.DIBDIL4      net (fanout=1)        2.775   XLXI_8/pcie/pcie_ep0/pcie_blk/mim_dll_bwdata<40>
    RAMB36_X3Y9.CLKBWRCLKL   Trdck_DI_ECC          0.342   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                           XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    -----------------------------------------------------  ---------------------------
    Total                                          3.842ns (1.067ns logic, 2.775ns route)
                                                           (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0" derived from
 NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
 divided by 2.50 to 4 nS  

--------------------------------------------------------------------------------

Paths for end point XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (GTP_DUAL_X0Y2.TXCHARISK00), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data_k (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.237ns (1.603 - 1.366)
  Source Clock:         XLXI_8/pcie/pcie_ep0/core_clk rising at 4.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data_k to XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X107Y65.DQ          Tcko                  0.414   XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_k_reg<0>
                                                            XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data_k
    GTP_DUAL_X0Y2.TXCHARISK00 net (fanout=1)        1.848   XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_k_reg<0>
    GTP_DUAL_X0Y2.TXUSRCLK20  Tgtpckc_TXCHARISK(-Th)     1.927   XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
                                                            XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    ------------------------------------------------------  ---------------------------
    Total                                           0.335ns (-1.513ns logic, 1.848ns route)
                                                            (-451.6% logic, 551.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (GTP_DUAL_X0Y2.TXDATA01), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data1 (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.260ns (1.603 - 1.343)
  Source Clock:         XLXI_8/pcie/pcie_ep0/core_clk rising at 4.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data1 to XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X107Y69.BQ         Tcko                  0.414   XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_reg<3>
                                                           XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data1
    GTP_DUAL_X0Y2.TXDATA01   net (fanout=1)        1.885   XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_reg<1>
    GTP_DUAL_X0Y2.TXUSRCLK20 Tgtpckc_TXDATA(-Th)     1.927   XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
                                                           XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.372ns (-1.513ns logic, 1.885ns route)
                                                           (-406.7% logic, 506.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (GTP_DUAL_X0Y2.TXDATA05), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data5 (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.253ns (1.603 - 1.350)
  Source Clock:         XLXI_8/pcie/pcie_ep0/core_clk rising at 4.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data5 to XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X107Y68.BQ         Tcko                  0.414   XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_reg<7>
                                                           XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data5
    GTP_DUAL_X0Y2.TXDATA05   net (fanout=1)        1.885   XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_reg<5>
    GTP_DUAL_X0Y2.TXUSRCLK20 Tgtpckc_TXDATA(-Th)     1.927   XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
                                                           XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.372ns (-1.513ns logic, 1.885ns route)
                                                           (-406.7% logic, 506.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0" derived from
 NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
 divided by 2.50 to 4 nS  

--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Logical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Location pin: PCIE_X0Y0.CRMCORECLK
  Clock network: XLXI_8/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO
  Logical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO
  Location pin: PCIE_X0Y0.CRMCORECLKDLO
  Clock network: XLXI_8/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Logical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Location pin: PCIE_X0Y0.CRMCORECLKRXO
  Clock network: XLXI_8/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/clkout1" derived from  NET 
"pcie_ref_clk" PERIOD = 10 ns HIGH 50%;  multiplied by 1.60 to 16 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 147049 paths analyzed, 23288 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.928ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl (SLICE_X107Y66.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.096ns (Levels of Logic = 1)
  Clock Path Skew:      -0.423ns (3.104 - 3.527)
  Source Clock:         XLXI_8/pcie/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.CRMPWRSOFTRESETN Tpcicko_CRM           1.310   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                             XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X106Y66.C5           net (fanout=4)        1.171   XLXI_8/pcie/pcie_ep0/pcie_blk/crm_pwr_soft_reset_n
    SLICE_X106Y66.C            Tilo                  0.094   XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/l0statscfgtransmitted_d
                                                             XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl_not00011
    SLICE_X107Y66.CE           net (fanout=1)        0.292   XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl_not0001
    SLICE_X107Y66.CLK          Tceck                 0.229   XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl
                                                             XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl
    -------------------------------------------------------  ---------------------------
    Total                                            3.096ns (1.633ns logic, 1.463ns route)
                                                             (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.331ns (Levels of Logic = 1)
  Clock Path Skew:      -0.293ns (1.364 - 1.657)
  Source Clock:         XLXI_8/pcie/pcie_ep0/user_clk rising at 0.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    PCIE_X0Y0.L0STATSCFGTRANSMITTED Tpcicko_CFG           1.838   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                                  XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X106Y66.C6                net (fanout=11)       0.878   XLXI_8/pcie/pcie_ep0/fe_l0_stats_cfg_transmitted
    SLICE_X106Y66.C                 Tilo                  0.094   XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/l0statscfgtransmitted_d
                                                                  XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl_not00011
    SLICE_X107Y66.CE                net (fanout=1)        0.292   XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl_not0001
    SLICE_X107Y66.CLK               Tceck                 0.229   XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl
                                                                  XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl
    ------------------------------------------------------------  ---------------------------
    Total                                                 3.331ns (2.161ns logic, 1.170ns route)
                                                                  (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/l0statscfgtransmitted_d (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl (FF)
  Requirement:          16.000ns
  Data Path Delay:      1.823ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.135 - 0.172)
  Source Clock:         XLXI_8/pcie/pcie_ep0/user_clk rising at 0.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/l0statscfgtransmitted_d to XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y66.CQ     Tcko                  0.450   XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/l0statscfgtransmitted_d
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/l0statscfgtransmitted_d
    SLICE_X106Y66.C3     net (fanout=3)        0.758   XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/l0statscfgtransmitted_d
    SLICE_X106Y66.C      Tilo                  0.094   XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/l0statscfgtransmitted_d
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl_not00011
    SLICE_X107Y66.CE     net (fanout=1)        0.292   XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl_not0001
    SLICE_X107Y66.CLK    Tceck                 0.229   XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/softreset_wait_for_cpl
    -------------------------------------------------  ---------------------------
    Total                                      1.823ns (0.773ns logic, 1.050ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0 (SLICE_X102Y69.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.832ns (Levels of Logic = 1)
  Clock Path Skew:      -0.422ns (3.105 - 3.527)
  Source Clock:         XLXI_8/pcie/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_8/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.L0DLLERRORVECTOR0 Tpcicko_CFG           1.763   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                              XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X102Y69.A6            net (fanout=2)        1.043   XLXI_8/pcie/pcie_ep0/fe_l0_dll_error_vector<0>
    SLICE_X102Y69.CLK           Tas                   0.026   XLXI_8/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                              XLXI_8/pcie/pcie_ep0/extend_clk/l0_dll_error_vector_retime_0_or00001
                                                              XLXI_8/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0
    --------------------------------------------------------  ---------------------------
    Total                                             2.832ns (1.789ns logic, 1.043ns route)
                                                              (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2 (SLICE_X102Y69.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.526ns (Levels of Logic = 1)
  Clock Path Skew:      -0.422ns (3.105 - 3.527)
  Source Clock:         XLXI_8/pcie/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_8/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.L0DLLERRORVECTOR2 Tpcicko_CFG           1.628   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                              XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X102Y69.C6            net (fanout=2)        0.869   XLXI_8/pcie/pcie_ep0/fe_l0_dll_error_vector<2>
    SLICE_X102Y69.CLK           Tas                   0.029   XLXI_8/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                              XLXI_8/pcie/pcie_ep0/extend_clk/l0_dll_error_vector_retime_2_or00001
                                                              XLXI_8/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_2
    --------------------------------------------------------  ---------------------------
    Total                                             2.526ns (1.657ns logic, 0.869ns route)
                                                              (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/clkout1" derived from
 NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
 multiplied by 1.60 to 16 nS  

--------------------------------------------------------------------------------

Paths for end point XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.MGMTADDR3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_3 (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.275ns (1.657 - 1.382)
  Source Clock:         XLXI_8/pcie/pcie_ep0/user_clk rising at 16.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_3 to XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y77.DQ     Tcko                  0.433   XLXI_8/pcie/pcie_ep0/mgmt_addr<3>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_3
    PCIE_X0Y0.MGMTADDR3  net (fanout=1)        1.730   XLXI_8/pcie/pcie_ep0/mgmt_addr<3>
    PCIE_X0Y0.CRMUSERCLK Tpcickc_MGMT(-Th)     1.805   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (-1.372ns logic, 1.730ns route)
                                                       (-383.2% logic, 483.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.LLKTXDATA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_0 (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 0)
  Clock Path Skew:      0.116ns (0.820 - 0.704)
  Source Clock:         XLXI_8/pcie/pcie_ep0/user_clk rising at 16.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_0 to XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y59.AQ     Tcko                  0.414   XLXI_8/pcie/pcie_ep0/llk_tx_data<3>
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_0
    PCIE_X0Y0.LLKTXDATA0 net (fanout=1)        1.739   XLXI_8/pcie/pcie_ep0/llk_tx_data<0>
    PCIE_X0Y0.CRMUSERCLK Tpcickd_LLK (-Th)     1.948   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (-1.534ns logic, 1.739ns route)
                                                       (-748.3% logic, 848.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.MGMTRDEN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rden (FF)
  Destination:          XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.304ns (1.657 - 1.353)
  Source Clock:         XLXI_8/pcie/pcie_ep0/user_clk rising at 16.000ns
  Destination Clock:    XLXI_8/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rden to XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y72.AQ     Tcko                  0.414   XLXI_8/pcie/pcie_ep0/mgmt_rden
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_rden
    PCIE_X0Y0.MGMTRDEN   net (fanout=7)        1.912   XLXI_8/pcie/pcie_ep0/mgmt_rden
    PCIE_X0Y0.CRMUSERCLK Tpcickc_MGMT(-Th)     1.933   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                       XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (-1.519ns logic, 1.912ns route)
                                                       (-386.5% logic, 486.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/clkout1" derived from
 NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
 multiplied by 1.60 to 16 nS  

--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Logical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Location pin: PCIE_X0Y0.CRMUSERCLK
  Clock network: XLXI_8/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Logical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Location pin: PCIE_X0Y0.CRMUSERCLKRXO
  Clock network: XLXI_8/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Logical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Location pin: PCIE_X0Y0.CRMUSERCLKTXO
  Clock network: XLXI_8/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MGTCLK = PERIOD TIMEGRP "MGTCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MGTCLK = PERIOD TIMEGRP "MGTCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKOUT0
  Logical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKOUT0
  Location pin: PLL_ADV_X0Y3.CLKOUT0
  Clock network: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Logical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN1
  Clock network: XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Logical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN1
  Clock network: XLXI_8/pcie/pcie_ep0/REFCLK_OUT_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_8_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0 = PERIOD 
TIMEGRP         "XLXI_8_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0" TS_MGTCLK * 
2.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_8_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0 = PERIOD TIMEGRP
        "XLXI_8_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0" TS_MGTCLK * 2.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Logical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Location pin: PCIE_X0Y0.CRMCORECLK
  Clock network: XLXI_8/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO
  Logical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO
  Location pin: PCIE_X0Y0.CRMCORECLKDLO
  Clock network: XLXI_8/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Logical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Location pin: PCIE_X0Y0.CRMCORECLKRXO
  Clock network: XLXI_8/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_8_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1 = PERIOD 
TIMEGRP         "XLXI_8_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1" TS_MGTCLK * 
0.625         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_8_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1 = PERIOD TIMEGRP
        "XLXI_8_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1" TS_MGTCLK * 0.625
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Logical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Location pin: PCIE_X0Y0.CRMUSERCLK
  Clock network: XLXI_8/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Logical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Location pin: PCIE_X0Y0.CRMUSERCLKRXO
  Clock network: XLXI_8/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Logical resource: XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Location pin: PCIE_X0Y0.CRMUSERCLKTXO
  Clock network: XLXI_8/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 3 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.191ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.527ns XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Arrival 2:            3.281ns XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Clock Uncertainty:    0.213ns

--------------------------------------------------------------------------------
Slack:                  0.191ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.526ns XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKTXO
  Arrival 2:            3.280ns XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Clock Uncertainty:    0.213ns

--------------------------------------------------------------------------------
Slack:                  0.193ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.496ns XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Arrival 2:            3.252ns XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Clock Uncertainty:    0.213ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for pcie_ref_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pcie_ref_clk                   |     10.000ns|      4.000ns|     10.000ns|            0|            0|          298|       148384|
| XLXI_8/pcie/pcie_ep0/pcie_blk/|      4.000ns|      4.000ns|          N/A|            0|            0|         1335|            0|
| clocking_i/clkout0            |             |             |             |             |             |             |             |
| XLXI_8/pcie/pcie_ep0/pcie_blk/|     16.000ns|     14.928ns|          N/A|            0|            0|       147049|            0|
| clocking_i/clkout1            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_MGTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MGTCLK                      |     10.000ns|      4.000ns|     10.000ns|            0|            0|            0|            0|
| TS_XLXI_8_pcie_pcie_ep0_pcie_b|      4.000ns|      4.000ns|          N/A|            0|            0|            0|            0|
| lk_clocking_i_clkout0         |             |             |             |             |             |             |             |
| TS_XLXI_8_pcie_pcie_ep0_pcie_b|     16.000ns|      8.000ns|          N/A|            0|            0|            0|            0|
| lk_clocking_i_clkout1         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock PCIE_REFCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PCIE_REFCLK_N  |   14.052|         |         |         |
PCIE_REFCLK_P  |   14.052|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PCIE_REFCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PCIE_REFCLK_N  |   14.052|         |         |         |
PCIE_REFCLK_P  |   14.052|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 148682 paths, 0 nets, and 27229 connections

Design statistics:
   Minimum period:  14.928ns{1}   (Maximum frequency:  66.988MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 18 10:40:36 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 546 MB



