

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_j'
================================================================
* Date:           Sun Sep  3 07:05:26 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2307|     2307|  23.070 us|  23.070 us|  2307|  2307|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j     |     2305|     2305|         5|          3|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    262|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|     266|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     266|    345|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_150_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln40_fu_160_p2     |         +|   0|  0|  17|          14|          14|
    |and_ln41_fu_322_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln45_fu_304_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln54_fu_286_p2     |       and|   0|  0|   2|           1|           1|
    |v19_fu_310_p2          |       and|   0|  0|   2|           1|           1|
    |v24_fu_292_p2          |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_fu_144_p2    |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln41_1_fu_197_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln41_fu_191_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln54_1_fu_270_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln54_2_fu_233_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln54_fu_264_p2    |      icmp|   0|  0|  11|           8|           2|
    |ifzero_fu_171_p2       |      icmp|   0|  0|  11|          10|          10|
    |or_ln41_fu_243_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln54_1_fu_282_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln54_fu_276_p2      |        or|   0|  0|   2|           1|           1|
    |max_inp_d0             |    select|   0|  0|  32|           1|          32|
    |select_ln46_fu_316_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln55_fu_298_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln53_fu_213_p2     |       xor|   0|  0|  33|          32|          33|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 262|         158|         182|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1         |   9|          2|   10|         20|
    |j_fu_66                      |   9|          2|   10|         20|
    |v17_fu_62                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  83|         18|   57|        116|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln39_reg_361                    |  10|   0|   10|          0|
    |ap_CS_fsm                           |   3|   0|    3|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |icmp_ln39_reg_357                   |   1|   0|    1|          0|
    |icmp_ln41_1_reg_386                 |   1|   0|    1|          0|
    |icmp_ln41_reg_381                   |   1|   0|    1|          0|
    |icmp_ln54_2_reg_414                 |   1|   0|    1|          0|
    |ifzero_reg_371                      |   1|   0|    1|          0|
    |ifzero_reg_371_pp0_iter1_reg        |   1|   0|    1|          0|
    |j_fu_66                             |  10|   0|   10|          0|
    |max_inp_addr_reg_352                |   4|   0|    4|          0|
    |max_inp_addr_reg_352_pp0_iter1_reg  |   4|   0|    4|          0|
    |or_ln41_reg_419                     |   1|   0|    1|          0|
    |select_ln46_reg_434                 |  32|   0|   32|          0|
    |select_ln55_reg_429                 |  32|   0|   32|          0|
    |tmp_2_reg_424                       |   1|   0|    1|          0|
    |v15_reg_401                         |  32|   0|   32|          0|
    |v17_fu_62                           |  32|   0|   32|          0|
    |v17_load_reg_392                    |  32|   0|   32|          0|
    |v23_reg_408                         |  32|   0|   32|          0|
    |v552_load_reg_375                   |  32|   0|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 266|   0|  266|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|grp_fu_622_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|grp_fu_622_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|grp_fu_622_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|grp_fu_622_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|grp_fu_622_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|grp_fu_626_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|grp_fu_626_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|grp_fu_626_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|grp_fu_626_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|grp_fu_626_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|grp_fu_630_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|grp_fu_630_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|grp_fu_630_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|grp_fu_630_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|grp_fu_630_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_j|  return value|
|max_inp_load         |   in|   32|     ap_none|                   max_inp_load|        scalar|
|max_inp_address0     |  out|    4|   ap_memory|                        max_inp|         array|
|max_inp_ce0          |  out|    1|   ap_memory|                        max_inp|         array|
|max_inp_we0          |  out|    1|   ap_memory|                        max_inp|         array|
|max_inp_d0           |  out|   32|   ap_memory|                        max_inp|         array|
|zext_ln38            |   in|    4|     ap_none|                      zext_ln38|        scalar|
|sub_ln40             |   in|   14|     ap_none|                       sub_ln40|        scalar|
|v552_address0        |  out|   14|   ap_memory|                           v552|         array|
|v552_ce0             |  out|    1|   ap_memory|                           v552|         array|
|v552_q0              |   in|   32|   ap_memory|                           v552|         array|
+---------------------+-----+-----+------------+-------------------------------+--------------+

