// Seed: 1694820507
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    input  tri1  id_2,
    input  tri   id_3,
    output wor   id_4,
    output tri0  id_5
);
  assign id_5 = 1;
  wire id_7;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri  id_1,
    input  tri0 id_2,
    input  tri  id_3,
    input  wire id_4,
    output tri0 id_5
    , id_10,
    input  tri  id_6,
    input  wand id_7,
    input  tri  id_8
);
  assign id_1 = id_0;
  assign id_5.id_10 = 1;
  if (id_6) begin : LABEL_0
    wire id_11;
    id_12(
        id_5
    );
  end
  assign id_1 = id_4 ? 1 : id_2 - 1;
  wor id_13;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_7,
      id_4,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
  assign id_1 = id_3;
  assign id_13 = 1;
  wire id_14;
  wire id_15;
  wire id_16;
endmodule
