$date
	Sun Oct 23 07:57:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#251620
b1000 !
1"
#251622
b1000 &
b1000 %
1$
#251623
0"
#251626
b100 &
b100 %
#251630
b10 &
b10 %
#251634
b1 &
b1 %
1#
#251638
b0 &
0#
b0 %
0$
#1273341
b10101 !
1"
#1273342
b10101 &
b10101 %
1$
#1273343
0"
#1273346
b1000000 &
b1000000 %
#1273350
b100000 &
b100000 %
#1273354
b10000 &
b10000 %
#1273358
b1000 &
b1000 %
#1273362
b100 &
b100 %
#1273366
b10 &
b10 %
#1273370
b1 &
b1 %
1#
#1273374
b0 &
0#
b0 %
0$
#2249778
b1001 &
b1001 %
1$
b1001 !
1"
#2249779
0"
#2249782
b11100 &
b11100 %
#2249786
b1110 &
b1110 %
#2249790
b111 &
b111 %
#2249794
b10110 &
b10110 %
#2249798
b1011 &
b1011 %
#2249802
b100010 &
b100010 %
#2249806
b10001 &
b10001 %
#2249810
b110100 &
b110100 %
#2249814
b11010 &
b11010 %
#2249818
b1101 &
b1101 %
#2249822
b101000 &
b101000 %
#2249826
b10100 &
b10100 %
#2249830
b1010 &
b1010 %
#2249834
b101 &
b101 %
#2249838
b10000 &
b10000 %
#2249842
b1000 &
b1000 %
#2249846
b100 &
b100 %
#2249850
b10 &
b10 %
#2249854
b1 &
1#
b1 %
#2249858
b0 &
b0 %
0#
0$
#4500012
