module duzen_min (CLK_IN, CLK_OUT, adm, bdm, cdm, ddm, edm, fdm, gdm)

	input CLK_IN;
	
	output CLK_OUT, adm, bdm, cdm, ddm, edm, fdm, gdm;
	
	tFlipFlop();
	tFlipFlop();
	
	wire Q1, Q2, RST_CLK;
	
	
	//LED A
	and(adm, !Q1, Q2);
	
	//LED B
	and(bdm, !Q2);
	
	//LED C
	and(cdm, Q1, !Q2);
	
	//LED D
	and(ddm, !Q1, Q2);
	
	//LED E
	and(edm, Q2);
	
	//LED F
	or(fdm, Q2, Q1);
	
	//LED G
	and(gdm,Â !Q1);
	
endmodule
