
raspbian-preinstalled/rfcomm:     file format elf32-littlearm


Disassembly of section .init:

00010ddc <.init>:
   10ddc:	push	{r3, lr}
   10de0:	bl	114f0 <__snprintf_chk@plt+0x418>
   10de4:	pop	{r3, pc}

Disassembly of section .plt:

00010de8 <cfmakeraw@plt-0x14>:
   10de8:	push	{lr}		; (str lr, [sp, #-4]!)
   10dec:	ldr	lr, [pc, #4]	; 10df8 <cfmakeraw@plt-0x4>
   10df0:	add	lr, pc, lr
   10df4:	ldr	pc, [lr, #8]!
   10df8:	strdeq	r5, [r2], -r4

00010dfc <cfmakeraw@plt>:
   10dfc:	add	ip, pc, #0, 12
   10e00:	add	ip, ip, #151552	; 0x25000
   10e04:	ldr	pc, [ip, #244]!	; 0xf4

00010e08 <strcmp@plt>:
   10e08:	add	ip, pc, #0, 12
   10e0c:	add	ip, ip, #151552	; 0x25000
   10e10:	ldr	pc, [ip, #236]!	; 0xec

00010e14 <strtol@plt>:
   10e14:	add	ip, pc, #0, 12
   10e18:	add	ip, ip, #151552	; 0x25000
   10e1c:	ldr	pc, [ip, #228]!	; 0xe4

00010e20 <setsockopt@plt>:
   10e20:	add	ip, pc, #0, 12
   10e24:	add	ip, ip, #151552	; 0x25000
   10e28:	ldr	pc, [ip, #220]!	; 0xdc

00010e2c <read@plt>:
   10e2c:	add	ip, pc, #0, 12
   10e30:	add	ip, ip, #151552	; 0x25000
   10e34:	ldr	pc, [ip, #212]!	; 0xd4

00010e38 <tcflush@plt>:
   10e38:	add	ip, pc, #0, 12
   10e3c:	add	ip, ip, #151552	; 0x25000
   10e40:	ldr	pc, [ip, #204]!	; 0xcc

00010e44 <free@plt>:
   10e44:	add	ip, pc, #0, 12
   10e48:	add	ip, ip, #151552	; 0x25000
   10e4c:	ldr	pc, [ip, #196]!	; 0xc4

00010e50 <__vsnprintf_chk@plt>:
   10e50:	add	ip, pc, #0, 12
   10e54:	add	ip, ip, #151552	; 0x25000
   10e58:	ldr	pc, [ip, #188]!	; 0xbc

00010e5c <memcpy@plt>:
   10e5c:	add	ip, pc, #0, 12
   10e60:	add	ip, ip, #151552	; 0x25000
   10e64:	ldr	pc, [ip, #180]!	; 0xb4

00010e68 <execvp@plt>:
   10e68:	add	ip, pc, #0, 12
   10e6c:	add	ip, ip, #151552	; 0x25000
   10e70:	ldr	pc, [ip, #172]!	; 0xac

00010e74 <memcmp@plt>:
   10e74:	add	ip, pc, #0, 12
   10e78:	add	ip, ip, #151552	; 0x25000
   10e7c:	ldr	pc, [ip, #164]!	; 0xa4

00010e80 <strdup@plt>:
   10e80:	add	ip, pc, #0, 12
   10e84:	add	ip, ip, #151552	; 0x25000
   10e88:	ldr	pc, [ip, #156]!	; 0x9c

00010e8c <__stack_chk_fail@plt>:
   10e8c:	add	ip, pc, #0, 12
   10e90:	add	ip, ip, #151552	; 0x25000
   10e94:	ldr	pc, [ip, #148]!	; 0x94

00010e98 <strcasecmp@plt>:
   10e98:	add	ip, pc, #0, 12
   10e9c:	add	ip, ip, #151552	; 0x25000
   10ea0:	ldr	pc, [ip, #140]!	; 0x8c

00010ea4 <perror@plt>:
   10ea4:	add	ip, pc, #0, 12
   10ea8:	add	ip, ip, #151552	; 0x25000
   10eac:	ldr	pc, [ip, #132]!	; 0x84

00010eb0 <poll@plt>:
   10eb0:	add	ip, pc, #0, 12
   10eb4:	add	ip, ip, #151552	; 0x25000
   10eb8:	ldr	pc, [ip, #124]!	; 0x7c

00010ebc <accept@plt>:
   10ebc:	add	ip, pc, #0, 12
   10ec0:	add	ip, ip, #151552	; 0x25000
   10ec4:	ldr	pc, [ip, #116]!	; 0x74

00010ec8 <sigaction@plt>:
   10ec8:	add	ip, pc, #0, 12
   10ecc:	add	ip, ip, #151552	; 0x25000
   10ed0:	ldr	pc, [ip, #108]!	; 0x6c

00010ed4 <__memcpy_chk@plt>:
   10ed4:	add	ip, pc, #0, 12
   10ed8:	add	ip, ip, #151552	; 0x25000
   10edc:	ldr	pc, [ip, #100]!	; 0x64

00010ee0 <fwrite@plt>:
   10ee0:	add	ip, pc, #0, 12
   10ee4:	add	ip, ip, #151552	; 0x25000
   10ee8:	ldr	pc, [ip, #92]!	; 0x5c

00010eec <strcat@plt>:
   10eec:	add	ip, pc, #0, 12
   10ef0:	add	ip, ip, #151552	; 0x25000
   10ef4:	ldr	pc, [ip, #84]!	; 0x54

00010ef8 <getsockopt@plt>:
   10ef8:	add	ip, pc, #0, 12
   10efc:	add	ip, ip, #151552	; 0x25000
   10f00:	ldr	pc, [ip, #76]!	; 0x4c

00010f04 <ioctl@plt>:
   10f04:	add	ip, pc, #0, 12
   10f08:	add	ip, ip, #151552	; 0x25000
   10f0c:	ldr	pc, [ip, #68]!	; 0x44

00010f10 <usleep@plt>:
   10f10:	add	ip, pc, #0, 12
   10f14:	add	ip, ip, #151552	; 0x25000
   10f18:	ldr	pc, [ip, #60]!	; 0x3c

00010f1c <waitpid@plt>:
   10f1c:	add	ip, pc, #0, 12
   10f20:	add	ip, ip, #151552	; 0x25000
   10f24:	ldr	pc, [ip, #52]!	; 0x34

00010f28 <tcsetattr@plt>:
   10f28:	add	ip, pc, #0, 12
   10f2c:	add	ip, ip, #151552	; 0x25000
   10f30:	ldr	pc, [ip, #44]!	; 0x2c

00010f34 <ppoll@plt>:
   10f34:	add	ip, pc, #0, 12
   10f38:	add	ip, ip, #151552	; 0x25000
   10f3c:	ldr	pc, [ip, #36]!	; 0x24

00010f40 <puts@plt>:
   10f40:	add	ip, pc, #0, 12
   10f44:	add	ip, ip, #151552	; 0x25000
   10f48:	ldr	pc, [ip, #28]!

00010f4c <malloc@plt>:
   10f4c:	add	ip, pc, #0, 12
   10f50:	add	ip, ip, #151552	; 0x25000
   10f54:	ldr	pc, [ip, #20]!

00010f58 <__libc_start_main@plt>:
   10f58:	add	ip, pc, #0, 12
   10f5c:	add	ip, ip, #151552	; 0x25000
   10f60:	ldr	pc, [ip, #12]!

00010f64 <strerror@plt>:
   10f64:	add	ip, pc, #0, 12
   10f68:	add	ip, ip, #151552	; 0x25000
   10f6c:	ldr	pc, [ip, #4]!

00010f70 <__vfprintf_chk@plt>:
   10f70:	add	ip, pc, #0, 12
   10f74:	add	ip, ip, #36, 20	; 0x24000
   10f78:	ldr	pc, [ip, #4092]!	; 0xffc

00010f7c <strsep@plt>:
   10f7c:	add	ip, pc, #0, 12
   10f80:	add	ip, ip, #36, 20	; 0x24000
   10f84:	ldr	pc, [ip, #4084]!	; 0xff4

00010f88 <__gmon_start__@plt>:
   10f88:	add	ip, pc, #0, 12
   10f8c:	add	ip, ip, #36, 20	; 0x24000
   10f90:	ldr	pc, [ip, #4076]!	; 0xfec

00010f94 <open@plt>:
   10f94:	add	ip, pc, #0, 12
   10f98:	add	ip, ip, #36, 20	; 0x24000
   10f9c:	ldr	pc, [ip, #4068]!	; 0xfe4

00010fa0 <getopt_long@plt>:
   10fa0:	add	ip, pc, #0, 12
   10fa4:	add	ip, ip, #36, 20	; 0x24000
   10fa8:	ldr	pc, [ip, #4060]!	; 0xfdc

00010fac <kill@plt>:
   10fac:	add	ip, pc, #0, 12
   10fb0:	add	ip, ip, #36, 20	; 0x24000
   10fb4:	ldr	pc, [ip, #4052]!	; 0xfd4

00010fb8 <__ctype_b_loc@plt>:
   10fb8:	add	ip, pc, #0, 12
   10fbc:	add	ip, ip, #36, 20	; 0x24000
   10fc0:	ldr	pc, [ip, #4044]!	; 0xfcc

00010fc4 <exit@plt>:
   10fc4:	add	ip, pc, #0, 12
   10fc8:	add	ip, ip, #36, 20	; 0x24000
   10fcc:	ldr	pc, [ip, #4036]!	; 0xfc4

00010fd0 <strlen@plt>:
   10fd0:	add	ip, pc, #0, 12
   10fd4:	add	ip, ip, #36, 20	; 0x24000
   10fd8:	ldr	pc, [ip, #4028]!	; 0xfbc

00010fdc <sigfillset@plt>:
   10fdc:	add	ip, pc, #0, 12
   10fe0:	add	ip, ip, #36, 20	; 0x24000
   10fe4:	ldr	pc, [ip, #4020]!	; 0xfb4

00010fe8 <__errno_location@plt>:
   10fe8:	add	ip, pc, #0, 12
   10fec:	add	ip, ip, #36, 20	; 0x24000
   10ff0:	ldr	pc, [ip, #4012]!	; 0xfac

00010ff4 <__strcat_chk@plt>:
   10ff4:	add	ip, pc, #0, 12
   10ff8:	add	ip, ip, #36, 20	; 0x24000
   10ffc:	ldr	pc, [ip, #4004]!	; 0xfa4

00011000 <__sprintf_chk@plt>:
   11000:	add	ip, pc, #0, 12
   11004:	add	ip, ip, #36, 20	; 0x24000
   11008:	ldr	pc, [ip, #3996]!	; 0xf9c

0001100c <bind@plt>:
   1100c:	add	ip, pc, #0, 12
   11010:	add	ip, ip, #36, 20	; 0x24000
   11014:	ldr	pc, [ip, #3988]!	; 0xf94

00011018 <memset@plt>:
   11018:	add	ip, pc, #0, 12
   1101c:	add	ip, ip, #36, 20	; 0x24000
   11020:	ldr	pc, [ip, #3980]!	; 0xf8c

00011024 <putchar@plt>:
   11024:	add	ip, pc, #0, 12
   11028:	add	ip, ip, #36, 20	; 0x24000
   1102c:	ldr	pc, [ip, #3972]!	; 0xf84

00011030 <strncpy@plt>:
   11030:	add	ip, pc, #0, 12
   11034:	add	ip, ip, #36, 20	; 0x24000
   11038:	ldr	pc, [ip, #3964]!	; 0xf7c

0001103c <__printf_chk@plt>:
   1103c:	add	ip, pc, #0, 12
   11040:	add	ip, ip, #36, 20	; 0x24000
   11044:	ldr	pc, [ip, #3956]!	; 0xf74

00011048 <sigdelset@plt>:
   11048:	add	ip, pc, #0, 12
   1104c:	add	ip, ip, #36, 20	; 0x24000
   11050:	ldr	pc, [ip, #3948]!	; 0xf6c

00011054 <__fprintf_chk@plt>:
   11054:	add	ip, pc, #0, 12
   11058:	add	ip, ip, #36, 20	; 0x24000
   1105c:	ldr	pc, [ip, #3940]!	; 0xf64

00011060 <writev@plt>:
   11060:	add	ip, pc, #0, 12
   11064:	add	ip, ip, #36, 20	; 0x24000
   11068:	ldr	pc, [ip, #3932]!	; 0xf5c

0001106c <fork@plt>:
   1106c:	add	ip, pc, #0, 12
   11070:	add	ip, ip, #36, 20	; 0x24000
   11074:	ldr	pc, [ip, #3924]!	; 0xf54

00011078 <listen@plt>:
   11078:	add	ip, pc, #0, 12
   1107c:	add	ip, ip, #36, 20	; 0x24000
   11080:	ldr	pc, [ip, #3916]!	; 0xf4c

00011084 <sprintf@plt>:
   11084:	add	ip, pc, #0, 12
   11088:	add	ip, ip, #36, 20	; 0x24000
   1108c:	ldr	pc, [ip, #3908]!	; 0xf44

00011090 <getsockname@plt>:
   11090:	add	ip, pc, #0, 12
   11094:	add	ip, ip, #36, 20	; 0x24000
   11098:	ldr	pc, [ip, #3900]!	; 0xf3c

0001109c <socket@plt>:
   1109c:	add	ip, pc, #0, 12
   110a0:	add	ip, ip, #36, 20	; 0x24000
   110a4:	ldr	pc, [ip, #3892]!	; 0xf34

000110a8 <strncmp@plt>:
   110a8:	add	ip, pc, #0, 12
   110ac:	add	ip, ip, #36, 20	; 0x24000
   110b0:	ldr	pc, [ip, #3884]!	; 0xf2c

000110b4 <abort@plt>:
   110b4:	add	ip, pc, #0, 12
   110b8:	add	ip, ip, #36, 20	; 0x24000
   110bc:	ldr	pc, [ip, #3876]!	; 0xf24

000110c0 <close@plt>:
   110c0:	add	ip, pc, #0, 12
   110c4:	add	ip, ip, #36, 20	; 0x24000
   110c8:	ldr	pc, [ip, #3868]!	; 0xf1c

000110cc <connect@plt>:
   110cc:	add	ip, pc, #0, 12
   110d0:	add	ip, ip, #36, 20	; 0x24000
   110d4:	ldr	pc, [ip, #3860]!	; 0xf14

000110d8 <__snprintf_chk@plt>:
   110d8:	add	ip, pc, #0, 12
   110dc:	add	ip, ip, #36, 20	; 0x24000
   110e0:	ldr	pc, [ip, #3852]!	; 0xf0c

Disassembly of section .text:

000110e4 <.text>:
   110e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   110e8:	mov	r5, r0
   110ec:	ldr	sl, [pc, #916]	; 11488 <__snprintf_chk@plt+0x3b0>
   110f0:	ldr	r9, [pc, #916]	; 1148c <__snprintf_chk@plt+0x3b4>
   110f4:	ldr	r8, [pc, #916]	; 11490 <__snprintf_chk@plt+0x3b8>
   110f8:	ldr	fp, [pc, #916]	; 11494 <__snprintf_chk@plt+0x3bc>
   110fc:	sub	sp, sp, #36	; 0x24
   11100:	ldr	r3, [sl]
   11104:	mov	r7, r1
   11108:	mov	r6, #0
   1110c:	str	r3, [sp, #28]
   11110:	strh	r6, [sp, #24]
   11114:	str	r6, [sp, #20]
   11118:	mov	r4, #0
   1111c:	str	r4, [sp]
   11120:	mov	r3, r9
   11124:	mov	r2, r8
   11128:	mov	r1, r7
   1112c:	mov	r0, r5
   11130:	bl	10fa0 <getopt_long@plt>
   11134:	cmn	r0, #1
   11138:	beq	112c8 <__snprintf_chk@plt+0x1f0>
   1113c:	sub	r0, r0, #65	; 0x41
   11140:	cmp	r0, #49	; 0x31
   11144:	ldrls	pc, [pc, r0, lsl #2]
   11148:	b	11310 <__snprintf_chk@plt+0x238>
   1114c:	andeq	r1, r1, r8, ror #4
   11150:	andeq	r1, r1, r0, lsl r3
   11154:	andeq	r1, r1, r0, lsl r3
   11158:	andeq	r1, r1, r0, lsl r3
   1115c:	andeq	r1, r1, r8, asr r2
   11160:	andeq	r1, r1, r0, lsl r3
   11164:	andeq	r1, r1, r0, lsl r3
   11168:	andeq	r1, r1, r0, lsl r3
   1116c:	andeq	r1, r1, r0, lsl r3
   11170:	andeq	r1, r1, r0, lsl r3
   11174:	andeq	r1, r1, r0, lsl r3
   11178:	andeq	r1, r1, ip, lsr r2
   1117c:	andeq	r1, r1, ip, lsr #4
   11180:	andeq	r1, r1, r0, lsl r3
   11184:	andeq	r1, r1, r0, lsl r3
   11188:	andeq	r1, r1, r0, lsl r3
   1118c:	andeq	r1, r1, r0, lsl r3
   11190:	andeq	r1, r1, r0, lsl r3
   11194:	andeq	r1, r1, ip, lsl r2
   11198:	andeq	r1, r1, r0, lsl r3
   1119c:	andeq	r1, r1, r0, lsl r3
   111a0:	andeq	r1, r1, r0, lsl r3
   111a4:	andeq	r1, r1, r0, lsl r3
   111a8:	andeq	r1, r1, r0, lsl r3
   111ac:	andeq	r1, r1, r0, lsl r3
   111b0:	andeq	r1, r1, r0, lsl r3
   111b4:	andeq	r1, r1, r0, lsl r3
   111b8:	andeq	r1, r1, r0, lsl r3
   111bc:	andeq	r1, r1, r0, lsl r3
   111c0:	andeq	r1, r1, r0, lsl r3
   111c4:	andeq	r1, r1, r0, lsl r3
   111c8:	andeq	r1, r1, r0, lsl r3
   111cc:	andeq	r1, r1, r4, lsl r2
   111d0:	andeq	r1, r1, r0, lsl r3
   111d4:	andeq	r1, r1, r0, lsl r3
   111d8:	andeq	r1, r1, r0, lsl r3
   111dc:	andeq	r1, r1, r0, lsl r3
   111e0:	andeq	r1, r1, r0, lsl r3
   111e4:	andeq	r1, r1, r0, lsl r3
   111e8:			; <UNDEFINED> instruction: 0x000112bc
   111ec:	andeq	r1, r1, r8, lsl #5
   111f0:	andeq	r1, r1, r0, lsl r3
   111f4:	andeq	r1, r1, r0, lsl r3
   111f8:	andeq	r1, r1, r0, lsl r3
   111fc:	andeq	r1, r1, r0, lsl r3
   11200:	andeq	r1, r1, r0, lsl r3
   11204:	andeq	r1, r1, r0, lsl r3
   11208:	andeq	r1, r1, r0, lsl r3
   1120c:	andeq	r1, r1, r0, lsl r3
   11210:	andeq	r1, r1, r8, ror r2
   11214:	mov	r6, #1
   11218:	b	1111c <__snprintf_chk@plt+0x44>
   1121c:	ldr	r3, [pc, #628]	; 11498 <__snprintf_chk@plt+0x3c0>
   11220:	mov	r2, #1
   11224:	str	r2, [r3, #112]	; 0x70
   11228:	b	11118 <__snprintf_chk@plt+0x40>
   1122c:	ldr	r3, [pc, #612]	; 11498 <__snprintf_chk@plt+0x3c0>
   11230:	mov	r2, #1
   11234:	str	r2, [r3, #104]	; 0x68
   11238:	b	11118 <__snprintf_chk@plt+0x40>
   1123c:	mov	r2, #10
   11240:	mov	r1, #0
   11244:	ldr	r0, [fp]
   11248:	bl	10e14 <strtol@plt>
   1124c:	ldr	r3, [pc, #580]	; 11498 <__snprintf_chk@plt+0x3c0>
   11250:	str	r0, [r3, #120]	; 0x78
   11254:	b	11118 <__snprintf_chk@plt+0x40>
   11258:	ldr	r3, [pc, #568]	; 11498 <__snprintf_chk@plt+0x3c0>
   1125c:	mov	r2, #1
   11260:	str	r2, [r3, #116]	; 0x74
   11264:	b	11118 <__snprintf_chk@plt+0x40>
   11268:	ldr	r3, [pc, #552]	; 11498 <__snprintf_chk@plt+0x3c0>
   1126c:	mov	r2, #1
   11270:	str	r2, [r3, #108]	; 0x6c
   11274:	b	11118 <__snprintf_chk@plt+0x40>
   11278:	ldr	r3, [pc, #536]	; 11498 <__snprintf_chk@plt+0x3c0>
   1127c:	mov	r2, #1
   11280:	str	r2, [r3, #124]	; 0x7c
   11284:	b	11118 <__snprintf_chk@plt+0x40>
   11288:	ldr	r4, [fp]
   1128c:	ldr	r1, [pc, #520]	; 1149c <__snprintf_chk@plt+0x3c4>
   11290:	mov	r2, #3
   11294:	mov	r0, r4
   11298:	bl	110a8 <strncmp@plt>
   1129c:	subs	r1, r0, #0
   112a0:	bne	11318 <__snprintf_chk@plt+0x240>
   112a4:	add	r0, r4, #3
   112a8:	mov	r2, #10
   112ac:	bl	10e14 <strtol@plt>
   112b0:	add	r1, sp, #20
   112b4:	bl	19ed4 <__snprintf_chk@plt+0x8dfc>
   112b8:	b	11118 <__snprintf_chk@plt+0x40>
   112bc:	bl	115bc <__snprintf_chk@plt+0x4e4>
   112c0:	mov	r0, #0
   112c4:	bl	10fc4 <exit@plt>
   112c8:	ldr	r3, [pc, #464]	; 114a0 <__snprintf_chk@plt+0x3c8>
   112cc:	ldr	r9, [r3]
   112d0:	str	r4, [r3]
   112d4:	sub	r5, r5, r9
   112d8:	cmp	r5, #1
   112dc:	bgt	11338 <__snprintf_chk@plt+0x260>
   112e0:	cmp	r5, #0
   112e4:	bne	11478 <__snprintf_chk@plt+0x3a0>
   112e8:	mov	r2, #3
   112ec:	mov	r1, r2
   112f0:	mov	r0, #31
   112f4:	bl	1109c <socket@plt>
   112f8:	subs	r8, r0, #0
   112fc:	blt	11328 <__snprintf_chk@plt+0x250>
   11300:	mov	r0, r8
   11304:	bl	126d4 <__snprintf_chk@plt+0x15fc>
   11308:	mov	r0, r8
   1130c:	bl	110c0 <close@plt>
   11310:	mov	r0, #0
   11314:	bl	10fc4 <exit@plt>
   11318:	mov	r0, r4
   1131c:	add	r1, sp, #20
   11320:	bl	12aa8 <__snprintf_chk@plt+0x19d0>
   11324:	b	11118 <__snprintf_chk@plt+0x40>
   11328:	ldr	r0, [pc, #372]	; 114a4 <__snprintf_chk@plt+0x3cc>
   1132c:	bl	10ea4 <perror@plt>
   11330:	mov	r0, #1
   11334:	bl	10fc4 <exit@plt>
   11338:	mov	r2, #3
   1133c:	mov	r1, r2
   11340:	mov	r0, #31
   11344:	bl	1109c <socket@plt>
   11348:	subs	r8, r0, #0
   1134c:	blt	11328 <__snprintf_chk@plt+0x250>
   11350:	cmp	r6, #0
   11354:	bne	11300 <__snprintf_chk@plt+0x228>
   11358:	add	r7, r7, r9, lsl #2
   1135c:	mov	r2, #11
   11360:	ldr	r4, [r7, #4]
   11364:	ldr	r1, [pc, #316]	; 114a8 <__snprintf_chk@plt+0x3d0>
   11368:	mov	r0, r4
   1136c:	bl	110a8 <strncmp@plt>
   11370:	cmp	r0, #0
   11374:	beq	11430 <__snprintf_chk@plt+0x358>
   11378:	mov	r2, #6
   1137c:	ldr	r1, [pc, #296]	; 114ac <__snprintf_chk@plt+0x3d4>
   11380:	mov	r0, r4
   11384:	bl	110a8 <strncmp@plt>
   11388:	mov	r2, #10
   1138c:	mov	r1, r6
   11390:	cmp	r0, #0
   11394:	addeq	r0, r4, #6
   11398:	movne	r0, r4
   1139c:	bl	10e14 <strtol@plt>
   113a0:	str	r0, [sp, #12]
   113a4:	ldr	fp, [pc, #260]	; 114b0 <__snprintf_chk@plt+0x3d8>
   113a8:	mov	r4, fp
   113ac:	ldr	r2, [r4]
   113b0:	cmp	r2, #0
   113b4:	beq	11448 <__snprintf_chk@plt+0x370>
   113b8:	ldr	r9, [r7]
   113bc:	mov	r0, r2
   113c0:	mov	r1, r9
   113c4:	mov	r2, #4
   113c8:	bl	110a8 <strncmp@plt>
   113cc:	cmp	r0, #0
   113d0:	beq	113f0 <__snprintf_chk@plt+0x318>
   113d4:	ldr	r0, [r4, #4]
   113d8:	mov	r1, r9
   113dc:	mov	r2, #4
   113e0:	bl	110a8 <strncmp@plt>
   113e4:	add	r4, r4, #20
   113e8:	cmp	r0, #0
   113ec:	bne	11428 <__snprintf_chk@plt+0x350>
   113f0:	mov	r3, #20
   113f4:	add	r7, r7, #4
   113f8:	mla	r6, r3, r6, fp
   113fc:	str	r7, [sp]
   11400:	sub	r3, r5, #1
   11404:	add	r2, sp, #20
   11408:	ldr	r1, [sp, #12]
   1140c:	mov	r0, r8
   11410:	ldr	r4, [r6, #8]
   11414:	blx	r4
   11418:	mov	r0, r8
   1141c:	bl	110c0 <close@plt>
   11420:	mov	r0, #0
   11424:	bl	10fc4 <exit@plt>
   11428:	add	r6, r6, #1
   1142c:	b	113ac <__snprintf_chk@plt+0x2d4>
   11430:	add	r0, r4, #11
   11434:	mov	r2, #10
   11438:	mov	r1, r6
   1143c:	bl	10e14 <strtol@plt>
   11440:	str	r0, [sp, #12]
   11444:	b	113a4 <__snprintf_chk@plt+0x2cc>
   11448:	str	r2, [sp, #12]
   1144c:	bl	115bc <__snprintf_chk@plt+0x4e4>
   11450:	mov	r0, r8
   11454:	bl	110c0 <close@plt>
   11458:	ldr	r2, [sp, #12]
   1145c:	mov	r0, r2
   11460:	ldr	r2, [sp, #28]
   11464:	ldr	r3, [sl]
   11468:	cmp	r2, r3
   1146c:	bne	11484 <__snprintf_chk@plt+0x3ac>
   11470:	add	sp, sp, #36	; 0x24
   11474:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11478:	bl	115bc <__snprintf_chk@plt+0x4e4>
   1147c:	mov	r0, #1
   11480:	bl	10fc4 <exit@plt>
   11484:	bl	10e8c <__stack_chk_fail@plt>
   11488:	andeq	r5, r3, r0, ror #27
   1148c:	muleq	r3, r4, r0
   11490:	muleq	r1, ip, r3
   11494:	ldrdeq	r6, [r3], -r8
   11498:	andeq	r6, r3, r0, ror #25
   1149c:	muleq	r1, r8, r3
   114a0:	andeq	r6, r3, r8, asr #25
   114a4:	andeq	lr, r1, ip, lsr #7
   114a8:	ldrdeq	lr, [r1], -r0
   114ac:	ldrdeq	lr, [r1], -ip
   114b0:	andeq	r6, r3, r8
   114b4:	mov	fp, #0
   114b8:	mov	lr, #0
   114bc:	pop	{r1}		; (ldr r1, [sp], #4)
   114c0:	mov	r2, sp
   114c4:	push	{r2}		; (str r2, [sp, #-4]!)
   114c8:	push	{r0}		; (str r0, [sp, #-4]!)
   114cc:	ldr	ip, [pc, #16]	; 114e4 <__snprintf_chk@plt+0x40c>
   114d0:	push	{ip}		; (str ip, [sp, #-4]!)
   114d4:	ldr	r0, [pc, #12]	; 114e8 <__snprintf_chk@plt+0x410>
   114d8:	ldr	r3, [pc, #12]	; 114ec <__snprintf_chk@plt+0x414>
   114dc:	bl	10f58 <__libc_start_main@plt>
   114e0:	bl	110b4 <abort@plt>
   114e4:	strdeq	sp, [r1], -r8
   114e8:	andeq	r1, r1, r4, ror #1
   114ec:	muleq	r1, r8, sp
   114f0:	ldr	r3, [pc, #20]	; 1150c <__snprintf_chk@plt+0x434>
   114f4:	ldr	r2, [pc, #20]	; 11510 <__snprintf_chk@plt+0x438>
   114f8:	add	r3, pc, r3
   114fc:	ldr	r2, [r3, r2]
   11500:	cmp	r2, #0
   11504:	bxeq	lr
   11508:	b	10f88 <__gmon_start__@plt>
   1150c:	andeq	r4, r2, ip, ror #19
   11510:	andeq	r0, r0, r8, lsl #2
   11514:	ldr	r0, [pc, #24]	; 11534 <__snprintf_chk@plt+0x45c>
   11518:	ldr	r3, [pc, #24]	; 11538 <__snprintf_chk@plt+0x460>
   1151c:	cmp	r3, r0
   11520:	bxeq	lr
   11524:	ldr	r3, [pc, #16]	; 1153c <__snprintf_chk@plt+0x464>
   11528:	cmp	r3, #0
   1152c:	bxeq	lr
   11530:	bx	r3
   11534:	andeq	r6, r3, r4, asr #25
   11538:	andeq	r6, r3, r4, asr #25
   1153c:	andeq	r0, r0, r0
   11540:	ldr	r0, [pc, #36]	; 1156c <__snprintf_chk@plt+0x494>
   11544:	ldr	r1, [pc, #36]	; 11570 <__snprintf_chk@plt+0x498>
   11548:	sub	r1, r1, r0
   1154c:	asr	r1, r1, #2
   11550:	add	r1, r1, r1, lsr #31
   11554:	asrs	r1, r1, #1
   11558:	bxeq	lr
   1155c:	ldr	r3, [pc, #16]	; 11574 <__snprintf_chk@plt+0x49c>
   11560:	cmp	r3, #0
   11564:	bxeq	lr
   11568:	bx	r3
   1156c:	andeq	r6, r3, r4, asr #25
   11570:	andeq	r6, r3, r4, asr #25
   11574:	andeq	r0, r0, r0
   11578:	push	{r4, lr}
   1157c:	ldr	r4, [pc, #24]	; 1159c <__snprintf_chk@plt+0x4c4>
   11580:	ldrb	r3, [r4]
   11584:	cmp	r3, #0
   11588:	popne	{r4, pc}
   1158c:	bl	11514 <__snprintf_chk@plt+0x43c>
   11590:	mov	r3, #1
   11594:	strb	r3, [r4]
   11598:	pop	{r4, pc}
   1159c:	ldrdeq	r6, [r3], -ip
   115a0:	b	11540 <__snprintf_chk@plt+0x468>
   115a4:	bx	lr
   115a8:	ldr	r3, [pc, #8]	; 115b8 <__snprintf_chk@plt+0x4e0>
   115ac:	mov	r2, #1
   115b0:	str	r2, [r3]
   115b4:	bx	lr
   115b8:	andeq	r6, r3, r0, ror #25
   115bc:	push	{r4, r5, r6, lr}
   115c0:	mov	r0, #1
   115c4:	ldr	r2, [pc, #116]	; 11640 <__snprintf_chk@plt+0x568>
   115c8:	sub	sp, sp, #8
   115cc:	ldr	r1, [pc, #112]	; 11644 <__snprintf_chk@plt+0x56c>
   115d0:	bl	1103c <__printf_chk@plt>
   115d4:	ldr	r4, [pc, #108]	; 11648 <__snprintf_chk@plt+0x570>
   115d8:	ldr	r0, [pc, #108]	; 1164c <__snprintf_chk@plt+0x574>
   115dc:	bl	10f40 <puts@plt>
   115e0:	ldr	r0, [pc, #104]	; 11650 <__snprintf_chk@plt+0x578>
   115e4:	bl	10f40 <puts@plt>
   115e8:	ldr	r0, [pc, #100]	; 11654 <__snprintf_chk@plt+0x57c>
   115ec:	bl	10f40 <puts@plt>
   115f0:	ldr	r2, [r4]
   115f4:	cmp	r2, #0
   115f8:	beq	11630 <__snprintf_chk@plt+0x558>
   115fc:	ldr	r6, [pc, #84]	; 11658 <__snprintf_chk@plt+0x580>
   11600:	ldr	r5, [pc, #84]	; 1165c <__snprintf_chk@plt+0x584>
   11604:	ldr	r3, [r4, #12]
   11608:	ldr	r1, [r4, #16]
   1160c:	cmp	r3, #0
   11610:	moveq	r3, r6
   11614:	str	r1, [sp]
   11618:	mov	r0, #1
   1161c:	mov	r1, r5
   11620:	bl	1103c <__printf_chk@plt>
   11624:	ldr	r2, [r4, #20]!
   11628:	cmp	r2, #0
   1162c:	bne	11604 <__snprintf_chk@plt+0x52c>
   11630:	mov	r0, #10
   11634:	add	sp, sp, #8
   11638:	pop	{r4, r5, r6, lr}
   1163c:	b	11024 <putchar@plt>
   11640:	andeq	sp, r1, r0, lsr lr
   11644:	andeq	sp, r1, r8, lsr lr
   11648:	andeq	r6, r3, r8
   1164c:	andeq	sp, r1, r0, ror #28
   11650:	andeq	sp, r1, ip, lsl #29
   11654:	andeq	lr, r1, r4, lsl #1
   11658:	andeq	r3, r2, r8, lsl #21
   1165c:	muleq	r1, r0, r0
   11660:	push	{r4, r5, r6, r7, r8, r9, lr}
   11664:	add	r6, r0, #10
   11668:	ldr	r5, [pc, #376]	; 117e8 <__snprintf_chk@plt+0x710>
   1166c:	sub	sp, sp, #116	; 0x74
   11670:	mov	r4, r0
   11674:	ldr	r3, [r5]
   11678:	mov	r0, r6
   1167c:	add	r1, sp, #28
   11680:	add	r7, sp, #48	; 0x30
   11684:	str	r3, [sp, #108]	; 0x6c
   11688:	bl	12990 <__snprintf_chk@plt+0x18b8>
   1168c:	mov	r1, r7
   11690:	add	r0, r4, #16
   11694:	bl	12990 <__snprintf_chk@plt+0x18b8>
   11698:	mov	r3, #0
   1169c:	mov	r0, r6
   116a0:	add	r1, sp, #20
   116a4:	mov	r2, #6
   116a8:	strh	r3, [sp, #24]
   116ac:	str	r3, [sp, #20]
   116b0:	bl	10e74 <memcmp@plt>
   116b4:	add	r6, sp, #68	; 0x44
   116b8:	cmp	r0, #0
   116bc:	bne	11730 <__snprintf_chk@plt+0x658>
   116c0:	str	r7, [sp]
   116c4:	mov	r0, r6
   116c8:	ldr	r3, [pc, #284]	; 117ec <__snprintf_chk@plt+0x714>
   116cc:	mov	r2, #40	; 0x28
   116d0:	mov	r1, #1
   116d4:	bl	11000 <__sprintf_chk@plt>
   116d8:	ldrh	r2, [r4, #8]
   116dc:	ldr	r7, [r4, #4]
   116e0:	ldr	r3, [pc, #264]	; 117f0 <__snprintf_chk@plt+0x718>
   116e4:	cmp	r7, #0
   116e8:	ldrsh	r8, [r4]
   116ec:	ldr	r9, [r3, r2, lsl #2]
   116f0:	ldrb	r4, [r4, #22]
   116f4:	ldreq	r3, [pc, #248]	; 117f4 <__snprintf_chk@plt+0x71c>
   116f8:	bne	11754 <__snprintf_chk@plt+0x67c>
   116fc:	str	r3, [sp, #8]
   11700:	mov	r2, r8
   11704:	mov	r3, r6
   11708:	stm	sp, {r4, r9}
   1170c:	ldr	r1, [pc, #228]	; 117f8 <__snprintf_chk@plt+0x720>
   11710:	mov	r0, #1
   11714:	bl	1103c <__printf_chk@plt>
   11718:	ldr	r2, [sp, #108]	; 0x6c
   1171c:	ldr	r3, [r5]
   11720:	cmp	r2, r3
   11724:	bne	117e4 <__snprintf_chk@plt+0x70c>
   11728:	add	sp, sp, #116	; 0x74
   1172c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11730:	add	r3, sp, #28
   11734:	str	r3, [sp]
   11738:	str	r7, [sp, #4]
   1173c:	mov	r0, r6
   11740:	ldr	r3, [pc, #180]	; 117fc <__snprintf_chk@plt+0x724>
   11744:	mov	r2, #40	; 0x28
   11748:	mov	r1, #1
   1174c:	bl	11000 <__sprintf_chk@plt>
   11750:	b	116d8 <__snprintf_chk@plt+0x600>
   11754:	ldr	r3, [pc, #164]	; 11800 <__snprintf_chk@plt+0x728>
   11758:	mov	r2, #91	; 0x5b
   1175c:	tst	r7, #1
   11760:	strh	r2, [r3, #4]
   11764:	bne	11790 <__snprintf_chk@plt+0x6b8>
   11768:	tst	r7, #2
   1176c:	bne	117b8 <__snprintf_chk@plt+0x6e0>
   11770:	tst	r7, #8
   11774:	bne	117d0 <__snprintf_chk@plt+0x6f8>
   11778:	mov	r2, #100	; 0x64
   1177c:	ldr	r1, [pc, #128]	; 11804 <__snprintf_chk@plt+0x72c>
   11780:	ldr	r0, [pc, #128]	; 11808 <__snprintf_chk@plt+0x730>
   11784:	bl	10ff4 <__strcat_chk@plt>
   11788:	ldr	r3, [pc, #120]	; 11808 <__snprintf_chk@plt+0x730>
   1178c:	b	116fc <__snprintf_chk@plt+0x624>
   11790:	ldr	r2, [pc, #116]	; 1180c <__snprintf_chk@plt+0x734>
   11794:	tst	r7, #2
   11798:	ldm	r2!, {r0, r1}
   1179c:	ldrh	lr, [r2]
   117a0:	ldrb	r2, [r2, #2]
   117a4:	str	r0, [r3, #5]
   117a8:	str	r1, [r3, #9]
   117ac:	strh	lr, [r3, #13]
   117b0:	strb	r2, [r3, #15]
   117b4:	beq	11770 <__snprintf_chk@plt+0x698>
   117b8:	mov	r2, #100	; 0x64
   117bc:	ldr	r1, [pc, #76]	; 11810 <__snprintf_chk@plt+0x738>
   117c0:	ldr	r0, [pc, #64]	; 11808 <__snprintf_chk@plt+0x730>
   117c4:	bl	10ff4 <__strcat_chk@plt>
   117c8:	tst	r7, #8
   117cc:	beq	11778 <__snprintf_chk@plt+0x6a0>
   117d0:	mov	r2, #100	; 0x64
   117d4:	ldr	r1, [pc, #56]	; 11814 <__snprintf_chk@plt+0x73c>
   117d8:	ldr	r0, [pc, #40]	; 11808 <__snprintf_chk@plt+0x730>
   117dc:	bl	10ff4 <__strcat_chk@plt>
   117e0:	b	11778 <__snprintf_chk@plt+0x6a0>
   117e4:	bl	10e8c <__stack_chk_fail@plt>
   117e8:	andeq	r5, r3, r0, ror #27
   117ec:	andeq	lr, r1, r0, lsr #1
   117f0:	andeq	sp, r1, r8, lsl #28
   117f4:	muleq	r1, r8, r2
   117f8:	ldrdeq	lr, [r1], -ip
   117fc:	andeq	lr, r1, r4, lsr #1
   11800:	andeq	r6, r3, r0, ror #25
   11804:	andeq	lr, r1, r0, ror #9
   11808:	andeq	r6, r3, r4, ror #25
   1180c:	strheq	lr, [r1], -r0
   11810:	strheq	lr, [r1], -ip
   11814:	andeq	lr, r1, ip, asr #1
   11818:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1181c:	sub	sp, sp, #4544	; 0x11c0
   11820:	sub	sp, sp, #20
   11824:	ldrh	ip, [r2, #4]
   11828:	mov	lr, r3
   1182c:	ldr	r2, [r2]
   11830:	str	r3, [sp, #16]
   11834:	add	r3, sp, #68	; 0x44
   11838:	str	r2, [sp, #66]	; 0x42
   1183c:	strh	ip, [r3, #2]
   11840:	add	r3, sp, #64	; 0x40
   11844:	mov	r2, #31
   11848:	strh	r2, [r3]
   1184c:	add	r2, sp, #4544	; 0x11c0
   11850:	add	r2, r2, #56	; 0x38
   11854:	ldr	r3, [pc, #1784]	; 11f54 <__snprintf_chk@plt+0xe7c>
   11858:	str	r0, [sp, #20]
   1185c:	ldr	r0, [r2]
   11860:	add	r2, sp, #4544	; 0x11c0
   11864:	ldr	r3, [r3]
   11868:	add	r2, r2, #12
   1186c:	cmp	lr, #1
   11870:	str	r3, [r2]
   11874:	mov	r4, r1
   11878:	str	r0, [sp, #24]
   1187c:	movle	r3, #1
   11880:	ble	11898 <__snprintf_chk@plt+0x7c0>
   11884:	mov	r2, #10
   11888:	mov	r1, #0
   1188c:	ldr	r0, [r0, #4]
   11890:	bl	10e14 <strtol@plt>
   11894:	uxtb	r3, r0
   11898:	mov	r2, #3
   1189c:	mov	r1, #1
   118a0:	mov	r0, #31
   118a4:	strb	r3, [sp, #72]	; 0x48
   118a8:	bl	1109c <socket@plt>
   118ac:	subs	fp, r0, #0
   118b0:	blt	11d5c <__snprintf_chk@plt+0xc84>
   118b4:	ldr	r5, [pc, #1692]	; 11f58 <__snprintf_chk@plt+0xe80>
   118b8:	mov	r3, #0
   118bc:	str	r3, [sp, #40]	; 0x28
   118c0:	ldr	r3, [r5, #104]	; 0x68
   118c4:	ldr	r1, [r5, #116]	; 0x74
   118c8:	cmp	r3, #0
   118cc:	movne	r2, #1
   118d0:	movne	r3, r2
   118d4:	strne	r2, [sp, #40]	; 0x28
   118d8:	ldr	r2, [r5, #108]	; 0x6c
   118dc:	cmp	r2, #0
   118e0:	orrne	r3, r3, #2
   118e4:	strne	r3, [sp, #40]	; 0x28
   118e8:	cmp	r1, #0
   118ec:	ldr	r2, [r5, #112]	; 0x70
   118f0:	bne	11c40 <__snprintf_chk@plt+0xb68>
   118f4:	cmp	r2, #0
   118f8:	bne	11c50 <__snprintf_chk@plt+0xb78>
   118fc:	cmp	r3, #0
   11900:	bne	11c58 <__snprintf_chk@plt+0xb80>
   11904:	add	r6, sp, #80	; 0x50
   11908:	add	r1, sp, #64	; 0x40
   1190c:	mov	r2, #10
   11910:	mov	r0, fp
   11914:	bl	1100c <bind@plt>
   11918:	cmp	r0, #0
   1191c:	blt	11c94 <__snprintf_chk@plt+0xbbc>
   11920:	ldrb	r2, [sp, #72]	; 0x48
   11924:	ldr	r1, [pc, #1584]	; 11f5c <__snprintf_chk@plt+0xe84>
   11928:	mov	r0, #1
   1192c:	bl	1103c <__printf_chk@plt>
   11930:	mov	r1, #10
   11934:	mov	r0, fp
   11938:	bl	11078 <listen@plt>
   1193c:	mov	r7, #10
   11940:	add	r2, sp, #36	; 0x24
   11944:	sub	r1, r6, #4
   11948:	mov	r0, fp
   1194c:	str	r7, [sp, #36]	; 0x24
   11950:	bl	10ebc <accept@plt>
   11954:	add	r2, sp, #36	; 0x24
   11958:	add	r1, sp, #64	; 0x40
   1195c:	str	r7, [sp, #36]	; 0x24
   11960:	str	r0, [sp, #12]
   11964:	bl	11090 <getsockname@plt>
   11968:	cmp	r0, #0
   1196c:	blt	11d7c <__snprintf_chk@plt+0xca4>
   11970:	ldr	r0, [r5, #120]	; 0x78
   11974:	cmp	r0, #0
   11978:	beq	119ac <__snprintf_chk@plt+0x8d4>
   1197c:	mov	ip, #1
   11980:	mov	r3, #8
   11984:	str	r3, [sp]
   11988:	str	r0, [sp, #60]	; 0x3c
   1198c:	mov	r1, ip
   11990:	sub	r3, r6, #24
   11994:	mov	r2, #13
   11998:	ldr	r0, [sp, #12]
   1199c:	str	ip, [sp, #56]	; 0x38
   119a0:	bl	10e20 <setsockopt@plt>
   119a4:	cmp	r0, #0
   119a8:	blt	11efc <__snprintf_chk@plt+0xe24>
   119ac:	mov	r2, r6
   119b0:	add	r3, sp, #68	; 0x44
   119b4:	ldr	r1, [r2, #-2]!
   119b8:	ldr	r0, [r3, #-2]!
   119bc:	add	ip, sp, #90	; 0x5a
   119c0:	ldrh	lr, [r2, #4]
   119c4:	ldrh	r2, [r3, #4]
   119c8:	add	r3, sp, #104	; 0x68
   119cc:	str	r0, [sp, #96]	; 0x60
   119d0:	mov	r0, #0
   119d4:	str	r1, [sp, #102]	; 0x66
   119d8:	strh	r0, [ip, #20]
   119dc:	str	r0, [ip, #16]
   119e0:	ldrb	r1, [sp, #84]	; 0x54
   119e4:	str	r0, [sp, #90]	; 0x5a
   119e8:	strh	lr, [r3, #2]
   119ec:	add	r3, sp, #96	; 0x60
   119f0:	strh	r2, [r3, #4]
   119f4:	add	r3, sp, #88	; 0x58
   119f8:	strb	r1, [sp, #108]	; 0x6c
   119fc:	mov	ip, #3
   11a00:	mov	r2, r3
   11a04:	ldr	r1, [pc, #1364]	; 11f60 <__snprintf_chk@plt+0xe88>
   11a08:	ldr	r0, [sp, #12]
   11a0c:	strh	r4, [r3]
   11a10:	str	ip, [sp, #92]	; 0x5c
   11a14:	bl	10f04 <ioctl@plt>
   11a18:	subs	r7, r0, #0
   11a1c:	blt	11d68 <__snprintf_chk@plt+0xc90>
   11a20:	ldr	r3, [pc, #1340]	; 11f64 <__snprintf_chk@plt+0xe8c>
   11a24:	add	r4, sp, #460	; 0x1cc
   11a28:	str	r3, [sp]
   11a2c:	str	r7, [sp, #4]
   11a30:	mov	r3, #4096	; 0x1000
   11a34:	mov	r0, r4
   11a38:	mov	r2, #1
   11a3c:	ldr	r1, [pc, #1316]	; 11f68 <__snprintf_chk@plt+0xe90>
   11a40:	bl	110d8 <__snprintf_chk@plt>
   11a44:	mov	r3, #31
   11a48:	str	r3, [sp, #28]
   11a4c:	ldr	sl, [pc, #1304]	; 11f6c <__snprintf_chk@plt+0xe94>
   11a50:	ldr	r9, [pc, #1296]	; 11f68 <__snprintf_chk@plt+0xe90>
   11a54:	b	11a98 <__snprintf_chk@plt+0x9c0>
   11a58:	bl	10fe8 <__errno_location@plt>
   11a5c:	ldr	r3, [r0]
   11a60:	cmp	r3, #13
   11a64:	beq	11ccc <__snprintf_chk@plt+0xbf4>
   11a68:	mov	r3, #4096	; 0x1000
   11a6c:	mov	r2, #1
   11a70:	mov	r1, r9
   11a74:	str	r7, [sp, #4]
   11a78:	str	sl, [sp]
   11a7c:	mov	r0, r4
   11a80:	bl	110d8 <__snprintf_chk@plt>
   11a84:	mov	r1, #256	; 0x100
   11a88:	mov	r0, r4
   11a8c:	bl	10f94 <open@plt>
   11a90:	cmp	r0, #0
   11a94:	blt	11d20 <__snprintf_chk@plt+0xc48>
   11a98:	mov	r1, #256	; 0x100
   11a9c:	mov	r0, r4
   11aa0:	bl	10f94 <open@plt>
   11aa4:	subs	r8, r0, #0
   11aa8:	blt	11a58 <__snprintf_chk@plt+0x980>
   11aac:	ldr	r3, [r5, #124]	; 0x7c
   11ab0:	cmp	r3, #0
   11ab4:	bne	11e68 <__snprintf_chk@plt+0xd90>
   11ab8:	mov	r0, fp
   11abc:	bl	110c0 <close@plt>
   11ac0:	ldr	r0, [sp, #12]
   11ac4:	bl	110c0 <close@plt>
   11ac8:	add	r1, sp, #440	; 0x1b8
   11acc:	add	r0, sp, #102	; 0x66
   11ad0:	bl	12990 <__snprintf_chk@plt+0x18b8>
   11ad4:	mov	r3, r4
   11ad8:	add	r2, sp, #440	; 0x1b8
   11adc:	ldr	r1, [pc, #1164]	; 11f70 <__snprintf_chk@plt+0xe98>
   11ae0:	mov	r0, #1
   11ae4:	bl	1103c <__printf_chk@plt>
   11ae8:	ldr	r0, [pc, #1156]	; 11f74 <__snprintf_chk@plt+0xe9c>
   11aec:	bl	10f40 <puts@plt>
   11af0:	mov	r2, #136	; 0x88
   11af4:	mov	r1, #0
   11af8:	add	r0, sp, #304	; 0x130
   11afc:	bl	11018 <memset@plt>
   11b00:	mov	r7, #1
   11b04:	add	r1, sp, #300	; 0x12c
   11b08:	mov	r2, #0
   11b0c:	mov	r0, #17
   11b10:	str	r7, [sp, #432]	; 0x1b0
   11b14:	str	r7, [sp, #300]	; 0x12c
   11b18:	bl	10ec8 <sigaction@plt>
   11b1c:	add	r1, sp, #300	; 0x12c
   11b20:	mov	r2, #0
   11b24:	mov	r0, #13
   11b28:	bl	10ec8 <sigaction@plt>
   11b2c:	ldr	r3, [pc, #1092]	; 11f78 <__snprintf_chk@plt+0xea0>
   11b30:	add	r1, sp, #300	; 0x12c
   11b34:	mov	r2, #0
   11b38:	mov	r0, #15
   11b3c:	str	r3, [sp, #300]	; 0x12c
   11b40:	bl	10ec8 <sigaction@plt>
   11b44:	add	r1, sp, #300	; 0x12c
   11b48:	mov	r2, #0
   11b4c:	mov	r0, #2
   11b50:	bl	10ec8 <sigaction@plt>
   11b54:	ldr	r3, [pc, #1056]	; 11f7c <__snprintf_chk@plt+0xea4>
   11b58:	mov	r2, #0
   11b5c:	add	r1, sp, #300	; 0x12c
   11b60:	mov	r0, r7
   11b64:	str	r3, [sp, #300]	; 0x12c
   11b68:	bl	10ec8 <sigaction@plt>
   11b6c:	add	r0, sp, #172	; 0xac
   11b70:	bl	10fdc <sigfillset@plt>
   11b74:	mov	r1, #17
   11b78:	add	r0, sp, #172	; 0xac
   11b7c:	bl	11048 <sigdelset@plt>
   11b80:	mov	r1, #13
   11b84:	add	r0, sp, #172	; 0xac
   11b88:	bl	11048 <sigdelset@plt>
   11b8c:	mov	r1, #15
   11b90:	add	r0, sp, #172	; 0xac
   11b94:	bl	11048 <sigdelset@plt>
   11b98:	mov	r1, #2
   11b9c:	add	r0, sp, #172	; 0xac
   11ba0:	bl	11048 <sigdelset@plt>
   11ba4:	mov	r1, r7
   11ba8:	add	r0, sp, #172	; 0xac
   11bac:	bl	11048 <sigdelset@plt>
   11bb0:	ldr	r2, [sp, #16]
   11bb4:	add	r3, sp, #464	; 0x1d0
   11bb8:	cmp	r2, #2
   11bbc:	mov	r2, #24
   11bc0:	str	r8, [r3, #-416]!	; 0xfffffe60
   11bc4:	strh	r2, [r3, #4]
   11bc8:	bgt	11d90 <__snprintf_chk@plt+0xcb8>
   11bcc:	mov	r4, r3
   11bd0:	sub	r6, r6, #32
   11bd4:	b	11bf8 <__snprintf_chk@plt+0xb20>
   11bd8:	mov	r2, ip
   11bdc:	add	r3, sp, #172	; 0xac
   11be0:	mov	r1, #1
   11be4:	mov	r0, r6
   11be8:	strh	ip, [r4, #6]
   11bec:	bl	10f34 <ppoll@plt>
   11bf0:	cmp	r0, #0
   11bf4:	bgt	11c04 <__snprintf_chk@plt+0xb2c>
   11bf8:	ldr	ip, [r5]
   11bfc:	cmp	ip, #0
   11c00:	beq	11bd8 <__snprintf_chk@plt+0xb00>
   11c04:	mov	r4, #0
   11c08:	mov	r2, r4
   11c0c:	add	r1, sp, #300	; 0x12c
   11c10:	mov	r0, #15
   11c14:	str	r4, [sp, #300]	; 0x12c
   11c18:	bl	10ec8 <sigaction@plt>
   11c1c:	mov	r2, r4
   11c20:	add	r1, sp, #300	; 0x12c
   11c24:	mov	r0, #2
   11c28:	bl	10ec8 <sigaction@plt>
   11c2c:	ldr	r0, [pc, #844]	; 11f80 <__snprintf_chk@plt+0xea8>
   11c30:	bl	10f40 <puts@plt>
   11c34:	mov	r0, r8
   11c38:	bl	110c0 <close@plt>
   11c3c:	b	11ca4 <__snprintf_chk@plt+0xbcc>
   11c40:	orr	r3, r3, #4
   11c44:	cmp	r2, #0
   11c48:	str	r3, [sp, #40]	; 0x28
   11c4c:	beq	11c58 <__snprintf_chk@plt+0xb80>
   11c50:	orr	r3, r3, #32
   11c54:	str	r3, [sp, #40]	; 0x28
   11c58:	mov	r2, #4
   11c5c:	add	r6, sp, #80	; 0x50
   11c60:	str	r2, [sp]
   11c64:	sub	r3, r6, #40	; 0x28
   11c68:	mov	r2, #3
   11c6c:	mov	r1, #18
   11c70:	mov	r0, fp
   11c74:	bl	10e20 <setsockopt@plt>
   11c78:	cmp	r0, #0
   11c7c:	bge	11908 <__snprintf_chk@plt+0x830>
   11c80:	ldr	r0, [pc, #764]	; 11f84 <__snprintf_chk@plt+0xeac>
   11c84:	bl	10ea4 <perror@plt>
   11c88:	mov	r0, fp
   11c8c:	bl	110c0 <close@plt>
   11c90:	b	11ca4 <__snprintf_chk@plt+0xbcc>
   11c94:	ldr	r0, [pc, #748]	; 11f88 <__snprintf_chk@plt+0xeb0>
   11c98:	bl	10ea4 <perror@plt>
   11c9c:	mov	r0, fp
   11ca0:	bl	110c0 <close@plt>
   11ca4:	add	r3, sp, #4544	; 0x11c0
   11ca8:	add	r3, r3, #12
   11cac:	ldr	r2, [r3]
   11cb0:	ldr	r3, [pc, #668]	; 11f54 <__snprintf_chk@plt+0xe7c>
   11cb4:	ldr	r3, [r3]
   11cb8:	cmp	r2, r3
   11cbc:	bne	11f50 <__snprintf_chk@plt+0xe78>
   11cc0:	add	sp, sp, #4544	; 0x11c0
   11cc4:	add	sp, sp, #20
   11cc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ccc:	ldr	r0, [pc, #696]	; 11f8c <__snprintf_chk@plt+0xeb4>
   11cd0:	bl	10ea4 <perror@plt>
   11cd4:	add	r1, sp, #90	; 0x5a
   11cd8:	mov	r3, #0
   11cdc:	add	lr, sp, #88	; 0x58
   11ce0:	str	r3, [r1, #4]
   11ce4:	mov	ip, #4
   11ce8:	str	r3, [sp, #90]	; 0x5a
   11cec:	mov	r2, lr
   11cf0:	str	r3, [r1, #8]
   11cf4:	str	r3, [r1, #12]
   11cf8:	str	r3, [r1, #16]
   11cfc:	strh	r3, [r1, #20]
   11d00:	ldr	r0, [sp, #20]
   11d04:	ldr	r1, [pc, #644]	; 11f90 <__snprintf_chk@plt+0xeb8>
   11d08:	str	ip, [sp, #92]	; 0x5c
   11d0c:	strh	r7, [lr]
   11d10:	bl	10f04 <ioctl@plt>
   11d14:	mov	r0, fp
   11d18:	bl	110c0 <close@plt>
   11d1c:	b	11ca4 <__snprintf_chk@plt+0xbcc>
   11d20:	ldr	r3, [sp, #28]
   11d24:	subs	r3, r3, #1
   11d28:	str	r3, [sp, #28]
   11d2c:	beq	11ccc <__snprintf_chk@plt+0xbf4>
   11d30:	ldr	r3, [pc, #556]	; 11f64 <__snprintf_chk@plt+0xe8c>
   11d34:	str	r7, [sp, #4]
   11d38:	str	r3, [sp]
   11d3c:	mov	r2, #1
   11d40:	mov	r3, #4096	; 0x1000
   11d44:	mov	r1, r9
   11d48:	mov	r0, r4
   11d4c:	bl	110d8 <__snprintf_chk@plt>
   11d50:	ldr	r0, [pc, #572]	; 11f94 <__snprintf_chk@plt+0xebc>
   11d54:	bl	10f10 <usleep@plt>
   11d58:	b	11a98 <__snprintf_chk@plt+0x9c0>
   11d5c:	ldr	r0, [pc, #564]	; 11f98 <__snprintf_chk@plt+0xec0>
   11d60:	bl	10ea4 <perror@plt>
   11d64:	b	11ca4 <__snprintf_chk@plt+0xbcc>
   11d68:	ldr	r0, [pc, #556]	; 11f9c <__snprintf_chk@plt+0xec4>
   11d6c:	bl	10ea4 <perror@plt>
   11d70:	mov	r0, fp
   11d74:	bl	110c0 <close@plt>
   11d78:	b	11ca4 <__snprintf_chk@plt+0xbcc>
   11d7c:	ldr	r0, [pc, #540]	; 11fa0 <__snprintf_chk@plt+0xec8>
   11d80:	bl	10ea4 <perror@plt>
   11d84:	ldr	r0, [sp, #12]
   11d88:	bl	110c0 <close@plt>
   11d8c:	b	11ca4 <__snprintf_chk@plt+0xbcc>
   11d90:	ldr	r3, [sp, #16]
   11d94:	sub	r9, r3, #1
   11d98:	lsl	r9, r9, #2
   11d9c:	mov	r0, r9
   11da0:	bl	10f4c <malloc@plt>
   11da4:	subs	r3, r0, #0
   11da8:	str	r3, [sp, #12]
   11dac:	beq	11c04 <__snprintf_chk@plt+0xb2c>
   11db0:	ldr	r2, [sp, #24]
   11db4:	sub	fp, r3, #4
   11db8:	add	r9, r2, r9
   11dbc:	add	r7, r2, #4
   11dc0:	ldr	sl, [r7, #4]!
   11dc4:	ldr	r1, [pc, #472]	; 11fa4 <__snprintf_chk@plt+0xecc>
   11dc8:	mov	r0, sl
   11dcc:	bl	10e08 <strcmp@plt>
   11dd0:	cmp	r0, #0
   11dd4:	moveq	sl, r4
   11dd8:	cmp	r9, r7
   11ddc:	str	sl, [fp, #4]!
   11de0:	bne	11dc0 <__snprintf_chk@plt+0xce8>
   11de4:	ldr	r3, [sp, #16]
   11de8:	ldr	r1, [sp, #12]
   11dec:	sub	r3, r3, #2
   11df0:	mov	r2, #0
   11df4:	str	r2, [r1, r3, lsl #2]
   11df8:	bl	1106c <fork@plt>
   11dfc:	cmn	r0, #1
   11e00:	mov	r4, r0
   11e04:	beq	11f10 <__snprintf_chk@plt+0xe38>
   11e08:	cmp	r0, #0
   11e0c:	addne	r7, sp, #48	; 0x30
   11e10:	bne	11ed8 <__snprintf_chk@plt+0xe00>
   11e14:	ldr	r4, [sp, #12]
   11e18:	mov	r1, r4
   11e1c:	ldr	r0, [r4]
   11e20:	bl	10e68 <execvp@plt>
   11e24:	ldr	r3, [pc, #380]	; 11fa8 <__snprintf_chk@plt+0xed0>
   11e28:	ldr	r6, [r4]
   11e2c:	ldr	r5, [r3]
   11e30:	bl	10fe8 <__errno_location@plt>
   11e34:	ldr	r4, [r0]
   11e38:	mov	r0, r4
   11e3c:	bl	10f64 <strerror@plt>
   11e40:	str	r4, [sp]
   11e44:	mov	r3, r6
   11e48:	ldr	r2, [pc, #348]	; 11fac <__snprintf_chk@plt+0xed4>
   11e4c:	mov	r1, #1
   11e50:	str	r0, [sp, #4]
   11e54:	mov	r0, r5
   11e58:	bl	11054 <__fprintf_chk@plt>
   11e5c:	ldr	r0, [sp, #12]
   11e60:	bl	10e44 <free@plt>
   11e64:	b	11c04 <__snprintf_chk@plt+0xb2c>
   11e68:	mov	r1, #2
   11e6c:	bl	10e38 <tcflush@plt>
   11e70:	add	r0, sp, #112	; 0x70
   11e74:	bl	10dfc <cfmakeraw@plt>
   11e78:	add	r2, sp, #112	; 0x70
   11e7c:	mov	r1, #0
   11e80:	mov	r0, r8
   11e84:	bl	10f28 <tcsetattr@plt>
   11e88:	b	11ab8 <__snprintf_chk@plt+0x9e0>
   11e8c:	bl	10fe8 <__errno_location@plt>
   11e90:	ldr	r3, [r0]
   11e94:	cmp	r3, #11
   11e98:	bne	11e5c <__snprintf_chk@plt+0xd84>
   11e9c:	mov	r0, #0
   11ea0:	mov	ip, #200	; 0xc8
   11ea4:	strh	r0, [r7, #6]
   11ea8:	str	r0, [sp, #56]	; 0x38
   11eac:	add	r3, sp, #172	; 0xac
   11eb0:	sub	r2, r6, #24
   11eb4:	mov	r1, #1
   11eb8:	sub	r0, r6, #32
   11ebc:	str	ip, [sp, #60]	; 0x3c
   11ec0:	bl	10f34 <ppoll@plt>
   11ec4:	cmp	r0, #0
   11ec8:	bne	11f30 <__snprintf_chk@plt+0xe58>
   11ecc:	ldr	r3, [r5]
   11ed0:	cmp	r3, #0
   11ed4:	bne	11f30 <__snprintf_chk@plt+0xe58>
   11ed8:	mov	r2, #1
   11edc:	add	r1, sp, #44	; 0x2c
   11ee0:	mvn	r0, #0
   11ee4:	bl	10f1c <waitpid@plt>
   11ee8:	cmp	r4, r0
   11eec:	beq	11e5c <__snprintf_chk@plt+0xd84>
   11ef0:	cmp	r0, #0
   11ef4:	bge	11e9c <__snprintf_chk@plt+0xdc4>
   11ef8:	b	11e8c <__snprintf_chk@plt+0xdb4>
   11efc:	ldr	r0, [pc, #172]	; 11fb0 <__snprintf_chk@plt+0xed8>
   11f00:	bl	10ea4 <perror@plt>
   11f04:	ldr	r0, [sp, #12]
   11f08:	bl	110c0 <close@plt>
   11f0c:	b	11ca4 <__snprintf_chk@plt+0xbcc>
   11f10:	ldr	r1, [pc, #144]	; 11fa8 <__snprintf_chk@plt+0xed0>
   11f14:	ldr	r3, [sp, #12]
   11f18:	ldr	r2, [pc, #148]	; 11fb4 <__snprintf_chk@plt+0xedc>
   11f1c:	ldr	r0, [r1]
   11f20:	ldr	r3, [r3]
   11f24:	mov	r1, #1
   11f28:	bl	11054 <__fprintf_chk@plt>
   11f2c:	b	11e5c <__snprintf_chk@plt+0xd84>
   11f30:	mov	r1, #15
   11f34:	mov	r0, r4
   11f38:	bl	10fac <kill@plt>
   11f3c:	add	r1, sp, #44	; 0x2c
   11f40:	mov	r0, r4
   11f44:	mov	r2, #0
   11f48:	bl	10f1c <waitpid@plt>
   11f4c:	b	11e5c <__snprintf_chk@plt+0xd84>
   11f50:	bl	10e8c <__stack_chk_fail@plt>
   11f54:	andeq	r5, r3, r0, ror #27
   11f58:	andeq	r6, r3, r0, ror #25
   11f5c:	andeq	lr, r1, r0, asr r1
   11f60:	andmi	r5, r4, r8, asr #5
   11f64:	andeq	lr, r1, r8, asr #3
   11f68:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11f6c:	strdeq	lr, [r1], -r4
   11f70:	andeq	lr, r1, r0, lsl r2
   11f74:	andeq	lr, r1, ip, lsr #4
   11f78:	andeq	r1, r1, r8, lsr #11
   11f7c:	andeq	r1, r1, r4, lsr #11
   11f80:	muleq	r1, ip, r2
   11f84:	andeq	lr, r1, r8, lsl r1
   11f88:	andeq	lr, r1, r4, lsr r1
   11f8c:	ldrdeq	lr, [r1], -r8
   11f90:	andmi	r5, r4, r9, asr #5
   11f94:	andeq	r8, r1, r0, lsr #13
   11f98:	strdeq	lr, [r1], -ip
   11f9c:			; <UNDEFINED> instruction: 0x0001e1b0
   11fa0:	andeq	lr, r1, r8, ror r1
   11fa4:	andeq	lr, r1, r4, asr #4
   11fa8:	ldrdeq	r6, [r3], -r0
   11fac:	andeq	lr, r1, r8, asr #4
   11fb0:	muleq	r1, r8, r1
   11fb4:	andeq	lr, r1, r4, ror r2
   11fb8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11fbc:	sub	sp, sp, #8
   11fc0:	ldr	r8, [pc, #84]	; 1201c <__snprintf_chk@plt+0xf44>
   11fc4:	ldr	r9, [sp, #40]	; 0x28
   11fc8:	ldr	ip, [r8]
   11fcc:	cmp	ip, #0
   11fd0:	bne	12014 <__snprintf_chk@plt+0xf3c>
   11fd4:	ldr	sl, [pc, #68]	; 12020 <__snprintf_chk@plt+0xf48>
   11fd8:	mov	r7, r3
   11fdc:	mov	r6, r2
   11fe0:	mov	r5, r1
   11fe4:	mov	r4, r0
   11fe8:	mov	r3, r7
   11fec:	mov	r2, r6
   11ff0:	mov	r1, r5
   11ff4:	mov	r0, r4
   11ff8:	str	r9, [sp]
   11ffc:	bl	11818 <__snprintf_chk@plt+0x740>
   12000:	mov	r0, sl
   12004:	bl	10f10 <usleep@plt>
   12008:	ldr	ip, [r8]
   1200c:	cmp	ip, #0
   12010:	beq	11fe8 <__snprintf_chk@plt+0xf10>
   12014:	add	sp, sp, #8
   12018:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1201c:	andeq	r6, r3, r0, ror #25
   12020:	andeq	r2, r0, r0, lsl r7
   12024:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12028:	sub	sp, sp, #4480	; 0x1180
   1202c:	ldr	r4, [pc, #1260]	; 12520 <__snprintf_chk@plt+0x1448>
   12030:	sub	sp, sp, #52	; 0x34
   12034:	mov	r6, r1
   12038:	add	r1, sp, #4480	; 0x1180
   1203c:	ldrh	r7, [r2, #4]
   12040:	mov	r5, r3
   12044:	add	r1, r1, #44	; 0x2c
   12048:	ldr	r3, [r2]
   1204c:	ldr	r2, [r4]
   12050:	add	ip, sp, #36	; 0x24
   12054:	str	r2, [r1]
   12058:	add	r2, sp, #4544	; 0x11c0
   1205c:	add	lr, sp, #32
   12060:	add	r2, r2, #24
   12064:	str	r3, [sp, #34]	; 0x22
   12068:	cmp	r5, #1
   1206c:	strh	r7, [ip, #2]
   12070:	mov	r3, #31
   12074:	mov	r7, #0
   12078:	strh	r3, [lr]
   1207c:	strb	r7, [sp, #40]	; 0x28
   12080:	ldr	r8, [r2]
   12084:	ble	123c4 <__snprintf_chk@plt+0x12ec>
   12088:	add	r2, sp, #44	; 0x2c
   1208c:	mov	fp, r0
   12090:	add	r1, sp, #46	; 0x2e
   12094:	ldr	r0, [r8, #4]
   12098:	strh	r3, [r2]
   1209c:	bl	12aa8 <__snprintf_chk@plt+0x19d0>
   120a0:	cmp	r5, #2
   120a4:	moveq	r3, #1
   120a8:	strbeq	r3, [sp, #52]	; 0x34
   120ac:	bne	123ac <__snprintf_chk@plt+0x12d4>
   120b0:	mov	r2, #3
   120b4:	mov	r1, #1
   120b8:	mov	r0, #31
   120bc:	bl	1109c <socket@plt>
   120c0:	subs	r5, r0, #0
   120c4:	blt	1243c <__snprintf_chk@plt+0x1364>
   120c8:	ldr	sl, [pc, #1108]	; 12524 <__snprintf_chk@plt+0x144c>
   120cc:	ldr	r2, [sl, #120]	; 0x78
   120d0:	cmp	r2, #0
   120d4:	beq	12104 <__snprintf_chk@plt+0x102c>
   120d8:	mov	ip, #1
   120dc:	mov	r3, #8
   120e0:	str	r3, [sp]
   120e4:	str	r2, [sp, #28]
   120e8:	mov	r1, ip
   120ec:	add	r3, sp, #24
   120f0:	mov	r2, #13
   120f4:	str	ip, [sp, #24]
   120f8:	bl	10e20 <setsockopt@plt>
   120fc:	cmp	r0, #0
   12100:	blt	124ec <__snprintf_chk@plt+0x1414>
   12104:	add	r1, sp, #32
   12108:	mov	r2, #10
   1210c:	mov	r0, r5
   12110:	bl	1100c <bind@plt>
   12114:	cmp	r0, #0
   12118:	blt	12400 <__snprintf_chk@plt+0x1328>
   1211c:	mov	r2, #10
   12120:	add	r1, sp, #44	; 0x2c
   12124:	mov	r0, r5
   12128:	bl	110cc <connect@plt>
   1212c:	cmp	r0, #0
   12130:	blt	12428 <__snprintf_chk@plt+0x1350>
   12134:	mov	r3, #10
   12138:	add	r1, sp, #32
   1213c:	add	r2, sp, #20
   12140:	mov	r0, r5
   12144:	str	r3, [sp, #20]
   12148:	bl	11090 <getsockname@plt>
   1214c:	cmp	r0, #0
   12150:	blt	1249c <__snprintf_chk@plt+0x13c4>
   12154:	add	r2, sp, #48	; 0x30
   12158:	add	r3, sp, #36	; 0x24
   1215c:	ldr	r7, [r2, #-2]!
   12160:	ldr	r0, [r3, #-2]!
   12164:	add	r1, sp, #58	; 0x3a
   12168:	ldrh	lr, [r2, #4]
   1216c:	ldrh	ip, [r3, #4]
   12170:	add	r3, sp, #72	; 0x48
   12174:	mov	r2, #0
   12178:	strh	r2, [r1, #20]
   1217c:	str	r7, [sp, #70]	; 0x46
   12180:	str	r0, [sp, #64]	; 0x40
   12184:	str	r2, [r1, #16]
   12188:	ldrb	r0, [sp, #52]	; 0x34
   1218c:	str	r2, [sp, #58]	; 0x3a
   12190:	strh	lr, [r3, #2]
   12194:	add	r3, sp, #64	; 0x40
   12198:	strh	ip, [r3, #4]
   1219c:	add	r3, sp, #56	; 0x38
   121a0:	strb	r0, [sp, #76]	; 0x4c
   121a4:	mov	ip, #3
   121a8:	mov	r2, r3
   121ac:	ldr	r1, [pc, #884]	; 12528 <__snprintf_chk@plt+0x1450>
   121b0:	mov	r0, r5
   121b4:	strh	r6, [r3]
   121b8:	str	ip, [sp, #60]	; 0x3c
   121bc:	bl	10f04 <ioctl@plt>
   121c0:	subs	r6, r0, #0
   121c4:	blt	12414 <__snprintf_chk@plt+0x133c>
   121c8:	ldr	r3, [pc, #860]	; 1252c <__snprintf_chk@plt+0x1454>
   121cc:	str	r6, [sp, #4]
   121d0:	str	r3, [sp]
   121d4:	add	r0, sp, #428	; 0x1ac
   121d8:	mov	r3, #4096	; 0x1000
   121dc:	mov	r2, #1
   121e0:	ldr	r1, [pc, #840]	; 12530 <__snprintf_chk@plt+0x1458>
   121e4:	bl	110d8 <__snprintf_chk@plt>
   121e8:	mov	r3, #31
   121ec:	str	r3, [sp, #12]
   121f0:	ldr	r9, [pc, #828]	; 12534 <__snprintf_chk@plt+0x145c>
   121f4:	ldr	r8, [pc, #820]	; 12530 <__snprintf_chk@plt+0x1458>
   121f8:	b	1223c <__snprintf_chk@plt+0x1164>
   121fc:	bl	10fe8 <__errno_location@plt>
   12200:	ldr	r3, [r0]
   12204:	cmp	r3, #13
   12208:	beq	12448 <__snprintf_chk@plt+0x1370>
   1220c:	mov	r3, #4096	; 0x1000
   12210:	mov	r2, #1
   12214:	mov	r1, r8
   12218:	str	r6, [sp, #4]
   1221c:	str	r9, [sp]
   12220:	add	r0, sp, #428	; 0x1ac
   12224:	bl	110d8 <__snprintf_chk@plt>
   12228:	mov	r1, #256	; 0x100
   1222c:	add	r0, sp, #428	; 0x1ac
   12230:	bl	10f94 <open@plt>
   12234:	cmp	r0, #0
   12238:	blt	124b0 <__snprintf_chk@plt+0x13d8>
   1223c:	mov	r1, #256	; 0x100
   12240:	add	r0, sp, #428	; 0x1ac
   12244:	bl	10f94 <open@plt>
   12248:	subs	r7, r0, #0
   1224c:	blt	121fc <__snprintf_chk@plt+0x1124>
   12250:	ldr	r3, [sl, #124]	; 0x7c
   12254:	cmp	r3, #0
   12258:	bne	124f8 <__snprintf_chk@plt+0x1420>
   1225c:	mov	r0, r5
   12260:	bl	110c0 <close@plt>
   12264:	add	r1, sp, #408	; 0x198
   12268:	add	r0, sp, #70	; 0x46
   1226c:	bl	12990 <__snprintf_chk@plt+0x18b8>
   12270:	ldrb	r1, [sp, #76]	; 0x4c
   12274:	add	r3, sp, #408	; 0x198
   12278:	add	r2, sp, #428	; 0x1ac
   1227c:	str	r1, [sp]
   12280:	mov	r0, #1
   12284:	ldr	r1, [pc, #684]	; 12538 <__snprintf_chk@plt+0x1460>
   12288:	bl	1103c <__printf_chk@plt>
   1228c:	ldr	r0, [pc, #680]	; 1253c <__snprintf_chk@plt+0x1464>
   12290:	bl	10f40 <puts@plt>
   12294:	mov	r2, #136	; 0x88
   12298:	mov	r1, #0
   1229c:	add	r0, sp, #272	; 0x110
   122a0:	bl	11018 <memset@plt>
   122a4:	mov	r5, #1
   122a8:	add	r1, sp, #268	; 0x10c
   122ac:	mov	r2, #0
   122b0:	mov	r0, #17
   122b4:	str	r5, [sp, #400]	; 0x190
   122b8:	str	r5, [sp, #268]	; 0x10c
   122bc:	bl	10ec8 <sigaction@plt>
   122c0:	add	r1, sp, #268	; 0x10c
   122c4:	mov	r2, #0
   122c8:	mov	r0, #13
   122cc:	bl	10ec8 <sigaction@plt>
   122d0:	ldr	r3, [pc, #616]	; 12540 <__snprintf_chk@plt+0x1468>
   122d4:	add	r1, sp, #268	; 0x10c
   122d8:	mov	r2, #0
   122dc:	mov	r0, #15
   122e0:	str	r3, [sp, #268]	; 0x10c
   122e4:	bl	10ec8 <sigaction@plt>
   122e8:	add	r1, sp, #268	; 0x10c
   122ec:	mov	r2, #0
   122f0:	mov	r0, #2
   122f4:	bl	10ec8 <sigaction@plt>
   122f8:	ldr	r3, [pc, #580]	; 12544 <__snprintf_chk@plt+0x146c>
   122fc:	mov	r2, #0
   12300:	add	r1, sp, #268	; 0x10c
   12304:	mov	r0, r5
   12308:	str	r3, [sp, #268]	; 0x10c
   1230c:	bl	10ec8 <sigaction@plt>
   12310:	add	r0, sp, #140	; 0x8c
   12314:	bl	10fdc <sigfillset@plt>
   12318:	mov	r1, #17
   1231c:	add	r0, sp, #140	; 0x8c
   12320:	bl	11048 <sigdelset@plt>
   12324:	mov	r1, #13
   12328:	add	r0, sp, #140	; 0x8c
   1232c:	bl	11048 <sigdelset@plt>
   12330:	mov	r1, #15
   12334:	add	r0, sp, #140	; 0x8c
   12338:	bl	11048 <sigdelset@plt>
   1233c:	mov	r1, #2
   12340:	add	r0, sp, #140	; 0x8c
   12344:	bl	11048 <sigdelset@plt>
   12348:	mov	r1, r5
   1234c:	add	r0, sp, #140	; 0x8c
   12350:	add	r5, sp, #432	; 0x1b0
   12354:	bl	11048 <sigdelset@plt>
   12358:	mov	r3, #24
   1235c:	str	r7, [r5, #-408]!	; 0xfffffe68
   12360:	add	r6, sp, r3
   12364:	strh	r3, [r5, #4]
   12368:	b	1238c <__snprintf_chk@plt+0x12b4>
   1236c:	mov	r2, ip
   12370:	add	r3, sp, #140	; 0x8c
   12374:	mov	r1, #1
   12378:	mov	r0, r6
   1237c:	strh	ip, [r5, #6]
   12380:	bl	10f34 <ppoll@plt>
   12384:	cmp	r0, #0
   12388:	bgt	12398 <__snprintf_chk@plt+0x12c0>
   1238c:	ldr	ip, [sl]
   12390:	cmp	ip, #0
   12394:	beq	1236c <__snprintf_chk@plt+0x1294>
   12398:	ldr	r0, [pc, #424]	; 12548 <__snprintf_chk@plt+0x1470>
   1239c:	bl	10f40 <puts@plt>
   123a0:	mov	r0, r7
   123a4:	bl	110c0 <close@plt>
   123a8:	b	123dc <__snprintf_chk@plt+0x1304>
   123ac:	mov	r1, r7
   123b0:	ldr	r0, [r8, #8]
   123b4:	mov	r2, #10
   123b8:	bl	10e14 <strtol@plt>
   123bc:	strb	r0, [sp, #52]	; 0x34
   123c0:	b	120b0 <__snprintf_chk@plt+0xfd8>
   123c4:	ldr	r3, [pc, #384]	; 1254c <__snprintf_chk@plt+0x1474>
   123c8:	mov	r2, #21
   123cc:	mov	r1, #1
   123d0:	ldr	r3, [r3]
   123d4:	ldr	r0, [pc, #372]	; 12550 <__snprintf_chk@plt+0x1478>
   123d8:	bl	10ee0 <fwrite@plt>
   123dc:	add	r3, sp, #4480	; 0x1180
   123e0:	add	r3, r3, #44	; 0x2c
   123e4:	ldr	r2, [r3]
   123e8:	ldr	r3, [r4]
   123ec:	cmp	r2, r3
   123f0:	bne	1251c <__snprintf_chk@plt+0x1444>
   123f4:	add	sp, sp, #4480	; 0x1180
   123f8:	add	sp, sp, #52	; 0x34
   123fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12400:	ldr	r0, [pc, #332]	; 12554 <__snprintf_chk@plt+0x147c>
   12404:	bl	10ea4 <perror@plt>
   12408:	mov	r0, r5
   1240c:	bl	110c0 <close@plt>
   12410:	b	123dc <__snprintf_chk@plt+0x1304>
   12414:	ldr	r0, [pc, #316]	; 12558 <__snprintf_chk@plt+0x1480>
   12418:	bl	10ea4 <perror@plt>
   1241c:	mov	r0, r5
   12420:	bl	110c0 <close@plt>
   12424:	b	123dc <__snprintf_chk@plt+0x1304>
   12428:	ldr	r0, [pc, #300]	; 1255c <__snprintf_chk@plt+0x1484>
   1242c:	bl	10ea4 <perror@plt>
   12430:	mov	r0, r5
   12434:	bl	110c0 <close@plt>
   12438:	b	123dc <__snprintf_chk@plt+0x1304>
   1243c:	ldr	r0, [pc, #284]	; 12560 <__snprintf_chk@plt+0x1488>
   12440:	bl	10ea4 <perror@plt>
   12444:	b	123dc <__snprintf_chk@plt+0x1304>
   12448:	ldr	r0, [pc, #276]	; 12564 <__snprintf_chk@plt+0x148c>
   1244c:	bl	10ea4 <perror@plt>
   12450:	add	r1, sp, #58	; 0x3a
   12454:	mov	r3, #0
   12458:	add	lr, sp, #56	; 0x38
   1245c:	str	r3, [r1, #4]
   12460:	mov	ip, #4
   12464:	str	r3, [sp, #58]	; 0x3a
   12468:	mov	r2, lr
   1246c:	str	r3, [r1, #8]
   12470:	str	r3, [r1, #12]
   12474:	str	r3, [r1, #16]
   12478:	strh	r3, [r1, #20]
   1247c:	mov	r0, fp
   12480:	ldr	r1, [pc, #224]	; 12568 <__snprintf_chk@plt+0x1490>
   12484:	str	ip, [sp, #60]	; 0x3c
   12488:	strh	r6, [lr]
   1248c:	bl	10f04 <ioctl@plt>
   12490:	mov	r0, r5
   12494:	bl	110c0 <close@plt>
   12498:	b	123dc <__snprintf_chk@plt+0x1304>
   1249c:	ldr	r0, [pc, #200]	; 1256c <__snprintf_chk@plt+0x1494>
   124a0:	bl	10ea4 <perror@plt>
   124a4:	mov	r0, r5
   124a8:	bl	110c0 <close@plt>
   124ac:	b	123dc <__snprintf_chk@plt+0x1304>
   124b0:	ldr	r3, [sp, #12]
   124b4:	subs	r3, r3, #1
   124b8:	str	r3, [sp, #12]
   124bc:	beq	12448 <__snprintf_chk@plt+0x1370>
   124c0:	ldr	r3, [pc, #100]	; 1252c <__snprintf_chk@plt+0x1454>
   124c4:	str	r6, [sp, #4]
   124c8:	str	r3, [sp]
   124cc:	mov	r2, #1
   124d0:	mov	r3, #4096	; 0x1000
   124d4:	mov	r1, r8
   124d8:	add	r0, sp, #428	; 0x1ac
   124dc:	bl	110d8 <__snprintf_chk@plt>
   124e0:	ldr	r0, [pc, #136]	; 12570 <__snprintf_chk@plt+0x1498>
   124e4:	bl	10f10 <usleep@plt>
   124e8:	b	1223c <__snprintf_chk@plt+0x1164>
   124ec:	ldr	r0, [pc, #128]	; 12574 <__snprintf_chk@plt+0x149c>
   124f0:	bl	10ea4 <perror@plt>
   124f4:	b	123dc <__snprintf_chk@plt+0x1304>
   124f8:	mov	r1, #2
   124fc:	bl	10e38 <tcflush@plt>
   12500:	add	r0, sp, #80	; 0x50
   12504:	bl	10dfc <cfmakeraw@plt>
   12508:	add	r2, sp, #80	; 0x50
   1250c:	mov	r1, #0
   12510:	mov	r0, r7
   12514:	bl	10f28 <tcsetattr@plt>
   12518:	b	1225c <__snprintf_chk@plt+0x1184>
   1251c:	bl	10e8c <__stack_chk_fail@plt>
   12520:	andeq	r5, r3, r0, ror #27
   12524:	andeq	r6, r3, r0, ror #25
   12528:	andmi	r5, r4, r8, asr #5
   1252c:	andeq	lr, r1, r8, asr #3
   12530:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   12534:	strdeq	lr, [r1], -r4
   12538:	andeq	lr, r1, r0, ror #5
   1253c:	andeq	lr, r1, ip, lsr #4
   12540:	andeq	r1, r1, r8, lsr #11
   12544:	andeq	r1, r1, r4, lsr #11
   12548:	muleq	r1, ip, r2
   1254c:	ldrdeq	r6, [r3], -r0
   12550:	andeq	lr, r1, ip, lsr #5
   12554:	andeq	lr, r1, r4, lsr r1
   12558:			; <UNDEFINED> instruction: 0x0001e1b0
   1255c:	andeq	lr, r1, r4, asr #5
   12560:	strdeq	lr, [r1], -ip
   12564:	ldrdeq	lr, [r1], -r8
   12568:	andmi	r5, r4, r9, asr #5
   1256c:	andeq	lr, r1, r8, ror r1
   12570:	andeq	r8, r1, r0, lsr #13
   12574:	muleq	r1, r8, r1
   12578:	push	{r4, r5, lr}
   1257c:	sub	sp, sp, #36	; 0x24
   12580:	ldr	r4, [pc, #100]	; 125ec <__snprintf_chk@plt+0x1514>
   12584:	strh	r1, [sp, #4]
   12588:	mov	r3, #0
   1258c:	ldr	r1, [r4]
   12590:	add	r2, sp, #4
   12594:	str	r1, [sp, #28]
   12598:	ldr	r1, [pc, #80]	; 125f0 <__snprintf_chk@plt+0x1518>
   1259c:	str	r3, [sp, #10]
   125a0:	str	r3, [sp, #6]
   125a4:	str	r3, [sp, #14]
   125a8:	str	r3, [sp, #18]
   125ac:	str	r3, [sp, #22]
   125b0:	strh	r3, [sp, #26]
   125b4:	bl	10f04 <ioctl@plt>
   125b8:	subs	r5, r0, #0
   125bc:	blt	125dc <__snprintf_chk@plt+0x1504>
   125c0:	ldr	r2, [sp, #28]
   125c4:	ldr	r3, [r4]
   125c8:	mov	r0, r5
   125cc:	cmp	r2, r3
   125d0:	bne	125e8 <__snprintf_chk@plt+0x1510>
   125d4:	add	sp, sp, #36	; 0x24
   125d8:	pop	{r4, r5, pc}
   125dc:	ldr	r0, [pc, #16]	; 125f4 <__snprintf_chk@plt+0x151c>
   125e0:	bl	10ea4 <perror@plt>
   125e4:	b	125c0 <__snprintf_chk@plt+0x14e8>
   125e8:	bl	10e8c <__stack_chk_fail@plt>
   125ec:	andeq	r5, r3, r0, ror #27
   125f0:	andmi	r5, r4, r9, asr #5
   125f4:	andeq	lr, r1, r4, lsl #6
   125f8:	push	{r4, r5, r6, r7, r8, lr}
   125fc:	mov	r7, r0
   12600:	ldr	r3, [sp, #24]
   12604:	mov	r5, r1
   12608:	ldr	r1, [pc, #176]	; 126c0 <__snprintf_chk@plt+0x15e8>
   1260c:	ldr	r0, [r3]
   12610:	bl	10e08 <strcmp@plt>
   12614:	subs	r4, r0, #0
   12618:	bne	12688 <__snprintf_chk@plt+0x15b0>
   1261c:	ldr	r0, [pc, #160]	; 126c4 <__snprintf_chk@plt+0x15ec>
   12620:	bl	10f4c <malloc@plt>
   12624:	subs	r5, r0, #0
   12628:	beq	12698 <__snprintf_chk@plt+0x15c0>
   1262c:	mov	r3, #256	; 0x100
   12630:	strh	r3, [r5]
   12634:	mov	r2, r5
   12638:	ldr	r1, [pc, #136]	; 126c8 <__snprintf_chk@plt+0x15f0>
   1263c:	mov	r0, r7
   12640:	bl	10f04 <ioctl@plt>
   12644:	cmp	r0, #0
   12648:	blt	126a8 <__snprintf_chk@plt+0x15d0>
   1264c:	ldrh	r3, [r5]
   12650:	cmp	r3, #0
   12654:	movne	r6, r5
   12658:	beq	1267c <__snprintf_chk@plt+0x15a4>
   1265c:	ldrsh	r1, [r6, #4]
   12660:	mov	r0, r7
   12664:	bl	12578 <__snprintf_chk@plt+0x14a0>
   12668:	ldrh	r3, [r5]
   1266c:	add	r4, r4, #1
   12670:	add	r6, r6, #24
   12674:	cmp	r4, r3
   12678:	blt	1265c <__snprintf_chk@plt+0x1584>
   1267c:	mov	r0, r5
   12680:	pop	{r4, r5, r6, r7, r8, lr}
   12684:	b	10e44 <free@plt>
   12688:	mov	r1, r5
   1268c:	mov	r0, r7
   12690:	pop	{r4, r5, r6, r7, r8, lr}
   12694:	b	12578 <__snprintf_chk@plt+0x14a0>
   12698:	ldr	r0, [pc, #44]	; 126cc <__snprintf_chk@plt+0x15f4>
   1269c:	bl	10ea4 <perror@plt>
   126a0:	mov	r0, #1
   126a4:	bl	10fc4 <exit@plt>
   126a8:	ldr	r0, [pc, #32]	; 126d0 <__snprintf_chk@plt+0x15f8>
   126ac:	bl	10ea4 <perror@plt>
   126b0:	mov	r0, r5
   126b4:	bl	10e44 <free@plt>
   126b8:	mov	r0, #1
   126bc:	bl	10fc4 <exit@plt>
   126c0:	andeq	lr, r1, ip, lsl r3
   126c4:	andeq	r1, r0, r4, lsl #16
   126c8:	ldrdhi	r5, [r4], -r2
   126cc:	andeq	lr, r1, r0, lsr #6
   126d0:	andeq	lr, r1, r8, lsr r3
   126d4:	push	{r4, r5, r6, lr}
   126d8:	mov	r4, r0
   126dc:	ldr	r0, [pc, #140]	; 12770 <__snprintf_chk@plt+0x1698>
   126e0:	bl	10f4c <malloc@plt>
   126e4:	subs	r6, r0, #0
   126e8:	beq	12748 <__snprintf_chk@plt+0x1670>
   126ec:	mov	r3, #256	; 0x100
   126f0:	mov	r0, r4
   126f4:	strh	r3, [r6]
   126f8:	mov	r2, r6
   126fc:	ldr	r1, [pc, #112]	; 12774 <__snprintf_chk@plt+0x169c>
   12700:	bl	10f04 <ioctl@plt>
   12704:	cmp	r0, #0
   12708:	blt	12758 <__snprintf_chk@plt+0x1680>
   1270c:	ldrh	r3, [r6]
   12710:	cmp	r3, #0
   12714:	addne	r5, r6, #4
   12718:	movne	r4, #0
   1271c:	beq	1273c <__snprintf_chk@plt+0x1664>
   12720:	mov	r0, r5
   12724:	bl	11660 <__snprintf_chk@plt+0x588>
   12728:	ldrh	r3, [r6]
   1272c:	add	r4, r4, #1
   12730:	add	r5, r5, #24
   12734:	cmp	r4, r3
   12738:	blt	12720 <__snprintf_chk@plt+0x1648>
   1273c:	mov	r0, r6
   12740:	pop	{r4, r5, r6, lr}
   12744:	b	10e44 <free@plt>
   12748:	ldr	r0, [pc, #40]	; 12778 <__snprintf_chk@plt+0x16a0>
   1274c:	bl	10ea4 <perror@plt>
   12750:	mov	r0, #1
   12754:	bl	10fc4 <exit@plt>
   12758:	ldr	r0, [pc, #28]	; 1277c <__snprintf_chk@plt+0x16a4>
   1275c:	bl	10ea4 <perror@plt>
   12760:	mov	r0, r6
   12764:	bl	10e44 <free@plt>
   12768:	mov	r0, #1
   1276c:	bl	10fc4 <exit@plt>
   12770:	andeq	r1, r0, r4, lsl #16
   12774:	ldrdhi	r5, [r4], -r2
   12778:	andeq	lr, r1, r0, lsr #6
   1277c:	andeq	lr, r1, r8, lsr r3
   12780:	push	{r4, r5, r6, lr}
   12784:	sub	sp, sp, #32
   12788:	ldr	r4, [pc, #172]	; 1283c <__snprintf_chk@plt+0x1764>
   1278c:	ldr	r3, [sp, #48]	; 0x30
   12790:	mov	r6, r0
   12794:	ldr	r1, [pc, #164]	; 12840 <__snprintf_chk@plt+0x1768>
   12798:	ldr	r5, [r3]
   1279c:	ldr	r3, [r4]
   127a0:	mov	r0, r5
   127a4:	str	r3, [sp, #28]
   127a8:	bl	10e08 <strcmp@plt>
   127ac:	cmp	r0, #0
   127b0:	bne	127d4 <__snprintf_chk@plt+0x16fc>
   127b4:	mov	r0, r6
   127b8:	bl	126d4 <__snprintf_chk@plt+0x15fc>
   127bc:	ldr	r2, [sp, #28]
   127c0:	ldr	r3, [r4]
   127c4:	cmp	r2, r3
   127c8:	bne	12828 <__snprintf_chk@plt+0x1750>
   127cc:	add	sp, sp, #32
   127d0:	pop	{r4, r5, r6, pc}
   127d4:	mov	r3, #0
   127d8:	mov	r1, r3
   127dc:	mov	r2, #10
   127e0:	mov	r0, r5
   127e4:	str	r3, [sp, #8]
   127e8:	str	r3, [sp, #4]
   127ec:	str	r3, [sp, #12]
   127f0:	str	r3, [sp, #16]
   127f4:	str	r3, [sp, #20]
   127f8:	str	r3, [sp, #24]
   127fc:	bl	10e14 <strtol@plt>
   12800:	add	r2, sp, #4
   12804:	ldr	r1, [pc, #56]	; 12844 <__snprintf_chk@plt+0x176c>
   12808:	strh	r0, [sp, #4]
   1280c:	mov	r0, r6
   12810:	bl	10f04 <ioctl@plt>
   12814:	cmp	r0, #0
   12818:	blt	1282c <__snprintf_chk@plt+0x1754>
   1281c:	add	r0, sp, #4
   12820:	bl	11660 <__snprintf_chk@plt+0x588>
   12824:	b	127bc <__snprintf_chk@plt+0x16e4>
   12828:	bl	10e8c <__stack_chk_fail@plt>
   1282c:	ldr	r0, [pc, #20]	; 12848 <__snprintf_chk@plt+0x1770>
   12830:	bl	10ea4 <perror@plt>
   12834:	mov	r0, #1
   12838:	bl	10fc4 <exit@plt>
   1283c:	andeq	r5, r3, r0, ror #27
   12840:	andeq	lr, r1, ip, lsl r3
   12844:	ldrdhi	r5, [r4], -r3
   12848:	andeq	lr, r1, r0, asr r3
   1284c:	push	{r4, r5, r6, r7, r8, lr}
   12850:	cmp	r3, #1
   12854:	ldr	r5, [pc, #256]	; 1295c <__snprintf_chk@plt+0x1884>
   12858:	ldrh	ip, [r2, #4]
   1285c:	sub	sp, sp, #32
   12860:	mov	r8, r0
   12864:	mov	r6, r3
   12868:	ldr	r0, [r2]
   1286c:	ldr	r3, [r5]
   12870:	mov	r4, #0
   12874:	str	r4, [sp, #10]
   12878:	strh	r1, [sp, #4]
   1287c:	strh	ip, [sp, #16]
   12880:	str	r4, [sp, #6]
   12884:	str	r0, [sp, #12]
   12888:	str	r4, [sp, #18]
   1288c:	str	r4, [sp, #22]
   12890:	strh	r4, [sp, #26]
   12894:	str	r3, [sp, #28]
   12898:	ldr	r7, [sp, #56]	; 0x38
   1289c:	ble	1293c <__snprintf_chk@plt+0x1864>
   128a0:	add	r1, sp, #18
   128a4:	ldr	r0, [r7, #4]
   128a8:	bl	12aa8 <__snprintf_chk@plt+0x19d0>
   128ac:	cmp	r6, #2
   128b0:	moveq	r3, #1
   128b4:	strbeq	r3, [sp, #24]
   128b8:	bne	12908 <__snprintf_chk@plt+0x1830>
   128bc:	mov	r0, r8
   128c0:	add	r2, sp, #4
   128c4:	ldr	r1, [pc, #148]	; 12960 <__snprintf_chk@plt+0x1888>
   128c8:	bl	10f04 <ioctl@plt>
   128cc:	cmn	r0, #1
   128d0:	beq	128ec <__snprintf_chk@plt+0x1814>
   128d4:	ldr	r2, [sp, #28]
   128d8:	ldr	r3, [r5]
   128dc:	cmp	r2, r3
   128e0:	bne	12958 <__snprintf_chk@plt+0x1880>
   128e4:	add	sp, sp, #32
   128e8:	pop	{r4, r5, r6, r7, r8, pc}
   128ec:	bl	10fe8 <__errno_location@plt>
   128f0:	ldr	r3, [r0]
   128f4:	cmp	r3, #95	; 0x5f
   128f8:	beq	12920 <__snprintf_chk@plt+0x1848>
   128fc:	ldr	r0, [pc, #96]	; 12964 <__snprintf_chk@plt+0x188c>
   12900:	bl	10ea4 <perror@plt>
   12904:	b	128d4 <__snprintf_chk@plt+0x17fc>
   12908:	mov	r1, r4
   1290c:	ldr	r0, [r7, #8]
   12910:	mov	r2, #10
   12914:	bl	10e14 <strtol@plt>
   12918:	strb	r0, [sp, #24]
   1291c:	b	128bc <__snprintf_chk@plt+0x17e4>
   12920:	ldr	r3, [pc, #64]	; 12968 <__snprintf_chk@plt+0x1890>
   12924:	mov	r2, #33	; 0x21
   12928:	mov	r1, #1
   1292c:	ldr	r3, [r3]
   12930:	ldr	r0, [pc, #52]	; 1296c <__snprintf_chk@plt+0x1894>
   12934:	bl	10ee0 <fwrite@plt>
   12938:	b	128d4 <__snprintf_chk@plt+0x17fc>
   1293c:	ldr	r3, [pc, #36]	; 12968 <__snprintf_chk@plt+0x1890>
   12940:	mov	r2, #21
   12944:	mov	r1, #1
   12948:	ldr	r3, [r3]
   1294c:	ldr	r0, [pc, #28]	; 12970 <__snprintf_chk@plt+0x1898>
   12950:	bl	10ee0 <fwrite@plt>
   12954:	b	128d4 <__snprintf_chk@plt+0x17fc>
   12958:	bl	10e8c <__stack_chk_fail@plt>
   1295c:	andeq	r5, r3, r0, ror #27
   12960:	andmi	r5, r4, r8, asr #5
   12964:	andeq	lr, r1, r4, lsl #7
   12968:	ldrdeq	r6, [r3], -r0
   1296c:	andeq	lr, r1, r0, ror #6
   12970:	andeq	lr, r1, ip, lsr #5
   12974:	sub	r0, r0, #1
   12978:	add	r3, r1, #6
   1297c:	ldrb	r2, [r3, #-1]!
   12980:	cmp	r3, r1
   12984:	strb	r2, [r0, #1]!
   12988:	bne	1297c <__snprintf_chk@plt+0x18a4>
   1298c:	bx	lr
   12990:	push	{r4, r5, lr}
   12994:	sub	sp, sp, #28
   12998:	ldrb	r3, [r0, #5]
   1299c:	ldrb	r5, [r0]
   129a0:	ldrb	r4, [r0, #1]
   129a4:	ldrb	lr, [r0, #2]
   129a8:	ldrb	ip, [r0, #3]
   129ac:	ldrb	r2, [r0, #4]
   129b0:	str	r3, [sp]
   129b4:	ldr	r3, [pc, #36]	; 129e0 <__snprintf_chk@plt+0x1908>
   129b8:	mov	r0, r1
   129bc:	stmib	sp, {r2, ip, lr}
   129c0:	add	r3, pc, r3
   129c4:	strd	r4, [sp, #16]
   129c8:	mvn	r2, #0
   129cc:	mov	r1, #1
   129d0:	bl	11000 <__sprintf_chk@plt>
   129d4:	mov	r0, #17
   129d8:	add	sp, sp, #28
   129dc:	pop	{r4, r5, pc}
   129e0:	andeq	fp, r0, r0, asr #23
   129e4:	push	{lr}		; (str lr, [sp, #-4]!)
   129e8:	sub	sp, sp, #20
   129ec:	ldrb	r3, [r0, #5]
   129f0:	ldrb	ip, [r0, #3]
   129f4:	ldrb	r2, [r0, #4]
   129f8:	str	r3, [sp]
   129fc:	ldr	r3, [pc, #32]	; 12a24 <__snprintf_chk@plt+0x194c>
   12a00:	mov	r0, r1
   12a04:	stmib	sp, {r2, ip}
   12a08:	add	r3, pc, r3
   12a0c:	mvn	r2, #0
   12a10:	mov	r1, #1
   12a14:	bl	11000 <__sprintf_chk@plt>
   12a18:	mov	r0, #8
   12a1c:	add	sp, sp, #20
   12a20:	pop	{pc}		; (ldr pc, [sp], #4)
   12a24:	muleq	r0, ip, fp
   12a28:	push	{r4, r5, r6, lr}
   12a2c:	subs	r5, r0, #0
   12a30:	beq	12aa0 <__snprintf_chk@plt+0x19c8>
   12a34:	bl	10fd0 <strlen@plt>
   12a38:	cmp	r0, #17
   12a3c:	bne	12aa0 <__snprintf_chk@plt+0x19c8>
   12a40:	add	r5, r5, #3
   12a44:	b	12a8c <__snprintf_chk@plt+0x19b4>
   12a48:	bl	10fb8 <__ctype_b_loc@plt>
   12a4c:	lsl	r4, r4, #1
   12a50:	ldr	r2, [r0]
   12a54:	ldrh	r3, [r2, r4]
   12a58:	tst	r3, #4096	; 0x1000
   12a5c:	beq	12aa0 <__snprintf_chk@plt+0x19c8>
   12a60:	ldrb	r3, [r5, #-2]
   12a64:	lsl	r3, r3, #1
   12a68:	ldrh	r3, [r2, r3]
   12a6c:	tst	r3, #4096	; 0x1000
   12a70:	beq	12aa0 <__snprintf_chk@plt+0x19c8>
   12a74:	ldrb	r0, [r5, #-1]
   12a78:	add	r5, r5, #3
   12a7c:	cmp	r0, #0
   12a80:	popeq	{r4, r5, r6, pc}
   12a84:	cmp	r0, #58	; 0x3a
   12a88:	bne	12aa0 <__snprintf_chk@plt+0x19c8>
   12a8c:	ldrb	r4, [r5, #-3]
   12a90:	cmp	r4, #0
   12a94:	bne	12a48 <__snprintf_chk@plt+0x1970>
   12a98:	mov	r0, r4
   12a9c:	pop	{r4, r5, r6, pc}
   12aa0:	mvn	r0, #0
   12aa4:	pop	{r4, r5, r6, pc}
   12aa8:	push	{r4, r5, r6, lr}
   12aac:	mov	r5, r1
   12ab0:	mov	r4, r0
   12ab4:	bl	12a28 <__snprintf_chk@plt+0x1950>
   12ab8:	cmp	r0, #0
   12abc:	addge	r5, r5, #5
   12ac0:	addge	r6, r4, #18
   12ac4:	blt	12af0 <__snprintf_chk@plt+0x1a18>
   12ac8:	mov	r0, r4
   12acc:	mov	r2, #16
   12ad0:	mov	r1, #0
   12ad4:	bl	10e14 <strtol@plt>
   12ad8:	add	r4, r4, #3
   12adc:	cmp	r4, r6
   12ae0:	strb	r0, [r5], #-1
   12ae4:	bne	12ac8 <__snprintf_chk@plt+0x19f0>
   12ae8:	mov	r0, #0
   12aec:	pop	{r4, r5, r6, pc}
   12af0:	mov	r3, #0
   12af4:	str	r3, [r5]
   12af8:	strh	r3, [r5, #4]
   12afc:	mvn	r0, #0
   12b00:	pop	{r4, r5, r6, pc}
   12b04:	push	{r0, r1, r2, r3}
   12b08:	ldr	r1, [pc, #92]	; 12b6c <__snprintf_chk@plt+0x1a94>
   12b0c:	ldr	r2, [pc, #92]	; 12b70 <__snprintf_chk@plt+0x1a98>
   12b10:	add	r1, pc, r1
   12b14:	push	{r4, lr}
   12b18:	sub	sp, sp, #8
   12b1c:	ldr	r4, [r1, r2]
   12b20:	ldr	r0, [pc, #76]	; 12b74 <__snprintf_chk@plt+0x1a9c>
   12b24:	add	r3, sp, #20
   12b28:	ldr	ip, [r4]
   12b2c:	str	r3, [sp]
   12b30:	str	ip, [sp, #4]
   12b34:	ldr	r0, [r1, r0]
   12b38:	ldr	r2, [sp, #16]
   12b3c:	mov	r1, #1
   12b40:	ldr	r0, [r0]
   12b44:	bl	10f70 <__vfprintf_chk@plt>
   12b48:	ldr	r2, [sp, #4]
   12b4c:	ldr	r3, [r4]
   12b50:	cmp	r2, r3
   12b54:	bne	12b68 <__snprintf_chk@plt+0x1a90>
   12b58:	add	sp, sp, #8
   12b5c:	pop	{r4, lr}
   12b60:	add	sp, sp, #16
   12b64:	bx	lr
   12b68:	bl	10e8c <__stack_chk_fail@plt>
   12b6c:	ldrdeq	r3, [r2], -r4
   12b70:	andeq	r0, r0, r4, lsl #2
   12b74:	andeq	r0, r0, ip, lsl #2
   12b78:	push	{r1, r2, r3}
   12b7c:	ldr	r1, [pc, #84]	; 12bd8 <__snprintf_chk@plt+0x1b00>
   12b80:	ldr	r2, [pc, #84]	; 12bdc <__snprintf_chk@plt+0x1b04>
   12b84:	add	r1, pc, r1
   12b88:	push	{r4, lr}
   12b8c:	sub	sp, sp, #12
   12b90:	ldr	r4, [r1, r2]
   12b94:	add	ip, sp, #24
   12b98:	mov	r3, ip
   12b9c:	str	ip, [sp]
   12ba0:	ldr	ip, [r4]
   12ba4:	ldr	r2, [sp, #20]
   12ba8:	mov	r1, #1
   12bac:	str	ip, [sp, #4]
   12bb0:	bl	10f70 <__vfprintf_chk@plt>
   12bb4:	ldr	r2, [sp, #4]
   12bb8:	ldr	r3, [r4]
   12bbc:	cmp	r2, r3
   12bc0:	bne	12bd4 <__snprintf_chk@plt+0x1afc>
   12bc4:	add	sp, sp, #12
   12bc8:	pop	{r4, lr}
   12bcc:	add	sp, sp, #12
   12bd0:	bx	lr
   12bd4:	bl	10e8c <__stack_chk_fail@plt>
   12bd8:	andeq	r3, r2, r0, ror #6
   12bdc:	andeq	r0, r0, r4, lsl #2
   12be0:	push	{r1, r2, r3}
   12be4:	ldr	r2, [pc, #92]	; 12c48 <__snprintf_chk@plt+0x1b70>
   12be8:	ldr	r3, [pc, #92]	; 12c4c <__snprintf_chk@plt+0x1b74>
   12bec:	push	{r4, lr}
   12bf0:	add	r2, pc, r2
   12bf4:	sub	sp, sp, #20
   12bf8:	ldr	r4, [r2, r3]
   12bfc:	ldr	r1, [sp, #28]
   12c00:	add	ip, sp, #32
   12c04:	mvn	r3, #0
   12c08:	stm	sp, {r1, ip}
   12c0c:	ldr	r1, [r4]
   12c10:	mov	r2, #1
   12c14:	str	r1, [sp, #12]
   12c18:	mvn	r1, #-2147483648	; 0x80000000
   12c1c:	str	ip, [sp, #8]
   12c20:	bl	10e50 <__vsnprintf_chk@plt>
   12c24:	ldr	r2, [sp, #12]
   12c28:	ldr	r3, [r4]
   12c2c:	cmp	r2, r3
   12c30:	bne	12c44 <__snprintf_chk@plt+0x1b6c>
   12c34:	add	sp, sp, #20
   12c38:	pop	{r4, lr}
   12c3c:	add	sp, sp, #12
   12c40:	bx	lr
   12c44:	bl	10e8c <__stack_chk_fail@plt>
   12c48:	strdeq	r3, [r2], -r4
   12c4c:	andeq	r0, r0, r4, lsl #2
   12c50:	push	{r2, r3}
   12c54:	ldr	r3, [pc, #92]	; 12cb8 <__snprintf_chk@plt+0x1be0>
   12c58:	ldr	r2, [pc, #92]	; 12cbc <__snprintf_chk@plt+0x1be4>
   12c5c:	add	r3, pc, r3
   12c60:	push	{r4, lr}
   12c64:	sub	sp, sp, #16
   12c68:	ldr	r4, [r3, r2]
   12c6c:	ldr	lr, [sp, #24]
   12c70:	add	ip, sp, #28
   12c74:	str	lr, [sp]
   12c78:	str	ip, [sp, #4]
   12c7c:	ldr	r2, [r4]
   12c80:	mvn	r3, #0
   12c84:	str	r2, [sp, #12]
   12c88:	mov	r2, #1
   12c8c:	str	ip, [sp, #8]
   12c90:	bl	10e50 <__vsnprintf_chk@plt>
   12c94:	ldr	r2, [sp, #12]
   12c98:	ldr	r3, [r4]
   12c9c:	cmp	r2, r3
   12ca0:	bne	12cb4 <__snprintf_chk@plt+0x1bdc>
   12ca4:	add	sp, sp, #16
   12ca8:	pop	{r4, lr}
   12cac:	add	sp, sp, #8
   12cb0:	bx	lr
   12cb4:	bl	10e8c <__stack_chk_fail@plt>
   12cb8:	andeq	r3, r2, r8, lsl #5
   12cbc:	andeq	r0, r0, r4, lsl #2
   12cc0:	b	10f4c <malloc@plt>
   12cc4:	push	{r4, r5, lr}
   12cc8:	mov	r4, r0
   12ccc:	sub	sp, sp, #28
   12cd0:	mov	r0, #18
   12cd4:	bl	12cc0 <__snprintf_chk@plt+0x1be8>
   12cd8:	subs	r5, r0, #0
   12cdc:	beq	12d24 <__snprintf_chk@plt+0x1c4c>
   12ce0:	ldrb	r3, [r4, #5]
   12ce4:	ldrb	r1, [r4, #2]
   12ce8:	ldrb	lr, [r4, #4]
   12cec:	ldrb	ip, [r4, #3]
   12cf0:	str	r3, [sp, #20]
   12cf4:	ldrb	r3, [r4]
   12cf8:	ldrb	r2, [r4, #1]
   12cfc:	str	r1, [sp, #8]
   12d00:	str	r3, [sp]
   12d04:	ldr	r3, [pc, #36]	; 12d30 <__snprintf_chk@plt+0x1c58>
   12d08:	str	r2, [sp, #4]
   12d0c:	str	lr, [sp, #16]
   12d10:	str	ip, [sp, #12]
   12d14:	add	r3, pc, r3
   12d18:	mvn	r2, #0
   12d1c:	mov	r1, #1
   12d20:	bl	11000 <__sprintf_chk@plt>
   12d24:	mov	r0, r5
   12d28:	add	sp, sp, #28
   12d2c:	pop	{r4, r5, pc}
   12d30:	andeq	fp, r0, ip, ror #16
   12d34:	ldr	r3, [pc, #104]	; 12da4 <__snprintf_chk@plt+0x1ccc>
   12d38:	ldr	r2, [pc, #104]	; 12da8 <__snprintf_chk@plt+0x1cd0>
   12d3c:	add	r3, pc, r3
   12d40:	push	{r4, r5, r6, lr}
   12d44:	sub	sp, sp, #16
   12d48:	ldr	r4, [r3, r2]
   12d4c:	mov	r5, r0
   12d50:	mov	r0, #6
   12d54:	ldr	r3, [r4]
   12d58:	str	r3, [sp, #12]
   12d5c:	bl	12cc0 <__snprintf_chk@plt+0x1be8>
   12d60:	subs	r6, r0, #0
   12d64:	beq	12d84 <__snprintf_chk@plt+0x1cac>
   12d68:	mov	r0, r5
   12d6c:	add	r5, sp, #4
   12d70:	mov	r1, r5
   12d74:	bl	12aa8 <__snprintf_chk@plt+0x19d0>
   12d78:	mov	r1, r5
   12d7c:	mov	r0, r6
   12d80:	bl	12974 <__snprintf_chk@plt+0x189c>
   12d84:	ldr	r2, [sp, #12]
   12d88:	ldr	r3, [r4]
   12d8c:	mov	r0, r6
   12d90:	cmp	r2, r3
   12d94:	bne	12da0 <__snprintf_chk@plt+0x1cc8>
   12d98:	add	sp, sp, #16
   12d9c:	pop	{r4, r5, r6, pc}
   12da0:	bl	10e8c <__stack_chk_fail@plt>
   12da4:	andeq	r3, r2, r8, lsr #3
   12da8:	andeq	r0, r0, r4, lsl #2
   12dac:	b	10e44 <free@plt>
   12db0:	cmp	r0, #52	; 0x34
   12db4:	bhi	12dc8 <__snprintf_chk@plt+0x1cf0>
   12db8:	ldr	r3, [pc, #16]	; 12dd0 <__snprintf_chk@plt+0x1cf8>
   12dbc:	add	r3, pc, r3
   12dc0:	ldrsb	r0, [r3, r0]
   12dc4:	bx	lr
   12dc8:	mov	r0, #38	; 0x26
   12dcc:	bx	lr
   12dd0:	andeq	fp, r0, ip, lsl #15
   12dd4:	ldr	r3, [pc, #3420]	; 13b38 <__snprintf_chk@plt+0x2a60>
   12dd8:	cmp	r0, r3
   12ddc:	beq	1905c <__snprintf_chk@plt+0x7f84>
   12de0:	bgt	12e64 <__snprintf_chk@plt+0x1d8c>
   12de4:	sub	r3, r3, #260	; 0x104
   12de8:	cmp	r0, r3
   12dec:	beq	19050 <__snprintf_chk@plt+0x7f78>
   12df0:	bgt	13458 <__snprintf_chk@plt+0x2380>
   12df4:	cmp	r0, #129	; 0x81
   12df8:	beq	19014 <__snprintf_chk@plt+0x7f3c>
   12dfc:	bgt	1300c <__snprintf_chk@plt+0x1f34>
   12e00:	cmp	r0, #64	; 0x40
   12e04:	beq	19008 <__snprintf_chk@plt+0x7f30>
   12e08:	bgt	13070 <__snprintf_chk@plt+0x1f98>
   12e0c:	cmp	r0, #31
   12e10:	beq	18bdc <__snprintf_chk@plt+0x7b04>
   12e14:	ble	12fd0 <__snprintf_chk@plt+0x1ef8>
   12e18:	cmp	r0, #47	; 0x2f
   12e1c:	beq	18af8 <__snprintf_chk@plt+0x7a20>
   12e20:	ble	12f4c <__snprintf_chk@plt+0x1e74>
   12e24:	cmp	r0, #55	; 0x37
   12e28:	beq	189f0 <__snprintf_chk@plt+0x7918>
   12e2c:	ble	12f28 <__snprintf_chk@plt+0x1e50>
   12e30:	cmp	r0, #59	; 0x3b
   12e34:	beq	186cc <__snprintf_chk@plt+0x75f4>
   12e38:	ble	12f10 <__snprintf_chk@plt+0x1e38>
   12e3c:	cmp	r0, #61	; 0x3d
   12e40:	beq	180a8 <__snprintf_chk@plt+0x6fd0>
   12e44:	blt	17bc8 <__snprintf_chk@plt+0x6af0>
   12e48:	cmp	r0, #62	; 0x3e
   12e4c:	beq	161fc <__snprintf_chk@plt+0x5124>
   12e50:	cmp	r0, #63	; 0x3f
   12e54:	bne	12f04 <__snprintf_chk@plt+0x1e2c>
   12e58:	ldr	r0, [pc, #3292]	; 13b3c <__snprintf_chk@plt+0x2a64>
   12e5c:	add	r0, pc, r0
   12e60:	bx	lr
   12e64:	ldr	r3, [pc, #3284]	; 13b40 <__snprintf_chk@plt+0x2a68>
   12e68:	cmp	r0, r3
   12e6c:	beq	19044 <__snprintf_chk@plt+0x7f6c>
   12e70:	bgt	14b74 <__snprintf_chk@plt+0x3a9c>
   12e74:	sub	r3, r3, #130	; 0x82
   12e78:	cmp	r0, r3
   12e7c:	beq	19038 <__snprintf_chk@plt+0x7f60>
   12e80:	bgt	14af4 <__snprintf_chk@plt+0x3a1c>
   12e84:	cmp	r0, #584	; 0x248
   12e88:	beq	18c60 <__snprintf_chk@plt+0x7b88>
   12e8c:	bgt	14778 <__snprintf_chk@plt+0x36a0>
   12e90:	sub	r3, r3, #98	; 0x62
   12e94:	cmp	r0, r3
   12e98:	beq	18c54 <__snprintf_chk@plt+0x7b7c>
   12e9c:	ble	1472c <__snprintf_chk@plt+0x3654>
   12ea0:	ldr	r3, [pc, #3228]	; 13b44 <__snprintf_chk@plt+0x2a6c>
   12ea4:	cmp	r0, r3
   12ea8:	beq	18b10 <__snprintf_chk@plt+0x7a38>
   12eac:	ble	155bc <__snprintf_chk@plt+0x44e4>
   12eb0:	ldr	r3, [pc, #3216]	; 13b48 <__snprintf_chk@plt+0x2a70>
   12eb4:	cmp	r0, r3
   12eb8:	beq	18978 <__snprintf_chk@plt+0x78a0>
   12ebc:	ble	15590 <__snprintf_chk@plt+0x44b8>
   12ec0:	ldr	r3, [pc, #3204]	; 13b4c <__snprintf_chk@plt+0x2a74>
   12ec4:	cmp	r0, r3
   12ec8:	beq	1866c <__snprintf_chk@plt+0x7594>
   12ecc:	ble	1565c <__snprintf_chk@plt+0x4584>
   12ed0:	ldr	r3, [pc, #3192]	; 13b50 <__snprintf_chk@plt+0x2a78>
   12ed4:	cmp	r0, r3
   12ed8:	beq	18108 <__snprintf_chk@plt+0x7030>
   12edc:	blt	16dfc <__snprintf_chk@plt+0x5d24>
   12ee0:	add	r3, r3, #1
   12ee4:	cmp	r0, r3
   12ee8:	beq	16df0 <__snprintf_chk@plt+0x5d18>
   12eec:	add	r3, r3, #1
   12ef0:	cmp	r0, r3
   12ef4:	bne	14450 <__snprintf_chk@plt+0x3378>
   12ef8:	ldr	r0, [pc, #3156]	; 13b54 <__snprintf_chk@plt+0x2a7c>
   12efc:	add	r0, pc, r0
   12f00:	bx	lr
   12f04:	ldr	r0, [pc, #3148]	; 13b58 <__snprintf_chk@plt+0x2a80>
   12f08:	add	r0, pc, r0
   12f0c:	bx	lr
   12f10:	cmp	r0, #57	; 0x39
   12f14:	beq	16e08 <__snprintf_chk@plt+0x5d30>
   12f18:	bgt	16de4 <__snprintf_chk@plt+0x5d0c>
   12f1c:	ldr	r0, [pc, #3128]	; 13b5c <__snprintf_chk@plt+0x2a84>
   12f20:	add	r0, pc, r0
   12f24:	bx	lr
   12f28:	cmp	r0, #51	; 0x33
   12f2c:	beq	1860c <__snprintf_chk@plt+0x7534>
   12f30:	ble	12f7c <__snprintf_chk@plt+0x1ea4>
   12f34:	cmp	r0, #53	; 0x35
   12f38:	beq	16e20 <__snprintf_chk@plt+0x5d48>
   12f3c:	bgt	16dd8 <__snprintf_chk@plt+0x5d00>
   12f40:	ldr	r0, [pc, #3096]	; 13b60 <__snprintf_chk@plt+0x2a88>
   12f44:	add	r0, pc, r0
   12f48:	bx	lr
   12f4c:	cmp	r0, #39	; 0x27
   12f50:	beq	18864 <__snprintf_chk@plt+0x778c>
   12f54:	ble	12fac <__snprintf_chk@plt+0x1ed4>
   12f58:	cmp	r0, #43	; 0x2b
   12f5c:	beq	18120 <__snprintf_chk@plt+0x7048>
   12f60:	ble	12f94 <__snprintf_chk@plt+0x1ebc>
   12f64:	cmp	r0, #45	; 0x2d
   12f68:	beq	16e98 <__snprintf_chk@plt+0x5dc0>
   12f6c:	bgt	16dcc <__snprintf_chk@plt+0x5cf4>
   12f70:	ldr	r0, [pc, #3052]	; 13b64 <__snprintf_chk@plt+0x2a8c>
   12f74:	add	r0, pc, r0
   12f78:	bx	lr
   12f7c:	cmp	r0, #49	; 0x31
   12f80:	beq	16e8c <__snprintf_chk@plt+0x5db4>
   12f84:	bgt	16dc0 <__snprintf_chk@plt+0x5ce8>
   12f88:	ldr	r0, [pc, #3032]	; 13b68 <__snprintf_chk@plt+0x2a90>
   12f8c:	add	r0, pc, r0
   12f90:	bx	lr
   12f94:	cmp	r0, #41	; 0x29
   12f98:	beq	16e80 <__snprintf_chk@plt+0x5da8>
   12f9c:	bgt	16db4 <__snprintf_chk@plt+0x5cdc>
   12fa0:	ldr	r0, [pc, #3012]	; 13b6c <__snprintf_chk@plt+0x2a94>
   12fa4:	add	r0, pc, r0
   12fa8:	bx	lr
   12fac:	cmp	r0, #35	; 0x23
   12fb0:	beq	18618 <__snprintf_chk@plt+0x7540>
   12fb4:	ble	130c8 <__snprintf_chk@plt+0x1ff0>
   12fb8:	cmp	r0, #37	; 0x25
   12fbc:	beq	16e14 <__snprintf_chk@plt+0x5d3c>
   12fc0:	bgt	16da8 <__snprintf_chk@plt+0x5cd0>
   12fc4:	ldr	r0, [pc, #2980]	; 13b70 <__snprintf_chk@plt+0x2a98>
   12fc8:	add	r0, pc, r0
   12fcc:	bx	lr
   12fd0:	cmp	r0, #15
   12fd4:	beq	18a20 <__snprintf_chk@plt+0x7948>
   12fd8:	ble	139e4 <__snprintf_chk@plt+0x290c>
   12fdc:	cmp	r0, #23
   12fe0:	beq	18720 <__snprintf_chk@plt+0x7648>
   12fe4:	ble	139c0 <__snprintf_chk@plt+0x28e8>
   12fe8:	cmp	r0, #27
   12fec:	beq	18654 <__snprintf_chk@plt+0x757c>
   12ff0:	ble	134e8 <__snprintf_chk@plt+0x2410>
   12ff4:	cmp	r0, #29
   12ff8:	beq	16eb0 <__snprintf_chk@plt+0x5dd8>
   12ffc:	bgt	16d9c <__snprintf_chk@plt+0x5cc4>
   13000:	ldr	r0, [pc, #2924]	; 13b74 <__snprintf_chk@plt+0x2a9c>
   13004:	add	r0, pc, r0
   13008:	bx	lr
   1300c:	cmp	r0, #194	; 0xc2
   13010:	beq	18c6c <__snprintf_chk@plt+0x7b94>
   13014:	bgt	133e0 <__snprintf_chk@plt+0x2308>
   13018:	cmp	r0, #161	; 0xa1
   1301c:	beq	18ba0 <__snprintf_chk@plt+0x7ac8>
   13020:	ble	133a4 <__snprintf_chk@plt+0x22cc>
   13024:	cmp	r0, #177	; 0xb1
   13028:	beq	18b94 <__snprintf_chk@plt+0x7abc>
   1302c:	ble	13320 <__snprintf_chk@plt+0x2248>
   13030:	cmp	r0, #185	; 0xb9
   13034:	beq	1899c <__snprintf_chk@plt+0x78c4>
   13038:	ble	132fc <__snprintf_chk@plt+0x2224>
   1303c:	cmp	r0, #189	; 0xbd
   13040:	beq	18684 <__snprintf_chk@plt+0x75ac>
   13044:	ble	13164 <__snprintf_chk@plt+0x208c>
   13048:	cmp	r0, #191	; 0xbf
   1304c:	beq	18114 <__snprintf_chk@plt+0x703c>
   13050:	blt	16ea4 <__snprintf_chk@plt+0x5dcc>
   13054:	cmp	r0, #192	; 0xc0
   13058:	beq	16d90 <__snprintf_chk@plt+0x5cb8>
   1305c:	cmp	r0, #193	; 0xc1
   13060:	bne	13158 <__snprintf_chk@plt+0x2080>
   13064:	ldr	r0, [pc, #2828]	; 13b78 <__snprintf_chk@plt+0x2aa0>
   13068:	add	r0, pc, r0
   1306c:	bx	lr
   13070:	cmp	r0, #96	; 0x60
   13074:	beq	18c48 <__snprintf_chk@plt+0x7b70>
   13078:	ble	1317c <__snprintf_chk@plt+0x20a4>
   1307c:	cmp	r0, #112	; 0x70
   13080:	beq	18b88 <__snprintf_chk@plt+0x7ab0>
   13084:	ble	13128 <__snprintf_chk@plt+0x2050>
   13088:	cmp	r0, #120	; 0x78
   1308c:	beq	18990 <__snprintf_chk@plt+0x78b8>
   13090:	ble	13104 <__snprintf_chk@plt+0x202c>
   13094:	cmp	r0, #124	; 0x7c
   13098:	beq	1869c <__snprintf_chk@plt+0x75c4>
   1309c:	ble	130ec <__snprintf_chk@plt+0x2014>
   130a0:	cmp	r0, #126	; 0x7e
   130a4:	beq	180f0 <__snprintf_chk@plt+0x7018>
   130a8:	blt	16f10 <__snprintf_chk@plt+0x5e38>
   130ac:	cmp	r0, #127	; 0x7f
   130b0:	beq	16d84 <__snprintf_chk@plt+0x5cac>
   130b4:	cmp	r0, #128	; 0x80
   130b8:	bne	130e0 <__snprintf_chk@plt+0x2008>
   130bc:	ldr	r0, [pc, #2744]	; 13b7c <__snprintf_chk@plt+0x2aa4>
   130c0:	add	r0, pc, r0
   130c4:	bx	lr
   130c8:	cmp	r0, #33	; 0x21
   130cc:	beq	16f04 <__snprintf_chk@plt+0x5e2c>
   130d0:	bgt	16d78 <__snprintf_chk@plt+0x5ca0>
   130d4:	ldr	r0, [pc, #2724]	; 13b80 <__snprintf_chk@plt+0x2aa8>
   130d8:	add	r0, pc, r0
   130dc:	bx	lr
   130e0:	ldr	r0, [pc, #2716]	; 13b84 <__snprintf_chk@plt+0x2aac>
   130e4:	add	r0, pc, r0
   130e8:	bx	lr
   130ec:	cmp	r0, #122	; 0x7a
   130f0:	beq	16f28 <__snprintf_chk@plt+0x5e50>
   130f4:	bgt	16d6c <__snprintf_chk@plt+0x5c94>
   130f8:	ldr	r0, [pc, #2696]	; 13b88 <__snprintf_chk@plt+0x2ab0>
   130fc:	add	r0, pc, r0
   13100:	bx	lr
   13104:	cmp	r0, #116	; 0x74
   13108:	beq	18588 <__snprintf_chk@plt+0x74b0>
   1310c:	ble	131b8 <__snprintf_chk@plt+0x20e0>
   13110:	cmp	r0, #118	; 0x76
   13114:	beq	16f34 <__snprintf_chk@plt+0x5e5c>
   13118:	bgt	16d60 <__snprintf_chk@plt+0x5c88>
   1311c:	ldr	r0, [pc, #2664]	; 13b8c <__snprintf_chk@plt+0x2ab4>
   13120:	add	r0, pc, r0
   13124:	bx	lr
   13128:	cmp	r0, #104	; 0x68
   1312c:	beq	18888 <__snprintf_chk@plt+0x77b0>
   13130:	ble	132a8 <__snprintf_chk@plt+0x21d0>
   13134:	cmp	r0, #108	; 0x6c
   13138:	beq	18570 <__snprintf_chk@plt+0x7498>
   1313c:	ble	13290 <__snprintf_chk@plt+0x21b8>
   13140:	cmp	r0, #110	; 0x6e
   13144:	beq	16f1c <__snprintf_chk@plt+0x5e44>
   13148:	bgt	16d54 <__snprintf_chk@plt+0x5c7c>
   1314c:	ldr	r0, [pc, #2620]	; 13b90 <__snprintf_chk@plt+0x2ab8>
   13150:	add	r0, pc, r0
   13154:	bx	lr
   13158:	ldr	r0, [pc, #2612]	; 13b94 <__snprintf_chk@plt+0x2abc>
   1315c:	add	r0, pc, r0
   13160:	bx	lr
   13164:	cmp	r0, #187	; 0xbb
   13168:	beq	16f58 <__snprintf_chk@plt+0x5e80>
   1316c:	bgt	16d48 <__snprintf_chk@plt+0x5c70>
   13170:	ldr	r0, [pc, #2592]	; 13b98 <__snprintf_chk@plt+0x2ac0>
   13174:	add	r0, pc, r0
   13178:	bx	lr
   1317c:	cmp	r0, #80	; 0x50
   13180:	beq	18a74 <__snprintf_chk@plt+0x799c>
   13184:	ble	1320c <__snprintf_chk@plt+0x2134>
   13188:	cmp	r0, #88	; 0x58
   1318c:	beq	188f4 <__snprintf_chk@plt+0x781c>
   13190:	ble	131e8 <__snprintf_chk@plt+0x2110>
   13194:	cmp	r0, #92	; 0x5c
   13198:	beq	18510 <__snprintf_chk@plt+0x7438>
   1319c:	ble	131d0 <__snprintf_chk@plt+0x20f8>
   131a0:	cmp	r0, #94	; 0x5e
   131a4:	beq	16f7c <__snprintf_chk@plt+0x5ea4>
   131a8:	bgt	16d3c <__snprintf_chk@plt+0x5c64>
   131ac:	ldr	r0, [pc, #2536]	; 13b9c <__snprintf_chk@plt+0x2ac4>
   131b0:	add	r0, pc, r0
   131b4:	bx	lr
   131b8:	cmp	r0, #114	; 0x72
   131bc:	beq	16f70 <__snprintf_chk@plt+0x5e98>
   131c0:	bgt	16d30 <__snprintf_chk@plt+0x5c58>
   131c4:	ldr	r0, [pc, #2516]	; 13ba0 <__snprintf_chk@plt+0x2ac8>
   131c8:	add	r0, pc, r0
   131cc:	bx	lr
   131d0:	cmp	r0, #90	; 0x5a
   131d4:	beq	16f64 <__snprintf_chk@plt+0x5e8c>
   131d8:	bgt	16d24 <__snprintf_chk@plt+0x5c4c>
   131dc:	ldr	r0, [pc, #2496]	; 13ba4 <__snprintf_chk@plt+0x2acc>
   131e0:	add	r0, pc, r0
   131e4:	bx	lr
   131e8:	cmp	r0, #84	; 0x54
   131ec:	beq	18528 <__snprintf_chk@plt+0x7450>
   131f0:	ble	1323c <__snprintf_chk@plt+0x2164>
   131f4:	cmp	r0, #86	; 0x56
   131f8:	beq	16f4c <__snprintf_chk@plt+0x5e74>
   131fc:	bgt	16d18 <__snprintf_chk@plt+0x5c40>
   13200:	ldr	r0, [pc, #2464]	; 13ba8 <__snprintf_chk@plt+0x2ad0>
   13204:	add	r0, pc, r0
   13208:	bx	lr
   1320c:	cmp	r0, #72	; 0x48
   13210:	beq	1887c <__snprintf_chk@plt+0x77a4>
   13214:	ble	1326c <__snprintf_chk@plt+0x2194>
   13218:	cmp	r0, #76	; 0x4c
   1321c:	beq	18648 <__snprintf_chk@plt+0x7570>
   13220:	ble	13254 <__snprintf_chk@plt+0x217c>
   13224:	cmp	r0, #78	; 0x4e
   13228:	beq	16ed4 <__snprintf_chk@plt+0x5dfc>
   1322c:	bgt	16d0c <__snprintf_chk@plt+0x5c34>
   13230:	ldr	r0, [pc, #2420]	; 13bac <__snprintf_chk@plt+0x2ad4>
   13234:	add	r0, pc, r0
   13238:	bx	lr
   1323c:	cmp	r0, #82	; 0x52
   13240:	beq	16ec8 <__snprintf_chk@plt+0x5df0>
   13244:	bgt	16d00 <__snprintf_chk@plt+0x5c28>
   13248:	ldr	r0, [pc, #2400]	; 13bb0 <__snprintf_chk@plt+0x2ad8>
   1324c:	add	r0, pc, r0
   13250:	bx	lr
   13254:	cmp	r0, #74	; 0x4a
   13258:	beq	16ebc <__snprintf_chk@plt+0x5de4>
   1325c:	bgt	16cf4 <__snprintf_chk@plt+0x5c1c>
   13260:	ldr	r0, [pc, #2380]	; 13bb4 <__snprintf_chk@plt+0x2adc>
   13264:	add	r0, pc, r0
   13268:	bx	lr
   1326c:	cmp	r0, #68	; 0x44
   13270:	beq	18534 <__snprintf_chk@plt+0x745c>
   13274:	ble	132cc <__snprintf_chk@plt+0x21f4>
   13278:	cmp	r0, #70	; 0x46
   1327c:	beq	16f40 <__snprintf_chk@plt+0x5e68>
   13280:	bgt	16ce8 <__snprintf_chk@plt+0x5c10>
   13284:	ldr	r0, [pc, #2348]	; 13bb8 <__snprintf_chk@plt+0x2ae0>
   13288:	add	r0, pc, r0
   1328c:	bx	lr
   13290:	cmp	r0, #106	; 0x6a
   13294:	beq	16ef8 <__snprintf_chk@plt+0x5e20>
   13298:	bgt	16cdc <__snprintf_chk@plt+0x5c04>
   1329c:	ldr	r0, [pc, #2328]	; 13bbc <__snprintf_chk@plt+0x2ae4>
   132a0:	add	r0, pc, r0
   132a4:	bx	lr
   132a8:	cmp	r0, #100	; 0x64
   132ac:	beq	1857c <__snprintf_chk@plt+0x74a4>
   132b0:	ble	132e4 <__snprintf_chk@plt+0x220c>
   132b4:	cmp	r0, #102	; 0x66
   132b8:	beq	16ee0 <__snprintf_chk@plt+0x5e08>
   132bc:	bgt	16cd0 <__snprintf_chk@plt+0x5bf8>
   132c0:	ldr	r0, [pc, #2296]	; 13bc0 <__snprintf_chk@plt+0x2ae8>
   132c4:	add	r0, pc, r0
   132c8:	bx	lr
   132cc:	cmp	r0, #66	; 0x42
   132d0:	beq	16eec <__snprintf_chk@plt+0x5e14>
   132d4:	bgt	16cc4 <__snprintf_chk@plt+0x5bec>
   132d8:	ldr	r0, [pc, #2276]	; 13bc4 <__snprintf_chk@plt+0x2aec>
   132dc:	add	r0, pc, r0
   132e0:	bx	lr
   132e4:	cmp	r0, #98	; 0x62
   132e8:	beq	16e44 <__snprintf_chk@plt+0x5d6c>
   132ec:	bgt	16cb8 <__snprintf_chk@plt+0x5be0>
   132f0:	ldr	r0, [pc, #2256]	; 13bc8 <__snprintf_chk@plt+0x2af0>
   132f4:	add	r0, pc, r0
   132f8:	bx	lr
   132fc:	cmp	r0, #181	; 0xb5
   13300:	beq	18630 <__snprintf_chk@plt+0x7558>
   13304:	ble	13350 <__snprintf_chk@plt+0x2278>
   13308:	cmp	r0, #183	; 0xb7
   1330c:	beq	16e74 <__snprintf_chk@plt+0x5d9c>
   13310:	bgt	16cac <__snprintf_chk@plt+0x5bd4>
   13314:	ldr	r0, [pc, #2224]	; 13bcc <__snprintf_chk@plt+0x2af4>
   13318:	add	r0, pc, r0
   1331c:	bx	lr
   13320:	cmp	r0, #169	; 0xa9
   13324:	beq	18870 <__snprintf_chk@plt+0x7798>
   13328:	ble	13380 <__snprintf_chk@plt+0x22a8>
   1332c:	cmp	r0, #173	; 0xad
   13330:	beq	18624 <__snprintf_chk@plt+0x754c>
   13334:	ble	13368 <__snprintf_chk@plt+0x2290>
   13338:	cmp	r0, #175	; 0xaf
   1333c:	beq	16e68 <__snprintf_chk@plt+0x5d90>
   13340:	bgt	16ca0 <__snprintf_chk@plt+0x5bc8>
   13344:	ldr	r0, [pc, #2180]	; 13bd0 <__snprintf_chk@plt+0x2af8>
   13348:	add	r0, pc, r0
   1334c:	bx	lr
   13350:	cmp	r0, #179	; 0xb3
   13354:	beq	16e5c <__snprintf_chk@plt+0x5d84>
   13358:	bgt	16c94 <__snprintf_chk@plt+0x5bbc>
   1335c:	ldr	r0, [pc, #2160]	; 13bd4 <__snprintf_chk@plt+0x2afc>
   13360:	add	r0, pc, r0
   13364:	bx	lr
   13368:	cmp	r0, #171	; 0xab
   1336c:	beq	16e50 <__snprintf_chk@plt+0x5d78>
   13370:	bgt	16c88 <__snprintf_chk@plt+0x5bb0>
   13374:	ldr	r0, [pc, #2140]	; 13bd8 <__snprintf_chk@plt+0x2b00>
   13378:	add	r0, pc, r0
   1337c:	bx	lr
   13380:	cmp	r0, #165	; 0xa5
   13384:	beq	1863c <__snprintf_chk@plt+0x7564>
   13388:	ble	13440 <__snprintf_chk@plt+0x2368>
   1338c:	cmp	r0, #167	; 0xa7
   13390:	beq	16e38 <__snprintf_chk@plt+0x5d60>
   13394:	bgt	16c7c <__snprintf_chk@plt+0x5ba4>
   13398:	ldr	r0, [pc, #2108]	; 13bdc <__snprintf_chk@plt+0x2b04>
   1339c:	add	r0, pc, r0
   133a0:	bx	lr
   133a4:	cmp	r0, #145	; 0x91
   133a8:	beq	18ad4 <__snprintf_chk@plt+0x79fc>
   133ac:	ble	14480 <__snprintf_chk@plt+0x33a8>
   133b0:	cmp	r0, #153	; 0x99
   133b4:	beq	18918 <__snprintf_chk@plt+0x7840>
   133b8:	ble	1445c <__snprintf_chk@plt+0x3384>
   133bc:	cmp	r0, #157	; 0x9d
   133c0:	beq	18600 <__snprintf_chk@plt+0x7528>
   133c4:	ble	14504 <__snprintf_chk@plt+0x342c>
   133c8:	cmp	r0, #159	; 0x9f
   133cc:	beq	16e2c <__snprintf_chk@plt+0x5d54>
   133d0:	bgt	16c70 <__snprintf_chk@plt+0x5b98>
   133d4:	ldr	r0, [pc, #2052]	; 13be0 <__snprintf_chk@plt+0x2b08>
   133d8:	add	r0, pc, r0
   133dc:	bx	lr
   133e0:	cmp	r0, #226	; 0xe2
   133e4:	beq	18bf4 <__snprintf_chk@plt+0x7b1c>
   133e8:	ble	145ac <__snprintf_chk@plt+0x34d4>
   133ec:	cmp	r0, #242	; 0xf2
   133f0:	beq	18b1c <__snprintf_chk@plt+0x7a44>
   133f4:	ble	1457c <__snprintf_chk@plt+0x34a4>
   133f8:	cmp	r0, #250	; 0xfa
   133fc:	beq	18984 <__snprintf_chk@plt+0x78ac>
   13400:	ble	14558 <__snprintf_chk@plt+0x3480>
   13404:	cmp	r0, #254	; 0xfe
   13408:	beq	18690 <__snprintf_chk@plt+0x75b8>
   1340c:	ble	14540 <__snprintf_chk@plt+0x3468>
   13410:	cmp	r0, #256	; 0x100
   13414:	beq	180d8 <__snprintf_chk@plt+0x7000>
   13418:	blt	170a8 <__snprintf_chk@plt+0x5fd0>
   1341c:	ldr	r3, [pc, #1984]	; 13be4 <__snprintf_chk@plt+0x2b0c>
   13420:	cmp	r0, r3
   13424:	beq	16c64 <__snprintf_chk@plt+0x5b8c>
   13428:	add	r3, r3, #1
   1342c:	cmp	r0, r3
   13430:	bne	1451c <__snprintf_chk@plt+0x3444>
   13434:	ldr	r0, [pc, #1964]	; 13be8 <__snprintf_chk@plt+0x2b10>
   13438:	add	r0, pc, r0
   1343c:	bx	lr
   13440:	cmp	r0, #163	; 0xa3
   13444:	beq	17090 <__snprintf_chk@plt+0x5fb8>
   13448:	bgt	16c58 <__snprintf_chk@plt+0x5b80>
   1344c:	ldr	r0, [pc, #1944]	; 13bec <__snprintf_chk@plt+0x2b14>
   13450:	add	r0, pc, r0
   13454:	bx	lr
   13458:	ldr	r3, [pc, #1936]	; 13bf0 <__snprintf_chk@plt+0x2b18>
   1345c:	cmp	r0, r3
   13460:	beq	19020 <__snprintf_chk@plt+0x7f48>
   13464:	bgt	137c0 <__snprintf_chk@plt+0x26e8>
   13468:	cmp	r0, #324	; 0x144
   1346c:	beq	18c9c <__snprintf_chk@plt+0x7bc4>
   13470:	bgt	13760 <__snprintf_chk@plt+0x2688>
   13474:	sub	r3, r3, #98	; 0x62
   13478:	cmp	r0, r3
   1347c:	beq	18be8 <__snprintf_chk@plt+0x7b10>
   13480:	ble	13590 <__snprintf_chk@plt+0x24b8>
   13484:	ldr	r3, [pc, #1896]	; 13bf4 <__snprintf_chk@plt+0x2b1c>
   13488:	cmp	r0, r3
   1348c:	beq	18b7c <__snprintf_chk@plt+0x7aa4>
   13490:	ble	13554 <__snprintf_chk@plt+0x247c>
   13494:	ldr	r3, [pc, #1884]	; 13bf8 <__snprintf_chk@plt+0x2b20>
   13498:	cmp	r0, r3
   1349c:	beq	1896c <__snprintf_chk@plt+0x7894>
   134a0:	ble	13528 <__snprintf_chk@plt+0x2450>
   134a4:	ldr	r3, [pc, #1872]	; 13bfc <__snprintf_chk@plt+0x2b24>
   134a8:	cmp	r0, r3
   134ac:	beq	186b4 <__snprintf_chk@plt+0x75dc>
   134b0:	ble	1350c <__snprintf_chk@plt+0x2434>
   134b4:	ldr	r3, [pc, #1860]	; 13c00 <__snprintf_chk@plt+0x2b28>
   134b8:	cmp	r0, r3
   134bc:	beq	180cc <__snprintf_chk@plt+0x6ff4>
   134c0:	blt	170c0 <__snprintf_chk@plt+0x5fe8>
   134c4:	add	r3, r3, #1
   134c8:	cmp	r0, r3
   134cc:	beq	16c4c <__snprintf_chk@plt+0x5b74>
   134d0:	add	r3, r3, #1
   134d4:	cmp	r0, r3
   134d8:	bne	13500 <__snprintf_chk@plt+0x2428>
   134dc:	ldr	r0, [pc, #1824]	; 13c04 <__snprintf_chk@plt+0x2b2c>
   134e0:	add	r0, pc, r0
   134e4:	bx	lr
   134e8:	cmp	r0, #25
   134ec:	beq	170b4 <__snprintf_chk@plt+0x5fdc>
   134f0:	bgt	16c40 <__snprintf_chk@plt+0x5b68>
   134f4:	ldr	r0, [pc, #1804]	; 13c08 <__snprintf_chk@plt+0x2b30>
   134f8:	add	r0, pc, r0
   134fc:	bx	lr
   13500:	ldr	r0, [pc, #1796]	; 13c0c <__snprintf_chk@plt+0x2b34>
   13504:	add	r0, pc, r0
   13508:	bx	lr
   1350c:	sub	r3, r3, #2
   13510:	cmp	r0, r3
   13514:	beq	1709c <__snprintf_chk@plt+0x5fc4>
   13518:	bgt	16c34 <__snprintf_chk@plt+0x5b5c>
   1351c:	ldr	r0, [pc, #1772]	; 13c10 <__snprintf_chk@plt+0x2b38>
   13520:	add	r0, pc, r0
   13524:	bx	lr
   13528:	sub	r3, r3, #4
   1352c:	cmp	r0, r3
   13530:	beq	18540 <__snprintf_chk@plt+0x7468>
   13534:	ble	135dc <__snprintf_chk@plt+0x2504>
   13538:	ldr	r3, [pc, #1748]	; 13c14 <__snprintf_chk@plt+0x2b3c>
   1353c:	cmp	r0, r3
   13540:	beq	16fa0 <__snprintf_chk@plt+0x5ec8>
   13544:	bgt	16c28 <__snprintf_chk@plt+0x5b50>
   13548:	ldr	r0, [pc, #1736]	; 13c18 <__snprintf_chk@plt+0x2b40>
   1354c:	add	r0, pc, r0
   13550:	bx	lr
   13554:	sub	r3, r3, #8
   13558:	cmp	r0, r3
   1355c:	beq	18948 <__snprintf_chk@plt+0x7870>
   13560:	ble	136fc <__snprintf_chk@plt+0x2624>
   13564:	ldr	r3, [pc, #1712]	; 13c1c <__snprintf_chk@plt+0x2b44>
   13568:	cmp	r0, r3
   1356c:	beq	1851c <__snprintf_chk@plt+0x7444>
   13570:	ble	136e0 <__snprintf_chk@plt+0x2608>
   13574:	ldr	r3, [pc, #1700]	; 13c20 <__snprintf_chk@plt+0x2b48>
   13578:	cmp	r0, r3
   1357c:	beq	16f94 <__snprintf_chk@plt+0x5ebc>
   13580:	bgt	16c1c <__snprintf_chk@plt+0x5b44>
   13584:	ldr	r0, [pc, #1688]	; 13c24 <__snprintf_chk@plt+0x2b4c>
   13588:	add	r0, pc, r0
   1358c:	bx	lr
   13590:	sub	r3, r3, #16
   13594:	cmp	r0, r3
   13598:	beq	18ab0 <__snprintf_chk@plt+0x79d8>
   1359c:	ble	13640 <__snprintf_chk@plt+0x2568>
   135a0:	ldr	r3, [pc, #1664]	; 13c28 <__snprintf_chk@plt+0x2b50>
   135a4:	cmp	r0, r3
   135a8:	beq	18900 <__snprintf_chk@plt+0x7828>
   135ac:	ble	13614 <__snprintf_chk@plt+0x253c>
   135b0:	ldr	r3, [pc, #1652]	; 13c2c <__snprintf_chk@plt+0x2b54>
   135b4:	cmp	r0, r3
   135b8:	beq	185a0 <__snprintf_chk@plt+0x74c8>
   135bc:	ble	135f8 <__snprintf_chk@plt+0x2520>
   135c0:	ldr	r3, [pc, #1640]	; 13c30 <__snprintf_chk@plt+0x2b58>
   135c4:	cmp	r0, r3
   135c8:	beq	16f88 <__snprintf_chk@plt+0x5eb0>
   135cc:	bgt	16c10 <__snprintf_chk@plt+0x5b38>
   135d0:	ldr	r0, [pc, #1628]	; 13c34 <__snprintf_chk@plt+0x2b5c>
   135d4:	add	r0, pc, r0
   135d8:	bx	lr
   135dc:	sub	r3, r3, #2
   135e0:	cmp	r0, r3
   135e4:	beq	16fc4 <__snprintf_chk@plt+0x5eec>
   135e8:	bgt	16c04 <__snprintf_chk@plt+0x5b2c>
   135ec:	ldr	r0, [pc, #1604]	; 13c38 <__snprintf_chk@plt+0x2b60>
   135f0:	add	r0, pc, r0
   135f4:	bx	lr
   135f8:	sub	r3, r3, #2
   135fc:	cmp	r0, r3
   13600:	beq	16fb8 <__snprintf_chk@plt+0x5ee0>
   13604:	bgt	16bf8 <__snprintf_chk@plt+0x5b20>
   13608:	ldr	r0, [pc, #1580]	; 13c3c <__snprintf_chk@plt+0x2b64>
   1360c:	add	r0, pc, r0
   13610:	bx	lr
   13614:	sub	r3, r3, #4
   13618:	cmp	r0, r3
   1361c:	beq	185f4 <__snprintf_chk@plt+0x751c>
   13620:	ble	1367c <__snprintf_chk@plt+0x25a4>
   13624:	ldr	r3, [pc, #1556]	; 13c40 <__snprintf_chk@plt+0x2b68>
   13628:	cmp	r0, r3
   1362c:	beq	16fe8 <__snprintf_chk@plt+0x5f10>
   13630:	bgt	16bec <__snprintf_chk@plt+0x5b14>
   13634:	ldr	r0, [pc, #1544]	; 13c44 <__snprintf_chk@plt+0x2b6c>
   13638:	add	r0, pc, r0
   1363c:	bx	lr
   13640:	sub	r3, r3, #8
   13644:	cmp	r0, r3
   13648:	beq	18894 <__snprintf_chk@plt+0x77bc>
   1364c:	ble	136b4 <__snprintf_chk@plt+0x25dc>
   13650:	ldr	r3, [pc, #1520]	; 13c48 <__snprintf_chk@plt+0x2b70>
   13654:	cmp	r0, r3
   13658:	beq	18594 <__snprintf_chk@plt+0x74bc>
   1365c:	ble	13698 <__snprintf_chk@plt+0x25c0>
   13660:	ldr	r3, [pc, #1508]	; 13c4c <__snprintf_chk@plt+0x2b74>
   13664:	cmp	r0, r3
   13668:	beq	16fd0 <__snprintf_chk@plt+0x5ef8>
   1366c:	bgt	16be0 <__snprintf_chk@plt+0x5b08>
   13670:	ldr	r0, [pc, #1496]	; 13c50 <__snprintf_chk@plt+0x2b78>
   13674:	add	r0, pc, r0
   13678:	bx	lr
   1367c:	sub	r3, r3, #2
   13680:	cmp	r0, r3
   13684:	beq	16fdc <__snprintf_chk@plt+0x5f04>
   13688:	bgt	16bd4 <__snprintf_chk@plt+0x5afc>
   1368c:	ldr	r0, [pc, #1472]	; 13c54 <__snprintf_chk@plt+0x2b7c>
   13690:	add	r0, pc, r0
   13694:	bx	lr
   13698:	sub	r3, r3, #2
   1369c:	cmp	r0, r3
   136a0:	beq	17018 <__snprintf_chk@plt+0x5f40>
   136a4:	bgt	16bc8 <__snprintf_chk@plt+0x5af0>
   136a8:	ldr	r0, [pc, #1448]	; 13c58 <__snprintf_chk@plt+0x2b80>
   136ac:	add	r0, pc, r0
   136b0:	bx	lr
   136b4:	sub	r3, r3, #4
   136b8:	cmp	r0, r3
   136bc:	beq	185dc <__snprintf_chk@plt+0x7504>
   136c0:	ble	13728 <__snprintf_chk@plt+0x2650>
   136c4:	ldr	r3, [pc, #1424]	; 13c5c <__snprintf_chk@plt+0x2b84>
   136c8:	cmp	r0, r3
   136cc:	beq	17030 <__snprintf_chk@plt+0x5f58>
   136d0:	bgt	16bbc <__snprintf_chk@plt+0x5ae4>
   136d4:	ldr	r0, [pc, #1412]	; 13c60 <__snprintf_chk@plt+0x2b88>
   136d8:	add	r0, pc, r0
   136dc:	bx	lr
   136e0:	sub	r3, r3, #2
   136e4:	cmp	r0, r3
   136e8:	beq	17024 <__snprintf_chk@plt+0x5f4c>
   136ec:	bgt	16bb0 <__snprintf_chk@plt+0x5ad8>
   136f0:	ldr	r0, [pc, #1388]	; 13c64 <__snprintf_chk@plt+0x2b8c>
   136f4:	add	r0, pc, r0
   136f8:	bx	lr
   136fc:	sub	r3, r3, #4
   13700:	cmp	r0, r3
   13704:	beq	185e8 <__snprintf_chk@plt+0x7510>
   13708:	ble	13744 <__snprintf_chk@plt+0x266c>
   1370c:	ldr	r3, [pc, #1364]	; 13c68 <__snprintf_chk@plt+0x2b90>
   13710:	cmp	r0, r3
   13714:	beq	1700c <__snprintf_chk@plt+0x5f34>
   13718:	bgt	16ba4 <__snprintf_chk@plt+0x5acc>
   1371c:	ldr	r0, [pc, #1352]	; 13c6c <__snprintf_chk@plt+0x2b94>
   13720:	add	r0, pc, r0
   13724:	bx	lr
   13728:	sub	r3, r3, #2
   1372c:	cmp	r0, r3
   13730:	beq	17000 <__snprintf_chk@plt+0x5f28>
   13734:	bgt	16b98 <__snprintf_chk@plt+0x5ac0>
   13738:	ldr	r0, [pc, #1328]	; 13c70 <__snprintf_chk@plt+0x2b98>
   1373c:	add	r0, pc, r0
   13740:	bx	lr
   13744:	sub	r3, r3, #2
   13748:	cmp	r0, r3
   1374c:	beq	16ff4 <__snprintf_chk@plt+0x5f1c>
   13750:	bgt	16b8c <__snprintf_chk@plt+0x5ab4>
   13754:	ldr	r0, [pc, #1304]	; 13c74 <__snprintf_chk@plt+0x2b9c>
   13758:	add	r0, pc, r0
   1375c:	bx	lr
   13760:	cmp	r0, #356	; 0x164
   13764:	beq	18c18 <__snprintf_chk@plt+0x7b40>
   13768:	ble	14234 <__snprintf_chk@plt+0x315c>
   1376c:	cmp	r0, #372	; 0x174
   13770:	beq	18b28 <__snprintf_chk@plt+0x7a50>
   13774:	ble	1398c <__snprintf_chk@plt+0x28b4>
   13778:	cmp	r0, #380	; 0x17c
   1377c:	beq	189b4 <__snprintf_chk@plt+0x78dc>
   13780:	ble	13b10 <__snprintf_chk@plt+0x2a38>
   13784:	cmp	r0, #384	; 0x180
   13788:	beq	186a8 <__snprintf_chk@plt+0x75d0>
   1378c:	ble	13af4 <__snprintf_chk@plt+0x2a1c>
   13790:	ldr	r3, [pc, #1248]	; 13c78 <__snprintf_chk@plt+0x2ba0>
   13794:	cmp	r0, r3
   13798:	beq	180e4 <__snprintf_chk@plt+0x700c>
   1379c:	blt	16fac <__snprintf_chk@plt+0x5ed4>
   137a0:	add	r3, r3, #1
   137a4:	cmp	r0, r3
   137a8:	beq	16b80 <__snprintf_chk@plt+0x5aa8>
   137ac:	cmp	r0, #388	; 0x184
   137b0:	bne	13840 <__snprintf_chk@plt+0x2768>
   137b4:	ldr	r0, [pc, #1216]	; 13c7c <__snprintf_chk@plt+0x2ba4>
   137b8:	add	r0, pc, r0
   137bc:	bx	lr
   137c0:	ldr	r3, [pc, #1208]	; 13c80 <__snprintf_chk@plt+0x2ba8>
   137c4:	cmp	r0, r3
   137c8:	beq	18c84 <__snprintf_chk@plt+0x7bac>
   137cc:	bgt	13f68 <__snprintf_chk@plt+0x2e90>
   137d0:	sub	r3, r3, #33	; 0x21
   137d4:	cmp	r0, r3
   137d8:	beq	18c30 <__snprintf_chk@plt+0x7b58>
   137dc:	ble	13940 <__snprintf_chk@plt+0x2868>
   137e0:	ldr	r3, [pc, #1180]	; 13c84 <__snprintf_chk@plt+0x2bac>
   137e4:	cmp	r0, r3
   137e8:	beq	18b34 <__snprintf_chk@plt+0x7a5c>
   137ec:	ble	138a0 <__snprintf_chk@plt+0x27c8>
   137f0:	ldr	r3, [pc, #1168]	; 13c88 <__snprintf_chk@plt+0x2bb0>
   137f4:	cmp	r0, r3
   137f8:	beq	189a8 <__snprintf_chk@plt+0x78d0>
   137fc:	ble	13874 <__snprintf_chk@plt+0x279c>
   13800:	ldr	r3, [pc, #1156]	; 13c8c <__snprintf_chk@plt+0x2bb4>
   13804:	cmp	r0, r3
   13808:	beq	18678 <__snprintf_chk@plt+0x75a0>
   1380c:	ble	13858 <__snprintf_chk@plt+0x2780>
   13810:	ldr	r3, [pc, #1144]	; 13c90 <__snprintf_chk@plt+0x2bb8>
   13814:	cmp	r0, r3
   13818:	beq	180fc <__snprintf_chk@plt+0x7024>
   1381c:	blt	17060 <__snprintf_chk@plt+0x5f88>
   13820:	cmp	r0, #452	; 0x1c4
   13824:	beq	16b74 <__snprintf_chk@plt+0x5a9c>
   13828:	add	r3, r3, #2
   1382c:	cmp	r0, r3
   13830:	bne	1384c <__snprintf_chk@plt+0x2774>
   13834:	ldr	r0, [pc, #1112]	; 13c94 <__snprintf_chk@plt+0x2bbc>
   13838:	add	r0, pc, r0
   1383c:	bx	lr
   13840:	ldr	r0, [pc, #1104]	; 13c98 <__snprintf_chk@plt+0x2bc0>
   13844:	add	r0, pc, r0
   13848:	bx	lr
   1384c:	ldr	r0, [pc, #1096]	; 13c9c <__snprintf_chk@plt+0x2bc4>
   13850:	add	r0, pc, r0
   13854:	bx	lr
   13858:	sub	r3, r3, #2
   1385c:	cmp	r0, r3
   13860:	beq	17054 <__snprintf_chk@plt+0x5f7c>
   13864:	bgt	16b68 <__snprintf_chk@plt+0x5a90>
   13868:	ldr	r0, [pc, #1072]	; 13ca0 <__snprintf_chk@plt+0x2bc8>
   1386c:	add	r0, pc, r0
   13870:	bx	lr
   13874:	sub	r3, r3, #4
   13878:	cmp	r0, r3
   1387c:	beq	185c4 <__snprintf_chk@plt+0x74ec>
   13880:	ble	138dc <__snprintf_chk@plt+0x2804>
   13884:	ldr	r3, [pc, #1048]	; 13ca4 <__snprintf_chk@plt+0x2bcc>
   13888:	cmp	r0, r3
   1388c:	beq	17084 <__snprintf_chk@plt+0x5fac>
   13890:	bgt	16b5c <__snprintf_chk@plt+0x5a84>
   13894:	ldr	r0, [pc, #1036]	; 13ca8 <__snprintf_chk@plt+0x2bd0>
   13898:	add	r0, pc, r0
   1389c:	bx	lr
   138a0:	sub	r3, r3, #8
   138a4:	cmp	r0, r3
   138a8:	beq	1890c <__snprintf_chk@plt+0x7834>
   138ac:	ble	13914 <__snprintf_chk@plt+0x283c>
   138b0:	ldr	r3, [pc, #1012]	; 13cac <__snprintf_chk@plt+0x2bd4>
   138b4:	cmp	r0, r3
   138b8:	beq	185ac <__snprintf_chk@plt+0x74d4>
   138bc:	ble	138f8 <__snprintf_chk@plt+0x2820>
   138c0:	ldr	r3, [pc, #1000]	; 13cb0 <__snprintf_chk@plt+0x2bd8>
   138c4:	cmp	r0, r3
   138c8:	beq	1706c <__snprintf_chk@plt+0x5f94>
   138cc:	bgt	16b50 <__snprintf_chk@plt+0x5a78>
   138d0:	ldr	r0, [pc, #988]	; 13cb4 <__snprintf_chk@plt+0x2bdc>
   138d4:	add	r0, pc, r0
   138d8:	bx	lr
   138dc:	sub	r3, r3, #2
   138e0:	cmp	r0, r3
   138e4:	beq	17078 <__snprintf_chk@plt+0x5fa0>
   138e8:	bgt	16b44 <__snprintf_chk@plt+0x5a6c>
   138ec:	ldr	r0, [pc, #964]	; 13cb8 <__snprintf_chk@plt+0x2be0>
   138f0:	add	r0, pc, r0
   138f4:	bx	lr
   138f8:	sub	r3, r3, #2
   138fc:	cmp	r0, r3
   13900:	beq	1703c <__snprintf_chk@plt+0x5f64>
   13904:	bgt	16b38 <__snprintf_chk@plt+0x5a60>
   13908:	ldr	r0, [pc, #940]	; 13cbc <__snprintf_chk@plt+0x2be4>
   1390c:	add	r0, pc, r0
   13910:	bx	lr
   13914:	sub	r3, r3, #4
   13918:	cmp	r0, r3
   1391c:	beq	185d0 <__snprintf_chk@plt+0x74f8>
   13920:	ble	13fd8 <__snprintf_chk@plt+0x2f00>
   13924:	ldr	r3, [pc, #916]	; 13cc0 <__snprintf_chk@plt+0x2be8>
   13928:	cmp	r0, r3
   1392c:	beq	172ac <__snprintf_chk@plt+0x61d4>
   13930:	bgt	16b2c <__snprintf_chk@plt+0x5a54>
   13934:	ldr	r0, [pc, #904]	; 13cc4 <__snprintf_chk@plt+0x2bec>
   13938:	add	r0, pc, r0
   1393c:	bx	lr
   13940:	sub	r3, r3, #16
   13944:	cmp	r0, r3
   13948:	beq	18a98 <__snprintf_chk@plt+0x79c0>
   1394c:	ble	14394 <__snprintf_chk@plt+0x32bc>
   13950:	ldr	r3, [pc, #880]	; 13cc8 <__snprintf_chk@plt+0x2bf0>
   13954:	cmp	r0, r3
   13958:	beq	187d4 <__snprintf_chk@plt+0x76fc>
   1395c:	ble	14368 <__snprintf_chk@plt+0x3290>
   13960:	ldr	r3, [pc, #868]	; 13ccc <__snprintf_chk@plt+0x2bf4>
   13964:	cmp	r0, r3
   13968:	beq	185b8 <__snprintf_chk@plt+0x74e0>
   1396c:	ble	14274 <__snprintf_chk@plt+0x319c>
   13970:	ldr	r3, [pc, #856]	; 13cd0 <__snprintf_chk@plt+0x2bf8>
   13974:	cmp	r0, r3
   13978:	beq	17048 <__snprintf_chk@plt+0x5f70>
   1397c:	bgt	16b20 <__snprintf_chk@plt+0x5a48>
   13980:	ldr	r0, [pc, #844]	; 13cd4 <__snprintf_chk@plt+0x2bfc>
   13984:	add	r0, pc, r0
   13988:	bx	lr
   1398c:	cmp	r0, #364	; 0x16c
   13990:	beq	187e0 <__snprintf_chk@plt+0x7708>
   13994:	ble	13a84 <__snprintf_chk@plt+0x29ac>
   13998:	cmp	r0, #368	; 0x170
   1399c:	beq	183f0 <__snprintf_chk@plt+0x7318>
   139a0:	ble	13a68 <__snprintf_chk@plt+0x2990>
   139a4:	ldr	r3, [pc, #812]	; 13cd8 <__snprintf_chk@plt+0x2c00>
   139a8:	cmp	r0, r3
   139ac:	beq	17288 <__snprintf_chk@plt+0x61b0>
   139b0:	bgt	16b14 <__snprintf_chk@plt+0x5a3c>
   139b4:	ldr	r0, [pc, #800]	; 13cdc <__snprintf_chk@plt+0x2c04>
   139b8:	add	r0, pc, r0
   139bc:	bx	lr
   139c0:	cmp	r0, #19
   139c4:	beq	18438 <__snprintf_chk@plt+0x7360>
   139c8:	ble	13a14 <__snprintf_chk@plt+0x293c>
   139cc:	cmp	r0, #21
   139d0:	beq	1727c <__snprintf_chk@plt+0x61a4>
   139d4:	bgt	16b08 <__snprintf_chk@plt+0x5a30>
   139d8:	ldr	r0, [pc, #768]	; 13ce0 <__snprintf_chk@plt+0x2c08>
   139dc:	add	r0, pc, r0
   139e0:	bx	lr
   139e4:	cmp	r0, #7
   139e8:	beq	18828 <__snprintf_chk@plt+0x7750>
   139ec:	ble	13a44 <__snprintf_chk@plt+0x296c>
   139f0:	cmp	r0, #11
   139f4:	beq	183cc <__snprintf_chk@plt+0x72f4>
   139f8:	ble	13a2c <__snprintf_chk@plt+0x2954>
   139fc:	cmp	r0, #13
   13a00:	beq	172a0 <__snprintf_chk@plt+0x61c8>
   13a04:	bgt	16afc <__snprintf_chk@plt+0x5a24>
   13a08:	ldr	r0, [pc, #724]	; 13ce4 <__snprintf_chk@plt+0x2c0c>
   13a0c:	add	r0, pc, r0
   13a10:	bx	lr
   13a14:	cmp	r0, #17
   13a18:	beq	17294 <__snprintf_chk@plt+0x61bc>
   13a1c:	bgt	16af0 <__snprintf_chk@plt+0x5a18>
   13a20:	ldr	r0, [pc, #704]	; 13ce8 <__snprintf_chk@plt+0x2c10>
   13a24:	add	r0, pc, r0
   13a28:	bx	lr
   13a2c:	cmp	r0, #9
   13a30:	beq	172c4 <__snprintf_chk@plt+0x61ec>
   13a34:	bgt	16ae4 <__snprintf_chk@plt+0x5a0c>
   13a38:	ldr	r0, [pc, #684]	; 13cec <__snprintf_chk@plt+0x2c14>
   13a3c:	add	r0, pc, r0
   13a40:	bx	lr
   13a44:	cmp	r0, #3
   13a48:	beq	183e4 <__snprintf_chk@plt+0x730c>
   13a4c:	ble	13aac <__snprintf_chk@plt+0x29d4>
   13a50:	cmp	r0, #5
   13a54:	beq	172d0 <__snprintf_chk@plt+0x61f8>
   13a58:	bgt	16ad8 <__snprintf_chk@plt+0x5a00>
   13a5c:	ldr	r0, [pc, #652]	; 13cf0 <__snprintf_chk@plt+0x2c18>
   13a60:	add	r0, pc, r0
   13a64:	bx	lr
   13a68:	ldr	r3, [pc, #644]	; 13cf4 <__snprintf_chk@plt+0x2c1c>
   13a6c:	cmp	r0, r3
   13a70:	beq	172b8 <__snprintf_chk@plt+0x61e0>
   13a74:	bgt	16acc <__snprintf_chk@plt+0x59f4>
   13a78:	ldr	r0, [pc, #632]	; 13cf8 <__snprintf_chk@plt+0x2c20>
   13a7c:	add	r0, pc, r0
   13a80:	bx	lr
   13a84:	cmp	r0, #360	; 0x168
   13a88:	beq	18408 <__snprintf_chk@plt+0x7330>
   13a8c:	ble	13acc <__snprintf_chk@plt+0x29f4>
   13a90:	ldr	r3, [pc, #612]	; 13cfc <__snprintf_chk@plt+0x2c24>
   13a94:	cmp	r0, r3
   13a98:	beq	179dc <__snprintf_chk@plt+0x6904>
   13a9c:	bgt	16ac0 <__snprintf_chk@plt+0x59e8>
   13aa0:	ldr	r0, [pc, #600]	; 13d00 <__snprintf_chk@plt+0x2c28>
   13aa4:	add	r0, pc, r0
   13aa8:	bx	lr
   13aac:	cmp	r0, #1
   13ab0:	beq	179d0 <__snprintf_chk@plt+0x68f8>
   13ab4:	bgt	16ab4 <__snprintf_chk@plt+0x59dc>
   13ab8:	cmp	r0, #0
   13abc:	bne	13ae8 <__snprintf_chk@plt+0x2a10>
   13ac0:	ldr	r0, [pc, #572]	; 13d04 <__snprintf_chk@plt+0x2c2c>
   13ac4:	add	r0, pc, r0
   13ac8:	bx	lr
   13acc:	ldr	r3, [pc, #564]	; 13d08 <__snprintf_chk@plt+0x2c30>
   13ad0:	cmp	r0, r3
   13ad4:	beq	179c4 <__snprintf_chk@plt+0x68ec>
   13ad8:	bgt	16aa8 <__snprintf_chk@plt+0x59d0>
   13adc:	ldr	r0, [pc, #552]	; 13d0c <__snprintf_chk@plt+0x2c34>
   13ae0:	add	r0, pc, r0
   13ae4:	bx	lr
   13ae8:	ldr	r0, [pc, #544]	; 13d10 <__snprintf_chk@plt+0x2c38>
   13aec:	add	r0, pc, r0
   13af0:	bx	lr
   13af4:	ldr	r3, [pc, #536]	; 13d14 <__snprintf_chk@plt+0x2c3c>
   13af8:	cmp	r0, r3
   13afc:	beq	179f4 <__snprintf_chk@plt+0x691c>
   13b00:	bgt	16a9c <__snprintf_chk@plt+0x59c4>
   13b04:	ldr	r0, [pc, #524]	; 13d18 <__snprintf_chk@plt+0x2c40>
   13b08:	add	r0, pc, r0
   13b0c:	bx	lr
   13b10:	cmp	r0, #376	; 0x178
   13b14:	beq	183fc <__snprintf_chk@plt+0x7324>
   13b18:	ble	13ff4 <__snprintf_chk@plt+0x2f1c>
   13b1c:	ldr	r3, [pc, #504]	; 13d1c <__snprintf_chk@plt+0x2c44>
   13b20:	cmp	r0, r3
   13b24:	beq	179e8 <__snprintf_chk@plt+0x6910>
   13b28:	bgt	16a90 <__snprintf_chk@plt+0x59b8>
   13b2c:	ldr	r0, [pc, #492]	; 13d20 <__snprintf_chk@plt+0x2c48>
   13b30:	add	r0, pc, r0
   13b34:	bx	lr
   13b38:	andeq	r0, r0, r7, lsl #4
   13b3c:	andeq	fp, r0, ip, lsr #25
   13b40:	andeq	r0, r0, fp, lsl #6
   13b44:	andeq	r0, r0, r7, lsr r2
   13b48:	andeq	r0, r0, pc, lsr r2
   13b4c:	andeq	r0, r0, r3, asr #4
   13b50:	andeq	r0, r0, r5, asr #4
   13b54:	andeq	lr, r0, r8, asr #13
   13b58:			; <UNDEFINED> instruction: 0x0000b6b0
   13b5c:	andeq	fp, r0, r0, lsr #22
   13b60:	andeq	fp, r0, r8, ror sl
   13b64:	andeq	fp, r0, r0, lsr #19
   13b68:	andeq	fp, r0, r4, ror #19
   13b6c:	andeq	fp, r0, ip, lsr #18
   13b70:	andeq	fp, r0, r8, lsr #17
   13b74:	andeq	fp, r0, r0, ror #15
   13b78:	muleq	r0, r8, r6
   13b7c:	andeq	ip, r0, r0, lsr #32
   13b80:	andeq	fp, r0, r8, asr #14
   13b84:	ldrdeq	fp, [r0], -r4
   13b88:	andeq	fp, r0, r4, asr #30
   13b8c:	andeq	fp, r0, r4, asr #29
   13b90:	andeq	fp, r0, r8, ror #27
   13b94:	andeq	fp, r0, ip, asr r4
   13b98:	andeq	ip, r0, r4, ror #9
   13b9c:	andeq	fp, r0, r0, lsr ip
   13ba0:	andeq	fp, r0, r0, asr #27
   13ba4:	andeq	fp, r0, ip, lsl #23
   13ba8:	strdeq	fp, [r0], -ip
   13bac:	andeq	fp, r0, r4, lsr #20
   13bb0:	andeq	fp, r0, r4, ror #20
   13bb4:	muleq	r0, r8, r9
   13bb8:	andeq	fp, r0, r8, lsl r9
   13bbc:	andeq	fp, r0, ip, lsr ip
   13bc0:	ldrdeq	fp, [r0], -r0
   13bc4:	andeq	fp, r0, r8, asr r8
   13bc8:	andeq	fp, r0, ip, asr #22
   13bcc:	andeq	ip, r0, r0, ror #5
   13bd0:	andeq	ip, r0, r8, lsl #4
   13bd4:	andeq	ip, r0, r0, asr #4
   13bd8:	andeq	ip, r0, r0, ror r1
   13bdc:	strdeq	ip, [r0], -r8
   13be0:	andeq	ip, r0, r4, lsl r0
   13be4:	andeq	r0, r0, r1, lsl #2
   13be8:	andeq	ip, r0, ip, ror #15
   13bec:	strdeq	fp, [r0], -r8
   13bf0:	andeq	r0, r0, r5, lsl #3
   13bf4:	andeq	r0, r0, r3, lsr r1
   13bf8:	andeq	r0, r0, fp, lsr r1
   13bfc:	andeq	r0, r0, pc, lsr r1
   13c00:	andeq	r0, r0, r1, asr #2
   13c04:	muleq	r0, r8, ip
   13c08:	andeq	fp, r0, ip, lsl #5
   13c0c:	strheq	fp, [r0], -r4
   13c10:			; <UNDEFINED> instruction: 0x0000cbb8
   13c14:	andeq	r0, r0, r9, lsr r1
   13c18:	andeq	ip, r0, ip, lsr fp
   13c1c:	andeq	r0, r0, pc, lsr #2
   13c20:	andeq	r0, r0, r1, lsr r1
   13c24:	andeq	ip, r0, r0, lsr sl
   13c28:	andeq	r0, r0, fp, lsl r1
   13c2c:	andeq	r0, r0, pc, lsl r1
   13c30:	andeq	r0, r0, r1, lsr #2
   13c34:	andeq	ip, r0, r0, asr #17
   13c38:	andeq	ip, r0, r8, lsr #20
   13c3c:	andeq	ip, r0, r4, asr r8
   13c40:	andeq	r0, r0, r9, lsl r1
   13c44:	ldrdeq	ip, [r0], -r0
   13c48:	andeq	r0, r0, pc, lsl #2
   13c4c:	andeq	r0, r0, r1, lsl r1
   13c50:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   13c54:	andeq	ip, r0, r8, lsr r7
   13c58:	andeq	ip, r0, ip, ror #12
   13c5c:	andeq	r0, r0, r9, lsl #2
   13c60:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   13c64:	andeq	ip, r0, r8, ror r8
   13c68:	andeq	r0, r0, r9, lsr #2
   13c6c:	strdeq	ip, [r0], -r8
   13c70:	andeq	ip, r0, r0, lsl r5
   13c74:	andeq	ip, r0, r0, lsl #15
   13c78:	andeq	r0, r0, r2, lsl #3
   13c7c:			; <UNDEFINED> instruction: 0x0000ceb0
   13c80:	andeq	r0, r0, r6, asr #3
   13c84:			; <UNDEFINED> instruction: 0x000001b5
   13c88:			; <UNDEFINED> instruction: 0x000001bd
   13c8c:	andeq	r0, r0, r1, asr #3
   13c90:	andeq	r0, r0, r3, asr #3
   13c94:	andeq	sp, r0, r4, asr #6
   13c98:	andeq	sl, r0, r4, ror sp
   13c9c:	andeq	sl, r0, r8, ror #26
   13ca0:	andeq	sp, r0, r0, lsl #5
   13ca4:			; <UNDEFINED> instruction: 0x000001bb
   13ca8:	strdeq	sp, [r0], -r8
   13cac:			; <UNDEFINED> instruction: 0x000001b1
   13cb0:			; <UNDEFINED> instruction: 0x000001b3
   13cb4:	andeq	sp, r0, r8, lsr r1
   13cb8:	andeq	sp, r0, r8, asr r1
   13cbc:	andeq	sp, r0, r0, lsr #1
   13cc0:	andeq	r0, r0, fp, lsr #3
   13cc4:	andeq	sp, r0, r4, lsl r0
   13cc8:	muleq	r0, sp, r1
   13ccc:	andeq	r0, r0, r1, lsr #3
   13cd0:	andeq	r0, r0, r3, lsr #3
   13cd4:	andeq	ip, r0, r0, asr #30
   13cd8:	andeq	r0, r0, r2, ror r1
   13cdc:	andeq	ip, r0, r8, lsr fp
   13ce0:	andeq	sl, r0, r8, asr sp
   13ce4:	andeq	sl, r0, r0, ror ip
   13ce8:	andeq	sl, r0, ip, asr #25
   13cec:	strdeq	sl, [r0], -r0
   13cf0:	andeq	sl, r0, r0, lsr #23
   13cf4:	andeq	r0, r0, lr, ror #2
   13cf8:	andeq	ip, r0, r0, lsr sl
   13cfc:	andeq	r0, r0, sl, ror #2
   13d00:	andeq	ip, r0, ip, asr #19
   13d04:	andeq	sl, r0, r4, lsl #22
   13d08:	andeq	r0, r0, r6, ror #2
   13d0c:	andeq	ip, r0, r8, lsr #18
   13d10:	andeq	sl, r0, ip, asr #21
   13d14:	andeq	r0, r0, lr, ror r1
   13d18:	andeq	ip, r0, r0, ror #21
   13d1c:	andeq	r0, r0, sl, ror r1
   13d20:	andeq	ip, r0, ip, ror #20
   13d24:	andeq	r0, r0, r6, ror #3
   13d28:	strdeq	r0, [r0], -r6
   13d2c:	strdeq	r0, [r0], -lr
   13d30:	andeq	r0, r0, r2, lsl #4
   13d34:	andeq	r0, r0, r5, lsl #4
   13d38:	andeq	sp, r0, r0, ror #1
   13d3c:	andeq	ip, r0, r4, lsr #18
   13d40:	andeq	r0, r0, r6, ror r1
   13d44:	andeq	ip, r0, ip, asr #10
   13d48:	andeq	sl, r0, r4, lsr #11
   13d4c:	strdeq	ip, [r0], -r4
   13d50:	andeq	ip, r0, r4, ror #30
   13d54:	strdeq	r0, [r0], -r2
   13d58:	andeq	ip, r0, r0, ror lr
   13d5c:	ldrdeq	r0, [r0], -lr
   13d60:	andeq	r0, r0, r2, ror #3
   13d64:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   13d68:	andeq	ip, r0, r4, ror #28
   13d6c:	andeq	ip, r0, r0, ror ip
   13d70:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   13d74:	ldrdeq	r0, [r0], -r2
   13d78:	andeq	ip, r0, r8, lsl #22
   13d7c:	andeq	ip, r0, r0, lsr fp
   13d80:	andeq	ip, r0, r0, lsr #21
   13d84:	andeq	ip, r0, ip, lsl sl
   13d88:	ldrdeq	ip, [r0], -r0
   13d8c:	andeq	ip, r0, r4, asr ip
   13d90:	andeq	ip, r0, r4, lsl #19
   13d94:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   13d98:	andeq	r0, r0, r2, ror #2
   13d9c:	andeq	ip, r0, r8, lsr r1
   13da0:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   13da4:	andeq	r0, r0, lr, asr r1
   13da8:	strheq	ip, [r0], -ip	; <UNPREDICTABLE>
   13dac:	andeq	r0, r0, sl, asr r1
   13db0:	andeq	ip, r0, ip, asr #32
   13db4:	andeq	r0, r0, r2, asr r1
   13db8:	andeq	fp, r0, r8, ror pc
   13dbc:	andeq	r0, r0, r6, asr r1
   13dc0:	andeq	fp, r0, r4, lsr #31
   13dc4:	andeq	r0, r0, lr, asr #2
   13dc8:	andeq	fp, r0, r4, ror #29
   13dcc:	andeq	r0, r0, sl, asr #2
   13dd0:	andeq	fp, r0, ip, ror lr
   13dd4:	muleq	r0, fp, r1
   13dd8:	andeq	ip, r0, r0, lsr #9
   13ddc:	muleq	r0, r1, r1
   13de0:	muleq	r0, r3, r1
   13de4:			; <UNDEFINED> instruction: 0x0000c3b4
   13de8:	andeq	r0, r0, r6, asr #2
   13dec:			; <UNDEFINED> instruction: 0x0000bdb4
   13df0:	andeq	ip, r0, r8, asr #7
   13df4:	andeq	ip, r0, ip, lsl #6
   13df8:	andeq	r0, r0, fp, lsl #3
   13dfc:	andeq	ip, r0, r8, lsl #5
   13e00:	andeq	sl, r0, r4, ror #2
   13e04:			; <UNDEFINED> instruction: 0x0000aeb4
   13e08:	muleq	r0, r8, sp
   13e0c:	andeq	sl, r0, r0, lsl lr
   13e10:	andeq	sl, r0, r0, ror #25
   13e14:	andeq	sl, r0, ip, ror ip
   13e18:	andeq	sl, r0, ip, ror lr
   13e1c:	muleq	r0, r8, r0
   13e20:	ldrdeq	sl, [r0], -ip
   13e24:	andeq	fp, r0, r8, asr r6
   13e28:	andeq	fp, r0, ip, ror #11
   13e2c:	andeq	fp, r0, r0, lsl #10
   13e30:	andeq	fp, r0, r0, lsl #7
   13e34:	andeq	fp, r0, r0, lsr #10
   13e38:	andeq	fp, r0, ip, lsl #6
   13e3c:	andeq	fp, r0, r0, lsl #5
   13e40:	muleq	r0, r0, r1
   13e44:	andeq	fp, r0, ip, asr #3
   13e48:	andeq	fp, r0, r0, lsl r1
   13e4c:	andeq	fp, r0, r4, asr #1
   13e50:	andeq	fp, r0, r0, ror r3
   13e54:	strdeq	fp, [r0], -ip
   13e58:	andeq	fp, r0, ip, lsr #32
   13e5c:	andeq	fp, r0, r8, ror r2
   13e60:	andeq	r0, r0, pc, lsl r2
   13e64:	andeq	r0, r0, r3, lsr #4
   13e68:	andeq	r0, r0, r5, lsr #4
   13e6c:	andeq	ip, r0, ip, lsl #23
   13e70:	andeq	r0, r0, r6, lsl #5
   13e74:	andeq	sp, r0, r0, asr #6
   13e78:			; <UNDEFINED> instruction: 0x0000cab8
   13e7c:	andeq	r9, r0, r0, asr #27
   13e80:	andeq	r0, r0, r2, lsl #5
   13e84:	andeq	sp, r0, ip, ror r2
   13e88:	andeq	r0, r0, lr, ror r2
   13e8c:	andeq	sp, r0, r0, ror #3
   13e90:	andeq	r0, r0, r6, ror r2
   13e94:	andeq	sp, r0, r4, lsl r1
   13e98:	andeq	r0, r0, r6, ror #4
   13e9c:	andeq	ip, r0, ip, lsr #31
   13ea0:	andeq	r0, r0, sl, ror r2
   13ea4:	andeq	sp, r0, r4, lsl #2
   13ea8:	andeq	r0, r0, r2, ror #4
   13eac:	andeq	ip, r0, r0, lsr pc
   13eb0:	andeq	r0, r0, lr, asr r2
   13eb4:			; <UNDEFINED> instruction: 0x0000ceb8
   13eb8:	andeq	r0, r0, r6, asr r2
   13ebc:	muleq	r0, r8, sp
   13ec0:	andeq	r0, r0, sl, asr r2
   13ec4:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   13ec8:	andeq	r0, r0, r2, asr r2
   13ecc:	andeq	ip, r0, r0, lsr #26
   13ed0:	andeq	r0, r0, lr, asr #4
   13ed4:	andeq	ip, r0, r8, lsl #25
   13ed8:	andeq	r0, r0, r2, ror r2
   13edc:	andeq	ip, r0, r4, lsl #31
   13ee0:	andeq	r0, r0, lr, ror #4
   13ee4:	andeq	ip, r0, r4, lsl pc
   13ee8:	andeq	r0, r0, sl, asr #4
   13eec:	andeq	ip, r0, r8, ror #23
   13ef0:	andeq	r0, r0, sl, ror #4
   13ef4:	andeq	ip, r0, r0, lsl #29
   13ef8:	andeq	r0, r0, sp, lsl r2
   13efc:	andeq	ip, r0, r8, lsl r8
   13f00:	andeq	r0, r0, r3, lsl r2
   13f04:	andeq	r0, r0, r5, lsl r2
   13f08:	andeq	ip, r0, r4, asr #14
   13f0c:	andeq	ip, r0, r8, ror r7
   13f10:	andeq	ip, r0, r4, asr #13
   13f14:	andeq	r0, r0, sp, lsl #4
   13f18:	andeq	ip, r0, r4, lsr r6
   13f1c:	andeq	r0, r0, sl, asr #5
   13f20:			; <UNDEFINED> instruction: 0x000002b9
   13f24:	andeq	r0, r0, r1, asr #5
   13f28:	andeq	r0, r0, r5, asr #5
   13f2c:	andeq	r0, r0, r7, asr #5
   13f30:	andeq	sp, r0, r4, lsl #10
   13f34:	andeq	r0, r0, sp, lsl #7
   13f38:	andeq	r0, r0, fp, lsr r3
   13f3c:	andeq	r0, r0, r3, asr #6
   13f40:	andeq	r0, r0, r7, asr #6
   13f44:	andeq	r0, r0, r9, asr #6
   13f48:			; <UNDEFINED> instruction: 0x0000deb0
   13f4c:			; <UNDEFINED> instruction: 0x0000c4b8
   13f50:	muleq	r0, r4, r9
   13f54:	andeq	sp, r0, r4, lsl #28
   13f58:	andeq	r0, r0, r1, asr #6
   13f5c:	andeq	sp, r0, r8, ror sp
   13f60:	andeq	r0, r0, r7, lsr r3
   13f64:	andeq	r0, r0, r9, lsr r3
   13f68:	ldr	r3, [pc, #-588]	; 13d24 <__snprintf_chk@plt+0x2c4c>
   13f6c:	cmp	r0, r3
   13f70:	beq	18c0c <__snprintf_chk@plt+0x7b34>
   13f74:	ble	14094 <__snprintf_chk@plt+0x2fbc>
   13f78:	ldr	r3, [pc, #-600]	; 13d28 <__snprintf_chk@plt+0x2c50>
   13f7c:	cmp	r0, r3
   13f80:	beq	18b64 <__snprintf_chk@plt+0x7a8c>
   13f84:	ble	1405c <__snprintf_chk@plt+0x2f84>
   13f88:	ldr	r3, [pc, #-612]	; 13d2c <__snprintf_chk@plt+0x2c54>
   13f8c:	cmp	r0, r3
   13f90:	beq	189fc <__snprintf_chk@plt+0x7924>
   13f94:	ble	14034 <__snprintf_chk@plt+0x2f5c>
   13f98:	ldr	r3, [pc, #-624]	; 13d30 <__snprintf_chk@plt+0x2c58>
   13f9c:	cmp	r0, r3
   13fa0:	beq	186e4 <__snprintf_chk@plt+0x760c>
   13fa4:	ble	1401c <__snprintf_chk@plt+0x2f44>
   13fa8:	cmp	r0, #516	; 0x204
   13fac:	beq	180b4 <__snprintf_chk@plt+0x6fdc>
   13fb0:	blt	17a3c <__snprintf_chk@plt+0x6964>
   13fb4:	ldr	r3, [pc, #-648]	; 13d34 <__snprintf_chk@plt+0x2c5c>
   13fb8:	cmp	r0, r3
   13fbc:	beq	16a84 <__snprintf_chk@plt+0x59ac>
   13fc0:	add	r3, r3, #1
   13fc4:	cmp	r0, r3
   13fc8:	bne	14010 <__snprintf_chk@plt+0x2f38>
   13fcc:	ldr	r0, [pc, #-668]	; 13d38 <__snprintf_chk@plt+0x2c60>
   13fd0:	add	r0, pc, r0
   13fd4:	bx	lr
   13fd8:	sub	r3, r3, #2
   13fdc:	cmp	r0, r3
   13fe0:	beq	17a30 <__snprintf_chk@plt+0x6958>
   13fe4:	bgt	16a78 <__snprintf_chk@plt+0x59a0>
   13fe8:	ldr	r0, [pc, #-692]	; 13d3c <__snprintf_chk@plt+0x2c64>
   13fec:	add	r0, pc, r0
   13ff0:	bx	lr
   13ff4:	ldr	r3, [pc, #-700]	; 13d40 <__snprintf_chk@plt+0x2c68>
   13ff8:	cmp	r0, r3
   13ffc:	beq	17a54 <__snprintf_chk@plt+0x697c>
   14000:	bgt	16a6c <__snprintf_chk@plt+0x5994>
   14004:	ldr	r0, [pc, #-712]	; 13d44 <__snprintf_chk@plt+0x2c6c>
   14008:	add	r0, pc, r0
   1400c:	bx	lr
   14010:	ldr	r0, [pc, #-720]	; 13d48 <__snprintf_chk@plt+0x2c70>
   14014:	add	r0, pc, r0
   14018:	bx	lr
   1401c:	cmp	r0, #512	; 0x200
   14020:	beq	17a48 <__snprintf_chk@plt+0x6970>
   14024:	bgt	16a60 <__snprintf_chk@plt+0x5988>
   14028:	ldr	r0, [pc, #-740]	; 13d4c <__snprintf_chk@plt+0x2c74>
   1402c:	add	r0, pc, r0
   14030:	bx	lr
   14034:	sub	r3, r3, #4
   14038:	cmp	r0, r3
   1403c:	beq	18330 <__snprintf_chk@plt+0x7258>
   14040:	ble	140dc <__snprintf_chk@plt+0x3004>
   14044:	cmp	r0, #508	; 0x1fc
   14048:	beq	17a78 <__snprintf_chk@plt+0x69a0>
   1404c:	bgt	16a54 <__snprintf_chk@plt+0x597c>
   14050:	ldr	r0, [pc, #-776]	; 13d50 <__snprintf_chk@plt+0x2c78>
   14054:	add	r0, pc, r0
   14058:	bx	lr
   1405c:	sub	r3, r3, #8
   14060:	cmp	r0, r3
   14064:	beq	18750 <__snprintf_chk@plt+0x7678>
   14068:	ble	141dc <__snprintf_chk@plt+0x3104>
   1406c:	ldr	r3, [pc, #-800]	; 13d54 <__snprintf_chk@plt+0x2c7c>
   14070:	cmp	r0, r3
   14074:	beq	18318 <__snprintf_chk@plt+0x7240>
   14078:	ble	141c4 <__snprintf_chk@plt+0x30ec>
   1407c:	cmp	r0, #500	; 0x1f4
   14080:	beq	17a0c <__snprintf_chk@plt+0x6934>
   14084:	bgt	16a48 <__snprintf_chk@plt+0x5970>
   14088:	ldr	r0, [pc, #-824]	; 13d58 <__snprintf_chk@plt+0x2c80>
   1408c:	add	r0, pc, r0
   14090:	bx	lr
   14094:	sub	r3, r3, #16
   14098:	cmp	r0, r3
   1409c:	beq	18a5c <__snprintf_chk@plt+0x7984>
   140a0:	ble	14134 <__snprintf_chk@plt+0x305c>
   140a4:	ldr	r3, [pc, #-848]	; 13d5c <__snprintf_chk@plt+0x2c84>
   140a8:	cmp	r0, r3
   140ac:	beq	1893c <__snprintf_chk@plt+0x7864>
   140b0:	ble	1410c <__snprintf_chk@plt+0x3034>
   140b4:	ldr	r3, [pc, #-860]	; 13d60 <__snprintf_chk@plt+0x2c88>
   140b8:	cmp	r0, r3
   140bc:	beq	18324 <__snprintf_chk@plt+0x724c>
   140c0:	ble	140f4 <__snprintf_chk@plt+0x301c>
   140c4:	cmp	r0, #484	; 0x1e4
   140c8:	beq	17a24 <__snprintf_chk@plt+0x694c>
   140cc:	bgt	16a3c <__snprintf_chk@plt+0x5964>
   140d0:	ldr	r0, [pc, #-884]	; 13d64 <__snprintf_chk@plt+0x2c8c>
   140d4:	add	r0, pc, r0
   140d8:	bx	lr
   140dc:	cmp	r0, #504	; 0x1f8
   140e0:	beq	17a18 <__snprintf_chk@plt+0x6940>
   140e4:	bgt	16a30 <__snprintf_chk@plt+0x5958>
   140e8:	ldr	r0, [pc, #-904]	; 13d68 <__snprintf_chk@plt+0x2c90>
   140ec:	add	r0, pc, r0
   140f0:	bx	lr
   140f4:	cmp	r0, #480	; 0x1e0
   140f8:	beq	17a00 <__snprintf_chk@plt+0x6928>
   140fc:	bgt	16a24 <__snprintf_chk@plt+0x594c>
   14100:	ldr	r0, [pc, #-924]	; 13d6c <__snprintf_chk@plt+0x2c94>
   14104:	add	r0, pc, r0
   14108:	bx	lr
   1410c:	sub	r3, r3, #4
   14110:	cmp	r0, r3
   14114:	beq	1833c <__snprintf_chk@plt+0x7264>
   14118:	ble	1416c <__snprintf_chk@plt+0x3094>
   1411c:	cmp	r0, #476	; 0x1dc
   14120:	beq	17a6c <__snprintf_chk@plt+0x6994>
   14124:	bgt	16a18 <__snprintf_chk@plt+0x5940>
   14128:	ldr	r0, [pc, #-960]	; 13d70 <__snprintf_chk@plt+0x2c98>
   1412c:	add	r0, pc, r0
   14130:	bx	lr
   14134:	sub	r3, r3, #8
   14138:	cmp	r0, r3
   1413c:	beq	1881c <__snprintf_chk@plt+0x7744>
   14140:	ble	1419c <__snprintf_chk@plt+0x30c4>
   14144:	ldr	r3, [pc, #-984]	; 13d74 <__snprintf_chk@plt+0x2c9c>
   14148:	cmp	r0, r3
   1414c:	beq	183d8 <__snprintf_chk@plt+0x7300>
   14150:	ble	14184 <__snprintf_chk@plt+0x30ac>
   14154:	cmp	r0, #468	; 0x1d4
   14158:	beq	172f4 <__snprintf_chk@plt+0x621c>
   1415c:	bgt	16a0c <__snprintf_chk@plt+0x5934>
   14160:	ldr	r0, [pc, #-1008]	; 13d78 <__snprintf_chk@plt+0x2ca0>
   14164:	add	r0, pc, r0
   14168:	bx	lr
   1416c:	cmp	r0, #472	; 0x1d8
   14170:	beq	172e8 <__snprintf_chk@plt+0x6210>
   14174:	bgt	16a00 <__snprintf_chk@plt+0x5928>
   14178:	ldr	r0, [pc, #-1028]	; 13d7c <__snprintf_chk@plt+0x2ca4>
   1417c:	add	r0, pc, r0
   14180:	bx	lr
   14184:	cmp	r0, #464	; 0x1d0
   14188:	beq	172dc <__snprintf_chk@plt+0x6204>
   1418c:	bgt	169f4 <__snprintf_chk@plt+0x591c>
   14190:	ldr	r0, [pc, #-1048]	; 13d80 <__snprintf_chk@plt+0x2ca8>
   14194:	add	r0, pc, r0
   14198:	bx	lr
   1419c:	sub	r3, r3, #4
   141a0:	cmp	r0, r3
   141a4:	beq	1830c <__snprintf_chk@plt+0x7234>
   141a8:	ble	14204 <__snprintf_chk@plt+0x312c>
   141ac:	cmp	r0, #460	; 0x1cc
   141b0:	beq	17a60 <__snprintf_chk@plt+0x6988>
   141b4:	bgt	169e8 <__snprintf_chk@plt+0x5910>
   141b8:	ldr	r0, [pc, #-1084]	; 13d84 <__snprintf_chk@plt+0x2cac>
   141bc:	add	r0, pc, r0
   141c0:	bx	lr
   141c4:	cmp	r0, #496	; 0x1f0
   141c8:	beq	1797c <__snprintf_chk@plt+0x68a4>
   141cc:	bgt	169dc <__snprintf_chk@plt+0x5904>
   141d0:	ldr	r0, [pc, #-1104]	; 13d88 <__snprintf_chk@plt+0x2cb0>
   141d4:	add	r0, pc, r0
   141d8:	bx	lr
   141dc:	sub	r3, r3, #4
   141e0:	cmp	r0, r3
   141e4:	beq	18420 <__snprintf_chk@plt+0x7348>
   141e8:	ble	1421c <__snprintf_chk@plt+0x3144>
   141ec:	cmp	r0, #492	; 0x1ec
   141f0:	beq	17300 <__snprintf_chk@plt+0x6228>
   141f4:	bgt	169d0 <__snprintf_chk@plt+0x58f8>
   141f8:	ldr	r0, [pc, #-1140]	; 13d8c <__snprintf_chk@plt+0x2cb4>
   141fc:	add	r0, pc, r0
   14200:	bx	lr
   14204:	cmp	r0, #456	; 0x1c8
   14208:	beq	1730c <__snprintf_chk@plt+0x6234>
   1420c:	bgt	169c4 <__snprintf_chk@plt+0x58ec>
   14210:	ldr	r0, [pc, #-1160]	; 13d90 <__snprintf_chk@plt+0x2cb8>
   14214:	add	r0, pc, r0
   14218:	bx	lr
   1421c:	cmp	r0, #488	; 0x1e8
   14220:	beq	17198 <__snprintf_chk@plt+0x60c0>
   14224:	bgt	169b8 <__snprintf_chk@plt+0x58e0>
   14228:	ldr	r0, [pc, #-1180]	; 13d94 <__snprintf_chk@plt+0x2cbc>
   1422c:	add	r0, pc, r0
   14230:	bx	lr
   14234:	cmp	r0, #340	; 0x154
   14238:	beq	18a38 <__snprintf_chk@plt+0x7960>
   1423c:	ble	142d4 <__snprintf_chk@plt+0x31fc>
   14240:	cmp	r0, #348	; 0x15c
   14244:	beq	188c4 <__snprintf_chk@plt+0x77ec>
   14248:	ble	142ac <__snprintf_chk@plt+0x31d4>
   1424c:	cmp	r0, #352	; 0x160
   14250:	beq	184b0 <__snprintf_chk@plt+0x73d8>
   14254:	ble	14290 <__snprintf_chk@plt+0x31b8>
   14258:	ldr	r3, [pc, #-1224]	; 13d98 <__snprintf_chk@plt+0x2cc0>
   1425c:	cmp	r0, r3
   14260:	beq	171bc <__snprintf_chk@plt+0x60e4>
   14264:	bgt	169ac <__snprintf_chk@plt+0x58d4>
   14268:	ldr	r0, [pc, #-1236]	; 13d9c <__snprintf_chk@plt+0x2cc4>
   1426c:	add	r0, pc, r0
   14270:	bx	lr
   14274:	sub	r3, r3, #2
   14278:	cmp	r0, r3
   1427c:	beq	171b0 <__snprintf_chk@plt+0x60d8>
   14280:	bgt	169a0 <__snprintf_chk@plt+0x58c8>
   14284:	ldr	r0, [pc, #-1260]	; 13da0 <__snprintf_chk@plt+0x2cc8>
   14288:	add	r0, pc, r0
   1428c:	bx	lr
   14290:	ldr	r3, [pc, #-1268]	; 13da4 <__snprintf_chk@plt+0x2ccc>
   14294:	cmp	r0, r3
   14298:	beq	171a4 <__snprintf_chk@plt+0x60cc>
   1429c:	bgt	16994 <__snprintf_chk@plt+0x58bc>
   142a0:	ldr	r0, [pc, #-1280]	; 13da8 <__snprintf_chk@plt+0x2cd0>
   142a4:	add	r0, pc, r0
   142a8:	bx	lr
   142ac:	cmp	r0, #344	; 0x158
   142b0:	beq	18480 <__snprintf_chk@plt+0x73a8>
   142b4:	ble	14308 <__snprintf_chk@plt+0x3230>
   142b8:	ldr	r3, [pc, #-1300]	; 13dac <__snprintf_chk@plt+0x2cd4>
   142bc:	cmp	r0, r3
   142c0:	beq	171f8 <__snprintf_chk@plt+0x6120>
   142c4:	bgt	16988 <__snprintf_chk@plt+0x58b0>
   142c8:	ldr	r0, [pc, #-1312]	; 13db0 <__snprintf_chk@plt+0x2cd8>
   142cc:	add	r0, pc, r0
   142d0:	bx	lr
   142d4:	cmp	r0, #332	; 0x14c
   142d8:	beq	188b8 <__snprintf_chk@plt+0x77e0>
   142dc:	ble	14340 <__snprintf_chk@plt+0x3268>
   142e0:	cmp	r0, #336	; 0x150
   142e4:	beq	184a4 <__snprintf_chk@plt+0x73cc>
   142e8:	ble	14324 <__snprintf_chk@plt+0x324c>
   142ec:	ldr	r3, [pc, #-1344]	; 13db4 <__snprintf_chk@plt+0x2cdc>
   142f0:	cmp	r0, r3
   142f4:	beq	171e0 <__snprintf_chk@plt+0x6108>
   142f8:	bgt	1697c <__snprintf_chk@plt+0x58a4>
   142fc:	ldr	r0, [pc, #-1356]	; 13db8 <__snprintf_chk@plt+0x2ce0>
   14300:	add	r0, pc, r0
   14304:	bx	lr
   14308:	ldr	r3, [pc, #-1364]	; 13dbc <__snprintf_chk@plt+0x2ce4>
   1430c:	cmp	r0, r3
   14310:	beq	171d4 <__snprintf_chk@plt+0x60fc>
   14314:	bgt	16970 <__snprintf_chk@plt+0x5898>
   14318:	ldr	r0, [pc, #-1376]	; 13dc0 <__snprintf_chk@plt+0x2ce8>
   1431c:	add	r0, pc, r0
   14320:	bx	lr
   14324:	ldr	r3, [pc, #-1384]	; 13dc4 <__snprintf_chk@plt+0x2cec>
   14328:	cmp	r0, r3
   1432c:	beq	171c8 <__snprintf_chk@plt+0x60f0>
   14330:	bgt	16964 <__snprintf_chk@plt+0x588c>
   14334:	ldr	r0, [pc, #-1396]	; 13dc8 <__snprintf_chk@plt+0x2cf0>
   14338:	add	r0, pc, r0
   1433c:	bx	lr
   14340:	cmp	r0, #328	; 0x148
   14344:	beq	18498 <__snprintf_chk@plt+0x73c0>
   14348:	ble	143d0 <__snprintf_chk@plt+0x32f8>
   1434c:	ldr	r3, [pc, #-1416]	; 13dcc <__snprintf_chk@plt+0x2cf4>
   14350:	cmp	r0, r3
   14354:	beq	171ec <__snprintf_chk@plt+0x6114>
   14358:	bgt	16958 <__snprintf_chk@plt+0x5880>
   1435c:	ldr	r0, [pc, #-1428]	; 13dd0 <__snprintf_chk@plt+0x2cf8>
   14360:	add	r0, pc, r0
   14364:	bx	lr
   14368:	sub	r3, r3, #4
   1436c:	cmp	r0, r3
   14370:	beq	18414 <__snprintf_chk@plt+0x733c>
   14374:	ble	143ec <__snprintf_chk@plt+0x3314>
   14378:	ldr	r3, [pc, #-1452]	; 13dd4 <__snprintf_chk@plt+0x2cfc>
   1437c:	cmp	r0, r3
   14380:	beq	179a0 <__snprintf_chk@plt+0x68c8>
   14384:	bgt	1694c <__snprintf_chk@plt+0x5874>
   14388:	ldr	r0, [pc, #-1464]	; 13dd8 <__snprintf_chk@plt+0x2d00>
   1438c:	add	r0, pc, r0
   14390:	bx	lr
   14394:	sub	r3, r3, #8
   14398:	cmp	r0, r3
   1439c:	beq	187ec <__snprintf_chk@plt+0x7714>
   143a0:	ble	14424 <__snprintf_chk@plt+0x334c>
   143a4:	ldr	r3, [pc, #-1488]	; 13ddc <__snprintf_chk@plt+0x2d04>
   143a8:	cmp	r0, r3
   143ac:	beq	1842c <__snprintf_chk@plt+0x7354>
   143b0:	ble	14408 <__snprintf_chk@plt+0x3330>
   143b4:	ldr	r3, [pc, #-1500]	; 13de0 <__snprintf_chk@plt+0x2d08>
   143b8:	cmp	r0, r3
   143bc:	beq	179b8 <__snprintf_chk@plt+0x68e0>
   143c0:	bgt	16940 <__snprintf_chk@plt+0x5868>
   143c4:	ldr	r0, [pc, #-1512]	; 13de4 <__snprintf_chk@plt+0x2d0c>
   143c8:	add	r0, pc, r0
   143cc:	bx	lr
   143d0:	ldr	r3, [pc, #-1520]	; 13de8 <__snprintf_chk@plt+0x2d10>
   143d4:	cmp	r0, r3
   143d8:	beq	179ac <__snprintf_chk@plt+0x68d4>
   143dc:	bgt	16934 <__snprintf_chk@plt+0x585c>
   143e0:	ldr	r0, [pc, #-1532]	; 13dec <__snprintf_chk@plt+0x2d14>
   143e4:	add	r0, pc, r0
   143e8:	bx	lr
   143ec:	sub	r3, r3, #2
   143f0:	cmp	r0, r3
   143f4:	beq	17994 <__snprintf_chk@plt+0x68bc>
   143f8:	bgt	16928 <__snprintf_chk@plt+0x5850>
   143fc:	ldr	r0, [pc, #-1556]	; 13df0 <__snprintf_chk@plt+0x2d18>
   14400:	add	r0, pc, r0
   14404:	bx	lr
   14408:	sub	r3, r3, #2
   1440c:	cmp	r0, r3
   14410:	beq	17988 <__snprintf_chk@plt+0x68b0>
   14414:	bgt	1691c <__snprintf_chk@plt+0x5844>
   14418:	ldr	r0, [pc, #-1580]	; 13df4 <__snprintf_chk@plt+0x2d1c>
   1441c:	add	r0, pc, r0
   14420:	bx	lr
   14424:	sub	r3, r3, #4
   14428:	cmp	r0, r3
   1442c:	beq	1845c <__snprintf_chk@plt+0x7384>
   14430:	ble	15678 <__snprintf_chk@plt+0x45a0>
   14434:	ldr	r3, [pc, #-1604]	; 13df8 <__snprintf_chk@plt+0x2d20>
   14438:	cmp	r0, r3
   1443c:	beq	17228 <__snprintf_chk@plt+0x6150>
   14440:	bgt	16910 <__snprintf_chk@plt+0x5838>
   14444:	ldr	r0, [pc, #-1616]	; 13dfc <__snprintf_chk@plt+0x2d24>
   14448:	add	r0, pc, r0
   1444c:	bx	lr
   14450:	ldr	r0, [pc, #-1624]	; 13e00 <__snprintf_chk@plt+0x2d28>
   14454:	add	r0, pc, r0
   14458:	bx	lr
   1445c:	cmp	r0, #149	; 0x95
   14460:	beq	18468 <__snprintf_chk@plt+0x7390>
   14464:	ble	144b0 <__snprintf_chk@plt+0x33d8>
   14468:	cmp	r0, #151	; 0x97
   1446c:	beq	1721c <__snprintf_chk@plt+0x6144>
   14470:	bgt	16904 <__snprintf_chk@plt+0x582c>
   14474:	ldr	r0, [pc, #-1656]	; 13e04 <__snprintf_chk@plt+0x2d2c>
   14478:	add	r0, pc, r0
   1447c:	bx	lr
   14480:	cmp	r0, #137	; 0x89
   14484:	beq	188ac <__snprintf_chk@plt+0x77d4>
   14488:	ble	144e0 <__snprintf_chk@plt+0x3408>
   1448c:	cmp	r0, #141	; 0x8d
   14490:	beq	18474 <__snprintf_chk@plt+0x739c>
   14494:	ble	144c8 <__snprintf_chk@plt+0x33f0>
   14498:	cmp	r0, #143	; 0x8f
   1449c:	beq	17210 <__snprintf_chk@plt+0x6138>
   144a0:	bgt	168f8 <__snprintf_chk@plt+0x5820>
   144a4:	ldr	r0, [pc, #-1700]	; 13e08 <__snprintf_chk@plt+0x2d30>
   144a8:	add	r0, pc, r0
   144ac:	bx	lr
   144b0:	cmp	r0, #147	; 0x93
   144b4:	beq	17204 <__snprintf_chk@plt+0x612c>
   144b8:	bgt	168ec <__snprintf_chk@plt+0x5814>
   144bc:	ldr	r0, [pc, #-1720]	; 13e0c <__snprintf_chk@plt+0x2d34>
   144c0:	add	r0, pc, r0
   144c4:	bx	lr
   144c8:	cmp	r0, #139	; 0x8b
   144cc:	beq	1724c <__snprintf_chk@plt+0x6174>
   144d0:	bgt	168e0 <__snprintf_chk@plt+0x5808>
   144d4:	ldr	r0, [pc, #-1740]	; 13e10 <__snprintf_chk@plt+0x2d38>
   144d8:	add	r0, pc, r0
   144dc:	bx	lr
   144e0:	cmp	r0, #133	; 0x85
   144e4:	beq	18450 <__snprintf_chk@plt+0x7378>
   144e8:	ble	14528 <__snprintf_chk@plt+0x3450>
   144ec:	cmp	r0, #135	; 0x87
   144f0:	beq	17240 <__snprintf_chk@plt+0x6168>
   144f4:	bgt	168d4 <__snprintf_chk@plt+0x57fc>
   144f8:	ldr	r0, [pc, #-1772]	; 13e14 <__snprintf_chk@plt+0x2d3c>
   144fc:	add	r0, pc, r0
   14500:	bx	lr
   14504:	cmp	r0, #155	; 0x9b
   14508:	beq	17234 <__snprintf_chk@plt+0x615c>
   1450c:	bgt	168c8 <__snprintf_chk@plt+0x57f0>
   14510:	ldr	r0, [pc, #-1792]	; 13e18 <__snprintf_chk@plt+0x2d40>
   14514:	add	r0, pc, r0
   14518:	bx	lr
   1451c:	ldr	r0, [pc, #-1800]	; 13e1c <__snprintf_chk@plt+0x2d44>
   14520:	add	r0, pc, r0
   14524:	bx	lr
   14528:	cmp	r0, #131	; 0x83
   1452c:	beq	17270 <__snprintf_chk@plt+0x6198>
   14530:	bgt	168bc <__snprintf_chk@plt+0x57e4>
   14534:	ldr	r0, [pc, #-1820]	; 13e20 <__snprintf_chk@plt+0x2d48>
   14538:	add	r0, pc, r0
   1453c:	bx	lr
   14540:	cmp	r0, #252	; 0xfc
   14544:	beq	17264 <__snprintf_chk@plt+0x618c>
   14548:	bgt	168b0 <__snprintf_chk@plt+0x57d8>
   1454c:	ldr	r0, [pc, #-1840]	; 13e24 <__snprintf_chk@plt+0x2d4c>
   14550:	add	r0, pc, r0
   14554:	bx	lr
   14558:	cmp	r0, #246	; 0xf6
   1455c:	beq	18444 <__snprintf_chk@plt+0x736c>
   14560:	ble	145e8 <__snprintf_chk@plt+0x3510>
   14564:	cmp	r0, #248	; 0xf8
   14568:	beq	17258 <__snprintf_chk@plt+0x6180>
   1456c:	bgt	168a4 <__snprintf_chk@plt+0x57cc>
   14570:	ldr	r0, [pc, #-1872]	; 13e28 <__snprintf_chk@plt+0x2d50>
   14574:	add	r0, pc, r0
   14578:	bx	lr
   1457c:	cmp	r0, #234	; 0xea
   14580:	beq	188e8 <__snprintf_chk@plt+0x7810>
   14584:	ble	146d8 <__snprintf_chk@plt+0x3600>
   14588:	cmp	r0, #238	; 0xee
   1458c:	beq	18504 <__snprintf_chk@plt+0x742c>
   14590:	ble	146c0 <__snprintf_chk@plt+0x35e8>
   14594:	cmp	r0, #240	; 0xf0
   14598:	beq	170cc <__snprintf_chk@plt+0x5ff4>
   1459c:	bgt	16898 <__snprintf_chk@plt+0x57c0>
   145a0:	ldr	r0, [pc, #-1916]	; 13e2c <__snprintf_chk@plt+0x2d54>
   145a4:	add	r0, pc, r0
   145a8:	bx	lr
   145ac:	cmp	r0, #210	; 0xd2
   145b0:	beq	18abc <__snprintf_chk@plt+0x79e4>
   145b4:	ble	1463c <__snprintf_chk@plt+0x3564>
   145b8:	cmp	r0, #218	; 0xda
   145bc:	beq	18954 <__snprintf_chk@plt+0x787c>
   145c0:	ble	14618 <__snprintf_chk@plt+0x3540>
   145c4:	cmp	r0, #222	; 0xde
   145c8:	beq	184f8 <__snprintf_chk@plt+0x7420>
   145cc:	ble	14600 <__snprintf_chk@plt+0x3528>
   145d0:	cmp	r0, #224	; 0xe0
   145d4:	beq	170e4 <__snprintf_chk@plt+0x600c>
   145d8:	bgt	1688c <__snprintf_chk@plt+0x57b4>
   145dc:	ldr	r0, [pc, #-1972]	; 13e30 <__snprintf_chk@plt+0x2d58>
   145e0:	add	r0, pc, r0
   145e4:	bx	lr
   145e8:	cmp	r0, #244	; 0xf4
   145ec:	beq	170d8 <__snprintf_chk@plt+0x6000>
   145f0:	bgt	16880 <__snprintf_chk@plt+0x57a8>
   145f4:	ldr	r0, [pc, #-1992]	; 13e34 <__snprintf_chk@plt+0x2d5c>
   145f8:	add	r0, pc, r0
   145fc:	bx	lr
   14600:	cmp	r0, #220	; 0xdc
   14604:	beq	17114 <__snprintf_chk@plt+0x603c>
   14608:	bgt	16874 <__snprintf_chk@plt+0x579c>
   1460c:	ldr	r0, [pc, #-2012]	; 13e38 <__snprintf_chk@plt+0x2d60>
   14610:	add	r0, pc, r0
   14614:	bx	lr
   14618:	cmp	r0, #214	; 0xd6
   1461c:	beq	184ec <__snprintf_chk@plt+0x7414>
   14620:	ble	1466c <__snprintf_chk@plt+0x3594>
   14624:	cmp	r0, #216	; 0xd8
   14628:	beq	17120 <__snprintf_chk@plt+0x6048>
   1462c:	bgt	16868 <__snprintf_chk@plt+0x5790>
   14630:	ldr	r0, [pc, #-2044]	; 13e3c <__snprintf_chk@plt+0x2d64>
   14634:	add	r0, pc, r0
   14638:	bx	lr
   1463c:	cmp	r0, #202	; 0xca
   14640:	beq	188d0 <__snprintf_chk@plt+0x77f8>
   14644:	ble	1469c <__snprintf_chk@plt+0x35c4>
   14648:	cmp	r0, #206	; 0xce
   1464c:	beq	184d4 <__snprintf_chk@plt+0x73fc>
   14650:	ble	14684 <__snprintf_chk@plt+0x35ac>
   14654:	cmp	r0, #208	; 0xd0
   14658:	beq	17108 <__snprintf_chk@plt+0x6030>
   1465c:	bgt	1685c <__snprintf_chk@plt+0x5784>
   14660:	ldr	r0, [pc, #-2088]	; 13e40 <__snprintf_chk@plt+0x2d68>
   14664:	add	r0, pc, r0
   14668:	bx	lr
   1466c:	cmp	r0, #212	; 0xd4
   14670:	beq	170fc <__snprintf_chk@plt+0x6024>
   14674:	bgt	16850 <__snprintf_chk@plt+0x5778>
   14678:	ldr	r0, [pc, #-2108]	; 13e44 <__snprintf_chk@plt+0x2d6c>
   1467c:	add	r0, pc, r0
   14680:	bx	lr
   14684:	cmp	r0, #204	; 0xcc
   14688:	beq	170f0 <__snprintf_chk@plt+0x6018>
   1468c:	bgt	16844 <__snprintf_chk@plt+0x576c>
   14690:	ldr	r0, [pc, #-2128]	; 13e48 <__snprintf_chk@plt+0x2d70>
   14694:	add	r0, pc, r0
   14698:	bx	lr
   1469c:	cmp	r0, #198	; 0xc6
   146a0:	beq	184bc <__snprintf_chk@plt+0x73e4>
   146a4:	ble	146fc <__snprintf_chk@plt+0x3624>
   146a8:	cmp	r0, #200	; 0xc8
   146ac:	beq	1715c <__snprintf_chk@plt+0x6084>
   146b0:	bgt	16838 <__snprintf_chk@plt+0x5760>
   146b4:	ldr	r0, [pc, #-2160]	; 13e4c <__snprintf_chk@plt+0x2d74>
   146b8:	add	r0, pc, r0
   146bc:	bx	lr
   146c0:	cmp	r0, #236	; 0xec
   146c4:	beq	17180 <__snprintf_chk@plt+0x60a8>
   146c8:	bgt	1682c <__snprintf_chk@plt+0x5754>
   146cc:	ldr	r0, [pc, #-2180]	; 13e50 <__snprintf_chk@plt+0x2d78>
   146d0:	add	r0, pc, r0
   146d4:	bx	lr
   146d8:	cmp	r0, #230	; 0xe6
   146dc:	beq	1848c <__snprintf_chk@plt+0x73b4>
   146e0:	ble	14714 <__snprintf_chk@plt+0x363c>
   146e4:	cmp	r0, #232	; 0xe8
   146e8:	beq	1718c <__snprintf_chk@plt+0x60b4>
   146ec:	bgt	16820 <__snprintf_chk@plt+0x5748>
   146f0:	ldr	r0, [pc, #-2212]	; 13e54 <__snprintf_chk@plt+0x2d7c>
   146f4:	add	r0, pc, r0
   146f8:	bx	lr
   146fc:	cmp	r0, #196	; 0xc4
   14700:	beq	17174 <__snprintf_chk@plt+0x609c>
   14704:	bgt	16814 <__snprintf_chk@plt+0x573c>
   14708:	ldr	r0, [pc, #-2232]	; 13e58 <__snprintf_chk@plt+0x2d80>
   1470c:	add	r0, pc, r0
   14710:	bx	lr
   14714:	cmp	r0, #228	; 0xe4
   14718:	beq	17168 <__snprintf_chk@plt+0x6090>
   1471c:	bgt	16808 <__snprintf_chk@plt+0x5730>
   14720:	ldr	r0, [pc, #-2252]	; 13e5c <__snprintf_chk@plt+0x2d84>
   14724:	add	r0, pc, r0
   14728:	bx	lr
   1472c:	sub	r3, r3, #16
   14730:	cmp	r0, r3
   14734:	beq	18a44 <__snprintf_chk@plt+0x796c>
   14738:	ble	14a54 <__snprintf_chk@plt+0x397c>
   1473c:	ldr	r3, [pc, #-2276]	; 13e60 <__snprintf_chk@plt+0x2d88>
   14740:	cmp	r0, r3
   14744:	beq	18744 <__snprintf_chk@plt+0x766c>
   14748:	ble	14a28 <__snprintf_chk@plt+0x3950>
   1474c:	ldr	r3, [pc, #-2288]	; 13e64 <__snprintf_chk@plt+0x2d8c>
   14750:	cmp	r0, r3
   14754:	beq	18234 <__snprintf_chk@plt+0x715c>
   14758:	ble	147d8 <__snprintf_chk@plt+0x3700>
   1475c:	ldr	r3, [pc, #-2300]	; 13e68 <__snprintf_chk@plt+0x2d90>
   14760:	cmp	r0, r3
   14764:	beq	17dfc <__snprintf_chk@plt+0x6d24>
   14768:	bgt	167fc <__snprintf_chk@plt+0x5724>
   1476c:	ldr	r0, [pc, #-2312]	; 13e6c <__snprintf_chk@plt+0x2d94>
   14770:	add	r0, pc, r0
   14774:	bx	lr
   14778:	cmp	r0, #616	; 0x268
   1477c:	beq	18bd0 <__snprintf_chk@plt+0x7af8>
   14780:	ble	14878 <__snprintf_chk@plt+0x37a0>
   14784:	cmp	r0, #632	; 0x278
   14788:	beq	18aec <__snprintf_chk@plt+0x7a14>
   1478c:	ble	14844 <__snprintf_chk@plt+0x376c>
   14790:	cmp	r0, #640	; 0x280
   14794:	beq	189cc <__snprintf_chk@plt+0x78f4>
   14798:	ble	1481c <__snprintf_chk@plt+0x3744>
   1479c:	cmp	r0, #644	; 0x284
   147a0:	beq	186fc <__snprintf_chk@plt+0x7624>
   147a4:	ble	14800 <__snprintf_chk@plt+0x3728>
   147a8:	ldr	r3, [pc, #-2368]	; 13e70 <__snprintf_chk@plt+0x2d98>
   147ac:	cmp	r0, r3
   147b0:	beq	1809c <__snprintf_chk@plt+0x6fc4>
   147b4:	blt	17e08 <__snprintf_chk@plt+0x6d30>
   147b8:	add	r3, r3, #1
   147bc:	cmp	r0, r3
   147c0:	beq	167f0 <__snprintf_chk@plt+0x5718>
   147c4:	cmp	r0, #648	; 0x288
   147c8:	bne	147f4 <__snprintf_chk@plt+0x371c>
   147cc:	ldr	r0, [pc, #-2400]	; 13e74 <__snprintf_chk@plt+0x2d9c>
   147d0:	add	r0, pc, r0
   147d4:	bx	lr
   147d8:	sub	r3, r3, #2
   147dc:	cmp	r0, r3
   147e0:	beq	17df0 <__snprintf_chk@plt+0x6d18>
   147e4:	bgt	167e4 <__snprintf_chk@plt+0x570c>
   147e8:	ldr	r0, [pc, #-2424]	; 13e78 <__snprintf_chk@plt+0x2da0>
   147ec:	add	r0, pc, r0
   147f0:	bx	lr
   147f4:	ldr	r0, [pc, #-2432]	; 13e7c <__snprintf_chk@plt+0x2da4>
   147f8:	add	r0, pc, r0
   147fc:	bx	lr
   14800:	ldr	r3, [pc, #-2440]	; 13e80 <__snprintf_chk@plt+0x2da8>
   14804:	cmp	r0, r3
   14808:	beq	17de4 <__snprintf_chk@plt+0x6d0c>
   1480c:	bgt	167d8 <__snprintf_chk@plt+0x5700>
   14810:	ldr	r0, [pc, #-2452]	; 13e84 <__snprintf_chk@plt+0x2dac>
   14814:	add	r0, pc, r0
   14818:	bx	lr
   1481c:	cmp	r0, #636	; 0x27c
   14820:	beq	18300 <__snprintf_chk@plt+0x7228>
   14824:	ble	148b8 <__snprintf_chk@plt+0x37e0>
   14828:	ldr	r3, [pc, #-2472]	; 13e88 <__snprintf_chk@plt+0x2db0>
   1482c:	cmp	r0, r3
   14830:	beq	17dd8 <__snprintf_chk@plt+0x6d00>
   14834:	bgt	167cc <__snprintf_chk@plt+0x56f4>
   14838:	ldr	r0, [pc, #-2484]	; 13e8c <__snprintf_chk@plt+0x2db4>
   1483c:	add	r0, pc, r0
   14840:	bx	lr
   14844:	cmp	r0, #624	; 0x270
   14848:	beq	187a4 <__snprintf_chk@plt+0x76cc>
   1484c:	ble	149c8 <__snprintf_chk@plt+0x38f0>
   14850:	cmp	r0, #628	; 0x274
   14854:	beq	18204 <__snprintf_chk@plt+0x712c>
   14858:	ble	149ac <__snprintf_chk@plt+0x38d4>
   1485c:	ldr	r3, [pc, #-2516]	; 13e90 <__snprintf_chk@plt+0x2db8>
   14860:	cmp	r0, r3
   14864:	beq	17dcc <__snprintf_chk@plt+0x6cf4>
   14868:	bgt	167c0 <__snprintf_chk@plt+0x56e8>
   1486c:	ldr	r0, [pc, #-2528]	; 13e94 <__snprintf_chk@plt+0x2dbc>
   14870:	add	r0, pc, r0
   14874:	bx	lr
   14878:	cmp	r0, #600	; 0x258
   1487c:	beq	18a2c <__snprintf_chk@plt+0x7954>
   14880:	ble	14918 <__snprintf_chk@plt+0x3840>
   14884:	cmp	r0, #608	; 0x260
   14888:	beq	188dc <__snprintf_chk@plt+0x7804>
   1488c:	ble	148f0 <__snprintf_chk@plt+0x3818>
   14890:	cmp	r0, #612	; 0x264
   14894:	beq	184c8 <__snprintf_chk@plt+0x73f0>
   14898:	ble	148d4 <__snprintf_chk@plt+0x37fc>
   1489c:	ldr	r3, [pc, #-2572]	; 13e98 <__snprintf_chk@plt+0x2dc0>
   148a0:	cmp	r0, r3
   148a4:	beq	17150 <__snprintf_chk@plt+0x6078>
   148a8:	bgt	167b4 <__snprintf_chk@plt+0x56dc>
   148ac:	ldr	r0, [pc, #-2584]	; 13e9c <__snprintf_chk@plt+0x2dc4>
   148b0:	add	r0, pc, r0
   148b4:	bx	lr
   148b8:	ldr	r3, [pc, #-2592]	; 13ea0 <__snprintf_chk@plt+0x2dc8>
   148bc:	cmp	r0, r3
   148c0:	beq	17138 <__snprintf_chk@plt+0x6060>
   148c4:	bgt	167a8 <__snprintf_chk@plt+0x56d0>
   148c8:	ldr	r0, [pc, #-2604]	; 13ea4 <__snprintf_chk@plt+0x2dcc>
   148cc:	add	r0, pc, r0
   148d0:	bx	lr
   148d4:	ldr	r3, [pc, #-2612]	; 13ea8 <__snprintf_chk@plt+0x2dd0>
   148d8:	cmp	r0, r3
   148dc:	beq	1712c <__snprintf_chk@plt+0x6054>
   148e0:	bgt	1679c <__snprintf_chk@plt+0x56c4>
   148e4:	ldr	r0, [pc, #-2624]	; 13eac <__snprintf_chk@plt+0x2dd4>
   148e8:	add	r0, pc, r0
   148ec:	bx	lr
   148f0:	cmp	r0, #604	; 0x25c
   148f4:	beq	184e0 <__snprintf_chk@plt+0x7408>
   148f8:	ble	1494c <__snprintf_chk@plt+0x3874>
   148fc:	ldr	r3, [pc, #-2644]	; 13eb0 <__snprintf_chk@plt+0x2dd8>
   14900:	cmp	r0, r3
   14904:	beq	17144 <__snprintf_chk@plt+0x606c>
   14908:	bgt	16790 <__snprintf_chk@plt+0x56b8>
   1490c:	ldr	r0, [pc, #-2656]	; 13eb4 <__snprintf_chk@plt+0x2ddc>
   14910:	add	r0, pc, r0
   14914:	bx	lr
   14918:	cmp	r0, #592	; 0x250
   1491c:	beq	187b0 <__snprintf_chk@plt+0x76d8>
   14920:	ble	14984 <__snprintf_chk@plt+0x38ac>
   14924:	cmp	r0, #596	; 0x254
   14928:	beq	181c8 <__snprintf_chk@plt+0x70f0>
   1492c:	ble	14968 <__snprintf_chk@plt+0x3890>
   14930:	ldr	r3, [pc, #-2688]	; 13eb8 <__snprintf_chk@plt+0x2de0>
   14934:	cmp	r0, r3
   14938:	beq	17e5c <__snprintf_chk@plt+0x6d84>
   1493c:	bgt	16784 <__snprintf_chk@plt+0x56ac>
   14940:	ldr	r0, [pc, #-2700]	; 13ebc <__snprintf_chk@plt+0x2de4>
   14944:	add	r0, pc, r0
   14948:	bx	lr
   1494c:	ldr	r3, [pc, #-2708]	; 13ec0 <__snprintf_chk@plt+0x2de8>
   14950:	cmp	r0, r3
   14954:	beq	17e50 <__snprintf_chk@plt+0x6d78>
   14958:	bgt	16778 <__snprintf_chk@plt+0x56a0>
   1495c:	ldr	r0, [pc, #-2720]	; 13ec4 <__snprintf_chk@plt+0x2dec>
   14960:	add	r0, pc, r0
   14964:	bx	lr
   14968:	ldr	r3, [pc, #-2728]	; 13ec8 <__snprintf_chk@plt+0x2df0>
   1496c:	cmp	r0, r3
   14970:	beq	17e80 <__snprintf_chk@plt+0x6da8>
   14974:	bgt	1676c <__snprintf_chk@plt+0x5694>
   14978:	ldr	r0, [pc, #-2740]	; 13ecc <__snprintf_chk@plt+0x2df4>
   1497c:	add	r0, pc, r0
   14980:	bx	lr
   14984:	cmp	r0, #588	; 0x24c
   14988:	beq	181b0 <__snprintf_chk@plt+0x70d8>
   1498c:	ble	149f0 <__snprintf_chk@plt+0x3918>
   14990:	ldr	r3, [pc, #-2760]	; 13ed0 <__snprintf_chk@plt+0x2df8>
   14994:	cmp	r0, r3
   14998:	beq	17e68 <__snprintf_chk@plt+0x6d90>
   1499c:	bgt	16760 <__snprintf_chk@plt+0x5688>
   149a0:	ldr	r0, [pc, #-2772]	; 13ed4 <__snprintf_chk@plt+0x2dfc>
   149a4:	add	r0, pc, r0
   149a8:	bx	lr
   149ac:	ldr	r3, [pc, #-2780]	; 13ed8 <__snprintf_chk@plt+0x2e00>
   149b0:	cmp	r0, r3
   149b4:	beq	17e74 <__snprintf_chk@plt+0x6d9c>
   149b8:	bgt	16754 <__snprintf_chk@plt+0x567c>
   149bc:	ldr	r0, [pc, #-2792]	; 13edc <__snprintf_chk@plt+0x2e04>
   149c0:	add	r0, pc, r0
   149c4:	bx	lr
   149c8:	cmp	r0, #620	; 0x26c
   149cc:	beq	181bc <__snprintf_chk@plt+0x70e4>
   149d0:	ble	14a0c <__snprintf_chk@plt+0x3934>
   149d4:	ldr	r3, [pc, #-2812]	; 13ee0 <__snprintf_chk@plt+0x2e08>
   149d8:	cmp	r0, r3
   149dc:	beq	17e2c <__snprintf_chk@plt+0x6d54>
   149e0:	bgt	16748 <__snprintf_chk@plt+0x5670>
   149e4:	ldr	r0, [pc, #-2824]	; 13ee4 <__snprintf_chk@plt+0x2e0c>
   149e8:	add	r0, pc, r0
   149ec:	bx	lr
   149f0:	ldr	r3, [pc, #-2832]	; 13ee8 <__snprintf_chk@plt+0x2e10>
   149f4:	cmp	r0, r3
   149f8:	beq	17e44 <__snprintf_chk@plt+0x6d6c>
   149fc:	bgt	1673c <__snprintf_chk@plt+0x5664>
   14a00:	ldr	r0, [pc, #-2844]	; 13eec <__snprintf_chk@plt+0x2e14>
   14a04:	add	r0, pc, r0
   14a08:	bx	lr
   14a0c:	ldr	r3, [pc, #-2852]	; 13ef0 <__snprintf_chk@plt+0x2e18>
   14a10:	cmp	r0, r3
   14a14:	beq	17e38 <__snprintf_chk@plt+0x6d60>
   14a18:	bgt	16730 <__snprintf_chk@plt+0x5658>
   14a1c:	ldr	r0, [pc, #-2864]	; 13ef4 <__snprintf_chk@plt+0x2e1c>
   14a20:	add	r0, pc, r0
   14a24:	bx	lr
   14a28:	sub	r3, r3, #4
   14a2c:	cmp	r0, r3
   14a30:	beq	181d4 <__snprintf_chk@plt+0x70fc>
   14a34:	ble	14a90 <__snprintf_chk@plt+0x39b8>
   14a38:	ldr	r3, [pc, #-2888]	; 13ef8 <__snprintf_chk@plt+0x2e20>
   14a3c:	cmp	r0, r3
   14a40:	beq	17e20 <__snprintf_chk@plt+0x6d48>
   14a44:	bgt	16724 <__snprintf_chk@plt+0x564c>
   14a48:	ldr	r0, [pc, #-2900]	; 13efc <__snprintf_chk@plt+0x2e24>
   14a4c:	add	r0, pc, r0
   14a50:	bx	lr
   14a54:	sub	r3, r3, #8
   14a58:	cmp	r0, r3
   14a5c:	beq	187bc <__snprintf_chk@plt+0x76e4>
   14a60:	ble	14ac8 <__snprintf_chk@plt+0x39f0>
   14a64:	ldr	r3, [pc, #-2924]	; 13f00 <__snprintf_chk@plt+0x2e28>
   14a68:	cmp	r0, r3
   14a6c:	beq	18144 <__snprintf_chk@plt+0x706c>
   14a70:	ble	14aac <__snprintf_chk@plt+0x39d4>
   14a74:	ldr	r3, [pc, #-2936]	; 13f04 <__snprintf_chk@plt+0x2e2c>
   14a78:	cmp	r0, r3
   14a7c:	beq	17f34 <__snprintf_chk@plt+0x6e5c>
   14a80:	bgt	16718 <__snprintf_chk@plt+0x5640>
   14a84:	ldr	r0, [pc, #-2948]	; 13f08 <__snprintf_chk@plt+0x2e30>
   14a88:	add	r0, pc, r0
   14a8c:	bx	lr
   14a90:	sub	r3, r3, #2
   14a94:	cmp	r0, r3
   14a98:	beq	17e14 <__snprintf_chk@plt+0x6d3c>
   14a9c:	bgt	1670c <__snprintf_chk@plt+0x5634>
   14aa0:	ldr	r0, [pc, #-2972]	; 13f0c <__snprintf_chk@plt+0x2e34>
   14aa4:	add	r0, pc, r0
   14aa8:	bx	lr
   14aac:	sub	r3, r3, #2
   14ab0:	cmp	r0, r3
   14ab4:	beq	17f28 <__snprintf_chk@plt+0x6e50>
   14ab8:	bgt	16700 <__snprintf_chk@plt+0x5628>
   14abc:	ldr	r0, [pc, #-2996]	; 13f10 <__snprintf_chk@plt+0x2e38>
   14ac0:	add	r0, pc, r0
   14ac4:	bx	lr
   14ac8:	sub	r3, r3, #4
   14acc:	cmp	r0, r3
   14ad0:	beq	1812c <__snprintf_chk@plt+0x7054>
   14ad4:	ble	14c04 <__snprintf_chk@plt+0x3b2c>
   14ad8:	ldr	r3, [pc, #-3020]	; 13f14 <__snprintf_chk@plt+0x2e3c>
   14adc:	cmp	r0, r3
   14ae0:	beq	17f70 <__snprintf_chk@plt+0x6e98>
   14ae4:	bgt	166f4 <__snprintf_chk@plt+0x561c>
   14ae8:	ldr	r0, [pc, #-3032]	; 13f18 <__snprintf_chk@plt+0x2e40>
   14aec:	add	r0, pc, r0
   14af0:	bx	lr
   14af4:	ldr	r3, [pc, #-3040]	; 13f1c <__snprintf_chk@plt+0x2e44>
   14af8:	cmp	r0, r3
   14afc:	beq	18c90 <__snprintf_chk@plt+0x7bb8>
   14b00:	bgt	15124 <__snprintf_chk@plt+0x404c>
   14b04:	sub	r3, r3, #33	; 0x21
   14b08:	cmp	r0, r3
   14b0c:	beq	18bc4 <__snprintf_chk@plt+0x7aec>
   14b10:	ble	150d8 <__snprintf_chk@plt+0x4000>
   14b14:	ldr	r3, [pc, #-3068]	; 13f20 <__snprintf_chk@plt+0x2e48>
   14b18:	cmp	r0, r3
   14b1c:	beq	18ae0 <__snprintf_chk@plt+0x7a08>
   14b20:	ble	156b0 <__snprintf_chk@plt+0x45d8>
   14b24:	ldr	r3, [pc, #-3080]	; 13f24 <__snprintf_chk@plt+0x2e4c>
   14b28:	cmp	r0, r3
   14b2c:	beq	18960 <__snprintf_chk@plt+0x7888>
   14b30:	ble	150ac <__snprintf_chk@plt+0x3fd4>
   14b34:	ldr	r3, [pc, #-3092]	; 13f28 <__snprintf_chk@plt+0x2e50>
   14b38:	cmp	r0, r3
   14b3c:	beq	18660 <__snprintf_chk@plt+0x7588>
   14b40:	ble	15574 <__snprintf_chk@plt+0x449c>
   14b44:	ldr	r3, [pc, #-3104]	; 13f2c <__snprintf_chk@plt+0x2e54>
   14b48:	cmp	r0, r3
   14b4c:	beq	18078 <__snprintf_chk@plt+0x6fa0>
   14b50:	blt	17f64 <__snprintf_chk@plt+0x6e8c>
   14b54:	cmp	r0, #712	; 0x2c8
   14b58:	beq	166e8 <__snprintf_chk@plt+0x5610>
   14b5c:	add	r3, r3, #2
   14b60:	cmp	r0, r3
   14b64:	bne	15568 <__snprintf_chk@plt+0x4490>
   14b68:	ldr	r0, [pc, #-3136]	; 13f30 <__snprintf_chk@plt+0x2e58>
   14b6c:	add	r0, pc, r0
   14b70:	bx	lr
   14b74:	ldr	r3, [pc, #-3144]	; 13f34 <__snprintf_chk@plt+0x2e5c>
   14b78:	cmp	r0, r3
   14b7c:	beq	1902c <__snprintf_chk@plt+0x7f54>
   14b80:	bgt	14ee0 <__snprintf_chk@plt+0x3e08>
   14b84:	cmp	r0, #844	; 0x34c
   14b88:	beq	18ffc <__snprintf_chk@plt+0x7f24>
   14b8c:	bgt	14e80 <__snprintf_chk@plt+0x3da8>
   14b90:	sub	r3, r3, #98	; 0x62
   14b94:	cmp	r0, r3
   14b98:	beq	18c00 <__snprintf_chk@plt+0x7b28>
   14b9c:	ble	14cb0 <__snprintf_chk@plt+0x3bd8>
   14ba0:	ldr	r3, [pc, #-3184]	; 13f38 <__snprintf_chk@plt+0x2e60>
   14ba4:	cmp	r0, r3
   14ba8:	beq	18b40 <__snprintf_chk@plt+0x7a68>
   14bac:	ble	14c74 <__snprintf_chk@plt+0x3b9c>
   14bb0:	ldr	r3, [pc, #-3196]	; 13f3c <__snprintf_chk@plt+0x2e64>
   14bb4:	cmp	r0, r3
   14bb8:	beq	189c0 <__snprintf_chk@plt+0x78e8>
   14bbc:	ble	14c48 <__snprintf_chk@plt+0x3b70>
   14bc0:	ldr	r3, [pc, #-3208]	; 13f40 <__snprintf_chk@plt+0x2e68>
   14bc4:	cmp	r0, r3
   14bc8:	beq	186f0 <__snprintf_chk@plt+0x7618>
   14bcc:	ble	14c2c <__snprintf_chk@plt+0x3b54>
   14bd0:	ldr	r3, [pc, #-3220]	; 13f44 <__snprintf_chk@plt+0x2e6c>
   14bd4:	cmp	r0, r3
   14bd8:	beq	1806c <__snprintf_chk@plt+0x6f94>
   14bdc:	blt	17f58 <__snprintf_chk@plt+0x6e80>
   14be0:	add	r3, r3, #1
   14be4:	cmp	r0, r3
   14be8:	beq	166dc <__snprintf_chk@plt+0x5604>
   14bec:	add	r3, r3, #1
   14bf0:	cmp	r0, r3
   14bf4:	bne	14c20 <__snprintf_chk@plt+0x3b48>
   14bf8:	ldr	r0, [pc, #-3256]	; 13f48 <__snprintf_chk@plt+0x2e70>
   14bfc:	add	r0, pc, r0
   14c00:	bx	lr
   14c04:	sub	r3, r3, #2
   14c08:	cmp	r0, r3
   14c0c:	beq	17f4c <__snprintf_chk@plt+0x6e74>
   14c10:	bgt	166d0 <__snprintf_chk@plt+0x55f8>
   14c14:	ldr	r0, [pc, #-3280]	; 13f4c <__snprintf_chk@plt+0x2e74>
   14c18:	add	r0, pc, r0
   14c1c:	bx	lr
   14c20:	ldr	r0, [pc, #-3288]	; 13f50 <__snprintf_chk@plt+0x2e78>
   14c24:	add	r0, pc, r0
   14c28:	bx	lr
   14c2c:	sub	r3, r3, #2
   14c30:	cmp	r0, r3
   14c34:	beq	17f40 <__snprintf_chk@plt+0x6e68>
   14c38:	bgt	166c4 <__snprintf_chk@plt+0x55ec>
   14c3c:	ldr	r0, [pc, #-3312]	; 13f54 <__snprintf_chk@plt+0x2e7c>
   14c40:	add	r0, pc, r0
   14c44:	bx	lr
   14c48:	sub	r3, r3, #4
   14c4c:	cmp	r0, r3
   14c50:	beq	1818c <__snprintf_chk@plt+0x70b4>
   14c54:	ble	14cfc <__snprintf_chk@plt+0x3c24>
   14c58:	ldr	r3, [pc, #-3336]	; 13f58 <__snprintf_chk@plt+0x2e80>
   14c5c:	cmp	r0, r3
   14c60:	beq	17f7c <__snprintf_chk@plt+0x6ea4>
   14c64:	bgt	166b8 <__snprintf_chk@plt+0x55e0>
   14c68:	ldr	r0, [pc, #-3348]	; 13f5c <__snprintf_chk@plt+0x2e84>
   14c6c:	add	r0, pc, r0
   14c70:	bx	lr
   14c74:	sub	r3, r3, #8
   14c78:	cmp	r0, r3
   14c7c:	beq	1884c <__snprintf_chk@plt+0x7774>
   14c80:	ble	14e1c <__snprintf_chk@plt+0x3d44>
   14c84:	ldr	r3, [pc, #-3372]	; 13f60 <__snprintf_chk@plt+0x2e88>
   14c88:	cmp	r0, r3
   14c8c:	beq	18174 <__snprintf_chk@plt+0x709c>
   14c90:	ble	14e00 <__snprintf_chk@plt+0x3d28>
   14c94:	ldr	r3, [pc, #-3384]	; 13f64 <__snprintf_chk@plt+0x2e8c>
   14c98:	cmp	r0, r3
   14c9c:	beq	17fc4 <__snprintf_chk@plt+0x6eec>
   14ca0:	bgt	166ac <__snprintf_chk@plt+0x55d4>
   14ca4:	ldr	r0, [pc, #3384]	; 159e4 <__snprintf_chk@plt+0x490c>
   14ca8:	add	r0, pc, r0
   14cac:	bx	lr
   14cb0:	sub	r3, r3, #16
   14cb4:	cmp	r0, r3
   14cb8:	beq	18a68 <__snprintf_chk@plt+0x7990>
   14cbc:	ble	14d60 <__snprintf_chk@plt+0x3c88>
   14cc0:	ldr	r3, [pc, #3360]	; 159e8 <__snprintf_chk@plt+0x4910>
   14cc4:	cmp	r0, r3
   14cc8:	beq	18834 <__snprintf_chk@plt+0x775c>
   14ccc:	ble	14d34 <__snprintf_chk@plt+0x3c5c>
   14cd0:	ldr	r3, [pc, #3348]	; 159ec <__snprintf_chk@plt+0x4914>
   14cd4:	cmp	r0, r3
   14cd8:	beq	18354 <__snprintf_chk@plt+0x727c>
   14cdc:	ble	14d18 <__snprintf_chk@plt+0x3c40>
   14ce0:	ldr	r3, [pc, #3336]	; 159f0 <__snprintf_chk@plt+0x4918>
   14ce4:	cmp	r0, r3
   14ce8:	beq	17fac <__snprintf_chk@plt+0x6ed4>
   14cec:	bgt	166a0 <__snprintf_chk@plt+0x55c8>
   14cf0:	ldr	r0, [pc, #3324]	; 159f4 <__snprintf_chk@plt+0x491c>
   14cf4:	add	r0, pc, r0
   14cf8:	bx	lr
   14cfc:	sub	r3, r3, #2
   14d00:	cmp	r0, r3
   14d04:	beq	17fb8 <__snprintf_chk@plt+0x6ee0>
   14d08:	bgt	16694 <__snprintf_chk@plt+0x55bc>
   14d0c:	ldr	r0, [pc, #3300]	; 159f8 <__snprintf_chk@plt+0x4920>
   14d10:	add	r0, pc, r0
   14d14:	bx	lr
   14d18:	sub	r3, r3, #2
   14d1c:	cmp	r0, r3
   14d20:	beq	17fe8 <__snprintf_chk@plt+0x6f10>
   14d24:	bgt	16688 <__snprintf_chk@plt+0x55b0>
   14d28:	ldr	r0, [pc, #3276]	; 159fc <__snprintf_chk@plt+0x4924>
   14d2c:	add	r0, pc, r0
   14d30:	bx	lr
   14d34:	sub	r3, r3, #4
   14d38:	cmp	r0, r3
   14d3c:	beq	18348 <__snprintf_chk@plt+0x7270>
   14d40:	ble	14d9c <__snprintf_chk@plt+0x3cc4>
   14d44:	ldr	r3, [pc, #3252]	; 15a00 <__snprintf_chk@plt+0x4928>
   14d48:	cmp	r0, r3
   14d4c:	beq	17fdc <__snprintf_chk@plt+0x6f04>
   14d50:	bgt	1667c <__snprintf_chk@plt+0x55a4>
   14d54:	ldr	r0, [pc, #3240]	; 15a04 <__snprintf_chk@plt+0x492c>
   14d58:	add	r0, pc, r0
   14d5c:	bx	lr
   14d60:	sub	r3, r3, #8
   14d64:	cmp	r0, r3
   14d68:	beq	18840 <__snprintf_chk@plt+0x7768>
   14d6c:	ble	14dd4 <__snprintf_chk@plt+0x3cfc>
   14d70:	ldr	r3, [pc, #3216]	; 15a08 <__snprintf_chk@plt+0x4930>
   14d74:	cmp	r0, r3
   14d78:	beq	18168 <__snprintf_chk@plt+0x7090>
   14d7c:	ble	14db8 <__snprintf_chk@plt+0x3ce0>
   14d80:	ldr	r3, [pc, #3204]	; 15a0c <__snprintf_chk@plt+0x4934>
   14d84:	cmp	r0, r3
   14d88:	beq	17fd0 <__snprintf_chk@plt+0x6ef8>
   14d8c:	bgt	16670 <__snprintf_chk@plt+0x5598>
   14d90:	ldr	r0, [pc, #3192]	; 15a10 <__snprintf_chk@plt+0x4938>
   14d94:	add	r0, pc, r0
   14d98:	bx	lr
   14d9c:	sub	r3, r3, #2
   14da0:	cmp	r0, r3
   14da4:	beq	18000 <__snprintf_chk@plt+0x6f28>
   14da8:	bgt	16664 <__snprintf_chk@plt+0x558c>
   14dac:	ldr	r0, [pc, #3168]	; 15a14 <__snprintf_chk@plt+0x493c>
   14db0:	add	r0, pc, r0
   14db4:	bx	lr
   14db8:	sub	r3, r3, #2
   14dbc:	cmp	r0, r3
   14dc0:	beq	17ff4 <__snprintf_chk@plt+0x6f1c>
   14dc4:	bgt	16658 <__snprintf_chk@plt+0x5580>
   14dc8:	ldr	r0, [pc, #3144]	; 15a18 <__snprintf_chk@plt+0x4940>
   14dcc:	add	r0, pc, r0
   14dd0:	bx	lr
   14dd4:	sub	r3, r3, #4
   14dd8:	cmp	r0, r3
   14ddc:	beq	18198 <__snprintf_chk@plt+0x70c0>
   14de0:	ble	14e48 <__snprintf_chk@plt+0x3d70>
   14de4:	ldr	r3, [pc, #3120]	; 15a1c <__snprintf_chk@plt+0x4944>
   14de8:	cmp	r0, r3
   14dec:	beq	17f94 <__snprintf_chk@plt+0x6ebc>
   14df0:	bgt	1664c <__snprintf_chk@plt+0x5574>
   14df4:	ldr	r0, [pc, #3108]	; 15a20 <__snprintf_chk@plt+0x4948>
   14df8:	add	r0, pc, r0
   14dfc:	bx	lr
   14e00:	sub	r3, r3, #2
   14e04:	cmp	r0, r3
   14e08:	beq	17f88 <__snprintf_chk@plt+0x6eb0>
   14e0c:	bgt	16640 <__snprintf_chk@plt+0x5568>
   14e10:	ldr	r0, [pc, #3084]	; 15a24 <__snprintf_chk@plt+0x494c>
   14e14:	add	r0, pc, r0
   14e18:	bx	lr
   14e1c:	sub	r3, r3, #4
   14e20:	cmp	r0, r3
   14e24:	beq	18180 <__snprintf_chk@plt+0x70a8>
   14e28:	ble	14e64 <__snprintf_chk@plt+0x3d8c>
   14e2c:	ldr	r3, [pc, #3060]	; 15a28 <__snprintf_chk@plt+0x4950>
   14e30:	cmp	r0, r3
   14e34:	beq	17e98 <__snprintf_chk@plt+0x6dc0>
   14e38:	bgt	16634 <__snprintf_chk@plt+0x555c>
   14e3c:	ldr	r0, [pc, #3048]	; 15a2c <__snprintf_chk@plt+0x4954>
   14e40:	add	r0, pc, r0
   14e44:	bx	lr
   14e48:	sub	r3, r3, #2
   14e4c:	cmp	r0, r3
   14e50:	beq	17e8c <__snprintf_chk@plt+0x6db4>
   14e54:	bgt	16628 <__snprintf_chk@plt+0x5550>
   14e58:	ldr	r0, [pc, #3024]	; 15a30 <__snprintf_chk@plt+0x4958>
   14e5c:	add	r0, pc, r0
   14e60:	bx	lr
   14e64:	sub	r3, r3, #2
   14e68:	cmp	r0, r3
   14e6c:	beq	17ea4 <__snprintf_chk@plt+0x6dcc>
   14e70:	bgt	1661c <__snprintf_chk@plt+0x5544>
   14e74:	ldr	r0, [pc, #3000]	; 15a34 <__snprintf_chk@plt+0x495c>
   14e78:	add	r0, pc, r0
   14e7c:	bx	lr
   14e80:	cmp	r0, #876	; 0x36c
   14e84:	beq	18bac <__snprintf_chk@plt+0x7ad4>
   14e88:	ble	1550c <__snprintf_chk@plt+0x4434>
   14e8c:	cmp	r0, #892	; 0x37c
   14e90:	beq	18b4c <__snprintf_chk@plt+0x7a74>
   14e94:	ble	154d8 <__snprintf_chk@plt+0x4400>
   14e98:	cmp	r0, #900	; 0x384
   14e9c:	beq	18a14 <__snprintf_chk@plt+0x793c>
   14ea0:	ble	15f38 <__snprintf_chk@plt+0x4e60>
   14ea4:	cmp	r0, #904	; 0x388
   14ea8:	beq	18714 <__snprintf_chk@plt+0x763c>
   14eac:	ble	15838 <__snprintf_chk@plt+0x4760>
   14eb0:	ldr	r3, [pc, #2944]	; 15a38 <__snprintf_chk@plt+0x4960>
   14eb4:	cmp	r0, r3
   14eb8:	beq	18090 <__snprintf_chk@plt+0x6fb8>
   14ebc:	blt	17fa0 <__snprintf_chk@plt+0x6ec8>
   14ec0:	add	r3, r3, #1
   14ec4:	cmp	r0, r3
   14ec8:	beq	16610 <__snprintf_chk@plt+0x5538>
   14ecc:	cmp	r0, #908	; 0x38c
   14ed0:	bne	14f60 <__snprintf_chk@plt+0x3e88>
   14ed4:	ldr	r0, [pc, #2912]	; 15a3c <__snprintf_chk@plt+0x4964>
   14ed8:	add	r0, pc, r0
   14edc:	bx	lr
   14ee0:	ldr	r3, [pc, #2904]	; 15a40 <__snprintf_chk@plt+0x4968>
   14ee4:	cmp	r0, r3
   14ee8:	beq	18c78 <__snprintf_chk@plt+0x7ba0>
   14eec:	bgt	15970 <__snprintf_chk@plt+0x4898>
   14ef0:	sub	r3, r3, #33	; 0x21
   14ef4:	cmp	r0, r3
   14ef8:	beq	18bb8 <__snprintf_chk@plt+0x7ae0>
   14efc:	ble	15060 <__snprintf_chk@plt+0x3f88>
   14f00:	ldr	r3, [pc, #2876]	; 15a44 <__snprintf_chk@plt+0x496c>
   14f04:	cmp	r0, r3
   14f08:	beq	18b58 <__snprintf_chk@plt+0x7a80>
   14f0c:	ble	14fc0 <__snprintf_chk@plt+0x3ee8>
   14f10:	ldr	r3, [pc, #2864]	; 15a48 <__snprintf_chk@plt+0x4970>
   14f14:	cmp	r0, r3
   14f18:	beq	18a08 <__snprintf_chk@plt+0x7930>
   14f1c:	ble	14f94 <__snprintf_chk@plt+0x3ebc>
   14f20:	ldr	r3, [pc, #2852]	; 15a4c <__snprintf_chk@plt+0x4974>
   14f24:	cmp	r0, r3
   14f28:	beq	18708 <__snprintf_chk@plt+0x7630>
   14f2c:	ble	14f78 <__snprintf_chk@plt+0x3ea0>
   14f30:	ldr	r3, [pc, #2840]	; 15a50 <__snprintf_chk@plt+0x4978>
   14f34:	cmp	r0, r3
   14f38:	beq	18084 <__snprintf_chk@plt+0x6fac>
   14f3c:	blt	17ef8 <__snprintf_chk@plt+0x6e20>
   14f40:	cmp	r0, #972	; 0x3cc
   14f44:	beq	16604 <__snprintf_chk@plt+0x552c>
   14f48:	add	r3, r3, #2
   14f4c:	cmp	r0, r3
   14f50:	bne	14f6c <__snprintf_chk@plt+0x3e94>
   14f54:	ldr	r0, [pc, #2808]	; 15a54 <__snprintf_chk@plt+0x497c>
   14f58:	add	r0, pc, r0
   14f5c:	bx	lr
   14f60:	ldr	r0, [pc, #2800]	; 15a58 <__snprintf_chk@plt+0x4980>
   14f64:	add	r0, pc, r0
   14f68:	bx	lr
   14f6c:	ldr	r0, [pc, #2792]	; 15a5c <__snprintf_chk@plt+0x4984>
   14f70:	add	r0, pc, r0
   14f74:	bx	lr
   14f78:	sub	r3, r3, #2
   14f7c:	cmp	r0, r3
   14f80:	beq	17ed4 <__snprintf_chk@plt+0x6dfc>
   14f84:	bgt	165f8 <__snprintf_chk@plt+0x5520>
   14f88:	ldr	r0, [pc, #2768]	; 15a60 <__snprintf_chk@plt+0x4988>
   14f8c:	add	r0, pc, r0
   14f90:	bx	lr
   14f94:	sub	r3, r3, #4
   14f98:	cmp	r0, r3
   14f9c:	beq	181a4 <__snprintf_chk@plt+0x70cc>
   14fa0:	ble	14ffc <__snprintf_chk@plt+0x3f24>
   14fa4:	ldr	r3, [pc, #2744]	; 15a64 <__snprintf_chk@plt+0x498c>
   14fa8:	cmp	r0, r3
   14fac:	beq	17f10 <__snprintf_chk@plt+0x6e38>
   14fb0:	bgt	165ec <__snprintf_chk@plt+0x5514>
   14fb4:	ldr	r0, [pc, #2732]	; 15a68 <__snprintf_chk@plt+0x4990>
   14fb8:	add	r0, pc, r0
   14fbc:	bx	lr
   14fc0:	sub	r3, r3, #8
   14fc4:	cmp	r0, r3
   14fc8:	beq	18798 <__snprintf_chk@plt+0x76c0>
   14fcc:	ble	15034 <__snprintf_chk@plt+0x3f5c>
   14fd0:	ldr	r3, [pc, #2708]	; 15a6c <__snprintf_chk@plt+0x4994>
   14fd4:	cmp	r0, r3
   14fd8:	beq	1815c <__snprintf_chk@plt+0x7084>
   14fdc:	ble	15018 <__snprintf_chk@plt+0x3f40>
   14fe0:	ldr	r3, [pc, #2696]	; 15a70 <__snprintf_chk@plt+0x4998>
   14fe4:	cmp	r0, r3
   14fe8:	beq	17f04 <__snprintf_chk@plt+0x6e2c>
   14fec:	bgt	165e0 <__snprintf_chk@plt+0x5508>
   14ff0:	ldr	r0, [pc, #2684]	; 15a74 <__snprintf_chk@plt+0x499c>
   14ff4:	add	r0, pc, r0
   14ff8:	bx	lr
   14ffc:	sub	r3, r3, #2
   15000:	cmp	r0, r3
   15004:	beq	17eec <__snprintf_chk@plt+0x6e14>
   15008:	bgt	165d4 <__snprintf_chk@plt+0x54fc>
   1500c:	ldr	r0, [pc, #2660]	; 15a78 <__snprintf_chk@plt+0x49a0>
   15010:	add	r0, pc, r0
   15014:	bx	lr
   15018:	sub	r3, r3, #2
   1501c:	cmp	r0, r3
   15020:	beq	17ee0 <__snprintf_chk@plt+0x6e08>
   15024:	bgt	165c8 <__snprintf_chk@plt+0x54f0>
   15028:	ldr	r0, [pc, #2636]	; 15a7c <__snprintf_chk@plt+0x49a4>
   1502c:	add	r0, pc, r0
   15030:	bx	lr
   15034:	sub	r3, r3, #4
   15038:	cmp	r0, r3
   1503c:	beq	181f8 <__snprintf_chk@plt+0x7120>
   15040:	ble	15f60 <__snprintf_chk@plt+0x4e88>
   15044:	ldr	r3, [pc, #2612]	; 15a80 <__snprintf_chk@plt+0x49a8>
   15048:	cmp	r0, r3
   1504c:	beq	17ebc <__snprintf_chk@plt+0x6de4>
   15050:	bgt	165bc <__snprintf_chk@plt+0x54e4>
   15054:	ldr	r0, [pc, #2600]	; 15a84 <__snprintf_chk@plt+0x49ac>
   15058:	add	r0, pc, r0
   1505c:	bx	lr
   15060:	sub	r3, r3, #16
   15064:	cmp	r0, r3
   15068:	beq	18a50 <__snprintf_chk@plt+0x7978>
   1506c:	ble	1577c <__snprintf_chk@plt+0x46a4>
   15070:	ldr	r3, [pc, #2576]	; 15a88 <__snprintf_chk@plt+0x49b0>
   15074:	cmp	r0, r3
   15078:	beq	187c8 <__snprintf_chk@plt+0x76f0>
   1507c:	ble	15750 <__snprintf_chk@plt+0x4678>
   15080:	ldr	r3, [pc, #2564]	; 15a8c <__snprintf_chk@plt+0x49b4>
   15084:	cmp	r0, r3
   15088:	beq	181ec <__snprintf_chk@plt+0x7114>
   1508c:	ble	156ec <__snprintf_chk@plt+0x4614>
   15090:	ldr	r3, [pc, #2552]	; 15a90 <__snprintf_chk@plt+0x49b8>
   15094:	cmp	r0, r3
   15098:	beq	17ec8 <__snprintf_chk@plt+0x6df0>
   1509c:	bgt	165b0 <__snprintf_chk@plt+0x54d8>
   150a0:	ldr	r0, [pc, #2540]	; 15a94 <__snprintf_chk@plt+0x49bc>
   150a4:	add	r0, pc, r0
   150a8:	bx	lr
   150ac:	sub	r3, r3, #4
   150b0:	cmp	r0, r3
   150b4:	beq	181e0 <__snprintf_chk@plt+0x7108>
   150b8:	ble	15194 <__snprintf_chk@plt+0x40bc>
   150bc:	ldr	r3, [pc, #2516]	; 15a98 <__snprintf_chk@plt+0x49c0>
   150c0:	cmp	r0, r3
   150c4:	beq	17eb0 <__snprintf_chk@plt+0x6dd8>
   150c8:	bgt	165a4 <__snprintf_chk@plt+0x54cc>
   150cc:	ldr	r0, [pc, #2504]	; 15a9c <__snprintf_chk@plt+0x49c4>
   150d0:	add	r0, pc, r0
   150d4:	bx	lr
   150d8:	sub	r3, r3, #16
   150dc:	cmp	r0, r3
   150e0:	beq	18a80 <__snprintf_chk@plt+0x79a8>
   150e4:	ble	151dc <__snprintf_chk@plt+0x4104>
   150e8:	ldr	r3, [pc, #2480]	; 15aa0 <__snprintf_chk@plt+0x49c8>
   150ec:	cmp	r0, r3
   150f0:	beq	1878c <__snprintf_chk@plt+0x76b4>
   150f4:	ble	151b0 <__snprintf_chk@plt+0x40d8>
   150f8:	ldr	r3, [pc, #2468]	; 15aa4 <__snprintf_chk@plt+0x49cc>
   150fc:	cmp	r0, r3
   15100:	beq	18150 <__snprintf_chk@plt+0x7078>
   15104:	ble	1527c <__snprintf_chk@plt+0x41a4>
   15108:	ldr	r3, [pc, #2456]	; 15aa8 <__snprintf_chk@plt+0x49d0>
   1510c:	cmp	r0, r3
   15110:	beq	17f1c <__snprintf_chk@plt+0x6e44>
   15114:	bgt	16598 <__snprintf_chk@plt+0x54c0>
   15118:	ldr	r0, [pc, #2444]	; 15aac <__snprintf_chk@plt+0x49d4>
   1511c:	add	r0, pc, r0
   15120:	bx	lr
   15124:	ldr	r3, [pc, #2436]	; 15ab0 <__snprintf_chk@plt+0x49d8>
   15128:	cmp	r0, r3
   1512c:	beq	18c3c <__snprintf_chk@plt+0x7b64>
   15130:	ble	15338 <__snprintf_chk@plt+0x4260>
   15134:	ldr	r3, [pc, #2424]	; 15ab4 <__snprintf_chk@plt+0x49dc>
   15138:	cmp	r0, r3
   1513c:	beq	18b04 <__snprintf_chk@plt+0x7a2c>
   15140:	ble	15300 <__snprintf_chk@plt+0x4228>
   15144:	ldr	r3, [pc, #2412]	; 15ab8 <__snprintf_chk@plt+0x49e0>
   15148:	cmp	r0, r3
   1514c:	beq	189e4 <__snprintf_chk@plt+0x790c>
   15150:	ble	152d8 <__snprintf_chk@plt+0x4200>
   15154:	ldr	r3, [pc, #2400]	; 15abc <__snprintf_chk@plt+0x49e4>
   15158:	cmp	r0, r3
   1515c:	beq	186c0 <__snprintf_chk@plt+0x75e8>
   15160:	ble	152c0 <__snprintf_chk@plt+0x41e8>
   15164:	cmp	r0, #776	; 0x308
   15168:	beq	18060 <__snprintf_chk@plt+0x6f88>
   1516c:	blt	18018 <__snprintf_chk@plt+0x6f40>
   15170:	ldr	r3, [pc, #2376]	; 15ac0 <__snprintf_chk@plt+0x49e8>
   15174:	cmp	r0, r3
   15178:	beq	1658c <__snprintf_chk@plt+0x54b4>
   1517c:	add	r3, r3, #1
   15180:	cmp	r0, r3
   15184:	bne	15298 <__snprintf_chk@plt+0x41c0>
   15188:	ldr	r0, [pc, #2356]	; 15ac4 <__snprintf_chk@plt+0x49ec>
   1518c:	add	r0, pc, r0
   15190:	bx	lr
   15194:	sub	r3, r3, #2
   15198:	cmp	r0, r3
   1519c:	beq	1800c <__snprintf_chk@plt+0x6f34>
   151a0:	bgt	16580 <__snprintf_chk@plt+0x54a8>
   151a4:	ldr	r0, [pc, #2332]	; 15ac8 <__snprintf_chk@plt+0x49f0>
   151a8:	add	r0, pc, r0
   151ac:	bx	lr
   151b0:	sub	r3, r3, #4
   151b4:	cmp	r0, r3
   151b8:	beq	18360 <__snprintf_chk@plt+0x7288>
   151bc:	ble	15218 <__snprintf_chk@plt+0x4140>
   151c0:	ldr	r3, [pc, #2308]	; 15acc <__snprintf_chk@plt+0x49f4>
   151c4:	cmp	r0, r3
   151c8:	beq	18054 <__snprintf_chk@plt+0x6f7c>
   151cc:	bgt	16574 <__snprintf_chk@plt+0x549c>
   151d0:	ldr	r0, [pc, #2296]	; 15ad0 <__snprintf_chk@plt+0x49f8>
   151d4:	add	r0, pc, r0
   151d8:	bx	lr
   151dc:	sub	r3, r3, #8
   151e0:	cmp	r0, r3
   151e4:	beq	18858 <__snprintf_chk@plt+0x7780>
   151e8:	ble	15250 <__snprintf_chk@plt+0x4178>
   151ec:	ldr	r3, [pc, #2272]	; 15ad4 <__snprintf_chk@plt+0x49fc>
   151f0:	cmp	r0, r3
   151f4:	beq	18138 <__snprintf_chk@plt+0x7060>
   151f8:	ble	15234 <__snprintf_chk@plt+0x415c>
   151fc:	ldr	r3, [pc, #2260]	; 15ad8 <__snprintf_chk@plt+0x4a00>
   15200:	cmp	r0, r3
   15204:	beq	18048 <__snprintf_chk@plt+0x6f70>
   15208:	bgt	16568 <__snprintf_chk@plt+0x5490>
   1520c:	ldr	r0, [pc, #2248]	; 15adc <__snprintf_chk@plt+0x4a04>
   15210:	add	r0, pc, r0
   15214:	bx	lr
   15218:	sub	r3, r3, #2
   1521c:	cmp	r0, r3
   15220:	beq	1803c <__snprintf_chk@plt+0x6f64>
   15224:	bgt	1655c <__snprintf_chk@plt+0x5484>
   15228:	ldr	r0, [pc, #2224]	; 15ae0 <__snprintf_chk@plt+0x4a08>
   1522c:	add	r0, pc, r0
   15230:	bx	lr
   15234:	sub	r3, r3, #2
   15238:	cmp	r0, r3
   1523c:	beq	18030 <__snprintf_chk@plt+0x6f58>
   15240:	bgt	16550 <__snprintf_chk@plt+0x5478>
   15244:	ldr	r0, [pc, #2200]	; 15ae4 <__snprintf_chk@plt+0x4a0c>
   15248:	add	r0, pc, r0
   1524c:	bx	lr
   15250:	sub	r3, r3, #4
   15254:	cmp	r0, r3
   15258:	beq	1836c <__snprintf_chk@plt+0x7294>
   1525c:	ble	152a4 <__snprintf_chk@plt+0x41cc>
   15260:	ldr	r3, [pc, #2176]	; 15ae8 <__snprintf_chk@plt+0x4a10>
   15264:	cmp	r0, r3
   15268:	beq	18024 <__snprintf_chk@plt+0x6f4c>
   1526c:	bgt	16544 <__snprintf_chk@plt+0x546c>
   15270:	ldr	r0, [pc, #2164]	; 15aec <__snprintf_chk@plt+0x4a14>
   15274:	add	r0, pc, r0
   15278:	bx	lr
   1527c:	sub	r3, r3, #2
   15280:	cmp	r0, r3
   15284:	beq	17c34 <__snprintf_chk@plt+0x6b5c>
   15288:	bgt	16538 <__snprintf_chk@plt+0x5460>
   1528c:	ldr	r0, [pc, #2140]	; 15af0 <__snprintf_chk@plt+0x4a18>
   15290:	add	r0, pc, r0
   15294:	bx	lr
   15298:	ldr	r0, [pc, #2132]	; 15af4 <__snprintf_chk@plt+0x4a1c>
   1529c:	add	r0, pc, r0
   152a0:	bx	lr
   152a4:	sub	r3, r3, #2
   152a8:	cmp	r0, r3
   152ac:	beq	17c28 <__snprintf_chk@plt+0x6b50>
   152b0:	bgt	1652c <__snprintf_chk@plt+0x5454>
   152b4:	ldr	r0, [pc, #2108]	; 15af8 <__snprintf_chk@plt+0x4a20>
   152b8:	add	r0, pc, r0
   152bc:	bx	lr
   152c0:	cmp	r0, #772	; 0x304
   152c4:	beq	17c40 <__snprintf_chk@plt+0x6b68>
   152c8:	bgt	16520 <__snprintf_chk@plt+0x5448>
   152cc:	ldr	r0, [pc, #2088]	; 15afc <__snprintf_chk@plt+0x4a24>
   152d0:	add	r0, pc, r0
   152d4:	bx	lr
   152d8:	sub	r3, r3, #4
   152dc:	cmp	r0, r3
   152e0:	beq	18240 <__snprintf_chk@plt+0x7168>
   152e4:	ble	15380 <__snprintf_chk@plt+0x42a8>
   152e8:	cmp	r0, #768	; 0x300
   152ec:	beq	17c10 <__snprintf_chk@plt+0x6b38>
   152f0:	bgt	16514 <__snprintf_chk@plt+0x543c>
   152f4:	ldr	r0, [pc, #2052]	; 15b00 <__snprintf_chk@plt+0x4a28>
   152f8:	add	r0, pc, r0
   152fc:	bx	lr
   15300:	sub	r3, r3, #8
   15304:	cmp	r0, r3
   15308:	beq	18930 <__snprintf_chk@plt+0x7858>
   1530c:	ble	15480 <__snprintf_chk@plt+0x43a8>
   15310:	ldr	r3, [pc, #2028]	; 15b04 <__snprintf_chk@plt+0x4a2c>
   15314:	cmp	r0, r3
   15318:	beq	182d0 <__snprintf_chk@plt+0x71f8>
   1531c:	ble	15468 <__snprintf_chk@plt+0x4390>
   15320:	cmp	r0, #760	; 0x2f8
   15324:	beq	17c04 <__snprintf_chk@plt+0x6b2c>
   15328:	bgt	16508 <__snprintf_chk@plt+0x5430>
   1532c:	ldr	r0, [pc, #2004]	; 15b08 <__snprintf_chk@plt+0x4a30>
   15330:	add	r0, pc, r0
   15334:	bx	lr
   15338:	sub	r3, r3, #16
   1533c:	cmp	r0, r3
   15340:	beq	18ac8 <__snprintf_chk@plt+0x79f0>
   15344:	ble	153d8 <__snprintf_chk@plt+0x4300>
   15348:	ldr	r3, [pc, #1980]	; 15b0c <__snprintf_chk@plt+0x4a34>
   1534c:	cmp	r0, r3
   15350:	beq	18924 <__snprintf_chk@plt+0x784c>
   15354:	ble	153b0 <__snprintf_chk@plt+0x42d8>
   15358:	ldr	r3, [pc, #1968]	; 15b10 <__snprintf_chk@plt+0x4a38>
   1535c:	cmp	r0, r3
   15360:	beq	18264 <__snprintf_chk@plt+0x718c>
   15364:	ble	15398 <__snprintf_chk@plt+0x42c0>
   15368:	cmp	r0, #744	; 0x2e8
   1536c:	beq	17c64 <__snprintf_chk@plt+0x6b8c>
   15370:	bgt	164fc <__snprintf_chk@plt+0x5424>
   15374:	ldr	r0, [pc, #1944]	; 15b14 <__snprintf_chk@plt+0x4a3c>
   15378:	add	r0, pc, r0
   1537c:	bx	lr
   15380:	cmp	r0, #764	; 0x2fc
   15384:	beq	17c58 <__snprintf_chk@plt+0x6b80>
   15388:	bgt	164f0 <__snprintf_chk@plt+0x5418>
   1538c:	ldr	r0, [pc, #1924]	; 15b18 <__snprintf_chk@plt+0x4a40>
   15390:	add	r0, pc, r0
   15394:	bx	lr
   15398:	cmp	r0, #740	; 0x2e4
   1539c:	beq	17c4c <__snprintf_chk@plt+0x6b74>
   153a0:	bgt	164e4 <__snprintf_chk@plt+0x540c>
   153a4:	ldr	r0, [pc, #1904]	; 15b1c <__snprintf_chk@plt+0x4a44>
   153a8:	add	r0, pc, r0
   153ac:	bx	lr
   153b0:	sub	r3, r3, #4
   153b4:	cmp	r0, r3
   153b8:	beq	1824c <__snprintf_chk@plt+0x7174>
   153bc:	ble	15410 <__snprintf_chk@plt+0x4338>
   153c0:	cmp	r0, #736	; 0x2e0
   153c4:	beq	17c1c <__snprintf_chk@plt+0x6b44>
   153c8:	bgt	164d8 <__snprintf_chk@plt+0x5400>
   153cc:	ldr	r0, [pc, #1868]	; 15b20 <__snprintf_chk@plt+0x4a48>
   153d0:	add	r0, pc, r0
   153d4:	bx	lr
   153d8:	sub	r3, r3, #8
   153dc:	cmp	r0, r3
   153e0:	beq	18768 <__snprintf_chk@plt+0x7690>
   153e4:	ble	15440 <__snprintf_chk@plt+0x4368>
   153e8:	ldr	r3, [pc, #1844]	; 15b24 <__snprintf_chk@plt+0x4a4c>
   153ec:	cmp	r0, r3
   153f0:	beq	182ac <__snprintf_chk@plt+0x71d4>
   153f4:	ble	15428 <__snprintf_chk@plt+0x4350>
   153f8:	cmp	r0, #728	; 0x2d8
   153fc:	beq	17cf4 <__snprintf_chk@plt+0x6c1c>
   15400:	bgt	164cc <__snprintf_chk@plt+0x53f4>
   15404:	ldr	r0, [pc, #1820]	; 15b28 <__snprintf_chk@plt+0x4a50>
   15408:	add	r0, pc, r0
   1540c:	bx	lr
   15410:	cmp	r0, #732	; 0x2dc
   15414:	beq	17ce8 <__snprintf_chk@plt+0x6c10>
   15418:	bgt	164c0 <__snprintf_chk@plt+0x53e8>
   1541c:	ldr	r0, [pc, #1800]	; 15b2c <__snprintf_chk@plt+0x4a54>
   15420:	add	r0, pc, r0
   15424:	bx	lr
   15428:	cmp	r0, #724	; 0x2d4
   1542c:	beq	17d18 <__snprintf_chk@plt+0x6c40>
   15430:	bgt	164b4 <__snprintf_chk@plt+0x53dc>
   15434:	ldr	r0, [pc, #1780]	; 15b30 <__snprintf_chk@plt+0x4a58>
   15438:	add	r0, pc, r0
   1543c:	bx	lr
   15440:	sub	r3, r3, #4
   15444:	cmp	r0, r3
   15448:	beq	182c4 <__snprintf_chk@plt+0x71ec>
   1544c:	ble	154a8 <__snprintf_chk@plt+0x43d0>
   15450:	cmp	r0, #720	; 0x2d0
   15454:	beq	17d24 <__snprintf_chk@plt+0x6c4c>
   15458:	bgt	164a8 <__snprintf_chk@plt+0x53d0>
   1545c:	ldr	r0, [pc, #1744]	; 15b34 <__snprintf_chk@plt+0x4a5c>
   15460:	add	r0, pc, r0
   15464:	bx	lr
   15468:	cmp	r0, #756	; 0x2f4
   1546c:	beq	17d0c <__snprintf_chk@plt+0x6c34>
   15470:	bgt	1649c <__snprintf_chk@plt+0x53c4>
   15474:	ldr	r0, [pc, #1724]	; 15b38 <__snprintf_chk@plt+0x4a60>
   15478:	add	r0, pc, r0
   1547c:	bx	lr
   15480:	sub	r3, r3, #4
   15484:	cmp	r0, r3
   15488:	beq	182b8 <__snprintf_chk@plt+0x71e0>
   1548c:	ble	154c0 <__snprintf_chk@plt+0x43e8>
   15490:	cmp	r0, #752	; 0x2f0
   15494:	beq	17d48 <__snprintf_chk@plt+0x6c70>
   15498:	bgt	16490 <__snprintf_chk@plt+0x53b8>
   1549c:	ldr	r0, [pc, #1688]	; 15b3c <__snprintf_chk@plt+0x4a64>
   154a0:	add	r0, pc, r0
   154a4:	bx	lr
   154a8:	cmp	r0, #716	; 0x2cc
   154ac:	beq	17d3c <__snprintf_chk@plt+0x6c64>
   154b0:	bgt	16484 <__snprintf_chk@plt+0x53ac>
   154b4:	ldr	r0, [pc, #1668]	; 15b40 <__snprintf_chk@plt+0x4a68>
   154b8:	add	r0, pc, r0
   154bc:	bx	lr
   154c0:	cmp	r0, #748	; 0x2ec
   154c4:	beq	17d30 <__snprintf_chk@plt+0x6c58>
   154c8:	bgt	16478 <__snprintf_chk@plt+0x53a0>
   154cc:	ldr	r0, [pc, #1648]	; 15b44 <__snprintf_chk@plt+0x4a6c>
   154d0:	add	r0, pc, r0
   154d4:	bx	lr
   154d8:	cmp	r0, #884	; 0x374
   154dc:	beq	1875c <__snprintf_chk@plt+0x7684>
   154e0:	ble	15854 <__snprintf_chk@plt+0x477c>
   154e4:	cmp	r0, #888	; 0x378
   154e8:	beq	18288 <__snprintf_chk@plt+0x71b0>
   154ec:	ble	1554c <__snprintf_chk@plt+0x4474>
   154f0:	ldr	r3, [pc, #1616]	; 15b48 <__snprintf_chk@plt+0x4a70>
   154f4:	cmp	r0, r3
   154f8:	beq	17d9c <__snprintf_chk@plt+0x6cc4>
   154fc:	bgt	1646c <__snprintf_chk@plt+0x5394>
   15500:	ldr	r0, [pc, #1604]	; 15b4c <__snprintf_chk@plt+0x4a74>
   15504:	add	r0, pc, r0
   15508:	bx	lr
   1550c:	cmp	r0, #860	; 0x35c
   15510:	beq	18aa4 <__snprintf_chk@plt+0x79cc>
   15514:	ble	158dc <__snprintf_chk@plt+0x4804>
   15518:	cmp	r0, #868	; 0x364
   1551c:	beq	1872c <__snprintf_chk@plt+0x7654>
   15520:	ble	158b4 <__snprintf_chk@plt+0x47dc>
   15524:	cmp	r0, #872	; 0x368
   15528:	beq	18294 <__snprintf_chk@plt+0x71bc>
   1552c:	ble	1587c <__snprintf_chk@plt+0x47a4>
   15530:	ldr	r3, [pc, #1560]	; 15b50 <__snprintf_chk@plt+0x4a78>
   15534:	cmp	r0, r3
   15538:	beq	17d00 <__snprintf_chk@plt+0x6c28>
   1553c:	bgt	16460 <__snprintf_chk@plt+0x5388>
   15540:	ldr	r0, [pc, #1548]	; 15b54 <__snprintf_chk@plt+0x4a7c>
   15544:	add	r0, pc, r0
   15548:	bx	lr
   1554c:	ldr	r3, [pc, #1540]	; 15b58 <__snprintf_chk@plt+0x4a80>
   15550:	cmp	r0, r3
   15554:	beq	17d90 <__snprintf_chk@plt+0x6cb8>
   15558:	bgt	16454 <__snprintf_chk@plt+0x537c>
   1555c:	ldr	r0, [pc, #1528]	; 15b5c <__snprintf_chk@plt+0x4a84>
   15560:	add	r0, pc, r0
   15564:	bx	lr
   15568:	ldr	r0, [pc, #1520]	; 15b60 <__snprintf_chk@plt+0x4a88>
   1556c:	add	r0, pc, r0
   15570:	bx	lr
   15574:	sub	r3, r3, #2
   15578:	cmp	r0, r3
   1557c:	beq	17d54 <__snprintf_chk@plt+0x6c7c>
   15580:	bgt	16448 <__snprintf_chk@plt+0x5370>
   15584:	ldr	r0, [pc, #1496]	; 15b64 <__snprintf_chk@plt+0x4a8c>
   15588:	add	r0, pc, r0
   1558c:	bx	lr
   15590:	sub	r3, r3, #4
   15594:	cmp	r0, r3
   15598:	beq	1821c <__snprintf_chk@plt+0x7144>
   1559c:	ble	155f8 <__snprintf_chk@plt+0x4520>
   155a0:	ldr	r3, [pc, #1472]	; 15b68 <__snprintf_chk@plt+0x4a90>
   155a4:	cmp	r0, r3
   155a8:	beq	17d84 <__snprintf_chk@plt+0x6cac>
   155ac:	bgt	1643c <__snprintf_chk@plt+0x5364>
   155b0:	ldr	r0, [pc, #1460]	; 15b6c <__snprintf_chk@plt+0x4a94>
   155b4:	add	r0, pc, r0
   155b8:	bx	lr
   155bc:	sub	r3, r3, #8
   155c0:	cmp	r0, r3
   155c4:	beq	18738 <__snprintf_chk@plt+0x7660>
   155c8:	ble	15630 <__snprintf_chk@plt+0x4558>
   155cc:	ldr	r3, [pc, #1436]	; 15b70 <__snprintf_chk@plt+0x4a98>
   155d0:	cmp	r0, r3
   155d4:	beq	18228 <__snprintf_chk@plt+0x7150>
   155d8:	ble	15614 <__snprintf_chk@plt+0x453c>
   155dc:	ldr	r3, [pc, #1424]	; 15b74 <__snprintf_chk@plt+0x4a9c>
   155e0:	cmp	r0, r3
   155e4:	beq	17d78 <__snprintf_chk@plt+0x6ca0>
   155e8:	bgt	16430 <__snprintf_chk@plt+0x5358>
   155ec:	ldr	r0, [pc, #1412]	; 15b78 <__snprintf_chk@plt+0x4aa0>
   155f0:	add	r0, pc, r0
   155f4:	bx	lr
   155f8:	sub	r3, r3, #2
   155fc:	cmp	r0, r3
   15600:	beq	17d6c <__snprintf_chk@plt+0x6c94>
   15604:	bgt	16424 <__snprintf_chk@plt+0x534c>
   15608:	ldr	r0, [pc, #1388]	; 15b7c <__snprintf_chk@plt+0x4aa4>
   1560c:	add	r0, pc, r0
   15610:	bx	lr
   15614:	sub	r3, r3, #2
   15618:	cmp	r0, r3
   1561c:	beq	17d60 <__snprintf_chk@plt+0x6c88>
   15620:	bgt	16418 <__snprintf_chk@plt+0x5340>
   15624:	ldr	r0, [pc, #1364]	; 15b80 <__snprintf_chk@plt+0x4aa8>
   15628:	add	r0, pc, r0
   1562c:	bx	lr
   15630:	sub	r3, r3, #4
   15634:	cmp	r0, r3
   15638:	beq	18210 <__snprintf_chk@plt+0x7138>
   1563c:	ble	15694 <__snprintf_chk@plt+0x45bc>
   15640:	ldr	r3, [pc, #1340]	; 15b84 <__snprintf_chk@plt+0x4aac>
   15644:	cmp	r0, r3
   15648:	beq	17dc0 <__snprintf_chk@plt+0x6ce8>
   1564c:	bgt	1640c <__snprintf_chk@plt+0x5334>
   15650:	ldr	r0, [pc, #1328]	; 15b88 <__snprintf_chk@plt+0x4ab0>
   15654:	add	r0, pc, r0
   15658:	bx	lr
   1565c:	sub	r3, r3, #2
   15660:	cmp	r0, r3
   15664:	beq	17db4 <__snprintf_chk@plt+0x6cdc>
   15668:	bgt	16400 <__snprintf_chk@plt+0x5328>
   1566c:	ldr	r0, [pc, #1304]	; 15b8c <__snprintf_chk@plt+0x4ab4>
   15670:	add	r0, pc, r0
   15674:	bx	lr
   15678:	sub	r3, r3, #2
   1567c:	cmp	r0, r3
   15680:	beq	17da8 <__snprintf_chk@plt+0x6cd0>
   15684:	bgt	163f4 <__snprintf_chk@plt+0x531c>
   15688:	ldr	r0, [pc, #1280]	; 15b90 <__snprintf_chk@plt+0x4ab8>
   1568c:	add	r0, pc, r0
   15690:	bx	lr
   15694:	sub	r3, r3, #2
   15698:	cmp	r0, r3
   1569c:	beq	17c94 <__snprintf_chk@plt+0x6bbc>
   156a0:	bgt	163e8 <__snprintf_chk@plt+0x5310>
   156a4:	ldr	r0, [pc, #1256]	; 15b94 <__snprintf_chk@plt+0x4abc>
   156a8:	add	r0, pc, r0
   156ac:	bx	lr
   156b0:	sub	r3, r3, #8
   156b4:	cmp	r0, r3
   156b8:	beq	18780 <__snprintf_chk@plt+0x76a8>
   156bc:	ble	15724 <__snprintf_chk@plt+0x464c>
   156c0:	ldr	r3, [pc, #1232]	; 15b98 <__snprintf_chk@plt+0x4ac0>
   156c4:	cmp	r0, r3
   156c8:	beq	18258 <__snprintf_chk@plt+0x7180>
   156cc:	ble	15708 <__snprintf_chk@plt+0x4630>
   156d0:	ldr	r3, [pc, #1220]	; 15b9c <__snprintf_chk@plt+0x4ac4>
   156d4:	cmp	r0, r3
   156d8:	beq	17c88 <__snprintf_chk@plt+0x6bb0>
   156dc:	bgt	163dc <__snprintf_chk@plt+0x5304>
   156e0:	ldr	r0, [pc, #1208]	; 15ba0 <__snprintf_chk@plt+0x4ac8>
   156e4:	add	r0, pc, r0
   156e8:	bx	lr
   156ec:	sub	r3, r3, #2
   156f0:	cmp	r0, r3
   156f4:	beq	17c7c <__snprintf_chk@plt+0x6ba4>
   156f8:	bgt	163d0 <__snprintf_chk@plt+0x52f8>
   156fc:	ldr	r0, [pc, #1184]	; 15ba4 <__snprintf_chk@plt+0x4acc>
   15700:	add	r0, pc, r0
   15704:	bx	lr
   15708:	sub	r3, r3, #2
   1570c:	cmp	r0, r3
   15710:	beq	17c70 <__snprintf_chk@plt+0x6b98>
   15714:	bgt	163c4 <__snprintf_chk@plt+0x52ec>
   15718:	ldr	r0, [pc, #1160]	; 15ba8 <__snprintf_chk@plt+0x4ad0>
   1571c:	add	r0, pc, r0
   15720:	bx	lr
   15724:	sub	r3, r3, #4
   15728:	cmp	r0, r3
   1572c:	beq	1827c <__snprintf_chk@plt+0x71a4>
   15730:	ble	157b8 <__snprintf_chk@plt+0x46e0>
   15734:	ldr	r3, [pc, #1136]	; 15bac <__snprintf_chk@plt+0x4ad4>
   15738:	cmp	r0, r3
   1573c:	beq	17ca0 <__snprintf_chk@plt+0x6bc8>
   15740:	bgt	163b8 <__snprintf_chk@plt+0x52e0>
   15744:	ldr	r0, [pc, #1124]	; 15bb0 <__snprintf_chk@plt+0x4ad8>
   15748:	add	r0, pc, r0
   1574c:	bx	lr
   15750:	sub	r3, r3, #4
   15754:	cmp	r0, r3
   15758:	beq	18384 <__snprintf_chk@plt+0x72ac>
   1575c:	ble	157d4 <__snprintf_chk@plt+0x46fc>
   15760:	ldr	r3, [pc, #1100]	; 15bb4 <__snprintf_chk@plt+0x4adc>
   15764:	cmp	r0, r3
   15768:	beq	17b50 <__snprintf_chk@plt+0x6a78>
   1576c:	bgt	163ac <__snprintf_chk@plt+0x52d4>
   15770:	ldr	r0, [pc, #1088]	; 15bb8 <__snprintf_chk@plt+0x4ae0>
   15774:	add	r0, pc, r0
   15778:	bx	lr
   1577c:	sub	r3, r3, #8
   15780:	cmp	r0, r3
   15784:	beq	18810 <__snprintf_chk@plt+0x7738>
   15788:	ble	1580c <__snprintf_chk@plt+0x4734>
   1578c:	ldr	r3, [pc, #1064]	; 15bbc <__snprintf_chk@plt+0x4ae4>
   15790:	cmp	r0, r3
   15794:	beq	1839c <__snprintf_chk@plt+0x72c4>
   15798:	ble	157f0 <__snprintf_chk@plt+0x4718>
   1579c:	ldr	r3, [pc, #1052]	; 15bc0 <__snprintf_chk@plt+0x4ae8>
   157a0:	cmp	r0, r3
   157a4:	beq	17b68 <__snprintf_chk@plt+0x6a90>
   157a8:	bgt	163a0 <__snprintf_chk@plt+0x52c8>
   157ac:	ldr	r0, [pc, #1040]	; 15bc4 <__snprintf_chk@plt+0x4aec>
   157b0:	add	r0, pc, r0
   157b4:	bx	lr
   157b8:	sub	r3, r3, #2
   157bc:	cmp	r0, r3
   157c0:	beq	17b5c <__snprintf_chk@plt+0x6a84>
   157c4:	bgt	16394 <__snprintf_chk@plt+0x52bc>
   157c8:	ldr	r0, [pc, #1016]	; 15bc8 <__snprintf_chk@plt+0x4af0>
   157cc:	add	r0, pc, r0
   157d0:	bx	lr
   157d4:	sub	r3, r3, #2
   157d8:	cmp	r0, r3
   157dc:	beq	17b44 <__snprintf_chk@plt+0x6a6c>
   157e0:	bgt	16388 <__snprintf_chk@plt+0x52b0>
   157e4:	ldr	r0, [pc, #992]	; 15bcc <__snprintf_chk@plt+0x4af4>
   157e8:	add	r0, pc, r0
   157ec:	bx	lr
   157f0:	sub	r3, r3, #2
   157f4:	cmp	r0, r3
   157f8:	beq	17b38 <__snprintf_chk@plt+0x6a60>
   157fc:	bgt	1637c <__snprintf_chk@plt+0x52a4>
   15800:	ldr	r0, [pc, #968]	; 15bd0 <__snprintf_chk@plt+0x4af8>
   15804:	add	r0, pc, r0
   15808:	bx	lr
   1580c:	sub	r3, r3, #4
   15810:	cmp	r0, r3
   15814:	beq	182f4 <__snprintf_chk@plt+0x721c>
   15818:	ble	1619c <__snprintf_chk@plt+0x50c4>
   1581c:	ldr	r3, [pc, #944]	; 15bd4 <__snprintf_chk@plt+0x4afc>
   15820:	cmp	r0, r3
   15824:	beq	17ba4 <__snprintf_chk@plt+0x6acc>
   15828:	bgt	16370 <__snprintf_chk@plt+0x5298>
   1582c:	ldr	r0, [pc, #932]	; 15bd8 <__snprintf_chk@plt+0x4b00>
   15830:	add	r0, pc, r0
   15834:	bx	lr
   15838:	ldr	r3, [pc, #924]	; 15bdc <__snprintf_chk@plt+0x4b04>
   1583c:	cmp	r0, r3
   15840:	beq	17b98 <__snprintf_chk@plt+0x6ac0>
   15844:	bgt	16364 <__snprintf_chk@plt+0x528c>
   15848:	ldr	r0, [pc, #912]	; 15be0 <__snprintf_chk@plt+0x4b08>
   1584c:	add	r0, pc, r0
   15850:	bx	lr
   15854:	cmp	r0, #880	; 0x370
   15858:	beq	182dc <__snprintf_chk@plt+0x7204>
   1585c:	ble	15898 <__snprintf_chk@plt+0x47c0>
   15860:	ldr	r3, [pc, #892]	; 15be4 <__snprintf_chk@plt+0x4b0c>
   15864:	cmp	r0, r3
   15868:	beq	17b80 <__snprintf_chk@plt+0x6aa8>
   1586c:	bgt	16358 <__snprintf_chk@plt+0x5280>
   15870:	ldr	r0, [pc, #880]	; 15be8 <__snprintf_chk@plt+0x4b10>
   15874:	add	r0, pc, r0
   15878:	bx	lr
   1587c:	ldr	r3, [pc, #872]	; 15bec <__snprintf_chk@plt+0x4b14>
   15880:	cmp	r0, r3
   15884:	beq	17b8c <__snprintf_chk@plt+0x6ab4>
   15888:	bgt	1634c <__snprintf_chk@plt+0x5274>
   1588c:	ldr	r0, [pc, #860]	; 15bf0 <__snprintf_chk@plt+0x4b18>
   15890:	add	r0, pc, r0
   15894:	bx	lr
   15898:	ldr	r3, [pc, #852]	; 15bf4 <__snprintf_chk@plt+0x4b1c>
   1589c:	cmp	r0, r3
   158a0:	beq	17b74 <__snprintf_chk@plt+0x6a9c>
   158a4:	bgt	16340 <__snprintf_chk@plt+0x5268>
   158a8:	ldr	r0, [pc, #840]	; 15bf8 <__snprintf_chk@plt+0x4b20>
   158ac:	add	r0, pc, r0
   158b0:	bx	lr
   158b4:	cmp	r0, #864	; 0x360
   158b8:	beq	182e8 <__snprintf_chk@plt+0x7210>
   158bc:	ble	15910 <__snprintf_chk@plt+0x4838>
   158c0:	ldr	r3, [pc, #820]	; 15bfc <__snprintf_chk@plt+0x4b24>
   158c4:	cmp	r0, r3
   158c8:	beq	17cdc <__snprintf_chk@plt+0x6c04>
   158cc:	bgt	16334 <__snprintf_chk@plt+0x525c>
   158d0:	ldr	r0, [pc, #808]	; 15c00 <__snprintf_chk@plt+0x4b28>
   158d4:	add	r0, pc, r0
   158d8:	bx	lr
   158dc:	cmp	r0, #852	; 0x354
   158e0:	beq	18774 <__snprintf_chk@plt+0x769c>
   158e4:	ble	15948 <__snprintf_chk@plt+0x4870>
   158e8:	cmp	r0, #856	; 0x358
   158ec:	beq	18270 <__snprintf_chk@plt+0x7198>
   158f0:	ble	1592c <__snprintf_chk@plt+0x4854>
   158f4:	ldr	r3, [pc, #776]	; 15c04 <__snprintf_chk@plt+0x4b2c>
   158f8:	cmp	r0, r3
   158fc:	beq	17cd0 <__snprintf_chk@plt+0x6bf8>
   15900:	bgt	16328 <__snprintf_chk@plt+0x5250>
   15904:	ldr	r0, [pc, #764]	; 15c08 <__snprintf_chk@plt+0x4b30>
   15908:	add	r0, pc, r0
   1590c:	bx	lr
   15910:	ldr	r3, [pc, #756]	; 15c0c <__snprintf_chk@plt+0x4b34>
   15914:	cmp	r0, r3
   15918:	beq	17cc4 <__snprintf_chk@plt+0x6bec>
   1591c:	bgt	1631c <__snprintf_chk@plt+0x5244>
   15920:	ldr	r0, [pc, #744]	; 15c10 <__snprintf_chk@plt+0x4b38>
   15924:	add	r0, pc, r0
   15928:	bx	lr
   1592c:	ldr	r3, [pc, #736]	; 15c14 <__snprintf_chk@plt+0x4b3c>
   15930:	cmp	r0, r3
   15934:	beq	17cb8 <__snprintf_chk@plt+0x6be0>
   15938:	bgt	16310 <__snprintf_chk@plt+0x5238>
   1593c:	ldr	r0, [pc, #724]	; 15c18 <__snprintf_chk@plt+0x4b40>
   15940:	add	r0, pc, r0
   15944:	bx	lr
   15948:	cmp	r0, #848	; 0x350
   1594c:	beq	182a0 <__snprintf_chk@plt+0x71c8>
   15950:	ble	161c4 <__snprintf_chk@plt+0x50ec>
   15954:	ldr	r3, [pc, #704]	; 15c1c <__snprintf_chk@plt+0x4b44>
   15958:	cmp	r0, r3
   1595c:	beq	17cac <__snprintf_chk@plt+0x6bd4>
   15960:	bgt	16304 <__snprintf_chk@plt+0x522c>
   15964:	ldr	r0, [pc, #692]	; 15c20 <__snprintf_chk@plt+0x4b48>
   15968:	add	r0, pc, r0
   1596c:	bx	lr
   15970:	ldr	r3, [pc, #684]	; 15c24 <__snprintf_chk@plt+0x4b4c>
   15974:	cmp	r0, r3
   15978:	beq	18c24 <__snprintf_chk@plt+0x7b4c>
   1597c:	ble	15ffc <__snprintf_chk@plt+0x4f24>
   15980:	ldr	r3, [pc, #672]	; 15c28 <__snprintf_chk@plt+0x4b50>
   15984:	cmp	r0, r3
   15988:	beq	18b70 <__snprintf_chk@plt+0x7a98>
   1598c:	ble	15fc4 <__snprintf_chk@plt+0x4eec>
   15990:	ldr	r3, [pc, #660]	; 15c2c <__snprintf_chk@plt+0x4b54>
   15994:	cmp	r0, r3
   15998:	beq	189d8 <__snprintf_chk@plt+0x7900>
   1599c:	ble	15f98 <__snprintf_chk@plt+0x4ec0>
   159a0:	ldr	r3, [pc, #648]	; 15c30 <__snprintf_chk@plt+0x4b58>
   159a4:	cmp	r0, r3
   159a8:	beq	186d8 <__snprintf_chk@plt+0x7600>
   159ac:	ble	15f7c <__snprintf_chk@plt+0x4ea4>
   159b0:	ldr	r3, [pc, #636]	; 15c34 <__snprintf_chk@plt+0x4b5c>
   159b4:	cmp	r0, r3
   159b8:	beq	180c0 <__snprintf_chk@plt+0x6fe8>
   159bc:	blt	17ab4 <__snprintf_chk@plt+0x69dc>
   159c0:	add	r3, r3, #1
   159c4:	cmp	r0, r3
   159c8:	beq	162f8 <__snprintf_chk@plt+0x5220>
   159cc:	ldr	r3, [pc, #612]	; 15c38 <__snprintf_chk@plt+0x4b60>
   159d0:	cmp	r0, r3
   159d4:	bne	161b8 <__snprintf_chk@plt+0x50e0>
   159d8:	ldr	r0, [pc, #604]	; 15c3c <__snprintf_chk@plt+0x4b64>
   159dc:	add	r0, pc, r0
   159e0:	bx	lr
   159e4:			; <UNDEFINED> instruction: 0x0000dcb8
   159e8:	andeq	r0, r0, r3, lsr #6
   159ec:	andeq	r0, r0, r7, lsr #6
   159f0:	andeq	r0, r0, r9, lsr #6
   159f4:	andeq	sp, r0, ip, asr fp
   159f8:	andeq	sp, r0, r8, lsl #25
   159fc:	andeq	sp, r0, r8, asr #21
   15a00:	andeq	r0, r0, r1, lsr #6
   15a04:	andeq	sp, r0, r8, asr #20
   15a08:	andeq	r0, r0, r7, lsl r3
   15a0c:	andeq	r0, r0, r9, lsl r3
   15a10:	andeq	sp, r0, ip, ror r9
   15a14:	andeq	sp, r0, r8, lsr #19
   15a18:	ldrdeq	sp, [r0], -ip
   15a1c:	andeq	r0, r0, r1, lsl r3
   15a20:	andeq	sp, r0, r4, ror #16
   15a24:	andeq	sp, r0, r0, lsl fp
   15a28:	andeq	r0, r0, r1, lsr r3
   15a2c:	andeq	sp, r0, ip, lsl #21
   15a30:	andeq	sp, r0, r8, asr #15
   15a34:	andeq	sp, r0, r4, lsl sl
   15a38:	andeq	r0, r0, sl, lsl #7
   15a3c:	strdeq	lr, [r0], -r8
   15a40:	andeq	r0, r0, lr, asr #7
   15a44:			; <UNDEFINED> instruction: 0x000003bd
   15a48:	andeq	r0, r0, r5, asr #7
   15a4c:	andeq	r0, r0, r9, asr #7
   15a50:	andeq	r0, r0, fp, asr #7
   15a54:	andeq	lr, r0, r4, lsl #11
   15a58:	andeq	r9, r0, r4, asr r6
   15a5c:	andeq	r9, r0, r8, asr #12
   15a60:			; <UNDEFINED> instruction: 0x0000e4bc
   15a64:	andeq	r0, r0, r3, asr #7
   15a68:	andeq	lr, r0, r8, lsr r4
   15a6c:			; <UNDEFINED> instruction: 0x000003b9
   15a70:			; <UNDEFINED> instruction: 0x000003bb
   15a74:	andeq	lr, r0, r0, asr #6
   15a78:	andeq	lr, r0, r0, lsl #7
   15a7c:	andeq	lr, r0, ip, asr #5
   15a80:			; <UNDEFINED> instruction: 0x000003b3
   15a84:	andeq	lr, r0, r0, asr #4
   15a88:	andeq	r0, r0, r5, lsr #7
   15a8c:	andeq	r0, r0, r9, lsr #7
   15a90:	andeq	r0, r0, fp, lsr #7
   15a94:	andeq	lr, r0, r8, asr r1
   15a98:			; <UNDEFINED> instruction: 0x000002bf
   15a9c:	andeq	ip, r0, r4, asr lr
   15aa0:	andeq	r0, r0, r1, lsr #5
   15aa4:	andeq	r0, r0, r5, lsr #5
   15aa8:	andeq	r0, r0, r7, lsr #5
   15aac:	andeq	ip, r0, ip, lsr #24
   15ab0:	andeq	r0, r0, sl, ror #5
   15ab4:	strdeq	r0, [r0], -sl
   15ab8:	andeq	r0, r0, r2, lsl #6
   15abc:	andeq	r0, r0, r6, lsl #6
   15ac0:	andeq	r0, r0, r9, lsl #6
   15ac4:	andeq	sp, r0, r0, ror r4
   15ac8:	andeq	ip, r0, r8, lsr sp
   15acc:	muleq	r0, pc, r2	; <UNPREDICTABLE>
   15ad0:			; <UNDEFINED> instruction: 0x0000cab0
   15ad4:	muleq	r0, r5, r2
   15ad8:	muleq	r0, r7, r2
   15adc:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   15ae0:	andeq	ip, r0, r0, lsl #20
   15ae4:	andeq	ip, r0, ip, ror #18
   15ae8:	andeq	r0, r0, pc, lsl #5
   15aec:	strdeq	ip, [r0], -r8
   15af0:	andeq	ip, r0, r0, asr sl
   15af4:	andeq	r9, r0, ip, lsl r3
   15af8:	andeq	ip, r0, r0, lsl #17
   15afc:	andeq	sp, r0, ip, lsr #5
   15b00:	andeq	sp, r0, r0, lsr r2
   15b04:	strdeq	r0, [r0], -r6
   15b08:	andeq	sp, r0, r8, lsl r1
   15b0c:	andeq	r0, r0, r2, ror #5
   15b10:	andeq	r0, r0, r6, ror #5
   15b14:	andeq	ip, r0, r8, lsl #31
   15b18:	andeq	sp, r0, r4, lsl r1
   15b1c:	andeq	ip, r0, r0, ror #29
   15b20:	andeq	ip, r0, r4, ror #28
   15b24:	ldrdeq	r0, [r0], -r6
   15b28:	andeq	ip, r0, ip, ror #26
   15b2c:	andeq	ip, r0, r0, lsr #27
   15b30:	strdeq	ip, [r0], -r4
   15b34:	andeq	ip, r0, r4, lsr #25
   15b38:	andeq	ip, r0, ip, lsl #31
   15b3c:	andeq	ip, r0, r8, lsl pc
   15b40:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   15b44:	muleq	r0, r4, lr
   15b48:	andeq	r0, r0, sl, ror r3
   15b4c:	andeq	sp, r0, r0, lsr r9
   15b50:	andeq	r0, r0, sl, ror #6
   15b54:	ldrdeq	sp, [r0], -ip
   15b58:	andeq	r0, r0, r6, ror r3
   15b5c:	andeq	sp, r0, r0, lsl #17
   15b60:	andeq	r9, r0, ip, asr #32
   15b64:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   15b68:	andeq	r0, r0, sp, lsr r2
   15b6c:	andeq	fp, r0, r8, asr pc
   15b70:	andeq	r0, r0, r3, lsr r2
   15b74:	andeq	r0, r0, r5, lsr r2
   15b78:	andeq	fp, r0, ip, ror #28
   15b7c:	andeq	fp, r0, r4, lsr #29
   15b80:	ldrdeq	fp, [r0], -r0
   15b84:	andeq	r0, r0, sp, lsr #4
   15b88:	andeq	fp, r0, r8, asr #26
   15b8c:	andeq	fp, r0, r4, ror #29
   15b90:	strdeq	sl, [r0], -r4
   15b94:	andeq	fp, r0, r0, lsr #25
   15b98:			; <UNDEFINED> instruction: 0x000002b5
   15b9c:			; <UNDEFINED> instruction: 0x000002b7
   15ba0:	andeq	ip, r0, r8, lsr #15
   15ba4:	andeq	sp, r0, r4, asr #21
   15ba8:	andeq	ip, r0, r0, lsr #14
   15bac:	andeq	r0, r0, pc, lsr #5
   15bb0:	andeq	ip, r0, r0, lsr #13
   15bb4:	andeq	r0, r0, r3, lsr #7
   15bb8:	andeq	sp, r0, r4, ror #19
   15bbc:	muleq	r0, r9, r3
   15bc0:	muleq	r0, fp, r3
   15bc4:	strdeq	sp, [r0], -r4
   15bc8:	andeq	ip, r0, ip, asr #11
   15bcc:	andeq	sp, r0, r0, lsr #18
   15bd0:	andeq	sp, r0, ip, asr r8
   15bd4:	muleq	r0, r3, r3
   15bd8:	strdeq	sp, [r0], -r4
   15bdc:	andeq	r0, r0, r6, lsl #7
   15be0:	andeq	sp, r0, r0, ror #13
   15be4:	andeq	r0, r0, r2, ror r3
   15be8:	andeq	sp, r0, ip, lsr #10
   15bec:	andeq	r0, r0, r6, ror #6
   15bf0:	andeq	sp, r0, ip, lsr #8
   15bf4:	andeq	r0, r0, lr, ror #6
   15bf8:			; <UNDEFINED> instruction: 0x0000d4b4
   15bfc:	andeq	r0, r0, r2, ror #6
   15c00:	andeq	sp, r0, r0, lsr #7
   15c04:	andeq	r0, r0, sl, asr r3
   15c08:	andeq	sp, r0, r0, ror #5
   15c0c:	andeq	r0, r0, lr, asr r3
   15c10:	andeq	sp, r0, ip, lsl r3
   15c14:	andeq	r0, r0, r6, asr r3
   15c18:	andeq	sp, r0, r8, asr r2
   15c1c:	andeq	r0, r0, r2, asr r3
   15c20:	andeq	sp, r0, ip, asr #3
   15c24:	andeq	r0, r0, lr, ror #7
   15c28:	strdeq	r0, [r0], -lr
   15c2c:	andeq	r0, r0, r6, lsl #8
   15c30:	andeq	r0, r0, sl, lsl #8
   15c34:	andeq	r0, r0, ip, lsl #8
   15c38:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   15c3c:	andeq	lr, r0, r0, lsl r0
   15c40:	andeq	r0, r0, r2, lsl #7
   15c44:	andeq	ip, r0, r0, lsl #31
   15c48:	andeq	sp, r0, r4, asr #5
   15c4c:	andeq	sp, r0, r4, ror #19
   15c50:	andeq	r0, r0, r4, lsl #8
   15c54:	andeq	sp, r0, ip, ror #18
   15c58:	strdeq	r0, [r0], -sl
   15c5c:	andeq	sp, r0, ip, lsl #17
   15c60:	andeq	r0, r0, r6, ror #7
   15c64:	andeq	r0, r0, sl, ror #7
   15c68:	andeq	sp, r0, r8, lsl #14
   15c6c:	andeq	sp, r0, ip, ror #16
   15c70:	andeq	sp, r0, r8, ror #12
   15c74:	andeq	sp, r0, r4, lsl #12
   15c78:	ldrdeq	r0, [r0], -sl
   15c7c:	andeq	sp, r0, r4, lsl r5
   15c80:	andeq	sp, r0, r8, asr #10
   15c84:	andeq	sp, r0, r4, lsr #9
   15c88:	andeq	sp, r0, r8, lsr #8
   15c8c:	andeq	sp, r0, ip, ror #13
   15c90:	andeq	sp, r0, r8, ror r6
   15c94:	andeq	sp, r0, r8, lsl #7
   15c98:	strdeq	sp, [r0], -ip
   15c9c:	andeq	ip, r0, r8, lsr lr
   15ca0:	strdeq	r8, [r0], -ip
   15ca4:	andeq	r0, r0, lr, asr #6
   15ca8:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   15cac:	andeq	r0, r0, lr, ror r3
   15cb0:	andeq	ip, r0, r0, lsr #25
   15cb4:	strdeq	r8, [r0], -r0
   15cb8:	andeq	ip, r0, r8, lsr #25
   15cbc:	andeq	ip, r0, r8, ror #17
   15cc0:	andeq	ip, r0, r0, ror #27
   15cc4:	andeq	sp, r0, ip, ror r5
   15cc8:	andeq	sp, r0, r0, ror #5
   15ccc:			; <UNDEFINED> instruction: 0x0000d5bc
   15cd0:	strdeq	sp, [r0], -r4
   15cd4:	andeq	sp, r0, r4, lsl r3
   15cd8:	andeq	sp, r0, r0, asr r3
   15cdc:	strdeq	sp, [r0], -r8
   15ce0:	andeq	sp, r0, r8, ror r3
   15ce4:	andeq	sp, r0, r8, lsr #8
   15ce8:	andeq	sp, r0, r4, ror r4
   15cec:	andeq	sp, r0, r0, asr #12
   15cf0:			; <UNDEFINED> instruction: 0x0000d4b0
   15cf4:	ldrdeq	sp, [r0], -ip
   15cf8:	andeq	sp, r0, r4, lsl #13
   15cfc:			; <UNDEFINED> instruction: 0x0000d6bc
   15d00:	andeq	ip, r0, r4, lsl #31
   15d04:	andeq	ip, r0, r4, lsl ip
   15d08:	ldrdeq	sp, [r0], -r0
   15d0c:	andeq	ip, r0, ip, asr r8
   15d10:			; <UNDEFINED> instruction: 0x0000c8b0
   15d14:	andeq	ip, r0, r8, lsr r9
   15d18:	strdeq	ip, [r0], -r4
   15d1c:	andeq	ip, r0, r0, ror #18
   15d20:	andeq	ip, r0, ip, lsr sl
   15d24:	andeq	ip, r0, ip, lsr #19
   15d28:	andeq	ip, r0, r0, ror #20
   15d2c:	andeq	ip, r0, r8, lsl #24
   15d30:	andeq	ip, r0, r4, asr #25
   15d34:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   15d38:	andeq	ip, r0, r4, lsr #27
   15d3c:	andeq	fp, r0, ip, lsl sl
   15d40:	andeq	ip, r0, r0, lsr sp
   15d44:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   15d48:	andeq	fp, r0, r8, asr sl
   15d4c:	muleq	r0, r0, sl
   15d50:	andeq	ip, r0, r8, lsl #28
   15d54:	ldrdeq	fp, [r0], -r8
   15d58:	andeq	sl, r0, r4, lsl #31
   15d5c:			; <UNDEFINED> instruction: 0x0000a2b0
   15d60:	andeq	fp, r0, r4, ror r1
   15d64:	andeq	sl, r0, ip, lsr #31
   15d68:	andeq	fp, r0, r4
   15d6c:	andeq	fp, r0, r0, lsr #1
   15d70:	andeq	fp, r0, ip, asr r0
   15d74:	andeq	fp, r0, r8, ror #1
   15d78:	andeq	fp, r0, ip, ror fp
   15d7c:			; <UNDEFINED> instruction: 0x0000c9bc
   15d80:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   15d84:	strdeq	ip, [r0], -r8
   15d88:	andeq	fp, r0, r0, lsl pc
   15d8c:	andeq	fp, r0, r8, lsr ip
   15d90:	andeq	fp, r0, r0, asr pc
   15d94:	andeq	fp, r0, r0, lsl #31
   15d98:	andeq	fp, r0, r4, ror #24
   15d9c:	muleq	r0, r8, ip
   15da0:	andeq	fp, r0, r4, lsr sp
   15da4:	andeq	fp, r0, r8, asr #25
   15da8:	andeq	fp, r0, ip, lsl #27
   15dac:	andeq	fp, r0, ip, asr #27
   15db0:	strdeq	fp, [r0], -r8
   15db4:	andeq	fp, r0, r4, lsr lr
   15db8:	andeq	fp, r0, r4, ror #30
   15dbc:	andeq	ip, r0, r8, lsr r0
   15dc0:	andeq	ip, r0, ip, ror r0
   15dc4:	andeq	fp, r0, r4, lsr #12
   15dc8:			; <UNDEFINED> instruction: 0x0000b7b8
   15dcc:	andeq	fp, r0, r0, asr r6
   15dd0:	andeq	fp, r0, ip, ror r6
   15dd4:	strdeq	fp, [r0], -r4
   15dd8:	muleq	r0, r8, r6
   15ddc:	andeq	fp, r0, r8, lsr r7
   15de0:	andeq	fp, r0, r8, lsl #19
   15de4:	andeq	ip, r0, r0, rrx
   15de8:	andeq	fp, r0, r0, ror #15
   15dec:			; <UNDEFINED> instruction: 0x0000b9b8
   15df0:	andeq	ip, r0, r4, ror ip
   15df4:	andeq	ip, r0, r4, lsl sp
   15df8:	andeq	ip, r0, r0, asr #26
   15dfc:	andeq	ip, r0, r8, ror #27
   15e00:	muleq	r0, r4, sp
   15e04:	andeq	ip, r0, r8, lsr #28
   15e08:	andeq	ip, r0, r8, ror lr
   15e0c:			; <UNDEFINED> instruction: 0x0000cebc
   15e10:			; <UNDEFINED> instruction: 0x0000c9b4
   15e14:	muleq	r0, r4, r2
   15e18:	andeq	ip, r0, r4, lsl r0
   15e1c:	andeq	ip, r0, r8, asr #5
   15e20:	andeq	ip, r0, r0, lsl #6
   15e24:	andeq	ip, r0, ip, lsr #32
   15e28:	andeq	ip, r0, ip, ror r0
   15e2c:	andeq	ip, r0, r8, lsl r1
   15e30:	andeq	ip, r0, r8, asr #1
   15e34:	andeq	ip, r0, r8, asr #2
   15e38:	andeq	ip, r0, r8, lsl #3
   15e3c:	andeq	ip, r0, r4, lsr #6
   15e40:	andeq	ip, r0, r8, asr #3
   15e44:			; <UNDEFINED> instruction: 0x0000c2bc
   15e48:	andeq	ip, r0, r4, asr r3
   15e4c:	muleq	r0, ip, r3
   15e50:	andeq	sl, r0, r0, lsr #20
   15e54:	andeq	ip, r0, r4, asr #7
   15e58:	andeq	fp, r0, ip, asr r9
   15e5c:	andeq	sl, r0, r0, ror #20
   15e60:	andeq	sl, r0, r8, lsr #21
   15e64:	andeq	sl, r0, r8, lsr #22
   15e68:	andeq	sl, r0, r8, ror #21
   15e6c:	andeq	sl, r0, r4, asr fp
   15e70:	andeq	fp, r0, r8, lsl #3
   15e74:	andeq	sl, r0, ip, asr #29
   15e78:	ldrdeq	fp, [r0], -r0
   15e7c:	andeq	fp, r0, r0, lsl r2
   15e80:	andeq	sl, r0, r0, lsl #30
   15e84:	andeq	sl, r0, r4, asr pc
   15e88:	andeq	fp, r0, r8
   15e8c:	andeq	sl, r0, r8, lsl #31
   15e90:	andeq	fp, r0, r4, rrx
   15e94:	andeq	fp, r0, r0, lsr #1
   15e98:	andeq	fp, r0, r8, asr r2
   15e9c:	ldrdeq	fp, [r0], -r0
   15ea0:	andeq	fp, r0, r8, ror #3
   15ea4:	muleq	r0, r8, r2
   15ea8:	andeq	fp, r0, r8, asr #5
   15eac:	andeq	sl, r0, r8, ror #21
   15eb0:	andeq	fp, r0, r8, lsl #6
   15eb4:	andeq	sl, r0, r0, lsr #22
   15eb8:			; <UNDEFINED> instruction: 0x000091b8
   15ebc:	andeq	r8, r0, ip, lsr pc
   15ec0:	strdeq	r9, [r0], -r0
   15ec4:	andeq	r9, r0, r0, asr #4
   15ec8:	andeq	r8, r0, r8, asr pc
   15ecc:	andeq	r8, r0, ip, ror pc
   15ed0:	andeq	r9, r0, r8, lsr #32
   15ed4:			; <UNDEFINED> instruction: 0x00008fb0
   15ed8:	andeq	r9, r0, ip, lsl #1
   15edc:	andeq	r9, r0, r8, asr #1
   15ee0:			; <UNDEFINED> instruction: 0x000092b8
   15ee4:	strdeq	r9, [r0], -r0
   15ee8:	andeq	r9, r0, ip, lsr #4
   15eec:	andeq	r9, r0, r4, ror #5
   15ef0:	andeq	r9, r0, r8, lsl r3
   15ef4:	muleq	r0, r0, r8
   15ef8:	andeq	r8, r0, r0, lsl #22
   15efc:	andeq	r8, r0, r8, asr #17
   15f00:	strdeq	r8, [r0], -ip
   15f04:	andeq	r8, r0, r0, lsl sl
   15f08:	muleq	r0, r0, r9
   15f0c:	andeq	r8, r0, r0, asr sl
   15f10:	strdeq	r9, [r0], -r4
   15f14:	andeq	r9, r0, ip, lsr #28
   15f18:	andeq	r9, r0, r0, asr #29
   15f1c:	andeq	r9, r0, ip, ror r8
   15f20:	andeq	r9, r0, r0, ror #28
   15f24:	andeq	r9, r0, r4, lsl pc
   15f28:	andeq	r9, r0, r4, lsr #17
   15f2c:	andeq	r9, r0, ip, ror #17
   15f30:	andeq	r9, r0, r4, ror #18
   15f34:	andeq	r9, r0, r0, lsr #18
   15f38:	cmp	r0, #896	; 0x380
   15f3c:	beq	183b4 <__snprintf_chk@plt+0x72dc>
   15f40:	ble	161e0 <__snprintf_chk@plt+0x5108>
   15f44:	ldr	r3, [pc, #-780]	; 15c40 <__snprintf_chk@plt+0x4b68>
   15f48:	cmp	r0, r3
   15f4c:	beq	17ae4 <__snprintf_chk@plt+0x6a0c>
   15f50:	bgt	162ec <__snprintf_chk@plt+0x5214>
   15f54:	ldr	r0, [pc, #-792]	; 15c44 <__snprintf_chk@plt+0x4b6c>
   15f58:	add	r0, pc, r0
   15f5c:	bx	lr
   15f60:	sub	r3, r3, #2
   15f64:	cmp	r0, r3
   15f68:	beq	17ad8 <__snprintf_chk@plt+0x6a00>
   15f6c:	bgt	162e0 <__snprintf_chk@plt+0x5208>
   15f70:	ldr	r0, [pc, #-816]	; 15c48 <__snprintf_chk@plt+0x4b70>
   15f74:	add	r0, pc, r0
   15f78:	bx	lr
   15f7c:	sub	r3, r3, #2
   15f80:	cmp	r0, r3
   15f84:	beq	17acc <__snprintf_chk@plt+0x69f4>
   15f88:	bgt	162d4 <__snprintf_chk@plt+0x51fc>
   15f8c:	ldr	r0, [pc, #-840]	; 15c4c <__snprintf_chk@plt+0x4b74>
   15f90:	add	r0, pc, r0
   15f94:	bx	lr
   15f98:	sub	r3, r3, #4
   15f9c:	cmp	r0, r3
   15fa0:	beq	183c0 <__snprintf_chk@plt+0x72e8>
   15fa4:	ble	16044 <__snprintf_chk@plt+0x4f6c>
   15fa8:	ldr	r3, [pc, #-864]	; 15c50 <__snprintf_chk@plt+0x4b78>
   15fac:	cmp	r0, r3
   15fb0:	beq	17ac0 <__snprintf_chk@plt+0x69e8>
   15fb4:	bgt	162c8 <__snprintf_chk@plt+0x51f0>
   15fb8:	ldr	r0, [pc, #-876]	; 15c54 <__snprintf_chk@plt+0x4b7c>
   15fbc:	add	r0, pc, r0
   15fc0:	bx	lr
   15fc4:	sub	r3, r3, #8
   15fc8:	cmp	r0, r3
   15fcc:	beq	18804 <__snprintf_chk@plt+0x772c>
   15fd0:	ble	16144 <__snprintf_chk@plt+0x506c>
   15fd4:	ldr	r3, [pc, #-900]	; 15c58 <__snprintf_chk@plt+0x4b80>
   15fd8:	cmp	r0, r3
   15fdc:	beq	18378 <__snprintf_chk@plt+0x72a0>
   15fe0:	ble	1612c <__snprintf_chk@plt+0x5054>
   15fe4:	cmp	r0, #1020	; 0x3fc
   15fe8:	beq	17b2c <__snprintf_chk@plt+0x6a54>
   15fec:	bgt	162bc <__snprintf_chk@plt+0x51e4>
   15ff0:	ldr	r0, [pc, #-924]	; 15c5c <__snprintf_chk@plt+0x4b84>
   15ff4:	add	r0, pc, r0
   15ff8:	bx	lr
   15ffc:	sub	r3, r3, #16
   16000:	cmp	r0, r3
   16004:	beq	18a8c <__snprintf_chk@plt+0x79b4>
   16008:	ble	1609c <__snprintf_chk@plt+0x4fc4>
   1600c:	ldr	r3, [pc, #-948]	; 15c60 <__snprintf_chk@plt+0x4b88>
   16010:	cmp	r0, r3
   16014:	beq	187f8 <__snprintf_chk@plt+0x7720>
   16018:	ble	16074 <__snprintf_chk@plt+0x4f9c>
   1601c:	ldr	r3, [pc, #-960]	; 15c64 <__snprintf_chk@plt+0x4b8c>
   16020:	cmp	r0, r3
   16024:	beq	18390 <__snprintf_chk@plt+0x72b8>
   16028:	ble	1605c <__snprintf_chk@plt+0x4f84>
   1602c:	cmp	r0, #1004	; 0x3ec
   16030:	beq	17b14 <__snprintf_chk@plt+0x6a3c>
   16034:	bgt	162b0 <__snprintf_chk@plt+0x51d8>
   16038:	ldr	r0, [pc, #-984]	; 15c68 <__snprintf_chk@plt+0x4b90>
   1603c:	add	r0, pc, r0
   16040:	bx	lr
   16044:	cmp	r0, #1024	; 0x400
   16048:	beq	17b20 <__snprintf_chk@plt+0x6a48>
   1604c:	bgt	162a4 <__snprintf_chk@plt+0x51cc>
   16050:	ldr	r0, [pc, #-1004]	; 15c6c <__snprintf_chk@plt+0x4b94>
   16054:	add	r0, pc, r0
   16058:	bx	lr
   1605c:	cmp	r0, #1000	; 0x3e8
   16060:	beq	17af0 <__snprintf_chk@plt+0x6a18>
   16064:	bgt	16298 <__snprintf_chk@plt+0x51c0>
   16068:	ldr	r0, [pc, #-1024]	; 15c70 <__snprintf_chk@plt+0x4b98>
   1606c:	add	r0, pc, r0
   16070:	bx	lr
   16074:	sub	r3, r3, #4
   16078:	cmp	r0, r3
   1607c:	beq	183a8 <__snprintf_chk@plt+0x72d0>
   16080:	ble	160d4 <__snprintf_chk@plt+0x4ffc>
   16084:	cmp	r0, #996	; 0x3e4
   16088:	beq	17a90 <__snprintf_chk@plt+0x69b8>
   1608c:	bgt	1628c <__snprintf_chk@plt+0x51b4>
   16090:	ldr	r0, [pc, #-1060]	; 15c74 <__snprintf_chk@plt+0x4b9c>
   16094:	add	r0, pc, r0
   16098:	bx	lr
   1609c:	sub	r3, r3, #8
   160a0:	cmp	r0, r3
   160a4:	beq	188a0 <__snprintf_chk@plt+0x77c8>
   160a8:	ble	16104 <__snprintf_chk@plt+0x502c>
   160ac:	ldr	r3, [pc, #-1084]	; 15c78 <__snprintf_chk@plt+0x4ba0>
   160b0:	cmp	r0, r3
   160b4:	beq	1854c <__snprintf_chk@plt+0x7474>
   160b8:	ble	160ec <__snprintf_chk@plt+0x5014>
   160bc:	cmp	r0, #988	; 0x3dc
   160c0:	beq	17a84 <__snprintf_chk@plt+0x69ac>
   160c4:	bgt	16280 <__snprintf_chk@plt+0x51a8>
   160c8:	ldr	r0, [pc, #-1108]	; 15c7c <__snprintf_chk@plt+0x4ba4>
   160cc:	add	r0, pc, r0
   160d0:	bx	lr
   160d4:	cmp	r0, #992	; 0x3e0
   160d8:	beq	17b08 <__snprintf_chk@plt+0x6a30>
   160dc:	bgt	16274 <__snprintf_chk@plt+0x519c>
   160e0:	ldr	r0, [pc, #-1128]	; 15c80 <__snprintf_chk@plt+0x4ba8>
   160e4:	add	r0, pc, r0
   160e8:	bx	lr
   160ec:	cmp	r0, #984	; 0x3d8
   160f0:	beq	17afc <__snprintf_chk@plt+0x6a24>
   160f4:	bgt	16268 <__snprintf_chk@plt+0x5190>
   160f8:	ldr	r0, [pc, #-1148]	; 15c84 <__snprintf_chk@plt+0x4bac>
   160fc:	add	r0, pc, r0
   16100:	bx	lr
   16104:	sub	r3, r3, #4
   16108:	cmp	r0, r3
   1610c:	beq	18558 <__snprintf_chk@plt+0x7480>
   16110:	ble	1616c <__snprintf_chk@plt+0x5094>
   16114:	cmp	r0, #980	; 0x3d4
   16118:	beq	17aa8 <__snprintf_chk@plt+0x69d0>
   1611c:	bgt	1625c <__snprintf_chk@plt+0x5184>
   16120:	ldr	r0, [pc, #-1184]	; 15c88 <__snprintf_chk@plt+0x4bb0>
   16124:	add	r0, pc, r0
   16128:	bx	lr
   1612c:	cmp	r0, #1016	; 0x3f8
   16130:	beq	17a9c <__snprintf_chk@plt+0x69c4>
   16134:	bgt	16250 <__snprintf_chk@plt+0x5178>
   16138:	ldr	r0, [pc, #-1204]	; 15c8c <__snprintf_chk@plt+0x4bb4>
   1613c:	add	r0, pc, r0
   16140:	bx	lr
   16144:	sub	r3, r3, #4
   16148:	cmp	r0, r3
   1614c:	beq	18564 <__snprintf_chk@plt+0x748c>
   16150:	ble	16184 <__snprintf_chk@plt+0x50ac>
   16154:	cmp	r0, #1012	; 0x3f4
   16158:	beq	17be0 <__snprintf_chk@plt+0x6b08>
   1615c:	bgt	16244 <__snprintf_chk@plt+0x516c>
   16160:	ldr	r0, [pc, #-1240]	; 15c90 <__snprintf_chk@plt+0x4bb8>
   16164:	add	r0, pc, r0
   16168:	bx	lr
   1616c:	cmp	r0, #976	; 0x3d0
   16170:	beq	17bd4 <__snprintf_chk@plt+0x6afc>
   16174:	bgt	16238 <__snprintf_chk@plt+0x5160>
   16178:	ldr	r0, [pc, #-1260]	; 15c94 <__snprintf_chk@plt+0x4bbc>
   1617c:	add	r0, pc, r0
   16180:	bx	lr
   16184:	cmp	r0, #1008	; 0x3f0
   16188:	beq	17bf8 <__snprintf_chk@plt+0x6b20>
   1618c:	bgt	1622c <__snprintf_chk@plt+0x5154>
   16190:	ldr	r0, [pc, #-1280]	; 15c98 <__snprintf_chk@plt+0x4bc0>
   16194:	add	r0, pc, r0
   16198:	bx	lr
   1619c:	sub	r3, r3, #2
   161a0:	cmp	r0, r3
   161a4:	beq	17bec <__snprintf_chk@plt+0x6b14>
   161a8:	bgt	16220 <__snprintf_chk@plt+0x5148>
   161ac:	ldr	r0, [pc, #-1304]	; 15c9c <__snprintf_chk@plt+0x4bc4>
   161b0:	add	r0, pc, r0
   161b4:	bx	lr
   161b8:	ldr	r0, [pc, #-1312]	; 15ca0 <__snprintf_chk@plt+0x4bc8>
   161bc:	add	r0, pc, r0
   161c0:	bx	lr
   161c4:	ldr	r3, [pc, #-1320]	; 15ca4 <__snprintf_chk@plt+0x4bcc>
   161c8:	cmp	r0, r3
   161cc:	beq	17bbc <__snprintf_chk@plt+0x6ae4>
   161d0:	bgt	16214 <__snprintf_chk@plt+0x513c>
   161d4:	ldr	r0, [pc, #-1332]	; 15ca8 <__snprintf_chk@plt+0x4bd0>
   161d8:	add	r0, pc, r0
   161dc:	bx	lr
   161e0:	ldr	r3, [pc, #-1340]	; 15cac <__snprintf_chk@plt+0x4bd4>
   161e4:	cmp	r0, r3
   161e8:	beq	17bb0 <__snprintf_chk@plt+0x6ad8>
   161ec:	bgt	16208 <__snprintf_chk@plt+0x5130>
   161f0:	ldr	r0, [pc, #-1352]	; 15cb0 <__snprintf_chk@plt+0x4bd8>
   161f4:	add	r0, pc, r0
   161f8:	bx	lr
   161fc:	ldr	r0, [pc, #-1360]	; 15cb4 <__snprintf_chk@plt+0x4bdc>
   16200:	add	r0, pc, r0
   16204:	bx	lr
   16208:	ldr	r0, [pc, #-1368]	; 15cb8 <__snprintf_chk@plt+0x4be0>
   1620c:	add	r0, pc, r0
   16210:	bx	lr
   16214:	ldr	r0, [pc, #-1376]	; 15cbc <__snprintf_chk@plt+0x4be4>
   16218:	add	r0, pc, r0
   1621c:	bx	lr
   16220:	ldr	r0, [pc, #-1384]	; 15cc0 <__snprintf_chk@plt+0x4be8>
   16224:	add	r0, pc, r0
   16228:	bx	lr
   1622c:	ldr	r0, [pc, #-1392]	; 15cc4 <__snprintf_chk@plt+0x4bec>
   16230:	add	r0, pc, r0
   16234:	bx	lr
   16238:	ldr	r0, [pc, #-1400]	; 15cc8 <__snprintf_chk@plt+0x4bf0>
   1623c:	add	r0, pc, r0
   16240:	bx	lr
   16244:	ldr	r0, [pc, #-1408]	; 15ccc <__snprintf_chk@plt+0x4bf4>
   16248:	add	r0, pc, r0
   1624c:	bx	lr
   16250:	ldr	r0, [pc, #-1416]	; 15cd0 <__snprintf_chk@plt+0x4bf8>
   16254:	add	r0, pc, r0
   16258:	bx	lr
   1625c:	ldr	r0, [pc, #-1424]	; 15cd4 <__snprintf_chk@plt+0x4bfc>
   16260:	add	r0, pc, r0
   16264:	bx	lr
   16268:	ldr	r0, [pc, #-1432]	; 15cd8 <__snprintf_chk@plt+0x4c00>
   1626c:	add	r0, pc, r0
   16270:	bx	lr
   16274:	ldr	r0, [pc, #-1440]	; 15cdc <__snprintf_chk@plt+0x4c04>
   16278:	add	r0, pc, r0
   1627c:	bx	lr
   16280:	ldr	r0, [pc, #-1448]	; 15ce0 <__snprintf_chk@plt+0x4c08>
   16284:	add	r0, pc, r0
   16288:	bx	lr
   1628c:	ldr	r0, [pc, #-1456]	; 15ce4 <__snprintf_chk@plt+0x4c0c>
   16290:	add	r0, pc, r0
   16294:	bx	lr
   16298:	ldr	r0, [pc, #-1464]	; 15ce8 <__snprintf_chk@plt+0x4c10>
   1629c:	add	r0, pc, r0
   162a0:	bx	lr
   162a4:	ldr	r0, [pc, #-1472]	; 15cec <__snprintf_chk@plt+0x4c14>
   162a8:	add	r0, pc, r0
   162ac:	bx	lr
   162b0:	ldr	r0, [pc, #-1480]	; 15cf0 <__snprintf_chk@plt+0x4c18>
   162b4:	add	r0, pc, r0
   162b8:	bx	lr
   162bc:	ldr	r0, [pc, #-1488]	; 15cf4 <__snprintf_chk@plt+0x4c1c>
   162c0:	add	r0, pc, r0
   162c4:	bx	lr
   162c8:	ldr	r0, [pc, #-1496]	; 15cf8 <__snprintf_chk@plt+0x4c20>
   162cc:	add	r0, pc, r0
   162d0:	bx	lr
   162d4:	ldr	r0, [pc, #-1504]	; 15cfc <__snprintf_chk@plt+0x4c24>
   162d8:	add	r0, pc, r0
   162dc:	bx	lr
   162e0:	ldr	r0, [pc, #-1512]	; 15d00 <__snprintf_chk@plt+0x4c28>
   162e4:	add	r0, pc, r0
   162e8:	bx	lr
   162ec:	ldr	r0, [pc, #-1520]	; 15d04 <__snprintf_chk@plt+0x4c2c>
   162f0:	add	r0, pc, r0
   162f4:	bx	lr
   162f8:	ldr	r0, [pc, #-1528]	; 15d08 <__snprintf_chk@plt+0x4c30>
   162fc:	add	r0, pc, r0
   16300:	bx	lr
   16304:	ldr	r0, [pc, #-1536]	; 15d0c <__snprintf_chk@plt+0x4c34>
   16308:	add	r0, pc, r0
   1630c:	bx	lr
   16310:	ldr	r0, [pc, #-1544]	; 15d10 <__snprintf_chk@plt+0x4c38>
   16314:	add	r0, pc, r0
   16318:	bx	lr
   1631c:	ldr	r0, [pc, #-1552]	; 15d14 <__snprintf_chk@plt+0x4c3c>
   16320:	add	r0, pc, r0
   16324:	bx	lr
   16328:	ldr	r0, [pc, #-1560]	; 15d18 <__snprintf_chk@plt+0x4c40>
   1632c:	add	r0, pc, r0
   16330:	bx	lr
   16334:	ldr	r0, [pc, #-1568]	; 15d1c <__snprintf_chk@plt+0x4c44>
   16338:	add	r0, pc, r0
   1633c:	bx	lr
   16340:	ldr	r0, [pc, #-1576]	; 15d20 <__snprintf_chk@plt+0x4c48>
   16344:	add	r0, pc, r0
   16348:	bx	lr
   1634c:	ldr	r0, [pc, #-1584]	; 15d24 <__snprintf_chk@plt+0x4c4c>
   16350:	add	r0, pc, r0
   16354:	bx	lr
   16358:	ldr	r0, [pc, #-1592]	; 15d28 <__snprintf_chk@plt+0x4c50>
   1635c:	add	r0, pc, r0
   16360:	bx	lr
   16364:	ldr	r0, [pc, #-1600]	; 15d2c <__snprintf_chk@plt+0x4c54>
   16368:	add	r0, pc, r0
   1636c:	bx	lr
   16370:	ldr	r0, [pc, #-1608]	; 15d30 <__snprintf_chk@plt+0x4c58>
   16374:	add	r0, pc, r0
   16378:	bx	lr
   1637c:	ldr	r0, [pc, #-1616]	; 15d34 <__snprintf_chk@plt+0x4c5c>
   16380:	add	r0, pc, r0
   16384:	bx	lr
   16388:	ldr	r0, [pc, #-1624]	; 15d38 <__snprintf_chk@plt+0x4c60>
   1638c:	add	r0, pc, r0
   16390:	bx	lr
   16394:	ldr	r0, [pc, #-1632]	; 15d3c <__snprintf_chk@plt+0x4c64>
   16398:	add	r0, pc, r0
   1639c:	bx	lr
   163a0:	ldr	r0, [pc, #-1640]	; 15d40 <__snprintf_chk@plt+0x4c68>
   163a4:	add	r0, pc, r0
   163a8:	bx	lr
   163ac:	ldr	r0, [pc, #-1648]	; 15d44 <__snprintf_chk@plt+0x4c6c>
   163b0:	add	r0, pc, r0
   163b4:	bx	lr
   163b8:	ldr	r0, [pc, #-1656]	; 15d48 <__snprintf_chk@plt+0x4c70>
   163bc:	add	r0, pc, r0
   163c0:	bx	lr
   163c4:	ldr	r0, [pc, #-1664]	; 15d4c <__snprintf_chk@plt+0x4c74>
   163c8:	add	r0, pc, r0
   163cc:	bx	lr
   163d0:	ldr	r0, [pc, #-1672]	; 15d50 <__snprintf_chk@plt+0x4c78>
   163d4:	add	r0, pc, r0
   163d8:	bx	lr
   163dc:	ldr	r0, [pc, #-1680]	; 15d54 <__snprintf_chk@plt+0x4c7c>
   163e0:	add	r0, pc, r0
   163e4:	bx	lr
   163e8:	ldr	r0, [pc, #-1688]	; 15d58 <__snprintf_chk@plt+0x4c80>
   163ec:	add	r0, pc, r0
   163f0:	bx	lr
   163f4:	ldr	r0, [pc, #-1696]	; 15d5c <__snprintf_chk@plt+0x4c84>
   163f8:	add	r0, pc, r0
   163fc:	bx	lr
   16400:	ldr	r0, [pc, #-1704]	; 15d60 <__snprintf_chk@plt+0x4c88>
   16404:	add	r0, pc, r0
   16408:	bx	lr
   1640c:	ldr	r0, [pc, #-1712]	; 15d64 <__snprintf_chk@plt+0x4c8c>
   16410:	add	r0, pc, r0
   16414:	bx	lr
   16418:	ldr	r0, [pc, #-1720]	; 15d68 <__snprintf_chk@plt+0x4c90>
   1641c:	add	r0, pc, r0
   16420:	bx	lr
   16424:	ldr	r0, [pc, #-1728]	; 15d6c <__snprintf_chk@plt+0x4c94>
   16428:	add	r0, pc, r0
   1642c:	bx	lr
   16430:	ldr	r0, [pc, #-1736]	; 15d70 <__snprintf_chk@plt+0x4c98>
   16434:	add	r0, pc, r0
   16438:	bx	lr
   1643c:	ldr	r0, [pc, #-1744]	; 15d74 <__snprintf_chk@plt+0x4c9c>
   16440:	add	r0, pc, r0
   16444:	bx	lr
   16448:	ldr	r0, [pc, #-1752]	; 15d78 <__snprintf_chk@plt+0x4ca0>
   1644c:	add	r0, pc, r0
   16450:	bx	lr
   16454:	ldr	r0, [pc, #-1760]	; 15d7c <__snprintf_chk@plt+0x4ca4>
   16458:	add	r0, pc, r0
   1645c:	bx	lr
   16460:	ldr	r0, [pc, #-1768]	; 15d80 <__snprintf_chk@plt+0x4ca8>
   16464:	add	r0, pc, r0
   16468:	bx	lr
   1646c:	ldr	r0, [pc, #-1776]	; 15d84 <__snprintf_chk@plt+0x4cac>
   16470:	add	r0, pc, r0
   16474:	bx	lr
   16478:	ldr	r0, [pc, #-1784]	; 15d88 <__snprintf_chk@plt+0x4cb0>
   1647c:	add	r0, pc, r0
   16480:	bx	lr
   16484:	ldr	r0, [pc, #-1792]	; 15d8c <__snprintf_chk@plt+0x4cb4>
   16488:	add	r0, pc, r0
   1648c:	bx	lr
   16490:	ldr	r0, [pc, #-1800]	; 15d90 <__snprintf_chk@plt+0x4cb8>
   16494:	add	r0, pc, r0
   16498:	bx	lr
   1649c:	ldr	r0, [pc, #-1808]	; 15d94 <__snprintf_chk@plt+0x4cbc>
   164a0:	add	r0, pc, r0
   164a4:	bx	lr
   164a8:	ldr	r0, [pc, #-1816]	; 15d98 <__snprintf_chk@plt+0x4cc0>
   164ac:	add	r0, pc, r0
   164b0:	bx	lr
   164b4:	ldr	r0, [pc, #-1824]	; 15d9c <__snprintf_chk@plt+0x4cc4>
   164b8:	add	r0, pc, r0
   164bc:	bx	lr
   164c0:	ldr	r0, [pc, #-1832]	; 15da0 <__snprintf_chk@plt+0x4cc8>
   164c4:	add	r0, pc, r0
   164c8:	bx	lr
   164cc:	ldr	r0, [pc, #-1840]	; 15da4 <__snprintf_chk@plt+0x4ccc>
   164d0:	add	r0, pc, r0
   164d4:	bx	lr
   164d8:	ldr	r0, [pc, #-1848]	; 15da8 <__snprintf_chk@plt+0x4cd0>
   164dc:	add	r0, pc, r0
   164e0:	bx	lr
   164e4:	ldr	r0, [pc, #-1856]	; 15dac <__snprintf_chk@plt+0x4cd4>
   164e8:	add	r0, pc, r0
   164ec:	bx	lr
   164f0:	ldr	r0, [pc, #-1864]	; 15db0 <__snprintf_chk@plt+0x4cd8>
   164f4:	add	r0, pc, r0
   164f8:	bx	lr
   164fc:	ldr	r0, [pc, #-1872]	; 15db4 <__snprintf_chk@plt+0x4cdc>
   16500:	add	r0, pc, r0
   16504:	bx	lr
   16508:	ldr	r0, [pc, #-1880]	; 15db8 <__snprintf_chk@plt+0x4ce0>
   1650c:	add	r0, pc, r0
   16510:	bx	lr
   16514:	ldr	r0, [pc, #-1888]	; 15dbc <__snprintf_chk@plt+0x4ce4>
   16518:	add	r0, pc, r0
   1651c:	bx	lr
   16520:	ldr	r0, [pc, #-1896]	; 15dc0 <__snprintf_chk@plt+0x4ce8>
   16524:	add	r0, pc, r0
   16528:	bx	lr
   1652c:	ldr	r0, [pc, #-1904]	; 15dc4 <__snprintf_chk@plt+0x4cec>
   16530:	add	r0, pc, r0
   16534:	bx	lr
   16538:	ldr	r0, [pc, #-1912]	; 15dc8 <__snprintf_chk@plt+0x4cf0>
   1653c:	add	r0, pc, r0
   16540:	bx	lr
   16544:	ldr	r0, [pc, #-1920]	; 15dcc <__snprintf_chk@plt+0x4cf4>
   16548:	add	r0, pc, r0
   1654c:	bx	lr
   16550:	ldr	r0, [pc, #-1928]	; 15dd0 <__snprintf_chk@plt+0x4cf8>
   16554:	add	r0, pc, r0
   16558:	bx	lr
   1655c:	ldr	r0, [pc, #-1936]	; 15dd4 <__snprintf_chk@plt+0x4cfc>
   16560:	add	r0, pc, r0
   16564:	bx	lr
   16568:	ldr	r0, [pc, #-1944]	; 15dd8 <__snprintf_chk@plt+0x4d00>
   1656c:	add	r0, pc, r0
   16570:	bx	lr
   16574:	ldr	r0, [pc, #-1952]	; 15ddc <__snprintf_chk@plt+0x4d04>
   16578:	add	r0, pc, r0
   1657c:	bx	lr
   16580:	ldr	r0, [pc, #-1960]	; 15de0 <__snprintf_chk@plt+0x4d08>
   16584:	add	r0, pc, r0
   16588:	bx	lr
   1658c:	ldr	r0, [pc, #-1968]	; 15de4 <__snprintf_chk@plt+0x4d0c>
   16590:	add	r0, pc, r0
   16594:	bx	lr
   16598:	ldr	r0, [pc, #-1976]	; 15de8 <__snprintf_chk@plt+0x4d10>
   1659c:	add	r0, pc, r0
   165a0:	bx	lr
   165a4:	ldr	r0, [pc, #-1984]	; 15dec <__snprintf_chk@plt+0x4d14>
   165a8:	add	r0, pc, r0
   165ac:	bx	lr
   165b0:	ldr	r0, [pc, #-1992]	; 15df0 <__snprintf_chk@plt+0x4d18>
   165b4:	add	r0, pc, r0
   165b8:	bx	lr
   165bc:	ldr	r0, [pc, #-2000]	; 15df4 <__snprintf_chk@plt+0x4d1c>
   165c0:	add	r0, pc, r0
   165c4:	bx	lr
   165c8:	ldr	r0, [pc, #-2008]	; 15df8 <__snprintf_chk@plt+0x4d20>
   165cc:	add	r0, pc, r0
   165d0:	bx	lr
   165d4:	ldr	r0, [pc, #-2016]	; 15dfc <__snprintf_chk@plt+0x4d24>
   165d8:	add	r0, pc, r0
   165dc:	bx	lr
   165e0:	ldr	r0, [pc, #-2024]	; 15e00 <__snprintf_chk@plt+0x4d28>
   165e4:	add	r0, pc, r0
   165e8:	bx	lr
   165ec:	ldr	r0, [pc, #-2032]	; 15e04 <__snprintf_chk@plt+0x4d2c>
   165f0:	add	r0, pc, r0
   165f4:	bx	lr
   165f8:	ldr	r0, [pc, #-2040]	; 15e08 <__snprintf_chk@plt+0x4d30>
   165fc:	add	r0, pc, r0
   16600:	bx	lr
   16604:	ldr	r0, [pc, #-2048]	; 15e0c <__snprintf_chk@plt+0x4d34>
   16608:	add	r0, pc, r0
   1660c:	bx	lr
   16610:	ldr	r0, [pc, #-2056]	; 15e10 <__snprintf_chk@plt+0x4d38>
   16614:	add	r0, pc, r0
   16618:	bx	lr
   1661c:	ldr	r0, [pc, #-2064]	; 15e14 <__snprintf_chk@plt+0x4d3c>
   16620:	add	r0, pc, r0
   16624:	bx	lr
   16628:	ldr	r0, [pc, #-2072]	; 15e18 <__snprintf_chk@plt+0x4d40>
   1662c:	add	r0, pc, r0
   16630:	bx	lr
   16634:	ldr	r0, [pc, #-2080]	; 15e1c <__snprintf_chk@plt+0x4d44>
   16638:	add	r0, pc, r0
   1663c:	bx	lr
   16640:	ldr	r0, [pc, #-2088]	; 15e20 <__snprintf_chk@plt+0x4d48>
   16644:	add	r0, pc, r0
   16648:	bx	lr
   1664c:	ldr	r0, [pc, #-2096]	; 15e24 <__snprintf_chk@plt+0x4d4c>
   16650:	add	r0, pc, r0
   16654:	bx	lr
   16658:	ldr	r0, [pc, #-2104]	; 15e28 <__snprintf_chk@plt+0x4d50>
   1665c:	add	r0, pc, r0
   16660:	bx	lr
   16664:	ldr	r0, [pc, #-2112]	; 15e2c <__snprintf_chk@plt+0x4d54>
   16668:	add	r0, pc, r0
   1666c:	bx	lr
   16670:	ldr	r0, [pc, #-2120]	; 15e30 <__snprintf_chk@plt+0x4d58>
   16674:	add	r0, pc, r0
   16678:	bx	lr
   1667c:	ldr	r0, [pc, #-2128]	; 15e34 <__snprintf_chk@plt+0x4d5c>
   16680:	add	r0, pc, r0
   16684:	bx	lr
   16688:	ldr	r0, [pc, #-2136]	; 15e38 <__snprintf_chk@plt+0x4d60>
   1668c:	add	r0, pc, r0
   16690:	bx	lr
   16694:	ldr	r0, [pc, #-2144]	; 15e3c <__snprintf_chk@plt+0x4d64>
   16698:	add	r0, pc, r0
   1669c:	bx	lr
   166a0:	ldr	r0, [pc, #-2152]	; 15e40 <__snprintf_chk@plt+0x4d68>
   166a4:	add	r0, pc, r0
   166a8:	bx	lr
   166ac:	ldr	r0, [pc, #-2160]	; 15e44 <__snprintf_chk@plt+0x4d6c>
   166b0:	add	r0, pc, r0
   166b4:	bx	lr
   166b8:	ldr	r0, [pc, #-2168]	; 15e48 <__snprintf_chk@plt+0x4d70>
   166bc:	add	r0, pc, r0
   166c0:	bx	lr
   166c4:	ldr	r0, [pc, #-2176]	; 15e4c <__snprintf_chk@plt+0x4d74>
   166c8:	add	r0, pc, r0
   166cc:	bx	lr
   166d0:	ldr	r0, [pc, #-2184]	; 15e50 <__snprintf_chk@plt+0x4d78>
   166d4:	add	r0, pc, r0
   166d8:	bx	lr
   166dc:	ldr	r0, [pc, #-2192]	; 15e54 <__snprintf_chk@plt+0x4d7c>
   166e0:	add	r0, pc, r0
   166e4:	bx	lr
   166e8:	ldr	r0, [pc, #-2200]	; 15e58 <__snprintf_chk@plt+0x4d80>
   166ec:	add	r0, pc, r0
   166f0:	bx	lr
   166f4:	ldr	r0, [pc, #-2208]	; 15e5c <__snprintf_chk@plt+0x4d84>
   166f8:	add	r0, pc, r0
   166fc:	bx	lr
   16700:	ldr	r0, [pc, #-2216]	; 15e60 <__snprintf_chk@plt+0x4d88>
   16704:	add	r0, pc, r0
   16708:	bx	lr
   1670c:	ldr	r0, [pc, #-2224]	; 15e64 <__snprintf_chk@plt+0x4d8c>
   16710:	add	r0, pc, r0
   16714:	bx	lr
   16718:	ldr	r0, [pc, #-2232]	; 15e68 <__snprintf_chk@plt+0x4d90>
   1671c:	add	r0, pc, r0
   16720:	bx	lr
   16724:	ldr	r0, [pc, #-2240]	; 15e6c <__snprintf_chk@plt+0x4d94>
   16728:	add	r0, pc, r0
   1672c:	bx	lr
   16730:	ldr	r0, [pc, #-2248]	; 15e70 <__snprintf_chk@plt+0x4d98>
   16734:	add	r0, pc, r0
   16738:	bx	lr
   1673c:	ldr	r0, [pc, #-2256]	; 15e74 <__snprintf_chk@plt+0x4d9c>
   16740:	add	r0, pc, r0
   16744:	bx	lr
   16748:	ldr	r0, [pc, #-2264]	; 15e78 <__snprintf_chk@plt+0x4da0>
   1674c:	add	r0, pc, r0
   16750:	bx	lr
   16754:	ldr	r0, [pc, #-2272]	; 15e7c <__snprintf_chk@plt+0x4da4>
   16758:	add	r0, pc, r0
   1675c:	bx	lr
   16760:	ldr	r0, [pc, #-2280]	; 15e80 <__snprintf_chk@plt+0x4da8>
   16764:	add	r0, pc, r0
   16768:	bx	lr
   1676c:	ldr	r0, [pc, #-2288]	; 15e84 <__snprintf_chk@plt+0x4dac>
   16770:	add	r0, pc, r0
   16774:	bx	lr
   16778:	ldr	r0, [pc, #-2296]	; 15e88 <__snprintf_chk@plt+0x4db0>
   1677c:	add	r0, pc, r0
   16780:	bx	lr
   16784:	ldr	r0, [pc, #-2304]	; 15e8c <__snprintf_chk@plt+0x4db4>
   16788:	add	r0, pc, r0
   1678c:	bx	lr
   16790:	ldr	r0, [pc, #-2312]	; 15e90 <__snprintf_chk@plt+0x4db8>
   16794:	add	r0, pc, r0
   16798:	bx	lr
   1679c:	ldr	r0, [pc, #-2320]	; 15e94 <__snprintf_chk@plt+0x4dbc>
   167a0:	add	r0, pc, r0
   167a4:	bx	lr
   167a8:	ldr	r0, [pc, #-2328]	; 15e98 <__snprintf_chk@plt+0x4dc0>
   167ac:	add	r0, pc, r0
   167b0:	bx	lr
   167b4:	ldr	r0, [pc, #-2336]	; 15e9c <__snprintf_chk@plt+0x4dc4>
   167b8:	add	r0, pc, r0
   167bc:	bx	lr
   167c0:	ldr	r0, [pc, #-2344]	; 15ea0 <__snprintf_chk@plt+0x4dc8>
   167c4:	add	r0, pc, r0
   167c8:	bx	lr
   167cc:	ldr	r0, [pc, #-2352]	; 15ea4 <__snprintf_chk@plt+0x4dcc>
   167d0:	add	r0, pc, r0
   167d4:	bx	lr
   167d8:	ldr	r0, [pc, #-2360]	; 15ea8 <__snprintf_chk@plt+0x4dd0>
   167dc:	add	r0, pc, r0
   167e0:	bx	lr
   167e4:	ldr	r0, [pc, #-2368]	; 15eac <__snprintf_chk@plt+0x4dd4>
   167e8:	add	r0, pc, r0
   167ec:	bx	lr
   167f0:	ldr	r0, [pc, #-2376]	; 15eb0 <__snprintf_chk@plt+0x4dd8>
   167f4:	add	r0, pc, r0
   167f8:	bx	lr
   167fc:	ldr	r0, [pc, #-2384]	; 15eb4 <__snprintf_chk@plt+0x4ddc>
   16800:	add	r0, pc, r0
   16804:	bx	lr
   16808:	ldr	r0, [pc, #-2392]	; 15eb8 <__snprintf_chk@plt+0x4de0>
   1680c:	add	r0, pc, r0
   16810:	bx	lr
   16814:	ldr	r0, [pc, #-2400]	; 15ebc <__snprintf_chk@plt+0x4de4>
   16818:	add	r0, pc, r0
   1681c:	bx	lr
   16820:	ldr	r0, [pc, #-2408]	; 15ec0 <__snprintf_chk@plt+0x4de8>
   16824:	add	r0, pc, r0
   16828:	bx	lr
   1682c:	ldr	r0, [pc, #-2416]	; 15ec4 <__snprintf_chk@plt+0x4dec>
   16830:	add	r0, pc, r0
   16834:	bx	lr
   16838:	ldr	r0, [pc, #-2424]	; 15ec8 <__snprintf_chk@plt+0x4df0>
   1683c:	add	r0, pc, r0
   16840:	bx	lr
   16844:	ldr	r0, [pc, #-2432]	; 15ecc <__snprintf_chk@plt+0x4df4>
   16848:	add	r0, pc, r0
   1684c:	bx	lr
   16850:	ldr	r0, [pc, #-2440]	; 15ed0 <__snprintf_chk@plt+0x4df8>
   16854:	add	r0, pc, r0
   16858:	bx	lr
   1685c:	ldr	r0, [pc, #-2448]	; 15ed4 <__snprintf_chk@plt+0x4dfc>
   16860:	add	r0, pc, r0
   16864:	bx	lr
   16868:	ldr	r0, [pc, #-2456]	; 15ed8 <__snprintf_chk@plt+0x4e00>
   1686c:	add	r0, pc, r0
   16870:	bx	lr
   16874:	ldr	r0, [pc, #-2464]	; 15edc <__snprintf_chk@plt+0x4e04>
   16878:	add	r0, pc, r0
   1687c:	bx	lr
   16880:	ldr	r0, [pc, #-2472]	; 15ee0 <__snprintf_chk@plt+0x4e08>
   16884:	add	r0, pc, r0
   16888:	bx	lr
   1688c:	ldr	r0, [pc, #-2480]	; 15ee4 <__snprintf_chk@plt+0x4e0c>
   16890:	add	r0, pc, r0
   16894:	bx	lr
   16898:	ldr	r0, [pc, #-2488]	; 15ee8 <__snprintf_chk@plt+0x4e10>
   1689c:	add	r0, pc, r0
   168a0:	bx	lr
   168a4:	ldr	r0, [pc, #-2496]	; 15eec <__snprintf_chk@plt+0x4e14>
   168a8:	add	r0, pc, r0
   168ac:	bx	lr
   168b0:	ldr	r0, [pc, #-2504]	; 15ef0 <__snprintf_chk@plt+0x4e18>
   168b4:	add	r0, pc, r0
   168b8:	bx	lr
   168bc:	ldr	r0, [pc, #-2512]	; 15ef4 <__snprintf_chk@plt+0x4e1c>
   168c0:	add	r0, pc, r0
   168c4:	bx	lr
   168c8:	ldr	r0, [pc, #-2520]	; 15ef8 <__snprintf_chk@plt+0x4e20>
   168cc:	add	r0, pc, r0
   168d0:	bx	lr
   168d4:	ldr	r0, [pc, #-2528]	; 15efc <__snprintf_chk@plt+0x4e24>
   168d8:	add	r0, pc, r0
   168dc:	bx	lr
   168e0:	ldr	r0, [pc, #-2536]	; 15f00 <__snprintf_chk@plt+0x4e28>
   168e4:	add	r0, pc, r0
   168e8:	bx	lr
   168ec:	ldr	r0, [pc, #-2544]	; 15f04 <__snprintf_chk@plt+0x4e2c>
   168f0:	add	r0, pc, r0
   168f4:	bx	lr
   168f8:	ldr	r0, [pc, #-2552]	; 15f08 <__snprintf_chk@plt+0x4e30>
   168fc:	add	r0, pc, r0
   16900:	bx	lr
   16904:	ldr	r0, [pc, #-2560]	; 15f0c <__snprintf_chk@plt+0x4e34>
   16908:	add	r0, pc, r0
   1690c:	bx	lr
   16910:	ldr	r0, [pc, #-2568]	; 15f10 <__snprintf_chk@plt+0x4e38>
   16914:	add	r0, pc, r0
   16918:	bx	lr
   1691c:	ldr	r0, [pc, #-2576]	; 15f14 <__snprintf_chk@plt+0x4e3c>
   16920:	add	r0, pc, r0
   16924:	bx	lr
   16928:	ldr	r0, [pc, #-2584]	; 15f18 <__snprintf_chk@plt+0x4e40>
   1692c:	add	r0, pc, r0
   16930:	bx	lr
   16934:	ldr	r0, [pc, #-2592]	; 15f1c <__snprintf_chk@plt+0x4e44>
   16938:	add	r0, pc, r0
   1693c:	bx	lr
   16940:	ldr	r0, [pc, #-2600]	; 15f20 <__snprintf_chk@plt+0x4e48>
   16944:	add	r0, pc, r0
   16948:	bx	lr
   1694c:	ldr	r0, [pc, #-2608]	; 15f24 <__snprintf_chk@plt+0x4e4c>
   16950:	add	r0, pc, r0
   16954:	bx	lr
   16958:	ldr	r0, [pc, #-2616]	; 15f28 <__snprintf_chk@plt+0x4e50>
   1695c:	add	r0, pc, r0
   16960:	bx	lr
   16964:	ldr	r0, [pc, #-2624]	; 15f2c <__snprintf_chk@plt+0x4e54>
   16968:	add	r0, pc, r0
   1696c:	bx	lr
   16970:	ldr	r0, [pc, #-2632]	; 15f30 <__snprintf_chk@plt+0x4e58>
   16974:	add	r0, pc, r0
   16978:	bx	lr
   1697c:	ldr	r0, [pc, #-2640]	; 15f34 <__snprintf_chk@plt+0x4e5c>
   16980:	add	r0, pc, r0
   16984:	bx	lr
   16988:	ldr	r0, [pc, #2440]	; 17318 <__snprintf_chk@plt+0x6240>
   1698c:	add	r0, pc, r0
   16990:	bx	lr
   16994:	ldr	r0, [pc, #2432]	; 1731c <__snprintf_chk@plt+0x6244>
   16998:	add	r0, pc, r0
   1699c:	bx	lr
   169a0:	ldr	r0, [pc, #2424]	; 17320 <__snprintf_chk@plt+0x6248>
   169a4:	add	r0, pc, r0
   169a8:	bx	lr
   169ac:	ldr	r0, [pc, #2416]	; 17324 <__snprintf_chk@plt+0x624c>
   169b0:	add	r0, pc, r0
   169b4:	bx	lr
   169b8:	ldr	r0, [pc, #2408]	; 17328 <__snprintf_chk@plt+0x6250>
   169bc:	add	r0, pc, r0
   169c0:	bx	lr
   169c4:	ldr	r0, [pc, #2400]	; 1732c <__snprintf_chk@plt+0x6254>
   169c8:	add	r0, pc, r0
   169cc:	bx	lr
   169d0:	ldr	r0, [pc, #2392]	; 17330 <__snprintf_chk@plt+0x6258>
   169d4:	add	r0, pc, r0
   169d8:	bx	lr
   169dc:	ldr	r0, [pc, #2384]	; 17334 <__snprintf_chk@plt+0x625c>
   169e0:	add	r0, pc, r0
   169e4:	bx	lr
   169e8:	ldr	r0, [pc, #2376]	; 17338 <__snprintf_chk@plt+0x6260>
   169ec:	add	r0, pc, r0
   169f0:	bx	lr
   169f4:	ldr	r0, [pc, #2368]	; 1733c <__snprintf_chk@plt+0x6264>
   169f8:	add	r0, pc, r0
   169fc:	bx	lr
   16a00:	ldr	r0, [pc, #2360]	; 17340 <__snprintf_chk@plt+0x6268>
   16a04:	add	r0, pc, r0
   16a08:	bx	lr
   16a0c:	ldr	r0, [pc, #2352]	; 17344 <__snprintf_chk@plt+0x626c>
   16a10:	add	r0, pc, r0
   16a14:	bx	lr
   16a18:	ldr	r0, [pc, #2344]	; 17348 <__snprintf_chk@plt+0x6270>
   16a1c:	add	r0, pc, r0
   16a20:	bx	lr
   16a24:	ldr	r0, [pc, #2336]	; 1734c <__snprintf_chk@plt+0x6274>
   16a28:	add	r0, pc, r0
   16a2c:	bx	lr
   16a30:	ldr	r0, [pc, #2328]	; 17350 <__snprintf_chk@plt+0x6278>
   16a34:	add	r0, pc, r0
   16a38:	bx	lr
   16a3c:	ldr	r0, [pc, #2320]	; 17354 <__snprintf_chk@plt+0x627c>
   16a40:	add	r0, pc, r0
   16a44:	bx	lr
   16a48:	ldr	r0, [pc, #2312]	; 17358 <__snprintf_chk@plt+0x6280>
   16a4c:	add	r0, pc, r0
   16a50:	bx	lr
   16a54:	ldr	r0, [pc, #2304]	; 1735c <__snprintf_chk@plt+0x6284>
   16a58:	add	r0, pc, r0
   16a5c:	bx	lr
   16a60:	ldr	r0, [pc, #2296]	; 17360 <__snprintf_chk@plt+0x6288>
   16a64:	add	r0, pc, r0
   16a68:	bx	lr
   16a6c:	ldr	r0, [pc, #2288]	; 17364 <__snprintf_chk@plt+0x628c>
   16a70:	add	r0, pc, r0
   16a74:	bx	lr
   16a78:	ldr	r0, [pc, #2280]	; 17368 <__snprintf_chk@plt+0x6290>
   16a7c:	add	r0, pc, r0
   16a80:	bx	lr
   16a84:	ldr	r0, [pc, #2272]	; 1736c <__snprintf_chk@plt+0x6294>
   16a88:	add	r0, pc, r0
   16a8c:	bx	lr
   16a90:	ldr	r0, [pc, #2264]	; 17370 <__snprintf_chk@plt+0x6298>
   16a94:	add	r0, pc, r0
   16a98:	bx	lr
   16a9c:	ldr	r0, [pc, #2256]	; 17374 <__snprintf_chk@plt+0x629c>
   16aa0:	add	r0, pc, r0
   16aa4:	bx	lr
   16aa8:	ldr	r0, [pc, #2248]	; 17378 <__snprintf_chk@plt+0x62a0>
   16aac:	add	r0, pc, r0
   16ab0:	bx	lr
   16ab4:	ldr	r0, [pc, #2240]	; 1737c <__snprintf_chk@plt+0x62a4>
   16ab8:	add	r0, pc, r0
   16abc:	bx	lr
   16ac0:	ldr	r0, [pc, #2232]	; 17380 <__snprintf_chk@plt+0x62a8>
   16ac4:	add	r0, pc, r0
   16ac8:	bx	lr
   16acc:	ldr	r0, [pc, #2224]	; 17384 <__snprintf_chk@plt+0x62ac>
   16ad0:	add	r0, pc, r0
   16ad4:	bx	lr
   16ad8:	ldr	r0, [pc, #2216]	; 17388 <__snprintf_chk@plt+0x62b0>
   16adc:	add	r0, pc, r0
   16ae0:	bx	lr
   16ae4:	ldr	r0, [pc, #2208]	; 1738c <__snprintf_chk@plt+0x62b4>
   16ae8:	add	r0, pc, r0
   16aec:	bx	lr
   16af0:	ldr	r0, [pc, #2200]	; 17390 <__snprintf_chk@plt+0x62b8>
   16af4:	add	r0, pc, r0
   16af8:	bx	lr
   16afc:	ldr	r0, [pc, #2192]	; 17394 <__snprintf_chk@plt+0x62bc>
   16b00:	add	r0, pc, r0
   16b04:	bx	lr
   16b08:	ldr	r0, [pc, #2184]	; 17398 <__snprintf_chk@plt+0x62c0>
   16b0c:	add	r0, pc, r0
   16b10:	bx	lr
   16b14:	ldr	r0, [pc, #2176]	; 1739c <__snprintf_chk@plt+0x62c4>
   16b18:	add	r0, pc, r0
   16b1c:	bx	lr
   16b20:	ldr	r0, [pc, #2168]	; 173a0 <__snprintf_chk@plt+0x62c8>
   16b24:	add	r0, pc, r0
   16b28:	bx	lr
   16b2c:	ldr	r0, [pc, #2160]	; 173a4 <__snprintf_chk@plt+0x62cc>
   16b30:	add	r0, pc, r0
   16b34:	bx	lr
   16b38:	ldr	r0, [pc, #2152]	; 173a8 <__snprintf_chk@plt+0x62d0>
   16b3c:	add	r0, pc, r0
   16b40:	bx	lr
   16b44:	ldr	r0, [pc, #2144]	; 173ac <__snprintf_chk@plt+0x62d4>
   16b48:	add	r0, pc, r0
   16b4c:	bx	lr
   16b50:	ldr	r0, [pc, #2136]	; 173b0 <__snprintf_chk@plt+0x62d8>
   16b54:	add	r0, pc, r0
   16b58:	bx	lr
   16b5c:	ldr	r0, [pc, #2128]	; 173b4 <__snprintf_chk@plt+0x62dc>
   16b60:	add	r0, pc, r0
   16b64:	bx	lr
   16b68:	ldr	r0, [pc, #2120]	; 173b8 <__snprintf_chk@plt+0x62e0>
   16b6c:	add	r0, pc, r0
   16b70:	bx	lr
   16b74:	ldr	r0, [pc, #2112]	; 173bc <__snprintf_chk@plt+0x62e4>
   16b78:	add	r0, pc, r0
   16b7c:	bx	lr
   16b80:	ldr	r0, [pc, #2104]	; 173c0 <__snprintf_chk@plt+0x62e8>
   16b84:	add	r0, pc, r0
   16b88:	bx	lr
   16b8c:	ldr	r0, [pc, #2096]	; 173c4 <__snprintf_chk@plt+0x62ec>
   16b90:	add	r0, pc, r0
   16b94:	bx	lr
   16b98:	ldr	r0, [pc, #2088]	; 173c8 <__snprintf_chk@plt+0x62f0>
   16b9c:	add	r0, pc, r0
   16ba0:	bx	lr
   16ba4:	ldr	r0, [pc, #2080]	; 173cc <__snprintf_chk@plt+0x62f4>
   16ba8:	add	r0, pc, r0
   16bac:	bx	lr
   16bb0:	ldr	r0, [pc, #2072]	; 173d0 <__snprintf_chk@plt+0x62f8>
   16bb4:	add	r0, pc, r0
   16bb8:	bx	lr
   16bbc:	ldr	r0, [pc, #2064]	; 173d4 <__snprintf_chk@plt+0x62fc>
   16bc0:	add	r0, pc, r0
   16bc4:	bx	lr
   16bc8:	ldr	r0, [pc, #2056]	; 173d8 <__snprintf_chk@plt+0x6300>
   16bcc:	add	r0, pc, r0
   16bd0:	bx	lr
   16bd4:	ldr	r0, [pc, #2048]	; 173dc <__snprintf_chk@plt+0x6304>
   16bd8:	add	r0, pc, r0
   16bdc:	bx	lr
   16be0:	ldr	r0, [pc, #2040]	; 173e0 <__snprintf_chk@plt+0x6308>
   16be4:	add	r0, pc, r0
   16be8:	bx	lr
   16bec:	ldr	r0, [pc, #2032]	; 173e4 <__snprintf_chk@plt+0x630c>
   16bf0:	add	r0, pc, r0
   16bf4:	bx	lr
   16bf8:	ldr	r0, [pc, #2024]	; 173e8 <__snprintf_chk@plt+0x6310>
   16bfc:	add	r0, pc, r0
   16c00:	bx	lr
   16c04:	ldr	r0, [pc, #2016]	; 173ec <__snprintf_chk@plt+0x6314>
   16c08:	add	r0, pc, r0
   16c0c:	bx	lr
   16c10:	ldr	r0, [pc, #2008]	; 173f0 <__snprintf_chk@plt+0x6318>
   16c14:	add	r0, pc, r0
   16c18:	bx	lr
   16c1c:	ldr	r0, [pc, #2000]	; 173f4 <__snprintf_chk@plt+0x631c>
   16c20:	add	r0, pc, r0
   16c24:	bx	lr
   16c28:	ldr	r0, [pc, #1992]	; 173f8 <__snprintf_chk@plt+0x6320>
   16c2c:	add	r0, pc, r0
   16c30:	bx	lr
   16c34:	ldr	r0, [pc, #1984]	; 173fc <__snprintf_chk@plt+0x6324>
   16c38:	add	r0, pc, r0
   16c3c:	bx	lr
   16c40:	ldr	r0, [pc, #1976]	; 17400 <__snprintf_chk@plt+0x6328>
   16c44:	add	r0, pc, r0
   16c48:	bx	lr
   16c4c:	ldr	r0, [pc, #1968]	; 17404 <__snprintf_chk@plt+0x632c>
   16c50:	add	r0, pc, r0
   16c54:	bx	lr
   16c58:	ldr	r0, [pc, #1960]	; 17408 <__snprintf_chk@plt+0x6330>
   16c5c:	add	r0, pc, r0
   16c60:	bx	lr
   16c64:	ldr	r0, [pc, #1952]	; 1740c <__snprintf_chk@plt+0x6334>
   16c68:	add	r0, pc, r0
   16c6c:	bx	lr
   16c70:	ldr	r0, [pc, #1944]	; 17410 <__snprintf_chk@plt+0x6338>
   16c74:	add	r0, pc, r0
   16c78:	bx	lr
   16c7c:	ldr	r0, [pc, #1936]	; 17414 <__snprintf_chk@plt+0x633c>
   16c80:	add	r0, pc, r0
   16c84:	bx	lr
   16c88:	ldr	r0, [pc, #1928]	; 17418 <__snprintf_chk@plt+0x6340>
   16c8c:	add	r0, pc, r0
   16c90:	bx	lr
   16c94:	ldr	r0, [pc, #1920]	; 1741c <__snprintf_chk@plt+0x6344>
   16c98:	add	r0, pc, r0
   16c9c:	bx	lr
   16ca0:	ldr	r0, [pc, #1912]	; 17420 <__snprintf_chk@plt+0x6348>
   16ca4:	add	r0, pc, r0
   16ca8:	bx	lr
   16cac:	ldr	r0, [pc, #1904]	; 17424 <__snprintf_chk@plt+0x634c>
   16cb0:	add	r0, pc, r0
   16cb4:	bx	lr
   16cb8:	ldr	r0, [pc, #1896]	; 17428 <__snprintf_chk@plt+0x6350>
   16cbc:	add	r0, pc, r0
   16cc0:	bx	lr
   16cc4:	ldr	r0, [pc, #1888]	; 1742c <__snprintf_chk@plt+0x6354>
   16cc8:	add	r0, pc, r0
   16ccc:	bx	lr
   16cd0:	ldr	r0, [pc, #1880]	; 17430 <__snprintf_chk@plt+0x6358>
   16cd4:	add	r0, pc, r0
   16cd8:	bx	lr
   16cdc:	ldr	r0, [pc, #1872]	; 17434 <__snprintf_chk@plt+0x635c>
   16ce0:	add	r0, pc, r0
   16ce4:	bx	lr
   16ce8:	ldr	r0, [pc, #1864]	; 17438 <__snprintf_chk@plt+0x6360>
   16cec:	add	r0, pc, r0
   16cf0:	bx	lr
   16cf4:	ldr	r0, [pc, #1856]	; 1743c <__snprintf_chk@plt+0x6364>
   16cf8:	add	r0, pc, r0
   16cfc:	bx	lr
   16d00:	ldr	r0, [pc, #1848]	; 17440 <__snprintf_chk@plt+0x6368>
   16d04:	add	r0, pc, r0
   16d08:	bx	lr
   16d0c:	ldr	r0, [pc, #1840]	; 17444 <__snprintf_chk@plt+0x636c>
   16d10:	add	r0, pc, r0
   16d14:	bx	lr
   16d18:	ldr	r0, [pc, #1832]	; 17448 <__snprintf_chk@plt+0x6370>
   16d1c:	add	r0, pc, r0
   16d20:	bx	lr
   16d24:	ldr	r0, [pc, #1824]	; 1744c <__snprintf_chk@plt+0x6374>
   16d28:	add	r0, pc, r0
   16d2c:	bx	lr
   16d30:	ldr	r0, [pc, #1816]	; 17450 <__snprintf_chk@plt+0x6378>
   16d34:	add	r0, pc, r0
   16d38:	bx	lr
   16d3c:	ldr	r0, [pc, #1808]	; 17454 <__snprintf_chk@plt+0x637c>
   16d40:	add	r0, pc, r0
   16d44:	bx	lr
   16d48:	ldr	r0, [pc, #1800]	; 17458 <__snprintf_chk@plt+0x6380>
   16d4c:	add	r0, pc, r0
   16d50:	bx	lr
   16d54:	ldr	r0, [pc, #1792]	; 1745c <__snprintf_chk@plt+0x6384>
   16d58:	add	r0, pc, r0
   16d5c:	bx	lr
   16d60:	ldr	r0, [pc, #1784]	; 17460 <__snprintf_chk@plt+0x6388>
   16d64:	add	r0, pc, r0
   16d68:	bx	lr
   16d6c:	ldr	r0, [pc, #1776]	; 17464 <__snprintf_chk@plt+0x638c>
   16d70:	add	r0, pc, r0
   16d74:	bx	lr
   16d78:	ldr	r0, [pc, #1768]	; 17468 <__snprintf_chk@plt+0x6390>
   16d7c:	add	r0, pc, r0
   16d80:	bx	lr
   16d84:	ldr	r0, [pc, #1760]	; 1746c <__snprintf_chk@plt+0x6394>
   16d88:	add	r0, pc, r0
   16d8c:	bx	lr
   16d90:	ldr	r0, [pc, #1752]	; 17470 <__snprintf_chk@plt+0x6398>
   16d94:	add	r0, pc, r0
   16d98:	bx	lr
   16d9c:	ldr	r0, [pc, #1744]	; 17474 <__snprintf_chk@plt+0x639c>
   16da0:	add	r0, pc, r0
   16da4:	bx	lr
   16da8:	ldr	r0, [pc, #1736]	; 17478 <__snprintf_chk@plt+0x63a0>
   16dac:	add	r0, pc, r0
   16db0:	bx	lr
   16db4:	ldr	r0, [pc, #1728]	; 1747c <__snprintf_chk@plt+0x63a4>
   16db8:	add	r0, pc, r0
   16dbc:	bx	lr
   16dc0:	ldr	r0, [pc, #1720]	; 17480 <__snprintf_chk@plt+0x63a8>
   16dc4:	add	r0, pc, r0
   16dc8:	bx	lr
   16dcc:	ldr	r0, [pc, #1712]	; 17484 <__snprintf_chk@plt+0x63ac>
   16dd0:	add	r0, pc, r0
   16dd4:	bx	lr
   16dd8:	ldr	r0, [pc, #1704]	; 17488 <__snprintf_chk@plt+0x63b0>
   16ddc:	add	r0, pc, r0
   16de0:	bx	lr
   16de4:	ldr	r0, [pc, #1696]	; 1748c <__snprintf_chk@plt+0x63b4>
   16de8:	add	r0, pc, r0
   16dec:	bx	lr
   16df0:	ldr	r0, [pc, #1688]	; 17490 <__snprintf_chk@plt+0x63b8>
   16df4:	add	r0, pc, r0
   16df8:	bx	lr
   16dfc:	ldr	r0, [pc, #1680]	; 17494 <__snprintf_chk@plt+0x63bc>
   16e00:	add	r0, pc, r0
   16e04:	bx	lr
   16e08:	ldr	r0, [pc, #1672]	; 17498 <__snprintf_chk@plt+0x63c0>
   16e0c:	add	r0, pc, r0
   16e10:	bx	lr
   16e14:	ldr	r0, [pc, #1664]	; 1749c <__snprintf_chk@plt+0x63c4>
   16e18:	add	r0, pc, r0
   16e1c:	bx	lr
   16e20:	ldr	r0, [pc, #1656]	; 174a0 <__snprintf_chk@plt+0x63c8>
   16e24:	add	r0, pc, r0
   16e28:	bx	lr
   16e2c:	ldr	r0, [pc, #1648]	; 174a4 <__snprintf_chk@plt+0x63cc>
   16e30:	add	r0, pc, r0
   16e34:	bx	lr
   16e38:	ldr	r0, [pc, #1640]	; 174a8 <__snprintf_chk@plt+0x63d0>
   16e3c:	add	r0, pc, r0
   16e40:	bx	lr
   16e44:	ldr	r0, [pc, #1632]	; 174ac <__snprintf_chk@plt+0x63d4>
   16e48:	add	r0, pc, r0
   16e4c:	bx	lr
   16e50:	ldr	r0, [pc, #1624]	; 174b0 <__snprintf_chk@plt+0x63d8>
   16e54:	add	r0, pc, r0
   16e58:	bx	lr
   16e5c:	ldr	r0, [pc, #1616]	; 174b4 <__snprintf_chk@plt+0x63dc>
   16e60:	add	r0, pc, r0
   16e64:	bx	lr
   16e68:	ldr	r0, [pc, #1608]	; 174b8 <__snprintf_chk@plt+0x63e0>
   16e6c:	add	r0, pc, r0
   16e70:	bx	lr
   16e74:	ldr	r0, [pc, #1600]	; 174bc <__snprintf_chk@plt+0x63e4>
   16e78:	add	r0, pc, r0
   16e7c:	bx	lr
   16e80:	ldr	r0, [pc, #1592]	; 174c0 <__snprintf_chk@plt+0x63e8>
   16e84:	add	r0, pc, r0
   16e88:	bx	lr
   16e8c:	ldr	r0, [pc, #1584]	; 174c4 <__snprintf_chk@plt+0x63ec>
   16e90:	add	r0, pc, r0
   16e94:	bx	lr
   16e98:	ldr	r0, [pc, #1576]	; 174c8 <__snprintf_chk@plt+0x63f0>
   16e9c:	add	r0, pc, r0
   16ea0:	bx	lr
   16ea4:	ldr	r0, [pc, #1568]	; 174cc <__snprintf_chk@plt+0x63f4>
   16ea8:	add	r0, pc, r0
   16eac:	bx	lr
   16eb0:	ldr	r0, [pc, #1560]	; 174d0 <__snprintf_chk@plt+0x63f8>
   16eb4:	add	r0, pc, r0
   16eb8:	bx	lr
   16ebc:	ldr	r0, [pc, #1552]	; 174d4 <__snprintf_chk@plt+0x63fc>
   16ec0:	add	r0, pc, r0
   16ec4:	bx	lr
   16ec8:	ldr	r0, [pc, #1544]	; 174d8 <__snprintf_chk@plt+0x6400>
   16ecc:	add	r0, pc, r0
   16ed0:	bx	lr
   16ed4:	ldr	r0, [pc, #1536]	; 174dc <__snprintf_chk@plt+0x6404>
   16ed8:	add	r0, pc, r0
   16edc:	bx	lr
   16ee0:	ldr	r0, [pc, #1528]	; 174e0 <__snprintf_chk@plt+0x6408>
   16ee4:	add	r0, pc, r0
   16ee8:	bx	lr
   16eec:	ldr	r0, [pc, #1520]	; 174e4 <__snprintf_chk@plt+0x640c>
   16ef0:	add	r0, pc, r0
   16ef4:	bx	lr
   16ef8:	ldr	r0, [pc, #1512]	; 174e8 <__snprintf_chk@plt+0x6410>
   16efc:	add	r0, pc, r0
   16f00:	bx	lr
   16f04:	ldr	r0, [pc, #1504]	; 174ec <__snprintf_chk@plt+0x6414>
   16f08:	add	r0, pc, r0
   16f0c:	bx	lr
   16f10:	ldr	r0, [pc, #1496]	; 174f0 <__snprintf_chk@plt+0x6418>
   16f14:	add	r0, pc, r0
   16f18:	bx	lr
   16f1c:	ldr	r0, [pc, #1488]	; 174f4 <__snprintf_chk@plt+0x641c>
   16f20:	add	r0, pc, r0
   16f24:	bx	lr
   16f28:	ldr	r0, [pc, #1480]	; 174f8 <__snprintf_chk@plt+0x6420>
   16f2c:	add	r0, pc, r0
   16f30:	bx	lr
   16f34:	ldr	r0, [pc, #1472]	; 174fc <__snprintf_chk@plt+0x6424>
   16f38:	add	r0, pc, r0
   16f3c:	bx	lr
   16f40:	ldr	r0, [pc, #1464]	; 17500 <__snprintf_chk@plt+0x6428>
   16f44:	add	r0, pc, r0
   16f48:	bx	lr
   16f4c:	ldr	r0, [pc, #1456]	; 17504 <__snprintf_chk@plt+0x642c>
   16f50:	add	r0, pc, r0
   16f54:	bx	lr
   16f58:	ldr	r0, [pc, #1448]	; 17508 <__snprintf_chk@plt+0x6430>
   16f5c:	add	r0, pc, r0
   16f60:	bx	lr
   16f64:	ldr	r0, [pc, #1440]	; 1750c <__snprintf_chk@plt+0x6434>
   16f68:	add	r0, pc, r0
   16f6c:	bx	lr
   16f70:	ldr	r0, [pc, #1432]	; 17510 <__snprintf_chk@plt+0x6438>
   16f74:	add	r0, pc, r0
   16f78:	bx	lr
   16f7c:	ldr	r0, [pc, #1424]	; 17514 <__snprintf_chk@plt+0x643c>
   16f80:	add	r0, pc, r0
   16f84:	bx	lr
   16f88:	ldr	r0, [pc, #1416]	; 17518 <__snprintf_chk@plt+0x6440>
   16f8c:	add	r0, pc, r0
   16f90:	bx	lr
   16f94:	ldr	r0, [pc, #1408]	; 1751c <__snprintf_chk@plt+0x6444>
   16f98:	add	r0, pc, r0
   16f9c:	bx	lr
   16fa0:	ldr	r0, [pc, #1400]	; 17520 <__snprintf_chk@plt+0x6448>
   16fa4:	add	r0, pc, r0
   16fa8:	bx	lr
   16fac:	ldr	r0, [pc, #1392]	; 17524 <__snprintf_chk@plt+0x644c>
   16fb0:	add	r0, pc, r0
   16fb4:	bx	lr
   16fb8:	ldr	r0, [pc, #1384]	; 17528 <__snprintf_chk@plt+0x6450>
   16fbc:	add	r0, pc, r0
   16fc0:	bx	lr
   16fc4:	ldr	r0, [pc, #1376]	; 1752c <__snprintf_chk@plt+0x6454>
   16fc8:	add	r0, pc, r0
   16fcc:	bx	lr
   16fd0:	ldr	r0, [pc, #1368]	; 17530 <__snprintf_chk@plt+0x6458>
   16fd4:	add	r0, pc, r0
   16fd8:	bx	lr
   16fdc:	ldr	r0, [pc, #1360]	; 17534 <__snprintf_chk@plt+0x645c>
   16fe0:	add	r0, pc, r0
   16fe4:	bx	lr
   16fe8:	ldr	r0, [pc, #1352]	; 17538 <__snprintf_chk@plt+0x6460>
   16fec:	add	r0, pc, r0
   16ff0:	bx	lr
   16ff4:	ldr	r0, [pc, #1344]	; 1753c <__snprintf_chk@plt+0x6464>
   16ff8:	add	r0, pc, r0
   16ffc:	bx	lr
   17000:	ldr	r0, [pc, #1336]	; 17540 <__snprintf_chk@plt+0x6468>
   17004:	add	r0, pc, r0
   17008:	bx	lr
   1700c:	ldr	r0, [pc, #1328]	; 17544 <__snprintf_chk@plt+0x646c>
   17010:	add	r0, pc, r0
   17014:	bx	lr
   17018:	ldr	r0, [pc, #1320]	; 17548 <__snprintf_chk@plt+0x6470>
   1701c:	add	r0, pc, r0
   17020:	bx	lr
   17024:	ldr	r0, [pc, #1312]	; 1754c <__snprintf_chk@plt+0x6474>
   17028:	add	r0, pc, r0
   1702c:	bx	lr
   17030:	ldr	r0, [pc, #1304]	; 17550 <__snprintf_chk@plt+0x6478>
   17034:	add	r0, pc, r0
   17038:	bx	lr
   1703c:	ldr	r0, [pc, #1296]	; 17554 <__snprintf_chk@plt+0x647c>
   17040:	add	r0, pc, r0
   17044:	bx	lr
   17048:	ldr	r0, [pc, #1288]	; 17558 <__snprintf_chk@plt+0x6480>
   1704c:	add	r0, pc, r0
   17050:	bx	lr
   17054:	ldr	r0, [pc, #1280]	; 1755c <__snprintf_chk@plt+0x6484>
   17058:	add	r0, pc, r0
   1705c:	bx	lr
   17060:	ldr	r0, [pc, #1272]	; 17560 <__snprintf_chk@plt+0x6488>
   17064:	add	r0, pc, r0
   17068:	bx	lr
   1706c:	ldr	r0, [pc, #1264]	; 17564 <__snprintf_chk@plt+0x648c>
   17070:	add	r0, pc, r0
   17074:	bx	lr
   17078:	ldr	r0, [pc, #1256]	; 17568 <__snprintf_chk@plt+0x6490>
   1707c:	add	r0, pc, r0
   17080:	bx	lr
   17084:	ldr	r0, [pc, #1248]	; 1756c <__snprintf_chk@plt+0x6494>
   17088:	add	r0, pc, r0
   1708c:	bx	lr
   17090:	ldr	r0, [pc, #1240]	; 17570 <__snprintf_chk@plt+0x6498>
   17094:	add	r0, pc, r0
   17098:	bx	lr
   1709c:	ldr	r0, [pc, #1232]	; 17574 <__snprintf_chk@plt+0x649c>
   170a0:	add	r0, pc, r0
   170a4:	bx	lr
   170a8:	ldr	r0, [pc, #1224]	; 17578 <__snprintf_chk@plt+0x64a0>
   170ac:	add	r0, pc, r0
   170b0:	bx	lr
   170b4:	ldr	r0, [pc, #1216]	; 1757c <__snprintf_chk@plt+0x64a4>
   170b8:	add	r0, pc, r0
   170bc:	bx	lr
   170c0:	ldr	r0, [pc, #1208]	; 17580 <__snprintf_chk@plt+0x64a8>
   170c4:	add	r0, pc, r0
   170c8:	bx	lr
   170cc:	ldr	r0, [pc, #1200]	; 17584 <__snprintf_chk@plt+0x64ac>
   170d0:	add	r0, pc, r0
   170d4:	bx	lr
   170d8:	ldr	r0, [pc, #1192]	; 17588 <__snprintf_chk@plt+0x64b0>
   170dc:	add	r0, pc, r0
   170e0:	bx	lr
   170e4:	ldr	r0, [pc, #1184]	; 1758c <__snprintf_chk@plt+0x64b4>
   170e8:	add	r0, pc, r0
   170ec:	bx	lr
   170f0:	ldr	r0, [pc, #1176]	; 17590 <__snprintf_chk@plt+0x64b8>
   170f4:	add	r0, pc, r0
   170f8:	bx	lr
   170fc:	ldr	r0, [pc, #1168]	; 17594 <__snprintf_chk@plt+0x64bc>
   17100:	add	r0, pc, r0
   17104:	bx	lr
   17108:	ldr	r0, [pc, #1160]	; 17598 <__snprintf_chk@plt+0x64c0>
   1710c:	add	r0, pc, r0
   17110:	bx	lr
   17114:	ldr	r0, [pc, #1152]	; 1759c <__snprintf_chk@plt+0x64c4>
   17118:	add	r0, pc, r0
   1711c:	bx	lr
   17120:	ldr	r0, [pc, #1144]	; 175a0 <__snprintf_chk@plt+0x64c8>
   17124:	add	r0, pc, r0
   17128:	bx	lr
   1712c:	ldr	r0, [pc, #1136]	; 175a4 <__snprintf_chk@plt+0x64cc>
   17130:	add	r0, pc, r0
   17134:	bx	lr
   17138:	ldr	r0, [pc, #1128]	; 175a8 <__snprintf_chk@plt+0x64d0>
   1713c:	add	r0, pc, r0
   17140:	bx	lr
   17144:	ldr	r0, [pc, #1120]	; 175ac <__snprintf_chk@plt+0x64d4>
   17148:	add	r0, pc, r0
   1714c:	bx	lr
   17150:	ldr	r0, [pc, #1112]	; 175b0 <__snprintf_chk@plt+0x64d8>
   17154:	add	r0, pc, r0
   17158:	bx	lr
   1715c:	ldr	r0, [pc, #1104]	; 175b4 <__snprintf_chk@plt+0x64dc>
   17160:	add	r0, pc, r0
   17164:	bx	lr
   17168:	ldr	r0, [pc, #1096]	; 175b8 <__snprintf_chk@plt+0x64e0>
   1716c:	add	r0, pc, r0
   17170:	bx	lr
   17174:	ldr	r0, [pc, #1088]	; 175bc <__snprintf_chk@plt+0x64e4>
   17178:	add	r0, pc, r0
   1717c:	bx	lr
   17180:	ldr	r0, [pc, #1080]	; 175c0 <__snprintf_chk@plt+0x64e8>
   17184:	add	r0, pc, r0
   17188:	bx	lr
   1718c:	ldr	r0, [pc, #1072]	; 175c4 <__snprintf_chk@plt+0x64ec>
   17190:	add	r0, pc, r0
   17194:	bx	lr
   17198:	ldr	r0, [pc, #1064]	; 175c8 <__snprintf_chk@plt+0x64f0>
   1719c:	add	r0, pc, r0
   171a0:	bx	lr
   171a4:	ldr	r0, [pc, #1056]	; 175cc <__snprintf_chk@plt+0x64f4>
   171a8:	add	r0, pc, r0
   171ac:	bx	lr
   171b0:	ldr	r0, [pc, #1048]	; 175d0 <__snprintf_chk@plt+0x64f8>
   171b4:	add	r0, pc, r0
   171b8:	bx	lr
   171bc:	ldr	r0, [pc, #1040]	; 175d4 <__snprintf_chk@plt+0x64fc>
   171c0:	add	r0, pc, r0
   171c4:	bx	lr
   171c8:	ldr	r0, [pc, #1032]	; 175d8 <__snprintf_chk@plt+0x6500>
   171cc:	add	r0, pc, r0
   171d0:	bx	lr
   171d4:	ldr	r0, [pc, #1024]	; 175dc <__snprintf_chk@plt+0x6504>
   171d8:	add	r0, pc, r0
   171dc:	bx	lr
   171e0:	ldr	r0, [pc, #1016]	; 175e0 <__snprintf_chk@plt+0x6508>
   171e4:	add	r0, pc, r0
   171e8:	bx	lr
   171ec:	ldr	r0, [pc, #1008]	; 175e4 <__snprintf_chk@plt+0x650c>
   171f0:	add	r0, pc, r0
   171f4:	bx	lr
   171f8:	ldr	r0, [pc, #1000]	; 175e8 <__snprintf_chk@plt+0x6510>
   171fc:	add	r0, pc, r0
   17200:	bx	lr
   17204:	ldr	r0, [pc, #992]	; 175ec <__snprintf_chk@plt+0x6514>
   17208:	add	r0, pc, r0
   1720c:	bx	lr
   17210:	ldr	r0, [pc, #984]	; 175f0 <__snprintf_chk@plt+0x6518>
   17214:	add	r0, pc, r0
   17218:	bx	lr
   1721c:	ldr	r0, [pc, #976]	; 175f4 <__snprintf_chk@plt+0x651c>
   17220:	add	r0, pc, r0
   17224:	bx	lr
   17228:	ldr	r0, [pc, #968]	; 175f8 <__snprintf_chk@plt+0x6520>
   1722c:	add	r0, pc, r0
   17230:	bx	lr
   17234:	ldr	r0, [pc, #960]	; 175fc <__snprintf_chk@plt+0x6524>
   17238:	add	r0, pc, r0
   1723c:	bx	lr
   17240:	ldr	r0, [pc, #952]	; 17600 <__snprintf_chk@plt+0x6528>
   17244:	add	r0, pc, r0
   17248:	bx	lr
   1724c:	ldr	r0, [pc, #944]	; 17604 <__snprintf_chk@plt+0x652c>
   17250:	add	r0, pc, r0
   17254:	bx	lr
   17258:	ldr	r0, [pc, #936]	; 17608 <__snprintf_chk@plt+0x6530>
   1725c:	add	r0, pc, r0
   17260:	bx	lr
   17264:	ldr	r0, [pc, #928]	; 1760c <__snprintf_chk@plt+0x6534>
   17268:	add	r0, pc, r0
   1726c:	bx	lr
   17270:	ldr	r0, [pc, #920]	; 17610 <__snprintf_chk@plt+0x6538>
   17274:	add	r0, pc, r0
   17278:	bx	lr
   1727c:	ldr	r0, [pc, #912]	; 17614 <__snprintf_chk@plt+0x653c>
   17280:	add	r0, pc, r0
   17284:	bx	lr
   17288:	ldr	r0, [pc, #904]	; 17618 <__snprintf_chk@plt+0x6540>
   1728c:	add	r0, pc, r0
   17290:	bx	lr
   17294:	ldr	r0, [pc, #896]	; 1761c <__snprintf_chk@plt+0x6544>
   17298:	add	r0, pc, r0
   1729c:	bx	lr
   172a0:	ldr	r0, [pc, #888]	; 17620 <__snprintf_chk@plt+0x6548>
   172a4:	add	r0, pc, r0
   172a8:	bx	lr
   172ac:	ldr	r0, [pc, #880]	; 17624 <__snprintf_chk@plt+0x654c>
   172b0:	add	r0, pc, r0
   172b4:	bx	lr
   172b8:	ldr	r0, [pc, #872]	; 17628 <__snprintf_chk@plt+0x6550>
   172bc:	add	r0, pc, r0
   172c0:	bx	lr
   172c4:	ldr	r0, [pc, #864]	; 1762c <__snprintf_chk@plt+0x6554>
   172c8:	add	r0, pc, r0
   172cc:	bx	lr
   172d0:	ldr	r0, [pc, #856]	; 17630 <__snprintf_chk@plt+0x6558>
   172d4:	add	r0, pc, r0
   172d8:	bx	lr
   172dc:	ldr	r0, [pc, #848]	; 17634 <__snprintf_chk@plt+0x655c>
   172e0:	add	r0, pc, r0
   172e4:	bx	lr
   172e8:	ldr	r0, [pc, #840]	; 17638 <__snprintf_chk@plt+0x6560>
   172ec:	add	r0, pc, r0
   172f0:	bx	lr
   172f4:	ldr	r0, [pc, #832]	; 1763c <__snprintf_chk@plt+0x6564>
   172f8:	add	r0, pc, r0
   172fc:	bx	lr
   17300:	ldr	r0, [pc, #824]	; 17640 <__snprintf_chk@plt+0x6568>
   17304:	add	r0, pc, r0
   17308:	bx	lr
   1730c:	ldr	r0, [pc, #816]	; 17644 <__snprintf_chk@plt+0x656c>
   17310:	add	r0, pc, r0
   17314:	bx	lr
   17318:	andeq	r9, r0, r8, lsr #19
   1731c:	strdeq	r9, [r0], -r4
   17320:	strdeq	r9, [r0], -r8
   17324:	andeq	r9, r0, r0, lsl sl
   17328:	andeq	sl, r0, r4, ror #8
   1732c:	strdeq	sl, [r0], -r4
   17330:			; <UNDEFINED> instruction: 0x0000a4b0
   17334:	strdeq	sl, [r0], -r0
   17338:	andeq	sl, r0, ip, lsl #4
   1733c:	andeq	sl, r0, r8, asr r2
   17340:	ldrdeq	sl, [r0], -r4
   17344:	andeq	sl, r0, ip, ror r2
   17348:	andeq	sl, r0, r0, lsl r3
   1734c:	andeq	sl, r0, ip, ror #6
   17350:	andeq	sl, r0, r8, ror #10
   17354:	muleq	r0, r4, r3
   17358:	andeq	sl, r0, r0, ror #9
   1735c:	andeq	sl, r0, r8, lsl #11
   17360:	andeq	sl, r0, r4, lsl #12
   17364:	andeq	r9, r0, r4, lsl #22
   17368:			; <UNDEFINED> instruction: 0x00009ebc
   1736c:	andeq	sl, r0, r4, lsl r6
   17370:	andeq	r9, r0, ip, lsr fp
   17374:	andeq	r9, r0, r0, ror #22
   17378:	andeq	r9, r0, r0, lsr #19
   1737c:	andeq	r7, r0, r0, lsr fp
   17380:	ldrdeq	r9, [r0], -r4
   17384:	strdeq	r9, [r0], -r8
   17388:	andeq	r7, r0, ip, lsr fp
   1738c:	andeq	r7, r0, ip, ror #22
   17390:	andeq	r7, r0, r0, lsr #24
   17394:	andeq	r7, r0, r4, lsr #23
   17398:	andeq	r7, r0, r8, asr ip
   1739c:	andeq	r9, r0, ip, lsl sl
   173a0:			; <UNDEFINED> instruction: 0x00009dbc
   173a4:	andeq	r9, r0, r8, asr #28
   173a8:	andeq	r9, r0, r0, lsr #29
   173ac:	andeq	r9, r0, r0, lsr pc
   173b0:	ldrdeq	r9, [r0], -r0
   173b4:	andeq	r9, r0, r8, ror #30
   173b8:			; <UNDEFINED> instruction: 0x00009fbc
   173bc:	andeq	r9, r0, ip, ror #31
   173c0:	ldrdeq	r9, [r0], -r4
   173c4:	andeq	r9, r0, ip, asr r3
   173c8:	strdeq	r9, [r0], -ip
   173cc:	muleq	r0, r8, r3
   173d0:	andeq	r9, r0, r4, ror #7
   173d4:	andeq	r9, r0, ip, lsr r1
   173d8:	andeq	r9, r0, r8, ror r1
   173dc:	andeq	r9, r0, r4, lsl #4
   173e0:			; <UNDEFINED> instruction: 0x000091b4
   173e4:	andeq	r9, r0, ip, asr #4
   173e8:	andeq	r9, r0, r8, ror r2
   173ec:	andeq	r9, r0, ip, lsr r4
   173f0:	andeq	r9, r0, r8, lsr #5
   173f4:	ldrdeq	r9, [r0], -r4
   173f8:	andeq	r9, r0, r4, lsl #9
   173fc:	ldrdeq	r9, [r0], -r0
   17400:	andeq	r7, r0, r4, ror fp
   17404:	andeq	r9, r0, r4, lsl r5
   17408:	andeq	r8, r0, r8, lsl r8
   1740c:			; <UNDEFINED> instruction: 0x00008fb0
   17410:	muleq	r0, r8, r7
   17414:	andeq	r8, r0, ip, lsr r8
   17418:	muleq	r0, r0, r8
   1741c:	andeq	r8, r0, r4, lsr r9
   17420:	andeq	r8, r0, r4, asr #17
   17424:	andeq	r8, r0, r8, ror #18
   17428:	andeq	r8, r0, ip, lsr #3
   1742c:			; <UNDEFINED> instruction: 0x00007ebc
   17430:	andeq	r8, r0, r8, ror #3
   17434:	andeq	r8, r0, r4, lsr #4
   17438:	andeq	r7, r0, r4, ror #29
   1743c:	andeq	r7, r0, r4, lsr pc
   17440:	ldrdeq	r7, [r0], -r8
   17444:	andeq	r7, r0, ip, ror pc
   17448:	andeq	r8, r0, ip, lsl r0
   1744c:	andeq	r8, r0, ip, ror r0
   17450:	muleq	r0, r0, r2
   17454:	ldrdeq	r8, [r0], -ip
   17458:	andeq	r8, r0, r4, asr #18
   1745c:	andeq	r8, r0, r4, lsl r2
   17460:			; <UNDEFINED> instruction: 0x000082bc
   17464:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   17468:	andeq	r7, r0, r4, asr #21
   1746c:	andeq	r8, r0, r8, asr #6
   17470:	andeq	r8, r0, ip, asr #18
   17474:	andeq	r7, r0, r8, ror #20
   17478:	andeq	r7, r0, r4, lsl #22
   1747c:	andeq	r7, r0, r8, lsr fp
   17480:	ldrdeq	r7, [r0], -r0
   17484:	andeq	r7, r0, r8, ror fp
   17488:	andeq	r7, r0, ip, lsr #24
   1748c:	andeq	r7, r0, r4, lsl #25
   17490:			; <UNDEFINED> instruction: 0x0000a7b8
   17494:	muleq	r0, r0, r7
   17498:	andeq	r7, r0, ip, lsr ip
   1749c:	andeq	r7, r0, r0, ror #20
   174a0:	andeq	r7, r0, r8, asr #23
   174a4:	ldrdeq	r8, [r0], -r0
   174a8:	andeq	r8, r0, ip, ror #12
   174ac:	andeq	r8, r0, r0, lsl r0
   174b0:	andeq	r8, r0, r4, lsr #13
   174b4:	andeq	r8, r0, ip, asr #14
   174b8:	strdeq	r8, [r0], -r4
   174bc:	muleq	r0, r4, r7
   174c0:	andeq	r7, r0, r0, ror #20
   174c4:	strdeq	r7, [r0], -r4
   174c8:	muleq	r0, r8, sl
   174cc:	andeq	r8, r0, ip, lsl #16
   174d0:	andeq	r7, r0, r8, asr #18
   174d4:	andeq	r7, r0, r0, asr sp
   174d8:	andeq	r7, r0, r0, lsl #28
   174dc:	andeq	r7, r0, r0, lsr #27
   174e0:	andeq	r7, r0, r8, asr #31
   174e4:	andeq	r7, r0, r0, ror ip
   174e8:	strdeq	r7, [r0], -r8
   174ec:	andeq	r7, r0, r8, lsr #18
   174f0:	andeq	r8, r0, ip, ror r1
   174f4:	andeq	r8, r0, r8, lsr #32
   174f8:	andeq	r8, r0, r0, lsr #2
   174fc:	andeq	r8, r0, ip, asr #1
   17500:	andeq	r7, r0, ip, ror ip
   17504:	andeq	r7, r0, r4, asr #27
   17508:	andeq	r8, r0, r8, lsl r7
   1750c:	andeq	r7, r0, r0, lsr #28
   17510:	andeq	r8, r0, r4, lsr #32
   17514:	andeq	r7, r0, r4, lsl #29
   17518:	andeq	r8, r0, r4, lsl pc
   1751c:	andeq	r9, r0, r8, lsr r0
   17520:	strdeq	r9, [r0], -r0
   17524:	andeq	r9, r0, r8, ror r6
   17528:	andeq	r8, r0, ip, lsr #29
   1752c:	andeq	r9, r0, ip, rrx
   17530:			; <UNDEFINED> instruction: 0x00008db4
   17534:	strdeq	r8, [r0], -r0
   17538:	andeq	r8, r0, r4, lsr lr
   1753c:	andeq	r8, r0, ip, ror #29
   17540:	andeq	r8, r0, r8, ror #24
   17544:	andeq	r8, r0, ip, lsl pc
   17548:	andeq	r8, r0, r4, lsl sp
   1754c:	andeq	r8, r0, ip, asr pc
   17550:	andeq	r8, r0, r0, asr #25
   17554:	andeq	r9, r0, r0, lsl #19
   17558:	andeq	r9, r0, ip, lsl #17
   1755c:	andeq	r9, r0, r8, lsr #21
   17560:	andeq	r9, r0, r4, ror #21
   17564:	andeq	r9, r0, r8, lsr #19
   17568:	andeq	r9, r0, r0, ror #19
   1756c:	andeq	r9, r0, ip, lsl sl
   17570:	ldrdeq	r8, [r0], -r0
   17574:	andeq	r9, r0, r8, asr r0
   17578:	andeq	r8, r0, r0, asr #22
   1757c:	andeq	r7, r0, r0, ror #13
   17580:	andeq	r9, r0, ip, rrx
   17584:	andeq	r8, r0, r8, ror #19
   17588:	andeq	r8, r0, r0, asr sl
   1758c:	muleq	r0, r0, r8
   17590:			; <UNDEFINED> instruction: 0x000086bc
   17594:	andeq	r8, r0, r0, ror r7
   17598:	strdeq	r8, [r0], -r4
   1759c:	andeq	r8, r0, r4, lsl r8
   175a0:	andeq	r8, r0, ip, lsr #15
   175a4:	strdeq	sl, [r0], -r4
   175a8:			; <UNDEFINED> instruction: 0x0000a8b8
   175ac:	muleq	r0, ip, r6
   175b0:	andeq	sl, r0, r8, lsl r7
   175b4:	andeq	r8, r0, r8, lsr #12
   175b8:	andeq	r8, r0, r4, asr #16
   175bc:	andeq	r8, r0, ip, asr #11
   175c0:	ldrdeq	r8, [r0], -r4
   175c4:	andeq	r8, r0, r0, ror r8
   175c8:	andeq	r9, r0, ip, ror ip
   175cc:	andeq	r9, r0, r8, asr #3
   175d0:	ldrdeq	r9, [r0], -r8
   175d4:	andeq	r9, r0, ip, ror #3
   175d8:	andeq	r9, r0, r8, ror r0
   175dc:	strdeq	r9, [r0], -r0
   175e0:	muleq	r0, ip, r0
   175e4:	strdeq	r8, [r0], -ip
   175e8:	andeq	r9, r0, ip, lsr #2
   175ec:	ldrdeq	r8, [r0], -ip
   175f0:	andeq	r8, r0, ip, lsr r0
   175f4:	andeq	r8, r0, r4, lsr #2
   175f8:	andeq	r9, r0, r4, asr #9
   175fc:	andeq	r8, r0, r0, ror #2
   17600:	andeq	r7, r0, r0, asr #30
   17604:	andeq	r7, r0, r0, ror pc
   17608:	andeq	r8, r0, ip, lsl r9
   1760c:	andeq	r8, r0, r0, asr r9
   17610:	andeq	r7, r0, r0, asr #29
   17614:	ldrdeq	r7, [r0], -r4
   17618:	andeq	r9, r0, r0, lsl #5
   1761c:	andeq	r7, r0, ip, ror #8
   17620:	andeq	r7, r0, r8, ror #7
   17624:			; <UNDEFINED> instruction: 0x000096b8
   17628:	andeq	r9, r0, r0, lsl #4
   1762c:	andeq	r7, r0, r0, ror r3
   17630:	andeq	r7, r0, ip, lsr r3
   17634:	andeq	r9, r0, r8, asr r9
   17638:	ldrdeq	r9, [r0], -r8
   1763c:	andeq	r9, r0, r4, lsl #19
   17640:	andeq	r9, r0, r8, asr fp
   17644:	muleq	r0, r8, r8
   17648:	andeq	r9, r0, r4, asr #10
   1764c:	andeq	r8, r0, ip, lsr #27
   17650:	andeq	r8, r0, r4, asr #28
   17654:			; <UNDEFINED> instruction: 0x00008eb0
   17658:	strdeq	r8, [r0], -ip
   1765c:	ldrdeq	r8, [r0], -r0
   17660:	andeq	r8, r0, r4, ror sl
   17664:	andeq	ip, r0, r8, lsr #32
   17668:	muleq	r0, ip, sl
   1766c:	ldrdeq	r8, [r0], -r0
   17670:	strdeq	r8, [r0], -ip
   17674:	andeq	r9, r0, r4, lsl #7
   17678:	andeq	r9, r0, r4, lsl #10
   1767c:	andeq	r9, r0, r8, asr #10
   17680:	muleq	r0, r8, r3
   17684:	andeq	r8, r0, ip, ror #29
   17688:	andeq	r9, r0, r0, asr #12
   1768c:	strdeq	r9, [r0], -r4
   17690:	andeq	r8, r0, r0, lsl fp
   17694:	andeq	r9, r0, r4, lsl #3
   17698:	andeq	r9, r0, ip, lsr #5
   1769c:	andeq	r9, r0, r0, asr r5
   176a0:	andeq	fp, r0, r8, ror #22
   176a4:	andeq	fp, r0, r8, lsl ip
   176a8:	muleq	r0, r8, sp
   176ac:			; <UNDEFINED> instruction: 0x0000bab8
   176b0:	strdeq	fp, [r0], -r0
   176b4:	andeq	fp, r0, ip, ror lr
   176b8:			; <UNDEFINED> instruction: 0x0000beb4
   176bc:	andeq	fp, r0, ip, ror #14
   176c0:	andeq	fp, r0, r4, lsl #8
   176c4:	strdeq	fp, [r0], -r8
   176c8:	andeq	fp, r0, ip, lsr #21
   176cc:	andeq	fp, r0, r8, lsr fp
   176d0:	andeq	fp, r0, ip, lsr ip
   176d4:	andeq	fp, r0, r8, lsr #27
   176d8:	andeq	fp, r0, ip, asr sp
   176dc:	andeq	fp, r0, r0, lsr r5
   176e0:	ldrdeq	fp, [r0], -r4
   176e4:	andeq	fp, r0, r8, lsl r6
   176e8:	andeq	sl, r0, r4, asr #4
   176ec:	andeq	fp, r0, r0, asr #10
   176f0:	strdeq	fp, [r0], -r8
   176f4:	andeq	fp, r0, r4, lsr #4
   176f8:	andeq	fp, r0, r0, asr #2
   176fc:	andeq	fp, r0, r4, asr #7
   17700:	andeq	fp, r0, r0, lsl #9
   17704:	strdeq	fp, [r0], -r0
   17708:	andeq	sl, r0, r0, lsr pc
   1770c:	andeq	r6, r0, r0, ror #29
   17710:	andeq	fp, r0, r8, lsr r9
   17714:	andeq	fp, r0, r8, lsl #24
   17718:	andeq	fp, r0, r8, lsl #8
   1771c:	andeq	fp, r0, r8, lsr #23
   17720:	andeq	sl, r0, r8, asr r8
   17724:	andeq	sl, r0, ip, lsr #18
   17728:	andeq	sl, r0, r0, lsr r6
   1772c:	andeq	r9, r0, r8, lsl pc
   17730:	strheq	sl, [r0], -r4
   17734:	andeq	sl, r0, ip, asr #18
   17738:	andeq	sl, r0, r4, asr r6
   1773c:	andeq	sl, r0, r4, ror #16
   17740:			; <UNDEFINED> instruction: 0x0000a6b0
   17744:	ldrdeq	sl, [r0], -r4
   17748:	andeq	fp, r0, r0, asr r5
   1774c:	andeq	sl, r0, r4, lsl r2
   17750:	andeq	r9, r0, r4, asr #13
   17754:	andeq	sl, r0, r8, asr r1
   17758:	muleq	r0, r0, lr
   1775c:	strdeq	sl, [r0], -r0
   17760:	andeq	sl, r0, ip, ror pc
   17764:	andeq	sl, r0, ip, lsr #30
   17768:	andeq	sl, r0, r4, lsr #31
   1776c:	strdeq	sl, [r0], -r0
   17770:	muleq	r0, r8, r4
   17774:	andeq	fp, r0, r8, lsr #32
   17778:	andeq	sl, r0, r4, lsl #14
   1777c:	andeq	sl, r0, r8, lsr #8
   17780:	andeq	sl, r0, r4, ror #7
   17784:	andeq	sl, r0, r4, asr #12
   17788:	andeq	sl, r0, r8, ror #6
   1778c:	andeq	sl, r0, r4, lsl #13
   17790:	andeq	sl, r0, r4, asr #4
   17794:			; <UNDEFINED> instruction: 0x000096b4
   17798:	andeq	r9, r0, ip, asr #14
   1779c:	andeq	r9, r0, r8, lsl #14
   177a0:	muleq	r0, r0, r7
   177a4:	andeq	fp, r0, r8, asr r0
   177a8:	andeq	fp, r0, r0, asr #1
   177ac:	andeq	r8, r0, r8, ror #17
   177b0:			; <UNDEFINED> instruction: 0x000097b4
   177b4:	strdeq	r9, [r0], -r0
   177b8:			; <UNDEFINED> instruction: 0x00009bbc
   177bc:	andeq	r9, r0, ip, ror ip
   177c0:			; <UNDEFINED> instruction: 0x00009cb0
   177c4:	andeq	r9, r0, r4, asr #9
   177c8:	andeq	r9, r0, r8, lsl #10
   177cc:	andeq	r9, r0, r4, asr #25
   177d0:	andeq	r9, r0, r0, lsl r4
   177d4:	andeq	r9, r0, r0, asr r4
   177d8:	ldrdeq	r9, [r0], -ip
   177dc:	andeq	r9, r0, r8, ror sl
   177e0:			; <UNDEFINED> instruction: 0x000097b8
   177e4:	strdeq	r9, [r0], -r0
   177e8:	muleq	r0, ip, r8
   177ec:	ldrdeq	r9, [r0], -r8
   177f0:	ldrdeq	r9, [r0], -r8
   177f4:	andeq	r9, r0, ip, lsr #16
   177f8:	andeq	sl, r0, r0, lsr #15
   177fc:	andeq	sl, r0, r8, asr #20
   17800:	strdeq	sl, [r0], -r8
   17804:	muleq	r0, r0, r0
   17808:	strdeq	fp, [r0], -r4
   1780c:	andeq	fp, r0, r0, asr #6
   17810:	andeq	fp, r0, ip, ror r5
   17814:	andeq	fp, r0, ip, lsl r4
   17818:			; <UNDEFINED> instruction: 0x0000b4b8
   1781c:	muleq	r0, ip, r5
   17820:	andeq	fp, r0, r8, asr r4
   17824:	andeq	fp, r0, ip, ror #9
   17828:	andeq	r9, r0, ip, lsr lr
   1782c:	andeq	r9, r0, r0, ror #4
   17830:			; <UNDEFINED> instruction: 0x000092b4
   17834:	andeq	sl, r0, ip, lsl #22
   17838:	muleq	r0, r0, r1
   1783c:	andeq	sl, r0, r8, lsr fp
   17840:	strheq	sl, [r0], -r0
   17844:	andeq	r9, r0, r8, asr #3
   17848:	andeq	sl, r0, r4, ror sl
   1784c:	andeq	sl, r0, r8, lsr #19
   17850:	ldrdeq	sl, [r0], -r8
   17854:	strdeq	sl, [r0], -r8
   17858:			; <UNDEFINED> instruction: 0x0000a8b0
   1785c:	andeq	sl, r0, r8, ror #19
   17860:	andeq	r9, r0, ip, lsl #25
   17864:	andeq	sl, r0, r4, asr r7
   17868:	ldrdeq	sl, [r0], -ip
   1786c:	andeq	sl, r0, r4, lsl r8
   17870:	andeq	sl, r0, r4, asr #13
   17874:	andeq	sl, r0, ip, ror #14
   17878:	andeq	r9, r0, ip, ror #29
   1787c:	andeq	sl, r0, r8, lsr #11
   17880:	andeq	r9, r0, r4, asr fp
   17884:	muleq	r0, r0, fp
   17888:	strdeq	r9, [r0], -ip
   1788c:	andeq	r9, r0, r8, lsr #23
   17890:	andeq	r9, r0, r0, asr #24
   17894:	andeq	sl, r0, ip, ror r5
   17898:	andeq	sl, r0, ip, lsr #20
   1789c:	andeq	r9, r0, ip, lsr #31
   178a0:	andeq	fp, r0, r0, lsr r4
   178a4:	andeq	sl, r0, r0, lsr #30
   178a8:	andeq	r9, r0, ip, asr #20
   178ac:	andeq	r6, r0, r4, lsr sl
   178b0:	ldrdeq	r8, [r0], -r4
   178b4:	strdeq	fp, [r0], -r4
   178b8:	andeq	r8, r0, r4, lsl #1
   178bc:	andeq	r7, r0, r4, lsr #22
   178c0:	andeq	r8, r0, r0, ror #10
   178c4:			; <UNDEFINED> instruction: 0x00006fb8
   178c8:	andeq	r8, r0, ip, asr sl
   178cc:	muleq	r0, r0, r4
   178d0:	andeq	r7, r0, ip, lsr #11
   178d4:	andeq	r6, r0, r8, ror #15
   178d8:	ldrdeq	r8, [r0], -r4
   178dc:	andeq	r9, r0, r0, lsr #21
   178e0:	andeq	r9, r0, r8, ror r0
   178e4:			; <UNDEFINED> instruction: 0x00009bb8
   178e8:			; <UNDEFINED> instruction: 0x0000b1bc
   178ec:	andeq	sl, r0, r8, lsl #11
   178f0:	ldrdeq	sl, [r0], -r4
   178f4:	andeq	sl, r0, ip, lsr r7
   178f8:	andeq	sl, r0, r8, lsr r8
   178fc:			; <UNDEFINED> instruction: 0x0000a4b0
   17900:	andeq	fp, r0, ip, lsr #4
   17904:	andeq	r9, r0, r4, ror #8
   17908:	andeq	r9, r0, r0, lsr #14
   1790c:	andeq	r9, r0, r4, lsl #10
   17910:	andeq	r9, r0, r8, ror r0
   17914:	andeq	r9, r0, r4, lsr sp
   17918:	strdeq	sl, [r0], -ip
   1791c:	andeq	fp, r0, ip, ror r0
   17920:	andeq	r9, r0, ip, ror #14
   17924:	andeq	r9, r0, r8, ror r1
   17928:			; <UNDEFINED> instruction: 0x000092bc
   1792c:	andeq	r9, r0, ip, lsl #4
   17930:	andeq	r9, r0, r8, lsr #1
   17934:			; <UNDEFINED> instruction: 0x0000a2b8
   17938:	andeq	r9, r0, ip, asr #31
   1793c:	andeq	r9, r0, ip, lsl #24
   17940:	muleq	r0, r0, r0
   17944:	andeq	sl, r0, r4, ror #18
   17948:	andeq	r9, r0, r4, asr fp
   1794c:	muleq	r0, r4, fp
   17950:	andeq	sl, r0, r8, ror sl
   17954:	andeq	sl, r0, r8, ror r8
   17958:			; <UNDEFINED> instruction: 0x00009eb4
   1795c:	andeq	sl, r0, r0, ror #1
   17960:	andeq	r9, r0, ip, lsl #28
   17964:	andeq	sl, r0, r0, ror #2
   17968:	andeq	sl, r0, ip, lsr #21
   1796c:	andeq	sl, r0, r4, ror r9
   17970:	andeq	sl, r0, ip, lsl sp
   17974:	andeq	r9, r0, r8, lsl #14
   17978:			; <UNDEFINED> instruction: 0x000088b4
   1797c:	ldr	r0, [pc, #-828]	; 17648 <__snprintf_chk@plt+0x6570>
   17980:	add	r0, pc, r0
   17984:	bx	lr
   17988:	ldr	r0, [pc, #-836]	; 1764c <__snprintf_chk@plt+0x6574>
   1798c:	add	r0, pc, r0
   17990:	bx	lr
   17994:	ldr	r0, [pc, #-844]	; 17650 <__snprintf_chk@plt+0x6578>
   17998:	add	r0, pc, r0
   1799c:	bx	lr
   179a0:	ldr	r0, [pc, #-852]	; 17654 <__snprintf_chk@plt+0x657c>
   179a4:	add	r0, pc, r0
   179a8:	bx	lr
   179ac:	ldr	r0, [pc, #-860]	; 17658 <__snprintf_chk@plt+0x6580>
   179b0:	add	r0, pc, r0
   179b4:	bx	lr
   179b8:	ldr	r0, [pc, #-868]	; 1765c <__snprintf_chk@plt+0x6584>
   179bc:	add	r0, pc, r0
   179c0:	bx	lr
   179c4:	ldr	r0, [pc, #-876]	; 17660 <__snprintf_chk@plt+0x6588>
   179c8:	add	r0, pc, r0
   179cc:	bx	lr
   179d0:	ldr	r0, [pc, #-884]	; 17664 <__snprintf_chk@plt+0x658c>
   179d4:	add	r0, pc, r0
   179d8:	bx	lr
   179dc:	ldr	r0, [pc, #-892]	; 17668 <__snprintf_chk@plt+0x6590>
   179e0:	add	r0, pc, r0
   179e4:	bx	lr
   179e8:	ldr	r0, [pc, #-900]	; 1766c <__snprintf_chk@plt+0x6594>
   179ec:	add	r0, pc, r0
   179f0:	bx	lr
   179f4:	ldr	r0, [pc, #-908]	; 17670 <__snprintf_chk@plt+0x6598>
   179f8:	add	r0, pc, r0
   179fc:	bx	lr
   17a00:	ldr	r0, [pc, #-916]	; 17674 <__snprintf_chk@plt+0x659c>
   17a04:	add	r0, pc, r0
   17a08:	bx	lr
   17a0c:	ldr	r0, [pc, #-924]	; 17678 <__snprintf_chk@plt+0x65a0>
   17a10:	add	r0, pc, r0
   17a14:	bx	lr
   17a18:	ldr	r0, [pc, #-932]	; 1767c <__snprintf_chk@plt+0x65a4>
   17a1c:	add	r0, pc, r0
   17a20:	bx	lr
   17a24:	ldr	r0, [pc, #-940]	; 17680 <__snprintf_chk@plt+0x65a8>
   17a28:	add	r0, pc, r0
   17a2c:	bx	lr
   17a30:	ldr	r0, [pc, #-948]	; 17684 <__snprintf_chk@plt+0x65ac>
   17a34:	add	r0, pc, r0
   17a38:	bx	lr
   17a3c:	ldr	r0, [pc, #-956]	; 17688 <__snprintf_chk@plt+0x65b0>
   17a40:	add	r0, pc, r0
   17a44:	bx	lr
   17a48:	ldr	r0, [pc, #-964]	; 1768c <__snprintf_chk@plt+0x65b4>
   17a4c:	add	r0, pc, r0
   17a50:	bx	lr
   17a54:	ldr	r0, [pc, #-972]	; 17690 <__snprintf_chk@plt+0x65b8>
   17a58:	add	r0, pc, r0
   17a5c:	bx	lr
   17a60:	ldr	r0, [pc, #-980]	; 17694 <__snprintf_chk@plt+0x65bc>
   17a64:	add	r0, pc, r0
   17a68:	bx	lr
   17a6c:	ldr	r0, [pc, #-988]	; 17698 <__snprintf_chk@plt+0x65c0>
   17a70:	add	r0, pc, r0
   17a74:	bx	lr
   17a78:	ldr	r0, [pc, #-996]	; 1769c <__snprintf_chk@plt+0x65c4>
   17a7c:	add	r0, pc, r0
   17a80:	bx	lr
   17a84:	ldr	r0, [pc, #-1004]	; 176a0 <__snprintf_chk@plt+0x65c8>
   17a88:	add	r0, pc, r0
   17a8c:	bx	lr
   17a90:	ldr	r0, [pc, #-1012]	; 176a4 <__snprintf_chk@plt+0x65cc>
   17a94:	add	r0, pc, r0
   17a98:	bx	lr
   17a9c:	ldr	r0, [pc, #-1020]	; 176a8 <__snprintf_chk@plt+0x65d0>
   17aa0:	add	r0, pc, r0
   17aa4:	bx	lr
   17aa8:	ldr	r0, [pc, #-1028]	; 176ac <__snprintf_chk@plt+0x65d4>
   17aac:	add	r0, pc, r0
   17ab0:	bx	lr
   17ab4:	ldr	r0, [pc, #-1036]	; 176b0 <__snprintf_chk@plt+0x65d8>
   17ab8:	add	r0, pc, r0
   17abc:	bx	lr
   17ac0:	ldr	r0, [pc, #-1044]	; 176b4 <__snprintf_chk@plt+0x65dc>
   17ac4:	add	r0, pc, r0
   17ac8:	bx	lr
   17acc:	ldr	r0, [pc, #-1052]	; 176b8 <__snprintf_chk@plt+0x65e0>
   17ad0:	add	r0, pc, r0
   17ad4:	bx	lr
   17ad8:	ldr	r0, [pc, #-1060]	; 176bc <__snprintf_chk@plt+0x65e4>
   17adc:	add	r0, pc, r0
   17ae0:	bx	lr
   17ae4:	ldr	r0, [pc, #-1068]	; 176c0 <__snprintf_chk@plt+0x65e8>
   17ae8:	add	r0, pc, r0
   17aec:	bx	lr
   17af0:	ldr	r0, [pc, #-1076]	; 176c4 <__snprintf_chk@plt+0x65ec>
   17af4:	add	r0, pc, r0
   17af8:	bx	lr
   17afc:	ldr	r0, [pc, #-1084]	; 176c8 <__snprintf_chk@plt+0x65f0>
   17b00:	add	r0, pc, r0
   17b04:	bx	lr
   17b08:	ldr	r0, [pc, #-1092]	; 176cc <__snprintf_chk@plt+0x65f4>
   17b0c:	add	r0, pc, r0
   17b10:	bx	lr
   17b14:	ldr	r0, [pc, #-1100]	; 176d0 <__snprintf_chk@plt+0x65f8>
   17b18:	add	r0, pc, r0
   17b1c:	bx	lr
   17b20:	ldr	r0, [pc, #-1108]	; 176d4 <__snprintf_chk@plt+0x65fc>
   17b24:	add	r0, pc, r0
   17b28:	bx	lr
   17b2c:	ldr	r0, [pc, #-1116]	; 176d8 <__snprintf_chk@plt+0x6600>
   17b30:	add	r0, pc, r0
   17b34:	bx	lr
   17b38:	ldr	r0, [pc, #-1124]	; 176dc <__snprintf_chk@plt+0x6604>
   17b3c:	add	r0, pc, r0
   17b40:	bx	lr
   17b44:	ldr	r0, [pc, #-1132]	; 176e0 <__snprintf_chk@plt+0x6608>
   17b48:	add	r0, pc, r0
   17b4c:	bx	lr
   17b50:	ldr	r0, [pc, #-1140]	; 176e4 <__snprintf_chk@plt+0x660c>
   17b54:	add	r0, pc, r0
   17b58:	bx	lr
   17b5c:	ldr	r0, [pc, #-1148]	; 176e8 <__snprintf_chk@plt+0x6610>
   17b60:	add	r0, pc, r0
   17b64:	bx	lr
   17b68:	ldr	r0, [pc, #-1156]	; 176ec <__snprintf_chk@plt+0x6614>
   17b6c:	add	r0, pc, r0
   17b70:	bx	lr
   17b74:	ldr	r0, [pc, #-1164]	; 176f0 <__snprintf_chk@plt+0x6618>
   17b78:	add	r0, pc, r0
   17b7c:	bx	lr
   17b80:	ldr	r0, [pc, #-1172]	; 176f4 <__snprintf_chk@plt+0x661c>
   17b84:	add	r0, pc, r0
   17b88:	bx	lr
   17b8c:	ldr	r0, [pc, #-1180]	; 176f8 <__snprintf_chk@plt+0x6620>
   17b90:	add	r0, pc, r0
   17b94:	bx	lr
   17b98:	ldr	r0, [pc, #-1188]	; 176fc <__snprintf_chk@plt+0x6624>
   17b9c:	add	r0, pc, r0
   17ba0:	bx	lr
   17ba4:	ldr	r0, [pc, #-1196]	; 17700 <__snprintf_chk@plt+0x6628>
   17ba8:	add	r0, pc, r0
   17bac:	bx	lr
   17bb0:	ldr	r0, [pc, #-1204]	; 17704 <__snprintf_chk@plt+0x662c>
   17bb4:	add	r0, pc, r0
   17bb8:	bx	lr
   17bbc:	ldr	r0, [pc, #-1212]	; 17708 <__snprintf_chk@plt+0x6630>
   17bc0:	add	r0, pc, r0
   17bc4:	bx	lr
   17bc8:	ldr	r0, [pc, #-1220]	; 1770c <__snprintf_chk@plt+0x6634>
   17bcc:	add	r0, pc, r0
   17bd0:	bx	lr
   17bd4:	ldr	r0, [pc, #-1228]	; 17710 <__snprintf_chk@plt+0x6638>
   17bd8:	add	r0, pc, r0
   17bdc:	bx	lr
   17be0:	ldr	r0, [pc, #-1236]	; 17714 <__snprintf_chk@plt+0x663c>
   17be4:	add	r0, pc, r0
   17be8:	bx	lr
   17bec:	ldr	r0, [pc, #-1244]	; 17718 <__snprintf_chk@plt+0x6640>
   17bf0:	add	r0, pc, r0
   17bf4:	bx	lr
   17bf8:	ldr	r0, [pc, #-1252]	; 1771c <__snprintf_chk@plt+0x6644>
   17bfc:	add	r0, pc, r0
   17c00:	bx	lr
   17c04:	ldr	r0, [pc, #-1260]	; 17720 <__snprintf_chk@plt+0x6648>
   17c08:	add	r0, pc, r0
   17c0c:	bx	lr
   17c10:	ldr	r0, [pc, #-1268]	; 17724 <__snprintf_chk@plt+0x664c>
   17c14:	add	r0, pc, r0
   17c18:	bx	lr
   17c1c:	ldr	r0, [pc, #-1276]	; 17728 <__snprintf_chk@plt+0x6650>
   17c20:	add	r0, pc, r0
   17c24:	bx	lr
   17c28:	ldr	r0, [pc, #-1284]	; 1772c <__snprintf_chk@plt+0x6654>
   17c2c:	add	r0, pc, r0
   17c30:	bx	lr
   17c34:	ldr	r0, [pc, #-1292]	; 17730 <__snprintf_chk@plt+0x6658>
   17c38:	add	r0, pc, r0
   17c3c:	bx	lr
   17c40:	ldr	r0, [pc, #-1300]	; 17734 <__snprintf_chk@plt+0x665c>
   17c44:	add	r0, pc, r0
   17c48:	bx	lr
   17c4c:	ldr	r0, [pc, #-1308]	; 17738 <__snprintf_chk@plt+0x6660>
   17c50:	add	r0, pc, r0
   17c54:	bx	lr
   17c58:	ldr	r0, [pc, #-1316]	; 1773c <__snprintf_chk@plt+0x6664>
   17c5c:	add	r0, pc, r0
   17c60:	bx	lr
   17c64:	ldr	r0, [pc, #-1324]	; 17740 <__snprintf_chk@plt+0x6668>
   17c68:	add	r0, pc, r0
   17c6c:	bx	lr
   17c70:	ldr	r0, [pc, #-1332]	; 17744 <__snprintf_chk@plt+0x666c>
   17c74:	add	r0, pc, r0
   17c78:	bx	lr
   17c7c:	ldr	r0, [pc, #-1340]	; 17748 <__snprintf_chk@plt+0x6670>
   17c80:	add	r0, pc, r0
   17c84:	bx	lr
   17c88:	ldr	r0, [pc, #-1348]	; 1774c <__snprintf_chk@plt+0x6674>
   17c8c:	add	r0, pc, r0
   17c90:	bx	lr
   17c94:	ldr	r0, [pc, #-1356]	; 17750 <__snprintf_chk@plt+0x6678>
   17c98:	add	r0, pc, r0
   17c9c:	bx	lr
   17ca0:	ldr	r0, [pc, #-1364]	; 17754 <__snprintf_chk@plt+0x667c>
   17ca4:	add	r0, pc, r0
   17ca8:	bx	lr
   17cac:	ldr	r0, [pc, #-1372]	; 17758 <__snprintf_chk@plt+0x6680>
   17cb0:	add	r0, pc, r0
   17cb4:	bx	lr
   17cb8:	ldr	r0, [pc, #-1380]	; 1775c <__snprintf_chk@plt+0x6684>
   17cbc:	add	r0, pc, r0
   17cc0:	bx	lr
   17cc4:	ldr	r0, [pc, #-1388]	; 17760 <__snprintf_chk@plt+0x6688>
   17cc8:	add	r0, pc, r0
   17ccc:	bx	lr
   17cd0:	ldr	r0, [pc, #-1396]	; 17764 <__snprintf_chk@plt+0x668c>
   17cd4:	add	r0, pc, r0
   17cd8:	bx	lr
   17cdc:	ldr	r0, [pc, #-1404]	; 17768 <__snprintf_chk@plt+0x6690>
   17ce0:	add	r0, pc, r0
   17ce4:	bx	lr
   17ce8:	ldr	r0, [pc, #-1412]	; 1776c <__snprintf_chk@plt+0x6694>
   17cec:	add	r0, pc, r0
   17cf0:	bx	lr
   17cf4:	ldr	r0, [pc, #-1420]	; 17770 <__snprintf_chk@plt+0x6698>
   17cf8:	add	r0, pc, r0
   17cfc:	bx	lr
   17d00:	ldr	r0, [pc, #-1428]	; 17774 <__snprintf_chk@plt+0x669c>
   17d04:	add	r0, pc, r0
   17d08:	bx	lr
   17d0c:	ldr	r0, [pc, #-1436]	; 17778 <__snprintf_chk@plt+0x66a0>
   17d10:	add	r0, pc, r0
   17d14:	bx	lr
   17d18:	ldr	r0, [pc, #-1444]	; 1777c <__snprintf_chk@plt+0x66a4>
   17d1c:	add	r0, pc, r0
   17d20:	bx	lr
   17d24:	ldr	r0, [pc, #-1452]	; 17780 <__snprintf_chk@plt+0x66a8>
   17d28:	add	r0, pc, r0
   17d2c:	bx	lr
   17d30:	ldr	r0, [pc, #-1460]	; 17784 <__snprintf_chk@plt+0x66ac>
   17d34:	add	r0, pc, r0
   17d38:	bx	lr
   17d3c:	ldr	r0, [pc, #-1468]	; 17788 <__snprintf_chk@plt+0x66b0>
   17d40:	add	r0, pc, r0
   17d44:	bx	lr
   17d48:	ldr	r0, [pc, #-1476]	; 1778c <__snprintf_chk@plt+0x66b4>
   17d4c:	add	r0, pc, r0
   17d50:	bx	lr
   17d54:	ldr	r0, [pc, #-1484]	; 17790 <__snprintf_chk@plt+0x66b8>
   17d58:	add	r0, pc, r0
   17d5c:	bx	lr
   17d60:	ldr	r0, [pc, #-1492]	; 17794 <__snprintf_chk@plt+0x66bc>
   17d64:	add	r0, pc, r0
   17d68:	bx	lr
   17d6c:	ldr	r0, [pc, #-1500]	; 17798 <__snprintf_chk@plt+0x66c0>
   17d70:	add	r0, pc, r0
   17d74:	bx	lr
   17d78:	ldr	r0, [pc, #-1508]	; 1779c <__snprintf_chk@plt+0x66c4>
   17d7c:	add	r0, pc, r0
   17d80:	bx	lr
   17d84:	ldr	r0, [pc, #-1516]	; 177a0 <__snprintf_chk@plt+0x66c8>
   17d88:	add	r0, pc, r0
   17d8c:	bx	lr
   17d90:	ldr	r0, [pc, #-1524]	; 177a4 <__snprintf_chk@plt+0x66cc>
   17d94:	add	r0, pc, r0
   17d98:	bx	lr
   17d9c:	ldr	r0, [pc, #-1532]	; 177a8 <__snprintf_chk@plt+0x66d0>
   17da0:	add	r0, pc, r0
   17da4:	bx	lr
   17da8:	ldr	r0, [pc, #-1540]	; 177ac <__snprintf_chk@plt+0x66d4>
   17dac:	add	r0, pc, r0
   17db0:	bx	lr
   17db4:	ldr	r0, [pc, #-1548]	; 177b0 <__snprintf_chk@plt+0x66d8>
   17db8:	add	r0, pc, r0
   17dbc:	bx	lr
   17dc0:	ldr	r0, [pc, #-1556]	; 177b4 <__snprintf_chk@plt+0x66dc>
   17dc4:	add	r0, pc, r0
   17dc8:	bx	lr
   17dcc:	ldr	r0, [pc, #-1564]	; 177b8 <__snprintf_chk@plt+0x66e0>
   17dd0:	add	r0, pc, r0
   17dd4:	bx	lr
   17dd8:	ldr	r0, [pc, #-1572]	; 177bc <__snprintf_chk@plt+0x66e4>
   17ddc:	add	r0, pc, r0
   17de0:	bx	lr
   17de4:	ldr	r0, [pc, #-1580]	; 177c0 <__snprintf_chk@plt+0x66e8>
   17de8:	add	r0, pc, r0
   17dec:	bx	lr
   17df0:	ldr	r0, [pc, #-1588]	; 177c4 <__snprintf_chk@plt+0x66ec>
   17df4:	add	r0, pc, r0
   17df8:	bx	lr
   17dfc:	ldr	r0, [pc, #-1596]	; 177c8 <__snprintf_chk@plt+0x66f0>
   17e00:	add	r0, pc, r0
   17e04:	bx	lr
   17e08:	ldr	r0, [pc, #-1604]	; 177cc <__snprintf_chk@plt+0x66f4>
   17e0c:	add	r0, pc, r0
   17e10:	bx	lr
   17e14:	ldr	r0, [pc, #-1612]	; 177d0 <__snprintf_chk@plt+0x66f8>
   17e18:	add	r0, pc, r0
   17e1c:	bx	lr
   17e20:	ldr	r0, [pc, #-1620]	; 177d4 <__snprintf_chk@plt+0x66fc>
   17e24:	add	r0, pc, r0
   17e28:	bx	lr
   17e2c:	ldr	r0, [pc, #-1628]	; 177d8 <__snprintf_chk@plt+0x6700>
   17e30:	add	r0, pc, r0
   17e34:	bx	lr
   17e38:	ldr	r0, [pc, #-1636]	; 177dc <__snprintf_chk@plt+0x6704>
   17e3c:	add	r0, pc, r0
   17e40:	bx	lr
   17e44:	ldr	r0, [pc, #-1644]	; 177e0 <__snprintf_chk@plt+0x6708>
   17e48:	add	r0, pc, r0
   17e4c:	bx	lr
   17e50:	ldr	r0, [pc, #-1652]	; 177e4 <__snprintf_chk@plt+0x670c>
   17e54:	add	r0, pc, r0
   17e58:	bx	lr
   17e5c:	ldr	r0, [pc, #-1660]	; 177e8 <__snprintf_chk@plt+0x6710>
   17e60:	add	r0, pc, r0
   17e64:	bx	lr
   17e68:	ldr	r0, [pc, #-1668]	; 177ec <__snprintf_chk@plt+0x6714>
   17e6c:	add	r0, pc, r0
   17e70:	bx	lr
   17e74:	ldr	r0, [pc, #-1676]	; 177f0 <__snprintf_chk@plt+0x6718>
   17e78:	add	r0, pc, r0
   17e7c:	bx	lr
   17e80:	ldr	r0, [pc, #-1684]	; 177f4 <__snprintf_chk@plt+0x671c>
   17e84:	add	r0, pc, r0
   17e88:	bx	lr
   17e8c:	ldr	r0, [pc, #-1692]	; 177f8 <__snprintf_chk@plt+0x6720>
   17e90:	add	r0, pc, r0
   17e94:	bx	lr
   17e98:	ldr	r0, [pc, #-1700]	; 177fc <__snprintf_chk@plt+0x6724>
   17e9c:	add	r0, pc, r0
   17ea0:	bx	lr
   17ea4:	ldr	r0, [pc, #-1708]	; 17800 <__snprintf_chk@plt+0x6728>
   17ea8:	add	r0, pc, r0
   17eac:	bx	lr
   17eb0:	ldr	r0, [pc, #-1716]	; 17804 <__snprintf_chk@plt+0x672c>
   17eb4:	add	r0, pc, r0
   17eb8:	bx	lr
   17ebc:	ldr	r0, [pc, #-1724]	; 17808 <__snprintf_chk@plt+0x6730>
   17ec0:	add	r0, pc, r0
   17ec4:	bx	lr
   17ec8:	ldr	r0, [pc, #-1732]	; 1780c <__snprintf_chk@plt+0x6734>
   17ecc:	add	r0, pc, r0
   17ed0:	bx	lr
   17ed4:	ldr	r0, [pc, #-1740]	; 17810 <__snprintf_chk@plt+0x6738>
   17ed8:	add	r0, pc, r0
   17edc:	bx	lr
   17ee0:	ldr	r0, [pc, #-1748]	; 17814 <__snprintf_chk@plt+0x673c>
   17ee4:	add	r0, pc, r0
   17ee8:	bx	lr
   17eec:	ldr	r0, [pc, #-1756]	; 17818 <__snprintf_chk@plt+0x6740>
   17ef0:	add	r0, pc, r0
   17ef4:	bx	lr
   17ef8:	ldr	r0, [pc, #-1764]	; 1781c <__snprintf_chk@plt+0x6744>
   17efc:	add	r0, pc, r0
   17f00:	bx	lr
   17f04:	ldr	r0, [pc, #-1772]	; 17820 <__snprintf_chk@plt+0x6748>
   17f08:	add	r0, pc, r0
   17f0c:	bx	lr
   17f10:	ldr	r0, [pc, #-1780]	; 17824 <__snprintf_chk@plt+0x674c>
   17f14:	add	r0, pc, r0
   17f18:	bx	lr
   17f1c:	ldr	r0, [pc, #-1788]	; 17828 <__snprintf_chk@plt+0x6750>
   17f20:	add	r0, pc, r0
   17f24:	bx	lr
   17f28:	ldr	r0, [pc, #-1796]	; 1782c <__snprintf_chk@plt+0x6754>
   17f2c:	add	r0, pc, r0
   17f30:	bx	lr
   17f34:	ldr	r0, [pc, #-1804]	; 17830 <__snprintf_chk@plt+0x6758>
   17f38:	add	r0, pc, r0
   17f3c:	bx	lr
   17f40:	ldr	r0, [pc, #-1812]	; 17834 <__snprintf_chk@plt+0x675c>
   17f44:	add	r0, pc, r0
   17f48:	bx	lr
   17f4c:	ldr	r0, [pc, #-1820]	; 17838 <__snprintf_chk@plt+0x6760>
   17f50:	add	r0, pc, r0
   17f54:	bx	lr
   17f58:	ldr	r0, [pc, #-1828]	; 1783c <__snprintf_chk@plt+0x6764>
   17f5c:	add	r0, pc, r0
   17f60:	bx	lr
   17f64:	ldr	r0, [pc, #-1836]	; 17840 <__snprintf_chk@plt+0x6768>
   17f68:	add	r0, pc, r0
   17f6c:	bx	lr
   17f70:	ldr	r0, [pc, #-1844]	; 17844 <__snprintf_chk@plt+0x676c>
   17f74:	add	r0, pc, r0
   17f78:	bx	lr
   17f7c:	ldr	r0, [pc, #-1852]	; 17848 <__snprintf_chk@plt+0x6770>
   17f80:	add	r0, pc, r0
   17f84:	bx	lr
   17f88:	ldr	r0, [pc, #-1860]	; 1784c <__snprintf_chk@plt+0x6774>
   17f8c:	add	r0, pc, r0
   17f90:	bx	lr
   17f94:	ldr	r0, [pc, #-1868]	; 17850 <__snprintf_chk@plt+0x6778>
   17f98:	add	r0, pc, r0
   17f9c:	bx	lr
   17fa0:	ldr	r0, [pc, #-1876]	; 17854 <__snprintf_chk@plt+0x677c>
   17fa4:	add	r0, pc, r0
   17fa8:	bx	lr
   17fac:	ldr	r0, [pc, #-1884]	; 17858 <__snprintf_chk@plt+0x6780>
   17fb0:	add	r0, pc, r0
   17fb4:	bx	lr
   17fb8:	ldr	r0, [pc, #-1892]	; 1785c <__snprintf_chk@plt+0x6784>
   17fbc:	add	r0, pc, r0
   17fc0:	bx	lr
   17fc4:	ldr	r0, [pc, #-1900]	; 17860 <__snprintf_chk@plt+0x6788>
   17fc8:	add	r0, pc, r0
   17fcc:	bx	lr
   17fd0:	ldr	r0, [pc, #-1908]	; 17864 <__snprintf_chk@plt+0x678c>
   17fd4:	add	r0, pc, r0
   17fd8:	bx	lr
   17fdc:	ldr	r0, [pc, #-1916]	; 17868 <__snprintf_chk@plt+0x6790>
   17fe0:	add	r0, pc, r0
   17fe4:	bx	lr
   17fe8:	ldr	r0, [pc, #-1924]	; 1786c <__snprintf_chk@plt+0x6794>
   17fec:	add	r0, pc, r0
   17ff0:	bx	lr
   17ff4:	ldr	r0, [pc, #-1932]	; 17870 <__snprintf_chk@plt+0x6798>
   17ff8:	add	r0, pc, r0
   17ffc:	bx	lr
   18000:	ldr	r0, [pc, #-1940]	; 17874 <__snprintf_chk@plt+0x679c>
   18004:	add	r0, pc, r0
   18008:	bx	lr
   1800c:	ldr	r0, [pc, #-1948]	; 17878 <__snprintf_chk@plt+0x67a0>
   18010:	add	r0, pc, r0
   18014:	bx	lr
   18018:	ldr	r0, [pc, #-1956]	; 1787c <__snprintf_chk@plt+0x67a4>
   1801c:	add	r0, pc, r0
   18020:	bx	lr
   18024:	ldr	r0, [pc, #-1964]	; 17880 <__snprintf_chk@plt+0x67a8>
   18028:	add	r0, pc, r0
   1802c:	bx	lr
   18030:	ldr	r0, [pc, #-1972]	; 17884 <__snprintf_chk@plt+0x67ac>
   18034:	add	r0, pc, r0
   18038:	bx	lr
   1803c:	ldr	r0, [pc, #-1980]	; 17888 <__snprintf_chk@plt+0x67b0>
   18040:	add	r0, pc, r0
   18044:	bx	lr
   18048:	ldr	r0, [pc, #-1988]	; 1788c <__snprintf_chk@plt+0x67b4>
   1804c:	add	r0, pc, r0
   18050:	bx	lr
   18054:	ldr	r0, [pc, #-1996]	; 17890 <__snprintf_chk@plt+0x67b8>
   18058:	add	r0, pc, r0
   1805c:	bx	lr
   18060:	ldr	r0, [pc, #-2004]	; 17894 <__snprintf_chk@plt+0x67bc>
   18064:	add	r0, pc, r0
   18068:	bx	lr
   1806c:	ldr	r0, [pc, #-2012]	; 17898 <__snprintf_chk@plt+0x67c0>
   18070:	add	r0, pc, r0
   18074:	bx	lr
   18078:	ldr	r0, [pc, #-2020]	; 1789c <__snprintf_chk@plt+0x67c4>
   1807c:	add	r0, pc, r0
   18080:	bx	lr
   18084:	ldr	r0, [pc, #-2028]	; 178a0 <__snprintf_chk@plt+0x67c8>
   18088:	add	r0, pc, r0
   1808c:	bx	lr
   18090:	ldr	r0, [pc, #-2036]	; 178a4 <__snprintf_chk@plt+0x67cc>
   18094:	add	r0, pc, r0
   18098:	bx	lr
   1809c:	ldr	r0, [pc, #-2044]	; 178a8 <__snprintf_chk@plt+0x67d0>
   180a0:	add	r0, pc, r0
   180a4:	bx	lr
   180a8:	ldr	r0, [pc, #-2052]	; 178ac <__snprintf_chk@plt+0x67d4>
   180ac:	add	r0, pc, r0
   180b0:	bx	lr
   180b4:	ldr	r0, [pc, #-2060]	; 178b0 <__snprintf_chk@plt+0x67d8>
   180b8:	add	r0, pc, r0
   180bc:	bx	lr
   180c0:	ldr	r0, [pc, #-2068]	; 178b4 <__snprintf_chk@plt+0x67dc>
   180c4:	add	r0, pc, r0
   180c8:	bx	lr
   180cc:	ldr	r0, [pc, #-2076]	; 178b8 <__snprintf_chk@plt+0x67e0>
   180d0:	add	r0, pc, r0
   180d4:	bx	lr
   180d8:	ldr	r0, [pc, #-2084]	; 178bc <__snprintf_chk@plt+0x67e4>
   180dc:	add	r0, pc, r0
   180e0:	bx	lr
   180e4:	ldr	r0, [pc, #-2092]	; 178c0 <__snprintf_chk@plt+0x67e8>
   180e8:	add	r0, pc, r0
   180ec:	bx	lr
   180f0:	ldr	r0, [pc, #-2100]	; 178c4 <__snprintf_chk@plt+0x67ec>
   180f4:	add	r0, pc, r0
   180f8:	bx	lr
   180fc:	ldr	r0, [pc, #-2108]	; 178c8 <__snprintf_chk@plt+0x67f0>
   18100:	add	r0, pc, r0
   18104:	bx	lr
   18108:	ldr	r0, [pc, #-2116]	; 178cc <__snprintf_chk@plt+0x67f4>
   1810c:	add	r0, pc, r0
   18110:	bx	lr
   18114:	ldr	r0, [pc, #-2124]	; 178d0 <__snprintf_chk@plt+0x67f8>
   18118:	add	r0, pc, r0
   1811c:	bx	lr
   18120:	ldr	r0, [pc, #-2132]	; 178d4 <__snprintf_chk@plt+0x67fc>
   18124:	add	r0, pc, r0
   18128:	bx	lr
   1812c:	ldr	r0, [pc, #-2140]	; 178d8 <__snprintf_chk@plt+0x6800>
   18130:	add	r0, pc, r0
   18134:	bx	lr
   18138:	ldr	r0, [pc, #-2148]	; 178dc <__snprintf_chk@plt+0x6804>
   1813c:	add	r0, pc, r0
   18140:	bx	lr
   18144:	ldr	r0, [pc, #-2156]	; 178e0 <__snprintf_chk@plt+0x6808>
   18148:	add	r0, pc, r0
   1814c:	bx	lr
   18150:	ldr	r0, [pc, #-2164]	; 178e4 <__snprintf_chk@plt+0x680c>
   18154:	add	r0, pc, r0
   18158:	bx	lr
   1815c:	ldr	r0, [pc, #-2172]	; 178e8 <__snprintf_chk@plt+0x6810>
   18160:	add	r0, pc, r0
   18164:	bx	lr
   18168:	ldr	r0, [pc, #-2180]	; 178ec <__snprintf_chk@plt+0x6814>
   1816c:	add	r0, pc, r0
   18170:	bx	lr
   18174:	ldr	r0, [pc, #-2188]	; 178f0 <__snprintf_chk@plt+0x6818>
   18178:	add	r0, pc, r0
   1817c:	bx	lr
   18180:	ldr	r0, [pc, #-2196]	; 178f4 <__snprintf_chk@plt+0x681c>
   18184:	add	r0, pc, r0
   18188:	bx	lr
   1818c:	ldr	r0, [pc, #-2204]	; 178f8 <__snprintf_chk@plt+0x6820>
   18190:	add	r0, pc, r0
   18194:	bx	lr
   18198:	ldr	r0, [pc, #-2212]	; 178fc <__snprintf_chk@plt+0x6824>
   1819c:	add	r0, pc, r0
   181a0:	bx	lr
   181a4:	ldr	r0, [pc, #-2220]	; 17900 <__snprintf_chk@plt+0x6828>
   181a8:	add	r0, pc, r0
   181ac:	bx	lr
   181b0:	ldr	r0, [pc, #-2228]	; 17904 <__snprintf_chk@plt+0x682c>
   181b4:	add	r0, pc, r0
   181b8:	bx	lr
   181bc:	ldr	r0, [pc, #-2236]	; 17908 <__snprintf_chk@plt+0x6830>
   181c0:	add	r0, pc, r0
   181c4:	bx	lr
   181c8:	ldr	r0, [pc, #-2244]	; 1790c <__snprintf_chk@plt+0x6834>
   181cc:	add	r0, pc, r0
   181d0:	bx	lr
   181d4:	ldr	r0, [pc, #-2252]	; 17910 <__snprintf_chk@plt+0x6838>
   181d8:	add	r0, pc, r0
   181dc:	bx	lr
   181e0:	ldr	r0, [pc, #-2260]	; 17914 <__snprintf_chk@plt+0x683c>
   181e4:	add	r0, pc, r0
   181e8:	bx	lr
   181ec:	ldr	r0, [pc, #-2268]	; 17918 <__snprintf_chk@plt+0x6840>
   181f0:	add	r0, pc, r0
   181f4:	bx	lr
   181f8:	ldr	r0, [pc, #-2276]	; 1791c <__snprintf_chk@plt+0x6844>
   181fc:	add	r0, pc, r0
   18200:	bx	lr
   18204:	ldr	r0, [pc, #-2284]	; 17920 <__snprintf_chk@plt+0x6848>
   18208:	add	r0, pc, r0
   1820c:	bx	lr
   18210:	ldr	r0, [pc, #-2292]	; 17924 <__snprintf_chk@plt+0x684c>
   18214:	add	r0, pc, r0
   18218:	bx	lr
   1821c:	ldr	r0, [pc, #-2300]	; 17928 <__snprintf_chk@plt+0x6850>
   18220:	add	r0, pc, r0
   18224:	bx	lr
   18228:	ldr	r0, [pc, #-2308]	; 1792c <__snprintf_chk@plt+0x6854>
   1822c:	add	r0, pc, r0
   18230:	bx	lr
   18234:	ldr	r0, [pc, #-2316]	; 17930 <__snprintf_chk@plt+0x6858>
   18238:	add	r0, pc, r0
   1823c:	bx	lr
   18240:	ldr	r0, [pc, #-2324]	; 17934 <__snprintf_chk@plt+0x685c>
   18244:	add	r0, pc, r0
   18248:	bx	lr
   1824c:	ldr	r0, [pc, #-2332]	; 17938 <__snprintf_chk@plt+0x6860>
   18250:	add	r0, pc, r0
   18254:	bx	lr
   18258:	ldr	r0, [pc, #-2340]	; 1793c <__snprintf_chk@plt+0x6864>
   1825c:	add	r0, pc, r0
   18260:	bx	lr
   18264:	ldr	r0, [pc, #-2348]	; 17940 <__snprintf_chk@plt+0x6868>
   18268:	add	r0, pc, r0
   1826c:	bx	lr
   18270:	ldr	r0, [pc, #-2356]	; 17944 <__snprintf_chk@plt+0x686c>
   18274:	add	r0, pc, r0
   18278:	bx	lr
   1827c:	ldr	r0, [pc, #-2364]	; 17948 <__snprintf_chk@plt+0x6870>
   18280:	add	r0, pc, r0
   18284:	bx	lr
   18288:	ldr	r0, [pc, #-2372]	; 1794c <__snprintf_chk@plt+0x6874>
   1828c:	add	r0, pc, r0
   18290:	bx	lr
   18294:	ldr	r0, [pc, #-2380]	; 17950 <__snprintf_chk@plt+0x6878>
   18298:	add	r0, pc, r0
   1829c:	bx	lr
   182a0:	ldr	r0, [pc, #-2388]	; 17954 <__snprintf_chk@plt+0x687c>
   182a4:	add	r0, pc, r0
   182a8:	bx	lr
   182ac:	ldr	r0, [pc, #-2396]	; 17958 <__snprintf_chk@plt+0x6880>
   182b0:	add	r0, pc, r0
   182b4:	bx	lr
   182b8:	ldr	r0, [pc, #-2404]	; 1795c <__snprintf_chk@plt+0x6884>
   182bc:	add	r0, pc, r0
   182c0:	bx	lr
   182c4:	ldr	r0, [pc, #-2412]	; 17960 <__snprintf_chk@plt+0x6888>
   182c8:	add	r0, pc, r0
   182cc:	bx	lr
   182d0:	ldr	r0, [pc, #-2420]	; 17964 <__snprintf_chk@plt+0x688c>
   182d4:	add	r0, pc, r0
   182d8:	bx	lr
   182dc:	ldr	r0, [pc, #-2428]	; 17968 <__snprintf_chk@plt+0x6890>
   182e0:	add	r0, pc, r0
   182e4:	bx	lr
   182e8:	ldr	r0, [pc, #-2436]	; 1796c <__snprintf_chk@plt+0x6894>
   182ec:	add	r0, pc, r0
   182f0:	bx	lr
   182f4:	ldr	r0, [pc, #-2444]	; 17970 <__snprintf_chk@plt+0x6898>
   182f8:	add	r0, pc, r0
   182fc:	bx	lr
   18300:	ldr	r0, [pc, #-2452]	; 17974 <__snprintf_chk@plt+0x689c>
   18304:	add	r0, pc, r0
   18308:	bx	lr
   1830c:	ldr	r0, [pc, #-2460]	; 17978 <__snprintf_chk@plt+0x68a0>
   18310:	add	r0, pc, r0
   18314:	bx	lr
   18318:	ldr	r0, [pc, #2440]	; 18ca8 <__snprintf_chk@plt+0x7bd0>
   1831c:	add	r0, pc, r0
   18320:	bx	lr
   18324:	ldr	r0, [pc, #2432]	; 18cac <__snprintf_chk@plt+0x7bd4>
   18328:	add	r0, pc, r0
   1832c:	bx	lr
   18330:	ldr	r0, [pc, #2424]	; 18cb0 <__snprintf_chk@plt+0x7bd8>
   18334:	add	r0, pc, r0
   18338:	bx	lr
   1833c:	ldr	r0, [pc, #2416]	; 18cb4 <__snprintf_chk@plt+0x7bdc>
   18340:	add	r0, pc, r0
   18344:	bx	lr
   18348:	ldr	r0, [pc, #2408]	; 18cb8 <__snprintf_chk@plt+0x7be0>
   1834c:	add	r0, pc, r0
   18350:	bx	lr
   18354:	ldr	r0, [pc, #2400]	; 18cbc <__snprintf_chk@plt+0x7be4>
   18358:	add	r0, pc, r0
   1835c:	bx	lr
   18360:	ldr	r0, [pc, #2392]	; 18cc0 <__snprintf_chk@plt+0x7be8>
   18364:	add	r0, pc, r0
   18368:	bx	lr
   1836c:	ldr	r0, [pc, #2384]	; 18cc4 <__snprintf_chk@plt+0x7bec>
   18370:	add	r0, pc, r0
   18374:	bx	lr
   18378:	ldr	r0, [pc, #2376]	; 18cc8 <__snprintf_chk@plt+0x7bf0>
   1837c:	add	r0, pc, r0
   18380:	bx	lr
   18384:	ldr	r0, [pc, #2368]	; 18ccc <__snprintf_chk@plt+0x7bf4>
   18388:	add	r0, pc, r0
   1838c:	bx	lr
   18390:	ldr	r0, [pc, #2360]	; 18cd0 <__snprintf_chk@plt+0x7bf8>
   18394:	add	r0, pc, r0
   18398:	bx	lr
   1839c:	ldr	r0, [pc, #2352]	; 18cd4 <__snprintf_chk@plt+0x7bfc>
   183a0:	add	r0, pc, r0
   183a4:	bx	lr
   183a8:	ldr	r0, [pc, #2344]	; 18cd8 <__snprintf_chk@plt+0x7c00>
   183ac:	add	r0, pc, r0
   183b0:	bx	lr
   183b4:	ldr	r0, [pc, #2336]	; 18cdc <__snprintf_chk@plt+0x7c04>
   183b8:	add	r0, pc, r0
   183bc:	bx	lr
   183c0:	ldr	r0, [pc, #2328]	; 18ce0 <__snprintf_chk@plt+0x7c08>
   183c4:	add	r0, pc, r0
   183c8:	bx	lr
   183cc:	ldr	r0, [pc, #2320]	; 18ce4 <__snprintf_chk@plt+0x7c0c>
   183d0:	add	r0, pc, r0
   183d4:	bx	lr
   183d8:	ldr	r0, [pc, #2312]	; 18ce8 <__snprintf_chk@plt+0x7c10>
   183dc:	add	r0, pc, r0
   183e0:	bx	lr
   183e4:	ldr	r0, [pc, #2304]	; 18cec <__snprintf_chk@plt+0x7c14>
   183e8:	add	r0, pc, r0
   183ec:	bx	lr
   183f0:	ldr	r0, [pc, #2296]	; 18cf0 <__snprintf_chk@plt+0x7c18>
   183f4:	add	r0, pc, r0
   183f8:	bx	lr
   183fc:	ldr	r0, [pc, #2288]	; 18cf4 <__snprintf_chk@plt+0x7c1c>
   18400:	add	r0, pc, r0
   18404:	bx	lr
   18408:	ldr	r0, [pc, #2280]	; 18cf8 <__snprintf_chk@plt+0x7c20>
   1840c:	add	r0, pc, r0
   18410:	bx	lr
   18414:	ldr	r0, [pc, #2272]	; 18cfc <__snprintf_chk@plt+0x7c24>
   18418:	add	r0, pc, r0
   1841c:	bx	lr
   18420:	ldr	r0, [pc, #2264]	; 18d00 <__snprintf_chk@plt+0x7c28>
   18424:	add	r0, pc, r0
   18428:	bx	lr
   1842c:	ldr	r0, [pc, #2256]	; 18d04 <__snprintf_chk@plt+0x7c2c>
   18430:	add	r0, pc, r0
   18434:	bx	lr
   18438:	ldr	r0, [pc, #2248]	; 18d08 <__snprintf_chk@plt+0x7c30>
   1843c:	add	r0, pc, r0
   18440:	bx	lr
   18444:	ldr	r0, [pc, #2240]	; 18d0c <__snprintf_chk@plt+0x7c34>
   18448:	add	r0, pc, r0
   1844c:	bx	lr
   18450:	ldr	r0, [pc, #2232]	; 18d10 <__snprintf_chk@plt+0x7c38>
   18454:	add	r0, pc, r0
   18458:	bx	lr
   1845c:	ldr	r0, [pc, #2224]	; 18d14 <__snprintf_chk@plt+0x7c3c>
   18460:	add	r0, pc, r0
   18464:	bx	lr
   18468:	ldr	r0, [pc, #2216]	; 18d18 <__snprintf_chk@plt+0x7c40>
   1846c:	add	r0, pc, r0
   18470:	bx	lr
   18474:	ldr	r0, [pc, #2208]	; 18d1c <__snprintf_chk@plt+0x7c44>
   18478:	add	r0, pc, r0
   1847c:	bx	lr
   18480:	ldr	r0, [pc, #2200]	; 18d20 <__snprintf_chk@plt+0x7c48>
   18484:	add	r0, pc, r0
   18488:	bx	lr
   1848c:	ldr	r0, [pc, #2192]	; 18d24 <__snprintf_chk@plt+0x7c4c>
   18490:	add	r0, pc, r0
   18494:	bx	lr
   18498:	ldr	r0, [pc, #2184]	; 18d28 <__snprintf_chk@plt+0x7c50>
   1849c:	add	r0, pc, r0
   184a0:	bx	lr
   184a4:	ldr	r0, [pc, #2176]	; 18d2c <__snprintf_chk@plt+0x7c54>
   184a8:	add	r0, pc, r0
   184ac:	bx	lr
   184b0:	ldr	r0, [pc, #2168]	; 18d30 <__snprintf_chk@plt+0x7c58>
   184b4:	add	r0, pc, r0
   184b8:	bx	lr
   184bc:	ldr	r0, [pc, #2160]	; 18d34 <__snprintf_chk@plt+0x7c5c>
   184c0:	add	r0, pc, r0
   184c4:	bx	lr
   184c8:	ldr	r0, [pc, #2152]	; 18d38 <__snprintf_chk@plt+0x7c60>
   184cc:	add	r0, pc, r0
   184d0:	bx	lr
   184d4:	ldr	r0, [pc, #2144]	; 18d3c <__snprintf_chk@plt+0x7c64>
   184d8:	add	r0, pc, r0
   184dc:	bx	lr
   184e0:	ldr	r0, [pc, #2136]	; 18d40 <__snprintf_chk@plt+0x7c68>
   184e4:	add	r0, pc, r0
   184e8:	bx	lr
   184ec:	ldr	r0, [pc, #2128]	; 18d44 <__snprintf_chk@plt+0x7c6c>
   184f0:	add	r0, pc, r0
   184f4:	bx	lr
   184f8:	ldr	r0, [pc, #2120]	; 18d48 <__snprintf_chk@plt+0x7c70>
   184fc:	add	r0, pc, r0
   18500:	bx	lr
   18504:	ldr	r0, [pc, #2112]	; 18d4c <__snprintf_chk@plt+0x7c74>
   18508:	add	r0, pc, r0
   1850c:	bx	lr
   18510:	ldr	r0, [pc, #2104]	; 18d50 <__snprintf_chk@plt+0x7c78>
   18514:	add	r0, pc, r0
   18518:	bx	lr
   1851c:	ldr	r0, [pc, #2096]	; 18d54 <__snprintf_chk@plt+0x7c7c>
   18520:	add	r0, pc, r0
   18524:	bx	lr
   18528:	ldr	r0, [pc, #2088]	; 18d58 <__snprintf_chk@plt+0x7c80>
   1852c:	add	r0, pc, r0
   18530:	bx	lr
   18534:	ldr	r0, [pc, #2080]	; 18d5c <__snprintf_chk@plt+0x7c84>
   18538:	add	r0, pc, r0
   1853c:	bx	lr
   18540:	ldr	r0, [pc, #2072]	; 18d60 <__snprintf_chk@plt+0x7c88>
   18544:	add	r0, pc, r0
   18548:	bx	lr
   1854c:	ldr	r0, [pc, #2064]	; 18d64 <__snprintf_chk@plt+0x7c8c>
   18550:	add	r0, pc, r0
   18554:	bx	lr
   18558:	ldr	r0, [pc, #2056]	; 18d68 <__snprintf_chk@plt+0x7c90>
   1855c:	add	r0, pc, r0
   18560:	bx	lr
   18564:	ldr	r0, [pc, #2048]	; 18d6c <__snprintf_chk@plt+0x7c94>
   18568:	add	r0, pc, r0
   1856c:	bx	lr
   18570:	ldr	r0, [pc, #2040]	; 18d70 <__snprintf_chk@plt+0x7c98>
   18574:	add	r0, pc, r0
   18578:	bx	lr
   1857c:	ldr	r0, [pc, #2032]	; 18d74 <__snprintf_chk@plt+0x7c9c>
   18580:	add	r0, pc, r0
   18584:	bx	lr
   18588:	ldr	r0, [pc, #2024]	; 18d78 <__snprintf_chk@plt+0x7ca0>
   1858c:	add	r0, pc, r0
   18590:	bx	lr
   18594:	ldr	r0, [pc, #2016]	; 18d7c <__snprintf_chk@plt+0x7ca4>
   18598:	add	r0, pc, r0
   1859c:	bx	lr
   185a0:	ldr	r0, [pc, #2008]	; 18d80 <__snprintf_chk@plt+0x7ca8>
   185a4:	add	r0, pc, r0
   185a8:	bx	lr
   185ac:	ldr	r0, [pc, #2000]	; 18d84 <__snprintf_chk@plt+0x7cac>
   185b0:	add	r0, pc, r0
   185b4:	bx	lr
   185b8:	ldr	r0, [pc, #1992]	; 18d88 <__snprintf_chk@plt+0x7cb0>
   185bc:	add	r0, pc, r0
   185c0:	bx	lr
   185c4:	ldr	r0, [pc, #1984]	; 18d8c <__snprintf_chk@plt+0x7cb4>
   185c8:	add	r0, pc, r0
   185cc:	bx	lr
   185d0:	ldr	r0, [pc, #1976]	; 18d90 <__snprintf_chk@plt+0x7cb8>
   185d4:	add	r0, pc, r0
   185d8:	bx	lr
   185dc:	ldr	r0, [pc, #1968]	; 18d94 <__snprintf_chk@plt+0x7cbc>
   185e0:	add	r0, pc, r0
   185e4:	bx	lr
   185e8:	ldr	r0, [pc, #1960]	; 18d98 <__snprintf_chk@plt+0x7cc0>
   185ec:	add	r0, pc, r0
   185f0:	bx	lr
   185f4:	ldr	r0, [pc, #1952]	; 18d9c <__snprintf_chk@plt+0x7cc4>
   185f8:	add	r0, pc, r0
   185fc:	bx	lr
   18600:	ldr	r0, [pc, #1944]	; 18da0 <__snprintf_chk@plt+0x7cc8>
   18604:	add	r0, pc, r0
   18608:	bx	lr
   1860c:	ldr	r0, [pc, #1936]	; 18da4 <__snprintf_chk@plt+0x7ccc>
   18610:	add	r0, pc, r0
   18614:	bx	lr
   18618:	ldr	r0, [pc, #1928]	; 18da8 <__snprintf_chk@plt+0x7cd0>
   1861c:	add	r0, pc, r0
   18620:	bx	lr
   18624:	ldr	r0, [pc, #1920]	; 18dac <__snprintf_chk@plt+0x7cd4>
   18628:	add	r0, pc, r0
   1862c:	bx	lr
   18630:	ldr	r0, [pc, #1912]	; 18db0 <__snprintf_chk@plt+0x7cd8>
   18634:	add	r0, pc, r0
   18638:	bx	lr
   1863c:	ldr	r0, [pc, #1904]	; 18db4 <__snprintf_chk@plt+0x7cdc>
   18640:	add	r0, pc, r0
   18644:	bx	lr
   18648:	ldr	r0, [pc, #1896]	; 18db8 <__snprintf_chk@plt+0x7ce0>
   1864c:	add	r0, pc, r0
   18650:	bx	lr
   18654:	ldr	r0, [pc, #1888]	; 18dbc <__snprintf_chk@plt+0x7ce4>
   18658:	add	r0, pc, r0
   1865c:	bx	lr
   18660:	ldr	r0, [pc, #1880]	; 18dc0 <__snprintf_chk@plt+0x7ce8>
   18664:	add	r0, pc, r0
   18668:	bx	lr
   1866c:	ldr	r0, [pc, #1872]	; 18dc4 <__snprintf_chk@plt+0x7cec>
   18670:	add	r0, pc, r0
   18674:	bx	lr
   18678:	ldr	r0, [pc, #1864]	; 18dc8 <__snprintf_chk@plt+0x7cf0>
   1867c:	add	r0, pc, r0
   18680:	bx	lr
   18684:	ldr	r0, [pc, #1856]	; 18dcc <__snprintf_chk@plt+0x7cf4>
   18688:	add	r0, pc, r0
   1868c:	bx	lr
   18690:	ldr	r0, [pc, #1848]	; 18dd0 <__snprintf_chk@plt+0x7cf8>
   18694:	add	r0, pc, r0
   18698:	bx	lr
   1869c:	ldr	r0, [pc, #1840]	; 18dd4 <__snprintf_chk@plt+0x7cfc>
   186a0:	add	r0, pc, r0
   186a4:	bx	lr
   186a8:	ldr	r0, [pc, #1832]	; 18dd8 <__snprintf_chk@plt+0x7d00>
   186ac:	add	r0, pc, r0
   186b0:	bx	lr
   186b4:	ldr	r0, [pc, #1824]	; 18ddc <__snprintf_chk@plt+0x7d04>
   186b8:	add	r0, pc, r0
   186bc:	bx	lr
   186c0:	ldr	r0, [pc, #1816]	; 18de0 <__snprintf_chk@plt+0x7d08>
   186c4:	add	r0, pc, r0
   186c8:	bx	lr
   186cc:	ldr	r0, [pc, #1808]	; 18de4 <__snprintf_chk@plt+0x7d0c>
   186d0:	add	r0, pc, r0
   186d4:	bx	lr
   186d8:	ldr	r0, [pc, #1800]	; 18de8 <__snprintf_chk@plt+0x7d10>
   186dc:	add	r0, pc, r0
   186e0:	bx	lr
   186e4:	ldr	r0, [pc, #1792]	; 18dec <__snprintf_chk@plt+0x7d14>
   186e8:	add	r0, pc, r0
   186ec:	bx	lr
   186f0:	ldr	r0, [pc, #1784]	; 18df0 <__snprintf_chk@plt+0x7d18>
   186f4:	add	r0, pc, r0
   186f8:	bx	lr
   186fc:	ldr	r0, [pc, #1776]	; 18df4 <__snprintf_chk@plt+0x7d1c>
   18700:	add	r0, pc, r0
   18704:	bx	lr
   18708:	ldr	r0, [pc, #1768]	; 18df8 <__snprintf_chk@plt+0x7d20>
   1870c:	add	r0, pc, r0
   18710:	bx	lr
   18714:	ldr	r0, [pc, #1760]	; 18dfc <__snprintf_chk@plt+0x7d24>
   18718:	add	r0, pc, r0
   1871c:	bx	lr
   18720:	ldr	r0, [pc, #1752]	; 18e00 <__snprintf_chk@plt+0x7d28>
   18724:	add	r0, pc, r0
   18728:	bx	lr
   1872c:	ldr	r0, [pc, #1744]	; 18e04 <__snprintf_chk@plt+0x7d2c>
   18730:	add	r0, pc, r0
   18734:	bx	lr
   18738:	ldr	r0, [pc, #1736]	; 18e08 <__snprintf_chk@plt+0x7d30>
   1873c:	add	r0, pc, r0
   18740:	bx	lr
   18744:	ldr	r0, [pc, #1728]	; 18e0c <__snprintf_chk@plt+0x7d34>
   18748:	add	r0, pc, r0
   1874c:	bx	lr
   18750:	ldr	r0, [pc, #1720]	; 18e10 <__snprintf_chk@plt+0x7d38>
   18754:	add	r0, pc, r0
   18758:	bx	lr
   1875c:	ldr	r0, [pc, #1712]	; 18e14 <__snprintf_chk@plt+0x7d3c>
   18760:	add	r0, pc, r0
   18764:	bx	lr
   18768:	ldr	r0, [pc, #1704]	; 18e18 <__snprintf_chk@plt+0x7d40>
   1876c:	add	r0, pc, r0
   18770:	bx	lr
   18774:	ldr	r0, [pc, #1696]	; 18e1c <__snprintf_chk@plt+0x7d44>
   18778:	add	r0, pc, r0
   1877c:	bx	lr
   18780:	ldr	r0, [pc, #1688]	; 18e20 <__snprintf_chk@plt+0x7d48>
   18784:	add	r0, pc, r0
   18788:	bx	lr
   1878c:	ldr	r0, [pc, #1680]	; 18e24 <__snprintf_chk@plt+0x7d4c>
   18790:	add	r0, pc, r0
   18794:	bx	lr
   18798:	ldr	r0, [pc, #1672]	; 18e28 <__snprintf_chk@plt+0x7d50>
   1879c:	add	r0, pc, r0
   187a0:	bx	lr
   187a4:	ldr	r0, [pc, #1664]	; 18e2c <__snprintf_chk@plt+0x7d54>
   187a8:	add	r0, pc, r0
   187ac:	bx	lr
   187b0:	ldr	r0, [pc, #1656]	; 18e30 <__snprintf_chk@plt+0x7d58>
   187b4:	add	r0, pc, r0
   187b8:	bx	lr
   187bc:	ldr	r0, [pc, #1648]	; 18e34 <__snprintf_chk@plt+0x7d5c>
   187c0:	add	r0, pc, r0
   187c4:	bx	lr
   187c8:	ldr	r0, [pc, #1640]	; 18e38 <__snprintf_chk@plt+0x7d60>
   187cc:	add	r0, pc, r0
   187d0:	bx	lr
   187d4:	ldr	r0, [pc, #1632]	; 18e3c <__snprintf_chk@plt+0x7d64>
   187d8:	add	r0, pc, r0
   187dc:	bx	lr
   187e0:	ldr	r0, [pc, #1624]	; 18e40 <__snprintf_chk@plt+0x7d68>
   187e4:	add	r0, pc, r0
   187e8:	bx	lr
   187ec:	ldr	r0, [pc, #1616]	; 18e44 <__snprintf_chk@plt+0x7d6c>
   187f0:	add	r0, pc, r0
   187f4:	bx	lr
   187f8:	ldr	r0, [pc, #1608]	; 18e48 <__snprintf_chk@plt+0x7d70>
   187fc:	add	r0, pc, r0
   18800:	bx	lr
   18804:	ldr	r0, [pc, #1600]	; 18e4c <__snprintf_chk@plt+0x7d74>
   18808:	add	r0, pc, r0
   1880c:	bx	lr
   18810:	ldr	r0, [pc, #1592]	; 18e50 <__snprintf_chk@plt+0x7d78>
   18814:	add	r0, pc, r0
   18818:	bx	lr
   1881c:	ldr	r0, [pc, #1584]	; 18e54 <__snprintf_chk@plt+0x7d7c>
   18820:	add	r0, pc, r0
   18824:	bx	lr
   18828:	ldr	r0, [pc, #1576]	; 18e58 <__snprintf_chk@plt+0x7d80>
   1882c:	add	r0, pc, r0
   18830:	bx	lr
   18834:	ldr	r0, [pc, #1568]	; 18e5c <__snprintf_chk@plt+0x7d84>
   18838:	add	r0, pc, r0
   1883c:	bx	lr
   18840:	ldr	r0, [pc, #1560]	; 18e60 <__snprintf_chk@plt+0x7d88>
   18844:	add	r0, pc, r0
   18848:	bx	lr
   1884c:	ldr	r0, [pc, #1552]	; 18e64 <__snprintf_chk@plt+0x7d8c>
   18850:	add	r0, pc, r0
   18854:	bx	lr
   18858:	ldr	r0, [pc, #1544]	; 18e68 <__snprintf_chk@plt+0x7d90>
   1885c:	add	r0, pc, r0
   18860:	bx	lr
   18864:	ldr	r0, [pc, #1536]	; 18e6c <__snprintf_chk@plt+0x7d94>
   18868:	add	r0, pc, r0
   1886c:	bx	lr
   18870:	ldr	r0, [pc, #1528]	; 18e70 <__snprintf_chk@plt+0x7d98>
   18874:	add	r0, pc, r0
   18878:	bx	lr
   1887c:	ldr	r0, [pc, #1520]	; 18e74 <__snprintf_chk@plt+0x7d9c>
   18880:	add	r0, pc, r0
   18884:	bx	lr
   18888:	ldr	r0, [pc, #1512]	; 18e78 <__snprintf_chk@plt+0x7da0>
   1888c:	add	r0, pc, r0
   18890:	bx	lr
   18894:	ldr	r0, [pc, #1504]	; 18e7c <__snprintf_chk@plt+0x7da4>
   18898:	add	r0, pc, r0
   1889c:	bx	lr
   188a0:	ldr	r0, [pc, #1496]	; 18e80 <__snprintf_chk@plt+0x7da8>
   188a4:	add	r0, pc, r0
   188a8:	bx	lr
   188ac:	ldr	r0, [pc, #1488]	; 18e84 <__snprintf_chk@plt+0x7dac>
   188b0:	add	r0, pc, r0
   188b4:	bx	lr
   188b8:	ldr	r0, [pc, #1480]	; 18e88 <__snprintf_chk@plt+0x7db0>
   188bc:	add	r0, pc, r0
   188c0:	bx	lr
   188c4:	ldr	r0, [pc, #1472]	; 18e8c <__snprintf_chk@plt+0x7db4>
   188c8:	add	r0, pc, r0
   188cc:	bx	lr
   188d0:	ldr	r0, [pc, #1464]	; 18e90 <__snprintf_chk@plt+0x7db8>
   188d4:	add	r0, pc, r0
   188d8:	bx	lr
   188dc:	ldr	r0, [pc, #1456]	; 18e94 <__snprintf_chk@plt+0x7dbc>
   188e0:	add	r0, pc, r0
   188e4:	bx	lr
   188e8:	ldr	r0, [pc, #1448]	; 18e98 <__snprintf_chk@plt+0x7dc0>
   188ec:	add	r0, pc, r0
   188f0:	bx	lr
   188f4:	ldr	r0, [pc, #1440]	; 18e9c <__snprintf_chk@plt+0x7dc4>
   188f8:	add	r0, pc, r0
   188fc:	bx	lr
   18900:	ldr	r0, [pc, #1432]	; 18ea0 <__snprintf_chk@plt+0x7dc8>
   18904:	add	r0, pc, r0
   18908:	bx	lr
   1890c:	ldr	r0, [pc, #1424]	; 18ea4 <__snprintf_chk@plt+0x7dcc>
   18910:	add	r0, pc, r0
   18914:	bx	lr
   18918:	ldr	r0, [pc, #1416]	; 18ea8 <__snprintf_chk@plt+0x7dd0>
   1891c:	add	r0, pc, r0
   18920:	bx	lr
   18924:	ldr	r0, [pc, #1408]	; 18eac <__snprintf_chk@plt+0x7dd4>
   18928:	add	r0, pc, r0
   1892c:	bx	lr
   18930:	ldr	r0, [pc, #1400]	; 18eb0 <__snprintf_chk@plt+0x7dd8>
   18934:	add	r0, pc, r0
   18938:	bx	lr
   1893c:	ldr	r0, [pc, #1392]	; 18eb4 <__snprintf_chk@plt+0x7ddc>
   18940:	add	r0, pc, r0
   18944:	bx	lr
   18948:	ldr	r0, [pc, #1384]	; 18eb8 <__snprintf_chk@plt+0x7de0>
   1894c:	add	r0, pc, r0
   18950:	bx	lr
   18954:	ldr	r0, [pc, #1376]	; 18ebc <__snprintf_chk@plt+0x7de4>
   18958:	add	r0, pc, r0
   1895c:	bx	lr
   18960:	ldr	r0, [pc, #1368]	; 18ec0 <__snprintf_chk@plt+0x7de8>
   18964:	add	r0, pc, r0
   18968:	bx	lr
   1896c:	ldr	r0, [pc, #1360]	; 18ec4 <__snprintf_chk@plt+0x7dec>
   18970:	add	r0, pc, r0
   18974:	bx	lr
   18978:	ldr	r0, [pc, #1352]	; 18ec8 <__snprintf_chk@plt+0x7df0>
   1897c:	add	r0, pc, r0
   18980:	bx	lr
   18984:	ldr	r0, [pc, #1344]	; 18ecc <__snprintf_chk@plt+0x7df4>
   18988:	add	r0, pc, r0
   1898c:	bx	lr
   18990:	ldr	r0, [pc, #1336]	; 18ed0 <__snprintf_chk@plt+0x7df8>
   18994:	add	r0, pc, r0
   18998:	bx	lr
   1899c:	ldr	r0, [pc, #1328]	; 18ed4 <__snprintf_chk@plt+0x7dfc>
   189a0:	add	r0, pc, r0
   189a4:	bx	lr
   189a8:	ldr	r0, [pc, #1320]	; 18ed8 <__snprintf_chk@plt+0x7e00>
   189ac:	add	r0, pc, r0
   189b0:	bx	lr
   189b4:	ldr	r0, [pc, #1312]	; 18edc <__snprintf_chk@plt+0x7e04>
   189b8:	add	r0, pc, r0
   189bc:	bx	lr
   189c0:	ldr	r0, [pc, #1304]	; 18ee0 <__snprintf_chk@plt+0x7e08>
   189c4:	add	r0, pc, r0
   189c8:	bx	lr
   189cc:	ldr	r0, [pc, #1296]	; 18ee4 <__snprintf_chk@plt+0x7e0c>
   189d0:	add	r0, pc, r0
   189d4:	bx	lr
   189d8:	ldr	r0, [pc, #1288]	; 18ee8 <__snprintf_chk@plt+0x7e10>
   189dc:	add	r0, pc, r0
   189e0:	bx	lr
   189e4:	ldr	r0, [pc, #1280]	; 18eec <__snprintf_chk@plt+0x7e14>
   189e8:	add	r0, pc, r0
   189ec:	bx	lr
   189f0:	ldr	r0, [pc, #1272]	; 18ef0 <__snprintf_chk@plt+0x7e18>
   189f4:	add	r0, pc, r0
   189f8:	bx	lr
   189fc:	ldr	r0, [pc, #1264]	; 18ef4 <__snprintf_chk@plt+0x7e1c>
   18a00:	add	r0, pc, r0
   18a04:	bx	lr
   18a08:	ldr	r0, [pc, #1256]	; 18ef8 <__snprintf_chk@plt+0x7e20>
   18a0c:	add	r0, pc, r0
   18a10:	bx	lr
   18a14:	ldr	r0, [pc, #1248]	; 18efc <__snprintf_chk@plt+0x7e24>
   18a18:	add	r0, pc, r0
   18a1c:	bx	lr
   18a20:	ldr	r0, [pc, #1240]	; 18f00 <__snprintf_chk@plt+0x7e28>
   18a24:	add	r0, pc, r0
   18a28:	bx	lr
   18a2c:	ldr	r0, [pc, #1232]	; 18f04 <__snprintf_chk@plt+0x7e2c>
   18a30:	add	r0, pc, r0
   18a34:	bx	lr
   18a38:	ldr	r0, [pc, #1224]	; 18f08 <__snprintf_chk@plt+0x7e30>
   18a3c:	add	r0, pc, r0
   18a40:	bx	lr
   18a44:	ldr	r0, [pc, #1216]	; 18f0c <__snprintf_chk@plt+0x7e34>
   18a48:	add	r0, pc, r0
   18a4c:	bx	lr
   18a50:	ldr	r0, [pc, #1208]	; 18f10 <__snprintf_chk@plt+0x7e38>
   18a54:	add	r0, pc, r0
   18a58:	bx	lr
   18a5c:	ldr	r0, [pc, #1200]	; 18f14 <__snprintf_chk@plt+0x7e3c>
   18a60:	add	r0, pc, r0
   18a64:	bx	lr
   18a68:	ldr	r0, [pc, #1192]	; 18f18 <__snprintf_chk@plt+0x7e40>
   18a6c:	add	r0, pc, r0
   18a70:	bx	lr
   18a74:	ldr	r0, [pc, #1184]	; 18f1c <__snprintf_chk@plt+0x7e44>
   18a78:	add	r0, pc, r0
   18a7c:	bx	lr
   18a80:	ldr	r0, [pc, #1176]	; 18f20 <__snprintf_chk@plt+0x7e48>
   18a84:	add	r0, pc, r0
   18a88:	bx	lr
   18a8c:	ldr	r0, [pc, #1168]	; 18f24 <__snprintf_chk@plt+0x7e4c>
   18a90:	add	r0, pc, r0
   18a94:	bx	lr
   18a98:	ldr	r0, [pc, #1160]	; 18f28 <__snprintf_chk@plt+0x7e50>
   18a9c:	add	r0, pc, r0
   18aa0:	bx	lr
   18aa4:	ldr	r0, [pc, #1152]	; 18f2c <__snprintf_chk@plt+0x7e54>
   18aa8:	add	r0, pc, r0
   18aac:	bx	lr
   18ab0:	ldr	r0, [pc, #1144]	; 18f30 <__snprintf_chk@plt+0x7e58>
   18ab4:	add	r0, pc, r0
   18ab8:	bx	lr
   18abc:	ldr	r0, [pc, #1136]	; 18f34 <__snprintf_chk@plt+0x7e5c>
   18ac0:	add	r0, pc, r0
   18ac4:	bx	lr
   18ac8:	ldr	r0, [pc, #1128]	; 18f38 <__snprintf_chk@plt+0x7e60>
   18acc:	add	r0, pc, r0
   18ad0:	bx	lr
   18ad4:	ldr	r0, [pc, #1120]	; 18f3c <__snprintf_chk@plt+0x7e64>
   18ad8:	add	r0, pc, r0
   18adc:	bx	lr
   18ae0:	ldr	r0, [pc, #1112]	; 18f40 <__snprintf_chk@plt+0x7e68>
   18ae4:	add	r0, pc, r0
   18ae8:	bx	lr
   18aec:	ldr	r0, [pc, #1104]	; 18f44 <__snprintf_chk@plt+0x7e6c>
   18af0:	add	r0, pc, r0
   18af4:	bx	lr
   18af8:	ldr	r0, [pc, #1096]	; 18f48 <__snprintf_chk@plt+0x7e70>
   18afc:	add	r0, pc, r0
   18b00:	bx	lr
   18b04:	ldr	r0, [pc, #1088]	; 18f4c <__snprintf_chk@plt+0x7e74>
   18b08:	add	r0, pc, r0
   18b0c:	bx	lr
   18b10:	ldr	r0, [pc, #1080]	; 18f50 <__snprintf_chk@plt+0x7e78>
   18b14:	add	r0, pc, r0
   18b18:	bx	lr
   18b1c:	ldr	r0, [pc, #1072]	; 18f54 <__snprintf_chk@plt+0x7e7c>
   18b20:	add	r0, pc, r0
   18b24:	bx	lr
   18b28:	ldr	r0, [pc, #1064]	; 18f58 <__snprintf_chk@plt+0x7e80>
   18b2c:	add	r0, pc, r0
   18b30:	bx	lr
   18b34:	ldr	r0, [pc, #1056]	; 18f5c <__snprintf_chk@plt+0x7e84>
   18b38:	add	r0, pc, r0
   18b3c:	bx	lr
   18b40:	ldr	r0, [pc, #1048]	; 18f60 <__snprintf_chk@plt+0x7e88>
   18b44:	add	r0, pc, r0
   18b48:	bx	lr
   18b4c:	ldr	r0, [pc, #1040]	; 18f64 <__snprintf_chk@plt+0x7e8c>
   18b50:	add	r0, pc, r0
   18b54:	bx	lr
   18b58:	ldr	r0, [pc, #1032]	; 18f68 <__snprintf_chk@plt+0x7e90>
   18b5c:	add	r0, pc, r0
   18b60:	bx	lr
   18b64:	ldr	r0, [pc, #1024]	; 18f6c <__snprintf_chk@plt+0x7e94>
   18b68:	add	r0, pc, r0
   18b6c:	bx	lr
   18b70:	ldr	r0, [pc, #1016]	; 18f70 <__snprintf_chk@plt+0x7e98>
   18b74:	add	r0, pc, r0
   18b78:	bx	lr
   18b7c:	ldr	r0, [pc, #1008]	; 18f74 <__snprintf_chk@plt+0x7e9c>
   18b80:	add	r0, pc, r0
   18b84:	bx	lr
   18b88:	ldr	r0, [pc, #1000]	; 18f78 <__snprintf_chk@plt+0x7ea0>
   18b8c:	add	r0, pc, r0
   18b90:	bx	lr
   18b94:	ldr	r0, [pc, #992]	; 18f7c <__snprintf_chk@plt+0x7ea4>
   18b98:	add	r0, pc, r0
   18b9c:	bx	lr
   18ba0:	ldr	r0, [pc, #984]	; 18f80 <__snprintf_chk@plt+0x7ea8>
   18ba4:	add	r0, pc, r0
   18ba8:	bx	lr
   18bac:	ldr	r0, [pc, #976]	; 18f84 <__snprintf_chk@plt+0x7eac>
   18bb0:	add	r0, pc, r0
   18bb4:	bx	lr
   18bb8:	ldr	r0, [pc, #968]	; 18f88 <__snprintf_chk@plt+0x7eb0>
   18bbc:	add	r0, pc, r0
   18bc0:	bx	lr
   18bc4:	ldr	r0, [pc, #960]	; 18f8c <__snprintf_chk@plt+0x7eb4>
   18bc8:	add	r0, pc, r0
   18bcc:	bx	lr
   18bd0:	ldr	r0, [pc, #952]	; 18f90 <__snprintf_chk@plt+0x7eb8>
   18bd4:	add	r0, pc, r0
   18bd8:	bx	lr
   18bdc:	ldr	r0, [pc, #944]	; 18f94 <__snprintf_chk@plt+0x7ebc>
   18be0:	add	r0, pc, r0
   18be4:	bx	lr
   18be8:	ldr	r0, [pc, #936]	; 18f98 <__snprintf_chk@plt+0x7ec0>
   18bec:	add	r0, pc, r0
   18bf0:	bx	lr
   18bf4:	ldr	r0, [pc, #928]	; 18f9c <__snprintf_chk@plt+0x7ec4>
   18bf8:	add	r0, pc, r0
   18bfc:	bx	lr
   18c00:	ldr	r0, [pc, #920]	; 18fa0 <__snprintf_chk@plt+0x7ec8>
   18c04:	add	r0, pc, r0
   18c08:	bx	lr
   18c0c:	ldr	r0, [pc, #912]	; 18fa4 <__snprintf_chk@plt+0x7ecc>
   18c10:	add	r0, pc, r0
   18c14:	bx	lr
   18c18:	ldr	r0, [pc, #904]	; 18fa8 <__snprintf_chk@plt+0x7ed0>
   18c1c:	add	r0, pc, r0
   18c20:	bx	lr
   18c24:	ldr	r0, [pc, #896]	; 18fac <__snprintf_chk@plt+0x7ed4>
   18c28:	add	r0, pc, r0
   18c2c:	bx	lr
   18c30:	ldr	r0, [pc, #888]	; 18fb0 <__snprintf_chk@plt+0x7ed8>
   18c34:	add	r0, pc, r0
   18c38:	bx	lr
   18c3c:	ldr	r0, [pc, #880]	; 18fb4 <__snprintf_chk@plt+0x7edc>
   18c40:	add	r0, pc, r0
   18c44:	bx	lr
   18c48:	ldr	r0, [pc, #872]	; 18fb8 <__snprintf_chk@plt+0x7ee0>
   18c4c:	add	r0, pc, r0
   18c50:	bx	lr
   18c54:	ldr	r0, [pc, #864]	; 18fbc <__snprintf_chk@plt+0x7ee4>
   18c58:	add	r0, pc, r0
   18c5c:	bx	lr
   18c60:	ldr	r0, [pc, #856]	; 18fc0 <__snprintf_chk@plt+0x7ee8>
   18c64:	add	r0, pc, r0
   18c68:	bx	lr
   18c6c:	ldr	r0, [pc, #848]	; 18fc4 <__snprintf_chk@plt+0x7eec>
   18c70:	add	r0, pc, r0
   18c74:	bx	lr
   18c78:	ldr	r0, [pc, #840]	; 18fc8 <__snprintf_chk@plt+0x7ef0>
   18c7c:	add	r0, pc, r0
   18c80:	bx	lr
   18c84:	ldr	r0, [pc, #832]	; 18fcc <__snprintf_chk@plt+0x7ef4>
   18c88:	add	r0, pc, r0
   18c8c:	bx	lr
   18c90:	ldr	r0, [pc, #824]	; 18fd0 <__snprintf_chk@plt+0x7ef8>
   18c94:	add	r0, pc, r0
   18c98:	bx	lr
   18c9c:	ldr	r0, [pc, #816]	; 18fd4 <__snprintf_chk@plt+0x7efc>
   18ca0:	add	r0, pc, r0
   18ca4:	bx	lr
   18ca8:	ldrdeq	r8, [r0], -r4
   18cac:	andeq	r8, r0, r8, ror sl
   18cb0:	andeq	r8, r0, r8, ror ip
   18cb4:	andeq	r8, r0, ip, lsr #19
   18cb8:	andeq	sl, r0, r0, asr #8
   18cbc:	andeq	sl, r0, r4, ror #9
   18cc0:	andeq	r9, r0, ip, lsl #18
   18cc4:	strdeq	r9, [r0], -r4
   18cc8:	andeq	fp, r0, r8, ror #9
   18ccc:	andeq	sl, r0, r0, asr #27
   18cd0:	andeq	fp, r0, r4, lsr #7
   18cd4:	strdeq	sl, [r0], -r0
   18cd8:	andeq	fp, r0, r0, ror #5
   18cdc:	andeq	sl, r0, r8, lsl #22
   18ce0:	andeq	fp, r0, r8, asr #10
   18ce4:	muleq	r0, ip, r2
   18ce8:	andeq	r8, r0, ip, ror r8
   18cec:	andeq	r6, r0, ip, lsl #4
   18cf0:	andeq	r8, r0, r4, ror #1
   18cf4:	andeq	r8, r0, r0, lsl #3
   18cf8:	andeq	r8, r0, r4, asr r0
   18cfc:	andeq	r8, r0, r0, lsl #8
   18d00:	andeq	r8, r0, r8, lsl #20
   18d04:	andeq	r8, r0, ip, lsr r3
   18d08:	andeq	r6, r0, r4, ror #5
   18d0c:	andeq	r7, r0, r4, lsl #14
   18d10:	andeq	r6, r0, r0, lsl sp
   18d14:	andeq	r8, r0, r4, asr r2
   18d18:	andeq	r6, r0, ip, lsr #29
   18d1c:			; <UNDEFINED> instruction: 0x00006db8
   18d20:	andeq	r7, r0, r4, lsl #29
   18d24:	andeq	r7, r0, r4, asr r5
   18d28:	andeq	r7, r0, ip, lsr #26
   18d2c:			; <UNDEFINED> instruction: 0x00007dbc
   18d30:	andeq	r7, r0, r8, ror #29
   18d34:			; <UNDEFINED> instruction: 0x000072b0
   18d38:	andeq	r9, r0, r4, lsl #7
   18d3c:	andeq	r7, r0, r8, lsl #6
   18d40:	andeq	r9, r0, r0, asr #5
   18d44:	andeq	r7, r0, ip, lsr #7
   18d48:	andeq	r7, r0, r8, asr r4
   18d4c:	andeq	r7, r0, ip, ror r5
   18d50:			; <UNDEFINED> instruction: 0x000068b0
   18d54:	andeq	r7, r0, r4, lsl #21
   18d58:	andeq	r6, r0, r0, asr #15
   18d5c:	andeq	r6, r0, r8, asr r6
   18d60:	andeq	r7, r0, ip, lsr #22
   18d64:	andeq	fp, r0, r0, lsl #1
   18d68:	ldrdeq	sl, [r0], -r0
   18d6c:	andeq	fp, r0, r0, ror #4
   18d70:	andeq	r6, r0, r4, lsr #19
   18d74:	strdeq	r6, [r0], -r8
   18d78:	andeq	r6, r0, ip, asr #20
   18d7c:			; <UNDEFINED> instruction: 0x000077b4
   18d80:	andeq	r7, r0, r0, ror #17
   18d84:	andeq	r8, r0, r8, asr #8
   18d88:	andeq	r8, r0, r0, lsl #6
   18d8c:			; <UNDEFINED> instruction: 0x000084bc
   18d90:	andeq	r8, r0, ip, ror #6
   18d94:	ldrdeq	r7, [r0], -r8
   18d98:	andeq	r7, r0, r0, lsl r9
   18d9c:	strdeq	r7, [r0], -r8
   18da0:	ldrdeq	r6, [r0], -r8
   18da4:	andeq	r6, r0, r0, lsr #7
   18da8:	andeq	r6, r0, r4, lsr r2
   18dac:	andeq	r6, r0, ip, lsl #30
   18db0:			; <UNDEFINED> instruction: 0x00006fb4
   18db4:	andeq	r6, r0, r0, asr #28
   18db8:	andeq	r6, r0, r0, lsl #12
   18dbc:	andeq	r6, r0, r0, ror r1
   18dc0:	andeq	r9, r0, ip, ror r9
   18dc4:	andeq	r8, r0, r4, lsl pc
   18dc8:			; <UNDEFINED> instruction: 0x000084bc
   18dcc:	andeq	r7, r0, r8, lsl r0
   18dd0:	andeq	r7, r0, ip, asr #10
   18dd4:	andeq	r6, r0, r0, ror #19
   18dd8:	andeq	r7, r0, r0, ror #30
   18ddc:	andeq	r7, r0, ip, asr sl
   18de0:	andeq	r9, r0, r8, ror #29
   18de4:	andeq	r6, r0, r8, asr #7
   18de8:	andeq	fp, r0, r0, asr #5
   18dec:	andeq	r8, r0, ip, lsl #19
   18df0:	andeq	sl, r0, ip, lsl #7
   18df4:			; <UNDEFINED> instruction: 0x000093bc
   18df8:	andeq	sl, r0, ip, ror sp
   18dfc:	andeq	sl, r0, ip, ror #16
   18e00:	andeq	r6, r0, r4, asr r0
   18e04:	andeq	sl, r0, r4, ror r5
   18e08:	andeq	r8, r0, ip, lsl #25
   18e0c:	andeq	r8, r0, r0, asr #22
   18e10:	andeq	r8, r0, r0, asr #14
   18e14:	andeq	sl, r0, ip, ror #12
   18e18:			; <UNDEFINED> instruction: 0x000099b4
   18e1c:	andeq	sl, r0, r8, lsl #8
   18e20:	andeq	r9, r0, ip, lsr #13
   18e24:	andeq	r9, r0, r8, lsr r5
   18e28:	andeq	sl, r0, ip, asr #22
   18e2c:	andeq	r9, r0, r8, lsl #3
   18e30:	ldrdeq	r8, [r0], -r0
   18e34:			; <UNDEFINED> instruction: 0x000089b4
   18e38:	ldrdeq	sl, [r0], -r0
   18e3c:	andeq	r8, r0, r0, lsr #1
   18e40:			; <UNDEFINED> instruction: 0x00007cbc
   18e44:	andeq	r7, r0, r0, lsr #30
   18e48:	andeq	sl, r0, r4, asr #29
   18e4c:	andeq	fp, r0, r8
   18e50:	andeq	sl, r0, r0, asr #16
   18e54:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   18e58:	strdeq	r5, [r0], -r8
   18e5c:	andeq	r9, r0, r4, lsr #31
   18e60:	andeq	r9, r0, r4, asr lr
   18e64:	andeq	sl, r0, r8, asr #1
   18e68:	andeq	r9, r0, r8, asr #6
   18e6c:	andeq	r6, r0, r8, asr r0
   18e70:	andeq	r6, r0, ip, asr ip
   18e74:	andeq	r6, r0, ip, asr r3
   18e78:	andeq	r6, r0, r0, asr #12
   18e7c:	andeq	r7, r0, r4, ror r4
   18e80:	andeq	sl, r0, r8, ror #25
   18e84:	strdeq	r6, [r0], -r8
   18e88:	andeq	r7, r0, r0, asr r9
   18e8c:	andeq	r7, r0, r8, lsl #21
   18e90:	andeq	r6, r0, r8, asr #29
   18e94:	andeq	r8, r0, r0, lsr pc
   18e98:	andeq	r7, r0, r8, lsr r1
   18e9c:	andeq	r6, r0, r8, ror #8
   18ea0:	andeq	r7, r0, ip, asr #10
   18ea4:	andeq	r8, r0, r0, lsl #1
   18ea8:	andeq	r6, r0, ip, asr #20
   18eac:	andeq	r9, r0, r4, asr r9
   18eb0:	andeq	r9, r0, r4, asr #21
   18eb4:	andeq	r8, r0, r4, lsl r4
   18eb8:	andeq	r7, r0, r8, lsl r6
   18ebc:			; <UNDEFINED> instruction: 0x00006fb8
   18ec0:	andeq	r9, r0, ip, lsl #12
   18ec4:	andeq	r7, r0, ip, asr r7
   18ec8:	andeq	r8, r0, r0, asr #23
   18ecc:	andeq	r7, r0, r0, lsl r2
   18ed0:	andeq	r6, r0, r0, lsr #13
   18ed4:	andeq	r6, r0, r0, lsr #25
   18ed8:	andeq	r8, r0, ip, lsr #2
   18edc:	andeq	r7, r0, r4, lsr #24
   18ee0:	andeq	sl, r0, r0, rrx
   18ee4:	andeq	r9, r0, ip, lsr #1
   18ee8:	muleq	r0, r0, pc	; <UNPREDICTABLE>
   18eec:	andeq	r9, r0, r0, lsl #23
   18ef0:	andeq	r6, r0, r4, lsr r0
   18ef4:	andeq	r8, r0, r4, lsl #12
   18ef8:	andeq	sl, r0, r4, lsr #20
   18efc:	andeq	sl, r0, r0, lsl #10
   18f00:			; <UNDEFINED> instruction: 0x00005cb4
   18f04:	andeq	r8, r0, r0, lsl #26
   18f08:	andeq	r7, r0, r0, ror r8
   18f0c:	andeq	r8, r0, r4, asr #15
   18f10:	muleq	r0, r4, r6
   18f14:	andeq	r8, r0, r8, lsr r2
   18f18:	andeq	r9, r0, r4, ror #25
   18f1c:	andeq	r6, r0, r8, lsr #4
   18f20:	andeq	r9, r0, ip, lsl #3
   18f24:	andeq	sl, r0, r8, lsl #23
   18f28:	andeq	r7, r0, r4, lsr #26
   18f2c:	andeq	sl, r0, r4, lsl #3
   18f30:	strdeq	r7, [r0], -r0
   18f34:	andeq	r6, r0, ip, ror #26
   18f38:	andeq	r9, r0, r8, ror #13
   18f3c:	ldrdeq	r6, [r0], -r0
   18f40:	andeq	r9, r0, r8, ror #7
   18f44:	andeq	r8, r0, r8, asr #29
   18f48:	andeq	r5, r0, ip, asr lr
   18f4c:	andeq	r9, r0, r8, lsl #19
   18f50:	andeq	r8, r0, ip, lsl #19
   18f54:	andeq	r6, r0, r4, asr #31
   18f58:	andeq	r7, r0, r8, lsl sl
   18f5c:	andeq	r7, r0, r0, lsl #30
   18f60:	andeq	r9, r0, ip, lsr lr
   18f64:	andeq	sl, r0, ip, lsr #6
   18f68:	andeq	sl, r0, ip, lsr #16
   18f6c:	ldrdeq	r8, [r0], -ip
   18f70:	andeq	sl, r0, r0, asr #26
   18f74:	andeq	r7, r0, r0, lsl #9
   18f78:	andeq	r6, r0, ip, ror #7
   18f7c:	andeq	r6, r0, ip, ror #19
   18f80:	andeq	r6, r0, ip, lsl #17
   18f84:	andeq	sl, r0, r8, lsr #3
   18f88:	andeq	sl, r0, r8, ror r6
   18f8c:	andeq	r9, r0, r4, asr #3
   18f90:	andeq	r8, r0, r4, asr #25
   18f94:	andeq	r5, r0, r4, lsr ip
   18f98:	andeq	r7, r0, r0, ror #5
   18f9c:	muleq	r0, r4, sp
   18fa0:	andeq	r9, r0, r0, lsl #25
   18fa4:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   18fa8:			; <UNDEFINED> instruction: 0x000077b8
   18fac:	andeq	sl, r0, r4, asr fp
   18fb0:	andeq	r7, r0, r4, asr #25
   18fb4:	andeq	r9, r0, r4, lsl r7
   18fb8:	andeq	r6, r0, r0, ror #3
   18fbc:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   18fc0:	andeq	r8, r0, r0, ror r9
   18fc4:			; <UNDEFINED> instruction: 0x00006abc
   18fc8:	andeq	sl, r0, r8, ror r8
   18fcc:	andeq	r7, r0, r0, lsl #30
   18fd0:	andeq	r9, r0, ip, ror #7
   18fd4:	andeq	r7, r0, r8, ror #9
   18fd8:			; <UNDEFINED> instruction: 0x00009abc
   18fdc:	andeq	r5, r0, r0, lsl fp
   18fe0:	andeq	r6, r0, ip, ror #1
   18fe4:	andeq	r7, r0, ip, asr #12
   18fe8:	andeq	r9, r0, ip, lsr #31
   18fec:	strdeq	r8, [r0], -r0
   18ff0:			; <UNDEFINED> instruction: 0x000095bc
   18ff4:	andeq	r6, r0, r4, ror #23
   18ff8:	andeq	r8, r0, r4, rrx
   18ffc:	ldr	r0, [pc, #-44]	; 18fd8 <__snprintf_chk@plt+0x7f00>
   19000:	add	r0, pc, r0
   19004:	bx	lr
   19008:	ldr	r0, [pc, #-52]	; 18fdc <__snprintf_chk@plt+0x7f04>
   1900c:	add	r0, pc, r0
   19010:	bx	lr
   19014:	ldr	r0, [pc, #-60]	; 18fe0 <__snprintf_chk@plt+0x7f08>
   19018:	add	r0, pc, r0
   1901c:	bx	lr
   19020:	ldr	r0, [pc, #-68]	; 18fe4 <__snprintf_chk@plt+0x7f0c>
   19024:	add	r0, pc, r0
   19028:	bx	lr
   1902c:	ldr	r0, [pc, #-76]	; 18fe8 <__snprintf_chk@plt+0x7f10>
   19030:	add	r0, pc, r0
   19034:	bx	lr
   19038:	ldr	r0, [pc, #-84]	; 18fec <__snprintf_chk@plt+0x7f14>
   1903c:	add	r0, pc, r0
   19040:	bx	lr
   19044:	ldr	r0, [pc, #-92]	; 18ff0 <__snprintf_chk@plt+0x7f18>
   19048:	add	r0, pc, r0
   1904c:	bx	lr
   19050:	ldr	r0, [pc, #-100]	; 18ff4 <__snprintf_chk@plt+0x7f1c>
   19054:	add	r0, pc, r0
   19058:	bx	lr
   1905c:	ldr	r0, [pc, #-108]	; 18ff8 <__snprintf_chk@plt+0x7f20>
   19060:	add	r0, pc, r0
   19064:	bx	lr
   19068:	push	{r4, r5, r6, r7, r8, lr}
   1906c:	mov	r4, r0
   19070:	sub	sp, sp, #8
   19074:	mov	r0, #120	; 0x78
   19078:	mov	r5, r1
   1907c:	bl	10f4c <malloc@plt>
   19080:	subs	r7, r0, #0
   19084:	beq	190ec <__snprintf_chk@plt+0x8014>
   19088:	ldr	r3, [r4]
   1908c:	mov	r2, #0
   19090:	cmp	r3, r2
   19094:	strb	r2, [r7]
   19098:	beq	190ec <__snprintf_chk@plt+0x8014>
   1909c:	ldr	r8, [pc, #84]	; 190f8 <__snprintf_chk@plt+0x8020>
   190a0:	mov	r6, r7
   190a4:	add	r8, pc, r8
   190a8:	b	190b8 <__snprintf_chk@plt+0x7fe0>
   190ac:	ldr	r3, [r4, #8]!
   190b0:	cmp	r3, #0
   190b4:	beq	190ec <__snprintf_chk@plt+0x8014>
   190b8:	ldr	r2, [r4, #4]
   190bc:	tst	r5, r2
   190c0:	beq	190ac <__snprintf_chk@plt+0x7fd4>
   190c4:	str	r3, [sp]
   190c8:	mov	r0, r6
   190cc:	mov	r3, r8
   190d0:	mvn	r2, #0
   190d4:	mov	r1, #1
   190d8:	bl	11000 <__sprintf_chk@plt>
   190dc:	ldr	r3, [r4, #8]!
   190e0:	cmp	r3, #0
   190e4:	add	r6, r6, r0
   190e8:	bne	190b8 <__snprintf_chk@plt+0x7fe0>
   190ec:	mov	r0, r7
   190f0:	add	sp, sp, #8
   190f4:	pop	{r4, r5, r6, r7, r8, pc}
   190f8:	andeq	sl, r0, ip, ror #18
   190fc:	push	{r4, r5, r6, lr}
   19100:	mov	r4, r0
   19104:	sub	sp, sp, #8
   19108:	mov	r0, #50	; 0x32
   1910c:	mov	r5, r1
   19110:	bl	10f4c <malloc@plt>
   19114:	subs	r6, r0, #0
   19118:	beq	19160 <__snprintf_chk@plt+0x8088>
   1911c:	ldr	r3, [r4]
   19120:	mov	r2, #0
   19124:	cmp	r3, r2
   19128:	strb	r2, [r6]
   1912c:	beq	19160 <__snprintf_chk@plt+0x8088>
   19130:	ldr	r2, [r4, #4]
   19134:	cmp	r5, r2
   19138:	movne	r0, r4
   1913c:	bne	19150 <__snprintf_chk@plt+0x8078>
   19140:	b	1916c <__snprintf_chk@plt+0x8094>
   19144:	ldr	r2, [r0, #4]
   19148:	cmp	r2, r5
   1914c:	beq	1916c <__snprintf_chk@plt+0x8094>
   19150:	ldr	r3, [r0, #8]
   19154:	add	r0, r0, #8
   19158:	cmp	r3, #0
   1915c:	bne	19144 <__snprintf_chk@plt+0x806c>
   19160:	mov	r0, r6
   19164:	add	sp, sp, #8
   19168:	pop	{r4, r5, r6, pc}
   1916c:	str	r3, [sp]
   19170:	ldr	r3, [pc, #28]	; 19194 <__snprintf_chk@plt+0x80bc>
   19174:	mov	r2, #50	; 0x32
   19178:	add	r3, pc, r3
   1917c:	mov	r1, #1
   19180:	mov	r0, r6
   19184:	bl	11000 <__sprintf_chk@plt>
   19188:	mov	r0, r6
   1918c:	add	sp, sp, #8
   19190:	pop	{r4, r5, r6, pc}
   19194:	andeq	r4, r0, r0, lsr #30
   19198:	ldr	r3, [pc, #216]	; 19278 <__snprintf_chk@plt+0x81a0>
   1919c:	ldr	ip, [pc, #216]	; 1927c <__snprintf_chk@plt+0x81a4>
   191a0:	add	r3, pc, r3
   191a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   191a8:	mov	r7, r0
   191ac:	ldr	r0, [r3, ip]
   191b0:	sub	sp, sp, #20
   191b4:	cmp	r1, #0
   191b8:	ldr	r3, [r0]
   191bc:	mov	r6, #0
   191c0:	str	r0, [sp, #4]
   191c4:	str	r3, [sp, #12]
   191c8:	beq	19254 <__snprintf_chk@plt+0x817c>
   191cc:	mov	r0, r1
   191d0:	mov	r5, r2
   191d4:	bl	10e80 <strdup@plt>
   191d8:	cmp	r0, #0
   191dc:	mov	fp, r0
   191e0:	str	r0, [sp, #8]
   191e4:	beq	19254 <__snprintf_chk@plt+0x817c>
   191e8:	ldr	r8, [pc, #144]	; 19280 <__snprintf_chk@plt+0x81a8>
   191ec:	add	r9, sp, #8
   191f0:	add	r8, pc, r8
   191f4:	str	r6, [r5]
   191f8:	mov	r1, r8
   191fc:	mov	r0, r9
   19200:	bl	10f7c <strsep@plt>
   19204:	subs	r4, r0, #0
   19208:	beq	1924c <__snprintf_chk@plt+0x8174>
   1920c:	ldr	r0, [r7]
   19210:	cmp	r0, #0
   19214:	movne	sl, r7
   19218:	beq	191f8 <__snprintf_chk@plt+0x8120>
   1921c:	mov	r1, r4
   19220:	bl	10e98 <strcasecmp@plt>
   19224:	cmp	r0, #0
   19228:	moveq	r6, #1
   1922c:	ldreq	r1, [sl, #4]
   19230:	ldreq	r2, [r5]
   19234:	ldr	r0, [sl, #8]!
   19238:	orreq	r2, r2, r1
   1923c:	streq	r2, [r5]
   19240:	cmp	r0, #0
   19244:	bne	1921c <__snprintf_chk@plt+0x8144>
   19248:	b	191f8 <__snprintf_chk@plt+0x8120>
   1924c:	mov	r0, fp
   19250:	bl	10e44 <free@plt>
   19254:	ldr	r3, [sp, #4]
   19258:	ldr	r2, [sp, #12]
   1925c:	mov	r0, r6
   19260:	ldr	r3, [r3]
   19264:	cmp	r2, r3
   19268:	bne	19274 <__snprintf_chk@plt+0x819c>
   1926c:	add	sp, sp, #20
   19270:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19274:	bl	10e8c <__stack_chk_fail@plt>
   19278:	andeq	ip, r1, r4, asr #26
   1927c:	andeq	r0, r0, r4, lsl #2
   19280:	andeq	sl, r0, r4, lsr #16
   19284:	ldr	r3, [pc, #136]	; 19314 <__snprintf_chk@plt+0x823c>
   19288:	ldr	ip, [pc, #136]	; 19318 <__snprintf_chk@plt+0x8240>
   1928c:	add	r3, pc, r3
   19290:	push	{r4, r5, r6, r7, lr}
   19294:	sub	sp, sp, #100	; 0x64
   19298:	ldr	r4, [r3, ip]
   1929c:	mov	r6, r0
   192a0:	mov	r5, r1
   192a4:	ldr	ip, [r4]
   192a8:	mov	r1, #0
   192ac:	mov	r7, r2
   192b0:	add	r0, sp, #2
   192b4:	mov	r2, #90	; 0x5a
   192b8:	str	ip, [sp, #92]	; 0x5c
   192bc:	bl	11018 <memset@plt>
   192c0:	mov	r0, r6
   192c4:	mov	r2, sp
   192c8:	ldr	r1, [pc, #76]	; 1931c <__snprintf_chk@plt+0x8244>
   192cc:	strh	r5, [sp]
   192d0:	bl	10f04 <ioctl@plt>
   192d4:	cmp	r0, #0
   192d8:	movne	r0, #0
   192dc:	bne	192f8 <__snprintf_chk@plt+0x8220>
   192e0:	mov	r0, r7
   192e4:	mov	r2, #6
   192e8:	add	r1, sp, #10
   192ec:	bl	10e74 <memcmp@plt>
   192f0:	clz	r0, r0
   192f4:	lsr	r0, r0, #5
   192f8:	ldr	r2, [sp, #92]	; 0x5c
   192fc:	ldr	r3, [r4]
   19300:	cmp	r2, r3
   19304:	bne	19310 <__snprintf_chk@plt+0x8238>
   19308:	add	sp, sp, #100	; 0x64
   1930c:	pop	{r4, r5, r6, r7, pc}
   19310:	bl	10e8c <__stack_chk_fail@plt>
   19314:	andeq	ip, r1, r8, asr ip
   19318:	andeq	r0, r0, r4, lsl #2
   1931c:	ldrdhi	r4, [r4], -r3
   19320:	ldr	r3, [pc, #136]	; 193b0 <__snprintf_chk@plt+0x82d8>
   19324:	ldr	ip, [pc, #136]	; 193b4 <__snprintf_chk@plt+0x82dc>
   19328:	add	r3, pc, r3
   1932c:	push	{r4, r5, r6, r7, lr}
   19330:	sub	sp, sp, #100	; 0x64
   19334:	ldr	r4, [r3, ip]
   19338:	mov	r6, r0
   1933c:	mov	r5, r1
   19340:	ldr	ip, [r4]
   19344:	mov	r1, #0
   19348:	mov	r7, r2
   1934c:	add	r0, sp, #2
   19350:	mov	r2, #90	; 0x5a
   19354:	str	ip, [sp, #92]	; 0x5c
   19358:	bl	11018 <memset@plt>
   1935c:	mov	r0, r6
   19360:	mov	r2, sp
   19364:	ldr	r1, [pc, #76]	; 193b8 <__snprintf_chk@plt+0x82e0>
   19368:	strh	r5, [sp]
   1936c:	bl	10f04 <ioctl@plt>
   19370:	ldr	r3, [sp, #16]
   19374:	and	r3, r3, #256	; 0x100
   19378:	orrs	r3, r3, r0
   1937c:	movne	r0, #0
   19380:	bne	19394 <__snprintf_chk@plt+0x82bc>
   19384:	mov	r0, r7
   19388:	mov	r2, #6
   1938c:	add	r1, sp, #10
   19390:	bl	10e74 <memcmp@plt>
   19394:	ldr	r2, [sp, #92]	; 0x5c
   19398:	ldr	r3, [r4]
   1939c:	cmp	r2, r3
   193a0:	bne	193ac <__snprintf_chk@plt+0x82d4>
   193a4:	add	sp, sp, #100	; 0x64
   193a8:	pop	{r4, r5, r6, r7, pc}
   193ac:	bl	10e8c <__stack_chk_fail@plt>
   193b0:			; <UNDEFINED> instruction: 0x0001cbbc
   193b4:	andeq	r0, r0, r4, lsl #2
   193b8:	ldrdhi	r4, [r4], -r3
   193bc:	ldr	r3, [pc, #196]	; 19488 <__snprintf_chk@plt+0x83b0>
   193c0:	ldr	ip, [pc, #196]	; 1948c <__snprintf_chk@plt+0x83b4>
   193c4:	add	r3, pc, r3
   193c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   193cc:	mov	r5, r0
   193d0:	mov	r0, r1
   193d4:	ldr	r1, [r3, ip]
   193d8:	sub	sp, sp, #20
   193dc:	mov	r9, r2
   193e0:	ldr	r3, [r1]
   193e4:	str	r1, [sp, #4]
   193e8:	str	r3, [sp, #12]
   193ec:	bl	10e80 <strdup@plt>
   193f0:	ldr	r6, [pc, #152]	; 19490 <__snprintf_chk@plt+0x83b8>
   193f4:	mov	r8, #0
   193f8:	add	r7, sp, #8
   193fc:	add	r6, pc, r6
   19400:	mov	fp, r0
   19404:	str	r0, [sp, #8]
   19408:	mov	r1, r6
   1940c:	mov	r0, r7
   19410:	bl	10f7c <strsep@plt>
   19414:	subs	r4, r0, #0
   19418:	beq	1945c <__snprintf_chk@plt+0x8384>
   1941c:	ldr	r0, [r5]
   19420:	cmp	r0, #0
   19424:	movne	sl, r5
   19428:	bne	1943c <__snprintf_chk@plt+0x8364>
   1942c:	b	19408 <__snprintf_chk@plt+0x8330>
   19430:	ldr	r0, [sl, #8]!
   19434:	cmp	r0, #0
   19438:	beq	19408 <__snprintf_chk@plt+0x8330>
   1943c:	mov	r1, r4
   19440:	bl	10e98 <strcasecmp@plt>
   19444:	cmp	r0, #0
   19448:	bne	19430 <__snprintf_chk@plt+0x8358>
   1944c:	ldr	r3, [sl, #4]
   19450:	mov	r8, #1
   19454:	str	r3, [r9]
   19458:	b	19408 <__snprintf_chk@plt+0x8330>
   1945c:	mov	r0, fp
   19460:	bl	10e44 <free@plt>
   19464:	ldr	r3, [sp, #4]
   19468:	ldr	r2, [sp, #12]
   1946c:	mov	r0, r8
   19470:	ldr	r3, [r3]
   19474:	cmp	r2, r3
   19478:	bne	19484 <__snprintf_chk@plt+0x83ac>
   1947c:	add	sp, sp, #20
   19480:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19484:	bl	10e8c <__stack_chk_fail@plt>
   19488:	andeq	ip, r1, r0, lsr #22
   1948c:	andeq	r0, r0, r4, lsl #2
   19490:	andeq	sl, r0, r8, lsl r6
   19494:	cmp	r0, #9
   19498:	addls	pc, pc, r0, lsl #2
   1949c:	b	19540 <__snprintf_chk@plt+0x8468>
   194a0:	b	194c8 <__snprintf_chk@plt+0x83f0>
   194a4:	b	194d4 <__snprintf_chk@plt+0x83fc>
   194a8:	b	194e0 <__snprintf_chk@plt+0x8408>
   194ac:	b	194ec <__snprintf_chk@plt+0x8414>
   194b0:	b	194f8 <__snprintf_chk@plt+0x8420>
   194b4:	b	19504 <__snprintf_chk@plt+0x842c>
   194b8:	b	19510 <__snprintf_chk@plt+0x8438>
   194bc:	b	1951c <__snprintf_chk@plt+0x8444>
   194c0:	b	19528 <__snprintf_chk@plt+0x8450>
   194c4:	b	19534 <__snprintf_chk@plt+0x845c>
   194c8:	ldr	r0, [pc, #124]	; 1954c <__snprintf_chk@plt+0x8474>
   194cc:	add	r0, pc, r0
   194d0:	bx	lr
   194d4:	ldr	r0, [pc, #116]	; 19550 <__snprintf_chk@plt+0x8478>
   194d8:	add	r0, pc, r0
   194dc:	bx	lr
   194e0:	ldr	r0, [pc, #108]	; 19554 <__snprintf_chk@plt+0x847c>
   194e4:	add	r0, pc, r0
   194e8:	bx	lr
   194ec:	ldr	r0, [pc, #100]	; 19558 <__snprintf_chk@plt+0x8480>
   194f0:	add	r0, pc, r0
   194f4:	bx	lr
   194f8:	ldr	r0, [pc, #92]	; 1955c <__snprintf_chk@plt+0x8484>
   194fc:	add	r0, pc, r0
   19500:	bx	lr
   19504:	ldr	r0, [pc, #84]	; 19560 <__snprintf_chk@plt+0x8488>
   19508:	add	r0, pc, r0
   1950c:	bx	lr
   19510:	ldr	r0, [pc, #76]	; 19564 <__snprintf_chk@plt+0x848c>
   19514:	add	r0, pc, r0
   19518:	bx	lr
   1951c:	ldr	r0, [pc, #68]	; 19568 <__snprintf_chk@plt+0x8490>
   19520:	add	r0, pc, r0
   19524:	bx	lr
   19528:	ldr	r0, [pc, #60]	; 1956c <__snprintf_chk@plt+0x8494>
   1952c:	add	r0, pc, r0
   19530:	bx	lr
   19534:	ldr	r0, [pc, #52]	; 19570 <__snprintf_chk@plt+0x8498>
   19538:	add	r0, pc, r0
   1953c:	bx	lr
   19540:	ldr	r0, [pc, #44]	; 19574 <__snprintf_chk@plt+0x849c>
   19544:	add	r0, pc, r0
   19548:	bx	lr
   1954c:	andeq	sl, r0, r4, asr r5
   19550:	andeq	sl, r0, r0, lsl #11
   19554:	andeq	sl, r0, r4, asr #10
   19558:	andeq	sl, r0, r0, asr #10
   1955c:	andeq	sl, r0, ip, lsr r5
   19560:	andeq	sl, r0, r8, lsr r5
   19564:	andeq	sl, r0, r0, lsr r5
   19568:	andeq	sl, r0, ip, lsr #10
   1956c:	andeq	sl, r0, r4, lsr #10
   19570:	andeq	sl, r0, ip, lsl r5
   19574:	ldrdeq	sl, [r0], -r4
   19578:	and	r0, r0, #15
   1957c:	b	19494 <__snprintf_chk@plt+0x83bc>
   19580:	cmp	r0, #0
   19584:	beq	195a8 <__snprintf_chk@plt+0x84d0>
   19588:	cmp	r0, #1
   1958c:	bne	1959c <__snprintf_chk@plt+0x84c4>
   19590:	ldr	r0, [pc, #28]	; 195b4 <__snprintf_chk@plt+0x84dc>
   19594:	add	r0, pc, r0
   19598:	bx	lr
   1959c:	ldr	r0, [pc, #20]	; 195b8 <__snprintf_chk@plt+0x84e0>
   195a0:	add	r0, pc, r0
   195a4:	bx	lr
   195a8:	ldr	r0, [pc, #12]	; 195bc <__snprintf_chk@plt+0x84e4>
   195ac:	add	r0, pc, r0
   195b0:	bx	lr
   195b4:	ldrdeq	sl, [r0], -r0
   195b8:	andeq	sl, r0, r8, ror r4
   195bc:			; <UNDEFINED> instruction: 0x0000a4b0
   195c0:	push	{r4, r5, r6, r7, r8, lr}
   195c4:	sub	sp, sp, #16
   195c8:	str	r0, [sp, #12]
   195cc:	mov	r0, #50	; 0x32
   195d0:	bl	12cc0 <__snprintf_chk@plt+0x1be8>
   195d4:	subs	r7, r0, #0
   195d8:	beq	1966c <__snprintf_chk@plt+0x8594>
   195dc:	ldr	r2, [sp, #12]
   195e0:	mov	r3, #0
   195e4:	tst	r2, #1
   195e8:	strb	r3, [r7]
   195ec:	movne	r5, r7
   195f0:	beq	19678 <__snprintf_chk@plt+0x85a0>
   195f4:	ldr	r4, [pc, #156]	; 19698 <__snprintf_chk@plt+0x85c0>
   195f8:	add	r4, pc, r4
   195fc:	ldr	r2, [r4]
   19600:	cmp	r2, #0
   19604:	beq	1966c <__snprintf_chk@plt+0x8594>
   19608:	ldr	r8, [pc, #140]	; 1969c <__snprintf_chk@plt+0x85c4>
   1960c:	mov	r6, #1
   19610:	add	r8, pc, r8
   19614:	b	19624 <__snprintf_chk@plt+0x854c>
   19618:	ldr	r2, [r4, #8]!
   1961c:	cmp	r2, #0
   19620:	beq	1966c <__snprintf_chk@plt+0x8594>
   19624:	ldr	r3, [r4, #4]
   19628:	add	r0, sp, #16
   1962c:	and	r1, r3, #31
   19630:	asr	r3, r3, #5
   19634:	add	r3, r0, r3, lsl #2
   19638:	ldr	r3, [r3, #-4]
   1963c:	ands	r3, r3, r6, lsl r1
   19640:	beq	19618 <__snprintf_chk@plt+0x8540>
   19644:	str	r2, [sp]
   19648:	mov	r0, r5
   1964c:	mvn	r2, #0
   19650:	mov	r3, r8
   19654:	mov	r1, #1
   19658:	bl	11000 <__sprintf_chk@plt>
   1965c:	ldr	r2, [r4, #8]!
   19660:	cmp	r2, #0
   19664:	add	r5, r5, r0
   19668:	bne	19624 <__snprintf_chk@plt+0x854c>
   1966c:	mov	r0, r7
   19670:	add	sp, sp, #16
   19674:	pop	{r4, r5, r6, r7, r8, pc}
   19678:	ldr	r3, [pc, #32]	; 196a0 <__snprintf_chk@plt+0x85c8>
   1967c:	add	r5, r7, #5
   19680:	add	r3, pc, r3
   19684:	ldrh	r2, [r3, #4]
   19688:	ldr	r0, [r3]
   1968c:	strh	r2, [r7, #4]
   19690:	str	r0, [r7]
   19694:	b	195f4 <__snprintf_chk@plt+0x851c>
   19698:	andeq	ip, r1, r4, lsr fp
   1969c:	andeq	sl, r0, r0, lsl #8
   196a0:	andeq	sl, r0, r8, ror #7
   196a4:	ldr	r3, [pc, #12]	; 196b8 <__snprintf_chk@plt+0x85e0>
   196a8:	mov	r1, r0
   196ac:	add	r3, pc, r3
   196b0:	add	r0, r3, #80	; 0x50
   196b4:	b	19068 <__snprintf_chk@plt+0x7f90>
   196b8:	andeq	ip, r1, r0, lsl #21
   196bc:	ldr	r3, [pc, #16]	; 196d4 <__snprintf_chk@plt+0x85fc>
   196c0:	mov	r2, r1
   196c4:	add	r3, pc, r3
   196c8:	mov	r1, r0
   196cc:	add	r0, r3, #80	; 0x50
   196d0:	b	19198 <__snprintf_chk@plt+0x80c0>
   196d4:	andeq	ip, r1, r8, ror #20
   196d8:	ldr	r3, [pc, #12]	; 196ec <__snprintf_chk@plt+0x8614>
   196dc:	mov	r1, r0
   196e0:	add	r3, pc, r3
   196e4:	add	r0, r3, #208	; 0xd0
   196e8:	b	19068 <__snprintf_chk@plt+0x7f90>
   196ec:	andeq	ip, r1, ip, asr #20
   196f0:	ldr	r3, [pc, #16]	; 19708 <__snprintf_chk@plt+0x8630>
   196f4:	mov	r2, r1
   196f8:	add	r3, pc, r3
   196fc:	mov	r1, r0
   19700:	add	r0, r3, #208	; 0xd0
   19704:	b	19198 <__snprintf_chk@plt+0x80c0>
   19708:	andeq	ip, r1, r4, lsr sl
   1970c:	ldr	r3, [pc, #12]	; 19720 <__snprintf_chk@plt+0x8648>
   19710:	mov	r1, r0
   19714:	add	r3, pc, r3
   19718:	add	r0, r3, #296	; 0x128
   1971c:	b	19068 <__snprintf_chk@plt+0x7f90>
   19720:	andeq	ip, r1, r8, lsl sl
   19724:	ldr	r3, [pc, #16]	; 1973c <__snprintf_chk@plt+0x8664>
   19728:	mov	r2, r1
   1972c:	add	r3, pc, r3
   19730:	mov	r1, r0
   19734:	add	r0, r3, #296	; 0x128
   19738:	b	19198 <__snprintf_chk@plt+0x80c0>
   1973c:	andeq	ip, r1, r0, lsl #20
   19740:	push	{r4, r5, r6, lr}
   19744:	mov	r5, r0
   19748:	mov	r0, #50	; 0x32
   1974c:	bl	12cc0 <__snprintf_chk@plt+0x1be8>
   19750:	subs	r4, r0, #0
   19754:	beq	19798 <__snprintf_chk@plt+0x86c0>
   19758:	tst	r5, #1
   1975c:	beq	197a0 <__snprintf_chk@plt+0x86c8>
   19760:	mov	r3, #0
   19764:	strb	r3, [r4]
   19768:	ldr	r0, [pc, #100]	; 197d4 <__snprintf_chk@plt+0x86fc>
   1976c:	mov	r1, r5
   19770:	add	r0, pc, r0
   19774:	add	r0, r0, #344	; 0x158
   19778:	bl	19068 <__snprintf_chk@plt+0x7f90>
   1977c:	subs	r5, r0, #0
   19780:	beq	197c4 <__snprintf_chk@plt+0x86ec>
   19784:	mov	r1, r5
   19788:	mov	r0, r4
   1978c:	bl	10eec <strcat@plt>
   19790:	mov	r0, r5
   19794:	bl	10e44 <free@plt>
   19798:	mov	r0, r4
   1979c:	pop	{r4, r5, r6, pc}
   197a0:	ldr	r3, [pc, #48]	; 197d8 <__snprintf_chk@plt+0x8700>
   197a4:	add	r3, pc, r3
   197a8:	ldrh	r1, [r3, #4]
   197ac:	ldrb	r2, [r3, #6]
   197b0:	ldr	r0, [r3]
   197b4:	strh	r1, [r4, #4]
   197b8:	strb	r2, [r4, #6]
   197bc:	str	r0, [r4]
   197c0:	b	19768 <__snprintf_chk@plt+0x8690>
   197c4:	mov	r0, r4
   197c8:	bl	12dac <__snprintf_chk@plt+0x1cd4>
   197cc:	mov	r4, r5
   197d0:	b	19798 <__snprintf_chk@plt+0x86c0>
   197d4:			; <UNDEFINED> instruction: 0x0001c9bc
   197d8:	andeq	sl, r0, ip, asr #5
   197dc:	ldr	r3, [pc, #16]	; 197f4 <__snprintf_chk@plt+0x871c>
   197e0:	mov	r2, r1
   197e4:	add	r3, pc, r3
   197e8:	mov	r1, r0
   197ec:	add	r0, r3, #344	; 0x158
   197f0:	b	19198 <__snprintf_chk@plt+0x80c0>
   197f4:	andeq	ip, r1, r8, asr #18
   197f8:	ldr	r3, [pc, #12]	; 1980c <__snprintf_chk@plt+0x8734>
   197fc:	mov	r1, r0
   19800:	add	r3, pc, r3
   19804:	add	r0, r3, #416	; 0x1a0
   19808:	b	190fc <__snprintf_chk@plt+0x8024>
   1980c:	andeq	ip, r1, ip, lsr #18
   19810:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19814:	mov	r6, r0
   19818:	ldr	r7, [pc, #404]	; 199b4 <__snprintf_chk@plt+0x88dc>
   1981c:	sub	sp, sp, #28
   19820:	add	r7, pc, r7
   19824:	mov	r5, r1
   19828:	ldr	r0, [r7, #416]	; 0x1a0
   1982c:	sub	r9, r2, #3
   19830:	cmp	r0, #0
   19834:	beq	199ac <__snprintf_chk@plt+0x88d4>
   19838:	add	r7, r7, #416	; 0x1a0
   1983c:	mov	r4, #10
   19840:	ldr	r2, [r7, #4]
   19844:	and	r1, r2, #7
   19848:	ldrb	r3, [r6, r2, lsr #3]
   1984c:	mov	r2, r4
   19850:	asr	r3, r3, r1
   19854:	tst	r3, #1
   19858:	beq	19888 <__snprintf_chk@plt+0x87b0>
   1985c:	bl	10fd0 <strlen@plt>
   19860:	cmp	r5, #0
   19864:	mov	r8, r0
   19868:	mov	r0, r5
   1986c:	moveq	r0, r5
   19870:	beq	19878 <__snprintf_chk@plt+0x87a0>
   19874:	bl	10fd0 <strlen@plt>
   19878:	add	r4, r4, #3
   1987c:	add	r4, r4, r8
   19880:	add	r4, r4, r0
   19884:	mov	r2, r4
   19888:	ldr	r0, [r7, #8]!
   1988c:	cmp	r0, #0
   19890:	bne	19840 <__snprintf_chk@plt+0x8768>
   19894:	mov	r0, r2
   19898:	bl	12cc0 <__snprintf_chk@plt+0x1be8>
   1989c:	subs	r4, r0, #0
   198a0:	str	r4, [sp, #20]
   198a4:	beq	19998 <__snprintf_chk@plt+0x88c0>
   198a8:	mov	r3, #0
   198ac:	cmp	r5, #0
   198b0:	strb	r3, [r4]
   198b4:	beq	199a4 <__snprintf_chk@plt+0x88cc>
   198b8:	ldr	r1, [pc, #248]	; 199b8 <__snprintf_chk@plt+0x88e0>
   198bc:	mov	r2, r5
   198c0:	add	r1, pc, r1
   198c4:	bl	11084 <sprintf@plt>
   198c8:	add	r8, r4, r0
   198cc:	ldr	r4, [pc, #232]	; 199bc <__snprintf_chk@plt+0x88e4>
   198d0:	add	r4, pc, r4
   198d4:	ldr	sl, [r4, #416]	; 0x1a0
   198d8:	cmp	sl, #0
   198dc:	beq	19998 <__snprintf_chk@plt+0x88c0>
   198e0:	ldr	r3, [pc, #216]	; 199c0 <__snprintf_chk@plt+0x88e8>
   198e4:	cmp	r5, #0
   198e8:	add	r3, pc, r3
   198ec:	ldr	fp, [pc, #208]	; 199c4 <__snprintf_chk@plt+0x88ec>
   198f0:	moveq	r5, r3
   198f4:	ldr	r2, [pc, #204]	; 199c8 <__snprintf_chk@plt+0x88f0>
   198f8:	str	r5, [sp, #16]
   198fc:	add	fp, pc, fp
   19900:	add	r4, r4, #416	; 0x1a0
   19904:	mov	r5, r8
   19908:	add	r2, pc, r2
   1990c:	str	r2, [sp, #12]
   19910:	ldr	r1, [r4, #4]
   19914:	mov	r0, r8
   19918:	and	ip, r1, #7
   1991c:	ldrb	r3, [r6, r1, lsr #3]
   19920:	asr	r3, r3, ip
   19924:	tst	r3, #1
   19928:	beq	1998c <__snprintf_chk@plt+0x88b4>
   1992c:	bl	10fd0 <strlen@plt>
   19930:	mov	r7, r0
   19934:	mov	r0, sl
   19938:	bl	10fd0 <strlen@plt>
   1993c:	ldr	r3, [sp, #12]
   19940:	mvn	r2, #0
   19944:	mov	r1, #1
   19948:	add	r7, r7, r0
   1994c:	cmp	r7, r9
   19950:	mov	r0, r5
   19954:	bls	1996c <__snprintf_chk@plt+0x8894>
   19958:	ldr	ip, [sp, #16]
   1995c:	str	ip, [sp]
   19960:	bl	11000 <__sprintf_chk@plt>
   19964:	add	r5, r5, r0
   19968:	mov	r8, r5
   1996c:	ldr	r2, [r4]
   19970:	mov	r0, r5
   19974:	str	r2, [sp]
   19978:	mov	r3, fp
   1997c:	mvn	r2, #0
   19980:	mov	r1, #1
   19984:	bl	11000 <__sprintf_chk@plt>
   19988:	add	r5, r5, r0
   1998c:	ldr	sl, [r4, #8]!
   19990:	cmp	sl, #0
   19994:	bne	19910 <__snprintf_chk@plt+0x8838>
   19998:	ldr	r0, [sp, #20]
   1999c:	add	sp, sp, #28
   199a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   199a4:	ldr	r8, [sp, #20]
   199a8:	b	198cc <__snprintf_chk@plt+0x87f4>
   199ac:	mov	r2, #10
   199b0:	b	19894 <__snprintf_chk@plt+0x87bc>
   199b4:	andeq	ip, r1, ip, lsl #18
   199b8:	ldrdeq	r4, [r0], -r8
   199bc:	andeq	ip, r1, ip, asr r8
   199c0:	andeq	r4, r0, r8, lsr #19
   199c4:	andeq	sl, r0, r0, lsl #3
   199c8:	andeq	sl, r0, r0, ror r1
   199cc:	ldr	r3, [pc, #16]	; 199e4 <__snprintf_chk@plt+0x890c>
   199d0:	mov	r1, r0
   199d4:	add	r3, pc, r3
   199d8:	add	r0, r3, #2272	; 0x8e0
   199dc:	add	r0, r0, #8
   199e0:	b	190fc <__snprintf_chk@plt+0x8024>
   199e4:	andeq	ip, r1, r8, asr r7
   199e8:	subs	r3, r0, #0
   199ec:	bxeq	lr
   199f0:	ldr	r0, [pc, #20]	; 19a0c <__snprintf_chk@plt+0x8934>
   199f4:	mov	r2, r1
   199f8:	add	r0, pc, r0
   199fc:	add	r0, r0, #2272	; 0x8e0
   19a00:	mov	r1, r3
   19a04:	add	r0, r0, #8
   19a08:	b	193bc <__snprintf_chk@plt+0x82e4>
   19a0c:	andeq	ip, r1, r4, lsr r7
   19a10:	b	199cc <__snprintf_chk@plt+0x88f4>
   19a14:	b	199e8 <__snprintf_chk@plt+0x8910>
   19a18:	ldr	r3, [pc, #12]	; 19a2c <__snprintf_chk@plt+0x8954>
   19a1c:	mov	r1, r0
   19a20:	add	r3, pc, r3
   19a24:	add	r0, r3, #2368	; 0x940
   19a28:	b	190fc <__snprintf_chk@plt+0x8024>
   19a2c:	andeq	ip, r1, ip, lsl #14
   19a30:	subs	r3, r0, #0
   19a34:	bxeq	lr
   19a38:	ldr	r0, [pc, #16]	; 19a50 <__snprintf_chk@plt+0x8978>
   19a3c:	mov	r2, r1
   19a40:	add	r0, pc, r0
   19a44:	mov	r1, r3
   19a48:	add	r0, r0, #2368	; 0x940
   19a4c:	b	193bc <__snprintf_chk@plt+0x82e4>
   19a50:	andeq	ip, r1, ip, ror #13
   19a54:	ldr	r3, [pc, #464]	; 19c2c <__snprintf_chk@plt+0x8b54>
   19a58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19a5c:	add	r3, pc, r3
   19a60:	add	r9, r3, #2384	; 0x950
   19a64:	sub	sp, sp, #36	; 0x24
   19a68:	mov	r5, r1
   19a6c:	mov	r7, r9
   19a70:	mov	sl, r0
   19a74:	mov	r4, #10
   19a78:	sub	r2, r2, #1
   19a7c:	add	fp, r3, #2960	; 0xb90
   19a80:	str	r2, [sp, #8]
   19a84:	str	fp, [sp, #20]
   19a88:	str	r9, [sp, #12]
   19a8c:	str	r0, [sp, #16]
   19a90:	ldr	r0, [r7]
   19a94:	cmp	r0, #0
   19a98:	beq	19ae4 <__snprintf_chk@plt+0x8a0c>
   19a9c:	ldrb	r6, [sl]
   19aa0:	mov	r8, r7
   19aa4:	ldr	r2, [r8, #4]
   19aa8:	tst	r6, r2
   19aac:	beq	19ad8 <__snprintf_chk@plt+0x8a00>
   19ab0:	bl	10fd0 <strlen@plt>
   19ab4:	cmp	r5, #0
   19ab8:	mov	r9, r0
   19abc:	mov	r0, r5
   19ac0:	moveq	r0, r5
   19ac4:	beq	19acc <__snprintf_chk@plt+0x89f4>
   19ac8:	bl	10fd0 <strlen@plt>
   19acc:	add	r4, r4, #1
   19ad0:	add	r4, r4, r9
   19ad4:	add	r4, r4, r0
   19ad8:	ldr	r0, [r8, #8]!
   19adc:	cmp	r0, #0
   19ae0:	bne	19aa4 <__snprintf_chk@plt+0x89cc>
   19ae4:	add	r7, r7, #72	; 0x48
   19ae8:	cmp	r7, fp
   19aec:	add	sl, sl, #1
   19af0:	bne	19a90 <__snprintf_chk@plt+0x89b8>
   19af4:	mov	r0, r4
   19af8:	ldr	r9, [sp, #12]
   19afc:	ldr	r8, [sp, #16]
   19b00:	bl	12cc0 <__snprintf_chk@plt+0x1be8>
   19b04:	subs	r4, r0, #0
   19b08:	str	r4, [sp, #28]
   19b0c:	beq	19c18 <__snprintf_chk@plt+0x8b40>
   19b10:	mov	r3, #0
   19b14:	cmp	r5, #0
   19b18:	strb	r3, [r4]
   19b1c:	beq	19c24 <__snprintf_chk@plt+0x8b4c>
   19b20:	ldr	r1, [pc, #264]	; 19c30 <__snprintf_chk@plt+0x8b58>
   19b24:	mov	r2, r5
   19b28:	add	r1, pc, r1
   19b2c:	bl	11084 <sprintf@plt>
   19b30:	add	r7, r4, r0
   19b34:	ldr	r3, [pc, #248]	; 19c34 <__snprintf_chk@plt+0x8b5c>
   19b38:	cmp	r5, #0
   19b3c:	add	r3, pc, r3
   19b40:	ldr	sl, [pc, #240]	; 19c38 <__snprintf_chk@plt+0x8b60>
   19b44:	moveq	r5, r3
   19b48:	ldr	r2, [pc, #236]	; 19c3c <__snprintf_chk@plt+0x8b64>
   19b4c:	str	r5, [sp, #12]
   19b50:	add	sl, pc, sl
   19b54:	mov	r5, r7
   19b58:	add	r2, pc, r2
   19b5c:	str	r2, [sp, #24]
   19b60:	ldr	fp, [r9]
   19b64:	cmp	fp, #0
   19b68:	beq	19c04 <__snprintf_chk@plt+0x8b2c>
   19b6c:	mov	r4, r9
   19b70:	str	r9, [sp, #16]
   19b74:	mov	r9, fp
   19b78:	ldr	fp, [sp, #24]
   19b7c:	ldrb	r1, [r8]
   19b80:	ldr	r2, [r4, #4]
   19b84:	mov	r0, r7
   19b88:	tst	r1, r2
   19b8c:	beq	19bf4 <__snprintf_chk@plt+0x8b1c>
   19b90:	bl	10fd0 <strlen@plt>
   19b94:	mov	r6, r0
   19b98:	mov	r0, r9
   19b9c:	bl	10fd0 <strlen@plt>
   19ba0:	ldr	ip, [sp, #8]
   19ba4:	mov	r3, fp
   19ba8:	mvn	r2, #0
   19bac:	mov	r1, #1
   19bb0:	add	r6, r6, r0
   19bb4:	cmp	r6, ip
   19bb8:	mov	r0, r5
   19bbc:	bls	19bd4 <__snprintf_chk@plt+0x8afc>
   19bc0:	ldr	ip, [sp, #12]
   19bc4:	str	ip, [sp]
   19bc8:	bl	11000 <__sprintf_chk@plt>
   19bcc:	add	r5, r5, r0
   19bd0:	mov	r7, r5
   19bd4:	ldr	r2, [r4]
   19bd8:	mov	r0, r5
   19bdc:	str	r2, [sp]
   19be0:	mov	r3, sl
   19be4:	mvn	r2, #0
   19be8:	mov	r1, #1
   19bec:	bl	11000 <__sprintf_chk@plt>
   19bf0:	add	r5, r5, r0
   19bf4:	ldr	r9, [r4, #8]!
   19bf8:	cmp	r9, #0
   19bfc:	bne	19b7c <__snprintf_chk@plt+0x8aa4>
   19c00:	ldr	r9, [sp, #16]
   19c04:	ldr	r3, [sp, #20]
   19c08:	add	r9, r9, #72	; 0x48
   19c0c:	cmp	r9, r3
   19c10:	add	r8, r8, #1
   19c14:	bne	19b60 <__snprintf_chk@plt+0x8a88>
   19c18:	ldr	r0, [sp, #28]
   19c1c:	add	sp, sp, #36	; 0x24
   19c20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19c24:	ldr	r7, [sp, #28]
   19c28:	b	19b34 <__snprintf_chk@plt+0x8a5c>
   19c2c:	ldrdeq	ip, [r1], -r0
   19c30:	andeq	r4, r0, r0, ror r5
   19c34:	andeq	r4, r0, r4, asr r7
   19c38:	andeq	r9, r0, r0, asr #29
   19c3c:	andeq	r9, r0, r0, lsr #30
   19c40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19c44:	mov	r4, r0
   19c48:	sub	sp, sp, #12
   19c4c:	mov	sl, r1
   19c50:	mov	r9, r2
   19c54:	ldr	r1, [pc, #308]	; 19d90 <__snprintf_chk@plt+0x8cb8>
   19c58:	mov	r2, #1
   19c5c:	mov	r0, #31
   19c60:	bl	1109c <socket@plt>
   19c64:	subs	r6, r0, #0
   19c68:	blt	19d88 <__snprintf_chk@plt+0x8cb0>
   19c6c:	mov	r0, #132	; 0x84
   19c70:	bl	10f4c <malloc@plt>
   19c74:	mov	r7, r0
   19c78:	bl	10fe8 <__errno_location@plt>
   19c7c:	cmp	r7, #0
   19c80:	str	r0, [sp]
   19c84:	beq	19d60 <__snprintf_chk@plt+0x8c88>
   19c88:	mov	r2, #130	; 0x82
   19c8c:	mov	r1, #0
   19c90:	add	r0, r7, #2
   19c94:	bl	11018 <memset@plt>
   19c98:	mov	r3, #16
   19c9c:	mov	r2, r7
   19ca0:	ldr	r1, [pc, #236]	; 19d94 <__snprintf_chk@plt+0x8cbc>
   19ca4:	mov	r0, r6
   19ca8:	strh	r3, [r7]
   19cac:	bl	10f04 <ioctl@plt>
   19cb0:	cmp	r0, #0
   19cb4:	blt	19d78 <__snprintf_chk@plt+0x8ca0>
   19cb8:	ldrh	ip, [r7]
   19cbc:	cmp	ip, #0
   19cc0:	beq	19d24 <__snprintf_chk@plt+0x8c4c>
   19cc4:	asr	r8, r4, #5
   19cc8:	mov	r3, #1
   19ccc:	and	r4, r4, #31
   19cd0:	add	r8, r7, r8, lsl #2
   19cd4:	lsl	fp, r3, r4
   19cd8:	add	r8, r8, #8
   19cdc:	add	r5, r7, #4
   19ce0:	mov	r4, #0
   19ce4:	ldr	r1, [r8, r4, lsl #3]
   19ce8:	mov	r2, r9
   19cec:	tst	fp, r1
   19cf0:	mov	r0, r6
   19cf4:	beq	19d14 <__snprintf_chk@plt+0x8c3c>
   19cf8:	cmp	sl, #0
   19cfc:	ldrh	r1, [r5]
   19d00:	beq	19d70 <__snprintf_chk@plt+0x8c98>
   19d04:	blx	sl
   19d08:	cmp	r0, #0
   19d0c:	bne	19d6c <__snprintf_chk@plt+0x8c94>
   19d10:	ldrh	ip, [r7]
   19d14:	add	r4, r4, #1
   19d18:	cmp	ip, r4
   19d1c:	add	r5, r5, #8
   19d20:	bgt	19ce4 <__snprintf_chk@plt+0x8c0c>
   19d24:	mov	r4, #19
   19d28:	mvn	r1, #0
   19d2c:	mov	r0, r7
   19d30:	str	r1, [sp, #4]
   19d34:	bl	10e44 <free@plt>
   19d38:	ldr	r1, [sp, #4]
   19d3c:	mov	r0, r6
   19d40:	str	r1, [sp, #4]
   19d44:	bl	110c0 <close@plt>
   19d48:	ldr	r3, [sp]
   19d4c:	ldr	r1, [sp, #4]
   19d50:	str	r4, [r3]
   19d54:	mov	r0, r1
   19d58:	add	sp, sp, #12
   19d5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19d60:	ldr	r4, [r0]
   19d64:	mvn	r1, #0
   19d68:	b	19d3c <__snprintf_chk@plt+0x8c64>
   19d6c:	ldrh	r1, [r5]
   19d70:	mov	r4, #0
   19d74:	b	19d2c <__snprintf_chk@plt+0x8c54>
   19d78:	ldr	r3, [sp]
   19d7c:	mvn	r1, #0
   19d80:	ldr	r4, [r3]
   19d84:	b	19d2c <__snprintf_chk@plt+0x8c54>
   19d88:	mvn	r1, #0
   19d8c:	b	19d54 <__snprintf_chk@plt+0x8c7c>
   19d90:	andeq	r0, r8, r3
   19d94:	ldrdhi	r4, [r4], -r2
   19d98:	ldr	r3, [pc, #168]	; 19e48 <__snprintf_chk@plt+0x8d70>
   19d9c:	ldr	r2, [pc, #168]	; 19e4c <__snprintf_chk@plt+0x8d74>
   19da0:	add	r3, pc, r3
   19da4:	push	{r4, r5, r6, lr}
   19da8:	sub	sp, sp, #24
   19dac:	ldr	r4, [r3, r2]
   19db0:	subs	r5, r0, #0
   19db4:	ldr	r3, [r4]
   19db8:	str	r3, [sp, #20]
   19dbc:	beq	19df8 <__snprintf_chk@plt+0x8d20>
   19dc0:	ldr	r1, [pc, #136]	; 19e50 <__snprintf_chk@plt+0x8d78>
   19dc4:	mov	r2, r5
   19dc8:	add	r1, pc, r1
   19dcc:	mov	r0, #0
   19dd0:	bl	19c40 <__snprintf_chk@plt+0x8b68>
   19dd4:	mov	r6, r5
   19dd8:	cmp	r0, #0
   19ddc:	blt	19e2c <__snprintf_chk@plt+0x8d54>
   19de0:	ldr	r2, [sp, #20]
   19de4:	ldr	r3, [r4]
   19de8:	cmp	r2, r3
   19dec:	bne	19e44 <__snprintf_chk@plt+0x8d6c>
   19df0:	add	sp, sp, #24
   19df4:	pop	{r4, r5, r6, pc}
   19df8:	ldr	r1, [pc, #84]	; 19e54 <__snprintf_chk@plt+0x8d7c>
   19dfc:	add	r3, sp, #4
   19e00:	mov	r2, r3
   19e04:	add	r1, pc, r1
   19e08:	str	r5, [sp, #4]
   19e0c:	strh	r5, [sp, #8]
   19e10:	bl	19c40 <__snprintf_chk@plt+0x8b68>
   19e14:	cmp	r0, #0
   19e18:	bge	19de0 <__snprintf_chk@plt+0x8d08>
   19e1c:	add	r3, sp, #12
   19e20:	mov	r6, r3
   19e24:	str	r5, [sp, #12]
   19e28:	strh	r5, [sp, #16]
   19e2c:	ldr	r1, [pc, #36]	; 19e58 <__snprintf_chk@plt+0x8d80>
   19e30:	mov	r2, r6
   19e34:	add	r1, pc, r1
   19e38:	mov	r0, #0
   19e3c:	bl	19c40 <__snprintf_chk@plt+0x8b68>
   19e40:	b	19de0 <__snprintf_chk@plt+0x8d08>
   19e44:	bl	10e8c <__stack_chk_fail@plt>
   19e48:	andeq	ip, r1, r4, asr #2
   19e4c:	andeq	r0, r0, r4, lsl #2
   19e50:			; <UNDEFINED> instruction: 0xfffff550
   19e54:			; <UNDEFINED> instruction: 0xfffff514
   19e58:			; <UNDEFINED> instruction: 0xfffff448
   19e5c:	push	{r4, r5, r6, r7, r8, lr}
   19e60:	mov	r2, #1
   19e64:	mov	r6, r0
   19e68:	mov	r5, r1
   19e6c:	mov	r0, #31
   19e70:	ldr	r1, [pc, #84]	; 19ecc <__snprintf_chk@plt+0x8df4>
   19e74:	bl	1109c <socket@plt>
   19e78:	subs	r4, r0, #0
   19e7c:	blt	19ec4 <__snprintf_chk@plt+0x8dec>
   19e80:	mov	r2, #90	; 0x5a
   19e84:	mov	r1, #0
   19e88:	add	r0, r5, #2
   19e8c:	bl	11018 <memset@plt>
   19e90:	mov	r2, r5
   19e94:	strh	r6, [r5]
   19e98:	ldr	r1, [pc, #48]	; 19ed0 <__snprintf_chk@plt+0x8df8>
   19e9c:	mov	r0, r4
   19ea0:	bl	10f04 <ioctl@plt>
   19ea4:	mov	r7, r0
   19ea8:	bl	10fe8 <__errno_location@plt>
   19eac:	mov	r5, r0
   19eb0:	mov	r0, r4
   19eb4:	ldr	r6, [r5]
   19eb8:	mov	r4, r7
   19ebc:	bl	110c0 <close@plt>
   19ec0:	str	r6, [r5]
   19ec4:	mov	r0, r4
   19ec8:	pop	{r4, r5, r6, r7, r8, pc}
   19ecc:	andeq	r0, r8, r3
   19ed0:	ldrdhi	r4, [r4], -r3
   19ed4:	ldr	ip, [pc, #160]	; 19f7c <__snprintf_chk@plt+0x8ea4>
   19ed8:	ldr	r3, [pc, #160]	; 19f80 <__snprintf_chk@plt+0x8ea8>
   19edc:	add	ip, pc, ip
   19ee0:	push	{r4, r5, r6, lr}
   19ee4:	sub	sp, sp, #96	; 0x60
   19ee8:	ldr	r4, [ip, r3]
   19eec:	mov	r3, sp
   19ef0:	mov	r2, #92	; 0x5c
   19ef4:	ldr	lr, [r4]
   19ef8:	mov	r6, r0
   19efc:	mov	r5, r1
   19f00:	mov	r0, r3
   19f04:	mov	r1, #0
   19f08:	str	lr, [sp, #92]	; 0x5c
   19f0c:	bl	11018 <memset@plt>
   19f10:	mov	r1, r0
   19f14:	mov	r0, r6
   19f18:	bl	19e5c <__snprintf_chk@plt+0x8d84>
   19f1c:	subs	r2, r0, #0
   19f20:	bne	19f70 <__snprintf_chk@plt+0x8e98>
   19f24:	ldr	r3, [sp, #16]
   19f28:	tst	r3, #1
   19f2c:	beq	19f5c <__snprintf_chk@plt+0x8e84>
   19f30:	ldrh	r1, [sp, #14]
   19f34:	ldr	r3, [sp, #10]
   19f38:	strh	r1, [r5, #4]
   19f3c:	str	r3, [r5]
   19f40:	ldr	r1, [sp, #92]	; 0x5c
   19f44:	ldr	r3, [r4]
   19f48:	mov	r0, r2
   19f4c:	cmp	r1, r3
   19f50:	bne	19f78 <__snprintf_chk@plt+0x8ea0>
   19f54:	add	sp, sp, #96	; 0x60
   19f58:	pop	{r4, r5, r6, pc}
   19f5c:	bl	10fe8 <__errno_location@plt>
   19f60:	mov	r3, #100	; 0x64
   19f64:	mvn	r2, #0
   19f68:	str	r3, [r0]
   19f6c:	b	19f40 <__snprintf_chk@plt+0x8e68>
   19f70:	mvn	r2, #0
   19f74:	b	19f40 <__snprintf_chk@plt+0x8e68>
   19f78:	bl	10e8c <__stack_chk_fail@plt>
   19f7c:	andeq	ip, r1, r8
   19f80:	andeq	r0, r0, r4, lsl #2
   19f84:	ldr	r3, [pc, #192]	; 1a04c <__snprintf_chk@plt+0x8f74>
   19f88:	ldr	ip, [pc, #192]	; 1a050 <__snprintf_chk@plt+0x8f78>
   19f8c:	add	r3, pc, r3
   19f90:	push	{r4, r5, r6, lr}
   19f94:	sub	sp, sp, #16
   19f98:	ldr	r5, [r3, ip]
   19f9c:	ldr	r1, [pc, #176]	; 1a054 <__snprintf_chk@plt+0x8f7c>
   19fa0:	mov	r2, #3
   19fa4:	ldr	r3, [r5]
   19fa8:	add	r1, pc, r1
   19fac:	mov	r6, r0
   19fb0:	str	r3, [sp, #12]
   19fb4:	bl	110a8 <strncmp@plt>
   19fb8:	subs	r4, r0, #0
   19fbc:	bne	19fd0 <__snprintf_chk@plt+0x8ef8>
   19fc0:	mov	r0, r6
   19fc4:	bl	10fd0 <strlen@plt>
   19fc8:	cmp	r0, #3
   19fcc:	bhi	1a020 <__snprintf_chk@plt+0x8f48>
   19fd0:	bl	10fe8 <__errno_location@plt>
   19fd4:	add	r4, sp, #4
   19fd8:	mov	r3, #19
   19fdc:	mov	r1, r4
   19fe0:	str	r3, [r0]
   19fe4:	mov	r0, r6
   19fe8:	bl	12aa8 <__snprintf_chk@plt+0x19d0>
   19fec:	ldr	r1, [pc, #100]	; 1a058 <__snprintf_chk@plt+0x8f80>
   19ff0:	mov	r2, r4
   19ff4:	add	r1, pc, r1
   19ff8:	mov	r0, #0
   19ffc:	bl	19c40 <__snprintf_chk@plt+0x8b68>
   1a000:	mov	r4, r0
   1a004:	ldr	r2, [sp, #12]
   1a008:	ldr	r3, [r5]
   1a00c:	mov	r0, r4
   1a010:	cmp	r2, r3
   1a014:	bne	1a048 <__snprintf_chk@plt+0x8f70>
   1a018:	add	sp, sp, #16
   1a01c:	pop	{r4, r5, r6, pc}
   1a020:	mov	r1, r4
   1a024:	mov	r2, #10
   1a028:	add	r0, r6, #3
   1a02c:	bl	10e14 <strtol@plt>
   1a030:	add	r1, sp, #4
   1a034:	mov	r4, r0
   1a038:	bl	19ed4 <__snprintf_chk@plt+0x8dfc>
   1a03c:	cmp	r0, #0
   1a040:	mvnlt	r4, #0
   1a044:	b	1a004 <__snprintf_chk@plt+0x8f2c>
   1a048:	bl	10e8c <__stack_chk_fail@plt>
   1a04c:	andeq	fp, r1, r8, asr pc
   1a050:	andeq	r0, r0, r4, lsl #2
   1a054:	andeq	r4, r0, r8, ror #7
   1a058:			; <UNDEFINED> instruction: 0xfffff288
   1a05c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a060:	subs	r4, r2, #0
   1a064:	movle	r9, #0
   1a068:	uxtbgt	r9, r4
   1a06c:	movle	r4, #255	; 0xff
   1a070:	cmp	r0, #0
   1a074:	mov	r6, r0
   1a078:	mov	r8, r1
   1a07c:	mov	r7, r3
   1a080:	blt	1a15c <__snprintf_chk@plt+0x9084>
   1a084:	mov	r2, #1
   1a088:	ldr	r1, [pc, #280]	; 1a1a8 <__snprintf_chk@plt+0x90d0>
   1a08c:	mov	r0, #31
   1a090:	bl	1109c <socket@plt>
   1a094:	subs	r5, r0, #0
   1a098:	blt	1a154 <__snprintf_chk@plt+0x907c>
   1a09c:	rsb	r4, r4, r4, lsl #3
   1a0a0:	lsl	r0, r4, #1
   1a0a4:	add	r0, r0, #10
   1a0a8:	bl	10f4c <malloc@plt>
   1a0ac:	subs	r4, r0, #0
   1a0b0:	mvneq	r6, #0
   1a0b4:	beq	1a138 <__snprintf_chk@plt+0x9060>
   1a0b8:	cmp	r7, #0
   1a0bc:	ldr	r3, [sp, #36]	; 0x24
   1a0c0:	ldrhne	r2, [r7]
   1a0c4:	strh	r3, [r4, #2]
   1a0c8:	ldrbne	r3, [r7, #2]
   1a0cc:	ldreq	r2, [pc, #216]	; 1a1ac <__snprintf_chk@plt+0x90d4>
   1a0d0:	mvneq	r3, #97	; 0x61
   1a0d4:	strhne	r2, [r4, #4]
   1a0d8:	strheq	r2, [r4, #4]
   1a0dc:	strh	r6, [r4]
   1a0e0:	strb	r9, [r4, #8]
   1a0e4:	strb	r8, [r4, #7]
   1a0e8:	strb	r3, [r4, #6]
   1a0ec:	mov	r2, r4
   1a0f0:	ldr	r1, [pc, #184]	; 1a1b0 <__snprintf_chk@plt+0x90d8>
   1a0f4:	mov	r0, r5
   1a0f8:	bl	10f04 <ioctl@plt>
   1a0fc:	subs	r6, r0, #0
   1a100:	blt	1a130 <__snprintf_chk@plt+0x9058>
   1a104:	ldrb	r2, [r4, #8]
   1a108:	ldr	r3, [sp, #32]
   1a10c:	ldr	r0, [r3]
   1a110:	rsb	r2, r2, r2, lsl #3
   1a114:	cmp	r0, #0
   1a118:	lsl	r6, r2, #1
   1a11c:	beq	1a180 <__snprintf_chk@plt+0x90a8>
   1a120:	mov	r2, r6
   1a124:	add	r1, r4, #10
   1a128:	bl	10e5c <memcpy@plt>
   1a12c:	ldrb	r6, [r4, #8]
   1a130:	mov	r0, r4
   1a134:	bl	10e44 <free@plt>
   1a138:	bl	10fe8 <__errno_location@plt>
   1a13c:	mov	r4, r0
   1a140:	mov	r0, r5
   1a144:	ldr	r7, [r4]
   1a148:	mov	r5, r6
   1a14c:	bl	110c0 <close@plt>
   1a150:	str	r7, [r4]
   1a154:	mov	r0, r5
   1a158:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a15c:	mov	r0, #0
   1a160:	bl	19d98 <__snprintf_chk@plt+0x8cc0>
   1a164:	subs	r6, r0, #0
   1a168:	bge	1a084 <__snprintf_chk@plt+0x8fac>
   1a16c:	bl	10fe8 <__errno_location@plt>
   1a170:	mov	r3, #19
   1a174:	mvn	r5, #0
   1a178:	str	r3, [r0]
   1a17c:	b	1a154 <__snprintf_chk@plt+0x907c>
   1a180:	mov	r0, r6
   1a184:	bl	10f4c <malloc@plt>
   1a188:	ldr	r3, [sp, #32]
   1a18c:	cmp	r0, #0
   1a190:	str	r0, [r3]
   1a194:	mvneq	r6, #0
   1a198:	bne	1a120 <__snprintf_chk@plt+0x9048>
   1a19c:	mov	r0, r4
   1a1a0:	bl	10e44 <free@plt>
   1a1a4:	b	1a138 <__snprintf_chk@plt+0x9060>
   1a1a8:	andeq	r0, r8, r3
   1a1ac:			; <UNDEFINED> instruction: 0xffff8b33
   1a1b0:	strdhi	r4, [r4], -r0
   1a1b4:	ldr	r3, [pc, #180]	; 1a270 <__snprintf_chk@plt+0x9198>
   1a1b8:	ldr	r2, [pc, #180]	; 1a274 <__snprintf_chk@plt+0x919c>
   1a1bc:	add	r3, pc, r3
   1a1c0:	push	{r4, r5, r6, r7, lr}
   1a1c4:	sub	sp, sp, #20
   1a1c8:	ldr	r4, [r3, r2]
   1a1cc:	subs	r6, r0, #0
   1a1d0:	ldr	r3, [r4]
   1a1d4:	str	r3, [sp, #12]
   1a1d8:	blt	1a238 <__snprintf_chk@plt+0x9160>
   1a1dc:	mov	r2, #1
   1a1e0:	ldr	r1, [pc, #144]	; 1a278 <__snprintf_chk@plt+0x91a0>
   1a1e4:	mov	r0, #31
   1a1e8:	bl	1109c <socket@plt>
   1a1ec:	subs	r5, r0, #0
   1a1f0:	blt	1a21c <__snprintf_chk@plt+0x9144>
   1a1f4:	mov	r1, #0
   1a1f8:	mov	r3, #31
   1a1fc:	strh	r1, [sp, #8]
   1a200:	mov	r2, #6
   1a204:	add	r1, sp, #4
   1a208:	strh	r6, [sp, #6]
   1a20c:	strh	r3, [sp, #4]
   1a210:	bl	1100c <bind@plt>
   1a214:	cmp	r0, #0
   1a218:	blt	1a24c <__snprintf_chk@plt+0x9174>
   1a21c:	ldr	r2, [sp, #12]
   1a220:	ldr	r3, [r4]
   1a224:	mov	r0, r5
   1a228:	cmp	r2, r3
   1a22c:	bne	1a26c <__snprintf_chk@plt+0x9194>
   1a230:	add	sp, sp, #20
   1a234:	pop	{r4, r5, r6, r7, pc}
   1a238:	bl	10fe8 <__errno_location@plt>
   1a23c:	mov	r3, #19
   1a240:	mvn	r5, #0
   1a244:	str	r3, [r0]
   1a248:	b	1a21c <__snprintf_chk@plt+0x9144>
   1a24c:	bl	10fe8 <__errno_location@plt>
   1a250:	mov	r6, r0
   1a254:	mov	r0, r5
   1a258:	ldr	r7, [r6]
   1a25c:	mvn	r5, #0
   1a260:	bl	110c0 <close@plt>
   1a264:	str	r7, [r6]
   1a268:	b	1a21c <__snprintf_chk@plt+0x9144>
   1a26c:	bl	10e8c <__stack_chk_fail@plt>
   1a270:	andeq	fp, r1, r8, lsr #26
   1a274:	andeq	r0, r0, r4, lsl #2
   1a278:	andeq	r0, r8, r3
   1a27c:	b	110c0 <close@plt>
   1a280:	ldr	ip, [pc, #192]	; 1a348 <__snprintf_chk@plt+0x9270>
   1a284:	lsl	r2, r2, #22
   1a288:	push	{r4, r5, r6, r7, lr}
   1a28c:	add	ip, pc, ip
   1a290:	ldr	lr, [pc, #180]	; 1a34c <__snprintf_chk@plt+0x9274>
   1a294:	sub	sp, sp, #44	; 0x2c
   1a298:	lsr	r2, r2, #22
   1a29c:	orr	r2, r2, r1, lsl #10
   1a2a0:	ldr	r7, [ip, lr]
   1a2a4:	strh	r2, [sp, #8]
   1a2a8:	add	r2, sp, #7
   1a2ac:	str	r2, [sp, #12]
   1a2b0:	add	r2, sp, #8
   1a2b4:	str	r2, [sp, #20]
   1a2b8:	ldr	r2, [sp, #64]	; 0x40
   1a2bc:	ldr	lr, [r7]
   1a2c0:	cmp	r3, #0
   1a2c4:	mov	r1, #1
   1a2c8:	mov	r4, #3
   1a2cc:	mov	r6, r0
   1a2d0:	strb	r3, [sp, #10]
   1a2d4:	str	lr, [sp, #36]	; 0x24
   1a2d8:	strb	r1, [sp, #7]
   1a2dc:	str	r1, [sp, #16]
   1a2e0:	str	r4, [sp, #24]
   1a2e4:	strdne	r2, [sp, #28]
   1a2e8:	moveq	r4, #2
   1a2ec:	add	r5, sp, #12
   1a2f0:	b	1a308 <__snprintf_chk@plt+0x9230>
   1a2f4:	bl	10fe8 <__errno_location@plt>
   1a2f8:	ldr	r3, [r0]
   1a2fc:	cmp	r3, #4
   1a300:	cmpne	r3, #11
   1a304:	bne	1a33c <__snprintf_chk@plt+0x9264>
   1a308:	mov	r2, r4
   1a30c:	mov	r1, r5
   1a310:	mov	r0, r6
   1a314:	bl	11060 <writev@plt>
   1a318:	cmp	r0, #0
   1a31c:	blt	1a2f4 <__snprintf_chk@plt+0x921c>
   1a320:	mov	r0, #0
   1a324:	ldr	r2, [sp, #36]	; 0x24
   1a328:	ldr	r3, [r7]
   1a32c:	cmp	r2, r3
   1a330:	bne	1a344 <__snprintf_chk@plt+0x926c>
   1a334:	add	sp, sp, #44	; 0x2c
   1a338:	pop	{r4, r5, r6, r7, pc}
   1a33c:	mvn	r0, #0
   1a340:	b	1a324 <__snprintf_chk@plt+0x924c>
   1a344:	bl	10e8c <__stack_chk_fail@plt>
   1a348:	andeq	fp, r1, r8, asr ip
   1a34c:	andeq	r0, r0, r4, lsl #2
   1a350:	ldrh	r3, [r1, #2]
   1a354:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a358:	mov	r9, r1
   1a35c:	ldr	lr, [pc, #864]	; 1a6c4 <__snprintf_chk@plt+0x95ec>
   1a360:	ldr	r1, [pc, #864]	; 1a6c8 <__snprintf_chk@plt+0x95f0>
   1a364:	sub	sp, sp, #340	; 0x154
   1a368:	add	lr, pc, lr
   1a36c:	ldrh	ip, [r9]
   1a370:	add	r4, sp, #56	; 0x38
   1a374:	lsl	r3, r3, #22
   1a378:	str	r4, [sp, #20]
   1a37c:	ldr	r1, [lr, r1]
   1a380:	lsr	r3, r3, #22
   1a384:	orr	ip, r3, ip, lsl #10
   1a388:	ldr	r5, [r1]
   1a38c:	mov	r8, r2
   1a390:	add	r2, sp, #28
   1a394:	str	r1, [sp, #16]
   1a398:	mov	r3, r4
   1a39c:	str	r2, [sp]
   1a3a0:	uxth	ip, ip
   1a3a4:	mov	r4, #16
   1a3a8:	mov	r2, #2
   1a3ac:	mov	r1, #0
   1a3b0:	str	ip, [sp, #12]
   1a3b4:	str	r5, [sp, #332]	; 0x14c
   1a3b8:	str	r4, [sp, #28]
   1a3bc:	mov	r6, r0
   1a3c0:	bl	10ef8 <getsockopt@plt>
   1a3c4:	cmp	r0, #0
   1a3c8:	blt	1a5a8 <__snprintf_chk@plt+0x94d0>
   1a3cc:	ldr	r0, [r9, #4]
   1a3d0:	add	lr, sp, #44	; 0x2c
   1a3d4:	mov	r1, #0
   1a3d8:	asr	r2, r0, #5
   1a3dc:	and	r2, r2, #1
   1a3e0:	mov	r5, #49152	; 0xc000
   1a3e4:	mov	ip, #1073741824	; 0x40000000
   1a3e8:	str	r1, [sp, #52]	; 0x34
   1a3ec:	str	r5, [sp, #44]	; 0x2c
   1a3f0:	str	ip, [sp, #48]	; 0x30
   1a3f4:	str	r4, [sp, #40]	; 0x28
   1a3f8:	and	r3, r0, #31
   1a3fc:	mov	r5, #1
   1a400:	ldr	r0, [lr, r2, lsl #2]
   1a404:	add	ip, sp, #40	; 0x28
   1a408:	orr	r0, r0, r5, lsl r3
   1a40c:	str	r4, [sp]
   1a410:	str	r0, [lr, r2, lsl #2]
   1a414:	ldr	lr, [sp, #12]
   1a418:	mov	r3, ip
   1a41c:	mov	r2, #2
   1a420:	mov	r0, r6
   1a424:	strh	lr, [sp, #52]	; 0x34
   1a428:	bl	10e20 <setsockopt@plt>
   1a42c:	cmp	r0, #0
   1a430:	blt	1a5a8 <__snprintf_chk@plt+0x94d0>
   1a434:	ldr	r2, [r9, #8]
   1a438:	ldrb	r3, [r9, #12]
   1a43c:	mov	r0, r6
   1a440:	str	r2, [sp]
   1a444:	ldrh	r2, [r9, #2]
   1a448:	ldrh	r1, [r9]
   1a44c:	bl	1a280 <__snprintf_chk@plt+0x91a8>
   1a450:	cmp	r0, #0
   1a454:	movge	fp, #10
   1a458:	addge	sl, sp, #32
   1a45c:	addge	r7, sp, #72	; 0x48
   1a460:	blt	1a6b0 <__snprintf_chk@plt+0x95d8>
   1a464:	cmp	r8, #0
   1a468:	movne	r3, r5
   1a46c:	strne	r6, [sp, #32]
   1a470:	strhne	r3, [sl, #4]
   1a474:	beq	1a490 <__snprintf_chk@plt+0x93b8>
   1a478:	b	1a510 <__snprintf_chk@plt+0x9438>
   1a47c:	bl	10fe8 <__errno_location@plt>
   1a480:	ldr	r4, [r0]
   1a484:	cmp	r4, #4
   1a488:	cmpne	r4, #11
   1a48c:	bne	1a584 <__snprintf_chk@plt+0x94ac>
   1a490:	mov	r2, #260	; 0x104
   1a494:	mov	r1, r7
   1a498:	mov	r0, r6
   1a49c:	bl	10e2c <read@plt>
   1a4a0:	cmp	r0, #0
   1a4a4:	blt	1a47c <__snprintf_chk@plt+0x93a4>
   1a4a8:	ldrb	r3, [sp, #73]	; 0x49
   1a4ac:	sub	r4, r0, #3
   1a4b0:	cmp	r3, #14
   1a4b4:	beq	1a5e0 <__snprintf_chk@plt+0x9508>
   1a4b8:	bls	1a538 <__snprintf_chk@plt+0x9460>
   1a4bc:	cmp	r3, #15
   1a4c0:	beq	1a614 <__snprintf_chk@plt+0x953c>
   1a4c4:	cmp	r3, #62	; 0x3e
   1a4c8:	bne	1a5c8 <__snprintf_chk@plt+0x94f0>
   1a4cc:	ldrb	r2, [sp, #75]	; 0x4b
   1a4d0:	ldr	r3, [r9, #4]
   1a4d4:	cmp	r2, r3
   1a4d8:	beq	1a658 <__snprintf_chk@plt+0x9580>
   1a4dc:	subs	fp, fp, #1
   1a4e0:	bne	1a464 <__snprintf_chk@plt+0x938c>
   1a4e4:	bl	10fe8 <__errno_location@plt>
   1a4e8:	mov	r3, #110	; 0x6e
   1a4ec:	mov	r4, r3
   1a4f0:	mov	r5, r0
   1a4f4:	str	r3, [r0]
   1a4f8:	b	1a588 <__snprintf_chk@plt+0x94b0>
   1a4fc:	bl	10fe8 <__errno_location@plt>
   1a500:	ldr	r4, [r0]
   1a504:	cmp	r4, #4
   1a508:	cmpne	r4, #11
   1a50c:	bne	1a584 <__snprintf_chk@plt+0x94ac>
   1a510:	mov	r2, r8
   1a514:	mov	r1, #1
   1a518:	mov	r0, sl
   1a51c:	bl	10eb0 <poll@plt>
   1a520:	cmp	r0, #0
   1a524:	blt	1a4fc <__snprintf_chk@plt+0x9424>
   1a528:	beq	1a69c <__snprintf_chk@plt+0x95c4>
   1a52c:	sub	r8, r8, #10
   1a530:	bic	r8, r8, r8, asr #31
   1a534:	b	1a490 <__snprintf_chk@plt+0x93b8>
   1a538:	cmp	r3, #7
   1a53c:	bne	1a5c8 <__snprintf_chk@plt+0x94f0>
   1a540:	ldr	r3, [r9, #4]
   1a544:	cmp	r3, #7
   1a548:	bne	1a4dc <__snprintf_chk@plt+0x9404>
   1a54c:	mov	r2, #6
   1a550:	ldr	r1, [r9, #8]
   1a554:	add	r0, sp, #76	; 0x4c
   1a558:	bl	10e74 <memcmp@plt>
   1a55c:	cmp	r0, #0
   1a560:	bne	1a4dc <__snprintf_chk@plt+0x9404>
   1a564:	ldr	r2, [r9, #20]
   1a568:	add	r1, r7, #3
   1a56c:	cmp	r4, r2
   1a570:	movlt	r2, r4
   1a574:	str	r2, [r9, #20]
   1a578:	ldr	r0, [r9, #16]
   1a57c:	bl	10e5c <memcpy@plt>
   1a580:	b	1a678 <__snprintf_chk@plt+0x95a0>
   1a584:	mov	r5, r0
   1a588:	mov	r2, #16
   1a58c:	str	r2, [sp]
   1a590:	ldr	r3, [sp, #20]
   1a594:	mov	r0, r6
   1a598:	mov	r2, #2
   1a59c:	mov	r1, #0
   1a5a0:	bl	10e20 <setsockopt@plt>
   1a5a4:	str	r4, [r5]
   1a5a8:	mvn	r0, #0
   1a5ac:	ldr	r3, [sp, #16]
   1a5b0:	ldr	r2, [sp, #332]	; 0x14c
   1a5b4:	ldr	r3, [r3]
   1a5b8:	cmp	r2, r3
   1a5bc:	bne	1a6c0 <__snprintf_chk@plt+0x95e8>
   1a5c0:	add	sp, sp, #340	; 0x154
   1a5c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a5c8:	ldr	r2, [r9, #4]
   1a5cc:	cmp	r3, r2
   1a5d0:	beq	1a564 <__snprintf_chk@plt+0x948c>
   1a5d4:	subs	fp, fp, #1
   1a5d8:	bne	1a464 <__snprintf_chk@plt+0x938c>
   1a5dc:	b	1a4e4 <__snprintf_chk@plt+0x940c>
   1a5e0:	ldrh	r3, [r7, #4]
   1a5e4:	ldr	r2, [sp, #12]
   1a5e8:	cmp	r3, r2
   1a5ec:	bne	1a4dc <__snprintf_chk@plt+0x9404>
   1a5f0:	ldr	r3, [r9, #20]
   1a5f4:	sub	r2, r0, #6
   1a5f8:	cmp	r2, r3
   1a5fc:	movge	r2, r3
   1a600:	add	r1, r7, #6
   1a604:	str	r2, [r9, #20]
   1a608:	ldr	r0, [r9, #16]
   1a60c:	bl	10e5c <memcpy@plt>
   1a610:	b	1a678 <__snprintf_chk@plt+0x95a0>
   1a614:	ldr	r3, [r7, #4]
   1a618:	ldr	r2, [sp, #12]
   1a61c:	lsr	r3, r3, #8
   1a620:	uxth	r3, r3
   1a624:	cmp	r3, r2
   1a628:	bne	1a4dc <__snprintf_chk@plt+0x9404>
   1a62c:	ldr	r3, [r9, #4]
   1a630:	cmp	r3, #15
   1a634:	beq	1a564 <__snprintf_chk@plt+0x948c>
   1a638:	ldrb	r3, [sp, #75]	; 0x4b
   1a63c:	cmp	r3, #0
   1a640:	beq	1a4dc <__snprintf_chk@plt+0x9404>
   1a644:	bl	10fe8 <__errno_location@plt>
   1a648:	mov	r4, #5
   1a64c:	mov	r5, r0
   1a650:	str	r4, [r0]
   1a654:	b	1a588 <__snprintf_chk@plt+0x94b0>
   1a658:	ldr	r3, [r9, #20]
   1a65c:	sub	r2, r0, #4
   1a660:	cmp	r2, r3
   1a664:	movge	r2, r3
   1a668:	str	r2, [r9, #20]
   1a66c:	ldr	r0, [r9, #16]
   1a670:	add	r1, sp, #76	; 0x4c
   1a674:	bl	10e5c <memcpy@plt>
   1a678:	mov	r2, #16
   1a67c:	str	r2, [sp]
   1a680:	ldr	r3, [sp, #20]
   1a684:	mov	r0, r6
   1a688:	mov	r2, #2
   1a68c:	mov	r1, #0
   1a690:	bl	10e20 <setsockopt@plt>
   1a694:	mov	r0, #0
   1a698:	b	1a5ac <__snprintf_chk@plt+0x94d4>
   1a69c:	bl	10fe8 <__errno_location@plt>
   1a6a0:	mov	r4, #110	; 0x6e
   1a6a4:	mov	r5, r0
   1a6a8:	str	r4, [r0]
   1a6ac:	b	1a588 <__snprintf_chk@plt+0x94b0>
   1a6b0:	bl	10fe8 <__errno_location@plt>
   1a6b4:	mov	r5, r0
   1a6b8:	ldr	r4, [r0]
   1a6bc:	b	1a588 <__snprintf_chk@plt+0x94b0>
   1a6c0:	bl	10e8c <__stack_chk_fail@plt>
   1a6c4:	andeq	fp, r1, ip, ror fp
   1a6c8:	andeq	r0, r0, r4, lsl #2
   1a6cc:	ldr	ip, [pc, #240]	; 1a7c4 <__snprintf_chk@plt+0x96ec>
   1a6d0:	push	{r4, r5, r6, lr}
   1a6d4:	add	ip, pc, ip
   1a6d8:	ldr	lr, [pc, #232]	; 1a7c8 <__snprintf_chk@plt+0x96f0>
   1a6dc:	sub	sp, sp, #56	; 0x38
   1a6e0:	mov	r6, r0
   1a6e4:	ldr	r4, [ip, lr]
   1a6e8:	ldr	r0, [r1]
   1a6ec:	ldrh	r1, [r1, #4]
   1a6f0:	ldrb	r5, [sp, #72]	; 0x48
   1a6f4:	strh	r2, [sp, #42]	; 0x2a
   1a6f8:	strh	r3, [sp, #46]	; 0x2e
   1a6fc:	ldr	r2, [pc, #200]	; 1a7cc <__snprintf_chk@plt+0x96f4>
   1a700:	add	r3, sp, #36	; 0x24
   1a704:	str	r0, [sp, #36]	; 0x24
   1a708:	strh	r1, [sp, #40]	; 0x28
   1a70c:	mov	r0, r6
   1a710:	mov	r1, #2
   1a714:	ldr	r6, [r4]
   1a718:	str	r3, [sp, #8]
   1a71c:	mov	r3, #13
   1a720:	mov	ip, #0
   1a724:	strh	ip, [sp, #44]	; 0x2c
   1a728:	mov	lr, #3
   1a72c:	mov	ip, #11
   1a730:	str	r2, [sp]
   1a734:	strb	r1, [sp, #44]	; 0x2c
   1a738:	str	r3, [sp, #12]
   1a73c:	ldr	r2, [sp, #80]	; 0x50
   1a740:	add	r3, sp, #24
   1a744:	mov	r1, sp
   1a748:	strb	r5, [sp, #48]	; 0x30
   1a74c:	str	r6, [sp, #52]	; 0x34
   1a750:	str	lr, [sp, #4]
   1a754:	str	r3, [sp, #16]
   1a758:	str	ip, [sp, #20]
   1a75c:	ldr	r5, [sp, #76]	; 0x4c
   1a760:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1a764:	cmp	r0, #0
   1a768:	blt	1a7b8 <__snprintf_chk@plt+0x96e0>
   1a76c:	ldrb	r0, [sp, #24]
   1a770:	cmp	r0, #0
   1a774:	bne	1a7a4 <__snprintf_chk@plt+0x96cc>
   1a778:	ldr	r2, [sp, #24]
   1a77c:	mov	r3, r0
   1a780:	lsr	r2, r2, #8
   1a784:	strh	r2, [r5]
   1a788:	ldr	r1, [sp, #52]	; 0x34
   1a78c:	ldr	r2, [r4]
   1a790:	mov	r0, r3
   1a794:	cmp	r1, r2
   1a798:	bne	1a7c0 <__snprintf_chk@plt+0x96e8>
   1a79c:	add	sp, sp, #56	; 0x38
   1a7a0:	pop	{r4, r5, r6, pc}
   1a7a4:	bl	10fe8 <__errno_location@plt>
   1a7a8:	mov	r2, #5
   1a7ac:	mvn	r3, #0
   1a7b0:	str	r2, [r0]
   1a7b4:	b	1a788 <__snprintf_chk@plt+0x96b0>
   1a7b8:	mvn	r3, #0
   1a7bc:	b	1a788 <__snprintf_chk@plt+0x96b0>
   1a7c0:	bl	10e8c <__stack_chk_fail@plt>
   1a7c4:	andeq	fp, r1, r0, lsl r8
   1a7c8:	andeq	r0, r0, r4, lsl #2
   1a7cc:	andeq	r0, r5, r1
   1a7d0:	ldr	ip, [pc, #172]	; 1a884 <__snprintf_chk@plt+0x97ac>
   1a7d4:	push	{r4, r5, r6, lr}
   1a7d8:	add	ip, pc, ip
   1a7dc:	ldr	lr, [pc, #164]	; 1a888 <__snprintf_chk@plt+0x97b0>
   1a7e0:	sub	sp, sp, #40	; 0x28
   1a7e4:	ldr	r6, [pc, #160]	; 1a88c <__snprintf_chk@plt+0x97b4>
   1a7e8:	ldr	r4, [ip, lr]
   1a7ec:	strh	r1, [sp, #4]
   1a7f0:	strb	r2, [sp, #6]
   1a7f4:	ldr	r1, [r4]
   1a7f8:	mov	r2, r3
   1a7fc:	str	r1, [sp, #36]	; 0x24
   1a800:	add	r3, sp, #4
   1a804:	mov	r1, #3
   1a808:	str	r3, [sp, #20]
   1a80c:	str	r1, [sp, #24]
   1a810:	add	r3, sp, #8
   1a814:	mov	r5, #5
   1a818:	mov	ip, #4
   1a81c:	add	r1, sp, #12
   1a820:	str	r6, [sp, #12]
   1a824:	str	r5, [sp, #16]
   1a828:	str	r3, [sp, #28]
   1a82c:	str	ip, [sp, #32]
   1a830:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1a834:	cmp	r0, #0
   1a838:	blt	1a878 <__snprintf_chk@plt+0x97a0>
   1a83c:	ldrb	r0, [sp, #8]
   1a840:	cmp	r0, #0
   1a844:	moveq	r3, r0
   1a848:	bne	1a868 <__snprintf_chk@plt+0x9790>
   1a84c:	ldr	r1, [sp, #36]	; 0x24
   1a850:	ldr	r2, [r4]
   1a854:	mov	r0, r3
   1a858:	cmp	r1, r2
   1a85c:	bne	1a880 <__snprintf_chk@plt+0x97a8>
   1a860:	add	sp, sp, #40	; 0x28
   1a864:	pop	{r4, r5, r6, pc}
   1a868:	bl	10fe8 <__errno_location@plt>
   1a86c:	mvn	r3, #0
   1a870:	str	r5, [r0]
   1a874:	b	1a84c <__snprintf_chk@plt+0x9774>
   1a878:	mvn	r3, #0
   1a87c:	b	1a84c <__snprintf_chk@plt+0x9774>
   1a880:	bl	10e8c <__stack_chk_fail@plt>
   1a884:	andeq	fp, r1, ip, lsl #14
   1a888:	andeq	r0, r0, r4, lsl #2
   1a88c:	andeq	r0, r6, r1
   1a890:	ldr	ip, [pc, #188]	; 1a954 <__snprintf_chk@plt+0x987c>
   1a894:	push	{r4, r5, lr}
   1a898:	add	ip, pc, ip
   1a89c:	ldr	lr, [pc, #180]	; 1a958 <__snprintf_chk@plt+0x9880>
   1a8a0:	sub	sp, sp, #44	; 0x2c
   1a8a4:	ldr	r5, [pc, #176]	; 1a95c <__snprintf_chk@plt+0x9884>
   1a8a8:	ldr	r4, [ip, lr]
   1a8ac:	ldrh	ip, [r1, #4]
   1a8b0:	strb	r2, [sp, #28]
   1a8b4:	ldr	r1, [r1]
   1a8b8:	ldr	lr, [r4]
   1a8bc:	mov	r2, r3
   1a8c0:	mov	r3, #0
   1a8c4:	str	r3, [sp, #8]
   1a8c8:	add	r3, sp, #28
   1a8cc:	str	lr, [sp, #36]	; 0x24
   1a8d0:	strh	ip, [sp, #33]	; 0x21
   1a8d4:	str	r1, [sp, #29]
   1a8d8:	mov	lr, #7
   1a8dc:	mov	ip, #1
   1a8e0:	str	r3, [sp, #12]
   1a8e4:	add	r1, sp, #4
   1a8e8:	add	r3, sp, #3
   1a8ec:	str	r5, [sp, #4]
   1a8f0:	str	lr, [sp, #16]
   1a8f4:	str	r3, [sp, #20]
   1a8f8:	str	ip, [sp, #24]
   1a8fc:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1a900:	cmp	r0, #0
   1a904:	blt	1a948 <__snprintf_chk@plt+0x9870>
   1a908:	ldrb	r0, [sp, #3]
   1a90c:	cmp	r0, #0
   1a910:	moveq	r3, r0
   1a914:	bne	1a934 <__snprintf_chk@plt+0x985c>
   1a918:	ldr	r1, [sp, #36]	; 0x24
   1a91c:	ldr	r2, [r4]
   1a920:	mov	r0, r3
   1a924:	cmp	r1, r2
   1a928:	bne	1a950 <__snprintf_chk@plt+0x9878>
   1a92c:	add	sp, sp, #44	; 0x2c
   1a930:	pop	{r4, r5, pc}
   1a934:	bl	10fe8 <__errno_location@plt>
   1a938:	mov	r2, #5
   1a93c:	mvn	r3, #0
   1a940:	str	r2, [r0]
   1a944:	b	1a918 <__snprintf_chk@plt+0x9840>
   1a948:	mvn	r3, #0
   1a94c:	b	1a918 <__snprintf_chk@plt+0x9840>
   1a950:	bl	10e8c <__stack_chk_fail@plt>
   1a954:	andeq	fp, r1, ip, asr #12
   1a958:	andeq	r0, r0, r4, lsl #2
   1a95c:	andseq	r0, r1, r8
   1a960:	ldr	ip, [pc, #188]	; 1aa24 <__snprintf_chk@plt+0x994c>
   1a964:	push	{r4, r5, lr}
   1a968:	add	ip, pc, ip
   1a96c:	ldr	lr, [pc, #180]	; 1aa28 <__snprintf_chk@plt+0x9950>
   1a970:	sub	sp, sp, #44	; 0x2c
   1a974:	ldr	r5, [pc, #176]	; 1aa2c <__snprintf_chk@plt+0x9954>
   1a978:	ldr	r4, [ip, lr]
   1a97c:	ldrh	ip, [r1, #4]
   1a980:	strb	r2, [sp, #28]
   1a984:	ldr	r1, [r1]
   1a988:	ldr	lr, [r4]
   1a98c:	mov	r2, r3
   1a990:	mov	r3, #0
   1a994:	str	r3, [sp, #8]
   1a998:	add	r3, sp, #28
   1a99c:	str	lr, [sp, #36]	; 0x24
   1a9a0:	strh	ip, [sp, #33]	; 0x21
   1a9a4:	str	r1, [sp, #29]
   1a9a8:	mov	lr, #7
   1a9ac:	mov	ip, #1
   1a9b0:	str	r3, [sp, #12]
   1a9b4:	add	r1, sp, #4
   1a9b8:	add	r3, sp, #3
   1a9bc:	str	r5, [sp, #4]
   1a9c0:	str	lr, [sp, #16]
   1a9c4:	str	r3, [sp, #20]
   1a9c8:	str	ip, [sp, #24]
   1a9cc:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1a9d0:	cmp	r0, #0
   1a9d4:	blt	1aa18 <__snprintf_chk@plt+0x9940>
   1a9d8:	ldrb	r0, [sp, #3]
   1a9dc:	cmp	r0, #0
   1a9e0:	moveq	r3, r0
   1a9e4:	bne	1aa04 <__snprintf_chk@plt+0x992c>
   1a9e8:	ldr	r1, [sp, #36]	; 0x24
   1a9ec:	ldr	r2, [r4]
   1a9f0:	mov	r0, r3
   1a9f4:	cmp	r1, r2
   1a9f8:	bne	1aa20 <__snprintf_chk@plt+0x9948>
   1a9fc:	add	sp, sp, #44	; 0x2c
   1aa00:	pop	{r4, r5, pc}
   1aa04:	bl	10fe8 <__errno_location@plt>
   1aa08:	mov	r2, #5
   1aa0c:	mvn	r3, #0
   1aa10:	str	r2, [r0]
   1aa14:	b	1a9e8 <__snprintf_chk@plt+0x9910>
   1aa18:	mvn	r3, #0
   1aa1c:	b	1a9e8 <__snprintf_chk@plt+0x9910>
   1aa20:	bl	10e8c <__stack_chk_fail@plt>
   1aa24:	andeq	fp, r1, ip, ror r5
   1aa28:	andeq	r0, r0, r4, lsl #2
   1aa2c:	andseq	r0, r2, r8
   1aa30:	ldr	r3, [pc, #180]	; 1aaec <__snprintf_chk@plt+0x9a14>
   1aa34:	ldr	ip, [pc, #180]	; 1aaf0 <__snprintf_chk@plt+0x9a18>
   1aa38:	add	r3, pc, r3
   1aa3c:	push	{r4, r5, lr}
   1aa40:	mov	r4, r1
   1aa44:	ldr	r5, [r3, ip]
   1aa48:	sub	sp, sp, #36	; 0x24
   1aa4c:	ldr	r1, [pc, #160]	; 1aaf4 <__snprintf_chk@plt+0x9a1c>
   1aa50:	ldr	r3, [r5]
   1aa54:	str	r1, [sp, #4]
   1aa58:	mov	r1, #0
   1aa5c:	str	r3, [sp, #28]
   1aa60:	str	r1, [sp, #12]
   1aa64:	strh	r1, [sp]
   1aa68:	str	r1, [sp, #8]
   1aa6c:	str	r1, [sp, #16]
   1aa70:	mov	ip, #2
   1aa74:	mov	r3, sp
   1aa78:	add	r1, sp, #4
   1aa7c:	str	r3, [sp, #20]
   1aa80:	str	ip, [sp, #24]
   1aa84:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1aa88:	cmp	r0, #0
   1aa8c:	blt	1aae0 <__snprintf_chk@plt+0x9a08>
   1aa90:	ldrb	r0, [sp]
   1aa94:	cmp	r0, #0
   1aa98:	bne	1aacc <__snprintf_chk@plt+0x99f4>
   1aa9c:	cmp	r4, #0
   1aaa0:	moveq	r3, r4
   1aaa4:	ldrbne	r2, [sp, #1]
   1aaa8:	movne	r3, r0
   1aaac:	strbne	r2, [r4]
   1aab0:	ldr	r1, [sp, #28]
   1aab4:	ldr	r2, [r5]
   1aab8:	mov	r0, r3
   1aabc:	cmp	r1, r2
   1aac0:	bne	1aae8 <__snprintf_chk@plt+0x9a10>
   1aac4:	add	sp, sp, #36	; 0x24
   1aac8:	pop	{r4, r5, pc}
   1aacc:	bl	10fe8 <__errno_location@plt>
   1aad0:	mov	r2, #5
   1aad4:	mvn	r3, #0
   1aad8:	str	r2, [r0]
   1aadc:	b	1aab0 <__snprintf_chk@plt+0x99d8>
   1aae0:	mvn	r3, #0
   1aae4:	b	1aab0 <__snprintf_chk@plt+0x99d8>
   1aae8:	bl	10e8c <__stack_chk_fail@plt>
   1aaec:	andeq	fp, r1, ip, lsr #9
   1aaf0:	andeq	r0, r0, r4, lsl #2
   1aaf4:	andeq	r0, pc, r8
   1aaf8:	ldr	r3, [pc, #160]	; 1aba0 <__snprintf_chk@plt+0x9ac8>
   1aafc:	ldr	ip, [pc, #160]	; 1aba4 <__snprintf_chk@plt+0x9acc>
   1ab00:	add	r3, pc, r3
   1ab04:	push	{r4, lr}
   1ab08:	mov	r2, r1
   1ab0c:	ldr	r4, [r3, ip]
   1ab10:	sub	sp, sp, #32
   1ab14:	ldr	r1, [pc, #140]	; 1aba8 <__snprintf_chk@plt+0x9ad0>
   1ab18:	ldr	r3, [r4]
   1ab1c:	str	r1, [sp, #4]
   1ab20:	mov	r1, #0
   1ab24:	str	r3, [sp, #28]
   1ab28:	str	r1, [sp, #12]
   1ab2c:	str	r1, [sp, #8]
   1ab30:	str	r1, [sp, #16]
   1ab34:	mov	ip, #1
   1ab38:	add	r3, sp, #3
   1ab3c:	add	r1, sp, #4
   1ab40:	str	r3, [sp, #20]
   1ab44:	str	ip, [sp, #24]
   1ab48:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1ab4c:	cmp	r0, #0
   1ab50:	blt	1ab94 <__snprintf_chk@plt+0x9abc>
   1ab54:	ldrb	r0, [sp, #3]
   1ab58:	cmp	r0, #0
   1ab5c:	moveq	r3, r0
   1ab60:	bne	1ab80 <__snprintf_chk@plt+0x9aa8>
   1ab64:	ldr	r1, [sp, #28]
   1ab68:	ldr	r2, [r4]
   1ab6c:	mov	r0, r3
   1ab70:	cmp	r1, r2
   1ab74:	bne	1ab9c <__snprintf_chk@plt+0x9ac4>
   1ab78:	add	sp, sp, #32
   1ab7c:	pop	{r4, pc}
   1ab80:	bl	10fe8 <__errno_location@plt>
   1ab84:	mov	r2, #5
   1ab88:	mvn	r3, #0
   1ab8c:	str	r2, [r0]
   1ab90:	b	1ab64 <__snprintf_chk@plt+0x9a8c>
   1ab94:	mvn	r3, #0
   1ab98:	b	1ab64 <__snprintf_chk@plt+0x9a8c>
   1ab9c:	bl	10e8c <__stack_chk_fail@plt>
   1aba0:	andeq	fp, r1, r4, ror #7
   1aba4:	andeq	r0, r0, r4, lsl #2
   1aba8:	andseq	r0, r0, r8
   1abac:	ldr	ip, [pc, #304]	; 1ace4 <__snprintf_chk@plt+0x9c0c>
   1abb0:	push	{r4, r5, r6, r7, r8, r9, lr}
   1abb4:	add	ip, pc, ip
   1abb8:	ldr	lr, [pc, #296]	; 1ace8 <__snprintf_chk@plt+0x9c10>
   1abbc:	sub	sp, sp, #76	; 0x4c
   1abc0:	mov	r8, r1
   1abc4:	ldr	r6, [ip, lr]
   1abc8:	mov	r9, r2
   1abcc:	mov	r7, r0
   1abd0:	ldr	lr, [r6]
   1abd4:	mov	r2, #33	; 0x21
   1abd8:	mov	r1, #0
   1abdc:	add	r0, sp, #34	; 0x22
   1abe0:	mov	r5, r3
   1abe4:	str	lr, [sp, #68]	; 0x44
   1abe8:	ldr	r4, [sp, #104]	; 0x68
   1abec:	bl	11018 <memset@plt>
   1abf0:	ldrh	r2, [r8, #4]
   1abf4:	ldr	r3, [r8]
   1abf8:	cmp	r5, #0
   1abfc:	strb	r9, [sp, #28]
   1ac00:	strh	r2, [sp, #33]	; 0x21
   1ac04:	str	r3, [sp, #29]
   1ac08:	beq	1ac2c <__snprintf_chk@plt+0x9b54>
   1ac0c:	ldr	r2, [r5, #4]
   1ac10:	ldr	r0, [r5, #8]
   1ac14:	str	r2, [sp, #39]	; 0x27
   1ac18:	ldr	r1, [r5, #12]
   1ac1c:	ldr	r2, [r5]
   1ac20:	str	r0, [sp, #43]	; 0x2b
   1ac24:	str	r1, [sp, #47]	; 0x2f
   1ac28:	str	r2, [sp, #35]	; 0x23
   1ac2c:	cmp	r4, #0
   1ac30:	beq	1ac54 <__snprintf_chk@plt+0x9b7c>
   1ac34:	ldr	r2, [r4, #4]
   1ac38:	ldr	r0, [r4, #8]
   1ac3c:	str	r2, [sp, #55]	; 0x37
   1ac40:	ldr	r1, [r4, #12]
   1ac44:	ldr	r2, [r4]
   1ac48:	str	r0, [sp, #59]	; 0x3b
   1ac4c:	str	r1, [sp, #63]	; 0x3f
   1ac50:	str	r2, [sp, #51]	; 0x33
   1ac54:	ldr	r2, [pc, #144]	; 1acec <__snprintf_chk@plt+0x9c14>
   1ac58:	mov	r3, #0
   1ac5c:	mov	r1, #39	; 0x27
   1ac60:	strd	r2, [sp, #4]
   1ac64:	add	r3, sp, #28
   1ac68:	mov	ip, #1
   1ac6c:	str	r3, [sp, #12]
   1ac70:	str	r1, [sp, #16]
   1ac74:	add	r3, sp, #3
   1ac78:	mov	r0, r7
   1ac7c:	ldr	r2, [sp, #108]	; 0x6c
   1ac80:	add	r1, sp, #4
   1ac84:	str	r3, [sp, #20]
   1ac88:	str	ip, [sp, #24]
   1ac8c:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1ac90:	cmp	r0, #0
   1ac94:	blt	1acd8 <__snprintf_chk@plt+0x9c00>
   1ac98:	ldrb	r0, [sp, #3]
   1ac9c:	cmp	r0, #0
   1aca0:	moveq	r3, r0
   1aca4:	bne	1acc4 <__snprintf_chk@plt+0x9bec>
   1aca8:	ldr	r1, [sp, #68]	; 0x44
   1acac:	ldr	r2, [r6]
   1acb0:	mov	r0, r3
   1acb4:	cmp	r1, r2
   1acb8:	bne	1ace0 <__snprintf_chk@plt+0x9c08>
   1acbc:	add	sp, sp, #76	; 0x4c
   1acc0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1acc4:	bl	10fe8 <__errno_location@plt>
   1acc8:	mov	r2, #5
   1accc:	mvn	r3, #0
   1acd0:	str	r2, [r0]
   1acd4:	b	1aca8 <__snprintf_chk@plt+0x9bd0>
   1acd8:	mvn	r3, #0
   1acdc:	b	1aca8 <__snprintf_chk@plt+0x9bd0>
   1ace0:	bl	10e8c <__stack_chk_fail@plt>
   1ace4:	andeq	fp, r1, r0, lsr r3
   1ace8:	andeq	r0, r0, r4, lsl #2
   1acec:	eoreq	r0, r7, r8
   1acf0:	ldr	ip, [pc, #188]	; 1adb4 <__snprintf_chk@plt+0x9cdc>
   1acf4:	push	{r4, r5, lr}
   1acf8:	add	ip, pc, ip
   1acfc:	ldr	lr, [pc, #180]	; 1adb8 <__snprintf_chk@plt+0x9ce0>
   1ad00:	sub	sp, sp, #44	; 0x2c
   1ad04:	ldr	r5, [pc, #176]	; 1adbc <__snprintf_chk@plt+0x9ce4>
   1ad08:	ldr	r4, [ip, lr]
   1ad0c:	ldrh	ip, [r1, #4]
   1ad10:	strb	r2, [sp, #28]
   1ad14:	ldr	r1, [r1]
   1ad18:	ldr	lr, [r4]
   1ad1c:	mov	r2, r3
   1ad20:	mov	r3, #0
   1ad24:	str	r3, [sp, #8]
   1ad28:	add	r3, sp, #28
   1ad2c:	str	lr, [sp, #36]	; 0x24
   1ad30:	strh	ip, [sp, #33]	; 0x21
   1ad34:	str	r1, [sp, #29]
   1ad38:	mov	lr, #7
   1ad3c:	mov	ip, #1
   1ad40:	str	r3, [sp, #12]
   1ad44:	add	r1, sp, #4
   1ad48:	add	r3, sp, #3
   1ad4c:	str	r5, [sp, #4]
   1ad50:	str	lr, [sp, #16]
   1ad54:	str	r3, [sp, #20]
   1ad58:	str	ip, [sp, #24]
   1ad5c:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1ad60:	cmp	r0, #0
   1ad64:	blt	1ada8 <__snprintf_chk@plt+0x9cd0>
   1ad68:	ldrb	r0, [sp, #3]
   1ad6c:	cmp	r0, #0
   1ad70:	moveq	r3, r0
   1ad74:	bne	1ad94 <__snprintf_chk@plt+0x9cbc>
   1ad78:	ldr	r1, [sp, #36]	; 0x24
   1ad7c:	ldr	r2, [r4]
   1ad80:	mov	r0, r3
   1ad84:	cmp	r1, r2
   1ad88:	bne	1adb0 <__snprintf_chk@plt+0x9cd8>
   1ad8c:	add	sp, sp, #44	; 0x2c
   1ad90:	pop	{r4, r5, pc}
   1ad94:	bl	10fe8 <__errno_location@plt>
   1ad98:	mov	r2, #5
   1ad9c:	mvn	r3, #0
   1ada0:	str	r2, [r0]
   1ada4:	b	1ad78 <__snprintf_chk@plt+0x9ca0>
   1ada8:	mvn	r3, #0
   1adac:	b	1ad78 <__snprintf_chk@plt+0x9ca0>
   1adb0:	bl	10e8c <__stack_chk_fail@plt>
   1adb4:	andeq	fp, r1, ip, ror #3
   1adb8:	andeq	r0, r0, r4, lsl #2
   1adbc:	eoreq	r0, r8, r8
   1adc0:	ldr	r3, [pc, #160]	; 1ae68 <__snprintf_chk@plt+0x9d90>
   1adc4:	ldr	ip, [pc, #160]	; 1ae6c <__snprintf_chk@plt+0x9d94>
   1adc8:	add	r3, pc, r3
   1adcc:	push	{r4, lr}
   1add0:	mov	r2, r1
   1add4:	ldr	r4, [r3, ip]
   1add8:	sub	sp, sp, #32
   1addc:	ldr	r1, [pc, #140]	; 1ae70 <__snprintf_chk@plt+0x9d98>
   1ade0:	ldr	r3, [r4]
   1ade4:	str	r1, [sp, #4]
   1ade8:	mov	r1, #0
   1adec:	str	r3, [sp, #28]
   1adf0:	str	r1, [sp, #12]
   1adf4:	str	r1, [sp, #8]
   1adf8:	str	r1, [sp, #16]
   1adfc:	mov	ip, #1
   1ae00:	add	r3, sp, #3
   1ae04:	add	r1, sp, #4
   1ae08:	str	r3, [sp, #20]
   1ae0c:	str	ip, [sp, #24]
   1ae10:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1ae14:	cmp	r0, #0
   1ae18:	blt	1ae5c <__snprintf_chk@plt+0x9d84>
   1ae1c:	ldrb	r0, [sp, #3]
   1ae20:	cmp	r0, #0
   1ae24:	moveq	r3, r0
   1ae28:	bne	1ae48 <__snprintf_chk@plt+0x9d70>
   1ae2c:	ldr	r1, [sp, #28]
   1ae30:	ldr	r2, [r4]
   1ae34:	mov	r0, r3
   1ae38:	cmp	r1, r2
   1ae3c:	bne	1ae64 <__snprintf_chk@plt+0x9d8c>
   1ae40:	add	sp, sp, #32
   1ae44:	pop	{r4, pc}
   1ae48:	bl	10fe8 <__errno_location@plt>
   1ae4c:	mov	r2, #5
   1ae50:	mvn	r3, #0
   1ae54:	str	r2, [r0]
   1ae58:	b	1ae2c <__snprintf_chk@plt+0x9d54>
   1ae5c:	mvn	r3, #0
   1ae60:	b	1ae2c <__snprintf_chk@plt+0x9d54>
   1ae64:	bl	10e8c <__stack_chk_fail@plt>
   1ae68:	andeq	fp, r1, ip, lsl r1
   1ae6c:	andeq	r0, r0, r4, lsl #2
   1ae70:	eoreq	r0, r9, r8
   1ae74:	ldr	r3, [pc, #180]	; 1af30 <__snprintf_chk@plt+0x9e58>
   1ae78:	ldr	ip, [pc, #180]	; 1af34 <__snprintf_chk@plt+0x9e5c>
   1ae7c:	add	r3, pc, r3
   1ae80:	push	{r4, r5, lr}
   1ae84:	mov	r4, r1
   1ae88:	ldr	r5, [r3, ip]
   1ae8c:	sub	sp, sp, #36	; 0x24
   1ae90:	ldr	r1, [pc, #160]	; 1af38 <__snprintf_chk@plt+0x9e60>
   1ae94:	ldr	r3, [r5]
   1ae98:	str	r1, [sp, #4]
   1ae9c:	mov	r1, #0
   1aea0:	str	r3, [sp, #28]
   1aea4:	str	r1, [sp, #12]
   1aea8:	strh	r1, [sp]
   1aeac:	str	r1, [sp, #8]
   1aeb0:	str	r1, [sp, #16]
   1aeb4:	mov	ip, #2
   1aeb8:	mov	r3, sp
   1aebc:	add	r1, sp, #4
   1aec0:	str	r3, [sp, #20]
   1aec4:	str	ip, [sp, #24]
   1aec8:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1aecc:	cmp	r0, #0
   1aed0:	blt	1af24 <__snprintf_chk@plt+0x9e4c>
   1aed4:	ldrb	r0, [sp]
   1aed8:	cmp	r0, #0
   1aedc:	bne	1af10 <__snprintf_chk@plt+0x9e38>
   1aee0:	cmp	r4, #0
   1aee4:	moveq	r3, r4
   1aee8:	ldrbne	r2, [sp, #1]
   1aeec:	movne	r3, r0
   1aef0:	strbne	r2, [r4]
   1aef4:	ldr	r1, [sp, #28]
   1aef8:	ldr	r2, [r5]
   1aefc:	mov	r0, r3
   1af00:	cmp	r1, r2
   1af04:	bne	1af2c <__snprintf_chk@plt+0x9e54>
   1af08:	add	sp, sp, #36	; 0x24
   1af0c:	pop	{r4, r5, pc}
   1af10:	bl	10fe8 <__errno_location@plt>
   1af14:	mov	r2, #5
   1af18:	mvn	r3, #0
   1af1c:	str	r2, [r0]
   1af20:	b	1aef4 <__snprintf_chk@plt+0x9e1c>
   1af24:	mvn	r3, #0
   1af28:	b	1aef4 <__snprintf_chk@plt+0x9e1c>
   1af2c:	bl	10e8c <__stack_chk_fail@plt>
   1af30:	andeq	fp, r1, r8, rrx
   1af34:	andeq	r0, r0, r4, lsl #2
   1af38:	eoreq	r0, sl, r8
   1af3c:	ldr	r3, [pc, #164]	; 1afe8 <__snprintf_chk@plt+0x9f10>
   1af40:	ldr	ip, [pc, #164]	; 1afec <__snprintf_chk@plt+0x9f14>
   1af44:	add	r3, pc, r3
   1af48:	push	{r4, lr}
   1af4c:	sub	sp, sp, #32
   1af50:	ldr	r4, [r3, ip]
   1af54:	strb	r1, [sp]
   1af58:	mov	r3, #0
   1af5c:	ldr	r1, [r4]
   1af60:	ldr	lr, [pc, #136]	; 1aff0 <__snprintf_chk@plt+0x9f18>
   1af64:	str	r3, [sp, #8]
   1af68:	mov	r3, sp
   1af6c:	mov	ip, #1
   1af70:	str	r1, [sp, #28]
   1af74:	str	r3, [sp, #12]
   1af78:	add	r1, sp, #4
   1af7c:	add	r3, sp, #3
   1af80:	str	lr, [sp, #4]
   1af84:	str	ip, [sp, #16]
   1af88:	str	ip, [sp, #24]
   1af8c:	str	r3, [sp, #20]
   1af90:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1af94:	cmp	r0, #0
   1af98:	blt	1afdc <__snprintf_chk@plt+0x9f04>
   1af9c:	ldrb	r0, [sp, #3]
   1afa0:	cmp	r0, #0
   1afa4:	moveq	r3, r0
   1afa8:	bne	1afc8 <__snprintf_chk@plt+0x9ef0>
   1afac:	ldr	r1, [sp, #28]
   1afb0:	ldr	r2, [r4]
   1afb4:	mov	r0, r3
   1afb8:	cmp	r1, r2
   1afbc:	bne	1afe4 <__snprintf_chk@plt+0x9f0c>
   1afc0:	add	sp, sp, #32
   1afc4:	pop	{r4, pc}
   1afc8:	bl	10fe8 <__errno_location@plt>
   1afcc:	mov	r2, #5
   1afd0:	mvn	r3, #0
   1afd4:	str	r2, [r0]
   1afd8:	b	1afac <__snprintf_chk@plt+0x9ed4>
   1afdc:	mvn	r3, #0
   1afe0:	b	1afac <__snprintf_chk@plt+0x9ed4>
   1afe4:	bl	10e8c <__stack_chk_fail@plt>
   1afe8:	andeq	sl, r1, r0, lsr #31
   1afec:	andeq	r0, r0, r4, lsl #2
   1aff0:	eoreq	r0, sp, r8
   1aff4:	ldr	ip, [pc, #188]	; 1b0b8 <__snprintf_chk@plt+0x9fe0>
   1aff8:	push	{r4, r5, r6, r7, lr}
   1affc:	add	ip, pc, ip
   1b000:	ldr	lr, [pc, #180]	; 1b0bc <__snprintf_chk@plt+0x9fe4>
   1b004:	sub	sp, sp, #284	; 0x11c
   1b008:	mov	r5, r1
   1b00c:	ldr	r6, [ip, lr]
   1b010:	mov	r1, ip
   1b014:	mov	r7, r2
   1b018:	ldr	ip, [pc, #160]	; 1b0c0 <__snprintf_chk@plt+0x9fe8>
   1b01c:	mov	r2, r3
   1b020:	ldr	r3, [r6]
   1b024:	mov	r1, #0
   1b028:	str	ip, [sp]
   1b02c:	str	r3, [sp, #276]	; 0x114
   1b030:	str	r1, [sp, #8]
   1b034:	str	r1, [sp, #4]
   1b038:	str	r1, [sp, #12]
   1b03c:	mov	ip, #249	; 0xf9
   1b040:	add	r3, sp, #24
   1b044:	mov	r1, sp
   1b048:	str	r3, [sp, #16]
   1b04c:	str	ip, [sp, #20]
   1b050:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1b054:	cmp	r0, #0
   1b058:	blt	1b0ac <__snprintf_chk@plt+0x9fd4>
   1b05c:	ldrb	r4, [sp, #24]
   1b060:	cmp	r4, #0
   1b064:	bne	1b098 <__snprintf_chk@plt+0x9fc0>
   1b068:	mov	r2, r5
   1b06c:	mov	r0, r7
   1b070:	add	r1, sp, #25
   1b074:	strb	r4, [sp, #272]	; 0x110
   1b078:	bl	11030 <strncpy@plt>
   1b07c:	ldr	r2, [sp, #276]	; 0x114
   1b080:	ldr	r3, [r6]
   1b084:	mov	r0, r4
   1b088:	cmp	r2, r3
   1b08c:	bne	1b0b4 <__snprintf_chk@plt+0x9fdc>
   1b090:	add	sp, sp, #284	; 0x11c
   1b094:	pop	{r4, r5, r6, r7, pc}
   1b098:	bl	10fe8 <__errno_location@plt>
   1b09c:	mov	r3, #5
   1b0a0:	mvn	r4, #0
   1b0a4:	str	r3, [r0]
   1b0a8:	b	1b07c <__snprintf_chk@plt+0x9fa4>
   1b0ac:	mvn	r4, #0
   1b0b0:	b	1b07c <__snprintf_chk@plt+0x9fa4>
   1b0b4:	bl	10e8c <__stack_chk_fail@plt>
   1b0b8:	andeq	sl, r1, r8, ror #29
   1b0bc:	andeq	r0, r0, r4, lsl #2
   1b0c0:	andseq	r0, r4, r3
   1b0c4:	ldr	ip, [pc, #156]	; 1b168 <__snprintf_chk@plt+0xa090>
   1b0c8:	ldr	r3, [pc, #156]	; 1b16c <__snprintf_chk@plt+0xa094>
   1b0cc:	add	ip, pc, ip
   1b0d0:	push	{r4, r5, r6, r7, r8, lr}
   1b0d4:	sub	sp, sp, #280	; 0x118
   1b0d8:	ldr	r4, [ip, r3]
   1b0dc:	mov	r5, #248	; 0xf8
   1b0e0:	add	r3, sp, #28
   1b0e4:	ldr	lr, [r4]
   1b0e8:	mov	r6, r0
   1b0ec:	mov	r8, r1
   1b0f0:	mov	r0, r3
   1b0f4:	mov	r7, r2
   1b0f8:	mov	r1, #0
   1b0fc:	mov	r2, r5
   1b100:	str	lr, [sp, #276]	; 0x114
   1b104:	bl	11018 <memset@plt>
   1b108:	mov	r1, r8
   1b10c:	mov	r2, #247	; 0xf7
   1b110:	bl	11030 <strncpy@plt>
   1b114:	ldr	lr, [pc, #84]	; 1b170 <__snprintf_chk@plt+0xa098>
   1b118:	mov	ip, #0
   1b11c:	mov	r2, r7
   1b120:	add	r1, sp, #4
   1b124:	str	r5, [sp, #16]
   1b128:	str	ip, [sp, #20]
   1b12c:	str	ip, [sp, #8]
   1b130:	str	ip, [sp, #24]
   1b134:	str	lr, [sp, #4]
   1b138:	mov	r3, r0
   1b13c:	mov	r0, r6
   1b140:	str	r3, [sp, #12]
   1b144:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1b148:	ldr	r2, [sp, #276]	; 0x114
   1b14c:	ldr	r3, [r4]
   1b150:	cmp	r2, r3
   1b154:	bne	1b164 <__snprintf_chk@plt+0xa08c>
   1b158:	asr	r0, r0, #31
   1b15c:	add	sp, sp, #280	; 0x118
   1b160:	pop	{r4, r5, r6, r7, r8, pc}
   1b164:	bl	10e8c <__stack_chk_fail@plt>
   1b168:	andeq	sl, r1, r8, lsl lr
   1b16c:	andeq	r0, r0, r4, lsl #2
   1b170:	andseq	r0, r3, r3
   1b174:	ldr	ip, [pc, #228]	; 1b260 <__snprintf_chk@plt+0xa188>
   1b178:	push	{r4, r5, r6, lr}
   1b17c:	add	ip, pc, ip
   1b180:	ldr	lr, [pc, #220]	; 1b264 <__snprintf_chk@plt+0xa18c>
   1b184:	sub	sp, sp, #296	; 0x128
   1b188:	mov	r4, r0
   1b18c:	ldr	r5, [ip, lr]
   1b190:	ldr	r0, [r1]
   1b194:	ldrh	r6, [r1, #4]
   1b198:	ldr	ip, [r5]
   1b19c:	add	r1, sp, #36	; 0x24
   1b1a0:	str	r0, [sp, #24]
   1b1a4:	str	r1, [sp, #16]
   1b1a8:	mov	r0, r4
   1b1ac:	str	ip, [sp, #292]	; 0x124
   1b1b0:	add	r1, sp, #24
   1b1b4:	mov	ip, #0
   1b1b8:	ldr	r4, [pc, #168]	; 1b268 <__snprintf_chk@plt+0xa190>
   1b1bc:	strh	ip, [sp, #30]
   1b1c0:	mov	lr, #10
   1b1c4:	strb	r2, [sp, #30]
   1b1c8:	mov	ip, #7
   1b1cc:	strh	r3, [sp, #32]
   1b1d0:	str	r1, [sp, #8]
   1b1d4:	mov	r3, #255	; 0xff
   1b1d8:	ldr	r2, [sp, #320]	; 0x140
   1b1dc:	mov	r1, sp
   1b1e0:	strh	r6, [sp, #28]
   1b1e4:	str	r4, [sp]
   1b1e8:	str	lr, [sp, #12]
   1b1ec:	str	ip, [sp, #4]
   1b1f0:	str	r3, [sp, #20]
   1b1f4:	ldr	r6, [sp, #316]	; 0x13c
   1b1f8:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1b1fc:	cmp	r0, #0
   1b200:	blt	1b254 <__snprintf_chk@plt+0xa17c>
   1b204:	ldrb	r4, [sp, #36]	; 0x24
   1b208:	cmp	r4, #0
   1b20c:	bne	1b240 <__snprintf_chk@plt+0xa168>
   1b210:	mov	r0, r6
   1b214:	ldr	r2, [sp, #312]	; 0x138
   1b218:	add	r1, sp, #43	; 0x2b
   1b21c:	strb	r4, [sp, #290]	; 0x122
   1b220:	bl	11030 <strncpy@plt>
   1b224:	ldr	r2, [sp, #292]	; 0x124
   1b228:	ldr	r3, [r5]
   1b22c:	mov	r0, r4
   1b230:	cmp	r2, r3
   1b234:	bne	1b25c <__snprintf_chk@plt+0xa184>
   1b238:	add	sp, sp, #296	; 0x128
   1b23c:	pop	{r4, r5, r6, pc}
   1b240:	bl	10fe8 <__errno_location@plt>
   1b244:	mov	r3, #5
   1b248:	mvn	r4, #0
   1b24c:	str	r3, [r0]
   1b250:	b	1b224 <__snprintf_chk@plt+0xa14c>
   1b254:	mvn	r4, #0
   1b258:	b	1b224 <__snprintf_chk@plt+0xa14c>
   1b25c:	bl	10e8c <__stack_chk_fail@plt>
   1b260:	andeq	sl, r1, r8, ror #26
   1b264:	andeq	r0, r0, r4, lsl #2
   1b268:	andseq	r0, r9, r1
   1b26c:	push	{lr}		; (str lr, [sp, #-4]!)
   1b270:	sub	sp, sp, #20
   1b274:	ldr	ip, [sp, #24]
   1b278:	strd	r2, [sp]
   1b27c:	str	ip, [sp, #8]
   1b280:	mov	r3, #0
   1b284:	mov	r2, #2
   1b288:	bl	1b174 <__snprintf_chk@plt+0xa09c>
   1b28c:	add	sp, sp, #20
   1b290:	pop	{pc}		; (ldr pc, [sp], #4)
   1b294:	ldr	r3, [pc, #128]	; 1b31c <__snprintf_chk@plt+0xa244>
   1b298:	ldr	ip, [pc, #128]	; 1b320 <__snprintf_chk@plt+0xa248>
   1b29c:	add	r3, pc, r3
   1b2a0:	push	{r4, lr}
   1b2a4:	mov	lr, r0
   1b2a8:	ldr	r4, [r3, ip]
   1b2ac:	ldr	r0, [r1]
   1b2b0:	ldrh	r1, [r1, #4]
   1b2b4:	sub	sp, sp, #40	; 0x28
   1b2b8:	ldr	ip, [r4]
   1b2bc:	str	r0, [sp, #28]
   1b2c0:	strh	r1, [sp, #32]
   1b2c4:	mov	r0, lr
   1b2c8:	mov	r1, #0
   1b2cc:	ldr	lr, [pc, #80]	; 1b324 <__snprintf_chk@plt+0xa24c>
   1b2d0:	str	ip, [sp, #36]	; 0x24
   1b2d4:	str	r1, [sp, #20]
   1b2d8:	mov	ip, #6
   1b2dc:	str	r1, [sp, #8]
   1b2e0:	str	r1, [sp, #24]
   1b2e4:	add	r1, sp, #4
   1b2e8:	add	r3, sp, #28
   1b2ec:	str	r3, [sp, #12]
   1b2f0:	str	lr, [sp, #4]
   1b2f4:	str	ip, [sp, #16]
   1b2f8:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1b2fc:	ldr	r2, [sp, #36]	; 0x24
   1b300:	ldr	r3, [r4]
   1b304:	cmp	r2, r3
   1b308:	bne	1b318 <__snprintf_chk@plt+0xa240>
   1b30c:	asr	r0, r0, #31
   1b310:	add	sp, sp, #40	; 0x28
   1b314:	pop	{r4, pc}
   1b318:	bl	10e8c <__stack_chk_fail@plt>
   1b31c:	andeq	sl, r1, r8, asr #24
   1b320:	andeq	r0, r0, r4, lsl #2
   1b324:	andseq	r0, sl, r1
   1b328:	ldr	ip, [pc, #204]	; 1b3fc <__snprintf_chk@plt+0xa324>
   1b32c:	push	{r4, r5, lr}
   1b330:	add	ip, pc, ip
   1b334:	ldr	lr, [pc, #196]	; 1b400 <__snprintf_chk@plt+0xa328>
   1b338:	sub	sp, sp, #44	; 0x2c
   1b33c:	mov	r4, r2
   1b340:	ldr	r5, [ip, lr]
   1b344:	strh	r1, [sp]
   1b348:	mov	r2, r3
   1b34c:	ldr	r1, [r5]
   1b350:	mov	r3, ip
   1b354:	ldr	ip, [pc, #168]	; 1b404 <__snprintf_chk@plt+0xa32c>
   1b358:	mov	r3, #12
   1b35c:	str	r1, [sp, #36]	; 0x24
   1b360:	str	r3, [sp, #16]
   1b364:	mov	r1, #2
   1b368:	mov	r3, sp
   1b36c:	str	ip, [sp, #12]
   1b370:	str	r3, [sp, #20]
   1b374:	mov	ip, #8
   1b378:	str	r1, [sp, #24]
   1b37c:	add	r3, sp, #4
   1b380:	add	r1, sp, #12
   1b384:	str	r3, [sp, #28]
   1b388:	str	ip, [sp, #32]
   1b38c:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1b390:	cmp	r0, #0
   1b394:	blt	1b3f0 <__snprintf_chk@plt+0xa318>
   1b398:	ldrb	r0, [sp, #4]
   1b39c:	cmp	r0, #0
   1b3a0:	bne	1b3dc <__snprintf_chk@plt+0xa304>
   1b3a4:	ldrh	ip, [sp, #8]
   1b3a8:	ldrb	r1, [sp, #7]
   1b3ac:	ldrh	r2, [sp, #10]
   1b3b0:	mov	r3, r0
   1b3b4:	strh	ip, [r4]
   1b3b8:	strb	r1, [r4, #6]
   1b3bc:	strh	r2, [r4, #8]
   1b3c0:	ldr	r1, [sp, #36]	; 0x24
   1b3c4:	ldr	r2, [r5]
   1b3c8:	mov	r0, r3
   1b3cc:	cmp	r1, r2
   1b3d0:	bne	1b3f8 <__snprintf_chk@plt+0xa320>
   1b3d4:	add	sp, sp, #44	; 0x2c
   1b3d8:	pop	{r4, r5, pc}
   1b3dc:	bl	10fe8 <__errno_location@plt>
   1b3e0:	mov	r2, #5
   1b3e4:	mvn	r3, #0
   1b3e8:	str	r2, [r0]
   1b3ec:	b	1b3c0 <__snprintf_chk@plt+0xa2e8>
   1b3f0:	mvn	r3, #0
   1b3f4:	b	1b3c0 <__snprintf_chk@plt+0xa2e8>
   1b3f8:	bl	10e8c <__stack_chk_fail@plt>
   1b3fc:			; <UNDEFINED> instruction: 0x0001abb4
   1b400:	andeq	r0, r0, r4, lsl #2
   1b404:	andseq	r0, sp, r1
   1b408:	ldr	ip, [pc, #204]	; 1b4dc <__snprintf_chk@plt+0xa404>
   1b40c:	push	{r4, r5, lr}
   1b410:	add	ip, pc, ip
   1b414:	ldr	lr, [pc, #196]	; 1b4e0 <__snprintf_chk@plt+0xa408>
   1b418:	sub	sp, sp, #52	; 0x34
   1b41c:	mov	r4, r2
   1b420:	ldr	r5, [ip, lr]
   1b424:	mov	r2, r3
   1b428:	strh	r1, [sp, #4]
   1b42c:	mov	r3, ip
   1b430:	ldr	r1, [r5]
   1b434:	ldr	ip, [pc, #168]	; 1b4e4 <__snprintf_chk@plt+0xa40c>
   1b438:	mov	r3, #11
   1b43c:	str	r3, [sp, #12]
   1b440:	str	r3, [sp, #28]
   1b444:	add	r3, sp, #4
   1b448:	str	r1, [sp, #44]	; 0x2c
   1b44c:	str	ip, [sp, #8]
   1b450:	str	r3, [sp, #16]
   1b454:	mov	ip, #2
   1b458:	add	r3, sp, #32
   1b45c:	add	r1, sp, #8
   1b460:	str	ip, [sp, #20]
   1b464:	str	r3, [sp, #24]
   1b468:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1b46c:	cmp	r0, #0
   1b470:	blt	1b4d0 <__snprintf_chk@plt+0xa3f8>
   1b474:	ldrb	r0, [sp, #32]
   1b478:	cmp	r0, #0
   1b47c:	bne	1b4bc <__snprintf_chk@plt+0xa3e4>
   1b480:	cmp	r4, #0
   1b484:	moveq	r3, r4
   1b488:	beq	1b4a0 <__snprintf_chk@plt+0xa3c8>
   1b48c:	ldr	r1, [sp, #35]	; 0x23
   1b490:	ldr	r2, [sp, #39]	; 0x27
   1b494:	mov	r3, r0
   1b498:	str	r1, [r4]
   1b49c:	str	r2, [r4, #4]
   1b4a0:	ldr	r1, [sp, #44]	; 0x2c
   1b4a4:	ldr	r2, [r5]
   1b4a8:	mov	r0, r3
   1b4ac:	cmp	r1, r2
   1b4b0:	bne	1b4d8 <__snprintf_chk@plt+0xa400>
   1b4b4:	add	sp, sp, #52	; 0x34
   1b4b8:	pop	{r4, r5, pc}
   1b4bc:	bl	10fe8 <__errno_location@plt>
   1b4c0:	mov	r2, #5
   1b4c4:	mvn	r3, #0
   1b4c8:	str	r2, [r0]
   1b4cc:	b	1b4a0 <__snprintf_chk@plt+0xa3c8>
   1b4d0:	mvn	r3, #0
   1b4d4:	b	1b4a0 <__snprintf_chk@plt+0xa3c8>
   1b4d8:	bl	10e8c <__stack_chk_fail@plt>
   1b4dc:	ldrdeq	sl, [r1], -r4
   1b4e0:	andeq	r0, r0, r4, lsl #2
   1b4e4:	andseq	r0, fp, r1
   1b4e8:	ldr	ip, [pc, #224]	; 1b5d0 <__snprintf_chk@plt+0xa4f8>
   1b4ec:	push	{r4, r5, r6, lr}
   1b4f0:	add	ip, pc, ip
   1b4f4:	ldr	lr, [pc, #216]	; 1b5d4 <__snprintf_chk@plt+0xa4fc>
   1b4f8:	sub	sp, sp, #48	; 0x30
   1b4fc:	ldr	r4, [pc, #212]	; 1b5d8 <__snprintf_chk@plt+0xa500>
   1b500:	ldr	r5, [ip, lr]
   1b504:	strb	r2, [sp, #2]
   1b508:	strh	r1, [sp]
   1b50c:	ldr	r2, [r5]
   1b510:	mov	r1, #3
   1b514:	str	r2, [sp, #44]	; 0x2c
   1b518:	mov	r6, r3
   1b51c:	mov	r2, sp
   1b520:	mov	r3, #35	; 0x23
   1b524:	str	r3, [sp, #8]
   1b528:	str	r2, [sp, #12]
   1b52c:	mov	r3, #13
   1b530:	str	r1, [sp, #16]
   1b534:	ldr	r2, [sp, #68]	; 0x44
   1b538:	add	ip, sp, #28
   1b53c:	add	r1, sp, #4
   1b540:	str	r4, [sp, #4]
   1b544:	str	ip, [sp, #20]
   1b548:	str	r3, [sp, #24]
   1b54c:	ldr	r4, [sp, #64]	; 0x40
   1b550:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1b554:	cmp	r0, #0
   1b558:	blt	1b5c4 <__snprintf_chk@plt+0xa4ec>
   1b55c:	ldrb	r3, [sp, #28]
   1b560:	cmp	r3, #0
   1b564:	bne	1b5b0 <__snprintf_chk@plt+0xa4d8>
   1b568:	cmp	r6, #0
   1b56c:	ldrbne	r3, [sp, #32]
   1b570:	strbne	r3, [r6]
   1b574:	cmp	r4, #0
   1b578:	moveq	r1, r4
   1b57c:	beq	1b594 <__snprintf_chk@plt+0xa4bc>
   1b580:	ldr	r2, [sp, #33]	; 0x21
   1b584:	ldr	r3, [sp, #37]	; 0x25
   1b588:	mov	r1, #0
   1b58c:	str	r2, [r4]
   1b590:	str	r3, [r4, #4]
   1b594:	ldr	r2, [sp, #44]	; 0x2c
   1b598:	ldr	r3, [r5]
   1b59c:	mov	r0, r1
   1b5a0:	cmp	r2, r3
   1b5a4:	bne	1b5cc <__snprintf_chk@plt+0xa4f4>
   1b5a8:	add	sp, sp, #48	; 0x30
   1b5ac:	pop	{r4, r5, r6, pc}
   1b5b0:	bl	10fe8 <__errno_location@plt>
   1b5b4:	mov	r3, #5
   1b5b8:	mvn	r1, #0
   1b5bc:	str	r3, [r0]
   1b5c0:	b	1b594 <__snprintf_chk@plt+0xa4bc>
   1b5c4:	mvn	r1, #0
   1b5c8:	b	1b594 <__snprintf_chk@plt+0xa4bc>
   1b5cc:	bl	10e8c <__stack_chk_fail@plt>
   1b5d0:	strdeq	sl, [r1], -r4
   1b5d4:	andeq	r0, r0, r4, lsl #2
   1b5d8:	andseq	r0, ip, r1
   1b5dc:	ldr	ip, [pc, #192]	; 1b6a4 <__snprintf_chk@plt+0xa5cc>
   1b5e0:	push	{r4, r5, r6, lr}
   1b5e4:	add	ip, pc, ip
   1b5e8:	ldr	lr, [pc, #184]	; 1b6a8 <__snprintf_chk@plt+0xa5d0>
   1b5ec:	sub	sp, sp, #40	; 0x28
   1b5f0:	mov	r4, r2
   1b5f4:	ldr	r5, [ip, lr]
   1b5f8:	strh	r1, [sp]
   1b5fc:	mov	r2, r3
   1b600:	ldr	r1, [r5]
   1b604:	mov	r3, ip
   1b608:	mov	r3, #28
   1b60c:	ldr	ip, [pc, #152]	; 1b6ac <__snprintf_chk@plt+0xa5d4>
   1b610:	str	r1, [sp, #36]	; 0x24
   1b614:	str	r3, [sp, #16]
   1b618:	mov	r1, #2
   1b61c:	mov	r3, sp
   1b620:	str	r3, [sp, #20]
   1b624:	str	r1, [sp, #24]
   1b628:	add	r3, sp, #4
   1b62c:	mov	r6, #5
   1b630:	add	r1, sp, #12
   1b634:	str	ip, [sp, #12]
   1b638:	str	r3, [sp, #28]
   1b63c:	str	r6, [sp, #32]
   1b640:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1b644:	cmp	r0, #0
   1b648:	blt	1b698 <__snprintf_chk@plt+0xa5c0>
   1b64c:	ldrb	r0, [sp, #4]
   1b650:	cmp	r0, #0
   1b654:	bne	1b688 <__snprintf_chk@plt+0xa5b0>
   1b658:	ldrb	r1, [sp, #8]
   1b65c:	ldrb	r2, [sp, #7]
   1b660:	mov	r3, r0
   1b664:	orr	r2, r2, r1, lsl #8
   1b668:	strh	r2, [r4]
   1b66c:	ldr	r1, [sp, #36]	; 0x24
   1b670:	ldr	r2, [r5]
   1b674:	mov	r0, r3
   1b678:	cmp	r1, r2
   1b67c:	bne	1b6a0 <__snprintf_chk@plt+0xa5c8>
   1b680:	add	sp, sp, #40	; 0x28
   1b684:	pop	{r4, r5, r6, pc}
   1b688:	bl	10fe8 <__errno_location@plt>
   1b68c:	mvn	r3, #0
   1b690:	str	r6, [r0]
   1b694:	b	1b66c <__snprintf_chk@plt+0xa594>
   1b698:	mvn	r3, #0
   1b69c:	b	1b66c <__snprintf_chk@plt+0xa594>
   1b6a0:	bl	10e8c <__stack_chk_fail@plt>
   1b6a4:	andeq	sl, r1, r0, lsl #18
   1b6a8:	andeq	r0, r0, r4, lsl #2
   1b6ac:	andseq	r0, pc, r1
   1b6b0:	ldr	r3, [pc, #212]	; 1b78c <__snprintf_chk@plt+0xa6b4>
   1b6b4:	ldr	ip, [pc, #212]	; 1b790 <__snprintf_chk@plt+0xa6b8>
   1b6b8:	add	r3, pc, r3
   1b6bc:	push	{r4, r5, lr}
   1b6c0:	mov	r4, r1
   1b6c4:	ldr	r5, [r3, ip]
   1b6c8:	sub	sp, sp, #44	; 0x2c
   1b6cc:	ldr	r1, [pc, #192]	; 1b794 <__snprintf_chk@plt+0xa6bc>
   1b6d0:	ldr	r3, [r5]
   1b6d4:	str	r1, [sp, #12]
   1b6d8:	mov	r1, #0
   1b6dc:	str	r3, [sp, #36]	; 0x24
   1b6e0:	str	r1, [sp, #20]
   1b6e4:	str	r1, [sp, #16]
   1b6e8:	str	r1, [sp, #24]
   1b6ec:	mov	ip, #9
   1b6f0:	mov	r3, sp
   1b6f4:	add	r1, sp, #12
   1b6f8:	str	r3, [sp, #28]
   1b6fc:	str	ip, [sp, #32]
   1b700:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1b704:	cmp	r0, #0
   1b708:	blt	1b780 <__snprintf_chk@plt+0xa6a8>
   1b70c:	ldrb	r0, [sp]
   1b710:	cmp	r0, #0
   1b714:	bne	1b76c <__snprintf_chk@plt+0xa694>
   1b718:	ldrb	r3, [sp, #8]
   1b71c:	ldrb	r1, [sp, #7]
   1b720:	ldr	r2, [sp, #4]
   1b724:	ldrb	lr, [sp, #1]
   1b728:	orr	r1, r1, r3, lsl #8
   1b72c:	ldrh	ip, [sp, #2]
   1b730:	strh	r1, [r4, #8]
   1b734:	ldrb	r1, [sp, #4]
   1b738:	mov	r3, r0
   1b73c:	lsr	r2, r2, #8
   1b740:	strh	r2, [r4]
   1b744:	strb	lr, [r4, #2]
   1b748:	strh	ip, [r4, #4]
   1b74c:	strb	r1, [r4, #6]
   1b750:	ldr	r1, [sp, #36]	; 0x24
   1b754:	ldr	r2, [r5]
   1b758:	mov	r0, r3
   1b75c:	cmp	r1, r2
   1b760:	bne	1b788 <__snprintf_chk@plt+0xa6b0>
   1b764:	add	sp, sp, #44	; 0x2c
   1b768:	pop	{r4, r5, pc}
   1b76c:	bl	10fe8 <__errno_location@plt>
   1b770:	mov	r2, #5
   1b774:	mvn	r3, #0
   1b778:	str	r2, [r0]
   1b77c:	b	1b750 <__snprintf_chk@plt+0xa678>
   1b780:	mvn	r3, #0
   1b784:	b	1b750 <__snprintf_chk@plt+0xa678>
   1b788:	bl	10e8c <__stack_chk_fail@plt>
   1b78c:	andeq	sl, r1, ip, lsr #16
   1b790:	andeq	r0, r0, r4, lsl #2
   1b794:	andeq	r0, r1, r4
   1b798:	ldr	r3, [pc, #228]	; 1b884 <__snprintf_chk@plt+0xa7ac>
   1b79c:	ldr	ip, [pc, #228]	; 1b888 <__snprintf_chk@plt+0xa7b0>
   1b7a0:	add	r3, pc, r3
   1b7a4:	push	{r4, r5, lr}
   1b7a8:	mov	r4, r1
   1b7ac:	ldr	r5, [r3, ip]
   1b7b0:	sub	sp, sp, #100	; 0x64
   1b7b4:	ldr	r1, [pc, #208]	; 1b88c <__snprintf_chk@plt+0xa7b4>
   1b7b8:	ldr	r3, [r5]
   1b7bc:	str	r1, [sp]
   1b7c0:	mov	r1, #0
   1b7c4:	str	r3, [sp, #92]	; 0x5c
   1b7c8:	str	r1, [sp, #8]
   1b7cc:	str	r1, [sp, #4]
   1b7d0:	str	r1, [sp, #12]
   1b7d4:	mov	ip, #65	; 0x41
   1b7d8:	add	r3, sp, #24
   1b7dc:	mov	r1, sp
   1b7e0:	str	r3, [sp, #16]
   1b7e4:	str	ip, [sp, #20]
   1b7e8:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1b7ec:	cmp	r0, #0
   1b7f0:	blt	1b878 <__snprintf_chk@plt+0xa7a0>
   1b7f4:	ldrb	r3, [sp, #24]
   1b7f8:	cmp	r3, #0
   1b7fc:	bne	1b864 <__snprintf_chk@plt+0xa78c>
   1b800:	cmp	r4, #0
   1b804:	beq	1b848 <__snprintf_chk@plt+0xa770>
   1b808:	mov	r1, r4
   1b80c:	add	r3, sp, #25
   1b810:	add	ip, sp, #89	; 0x59
   1b814:	ldr	r0, [r3]
   1b818:	ldr	r2, [r3, #4]
   1b81c:	str	r0, [r1]
   1b820:	add	r3, r3, #16
   1b824:	ldr	r0, [r3, #-8]
   1b828:	str	r2, [r1, #4]
   1b82c:	ldr	r2, [r3, #-4]
   1b830:	cmp	r3, ip
   1b834:	str	r0, [r1, #8]
   1b838:	str	r2, [r1, #12]
   1b83c:	add	r1, r1, #16
   1b840:	bne	1b814 <__snprintf_chk@plt+0xa73c>
   1b844:	mov	r4, #0
   1b848:	ldr	r2, [sp, #92]	; 0x5c
   1b84c:	ldr	r3, [r5]
   1b850:	mov	r0, r4
   1b854:	cmp	r2, r3
   1b858:	bne	1b880 <__snprintf_chk@plt+0xa7a8>
   1b85c:	add	sp, sp, #100	; 0x64
   1b860:	pop	{r4, r5, pc}
   1b864:	bl	10fe8 <__errno_location@plt>
   1b868:	mov	r3, #5
   1b86c:	mvn	r4, #0
   1b870:	str	r3, [r0]
   1b874:	b	1b848 <__snprintf_chk@plt+0xa770>
   1b878:	mvn	r4, #0
   1b87c:	b	1b848 <__snprintf_chk@plt+0xa770>
   1b880:	bl	10e8c <__stack_chk_fail@plt>
   1b884:	andeq	sl, r1, r4, asr #14
   1b888:	andeq	r0, r0, r4, lsl #2
   1b88c:	andeq	r0, r2, r4
   1b890:	ldr	r3, [pc, #188]	; 1b954 <__snprintf_chk@plt+0xa87c>
   1b894:	ldr	ip, [pc, #188]	; 1b958 <__snprintf_chk@plt+0xa880>
   1b898:	add	r3, pc, r3
   1b89c:	push	{r4, r5, lr}
   1b8a0:	mov	r4, r1
   1b8a4:	ldr	r5, [r3, ip]
   1b8a8:	sub	sp, sp, #44	; 0x2c
   1b8ac:	ldr	r1, [pc, #168]	; 1b95c <__snprintf_chk@plt+0xa884>
   1b8b0:	ldr	r3, [r5]
   1b8b4:	str	r1, [sp]
   1b8b8:	mov	r1, #0
   1b8bc:	str	r3, [sp, #36]	; 0x24
   1b8c0:	str	r1, [sp, #8]
   1b8c4:	str	r1, [sp, #4]
   1b8c8:	str	r1, [sp, #12]
   1b8cc:	mov	ip, #9
   1b8d0:	add	r3, sp, #24
   1b8d4:	mov	r1, sp
   1b8d8:	str	r3, [sp, #16]
   1b8dc:	str	ip, [sp, #20]
   1b8e0:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1b8e4:	cmp	r0, #0
   1b8e8:	blt	1b948 <__snprintf_chk@plt+0xa870>
   1b8ec:	ldrb	r0, [sp, #24]
   1b8f0:	cmp	r0, #0
   1b8f4:	bne	1b934 <__snprintf_chk@plt+0xa85c>
   1b8f8:	cmp	r4, #0
   1b8fc:	moveq	r3, r4
   1b900:	beq	1b918 <__snprintf_chk@plt+0xa840>
   1b904:	ldr	r1, [sp, #25]
   1b908:	ldr	r2, [sp, #29]
   1b90c:	mov	r3, r0
   1b910:	str	r1, [r4]
   1b914:	str	r2, [r4, #4]
   1b918:	ldr	r1, [sp, #36]	; 0x24
   1b91c:	ldr	r2, [r5]
   1b920:	mov	r0, r3
   1b924:	cmp	r1, r2
   1b928:	bne	1b950 <__snprintf_chk@plt+0xa878>
   1b92c:	add	sp, sp, #44	; 0x2c
   1b930:	pop	{r4, r5, pc}
   1b934:	bl	10fe8 <__errno_location@plt>
   1b938:	mov	r2, #5
   1b93c:	mvn	r3, #0
   1b940:	str	r2, [r0]
   1b944:	b	1b918 <__snprintf_chk@plt+0xa840>
   1b948:	mvn	r3, #0
   1b94c:	b	1b918 <__snprintf_chk@plt+0xa840>
   1b950:	bl	10e8c <__stack_chk_fail@plt>
   1b954:	andeq	sl, r1, ip, asr #12
   1b958:	andeq	r0, r0, r4, lsl #2
   1b95c:	andeq	r0, r3, r4
   1b960:	ldr	ip, [pc, #224]	; 1ba48 <__snprintf_chk@plt+0xa970>
   1b964:	push	{r4, r5, r6, lr}
   1b968:	add	ip, pc, ip
   1b96c:	ldr	lr, [pc, #216]	; 1ba4c <__snprintf_chk@plt+0xa974>
   1b970:	sub	sp, sp, #48	; 0x30
   1b974:	mov	r5, r2
   1b978:	ldr	r6, [ip, lr]
   1b97c:	strb	r1, [sp, #4]
   1b980:	mov	r2, ip
   1b984:	ldr	r1, [r6]
   1b988:	ldr	ip, [pc, #192]	; 1ba50 <__snprintf_chk@plt+0xa978>
   1b98c:	str	r1, [sp, #44]	; 0x2c
   1b990:	mov	r1, #1
   1b994:	str	r1, [sp, #20]
   1b998:	mov	r4, r3
   1b99c:	add	r1, sp, #32
   1b9a0:	mov	r3, #0
   1b9a4:	add	r2, sp, #4
   1b9a8:	str	r3, [sp, #12]
   1b9ac:	str	r2, [sp, #16]
   1b9b0:	mov	r3, #11
   1b9b4:	str	r1, [sp, #24]
   1b9b8:	ldr	r2, [sp, #64]	; 0x40
   1b9bc:	add	r1, sp, #8
   1b9c0:	str	ip, [sp, #8]
   1b9c4:	str	r3, [sp, #28]
   1b9c8:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1b9cc:	cmp	r0, #0
   1b9d0:	blt	1ba3c <__snprintf_chk@plt+0xa964>
   1b9d4:	ldrb	r3, [sp, #32]
   1b9d8:	cmp	r3, #0
   1b9dc:	bne	1ba28 <__snprintf_chk@plt+0xa950>
   1b9e0:	cmp	r5, #0
   1b9e4:	ldrbne	r3, [sp, #34]	; 0x22
   1b9e8:	strbne	r3, [r5]
   1b9ec:	cmp	r4, #0
   1b9f0:	moveq	r1, r4
   1b9f4:	beq	1ba0c <__snprintf_chk@plt+0xa934>
   1b9f8:	ldr	r2, [sp, #35]	; 0x23
   1b9fc:	ldr	r3, [sp, #39]	; 0x27
   1ba00:	mov	r1, #0
   1ba04:	str	r2, [r4]
   1ba08:	str	r3, [r4, #4]
   1ba0c:	ldr	r2, [sp, #44]	; 0x2c
   1ba10:	ldr	r3, [r6]
   1ba14:	mov	r0, r1
   1ba18:	cmp	r2, r3
   1ba1c:	bne	1ba44 <__snprintf_chk@plt+0xa96c>
   1ba20:	add	sp, sp, #48	; 0x30
   1ba24:	pop	{r4, r5, r6, pc}
   1ba28:	bl	10fe8 <__errno_location@plt>
   1ba2c:	mov	r3, #5
   1ba30:	mvn	r1, #0
   1ba34:	str	r3, [r0]
   1ba38:	b	1ba0c <__snprintf_chk@plt+0xa934>
   1ba3c:	mvn	r1, #0
   1ba40:	b	1ba0c <__snprintf_chk@plt+0xa934>
   1ba44:	bl	10e8c <__stack_chk_fail@plt>
   1ba48:	andeq	sl, r1, ip, ror r5
   1ba4c:	andeq	r0, r0, r4, lsl #2
   1ba50:	andeq	r0, r4, r4
   1ba54:	ldr	r3, [pc, #188]	; 1bb18 <__snprintf_chk@plt+0xaa40>
   1ba58:	ldr	ip, [pc, #188]	; 1bb1c <__snprintf_chk@plt+0xaa44>
   1ba5c:	add	r3, pc, r3
   1ba60:	push	{r4, r5, lr}
   1ba64:	mov	r4, r1
   1ba68:	ldr	r5, [r3, ip]
   1ba6c:	sub	sp, sp, #44	; 0x2c
   1ba70:	ldr	r1, [pc, #168]	; 1bb20 <__snprintf_chk@plt+0xaa48>
   1ba74:	ldr	r3, [r5]
   1ba78:	str	r1, [sp, #4]
   1ba7c:	mov	r1, #0
   1ba80:	str	r3, [sp, #36]	; 0x24
   1ba84:	str	r1, [sp, #12]
   1ba88:	str	r1, [sp, #8]
   1ba8c:	str	r1, [sp, #16]
   1ba90:	mov	ip, #7
   1ba94:	add	r3, sp, #28
   1ba98:	add	r1, sp, #4
   1ba9c:	str	r3, [sp, #20]
   1baa0:	str	ip, [sp, #24]
   1baa4:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1baa8:	cmp	r0, #0
   1baac:	blt	1bb0c <__snprintf_chk@plt+0xaa34>
   1bab0:	ldrb	r0, [sp, #28]
   1bab4:	cmp	r0, #0
   1bab8:	bne	1baf8 <__snprintf_chk@plt+0xaa20>
   1babc:	cmp	r4, #0
   1bac0:	moveq	r3, r4
   1bac4:	beq	1badc <__snprintf_chk@plt+0xaa04>
   1bac8:	ldrh	r1, [sp, #33]	; 0x21
   1bacc:	ldr	r2, [sp, #29]
   1bad0:	mov	r3, r0
   1bad4:	strh	r1, [r4, #4]
   1bad8:	str	r2, [r4]
   1badc:	ldr	r1, [sp, #36]	; 0x24
   1bae0:	ldr	r2, [r5]
   1bae4:	mov	r0, r3
   1bae8:	cmp	r1, r2
   1baec:	bne	1bb14 <__snprintf_chk@plt+0xaa3c>
   1baf0:	add	sp, sp, #44	; 0x2c
   1baf4:	pop	{r4, r5, pc}
   1baf8:	bl	10fe8 <__errno_location@plt>
   1bafc:	mov	r2, #5
   1bb00:	mvn	r3, #0
   1bb04:	str	r2, [r0]
   1bb08:	b	1badc <__snprintf_chk@plt+0xaa04>
   1bb0c:	mvn	r3, #0
   1bb10:	b	1badc <__snprintf_chk@plt+0xaa04>
   1bb14:	bl	10e8c <__stack_chk_fail@plt>
   1bb18:	andeq	sl, r1, r8, lsl #9
   1bb1c:	andeq	r0, r0, r4, lsl #2
   1bb20:	andeq	r0, r9, r4
   1bb24:	ldr	r3, [pc, #176]	; 1bbdc <__snprintf_chk@plt+0xab04>
   1bb28:	ldr	ip, [pc, #176]	; 1bbe0 <__snprintf_chk@plt+0xab08>
   1bb2c:	add	r3, pc, r3
   1bb30:	push	{r4, r5, lr}
   1bb34:	mov	r5, r1
   1bb38:	ldr	r4, [r3, ip]
   1bb3c:	sub	sp, sp, #36	; 0x24
   1bb40:	ldr	r1, [pc, #156]	; 1bbe4 <__snprintf_chk@plt+0xab0c>
   1bb44:	ldr	r3, [r4]
   1bb48:	str	r1, [sp]
   1bb4c:	mov	r1, #0
   1bb50:	str	r3, [sp, #28]
   1bb54:	str	r1, [sp, #8]
   1bb58:	str	r1, [sp, #4]
   1bb5c:	str	r1, [sp, #12]
   1bb60:	mov	ip, #4
   1bb64:	add	r3, sp, #24
   1bb68:	mov	r1, sp
   1bb6c:	str	r3, [sp, #16]
   1bb70:	str	ip, [sp, #20]
   1bb74:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1bb78:	cmp	r0, #0
   1bb7c:	blt	1bbd0 <__snprintf_chk@plt+0xaaf8>
   1bb80:	ldrb	r0, [sp, #24]
   1bb84:	cmp	r0, #0
   1bb88:	bne	1bbbc <__snprintf_chk@plt+0xaae4>
   1bb8c:	ldrh	r1, [sp, #25]
   1bb90:	ldrb	r2, [sp, #27]
   1bb94:	mov	r3, r0
   1bb98:	strh	r1, [r5]
   1bb9c:	strb	r2, [r5, #2]
   1bba0:	ldr	r1, [sp, #28]
   1bba4:	ldr	r2, [r4]
   1bba8:	mov	r0, r3
   1bbac:	cmp	r1, r2
   1bbb0:	bne	1bbd8 <__snprintf_chk@plt+0xab00>
   1bbb4:	add	sp, sp, #36	; 0x24
   1bbb8:	pop	{r4, r5, pc}
   1bbbc:	bl	10fe8 <__errno_location@plt>
   1bbc0:	mov	r2, #5
   1bbc4:	mvn	r3, #0
   1bbc8:	str	r2, [r0]
   1bbcc:	b	1bba0 <__snprintf_chk@plt+0xaac8>
   1bbd0:	mvn	r3, #0
   1bbd4:	b	1bba0 <__snprintf_chk@plt+0xaac8>
   1bbd8:	bl	10e8c <__stack_chk_fail@plt>
   1bbdc:			; <UNDEFINED> instruction: 0x0001a3b8
   1bbe0:	andeq	r0, r0, r4, lsl #2
   1bbe4:	eoreq	r0, r3, r3
   1bbe8:	ldr	r3, [pc, #112]	; 1bc60 <__snprintf_chk@plt+0xab88>
   1bbec:	ldr	ip, [pc, #112]	; 1bc64 <__snprintf_chk@plt+0xab8c>
   1bbf0:	add	r3, pc, r3
   1bbf4:	push	{r4, lr}
   1bbf8:	sub	sp, sp, #32
   1bbfc:	ldr	r4, [r3, ip]
   1bc00:	ldr	ip, [pc, #96]	; 1bc68 <__snprintf_chk@plt+0xab90>
   1bc04:	strh	r1, [sp, #24]
   1bc08:	ldr	r3, [r4]
   1bc0c:	lsr	r1, r1, #16
   1bc10:	strb	r1, [sp, #26]
   1bc14:	mov	r1, #0
   1bc18:	str	ip, [sp]
   1bc1c:	str	r3, [sp, #28]
   1bc20:	str	r1, [sp, #16]
   1bc24:	add	r3, sp, #24
   1bc28:	str	r1, [sp, #4]
   1bc2c:	str	r1, [sp, #20]
   1bc30:	mov	ip, #3
   1bc34:	mov	r1, sp
   1bc38:	str	r3, [sp, #8]
   1bc3c:	str	ip, [sp, #12]
   1bc40:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1bc44:	ldr	r2, [sp, #28]
   1bc48:	ldr	r3, [r4]
   1bc4c:	cmp	r2, r3
   1bc50:	bne	1bc5c <__snprintf_chk@plt+0xab84>
   1bc54:	add	sp, sp, #32
   1bc58:	pop	{r4, pc}
   1bc5c:	bl	10e8c <__stack_chk_fail@plt>
   1bc60:	strdeq	sl, [r1], -r4
   1bc64:	andeq	r0, r0, r4, lsl #2
   1bc68:	eoreq	r0, r4, r3
   1bc6c:	ldr	r3, [pc, #172]	; 1bd20 <__snprintf_chk@plt+0xac48>
   1bc70:	ldr	ip, [pc, #172]	; 1bd24 <__snprintf_chk@plt+0xac4c>
   1bc74:	add	r3, pc, r3
   1bc78:	push	{r4, r5, lr}
   1bc7c:	mov	r4, r1
   1bc80:	ldr	r5, [r3, ip]
   1bc84:	sub	sp, sp, #36	; 0x24
   1bc88:	ldr	r1, [pc, #152]	; 1bd28 <__snprintf_chk@plt+0xac50>
   1bc8c:	ldr	r3, [r5]
   1bc90:	str	r1, [sp, #4]
   1bc94:	mov	r1, #0
   1bc98:	str	r3, [sp, #28]
   1bc9c:	str	r1, [sp, #12]
   1bca0:	str	r1, [sp, #8]
   1bca4:	str	r1, [sp, #16]
   1bca8:	mov	ip, #3
   1bcac:	mov	r3, sp
   1bcb0:	add	r1, sp, #4
   1bcb4:	str	r3, [sp, #20]
   1bcb8:	str	ip, [sp, #24]
   1bcbc:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1bcc0:	cmp	r0, #0
   1bcc4:	blt	1bd14 <__snprintf_chk@plt+0xac3c>
   1bcc8:	ldrb	r0, [sp]
   1bccc:	cmp	r0, #0
   1bcd0:	bne	1bd00 <__snprintf_chk@plt+0xac28>
   1bcd4:	ldr	r2, [sp]
   1bcd8:	mov	r3, r0
   1bcdc:	lsr	r2, r2, #8
   1bce0:	strh	r2, [r4]
   1bce4:	ldr	r1, [sp, #28]
   1bce8:	ldr	r2, [r5]
   1bcec:	mov	r0, r3
   1bcf0:	cmp	r1, r2
   1bcf4:	bne	1bd1c <__snprintf_chk@plt+0xac44>
   1bcf8:	add	sp, sp, #36	; 0x24
   1bcfc:	pop	{r4, r5, pc}
   1bd00:	bl	10fe8 <__errno_location@plt>
   1bd04:	mov	r2, #5
   1bd08:	mvn	r3, #0
   1bd0c:	str	r2, [r0]
   1bd10:	b	1bce4 <__snprintf_chk@plt+0xac0c>
   1bd14:	mvn	r3, #0
   1bd18:	b	1bce4 <__snprintf_chk@plt+0xac0c>
   1bd1c:	bl	10e8c <__stack_chk_fail@plt>
   1bd20:	andeq	sl, r1, r0, ror r2
   1bd24:	andeq	r0, r0, r4, lsl #2
   1bd28:	eoreq	r0, r5, r3
   1bd2c:	ldr	r3, [pc, #104]	; 1bd9c <__snprintf_chk@plt+0xacc4>
   1bd30:	ldr	ip, [pc, #104]	; 1bda0 <__snprintf_chk@plt+0xacc8>
   1bd34:	add	r3, pc, r3
   1bd38:	push	{r4, lr}
   1bd3c:	sub	sp, sp, #32
   1bd40:	ldr	r4, [r3, ip]
   1bd44:	ldr	ip, [pc, #88]	; 1bda4 <__snprintf_chk@plt+0xaccc>
   1bd48:	strh	r1, [sp]
   1bd4c:	ldr	r3, [r4]
   1bd50:	mov	r1, #0
   1bd54:	str	ip, [sp, #4]
   1bd58:	str	r3, [sp, #28]
   1bd5c:	str	r1, [sp, #20]
   1bd60:	mov	r3, sp
   1bd64:	str	r1, [sp, #8]
   1bd68:	str	r1, [sp, #24]
   1bd6c:	mov	ip, #2
   1bd70:	add	r1, sp, #4
   1bd74:	str	r3, [sp, #12]
   1bd78:	str	ip, [sp, #16]
   1bd7c:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1bd80:	ldr	r2, [sp, #28]
   1bd84:	ldr	r3, [r4]
   1bd88:	cmp	r2, r3
   1bd8c:	bne	1bd98 <__snprintf_chk@plt+0xacc0>
   1bd90:	add	sp, sp, #32
   1bd94:	pop	{r4, pc}
   1bd98:	bl	10e8c <__stack_chk_fail@plt>
   1bd9c:			; <UNDEFINED> instruction: 0x0001a1b0
   1bda0:	andeq	r0, r0, r4, lsl #2
   1bda4:	eoreq	r0, r6, r3
   1bda8:	ldr	ip, [pc, #192]	; 1be70 <__snprintf_chk@plt+0xad98>
   1bdac:	push	{r4, r5, r6, r7, lr}
   1bdb0:	add	ip, pc, ip
   1bdb4:	ldr	lr, [pc, #184]	; 1be74 <__snprintf_chk@plt+0xad9c>
   1bdb8:	sub	sp, sp, #228	; 0xe4
   1bdbc:	mov	r5, r1
   1bdc0:	ldr	r6, [ip, lr]
   1bdc4:	mov	r1, ip
   1bdc8:	ldr	ip, [pc, #168]	; 1be78 <__snprintf_chk@plt+0xada0>
   1bdcc:	ldr	r1, [r6]
   1bdd0:	mov	r7, r2
   1bdd4:	str	r1, [sp, #220]	; 0xdc
   1bdd8:	mov	r2, r3
   1bddc:	mov	r1, #0
   1bde0:	add	r3, sp, #24
   1bde4:	str	r3, [sp, #16]
   1bde8:	str	r1, [sp, #8]
   1bdec:	str	r1, [sp, #4]
   1bdf0:	str	r1, [sp, #12]
   1bdf4:	mov	r3, #194	; 0xc2
   1bdf8:	mov	r1, sp
   1bdfc:	str	ip, [sp]
   1be00:	str	r3, [sp, #20]
   1be04:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1be08:	cmp	r0, #0
   1be0c:	blt	1be64 <__snprintf_chk@plt+0xad8c>
   1be10:	ldrb	r4, [sp, #24]
   1be14:	cmp	r4, #0
   1be18:	bne	1be50 <__snprintf_chk@plt+0xad78>
   1be1c:	ldrb	r2, [sp, #25]
   1be20:	mov	r0, r7
   1be24:	add	r1, sp, #26
   1be28:	strb	r2, [r5]
   1be2c:	add	r2, r2, r2, lsl #1
   1be30:	bl	10e5c <memcpy@plt>
   1be34:	ldr	r2, [sp, #220]	; 0xdc
   1be38:	ldr	r3, [r6]
   1be3c:	mov	r0, r4
   1be40:	cmp	r2, r3
   1be44:	bne	1be6c <__snprintf_chk@plt+0xad94>
   1be48:	add	sp, sp, #228	; 0xe4
   1be4c:	pop	{r4, r5, r6, r7, pc}
   1be50:	bl	10fe8 <__errno_location@plt>
   1be54:	mov	r3, #5
   1be58:	mvn	r4, #0
   1be5c:	str	r3, [r0]
   1be60:	b	1be34 <__snprintf_chk@plt+0xad5c>
   1be64:	mvn	r4, #0
   1be68:	b	1be34 <__snprintf_chk@plt+0xad5c>
   1be6c:	bl	10e8c <__stack_chk_fail@plt>
   1be70:	andeq	sl, r1, r4, lsr r1
   1be74:	andeq	r0, r0, r4, lsl #2
   1be78:	eorseq	r0, r9, r3
   1be7c:	ldr	ip, [pc, #168]	; 1bf2c <__snprintf_chk@plt+0xae54>
   1be80:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1be84:	add	ip, pc, ip
   1be88:	ldr	lr, [pc, #160]	; 1bf30 <__snprintf_chk@plt+0xae58>
   1be8c:	sub	sp, sp, #224	; 0xe0
   1be90:	mov	r6, r1
   1be94:	ldr	r7, [ip, lr]
   1be98:	mov	r1, ip
   1be9c:	add	r4, sp, #24
   1bea0:	ldr	ip, [r7]
   1bea4:	mov	r8, r0
   1bea8:	mov	sl, r2
   1beac:	add	r5, r6, r6, lsl #1
   1beb0:	mov	r2, #193	; 0xc1
   1beb4:	mov	r0, r4
   1beb8:	mov	r1, #0
   1bebc:	mov	r9, r3
   1bec0:	str	ip, [sp, #220]	; 0xdc
   1bec4:	bl	11018 <memset@plt>
   1bec8:	mov	r2, r5
   1becc:	mov	r3, #192	; 0xc0
   1bed0:	mov	r1, sl
   1bed4:	add	r0, sp, #25
   1bed8:	strb	r6, [sp, #24]
   1bedc:	add	r5, r5, #1
   1bee0:	bl	10ed4 <__memcpy_chk@plt>
   1bee4:	ldr	lr, [pc, #72]	; 1bf34 <__snprintf_chk@plt+0xae5c>
   1bee8:	mov	ip, #0
   1beec:	mov	r2, r9
   1bef0:	mov	r0, r8
   1bef4:	mov	r1, sp
   1bef8:	strd	r4, [sp, #8]
   1befc:	str	ip, [sp, #16]
   1bf00:	str	ip, [sp, #4]
   1bf04:	str	ip, [sp, #20]
   1bf08:	str	lr, [sp]
   1bf0c:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1bf10:	ldr	r2, [sp, #220]	; 0xdc
   1bf14:	ldr	r3, [r7]
   1bf18:	cmp	r2, r3
   1bf1c:	bne	1bf28 <__snprintf_chk@plt+0xae50>
   1bf20:	add	sp, sp, #224	; 0xe0
   1bf24:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1bf28:	bl	10e8c <__stack_chk_fail@plt>
   1bf2c:	andeq	sl, r1, r0, rrx
   1bf30:	andeq	r0, r0, r4, lsl #2
   1bf34:	eorseq	r0, sl, r3
   1bf38:	ldr	ip, [pc, #132]	; 1bfc4 <__snprintf_chk@plt+0xaeec>
   1bf3c:	push	{r4, r5, lr}
   1bf40:	add	ip, pc, ip
   1bf44:	ldr	lr, [pc, #124]	; 1bfc8 <__snprintf_chk@plt+0xaef0>
   1bf48:	sub	sp, sp, #44	; 0x2c
   1bf4c:	mov	r5, r0
   1bf50:	ldr	r4, [ip, lr]
   1bf54:	ldr	r0, [r1]
   1bf58:	ldrh	lr, [r1, #4]
   1bf5c:	ldr	r1, [r4]
   1bf60:	str	r0, [sp, #28]
   1bf64:	mov	r0, r5
   1bf68:	ldr	r5, [pc, #92]	; 1bfcc <__snprintf_chk@plt+0xaef4>
   1bf6c:	strb	r2, [sp, #34]	; 0x22
   1bf70:	strh	lr, [sp, #32]
   1bf74:	mov	r2, r3
   1bf78:	mov	lr, #7
   1bf7c:	add	r3, sp, #28
   1bf80:	str	r1, [sp, #36]	; 0x24
   1bf84:	add	r1, sp, #4
   1bf88:	mov	ip, #0
   1bf8c:	str	r3, [sp, #12]
   1bf90:	str	ip, [sp, #20]
   1bf94:	str	ip, [sp, #8]
   1bf98:	str	ip, [sp, #24]
   1bf9c:	str	r5, [sp, #4]
   1bfa0:	str	lr, [sp, #16]
   1bfa4:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1bfa8:	ldr	r2, [sp, #36]	; 0x24
   1bfac:	ldr	r3, [r4]
   1bfb0:	cmp	r2, r3
   1bfb4:	bne	1bfc0 <__snprintf_chk@plt+0xaee8>
   1bfb8:	add	sp, sp, #44	; 0x2c
   1bfbc:	pop	{r4, r5, pc}
   1bfc0:	bl	10e8c <__stack_chk_fail@plt>
   1bfc4:	andeq	r9, r1, r4, lsr #31
   1bfc8:	andeq	r0, r0, r4, lsl #2
   1bfcc:	andeq	r0, sp, r3
   1bfd0:	push	{r4, r5, lr}
   1bfd4:	mov	ip, r2
   1bfd8:	ldr	lr, [pc, #156]	; 1c07c <__snprintf_chk@plt+0xafa4>
   1bfdc:	ldr	r4, [pc, #156]	; 1c080 <__snprintf_chk@plt+0xafa8>
   1bfe0:	add	lr, pc, lr
   1bfe4:	sub	sp, sp, #60	; 0x3c
   1bfe8:	ldr	r4, [lr, r4]
   1bfec:	ldrh	r5, [r1, #4]
   1bff0:	ldr	r1, [r1]
   1bff4:	ldr	lr, [r4]
   1bff8:	str	r1, [sp, #29]
   1bffc:	ldr	r1, [ip, #8]
   1c000:	mov	r2, r3
   1c004:	str	lr, [sp, #52]	; 0x34
   1c008:	ldr	r3, [ip]
   1c00c:	ldr	lr, [ip, #4]
   1c010:	ldr	ip, [ip, #12]
   1c014:	strh	r5, [sp, #33]	; 0x21
   1c018:	str	r1, [sp, #43]	; 0x2b
   1c01c:	ldr	r5, [pc, #96]	; 1c084 <__snprintf_chk@plt+0xafac>
   1c020:	mov	r1, #0
   1c024:	str	r3, [sp, #35]	; 0x23
   1c028:	str	lr, [sp, #39]	; 0x27
   1c02c:	add	r3, sp, #28
   1c030:	str	ip, [sp, #47]	; 0x2f
   1c034:	mov	lr, #1
   1c038:	str	r1, [sp, #20]
   1c03c:	str	r1, [sp, #8]
   1c040:	str	r1, [sp, #24]
   1c044:	mov	ip, #23
   1c048:	add	r1, sp, #4
   1c04c:	str	r3, [sp, #12]
   1c050:	str	r5, [sp, #4]
   1c054:	strb	lr, [sp, #28]
   1c058:	str	ip, [sp, #16]
   1c05c:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1c060:	ldr	r2, [sp, #52]	; 0x34
   1c064:	ldr	r3, [r4]
   1c068:	cmp	r2, r3
   1c06c:	bne	1c078 <__snprintf_chk@plt+0xafa0>
   1c070:	add	sp, sp, #60	; 0x3c
   1c074:	pop	{r4, r5, pc}
   1c078:	bl	10e8c <__stack_chk_fail@plt>
   1c07c:	andeq	r9, r1, r4, lsl #30
   1c080:	andeq	r0, r0, r4, lsl #2
   1c084:	andseq	r0, r1, r3
   1c088:	ldr	ip, [pc, #132]	; 1c114 <__snprintf_chk@plt+0xb03c>
   1c08c:	push	{r4, r5, lr}
   1c090:	add	ip, pc, ip
   1c094:	ldr	lr, [pc, #124]	; 1c118 <__snprintf_chk@plt+0xb040>
   1c098:	sub	sp, sp, #44	; 0x2c
   1c09c:	mov	r5, r0
   1c0a0:	ldr	r4, [ip, lr]
   1c0a4:	ldr	r0, [r1]
   1c0a8:	ldrh	lr, [r1, #4]
   1c0ac:	ldr	r1, [r4]
   1c0b0:	str	r0, [sp, #28]
   1c0b4:	mov	r0, r5
   1c0b8:	ldr	r5, [pc, #92]	; 1c11c <__snprintf_chk@plt+0xb044>
   1c0bc:	strb	r2, [sp, #34]	; 0x22
   1c0c0:	strh	lr, [sp, #32]
   1c0c4:	mov	r2, r3
   1c0c8:	mov	lr, #7
   1c0cc:	add	r3, sp, #28
   1c0d0:	str	r1, [sp, #36]	; 0x24
   1c0d4:	add	r1, sp, #4
   1c0d8:	mov	ip, #0
   1c0dc:	str	r3, [sp, #12]
   1c0e0:	str	ip, [sp, #20]
   1c0e4:	str	ip, [sp, #8]
   1c0e8:	str	ip, [sp, #24]
   1c0ec:	str	r5, [sp, #4]
   1c0f0:	str	lr, [sp, #16]
   1c0f4:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1c0f8:	ldr	r2, [sp, #36]	; 0x24
   1c0fc:	ldr	r3, [r4]
   1c100:	cmp	r2, r3
   1c104:	bne	1c110 <__snprintf_chk@plt+0xb038>
   1c108:	add	sp, sp, #44	; 0x2c
   1c10c:	pop	{r4, r5, pc}
   1c110:	bl	10e8c <__stack_chk_fail@plt>
   1c114:	andeq	r9, r1, r4, asr lr
   1c118:	andeq	r0, r0, r4, lsl #2
   1c11c:	andseq	r0, r2, r3
   1c120:	ldr	r3, [pc, #168]	; 1c1d0 <__snprintf_chk@plt+0xb0f8>
   1c124:	ldr	ip, [pc, #168]	; 1c1d4 <__snprintf_chk@plt+0xb0fc>
   1c128:	add	r3, pc, r3
   1c12c:	push	{r4, lr}
   1c130:	sub	sp, sp, #40	; 0x28
   1c134:	ldr	r4, [r3, ip]
   1c138:	strh	r1, [sp, #4]
   1c13c:	mov	r3, #6
   1c140:	ldr	r1, [r4]
   1c144:	ldr	lr, [pc, #140]	; 1c1d8 <__snprintf_chk@plt+0xb100>
   1c148:	str	r1, [sp, #36]	; 0x24
   1c14c:	str	r3, [sp, #16]
   1c150:	mov	r1, #2
   1c154:	add	r3, sp, #4
   1c158:	str	r3, [sp, #20]
   1c15c:	mov	ip, #3
   1c160:	str	r1, [sp, #24]
   1c164:	add	r3, sp, #8
   1c168:	add	r1, sp, #12
   1c16c:	str	lr, [sp, #12]
   1c170:	str	r3, [sp, #28]
   1c174:	str	ip, [sp, #32]
   1c178:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1c17c:	cmp	r0, #0
   1c180:	blt	1c1c4 <__snprintf_chk@plt+0xb0ec>
   1c184:	ldrb	r0, [sp, #8]
   1c188:	cmp	r0, #0
   1c18c:	moveq	r3, r0
   1c190:	bne	1c1b0 <__snprintf_chk@plt+0xb0d8>
   1c194:	ldr	r1, [sp, #36]	; 0x24
   1c198:	ldr	r2, [r4]
   1c19c:	mov	r0, r3
   1c1a0:	cmp	r1, r2
   1c1a4:	bne	1c1cc <__snprintf_chk@plt+0xb0f4>
   1c1a8:	add	sp, sp, #40	; 0x28
   1c1ac:	pop	{r4, pc}
   1c1b0:	bl	10fe8 <__errno_location@plt>
   1c1b4:	mov	r2, #5
   1c1b8:	mvn	r3, #0
   1c1bc:	str	r2, [r0]
   1c1c0:	b	1c194 <__snprintf_chk@plt+0xb0bc>
   1c1c4:	mvn	r3, #0
   1c1c8:	b	1c194 <__snprintf_chk@plt+0xb0bc>
   1c1cc:	bl	10e8c <__stack_chk_fail@plt>
   1c1d0:			; <UNDEFINED> instruction: 0x00019dbc
   1c1d4:	andeq	r0, r0, r4, lsl #2
   1c1d8:	andseq	r0, r1, r1
   1c1dc:	ldr	ip, [pc, #176]	; 1c294 <__snprintf_chk@plt+0xb1bc>
   1c1e0:	push	{r4, r5, lr}
   1c1e4:	add	ip, pc, ip
   1c1e8:	ldr	lr, [pc, #168]	; 1c298 <__snprintf_chk@plt+0xb1c0>
   1c1ec:	sub	sp, sp, #44	; 0x2c
   1c1f0:	ldr	r5, [pc, #164]	; 1c29c <__snprintf_chk@plt+0xb1c4>
   1c1f4:	ldr	r4, [ip, lr]
   1c1f8:	mov	ip, #4
   1c1fc:	strh	r1, [sp, #4]
   1c200:	strb	r2, [sp, #6]
   1c204:	ldr	r1, [r4]
   1c208:	mov	r2, r3
   1c20c:	mov	r3, #8
   1c210:	str	r3, [sp, #16]
   1c214:	add	r3, sp, ip
   1c218:	str	r1, [sp, #36]	; 0x24
   1c21c:	mov	lr, #3
   1c220:	str	r3, [sp, #20]
   1c224:	add	r1, sp, #12
   1c228:	add	r3, sp, #8
   1c22c:	str	r5, [sp, #12]
   1c230:	str	lr, [sp, #24]
   1c234:	str	r3, [sp, #28]
   1c238:	str	ip, [sp, #32]
   1c23c:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1c240:	cmp	r0, #0
   1c244:	blt	1c288 <__snprintf_chk@plt+0xb1b0>
   1c248:	ldrb	r0, [sp, #8]
   1c24c:	cmp	r0, #0
   1c250:	moveq	r3, r0
   1c254:	bne	1c274 <__snprintf_chk@plt+0xb19c>
   1c258:	ldr	r1, [sp, #36]	; 0x24
   1c25c:	ldr	r2, [r4]
   1c260:	mov	r0, r3
   1c264:	cmp	r1, r2
   1c268:	bne	1c290 <__snprintf_chk@plt+0xb1b8>
   1c26c:	add	sp, sp, #44	; 0x2c
   1c270:	pop	{r4, r5, pc}
   1c274:	bl	10fe8 <__errno_location@plt>
   1c278:	mov	r2, #5
   1c27c:	mvn	r3, #0
   1c280:	str	r2, [r0]
   1c284:	b	1c258 <__snprintf_chk@plt+0xb180>
   1c288:	mvn	r3, #0
   1c28c:	b	1c258 <__snprintf_chk@plt+0xb180>
   1c290:	bl	10e8c <__stack_chk_fail@plt>
   1c294:	andeq	r9, r1, r0, lsl #26
   1c298:	andeq	r0, r0, r4, lsl #2
   1c29c:	andseq	r0, r3, r1
   1c2a0:	ldr	r3, [pc, #168]	; 1c350 <__snprintf_chk@plt+0xb278>
   1c2a4:	ldr	ip, [pc, #168]	; 1c354 <__snprintf_chk@plt+0xb27c>
   1c2a8:	add	r3, pc, r3
   1c2ac:	push	{r4, lr}
   1c2b0:	sub	sp, sp, #40	; 0x28
   1c2b4:	ldr	r4, [r3, ip]
   1c2b8:	strh	r1, [sp, #4]
   1c2bc:	mov	r3, #9
   1c2c0:	ldr	r1, [r4]
   1c2c4:	ldr	lr, [pc, #140]	; 1c358 <__snprintf_chk@plt+0xb280>
   1c2c8:	str	r1, [sp, #36]	; 0x24
   1c2cc:	str	r3, [sp, #16]
   1c2d0:	mov	r1, #2
   1c2d4:	add	r3, sp, #4
   1c2d8:	str	r3, [sp, #20]
   1c2dc:	mov	ip, #3
   1c2e0:	str	r1, [sp, #24]
   1c2e4:	add	r3, sp, #8
   1c2e8:	add	r1, sp, #12
   1c2ec:	str	lr, [sp, #12]
   1c2f0:	str	r3, [sp, #28]
   1c2f4:	str	ip, [sp, #32]
   1c2f8:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1c2fc:	cmp	r0, #0
   1c300:	blt	1c344 <__snprintf_chk@plt+0xb26c>
   1c304:	ldrb	r0, [sp, #8]
   1c308:	cmp	r0, #0
   1c30c:	moveq	r3, r0
   1c310:	bne	1c330 <__snprintf_chk@plt+0xb258>
   1c314:	ldr	r1, [sp, #36]	; 0x24
   1c318:	ldr	r2, [r4]
   1c31c:	mov	r0, r3
   1c320:	cmp	r1, r2
   1c324:	bne	1c34c <__snprintf_chk@plt+0xb274>
   1c328:	add	sp, sp, #40	; 0x28
   1c32c:	pop	{r4, pc}
   1c330:	bl	10fe8 <__errno_location@plt>
   1c334:	mov	r2, #5
   1c338:	mvn	r3, #0
   1c33c:	str	r2, [r0]
   1c340:	b	1c314 <__snprintf_chk@plt+0xb23c>
   1c344:	mvn	r3, #0
   1c348:	b	1c314 <__snprintf_chk@plt+0xb23c>
   1c34c:	bl	10e8c <__stack_chk_fail@plt>
   1c350:	andeq	r9, r1, ip, lsr ip
   1c354:	andeq	r0, r0, r4, lsl #2
   1c358:	andseq	r0, r5, r1
   1c35c:	ldr	ip, [pc, #196]	; 1c428 <__snprintf_chk@plt+0xb350>
   1c360:	push	{r4, r5, r6, lr}
   1c364:	add	ip, pc, ip
   1c368:	ldr	lr, [pc, #188]	; 1c42c <__snprintf_chk@plt+0xb354>
   1c36c:	sub	sp, sp, #48	; 0x30
   1c370:	mov	r5, r0
   1c374:	ldr	r4, [ip, lr]
   1c378:	ldrh	lr, [r1, #4]
   1c37c:	ldr	r0, [r1]
   1c380:	ldr	r1, [pc, #168]	; 1c430 <__snprintf_chk@plt+0xb358>
   1c384:	ldr	r6, [r4]
   1c388:	strb	r2, [sp, #34]	; 0x22
   1c38c:	mov	r2, r3
   1c390:	add	r3, sp, #28
   1c394:	str	r0, [sp, #28]
   1c398:	strh	lr, [sp, #32]
   1c39c:	mov	r0, r5
   1c3a0:	str	r3, [sp, #12]
   1c3a4:	mov	lr, #8
   1c3a8:	str	r1, [sp, #4]
   1c3ac:	add	r3, sp, #36	; 0x24
   1c3b0:	mov	r5, #7
   1c3b4:	mov	ip, #18
   1c3b8:	add	r1, sp, #4
   1c3bc:	str	r6, [sp, #44]	; 0x2c
   1c3c0:	str	r5, [sp, #16]
   1c3c4:	str	r3, [sp, #20]
   1c3c8:	str	lr, [sp, #24]
   1c3cc:	str	ip, [sp, #8]
   1c3d0:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1c3d4:	cmp	r0, #0
   1c3d8:	blt	1c41c <__snprintf_chk@plt+0xb344>
   1c3dc:	ldrb	r0, [sp, #36]	; 0x24
   1c3e0:	cmp	r0, #0
   1c3e4:	moveq	r3, r0
   1c3e8:	bne	1c408 <__snprintf_chk@plt+0xb330>
   1c3ec:	ldr	r1, [sp, #44]	; 0x2c
   1c3f0:	ldr	r2, [r4]
   1c3f4:	mov	r0, r3
   1c3f8:	cmp	r1, r2
   1c3fc:	bne	1c424 <__snprintf_chk@plt+0xb34c>
   1c400:	add	sp, sp, #48	; 0x30
   1c404:	pop	{r4, r5, r6, pc}
   1c408:	bl	10fe8 <__errno_location@plt>
   1c40c:	mov	r2, #5
   1c410:	mvn	r3, #0
   1c414:	str	r2, [r0]
   1c418:	b	1c3ec <__snprintf_chk@plt+0xb314>
   1c41c:	mvn	r3, #0
   1c420:	b	1c3ec <__snprintf_chk@plt+0xb314>
   1c424:	bl	10e8c <__stack_chk_fail@plt>
   1c428:	andeq	r9, r1, r0, lsl #23
   1c42c:	andeq	r0, r0, r4, lsl #2
   1c430:	andeq	r0, fp, r2
   1c434:	ldr	ip, [pc, #176]	; 1c4ec <__snprintf_chk@plt+0xb414>
   1c438:	push	{r4, r5, lr}
   1c43c:	add	ip, pc, ip
   1c440:	ldr	lr, [pc, #168]	; 1c4f0 <__snprintf_chk@plt+0xb418>
   1c444:	sub	sp, sp, #52	; 0x34
   1c448:	ldr	r5, [pc, #164]	; 1c4f4 <__snprintf_chk@plt+0xb41c>
   1c44c:	ldr	r4, [ip, lr]
   1c450:	strh	r2, [sp, #6]
   1c454:	strh	r1, [sp, #4]
   1c458:	ldr	r2, [r4]
   1c45c:	mov	r1, #20
   1c460:	strh	r3, [sp, #8]
   1c464:	add	r3, sp, #4
   1c468:	str	r2, [sp, #44]	; 0x2c
   1c46c:	str	r1, [sp, #24]
   1c470:	str	r3, [sp, #28]
   1c474:	add	r3, sp, #12
   1c478:	mov	ip, #6
   1c47c:	ldr	r2, [sp, #64]	; 0x40
   1c480:	add	r1, sp, r1
   1c484:	str	r5, [sp, #20]
   1c488:	str	ip, [sp, #32]
   1c48c:	str	ip, [sp, #40]	; 0x28
   1c490:	str	r3, [sp, #36]	; 0x24
   1c494:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1c498:	cmp	r0, #0
   1c49c:	blt	1c4e0 <__snprintf_chk@plt+0xb408>
   1c4a0:	ldrb	r0, [sp, #12]
   1c4a4:	cmp	r0, #0
   1c4a8:	moveq	r3, r0
   1c4ac:	bne	1c4cc <__snprintf_chk@plt+0xb3f4>
   1c4b0:	ldr	r1, [sp, #44]	; 0x2c
   1c4b4:	ldr	r2, [r4]
   1c4b8:	mov	r0, r3
   1c4bc:	cmp	r1, r2
   1c4c0:	bne	1c4e8 <__snprintf_chk@plt+0xb410>
   1c4c4:	add	sp, sp, #52	; 0x34
   1c4c8:	pop	{r4, r5, pc}
   1c4cc:	bl	10fe8 <__errno_location@plt>
   1c4d0:	mov	r2, #5
   1c4d4:	mvn	r3, #0
   1c4d8:	str	r2, [r0]
   1c4dc:	b	1c4b0 <__snprintf_chk@plt+0xb3d8>
   1c4e0:	mvn	r3, #0
   1c4e4:	b	1c4b0 <__snprintf_chk@plt+0xb3d8>
   1c4e8:	bl	10e8c <__stack_chk_fail@plt>
   1c4ec:	andeq	r9, r1, r8, lsr #21
   1c4f0:	andeq	r0, r0, r4, lsl #2
   1c4f4:	andeq	r0, r5, r2
   1c4f8:	ldr	r3, [pc, #168]	; 1c5a8 <__snprintf_chk@plt+0xb4d0>
   1c4fc:	ldr	ip, [pc, #168]	; 1c5ac <__snprintf_chk@plt+0xb4d4>
   1c500:	add	r3, pc, r3
   1c504:	push	{r4, lr}
   1c508:	sub	sp, sp, #40	; 0x28
   1c50c:	ldr	r4, [r3, ip]
   1c510:	strh	r1, [sp]
   1c514:	mov	r3, #20
   1c518:	ldr	r1, [r4]
   1c51c:	ldr	lr, [pc, #140]	; 1c5b0 <__snprintf_chk@plt+0xb4d8>
   1c520:	str	r1, [sp, #36]	; 0x24
   1c524:	str	r3, [sp, #16]
   1c528:	mov	r1, #2
   1c52c:	mov	r3, sp
   1c530:	str	r3, [sp, #20]
   1c534:	mov	ip, #6
   1c538:	str	r1, [sp, #24]
   1c53c:	add	r3, sp, #4
   1c540:	add	r1, sp, #12
   1c544:	str	lr, [sp, #12]
   1c548:	str	r3, [sp, #28]
   1c54c:	str	ip, [sp, #32]
   1c550:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1c554:	cmp	r0, #0
   1c558:	blt	1c59c <__snprintf_chk@plt+0xb4c4>
   1c55c:	ldrb	r0, [sp, #4]
   1c560:	cmp	r0, #0
   1c564:	moveq	r3, r0
   1c568:	bne	1c588 <__snprintf_chk@plt+0xb4b0>
   1c56c:	ldr	r1, [sp, #36]	; 0x24
   1c570:	ldr	r2, [r4]
   1c574:	mov	r0, r3
   1c578:	cmp	r1, r2
   1c57c:	bne	1c5a4 <__snprintf_chk@plt+0xb4cc>
   1c580:	add	sp, sp, #40	; 0x28
   1c584:	pop	{r4, pc}
   1c588:	bl	10fe8 <__errno_location@plt>
   1c58c:	mov	r2, #5
   1c590:	mvn	r3, #0
   1c594:	str	r2, [r0]
   1c598:	b	1c56c <__snprintf_chk@plt+0xb494>
   1c59c:	mvn	r3, #0
   1c5a0:	b	1c56c <__snprintf_chk@plt+0xb494>
   1c5a4:	bl	10e8c <__stack_chk_fail@plt>
   1c5a8:	andeq	r9, r1, r4, ror #19
   1c5ac:	andeq	r0, r0, r4, lsl #2
   1c5b0:	andeq	r0, r6, r2
   1c5b4:	ldr	r3, [pc, #168]	; 1c664 <__snprintf_chk@plt+0xb58c>
   1c5b8:	ldr	ip, [pc, #168]	; 1c668 <__snprintf_chk@plt+0xb590>
   1c5bc:	add	r3, pc, r3
   1c5c0:	push	{r4, r5, lr}
   1c5c4:	mov	r4, r1
   1c5c8:	ldr	r5, [r3, ip]
   1c5cc:	sub	sp, sp, #36	; 0x24
   1c5d0:	ldr	r1, [pc, #148]	; 1c66c <__snprintf_chk@plt+0xb594>
   1c5d4:	ldr	r3, [r5]
   1c5d8:	str	r1, [sp, #4]
   1c5dc:	mov	r1, #0
   1c5e0:	str	r3, [sp, #28]
   1c5e4:	str	r1, [sp, #12]
   1c5e8:	str	r1, [sp, #8]
   1c5ec:	str	r1, [sp, #16]
   1c5f0:	mov	ip, #2
   1c5f4:	mov	r3, sp
   1c5f8:	add	r1, sp, #4
   1c5fc:	str	r3, [sp, #20]
   1c600:	str	ip, [sp, #24]
   1c604:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1c608:	cmp	r0, #0
   1c60c:	blt	1c658 <__snprintf_chk@plt+0xb580>
   1c610:	ldrb	r0, [sp]
   1c614:	cmp	r0, #0
   1c618:	bne	1c644 <__snprintf_chk@plt+0xb56c>
   1c61c:	ldrb	r2, [sp, #1]
   1c620:	mov	r3, r0
   1c624:	strb	r2, [r4]
   1c628:	ldr	r1, [sp, #28]
   1c62c:	ldr	r2, [r5]
   1c630:	mov	r0, r3
   1c634:	cmp	r1, r2
   1c638:	bne	1c660 <__snprintf_chk@plt+0xb588>
   1c63c:	add	sp, sp, #36	; 0x24
   1c640:	pop	{r4, r5, pc}
   1c644:	bl	10fe8 <__errno_location@plt>
   1c648:	mov	r2, #5
   1c64c:	mvn	r3, #0
   1c650:	str	r2, [r0]
   1c654:	b	1c628 <__snprintf_chk@plt+0xb550>
   1c658:	mvn	r3, #0
   1c65c:	b	1c628 <__snprintf_chk@plt+0xb550>
   1c660:	bl	10e8c <__stack_chk_fail@plt>
   1c664:	andeq	r9, r1, r8, lsr #18
   1c668:	andeq	r0, r0, r4, lsl #2
   1c66c:	subeq	r0, r2, r3
   1c670:	ldr	r3, [pc, #164]	; 1c71c <__snprintf_chk@plt+0xb644>
   1c674:	ldr	ip, [pc, #164]	; 1c720 <__snprintf_chk@plt+0xb648>
   1c678:	add	r3, pc, r3
   1c67c:	push	{r4, lr}
   1c680:	sub	sp, sp, #40	; 0x28
   1c684:	ldr	r4, [r3, ip]
   1c688:	strb	r1, [sp, #4]
   1c68c:	mov	r3, #0
   1c690:	ldr	r1, [r4]
   1c694:	ldr	lr, [pc, #136]	; 1c724 <__snprintf_chk@plt+0xb64c>
   1c698:	str	r3, [sp, #16]
   1c69c:	add	r3, sp, #4
   1c6a0:	mov	ip, #1
   1c6a4:	str	r1, [sp, #36]	; 0x24
   1c6a8:	str	r3, [sp, #20]
   1c6ac:	add	r1, sp, #12
   1c6b0:	add	r3, sp, #8
   1c6b4:	str	lr, [sp, #12]
   1c6b8:	str	ip, [sp, #24]
   1c6bc:	str	ip, [sp, #32]
   1c6c0:	str	r3, [sp, #28]
   1c6c4:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1c6c8:	cmp	r0, #0
   1c6cc:	blt	1c710 <__snprintf_chk@plt+0xb638>
   1c6d0:	ldrb	r0, [sp, #8]
   1c6d4:	cmp	r0, #0
   1c6d8:	moveq	r3, r0
   1c6dc:	bne	1c6fc <__snprintf_chk@plt+0xb624>
   1c6e0:	ldr	r1, [sp, #36]	; 0x24
   1c6e4:	ldr	r2, [r4]
   1c6e8:	mov	r0, r3
   1c6ec:	cmp	r1, r2
   1c6f0:	bne	1c718 <__snprintf_chk@plt+0xb640>
   1c6f4:	add	sp, sp, #40	; 0x28
   1c6f8:	pop	{r4, pc}
   1c6fc:	bl	10fe8 <__errno_location@plt>
   1c700:	mov	r2, #5
   1c704:	mvn	r3, #0
   1c708:	str	r2, [r0]
   1c70c:	b	1c6e0 <__snprintf_chk@plt+0xb608>
   1c710:	mvn	r3, #0
   1c714:	b	1c6e0 <__snprintf_chk@plt+0xb608>
   1c718:	bl	10e8c <__stack_chk_fail@plt>
   1c71c:	andeq	r9, r1, ip, ror #16
   1c720:	andeq	r0, r0, r4, lsl #2
   1c724:	subeq	r0, r3, r3
   1c728:	ldr	r3, [pc, #168]	; 1c7d8 <__snprintf_chk@plt+0xb700>
   1c72c:	ldr	ip, [pc, #168]	; 1c7dc <__snprintf_chk@plt+0xb704>
   1c730:	add	r3, pc, r3
   1c734:	push	{r4, r5, lr}
   1c738:	mov	r4, r1
   1c73c:	ldr	r5, [r3, ip]
   1c740:	sub	sp, sp, #36	; 0x24
   1c744:	ldr	r1, [pc, #148]	; 1c7e0 <__snprintf_chk@plt+0xb708>
   1c748:	ldr	r3, [r5]
   1c74c:	str	r1, [sp, #4]
   1c750:	mov	r1, #0
   1c754:	str	r3, [sp, #28]
   1c758:	str	r1, [sp, #12]
   1c75c:	str	r1, [sp, #8]
   1c760:	str	r1, [sp, #16]
   1c764:	mov	ip, #2
   1c768:	mov	r3, sp
   1c76c:	add	r1, sp, #4
   1c770:	str	r3, [sp, #20]
   1c774:	str	ip, [sp, #24]
   1c778:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1c77c:	cmp	r0, #0
   1c780:	blt	1c7cc <__snprintf_chk@plt+0xb6f4>
   1c784:	ldrb	r0, [sp]
   1c788:	cmp	r0, #0
   1c78c:	bne	1c7b8 <__snprintf_chk@plt+0xb6e0>
   1c790:	ldrb	r2, [sp, #1]
   1c794:	mov	r3, r0
   1c798:	strb	r2, [r4]
   1c79c:	ldr	r1, [sp, #28]
   1c7a0:	ldr	r2, [r5]
   1c7a4:	mov	r0, r3
   1c7a8:	cmp	r1, r2
   1c7ac:	bne	1c7d4 <__snprintf_chk@plt+0xb6fc>
   1c7b0:	add	sp, sp, #36	; 0x24
   1c7b4:	pop	{r4, r5, pc}
   1c7b8:	bl	10fe8 <__errno_location@plt>
   1c7bc:	mov	r2, #5
   1c7c0:	mvn	r3, #0
   1c7c4:	str	r2, [r0]
   1c7c8:	b	1c79c <__snprintf_chk@plt+0xb6c4>
   1c7cc:	mvn	r3, #0
   1c7d0:	b	1c79c <__snprintf_chk@plt+0xb6c4>
   1c7d4:	bl	10e8c <__stack_chk_fail@plt>
   1c7d8:			; <UNDEFINED> instruction: 0x000197b4
   1c7dc:	andeq	r0, r0, r4, lsl #2
   1c7e0:	subeq	r0, r4, r3
   1c7e4:	ldr	r3, [pc, #164]	; 1c890 <__snprintf_chk@plt+0xb7b8>
   1c7e8:	ldr	ip, [pc, #164]	; 1c894 <__snprintf_chk@plt+0xb7bc>
   1c7ec:	add	r3, pc, r3
   1c7f0:	push	{r4, lr}
   1c7f4:	sub	sp, sp, #40	; 0x28
   1c7f8:	ldr	r4, [r3, ip]
   1c7fc:	strb	r1, [sp, #4]
   1c800:	mov	r3, #0
   1c804:	ldr	r1, [r4]
   1c808:	ldr	lr, [pc, #136]	; 1c898 <__snprintf_chk@plt+0xb7c0>
   1c80c:	str	r3, [sp, #16]
   1c810:	add	r3, sp, #4
   1c814:	mov	ip, #1
   1c818:	str	r1, [sp, #36]	; 0x24
   1c81c:	str	r3, [sp, #20]
   1c820:	add	r1, sp, #12
   1c824:	add	r3, sp, #8
   1c828:	str	lr, [sp, #12]
   1c82c:	str	ip, [sp, #24]
   1c830:	str	ip, [sp, #32]
   1c834:	str	r3, [sp, #28]
   1c838:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1c83c:	cmp	r0, #0
   1c840:	blt	1c884 <__snprintf_chk@plt+0xb7ac>
   1c844:	ldrb	r0, [sp, #8]
   1c848:	cmp	r0, #0
   1c84c:	moveq	r3, r0
   1c850:	bne	1c870 <__snprintf_chk@plt+0xb798>
   1c854:	ldr	r1, [sp, #36]	; 0x24
   1c858:	ldr	r2, [r4]
   1c85c:	mov	r0, r3
   1c860:	cmp	r1, r2
   1c864:	bne	1c88c <__snprintf_chk@plt+0xb7b4>
   1c868:	add	sp, sp, #40	; 0x28
   1c86c:	pop	{r4, pc}
   1c870:	bl	10fe8 <__errno_location@plt>
   1c874:	mov	r2, #5
   1c878:	mvn	r3, #0
   1c87c:	str	r2, [r0]
   1c880:	b	1c854 <__snprintf_chk@plt+0xb77c>
   1c884:	mvn	r3, #0
   1c888:	b	1c854 <__snprintf_chk@plt+0xb77c>
   1c88c:	bl	10e8c <__stack_chk_fail@plt>
   1c890:	strdeq	r9, [r1], -r8
   1c894:	andeq	r0, r0, r4, lsl #2
   1c898:	subeq	r0, r5, r3
   1c89c:	ldr	r3, [pc, #168]	; 1c94c <__snprintf_chk@plt+0xb874>
   1c8a0:	ldr	ip, [pc, #168]	; 1c950 <__snprintf_chk@plt+0xb878>
   1c8a4:	add	r3, pc, r3
   1c8a8:	push	{r4, r5, lr}
   1c8ac:	mov	r4, r1
   1c8b0:	ldr	r5, [r3, ip]
   1c8b4:	sub	sp, sp, #36	; 0x24
   1c8b8:	ldr	r1, [pc, #148]	; 1c954 <__snprintf_chk@plt+0xb87c>
   1c8bc:	ldr	r3, [r5]
   1c8c0:	str	r1, [sp, #4]
   1c8c4:	mov	r1, #0
   1c8c8:	str	r3, [sp, #28]
   1c8cc:	str	r1, [sp, #12]
   1c8d0:	str	r1, [sp, #8]
   1c8d4:	str	r1, [sp, #16]
   1c8d8:	mov	ip, #2
   1c8dc:	mov	r3, sp
   1c8e0:	add	r1, sp, #4
   1c8e4:	str	r3, [sp, #20]
   1c8e8:	str	ip, [sp, #24]
   1c8ec:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1c8f0:	cmp	r0, #0
   1c8f4:	blt	1c940 <__snprintf_chk@plt+0xb868>
   1c8f8:	ldrb	r0, [sp]
   1c8fc:	cmp	r0, #0
   1c900:	bne	1c92c <__snprintf_chk@plt+0xb854>
   1c904:	ldrb	r2, [sp, #1]
   1c908:	mov	r3, r0
   1c90c:	strb	r2, [r4]
   1c910:	ldr	r1, [sp, #28]
   1c914:	ldr	r2, [r5]
   1c918:	mov	r0, r3
   1c91c:	cmp	r1, r2
   1c920:	bne	1c948 <__snprintf_chk@plt+0xb870>
   1c924:	add	sp, sp, #36	; 0x24
   1c928:	pop	{r4, r5, pc}
   1c92c:	bl	10fe8 <__errno_location@plt>
   1c930:	mov	r2, #5
   1c934:	mvn	r3, #0
   1c938:	str	r2, [r0]
   1c93c:	b	1c910 <__snprintf_chk@plt+0xb838>
   1c940:	mvn	r3, #0
   1c944:	b	1c910 <__snprintf_chk@plt+0xb838>
   1c948:	bl	10e8c <__stack_chk_fail@plt>
   1c94c:	andeq	r9, r1, r0, asr #12
   1c950:	andeq	r0, r0, r4, lsl #2
   1c954:	subeq	r0, r8, r3
   1c958:	ldr	r3, [pc, #164]	; 1ca04 <__snprintf_chk@plt+0xb92c>
   1c95c:	ldr	ip, [pc, #164]	; 1ca08 <__snprintf_chk@plt+0xb930>
   1c960:	add	r3, pc, r3
   1c964:	push	{r4, lr}
   1c968:	sub	sp, sp, #40	; 0x28
   1c96c:	ldr	r4, [r3, ip]
   1c970:	strb	r1, [sp, #4]
   1c974:	mov	r3, #0
   1c978:	ldr	r1, [r4]
   1c97c:	ldr	lr, [pc, #136]	; 1ca0c <__snprintf_chk@plt+0xb934>
   1c980:	str	r3, [sp, #16]
   1c984:	add	r3, sp, #4
   1c988:	mov	ip, #1
   1c98c:	str	r1, [sp, #36]	; 0x24
   1c990:	str	r3, [sp, #20]
   1c994:	add	r1, sp, #12
   1c998:	add	r3, sp, #8
   1c99c:	str	lr, [sp, #12]
   1c9a0:	str	ip, [sp, #24]
   1c9a4:	str	ip, [sp, #32]
   1c9a8:	str	r3, [sp, #28]
   1c9ac:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1c9b0:	cmp	r0, #0
   1c9b4:	blt	1c9f8 <__snprintf_chk@plt+0xb920>
   1c9b8:	ldrb	r0, [sp, #8]
   1c9bc:	cmp	r0, #0
   1c9c0:	moveq	r3, r0
   1c9c4:	bne	1c9e4 <__snprintf_chk@plt+0xb90c>
   1c9c8:	ldr	r1, [sp, #36]	; 0x24
   1c9cc:	ldr	r2, [r4]
   1c9d0:	mov	r0, r3
   1c9d4:	cmp	r1, r2
   1c9d8:	bne	1ca00 <__snprintf_chk@plt+0xb928>
   1c9dc:	add	sp, sp, #40	; 0x28
   1c9e0:	pop	{r4, pc}
   1c9e4:	bl	10fe8 <__errno_location@plt>
   1c9e8:	mov	r2, #5
   1c9ec:	mvn	r3, #0
   1c9f0:	str	r2, [r0]
   1c9f4:	b	1c9c8 <__snprintf_chk@plt+0xb8f0>
   1c9f8:	mvn	r3, #0
   1c9fc:	b	1c9c8 <__snprintf_chk@plt+0xb8f0>
   1ca00:	bl	10e8c <__stack_chk_fail@plt>
   1ca04:	andeq	r9, r1, r4, lsl #11
   1ca08:	andeq	r0, r0, r4, lsl #2
   1ca0c:	subeq	r0, r9, r3
   1ca10:	ldr	ip, [pc, #192]	; 1cad8 <__snprintf_chk@plt+0xba00>
   1ca14:	push	{r4, r5, r6, r7, lr}
   1ca18:	add	ip, pc, ip
   1ca1c:	ldr	lr, [pc, #184]	; 1cadc <__snprintf_chk@plt+0xba04>
   1ca20:	sub	sp, sp, #276	; 0x114
   1ca24:	mov	r5, r1
   1ca28:	ldr	r6, [ip, lr]
   1ca2c:	mov	r1, ip
   1ca30:	mov	r7, r2
   1ca34:	ldr	ip, [pc, #164]	; 1cae0 <__snprintf_chk@plt+0xba08>
   1ca38:	mov	r2, r3
   1ca3c:	ldr	r3, [r6]
   1ca40:	mov	r1, #0
   1ca44:	str	ip, [sp]
   1ca48:	str	r3, [sp, #268]	; 0x10c
   1ca4c:	str	r1, [sp, #8]
   1ca50:	str	r1, [sp, #4]
   1ca54:	str	r1, [sp, #12]
   1ca58:	mov	ip, #242	; 0xf2
   1ca5c:	add	r3, sp, #24
   1ca60:	mov	r1, sp
   1ca64:	str	r3, [sp, #16]
   1ca68:	str	ip, [sp, #20]
   1ca6c:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1ca70:	cmp	r0, #0
   1ca74:	blt	1cacc <__snprintf_chk@plt+0xb9f4>
   1ca78:	ldrb	r4, [sp, #24]
   1ca7c:	cmp	r4, #0
   1ca80:	bne	1cab8 <__snprintf_chk@plt+0xb9e0>
   1ca84:	ldrb	r3, [sp, #25]
   1ca88:	mov	r0, r7
   1ca8c:	mov	r2, #240	; 0xf0
   1ca90:	strb	r3, [r5]
   1ca94:	add	r1, sp, #26
   1ca98:	bl	10e5c <memcpy@plt>
   1ca9c:	ldr	r2, [sp, #268]	; 0x10c
   1caa0:	ldr	r3, [r6]
   1caa4:	mov	r0, r4
   1caa8:	cmp	r2, r3
   1caac:	bne	1cad4 <__snprintf_chk@plt+0xb9fc>
   1cab0:	add	sp, sp, #276	; 0x114
   1cab4:	pop	{r4, r5, r6, r7, pc}
   1cab8:	bl	10fe8 <__errno_location@plt>
   1cabc:	mov	r3, #5
   1cac0:	mvn	r4, #0
   1cac4:	str	r3, [r0]
   1cac8:	b	1ca9c <__snprintf_chk@plt+0xb9c4>
   1cacc:	mvn	r4, #0
   1cad0:	b	1ca9c <__snprintf_chk@plt+0xb9c4>
   1cad4:	bl	10e8c <__stack_chk_fail@plt>
   1cad8:	andeq	r9, r1, ip, asr #9
   1cadc:	andeq	r0, r0, r4, lsl #2
   1cae0:	subseq	r0, r1, r3
   1cae4:	ldr	ip, [pc, #208]	; 1cbbc <__snprintf_chk@plt+0xbae4>
   1cae8:	push	{r4, r5, r6, lr}
   1caec:	add	ip, pc, ip
   1caf0:	ldr	lr, [pc, #200]	; 1cbc0 <__snprintf_chk@plt+0xbae8>
   1caf4:	sub	sp, sp, #280	; 0x118
   1caf8:	mov	r6, r2
   1cafc:	ldr	r4, [ip, lr]
   1cb00:	mov	r5, r0
   1cb04:	mov	r0, ip
   1cb08:	ldr	ip, [r4]
   1cb0c:	strb	r1, [sp, #32]
   1cb10:	mov	r2, #240	; 0xf0
   1cb14:	mov	r1, r6
   1cb18:	add	r0, sp, #33	; 0x21
   1cb1c:	mov	r6, r3
   1cb20:	str	ip, [sp, #276]	; 0x114
   1cb24:	bl	10e5c <memcpy@plt>
   1cb28:	ldr	r1, [pc, #148]	; 1cbc4 <__snprintf_chk@plt+0xbaec>
   1cb2c:	mov	r3, #0
   1cb30:	str	r3, [sp, #12]
   1cb34:	add	r3, sp, #32
   1cb38:	mov	lr, #241	; 0xf1
   1cb3c:	str	r1, [sp, #8]
   1cb40:	mov	ip, #1
   1cb44:	str	r3, [sp, #16]
   1cb48:	mov	r2, r6
   1cb4c:	add	r3, sp, #4
   1cb50:	mov	r0, r5
   1cb54:	add	r1, sp, #8
   1cb58:	str	lr, [sp, #20]
   1cb5c:	str	r3, [sp, #24]
   1cb60:	str	ip, [sp, #28]
   1cb64:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1cb68:	cmp	r0, #0
   1cb6c:	blt	1cbb0 <__snprintf_chk@plt+0xbad8>
   1cb70:	ldrb	r0, [sp, #4]
   1cb74:	cmp	r0, #0
   1cb78:	moveq	r3, r0
   1cb7c:	bne	1cb9c <__snprintf_chk@plt+0xbac4>
   1cb80:	ldr	r1, [sp, #276]	; 0x114
   1cb84:	ldr	r2, [r4]
   1cb88:	mov	r0, r3
   1cb8c:	cmp	r1, r2
   1cb90:	bne	1cbb8 <__snprintf_chk@plt+0xbae0>
   1cb94:	add	sp, sp, #280	; 0x118
   1cb98:	pop	{r4, r5, r6, pc}
   1cb9c:	bl	10fe8 <__errno_location@plt>
   1cba0:	mov	r2, #5
   1cba4:	mvn	r3, #0
   1cba8:	str	r2, [r0]
   1cbac:	b	1cb80 <__snprintf_chk@plt+0xbaa8>
   1cbb0:	mvn	r3, #0
   1cbb4:	b	1cb80 <__snprintf_chk@plt+0xbaa8>
   1cbb8:	bl	10e8c <__stack_chk_fail@plt>
   1cbbc:	strdeq	r9, [r1], -r8
   1cbc0:	andeq	r0, r0, r4, lsl #2
   1cbc4:	subseq	r0, r2, r3
   1cbc8:	ldr	r3, [pc, #168]	; 1cc78 <__snprintf_chk@plt+0xbba0>
   1cbcc:	ldr	ip, [pc, #168]	; 1cc7c <__snprintf_chk@plt+0xbba4>
   1cbd0:	add	r3, pc, r3
   1cbd4:	push	{r4, r5, lr}
   1cbd8:	mov	r4, r1
   1cbdc:	ldr	r5, [r3, ip]
   1cbe0:	sub	sp, sp, #36	; 0x24
   1cbe4:	ldr	r1, [pc, #148]	; 1cc80 <__snprintf_chk@plt+0xbba8>
   1cbe8:	ldr	r3, [r5]
   1cbec:	str	r1, [sp, #4]
   1cbf0:	mov	r1, #0
   1cbf4:	str	r3, [sp, #28]
   1cbf8:	str	r1, [sp, #12]
   1cbfc:	str	r1, [sp, #8]
   1cc00:	str	r1, [sp, #16]
   1cc04:	mov	ip, #2
   1cc08:	mov	r3, sp
   1cc0c:	add	r1, sp, #4
   1cc10:	str	r3, [sp, #20]
   1cc14:	str	ip, [sp, #24]
   1cc18:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1cc1c:	cmp	r0, #0
   1cc20:	blt	1cc6c <__snprintf_chk@plt+0xbb94>
   1cc24:	ldrb	r0, [sp]
   1cc28:	cmp	r0, #0
   1cc2c:	bne	1cc58 <__snprintf_chk@plt+0xbb80>
   1cc30:	ldrb	r2, [sp, #1]
   1cc34:	mov	r3, r0
   1cc38:	strb	r2, [r4]
   1cc3c:	ldr	r1, [sp, #28]
   1cc40:	ldr	r2, [r5]
   1cc44:	mov	r0, r3
   1cc48:	cmp	r1, r2
   1cc4c:	bne	1cc74 <__snprintf_chk@plt+0xbb9c>
   1cc50:	add	sp, sp, #36	; 0x24
   1cc54:	pop	{r4, r5, pc}
   1cc58:	bl	10fe8 <__errno_location@plt>
   1cc5c:	mov	r2, #5
   1cc60:	mvn	r3, #0
   1cc64:	str	r2, [r0]
   1cc68:	b	1cc3c <__snprintf_chk@plt+0xbb64>
   1cc6c:	mvn	r3, #0
   1cc70:	b	1cc3c <__snprintf_chk@plt+0xbb64>
   1cc74:	bl	10e8c <__stack_chk_fail@plt>
   1cc78:	andeq	r9, r1, r4, lsl r3
   1cc7c:	andeq	r0, r0, r4, lsl #2
   1cc80:	subseq	r0, r5, r3
   1cc84:	ldr	r3, [pc, #164]	; 1cd30 <__snprintf_chk@plt+0xbc58>
   1cc88:	ldr	ip, [pc, #164]	; 1cd34 <__snprintf_chk@plt+0xbc5c>
   1cc8c:	add	r3, pc, r3
   1cc90:	push	{r4, lr}
   1cc94:	sub	sp, sp, #40	; 0x28
   1cc98:	ldr	r4, [r3, ip]
   1cc9c:	strb	r1, [sp, #4]
   1cca0:	mov	r3, #0
   1cca4:	ldr	r1, [r4]
   1cca8:	ldr	lr, [pc, #136]	; 1cd38 <__snprintf_chk@plt+0xbc60>
   1ccac:	str	r3, [sp, #16]
   1ccb0:	add	r3, sp, #4
   1ccb4:	mov	ip, #1
   1ccb8:	str	r1, [sp, #36]	; 0x24
   1ccbc:	str	r3, [sp, #20]
   1ccc0:	add	r1, sp, #12
   1ccc4:	add	r3, sp, #8
   1ccc8:	str	lr, [sp, #12]
   1cccc:	str	ip, [sp, #24]
   1ccd0:	str	ip, [sp, #32]
   1ccd4:	str	r3, [sp, #28]
   1ccd8:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1ccdc:	cmp	r0, #0
   1cce0:	blt	1cd24 <__snprintf_chk@plt+0xbc4c>
   1cce4:	ldrb	r0, [sp, #8]
   1cce8:	cmp	r0, #0
   1ccec:	moveq	r3, r0
   1ccf0:	bne	1cd10 <__snprintf_chk@plt+0xbc38>
   1ccf4:	ldr	r1, [sp, #36]	; 0x24
   1ccf8:	ldr	r2, [r4]
   1ccfc:	mov	r0, r3
   1cd00:	cmp	r1, r2
   1cd04:	bne	1cd2c <__snprintf_chk@plt+0xbc54>
   1cd08:	add	sp, sp, #40	; 0x28
   1cd0c:	pop	{r4, pc}
   1cd10:	bl	10fe8 <__errno_location@plt>
   1cd14:	mov	r2, #5
   1cd18:	mvn	r3, #0
   1cd1c:	str	r2, [r0]
   1cd20:	b	1ccf4 <__snprintf_chk@plt+0xbc1c>
   1cd24:	mvn	r3, #0
   1cd28:	b	1ccf4 <__snprintf_chk@plt+0xbc1c>
   1cd2c:	bl	10e8c <__stack_chk_fail@plt>
   1cd30:	andeq	r9, r1, r8, asr r2
   1cd34:	andeq	r0, r0, r4, lsl #2
   1cd38:	subseq	r0, r6, r3
   1cd3c:	ldr	ip, [pc, #236]	; 1ce30 <__snprintf_chk@plt+0xbd58>
   1cd40:	push	{r4, r5, r6, lr}
   1cd44:	add	ip, pc, ip
   1cd48:	ldr	lr, [pc, #228]	; 1ce34 <__snprintf_chk@plt+0xbd5c>
   1cd4c:	sub	sp, sp, #64	; 0x40
   1cd50:	mov	r5, r1
   1cd54:	ldr	r6, [ip, lr]
   1cd58:	mov	r1, ip
   1cd5c:	mov	r4, r2
   1cd60:	ldr	ip, [pc, #208]	; 1ce38 <__snprintf_chk@plt+0xbd60>
   1cd64:	mov	r2, r3
   1cd68:	ldr	r3, [r6]
   1cd6c:	mov	r1, #0
   1cd70:	str	ip, [sp]
   1cd74:	str	r3, [sp, #60]	; 0x3c
   1cd78:	str	r1, [sp, #8]
   1cd7c:	str	r1, [sp, #4]
   1cd80:	str	r1, [sp, #12]
   1cd84:	mov	ip, #33	; 0x21
   1cd88:	add	r3, sp, #24
   1cd8c:	mov	r1, sp
   1cd90:	str	r3, [sp, #16]
   1cd94:	str	ip, [sp, #20]
   1cd98:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1cd9c:	cmp	r0, #0
   1cda0:	blt	1ce24 <__snprintf_chk@plt+0xbd4c>
   1cda4:	ldrb	r0, [sp, #24]
   1cda8:	cmp	r0, #0
   1cdac:	bne	1ce10 <__snprintf_chk@plt+0xbd38>
   1cdb0:	ldr	r1, [sp, #29]
   1cdb4:	ldr	ip, [sp, #25]
   1cdb8:	str	r1, [r5, #4]
   1cdbc:	mov	r2, r0
   1cdc0:	ldr	r1, [sp, #37]	; 0x25
   1cdc4:	ldr	r0, [sp, #33]	; 0x21
   1cdc8:	str	ip, [r5]
   1cdcc:	str	r0, [r5, #8]
   1cdd0:	str	r1, [r5, #12]
   1cdd4:	ldr	ip, [sp, #41]	; 0x29
   1cdd8:	ldr	r0, [sp, #45]	; 0x2d
   1cddc:	ldr	r1, [sp, #49]	; 0x31
   1cde0:	ldr	r3, [sp, #53]	; 0x35
   1cde4:	str	ip, [r4]
   1cde8:	str	r0, [r4, #4]
   1cdec:	str	r1, [r4, #8]
   1cdf0:	str	r3, [r4, #12]
   1cdf4:	ldr	r1, [sp, #60]	; 0x3c
   1cdf8:	ldr	r3, [r6]
   1cdfc:	mov	r0, r2
   1ce00:	cmp	r1, r3
   1ce04:	bne	1ce2c <__snprintf_chk@plt+0xbd54>
   1ce08:	add	sp, sp, #64	; 0x40
   1ce0c:	pop	{r4, r5, r6, pc}
   1ce10:	bl	10fe8 <__errno_location@plt>
   1ce14:	mov	r3, #5
   1ce18:	mvn	r2, #0
   1ce1c:	str	r3, [r0]
   1ce20:	b	1cdf4 <__snprintf_chk@plt+0xbd1c>
   1ce24:	mvn	r2, #0
   1ce28:	b	1cdf4 <__snprintf_chk@plt+0xbd1c>
   1ce2c:	bl	10e8c <__stack_chk_fail@plt>
   1ce30:	andeq	r9, r1, r0, lsr #3
   1ce34:	andeq	r0, r0, r4, lsl #2
   1ce38:	subseq	r0, r7, r3
   1ce3c:	ldr	r3, [pc, #168]	; 1ceec <__snprintf_chk@plt+0xbe14>
   1ce40:	ldr	ip, [pc, #168]	; 1cef0 <__snprintf_chk@plt+0xbe18>
   1ce44:	add	r3, pc, r3
   1ce48:	push	{r4, r5, lr}
   1ce4c:	mov	r4, r1
   1ce50:	ldr	r5, [r3, ip]
   1ce54:	sub	sp, sp, #36	; 0x24
   1ce58:	ldr	r1, [pc, #148]	; 1cef4 <__snprintf_chk@plt+0xbe1c>
   1ce5c:	ldr	r3, [r5]
   1ce60:	str	r1, [sp, #4]
   1ce64:	mov	r1, #0
   1ce68:	str	r3, [sp, #28]
   1ce6c:	str	r1, [sp, #12]
   1ce70:	str	r1, [sp, #8]
   1ce74:	str	r1, [sp, #16]
   1ce78:	mov	ip, #2
   1ce7c:	mov	r3, sp
   1ce80:	add	r1, sp, #4
   1ce84:	str	r3, [sp, #20]
   1ce88:	str	ip, [sp, #24]
   1ce8c:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1ce90:	cmp	r0, #0
   1ce94:	blt	1cee0 <__snprintf_chk@plt+0xbe08>
   1ce98:	ldrb	r0, [sp]
   1ce9c:	cmp	r0, #0
   1cea0:	bne	1cecc <__snprintf_chk@plt+0xbdf4>
   1cea4:	ldrb	r2, [sp, #1]
   1cea8:	mov	r3, r0
   1ceac:	strb	r2, [r4]
   1ceb0:	ldr	r1, [sp, #28]
   1ceb4:	ldr	r2, [r5]
   1ceb8:	mov	r0, r3
   1cebc:	cmp	r1, r2
   1cec0:	bne	1cee8 <__snprintf_chk@plt+0xbe10>
   1cec4:	add	sp, sp, #36	; 0x24
   1cec8:	pop	{r4, r5, pc}
   1cecc:	bl	10fe8 <__errno_location@plt>
   1ced0:	mov	r2, #5
   1ced4:	mvn	r3, #0
   1ced8:	str	r2, [r0]
   1cedc:	b	1ceb0 <__snprintf_chk@plt+0xbdd8>
   1cee0:	mvn	r3, #0
   1cee4:	b	1ceb0 <__snprintf_chk@plt+0xbdd8>
   1cee8:	bl	10e8c <__stack_chk_fail@plt>
   1ceec:	andeq	r9, r1, r0, lsr #1
   1cef0:	andeq	r0, r0, r4, lsl #2
   1cef4:	subseq	r0, r8, r3
   1cef8:	b	1ce3c <__snprintf_chk@plt+0xbd64>
   1cefc:	ldr	r3, [pc, #164]	; 1cfa8 <__snprintf_chk@plt+0xbed0>
   1cf00:	ldr	ip, [pc, #164]	; 1cfac <__snprintf_chk@plt+0xbed4>
   1cf04:	add	r3, pc, r3
   1cf08:	push	{r4, lr}
   1cf0c:	sub	sp, sp, #40	; 0x28
   1cf10:	ldr	r4, [r3, ip]
   1cf14:	strb	r1, [sp, #4]
   1cf18:	mov	r3, #0
   1cf1c:	ldr	r1, [r4]
   1cf20:	ldr	lr, [pc, #136]	; 1cfb0 <__snprintf_chk@plt+0xbed8>
   1cf24:	str	r3, [sp, #16]
   1cf28:	add	r3, sp, #4
   1cf2c:	mov	ip, #1
   1cf30:	str	r1, [sp, #36]	; 0x24
   1cf34:	str	r3, [sp, #20]
   1cf38:	add	r1, sp, #12
   1cf3c:	add	r3, sp, #8
   1cf40:	str	lr, [sp, #12]
   1cf44:	str	ip, [sp, #24]
   1cf48:	str	ip, [sp, #32]
   1cf4c:	str	r3, [sp, #28]
   1cf50:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1cf54:	cmp	r0, #0
   1cf58:	blt	1cf9c <__snprintf_chk@plt+0xbec4>
   1cf5c:	ldrb	r0, [sp, #8]
   1cf60:	cmp	r0, #0
   1cf64:	moveq	r3, r0
   1cf68:	bne	1cf88 <__snprintf_chk@plt+0xbeb0>
   1cf6c:	ldr	r1, [sp, #36]	; 0x24
   1cf70:	ldr	r2, [r4]
   1cf74:	mov	r0, r3
   1cf78:	cmp	r1, r2
   1cf7c:	bne	1cfa4 <__snprintf_chk@plt+0xbecc>
   1cf80:	add	sp, sp, #40	; 0x28
   1cf84:	pop	{r4, pc}
   1cf88:	bl	10fe8 <__errno_location@plt>
   1cf8c:	mov	r2, #5
   1cf90:	mvn	r3, #0
   1cf94:	str	r2, [r0]
   1cf98:	b	1cf6c <__snprintf_chk@plt+0xbe94>
   1cf9c:	mvn	r3, #0
   1cfa0:	b	1cf6c <__snprintf_chk@plt+0xbe94>
   1cfa4:	bl	10e8c <__stack_chk_fail@plt>
   1cfa8:	andeq	r8, r1, r0, ror #31
   1cfac:	andeq	r0, r0, r4, lsl #2
   1cfb0:	subseq	r0, r9, r3
   1cfb4:	ldr	ip, [pc, #188]	; 1d078 <__snprintf_chk@plt+0xbfa0>
   1cfb8:	push	{r4, r5, r6, lr}
   1cfbc:	add	ip, pc, ip
   1cfc0:	ldr	lr, [pc, #180]	; 1d07c <__snprintf_chk@plt+0xbfa4>
   1cfc4:	sub	sp, sp, #40	; 0x28
   1cfc8:	mov	r4, r3
   1cfcc:	ldr	r5, [ip, lr]
   1cfd0:	mov	r3, #0
   1cfd4:	strb	r2, [sp, #6]
   1cfd8:	ldr	r2, [r5]
   1cfdc:	str	r3, [sp, #16]
   1cfe0:	mov	r3, #4
   1cfe4:	strh	r1, [sp, #4]
   1cfe8:	str	r2, [sp, #36]	; 0x24
   1cfec:	mov	r1, #3
   1cff0:	add	r2, sp, r3
   1cff4:	ldr	r6, [pc, #132]	; 1d080 <__snprintf_chk@plt+0xbfa8>
   1cff8:	str	r2, [sp, #20]
   1cffc:	str	r1, [sp, #24]
   1d000:	ldr	r2, [sp, #56]	; 0x38
   1d004:	add	ip, sp, #8
   1d008:	add	r1, sp, #12
   1d00c:	str	r6, [sp, #12]
   1d010:	str	ip, [sp, #28]
   1d014:	str	r3, [sp, #32]
   1d018:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1d01c:	cmp	r0, #0
   1d020:	blt	1d06c <__snprintf_chk@plt+0xbf94>
   1d024:	ldrb	r0, [sp, #8]
   1d028:	cmp	r0, #0
   1d02c:	bne	1d058 <__snprintf_chk@plt+0xbf80>
   1d030:	ldrb	r3, [sp, #11]
   1d034:	mov	r2, r0
   1d038:	strb	r3, [r4]
   1d03c:	ldr	r1, [sp, #36]	; 0x24
   1d040:	ldr	r3, [r5]
   1d044:	mov	r0, r2
   1d048:	cmp	r1, r3
   1d04c:	bne	1d074 <__snprintf_chk@plt+0xbf9c>
   1d050:	add	sp, sp, #40	; 0x28
   1d054:	pop	{r4, r5, r6, pc}
   1d058:	bl	10fe8 <__errno_location@plt>
   1d05c:	mov	r3, #5
   1d060:	mvn	r2, #0
   1d064:	str	r3, [r0]
   1d068:	b	1d03c <__snprintf_chk@plt+0xbf64>
   1d06c:	mvn	r2, #0
   1d070:	b	1d03c <__snprintf_chk@plt+0xbf64>
   1d074:	bl	10e8c <__stack_chk_fail@plt>
   1d078:	andeq	r8, r1, r8, lsr #30
   1d07c:	andeq	r0, r0, r4, lsl #2
   1d080:	eoreq	r0, sp, r3
   1d084:	ldr	ip, [pc, #192]	; 1d14c <__snprintf_chk@plt+0xc074>
   1d088:	push	{r4, r5, r6, lr}
   1d08c:	add	ip, pc, ip
   1d090:	ldr	lr, [pc, #184]	; 1d150 <__snprintf_chk@plt+0xc078>
   1d094:	sub	sp, sp, #48	; 0x30
   1d098:	ldr	r6, [pc, #180]	; 1d154 <__snprintf_chk@plt+0xc07c>
   1d09c:	strh	r1, [sp, #6]
   1d0a0:	ldr	r4, [ip, lr]
   1d0a4:	mov	r5, r2
   1d0a8:	mov	r2, r3
   1d0ac:	mov	r3, #0
   1d0b0:	mov	r1, ip
   1d0b4:	str	r3, [sp, #24]
   1d0b8:	ldr	ip, [r4]
   1d0bc:	add	r3, sp, #6
   1d0c0:	mov	r1, #2
   1d0c4:	str	r6, [sp, #20]
   1d0c8:	str	r3, [sp, #28]
   1d0cc:	str	r1, [sp, #32]
   1d0d0:	add	r3, sp, #12
   1d0d4:	mov	r6, #5
   1d0d8:	add	r1, sp, #20
   1d0dc:	str	ip, [sp, #44]	; 0x2c
   1d0e0:	str	r3, [sp, #36]	; 0x24
   1d0e4:	str	r6, [sp, #40]	; 0x28
   1d0e8:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1d0ec:	cmp	r0, #0
   1d0f0:	blt	1d140 <__snprintf_chk@plt+0xc068>
   1d0f4:	ldrb	r0, [sp, #12]
   1d0f8:	cmp	r0, #0
   1d0fc:	bne	1d130 <__snprintf_chk@plt+0xc058>
   1d100:	ldrb	r1, [sp, #16]
   1d104:	ldrb	r2, [sp, #15]
   1d108:	mov	r3, r0
   1d10c:	orr	r2, r2, r1, lsl #8
   1d110:	strh	r2, [r5]
   1d114:	ldr	r1, [sp, #44]	; 0x2c
   1d118:	ldr	r2, [r4]
   1d11c:	mov	r0, r3
   1d120:	cmp	r1, r2
   1d124:	bne	1d148 <__snprintf_chk@plt+0xc070>
   1d128:	add	sp, sp, #48	; 0x30
   1d12c:	pop	{r4, r5, r6, pc}
   1d130:	bl	10fe8 <__errno_location@plt>
   1d134:	mvn	r3, #0
   1d138:	str	r6, [r0]
   1d13c:	b	1d114 <__snprintf_chk@plt+0xc03c>
   1d140:	mvn	r3, #0
   1d144:	b	1d114 <__snprintf_chk@plt+0xc03c>
   1d148:	bl	10e8c <__stack_chk_fail@plt>
   1d14c:	andeq	r8, r1, r8, asr lr
   1d150:	andeq	r0, r0, r4, lsl #2
   1d154:	andeq	r0, ip, r2
   1d158:	ldr	ip, [pc, #176]	; 1d210 <__snprintf_chk@plt+0xc138>
   1d15c:	push	{r4, r5, lr}
   1d160:	add	ip, pc, ip
   1d164:	ldr	lr, [pc, #168]	; 1d214 <__snprintf_chk@plt+0xc13c>
   1d168:	sub	sp, sp, #44	; 0x2c
   1d16c:	ldr	r5, [pc, #164]	; 1d218 <__snprintf_chk@plt+0xc140>
   1d170:	ldr	r4, [ip, lr]
   1d174:	strh	r1, [sp, #8]
   1d178:	strh	r2, [sp, #10]
   1d17c:	ldr	r1, [r4]
   1d180:	mov	r2, r3
   1d184:	mov	r3, #0
   1d188:	mov	lr, #4
   1d18c:	str	r3, [sp, #16]
   1d190:	add	r3, sp, #8
   1d194:	str	r1, [sp, #36]	; 0x24
   1d198:	str	r3, [sp, #20]
   1d19c:	add	r3, sp, lr
   1d1a0:	mov	ip, #3
   1d1a4:	add	r1, sp, #12
   1d1a8:	str	r5, [sp, #12]
   1d1ac:	str	lr, [sp, #24]
   1d1b0:	str	r3, [sp, #28]
   1d1b4:	str	ip, [sp, #32]
   1d1b8:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1d1bc:	cmp	r0, #0
   1d1c0:	blt	1d204 <__snprintf_chk@plt+0xc12c>
   1d1c4:	ldrb	r0, [sp, #4]
   1d1c8:	cmp	r0, #0
   1d1cc:	moveq	r3, r0
   1d1d0:	bne	1d1f0 <__snprintf_chk@plt+0xc118>
   1d1d4:	ldr	r1, [sp, #36]	; 0x24
   1d1d8:	ldr	r2, [r4]
   1d1dc:	mov	r0, r3
   1d1e0:	cmp	r1, r2
   1d1e4:	bne	1d20c <__snprintf_chk@plt+0xc134>
   1d1e8:	add	sp, sp, #44	; 0x2c
   1d1ec:	pop	{r4, r5, pc}
   1d1f0:	bl	10fe8 <__errno_location@plt>
   1d1f4:	mov	r2, #5
   1d1f8:	mvn	r3, #0
   1d1fc:	str	r2, [r0]
   1d200:	b	1d1d4 <__snprintf_chk@plt+0xc0fc>
   1d204:	mvn	r3, #0
   1d208:	b	1d1d4 <__snprintf_chk@plt+0xc0fc>
   1d20c:	bl	10e8c <__stack_chk_fail@plt>
   1d210:	andeq	r8, r1, r4, lsl #27
   1d214:	andeq	r0, r0, r4, lsl #2
   1d218:	andeq	r0, sp, r2
   1d21c:	ldr	ip, [pc, #192]	; 1d2e4 <__snprintf_chk@plt+0xc20c>
   1d220:	push	{r4, r5, r6, lr}
   1d224:	add	ip, pc, ip
   1d228:	ldr	lr, [pc, #184]	; 1d2e8 <__snprintf_chk@plt+0xc210>
   1d22c:	sub	sp, sp, #48	; 0x30
   1d230:	ldr	r6, [pc, #180]	; 1d2ec <__snprintf_chk@plt+0xc214>
   1d234:	strh	r1, [sp, #6]
   1d238:	ldr	r4, [ip, lr]
   1d23c:	mov	r5, r2
   1d240:	mov	r2, r3
   1d244:	mov	r3, #0
   1d248:	mov	r1, ip
   1d24c:	str	r3, [sp, #24]
   1d250:	ldr	ip, [r4]
   1d254:	add	r3, sp, #6
   1d258:	mov	r1, #2
   1d25c:	str	r6, [sp, #20]
   1d260:	str	r3, [sp, #28]
   1d264:	str	r1, [sp, #32]
   1d268:	add	r3, sp, #12
   1d26c:	mov	r6, #5
   1d270:	add	r1, sp, #20
   1d274:	str	ip, [sp, #44]	; 0x2c
   1d278:	str	r3, [sp, #36]	; 0x24
   1d27c:	str	r6, [sp, #40]	; 0x28
   1d280:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1d284:	cmp	r0, #0
   1d288:	blt	1d2d8 <__snprintf_chk@plt+0xc200>
   1d28c:	ldrb	r0, [sp, #12]
   1d290:	cmp	r0, #0
   1d294:	bne	1d2c8 <__snprintf_chk@plt+0xc1f0>
   1d298:	ldrb	r1, [sp, #16]
   1d29c:	ldrb	r2, [sp, #15]
   1d2a0:	mov	r3, r0
   1d2a4:	orr	r2, r2, r1, lsl #8
   1d2a8:	strh	r2, [r5]
   1d2ac:	ldr	r1, [sp, #44]	; 0x2c
   1d2b0:	ldr	r2, [r4]
   1d2b4:	mov	r0, r3
   1d2b8:	cmp	r1, r2
   1d2bc:	bne	1d2e0 <__snprintf_chk@plt+0xc208>
   1d2c0:	add	sp, sp, #48	; 0x30
   1d2c4:	pop	{r4, r5, r6, pc}
   1d2c8:	bl	10fe8 <__errno_location@plt>
   1d2cc:	mvn	r3, #0
   1d2d0:	str	r6, [r0]
   1d2d4:	b	1d2ac <__snprintf_chk@plt+0xc1d4>
   1d2d8:	mvn	r3, #0
   1d2dc:	b	1d2ac <__snprintf_chk@plt+0xc1d4>
   1d2e0:	bl	10e8c <__stack_chk_fail@plt>
   1d2e4:	andeq	r8, r1, r0, asr #25
   1d2e8:	andeq	r0, r0, r4, lsl #2
   1d2ec:	eorseq	r0, r6, r3
   1d2f0:	ldr	ip, [pc, #176]	; 1d3a8 <__snprintf_chk@plt+0xc2d0>
   1d2f4:	push	{r4, r5, lr}
   1d2f8:	add	ip, pc, ip
   1d2fc:	ldr	lr, [pc, #168]	; 1d3ac <__snprintf_chk@plt+0xc2d4>
   1d300:	sub	sp, sp, #44	; 0x2c
   1d304:	ldr	r5, [pc, #164]	; 1d3b0 <__snprintf_chk@plt+0xc2d8>
   1d308:	ldr	r4, [ip, lr]
   1d30c:	strh	r1, [sp, #8]
   1d310:	strh	r2, [sp, #10]
   1d314:	ldr	r1, [r4]
   1d318:	mov	r2, r3
   1d31c:	mov	r3, #0
   1d320:	mov	lr, #4
   1d324:	str	r3, [sp, #16]
   1d328:	add	r3, sp, #8
   1d32c:	str	r1, [sp, #36]	; 0x24
   1d330:	str	r3, [sp, #20]
   1d334:	add	r3, sp, lr
   1d338:	mov	ip, #3
   1d33c:	add	r1, sp, #12
   1d340:	str	r5, [sp, #12]
   1d344:	str	lr, [sp, #24]
   1d348:	str	r3, [sp, #28]
   1d34c:	str	ip, [sp, #32]
   1d350:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1d354:	cmp	r0, #0
   1d358:	blt	1d39c <__snprintf_chk@plt+0xc2c4>
   1d35c:	ldrb	r0, [sp, #4]
   1d360:	cmp	r0, #0
   1d364:	moveq	r3, r0
   1d368:	bne	1d388 <__snprintf_chk@plt+0xc2b0>
   1d36c:	ldr	r1, [sp, #36]	; 0x24
   1d370:	ldr	r2, [r4]
   1d374:	mov	r0, r3
   1d378:	cmp	r1, r2
   1d37c:	bne	1d3a4 <__snprintf_chk@plt+0xc2cc>
   1d380:	add	sp, sp, #44	; 0x2c
   1d384:	pop	{r4, r5, pc}
   1d388:	bl	10fe8 <__errno_location@plt>
   1d38c:	mov	r2, #5
   1d390:	mvn	r3, #0
   1d394:	str	r2, [r0]
   1d398:	b	1d36c <__snprintf_chk@plt+0xc294>
   1d39c:	mvn	r3, #0
   1d3a0:	b	1d36c <__snprintf_chk@plt+0xc294>
   1d3a4:	bl	10e8c <__stack_chk_fail@plt>
   1d3a8:	andeq	r8, r1, ip, ror #23
   1d3ac:	andeq	r0, r0, r4, lsl #2
   1d3b0:	eorseq	r0, r7, r3
   1d3b4:	ldr	ip, [pc, #200]	; 1d484 <__snprintf_chk@plt+0xc3ac>
   1d3b8:	push	{r4, r5, r6, lr}
   1d3bc:	add	ip, pc, ip
   1d3c0:	ldr	lr, [pc, #192]	; 1d488 <__snprintf_chk@plt+0xc3b0>
   1d3c4:	mov	r3, r1
   1d3c8:	sub	sp, sp, #48	; 0x30
   1d3cc:	ldr	r4, [ip, lr]
   1d3d0:	mov	r6, r0
   1d3d4:	ldrh	lr, [r3, #8]
   1d3d8:	ldr	r0, [r1]
   1d3dc:	ldr	r1, [r1, #4]
   1d3e0:	add	r3, sp, #32
   1d3e4:	ldr	ip, [pc, #160]	; 1d48c <__snprintf_chk@plt+0xc3b4>
   1d3e8:	stmia	r3!, {r0, r1}
   1d3ec:	ldr	r5, [r4]
   1d3f0:	strh	lr, [r3]
   1d3f4:	mov	r1, #0
   1d3f8:	add	r3, sp, #32
   1d3fc:	mov	lr, #10
   1d400:	str	ip, [sp, #8]
   1d404:	str	r1, [sp, #12]
   1d408:	mov	ip, #1
   1d40c:	str	r3, [sp, #16]
   1d410:	mov	r0, r6
   1d414:	add	r3, sp, #4
   1d418:	add	r1, sp, #8
   1d41c:	str	r5, [sp, #44]	; 0x2c
   1d420:	str	lr, [sp, #20]
   1d424:	str	r3, [sp, #24]
   1d428:	str	ip, [sp, #28]
   1d42c:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1d430:	cmp	r0, #0
   1d434:	blt	1d478 <__snprintf_chk@plt+0xc3a0>
   1d438:	ldrb	r0, [sp, #4]
   1d43c:	cmp	r0, #0
   1d440:	moveq	r3, r0
   1d444:	bne	1d464 <__snprintf_chk@plt+0xc38c>
   1d448:	ldr	r1, [sp, #44]	; 0x2c
   1d44c:	ldr	r2, [r4]
   1d450:	mov	r0, r3
   1d454:	cmp	r1, r2
   1d458:	bne	1d480 <__snprintf_chk@plt+0xc3a8>
   1d45c:	add	sp, sp, #48	; 0x30
   1d460:	pop	{r4, r5, r6, pc}
   1d464:	bl	10fe8 <__errno_location@plt>
   1d468:	mov	r2, #5
   1d46c:	mvn	r3, #0
   1d470:	str	r2, [r0]
   1d474:	b	1d448 <__snprintf_chk@plt+0xc370>
   1d478:	mvn	r3, #0
   1d47c:	b	1d448 <__snprintf_chk@plt+0xc370>
   1d480:	bl	10e8c <__stack_chk_fail@plt>
   1d484:	andeq	r8, r1, r8, lsr #22
   1d488:	andeq	r0, r0, r4, lsl #2
   1d48c:	eorseq	r0, pc, r3
   1d490:	ldr	ip, [pc, #188]	; 1d554 <__snprintf_chk@plt+0xc47c>
   1d494:	push	{r4, r5, lr}
   1d498:	add	ip, pc, ip
   1d49c:	ldr	lr, [pc, #180]	; 1d558 <__snprintf_chk@plt+0xc480>
   1d4a0:	sub	sp, sp, #44	; 0x2c
   1d4a4:	mov	r4, r2
   1d4a8:	strh	r1, [sp, #6]
   1d4ac:	ldr	r5, [ip, lr]
   1d4b0:	mov	r1, ip
   1d4b4:	ldr	ip, [pc, #160]	; 1d55c <__snprintf_chk@plt+0xc484>
   1d4b8:	ldr	r1, [r5]
   1d4bc:	mov	r2, r3
   1d4c0:	mov	r3, #0
   1d4c4:	str	r1, [sp, #36]	; 0x24
   1d4c8:	str	r3, [sp, #16]
   1d4cc:	mov	r1, #2
   1d4d0:	add	r3, sp, #6
   1d4d4:	str	ip, [sp, #12]
   1d4d8:	str	r3, [sp, #20]
   1d4dc:	str	r1, [sp, #24]
   1d4e0:	mov	ip, #4
   1d4e4:	add	r3, sp, #8
   1d4e8:	add	r1, sp, #12
   1d4ec:	str	r3, [sp, #28]
   1d4f0:	str	ip, [sp, #32]
   1d4f4:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1d4f8:	cmp	r0, #0
   1d4fc:	blt	1d548 <__snprintf_chk@plt+0xc470>
   1d500:	ldrb	r0, [sp, #8]
   1d504:	cmp	r0, #0
   1d508:	bne	1d534 <__snprintf_chk@plt+0xc45c>
   1d50c:	ldrb	r2, [sp, #11]
   1d510:	mov	r3, r0
   1d514:	strb	r2, [r4]
   1d518:	ldr	r1, [sp, #36]	; 0x24
   1d51c:	ldr	r2, [r5]
   1d520:	mov	r0, r3
   1d524:	cmp	r1, r2
   1d528:	bne	1d550 <__snprintf_chk@plt+0xc478>
   1d52c:	add	sp, sp, #44	; 0x2c
   1d530:	pop	{r4, r5, pc}
   1d534:	bl	10fe8 <__errno_location@plt>
   1d538:	mov	r2, #5
   1d53c:	mvn	r3, #0
   1d540:	str	r2, [r0]
   1d544:	b	1d518 <__snprintf_chk@plt+0xc440>
   1d548:	mvn	r3, #0
   1d54c:	b	1d518 <__snprintf_chk@plt+0xc440>
   1d550:	bl	10e8c <__stack_chk_fail@plt>
   1d554:	andeq	r8, r1, ip, asr #20
   1d558:	andeq	r0, r0, r4, lsl #2
   1d55c:	andeq	r0, r3, r5
   1d560:	ldr	ip, [pc, #188]	; 1d624 <__snprintf_chk@plt+0xc54c>
   1d564:	push	{r4, r5, lr}
   1d568:	add	ip, pc, ip
   1d56c:	ldr	lr, [pc, #180]	; 1d628 <__snprintf_chk@plt+0xc550>
   1d570:	sub	sp, sp, #44	; 0x2c
   1d574:	mov	r4, r2
   1d578:	strh	r1, [sp, #6]
   1d57c:	ldr	r5, [ip, lr]
   1d580:	mov	r1, ip
   1d584:	ldr	ip, [pc, #160]	; 1d62c <__snprintf_chk@plt+0xc554>
   1d588:	ldr	r1, [r5]
   1d58c:	mov	r2, r3
   1d590:	mov	r3, #0
   1d594:	str	r1, [sp, #36]	; 0x24
   1d598:	str	r3, [sp, #16]
   1d59c:	mov	r1, #2
   1d5a0:	add	r3, sp, #6
   1d5a4:	str	ip, [sp, #12]
   1d5a8:	str	r3, [sp, #20]
   1d5ac:	str	r1, [sp, #24]
   1d5b0:	mov	ip, #4
   1d5b4:	add	r3, sp, #8
   1d5b8:	add	r1, sp, #12
   1d5bc:	str	r3, [sp, #28]
   1d5c0:	str	ip, [sp, #32]
   1d5c4:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1d5c8:	cmp	r0, #0
   1d5cc:	blt	1d618 <__snprintf_chk@plt+0xc540>
   1d5d0:	ldrb	r0, [sp, #8]
   1d5d4:	cmp	r0, #0
   1d5d8:	bne	1d604 <__snprintf_chk@plt+0xc52c>
   1d5dc:	ldrb	r2, [sp, #11]
   1d5e0:	mov	r3, r0
   1d5e4:	strb	r2, [r4]
   1d5e8:	ldr	r1, [sp, #36]	; 0x24
   1d5ec:	ldr	r2, [r5]
   1d5f0:	mov	r0, r3
   1d5f4:	cmp	r1, r2
   1d5f8:	bne	1d620 <__snprintf_chk@plt+0xc548>
   1d5fc:	add	sp, sp, #44	; 0x2c
   1d600:	pop	{r4, r5, pc}
   1d604:	bl	10fe8 <__errno_location@plt>
   1d608:	mov	r2, #5
   1d60c:	mvn	r3, #0
   1d610:	str	r2, [r0]
   1d614:	b	1d5e8 <__snprintf_chk@plt+0xc510>
   1d618:	mvn	r3, #0
   1d61c:	b	1d5e8 <__snprintf_chk@plt+0xc510>
   1d620:	bl	10e8c <__stack_chk_fail@plt>
   1d624:	andeq	r8, r1, ip, ror r9
   1d628:	andeq	r0, r0, r4, lsl #2
   1d62c:	andeq	r0, r5, r5
   1d630:	ldr	ip, [pc, #212]	; 1d70c <__snprintf_chk@plt+0xc634>
   1d634:	push	{r4, r5, r6, r7, lr}
   1d638:	add	ip, pc, ip
   1d63c:	ldr	lr, [pc, #204]	; 1d710 <__snprintf_chk@plt+0xc638>
   1d640:	sub	sp, sp, #60	; 0x3c
   1d644:	mov	r5, r2
   1d648:	strh	r1, [sp, #6]
   1d64c:	ldr	r4, [ip, lr]
   1d650:	mov	r1, ip
   1d654:	mov	r2, #0
   1d658:	mov	r6, r3
   1d65c:	ldr	r3, [r4]
   1d660:	mov	r1, #2
   1d664:	str	r2, [sp, #16]
   1d668:	str	r1, [sp, #24]
   1d66c:	add	r2, sp, #6
   1d670:	add	r1, sp, #36	; 0x24
   1d674:	ldr	r7, [pc, #152]	; 1d714 <__snprintf_chk@plt+0xc63c>
   1d678:	str	r3, [sp, #52]	; 0x34
   1d67c:	str	r2, [sp, #20]
   1d680:	mov	r3, #14
   1d684:	str	r1, [sp, #28]
   1d688:	ldr	r2, [sp, #80]	; 0x50
   1d68c:	add	r1, sp, #12
   1d690:	str	r7, [sp, #12]
   1d694:	str	r3, [sp, #32]
   1d698:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1d69c:	cmp	r0, #0
   1d6a0:	blt	1d700 <__snprintf_chk@plt+0xc628>
   1d6a4:	ldrb	ip, [sp, #36]	; 0x24
   1d6a8:	cmp	ip, #0
   1d6ac:	bne	1d6ec <__snprintf_chk@plt+0xc614>
   1d6b0:	add	r2, sp, #40	; 0x28
   1d6b4:	ldrb	r3, [sp, #39]	; 0x27
   1d6b8:	ldm	r2!, {r0, r1}
   1d6bc:	strb	r3, [r5]
   1d6c0:	ldrh	r3, [r2]
   1d6c4:	str	r0, [r6]
   1d6c8:	str	r1, [r6, #4]
   1d6cc:	strh	r3, [r6, #8]
   1d6d0:	ldr	r2, [sp, #52]	; 0x34
   1d6d4:	ldr	r3, [r4]
   1d6d8:	mov	r0, ip
   1d6dc:	cmp	r2, r3
   1d6e0:	bne	1d708 <__snprintf_chk@plt+0xc630>
   1d6e4:	add	sp, sp, #60	; 0x3c
   1d6e8:	pop	{r4, r5, r6, r7, pc}
   1d6ec:	bl	10fe8 <__errno_location@plt>
   1d6f0:	mov	r3, #5
   1d6f4:	mvn	ip, #0
   1d6f8:	str	r3, [r0]
   1d6fc:	b	1d6d0 <__snprintf_chk@plt+0xc5f8>
   1d700:	mvn	ip, #0
   1d704:	b	1d6d0 <__snprintf_chk@plt+0xc5f8>
   1d708:	bl	10e8c <__stack_chk_fail@plt>
   1d70c:	andeq	r8, r1, ip, lsr #17
   1d710:	andeq	r0, r0, r4, lsl #2
   1d714:	andeq	r0, r6, r5
   1d718:	ldr	ip, [pc, #216]	; 1d7f8 <__snprintf_chk@plt+0xc720>
   1d71c:	push	{r4, r5, r6, lr}
   1d720:	add	ip, pc, ip
   1d724:	ldr	lr, [pc, #208]	; 1d7fc <__snprintf_chk@plt+0xc724>
   1d728:	sub	sp, sp, #48	; 0x30
   1d72c:	ldr	r6, [pc, #204]	; 1d800 <__snprintf_chk@plt+0xc728>
   1d730:	ldr	r5, [ip, lr]
   1d734:	strb	r2, [sp, #6]
   1d738:	strh	r1, [sp, #4]
   1d73c:	ldr	r2, [r5]
   1d740:	mov	r1, #3
   1d744:	str	r2, [sp, #44]	; 0x2c
   1d748:	mov	r4, r3
   1d74c:	add	r2, sp, #4
   1d750:	mov	r3, #0
   1d754:	str	r3, [sp, #24]
   1d758:	str	r2, [sp, #28]
   1d75c:	mov	r3, #9
   1d760:	str	r1, [sp, #32]
   1d764:	ldr	r2, [sp, #68]	; 0x44
   1d768:	add	ip, sp, #8
   1d76c:	add	r1, sp, #20
   1d770:	str	r6, [sp, #20]
   1d774:	str	ip, [sp, #36]	; 0x24
   1d778:	str	r3, [sp, #40]	; 0x28
   1d77c:	ldr	r6, [sp, #64]	; 0x40
   1d780:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1d784:	cmp	r0, #0
   1d788:	blt	1d7ec <__snprintf_chk@plt+0xc714>
   1d78c:	ldrb	r0, [sp, #8]
   1d790:	cmp	r0, #0
   1d794:	bne	1d7d8 <__snprintf_chk@plt+0xc700>
   1d798:	ldrb	ip, [sp, #16]
   1d79c:	ldr	lr, [sp, #12]
   1d7a0:	ldrb	r3, [sp, #15]
   1d7a4:	ldrb	r1, [sp, #11]
   1d7a8:	mov	r2, r0
   1d7ac:	orr	r3, r3, ip, lsl #8
   1d7b0:	orr	r1, r1, lr, lsl #8
   1d7b4:	str	r1, [r4]
   1d7b8:	strh	r3, [r6]
   1d7bc:	ldr	r1, [sp, #44]	; 0x2c
   1d7c0:	ldr	r3, [r5]
   1d7c4:	mov	r0, r2
   1d7c8:	cmp	r1, r3
   1d7cc:	bne	1d7f4 <__snprintf_chk@plt+0xc71c>
   1d7d0:	add	sp, sp, #48	; 0x30
   1d7d4:	pop	{r4, r5, r6, pc}
   1d7d8:	bl	10fe8 <__errno_location@plt>
   1d7dc:	mov	r3, #5
   1d7e0:	mvn	r2, #0
   1d7e4:	str	r3, [r0]
   1d7e8:	b	1d7bc <__snprintf_chk@plt+0xc6e4>
   1d7ec:	mvn	r2, #0
   1d7f0:	b	1d7bc <__snprintf_chk@plt+0xc6e4>
   1d7f4:	bl	10e8c <__stack_chk_fail@plt>
   1d7f8:	andeq	r8, r1, r4, asr #15
   1d7fc:	andeq	r0, r0, r4, lsl #2
   1d800:	andeq	r0, r7, r5
   1d804:	ldr	ip, [pc, #176]	; 1d8bc <__snprintf_chk@plt+0xc7e4>
   1d808:	push	{r4, r5, lr}
   1d80c:	add	ip, pc, ip
   1d810:	ldr	lr, [pc, #168]	; 1d8c0 <__snprintf_chk@plt+0xc7e8>
   1d814:	sub	sp, sp, #44	; 0x2c
   1d818:	ldr	r5, [pc, #164]	; 1d8c4 <__snprintf_chk@plt+0xc7ec>
   1d81c:	ldr	r4, [ip, lr]
   1d820:	strb	r1, [sp, #8]
   1d824:	strb	r2, [sp, #9]
   1d828:	ldr	r1, [r4]
   1d82c:	mov	r2, r3
   1d830:	mov	r3, #0
   1d834:	str	r3, [sp, #16]
   1d838:	add	r3, sp, #8
   1d83c:	str	r1, [sp, #36]	; 0x24
   1d840:	mov	lr, #2
   1d844:	str	r3, [sp, #20]
   1d848:	add	r3, sp, #7
   1d84c:	mov	ip, #1
   1d850:	add	r1, sp, #12
   1d854:	str	r5, [sp, #12]
   1d858:	str	lr, [sp, #24]
   1d85c:	str	r3, [sp, #28]
   1d860:	str	ip, [sp, #32]
   1d864:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1d868:	cmp	r0, #0
   1d86c:	blt	1d8b0 <__snprintf_chk@plt+0xc7d8>
   1d870:	ldrb	r0, [sp, #7]
   1d874:	cmp	r0, #0
   1d878:	moveq	r3, r0
   1d87c:	bne	1d89c <__snprintf_chk@plt+0xc7c4>
   1d880:	ldr	r1, [sp, #36]	; 0x24
   1d884:	ldr	r2, [r4]
   1d888:	mov	r0, r3
   1d88c:	cmp	r1, r2
   1d890:	bne	1d8b8 <__snprintf_chk@plt+0xc7e0>
   1d894:	add	sp, sp, #44	; 0x2c
   1d898:	pop	{r4, r5, pc}
   1d89c:	bl	10fe8 <__errno_location@plt>
   1d8a0:	mov	r2, #5
   1d8a4:	mvn	r3, #0
   1d8a8:	str	r2, [r0]
   1d8ac:	b	1d880 <__snprintf_chk@plt+0xc7a8>
   1d8b0:	mvn	r3, #0
   1d8b4:	b	1d880 <__snprintf_chk@plt+0xc7a8>
   1d8b8:	bl	10e8c <__stack_chk_fail@plt>
   1d8bc:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   1d8c0:	andeq	r0, r0, r4, lsl #2
   1d8c4:	andeq	r0, ip, r8
   1d8c8:	ldr	ip, [pc, #212]	; 1d9a4 <__snprintf_chk@plt+0xc8cc>
   1d8cc:	push	{r4, lr}
   1d8d0:	add	ip, pc, ip
   1d8d4:	ldr	lr, [pc, #204]	; 1d9a8 <__snprintf_chk@plt+0xc8d0>
   1d8d8:	sub	sp, sp, #40	; 0x28
   1d8dc:	ldr	r4, [ip, lr]
   1d8e0:	ldrb	lr, [sp, #48]	; 0x30
   1d8e4:	strb	r1, [sp, #4]
   1d8e8:	strb	r2, [sp, #5]
   1d8ec:	ldrb	r1, [sp, #52]	; 0x34
   1d8f0:	lsr	r2, r2, #8
   1d8f4:	strb	r3, [sp, #7]
   1d8f8:	lsr	r3, r3, #8
   1d8fc:	ldr	ip, [r4]
   1d900:	strb	r2, [sp, #6]
   1d904:	strb	r3, [sp, #8]
   1d908:	ldr	r2, [pc, #156]	; 1d9ac <__snprintf_chk@plt+0xc8d4>
   1d90c:	mov	r3, #0
   1d910:	str	r3, [sp, #16]
   1d914:	add	r3, sp, #4
   1d918:	str	ip, [sp, #36]	; 0x24
   1d91c:	strb	lr, [sp, #9]
   1d920:	strb	r1, [sp, #10]
   1d924:	mov	lr, #7
   1d928:	str	r2, [sp, #12]
   1d92c:	mov	ip, #1
   1d930:	str	r3, [sp, #20]
   1d934:	ldr	r2, [sp, #56]	; 0x38
   1d938:	add	r3, sp, #3
   1d93c:	add	r1, sp, #12
   1d940:	str	lr, [sp, #24]
   1d944:	str	r3, [sp, #28]
   1d948:	str	ip, [sp, #32]
   1d94c:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1d950:	cmp	r0, #0
   1d954:	blt	1d998 <__snprintf_chk@plt+0xc8c0>
   1d958:	ldrb	r0, [sp, #3]
   1d95c:	cmp	r0, #0
   1d960:	moveq	r3, r0
   1d964:	bne	1d984 <__snprintf_chk@plt+0xc8ac>
   1d968:	ldr	r1, [sp, #36]	; 0x24
   1d96c:	ldr	r2, [r4]
   1d970:	mov	r0, r3
   1d974:	cmp	r1, r2
   1d978:	bne	1d9a0 <__snprintf_chk@plt+0xc8c8>
   1d97c:	add	sp, sp, #40	; 0x28
   1d980:	pop	{r4, pc}
   1d984:	bl	10fe8 <__errno_location@plt>
   1d988:	mov	r2, #5
   1d98c:	mvn	r3, #0
   1d990:	str	r2, [r0]
   1d994:	b	1d968 <__snprintf_chk@plt+0xc890>
   1d998:	mvn	r3, #0
   1d99c:	b	1d968 <__snprintf_chk@plt+0xc890>
   1d9a0:	bl	10e8c <__stack_chk_fail@plt>
   1d9a4:	andeq	r8, r1, r4, lsl r6
   1d9a8:	andeq	r0, r0, r4, lsl #2
   1d9ac:	andeq	r0, fp, r8
   1d9b0:	ldr	r3, [pc, #164]	; 1da5c <__snprintf_chk@plt+0xc984>
   1d9b4:	ldr	ip, [pc, #164]	; 1da60 <__snprintf_chk@plt+0xc988>
   1d9b8:	add	r3, pc, r3
   1d9bc:	push	{r4, lr}
   1d9c0:	sub	sp, sp, #32
   1d9c4:	ldr	r4, [r3, ip]
   1d9c8:	strb	r1, [sp]
   1d9cc:	mov	r3, #0
   1d9d0:	ldr	r1, [r4]
   1d9d4:	ldr	lr, [pc, #136]	; 1da64 <__snprintf_chk@plt+0xc98c>
   1d9d8:	str	r3, [sp, #8]
   1d9dc:	mov	r3, sp
   1d9e0:	mov	ip, #1
   1d9e4:	str	r1, [sp, #28]
   1d9e8:	str	r3, [sp, #12]
   1d9ec:	add	r1, sp, #4
   1d9f0:	add	r3, sp, #3
   1d9f4:	str	lr, [sp, #4]
   1d9f8:	str	ip, [sp, #16]
   1d9fc:	str	ip, [sp, #24]
   1da00:	str	r3, [sp, #20]
   1da04:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1da08:	cmp	r0, #0
   1da0c:	blt	1da50 <__snprintf_chk@plt+0xc978>
   1da10:	ldrb	r0, [sp, #3]
   1da14:	cmp	r0, #0
   1da18:	moveq	r3, r0
   1da1c:	bne	1da3c <__snprintf_chk@plt+0xc964>
   1da20:	ldr	r1, [sp, #28]
   1da24:	ldr	r2, [r4]
   1da28:	mov	r0, r3
   1da2c:	cmp	r1, r2
   1da30:	bne	1da58 <__snprintf_chk@plt+0xc980>
   1da34:	add	sp, sp, #32
   1da38:	pop	{r4, pc}
   1da3c:	bl	10fe8 <__errno_location@plt>
   1da40:	mov	r2, #5
   1da44:	mvn	r3, #0
   1da48:	str	r2, [r0]
   1da4c:	b	1da20 <__snprintf_chk@plt+0xc948>
   1da50:	mvn	r3, #0
   1da54:	b	1da20 <__snprintf_chk@plt+0xc948>
   1da58:	bl	10e8c <__stack_chk_fail@plt>
   1da5c:	andeq	r8, r1, ip, lsr #10
   1da60:	andeq	r0, r0, r4, lsl #2
   1da64:	andeq	r0, sl, r8
   1da68:	ldr	ip, [pc, #340]	; 1dbc4 <__snprintf_chk@plt+0xcaec>
   1da6c:	push	{r4, r5, r6, r7, lr}
   1da70:	add	ip, pc, ip
   1da74:	ldr	lr, [pc, #332]	; 1dbc8 <__snprintf_chk@plt+0xcaf0>
   1da78:	sub	sp, sp, #84	; 0x54
   1da7c:	mov	r5, r0
   1da80:	ldr	r4, [ip, lr]
   1da84:	ldrh	r6, [sp, #124]	; 0x7c
   1da88:	ldrh	lr, [sp, #128]	; 0x80
   1da8c:	ldrh	r0, [sp, #132]	; 0x84
   1da90:	strb	r3, [sp, #52]	; 0x34
   1da94:	ldrb	r3, [sp, #104]	; 0x68
   1da98:	ldrh	r7, [sp, #120]	; 0x78
   1da9c:	strh	r1, [sp, #48]	; 0x30
   1daa0:	ldrh	r1, [sp, #136]	; 0x88
   1daa4:	strh	r2, [sp, #50]	; 0x32
   1daa8:	strb	r6, [sp, #63]	; 0x3f
   1daac:	ldrh	r2, [sp, #140]	; 0x8c
   1dab0:	lsr	r6, r6, #8
   1dab4:	strb	lr, [sp, #65]	; 0x41
   1dab8:	lsr	lr, lr, #8
   1dabc:	strb	r6, [sp, #64]	; 0x40
   1dac0:	strb	lr, [sp, #66]	; 0x42
   1dac4:	strb	r0, [sp, #67]	; 0x43
   1dac8:	ldrb	lr, [sp, #116]	; 0x74
   1dacc:	lsr	r0, r0, #8
   1dad0:	ldrh	r6, [sp, #112]	; 0x70
   1dad4:	strb	r3, [sp, #53]	; 0x35
   1dad8:	ldr	r3, [r4]
   1dadc:	strb	r0, [sp, #68]	; 0x44
   1dae0:	ldr	r0, [sp, #108]	; 0x6c
   1dae4:	strb	r7, [sp, #61]	; 0x3d
   1dae8:	strb	r1, [sp, #69]	; 0x45
   1daec:	str	r3, [sp, #76]	; 0x4c
   1daf0:	lsr	r1, r1, #8
   1daf4:	mov	r3, #1
   1daf8:	lsr	r7, r7, #8
   1dafc:	strb	r1, [sp, #70]	; 0x46
   1db00:	strb	r2, [sp, #71]	; 0x47
   1db04:	strb	lr, [sp, #60]	; 0x3c
   1db08:	lsr	r2, r2, #8
   1db0c:	ldr	lr, [pc, #184]	; 1dbcc <__snprintf_chk@plt+0xcaf4>
   1db10:	str	r0, [sp, #54]	; 0x36
   1db14:	mov	r1, #25
   1db18:	strb	r7, [sp, #62]	; 0x3e
   1db1c:	strh	r6, [sp, #58]	; 0x3a
   1db20:	ldr	r6, [sp, #144]	; 0x90
   1db24:	str	r3, [sp, #8]
   1db28:	add	r3, sp, #48	; 0x30
   1db2c:	strb	r2, [sp, #72]	; 0x48
   1db30:	str	r3, [sp, #12]
   1db34:	str	r1, [sp, #16]
   1db38:	add	r3, sp, #28
   1db3c:	mov	r0, r5
   1db40:	ldr	r2, [sp, #148]	; 0x94
   1db44:	mov	ip, #11
   1db48:	add	r1, sp, #4
   1db4c:	str	lr, [sp, #4]
   1db50:	str	r3, [sp, #20]
   1db54:	str	ip, [sp, #24]
   1db58:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1db5c:	cmp	r0, #0
   1db60:	blt	1dbb8 <__snprintf_chk@plt+0xcae0>
   1db64:	ldrb	r0, [sp, #28]
   1db68:	cmp	r0, #0
   1db6c:	bne	1dba4 <__snprintf_chk@plt+0xcacc>
   1db70:	cmp	r6, #0
   1db74:	moveq	r3, r6
   1db78:	ldrne	r2, [sp, #28]
   1db7c:	movne	r3, r0
   1db80:	lsrne	r2, r2, #8
   1db84:	strhne	r2, [r6]
   1db88:	ldr	r1, [sp, #76]	; 0x4c
   1db8c:	ldr	r2, [r4]
   1db90:	mov	r0, r3
   1db94:	cmp	r1, r2
   1db98:	bne	1dbc0 <__snprintf_chk@plt+0xcae8>
   1db9c:	add	sp, sp, #84	; 0x54
   1dba0:	pop	{r4, r5, r6, r7, pc}
   1dba4:	bl	10fe8 <__errno_location@plt>
   1dba8:	mov	r2, #5
   1dbac:	mvn	r3, #0
   1dbb0:	str	r2, [r0]
   1dbb4:	b	1db88 <__snprintf_chk@plt+0xcab0>
   1dbb8:	mvn	r3, #0
   1dbbc:	b	1db88 <__snprintf_chk@plt+0xcab0>
   1dbc0:	bl	10e8c <__stack_chk_fail@plt>
   1dbc4:	andeq	r8, r1, r4, ror r4
   1dbc8:	andeq	r0, r0, r4, lsl #2
   1dbcc:	andeq	r0, sp, r8
   1dbd0:	ldr	ip, [pc, #208]	; 1dca8 <__snprintf_chk@plt+0xcbd0>
   1dbd4:	push	{r4, r5, lr}
   1dbd8:	add	ip, pc, ip
   1dbdc:	ldr	lr, [pc, #200]	; 1dcac <__snprintf_chk@plt+0xcbd4>
   1dbe0:	sub	sp, sp, #60	; 0x3c
   1dbe4:	ldr	r4, [ip, lr]
   1dbe8:	ldrh	ip, [sp, #76]	; 0x4c
   1dbec:	strh	r1, [sp, #12]
   1dbf0:	ldr	r1, [r4]
   1dbf4:	ldrh	r5, [sp, #72]	; 0x48
   1dbf8:	strh	r2, [sp, #14]
   1dbfc:	strh	r3, [sp, #16]
   1dc00:	ldr	r2, [pc, #168]	; 1dcb0 <__snprintf_chk@plt+0xcbd8>
   1dc04:	mov	r3, #1
   1dc08:	str	r1, [sp, #52]	; 0x34
   1dc0c:	strh	r3, [sp, #22]
   1dc10:	mov	r1, #14
   1dc14:	strh	r3, [sp, #24]
   1dc18:	add	r3, sp, #12
   1dc1c:	strh	ip, [sp, #20]
   1dc20:	mov	lr, #3
   1dc24:	str	r2, [sp, #28]
   1dc28:	mov	ip, #9
   1dc2c:	str	r3, [sp, #36]	; 0x24
   1dc30:	str	r1, [sp, #40]	; 0x28
   1dc34:	mov	r3, sp
   1dc38:	ldr	r2, [sp, #80]	; 0x50
   1dc3c:	add	r1, sp, #28
   1dc40:	strh	r5, [sp, #18]
   1dc44:	str	lr, [sp, #32]
   1dc48:	str	r3, [sp, #44]	; 0x2c
   1dc4c:	str	ip, [sp, #48]	; 0x30
   1dc50:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1dc54:	cmp	r0, #0
   1dc58:	blt	1dc9c <__snprintf_chk@plt+0xcbc4>
   1dc5c:	ldrb	r0, [sp]
   1dc60:	cmp	r0, #0
   1dc64:	moveq	r3, r0
   1dc68:	bne	1dc88 <__snprintf_chk@plt+0xcbb0>
   1dc6c:	ldr	r1, [sp, #52]	; 0x34
   1dc70:	ldr	r2, [r4]
   1dc74:	mov	r0, r3
   1dc78:	cmp	r1, r2
   1dc7c:	bne	1dca4 <__snprintf_chk@plt+0xcbcc>
   1dc80:	add	sp, sp, #60	; 0x3c
   1dc84:	pop	{r4, r5, pc}
   1dc88:	bl	10fe8 <__errno_location@plt>
   1dc8c:	mov	r2, #5
   1dc90:	mvn	r3, #0
   1dc94:	str	r2, [r0]
   1dc98:	b	1dc6c <__snprintf_chk@plt+0xcb94>
   1dc9c:	mvn	r3, #0
   1dca0:	b	1dc6c <__snprintf_chk@plt+0xcb94>
   1dca4:	bl	10e8c <__stack_chk_fail@plt>
   1dca8:	andeq	r8, r1, ip, lsl #6
   1dcac:	andeq	r0, r0, r4, lsl #2
   1dcb0:	andseq	r0, r3, r8
   1dcb4:	ldr	ip, [pc, #208]	; 1dd8c <__snprintf_chk@plt+0xccb4>
   1dcb8:	push	{r4, r5, lr}
   1dcbc:	add	ip, pc, ip
   1dcc0:	ldr	lr, [pc, #200]	; 1dd90 <__snprintf_chk@plt+0xccb8>
   1dcc4:	sub	sp, sp, #52	; 0x34
   1dcc8:	mov	r4, r2
   1dccc:	ldr	r5, [ip, lr]
   1dcd0:	strh	r1, [sp, #4]
   1dcd4:	mov	r2, r3
   1dcd8:	ldr	r1, [r5]
   1dcdc:	mov	r3, ip
   1dce0:	ldr	ip, [pc, #172]	; 1dd94 <__snprintf_chk@plt+0xccbc>
   1dce4:	mov	r3, #4
   1dce8:	str	r1, [sp, #44]	; 0x2c
   1dcec:	str	r3, [sp, #12]
   1dcf0:	mov	r1, #2
   1dcf4:	add	r3, sp, r3
   1dcf8:	str	ip, [sp, #8]
   1dcfc:	str	r3, [sp, #16]
   1dd00:	mov	ip, #11
   1dd04:	str	r1, [sp, #20]
   1dd08:	add	r3, sp, #32
   1dd0c:	add	r1, sp, #8
   1dd10:	str	r3, [sp, #24]
   1dd14:	str	ip, [sp, #28]
   1dd18:	bl	1a350 <__snprintf_chk@plt+0x9278>
   1dd1c:	cmp	r0, #0
   1dd20:	blt	1dd80 <__snprintf_chk@plt+0xcca8>
   1dd24:	ldrb	r0, [sp, #32]
   1dd28:	cmp	r0, #0
   1dd2c:	bne	1dd6c <__snprintf_chk@plt+0xcc94>
   1dd30:	cmp	r4, #0
   1dd34:	moveq	r3, r4
   1dd38:	beq	1dd50 <__snprintf_chk@plt+0xcc78>
   1dd3c:	ldr	r1, [sp, #35]	; 0x23
   1dd40:	ldr	r2, [sp, #39]	; 0x27
   1dd44:	mov	r3, r0
   1dd48:	str	r1, [r4]
   1dd4c:	str	r2, [r4, #4]
   1dd50:	ldr	r1, [sp, #44]	; 0x2c
   1dd54:	ldr	r2, [r5]
   1dd58:	mov	r0, r3
   1dd5c:	cmp	r1, r2
   1dd60:	bne	1dd88 <__snprintf_chk@plt+0xccb0>
   1dd64:	add	sp, sp, #52	; 0x34
   1dd68:	pop	{r4, r5, pc}
   1dd6c:	bl	10fe8 <__errno_location@plt>
   1dd70:	mov	r2, #5
   1dd74:	mvn	r3, #0
   1dd78:	str	r2, [r0]
   1dd7c:	b	1dd50 <__snprintf_chk@plt+0xcc78>
   1dd80:	mvn	r3, #0
   1dd84:	b	1dd50 <__snprintf_chk@plt+0xcc78>
   1dd88:	bl	10e8c <__stack_chk_fail@plt>
   1dd8c:	andeq	r8, r1, r8, lsr #4
   1dd90:	andeq	r0, r0, r4, lsl #2
   1dd94:	andseq	r0, r6, r8
   1dd98:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1dd9c:	mov	r7, r0
   1dda0:	ldr	r6, [pc, #72]	; 1ddf0 <__snprintf_chk@plt+0xcd18>
   1dda4:	ldr	r5, [pc, #72]	; 1ddf4 <__snprintf_chk@plt+0xcd1c>
   1dda8:	add	r6, pc, r6
   1ddac:	add	r5, pc, r5
   1ddb0:	sub	r6, r6, r5
   1ddb4:	mov	r8, r1
   1ddb8:	mov	r9, r2
   1ddbc:	bl	10ddc <cfmakeraw@plt-0x20>
   1ddc0:	asrs	r6, r6, #2
   1ddc4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ddc8:	mov	r4, #0
   1ddcc:	add	r4, r4, #1
   1ddd0:	ldr	r3, [r5], #4
   1ddd4:	mov	r2, r9
   1ddd8:	mov	r1, r8
   1dddc:	mov	r0, r7
   1dde0:	blx	r3
   1dde4:	cmp	r6, r4
   1dde8:	bne	1ddcc <__snprintf_chk@plt+0xccf4>
   1ddec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ddf0:	andeq	r8, r1, ip, lsr #32
   1ddf4:	andeq	r8, r1, r4, lsr #32
   1ddf8:	bx	lr

Disassembly of section .fini:

0001ddfc <.fini>:
   1ddfc:	push	{r3, lr}
   1de00:	pop	{r3, pc}
