
PiLOT_sb_MSS_CM3_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .vector_table 00000190  00000000  00000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .boot_code    00000330  00000190  00000190  00008190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000067c0  000004c0  000004c0  000084c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         00000010  20000000  00006c80  00010000  2**4
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000012a0  20000010  00006c90  00010010  2**4
                  ALLOC
  5 .heap         0000dd50  200012b0  00006c90  000112b0  2**4
                  ALLOC
  6 .stack        00001000  2000f000  00006c90  00017000  2**4
                  ALLOC
  7 .comment      00000408  00000000  00000000  00010010  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000d40  00000000  00000000  00010418  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 000025fd  00000000  00000000  00011158  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0001429f  00000000  00000000  00013755  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000025ac  00000000  00000000  000279f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000d86d  00000000  00000000  00029fa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00002ccc  00000000  00000000  00037810  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000529b  00000000  00000000  0003a4dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00004ab7  00000000  00000000  0003f777  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 000b4039  00000000  00000000  0004422e  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .ARM.attributes 00000025  00000000  00000000  000f8267  2**0
                  CONTENTS, READONLY
 18 .debug_ranges 00000d20  00000000  00000000  000f828c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .vector_table:

00000000 <__vector_table_start>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   0:	20010000 	.word	0x20010000

uint8_t cmd_cntr = 0;
//uint16_t data_test[256] = {0};

void timer_intr_dis(){
	NVIC_DisableIRQ(FabricIrq4_IRQn);
   4:	00000191 	.word	0x00000191
   8:	0000037f 	.word	0x0000037f
}
   c:	00000381 	.word	0x00000381
  10:	00000383 	.word	0x00000383
  14:	00000385 	.word	0x00000385
  18:	00000387 	.word	0x00000387
	...
  2c:	00000389 	.word	0x00000389
  30:	0000038b 	.word	0x0000038b
  34:	00000000 	.word	0x00000000
  38:	0000038d 	.word	0x0000038d
  3c:	0000038f 	.word	0x0000038f
  40:	00000391 	.word	0x00000391
  44:	00000393 	.word	0x00000393
  48:	00004b1d 	.word	0x00004b1d
  4c:	00004b41 	.word	0x00004b41
  50:	00000399 	.word	0x00000399
  54:	0000039b 	.word	0x0000039b
  58:	0000039d 	.word	0x0000039d
  5c:	0000039f 	.word	0x0000039f
  60:	000003a1 	.word	0x000003a1
  64:	000003a3 	.word	0x000003a3
  68:	00003ddd 	.word	0x00003ddd
  6c:	00003e01 	.word	0x00003e01
  70:	000003a9 	.word	0x000003a9
  74:	000003ab 	.word	0x000003ab
  78:	000003ad 	.word	0x000003ad
  7c:	000003af 	.word	0x000003af
  80:	000003b1 	.word	0x000003b1
  84:	000003b3 	.word	0x000003b3
  88:	000003b5 	.word	0x000003b5
  8c:	000063d9 	.word	0x000063d9
  90:	000003b9 	.word	0x000003b9
  94:	000003bb 	.word	0x000003bb
  98:	000003bd 	.word	0x000003bd
  9c:	000003bf 	.word	0x000003bf
  a0:	000003c1 	.word	0x000003c1
  a4:	000003c3 	.word	0x000003c3
  a8:	000003c5 	.word	0x000003c5
  ac:	000003c7 	.word	0x000003c7
  b0:	000003c9 	.word	0x000003c9
  b4:	000003cb 	.word	0x000003cb
  b8:	000003cd 	.word	0x000003cd
	NVIC_SetPriority(FabricIrq5_IRQn, 254);


	TMR_init(&temp_timer, CORETIMER_C2_0, TMR_CONTINUOUS_MODE, PRESCALER_DIV_1024, TEMP_PKT_PERIOD);
	TMR_enable_int(&temp_timer);
	NVIC_EnableIRQ( FabricIrq6_IRQn);
  bc:	000003cf 	.word	0x000003cf
  c0:	000003d1 	.word	0x000003d1
  c4:	000003d3 	.word	0x000003d3
  c8:	00002d3d 	.word	0x00002d3d
  cc:	00002d51 	.word	0x00002d51
  d0:	00002d65 	.word	0x00002d65
  d4:	00002d79 	.word	0x00002d79
  d8:	00002d8d 	.word	0x00002d8d
  dc:	00002d99 	.word	0x00002d99
  e0:	00002da5 	.word	0x00002da5
  e4:	00002db1 	.word	0x00002db1
  e8:	00002dbd 	.word	0x00002dbd
  ec:	000003e7 	.word	0x000003e7
  f0:	000003e9 	.word	0x000003e9
  f4:	000003eb 	.word	0x000003eb
  f8:	000003ed 	.word	0x000003ed
  fc:	000003ef 	.word	0x000003ef
 100:	000003f1 	.word	0x000003f1
 104:	000003f3 	.word	0x000003f3
 108:	000003f5 	.word	0x000003f5
 10c:	00002e55 	.word	0x00002e55
 110:	000003f9 	.word	0x000003f9
 114:	00002ead 	.word	0x00002ead
 118:	000003fd 	.word	0x000003fd
 11c:	000003ff 	.word	0x000003ff
 120:	00000401 	.word	0x00000401
 124:	00000403 	.word	0x00000403
 128:	00000405 	.word	0x00000405
 12c:	00000407 	.word	0x00000407
 130:	00000409 	.word	0x00000409
 134:	0000040b 	.word	0x0000040b
 138:	0000040d 	.word	0x0000040d
 13c:	0000040f 	.word	0x0000040f
 140:	00000411 	.word	0x00000411
 144:	00000413 	.word	0x00000413
 148:	00000415 	.word	0x00000415
 14c:	00000417 	.word	0x00000417
 150:	00000419 	.word	0x00000419
 154:	0000041b 	.word	0x0000041b
 158:	0000041d 	.word	0x0000041d
 15c:	0000041f 	.word	0x0000041f
 160:	00000421 	.word	0x00000421
 164:	00000423 	.word	0x00000423
 168:	00000425 	.word	0x00000425
 16c:	00000427 	.word	0x00000427
 170:	00000429 	.word	0x00000429
 174:	0000042b 	.word	0x0000042b
 178:	0000042d 	.word	0x0000042d
 17c:	0000042f 	.word	0x0000042f
 180:	00000431 	.word	0x00000431
 184:	00000433 	.word	0x00000433
	...

Disassembly of section .boot_code:

00000190 <Reset_Handler>:
 190:	f04f 0b00 	mov.w	fp, #0
 194:	f8df 02be 	ldr.w	r0, [pc, #702]	; 456 <SF2_MDDR_MODE_CR>
 198:	6800      	ldr	r0, [r0, #0]
 19a:	f8df 12b6 	ldr.w	r1, [pc, #694]	; 452 <SF2_EDAC_CR>
 19e:	6809      	ldr	r1, [r1, #0]
 1a0:	f001 0103 	and.w	r1, r1, #3
 1a4:	f000 001c 	and.w	r0, r0, #28
 1a8:	2814      	cmp	r0, #20
 1aa:	d101      	bne.n	1b0 <check_esram_edac>
 1ac:	f04b 0b02 	orr.w	fp, fp, #2

000001b0 <check_esram_edac>:
 1b0:	2900      	cmp	r1, #0
 1b2:	d001      	beq.n	1b8 <check_stack_init>
 1b4:	f04b 0b01 	orr.w	fp, fp, #1

000001b8 <check_stack_init>:
 1b8:	f1bb 0f00 	cmp.w	fp, #0
 1bc:	d005      	beq.n	1ca <system_init>

000001be <clear_stack>:
 1be:	48a7      	ldr	r0, [pc, #668]	; (45c <SF2_MDDR_MODE_CR+0x6>)
 1c0:	49a7      	ldr	r1, [pc, #668]	; (460 <SF2_MDDR_MODE_CR+0xa>)
 1c2:	f8df 2272 	ldr.w	r2, [pc, #626]	; 436 <RAM_INIT_PATTERN>
 1c6:	f000 f89f 	bl	308 <fill_memory>

000001ca <system_init>:
 1ca:	48a6      	ldr	r0, [pc, #664]	; (464 <SF2_MDDR_MODE_CR+0xe>)
 1cc:	4780      	blx	r0
 1ce:	f00b 0a02 	and.w	sl, fp, #2
 1d2:	f1ba 0f00 	cmp.w	sl, #0
 1d6:	d00c      	beq.n	1f2 <remap_memory>
 1d8:	f8df 026e 	ldr.w	r0, [pc, #622]	; 44a <SF2_DDRB_NB_SIZE>
 1dc:	f8df 126e 	ldr.w	r1, [pc, #622]	; 44e <SF2_DDRB_CR>
 1e0:	6802      	ldr	r2, [r0, #0]
 1e2:	680b      	ldr	r3, [r1, #0]
 1e4:	b40f      	push	{r0, r1, r2, r3}
 1e6:	f04f 0200 	mov.w	r2, #0
 1ea:	f04f 03ff 	mov.w	r3, #255	; 0xff
 1ee:	6002      	str	r2, [r0, #0]
 1f0:	600b      	str	r3, [r1, #0]

000001f2 <remap_memory>:
 1f2:	489d      	ldr	r0, [pc, #628]	; (468 <SF2_MDDR_MODE_CR+0x12>)
 1f4:	4a9d      	ldr	r2, [pc, #628]	; (46c <SF2_MDDR_MODE_CR+0x16>)
 1f6:	4b9e      	ldr	r3, [pc, #632]	; (470 <SF2_MDDR_MODE_CR+0x1a>)
 1f8:	2802      	cmp	r0, #2
 1fa:	d108      	bne.n	20e <check_esram_remap>
 1fc:	f8df 123e 	ldr.w	r1, [pc, #574]	; 43e <SF2_ESRAM_CR>
 200:	600a      	str	r2, [r1, #0]
 202:	f8df 1242 	ldr.w	r1, [pc, #578]	; 446 <SF2_ENVM_REMAP_CR>
 206:	600a      	str	r2, [r1, #0]
 208:	f8df 1236 	ldr.w	r1, [pc, #566]	; 442 <SF2_DDR_CR>
 20c:	600b      	str	r3, [r1, #0]

0000020e <check_esram_remap>:
 20e:	2801      	cmp	r0, #1
 210:	d108      	bne.n	224 <check_mirrored_nvm>
 212:	f8df 122e 	ldr.w	r1, [pc, #558]	; 442 <SF2_DDR_CR>
 216:	600a      	str	r2, [r1, #0]
 218:	f8df 122a 	ldr.w	r1, [pc, #554]	; 446 <SF2_ENVM_REMAP_CR>
 21c:	600a      	str	r2, [r1, #0]
 21e:	f8df 121e 	ldr.w	r1, [pc, #542]	; 43e <SF2_ESRAM_CR>
 222:	600b      	str	r3, [r1, #0]

00000224 <check_mirrored_nvm>:
 224:	4893      	ldr	r0, [pc, #588]	; (474 <SF2_MDDR_MODE_CR+0x1e>)
 226:	2800      	cmp	r0, #0
 228:	d109      	bne.n	23e <copy_data>
 22a:	4893      	ldr	r0, [pc, #588]	; (478 <SF2_MDDR_MODE_CR+0x22>)
 22c:	4993      	ldr	r1, [pc, #588]	; (47c <SF2_MDDR_MODE_CR+0x26>)
 22e:	4a94      	ldr	r2, [pc, #592]	; (480 <SF2_MDDR_MODE_CR+0x2a>)
 230:	f000 f832 	bl	298 <block_copy>

00000234 <copy_text>:
 234:	4893      	ldr	r0, [pc, #588]	; (484 <SF2_MDDR_MODE_CR+0x2e>)
 236:	4994      	ldr	r1, [pc, #592]	; (488 <SF2_MDDR_MODE_CR+0x32>)
 238:	4a94      	ldr	r2, [pc, #592]	; (48c <SF2_MDDR_MODE_CR+0x36>)
 23a:	f000 f82d 	bl	298 <block_copy>

0000023e <copy_data>:
 23e:	4894      	ldr	r0, [pc, #592]	; (490 <SF2_MDDR_MODE_CR+0x3a>)
 240:	4994      	ldr	r1, [pc, #592]	; (494 <SF2_MDDR_MODE_CR+0x3e>)
 242:	4a95      	ldr	r2, [pc, #596]	; (498 <SF2_MDDR_MODE_CR+0x42>)
 244:	f000 f828 	bl	298 <block_copy>

00000248 <clear_bss>:
 248:	4894      	ldr	r0, [pc, #592]	; (49c <SF2_MDDR_MODE_CR+0x46>)
 24a:	4995      	ldr	r1, [pc, #596]	; (4a0 <SF2_MDDR_MODE_CR+0x4a>)
 24c:	f8df 21e6 	ldr.w	r2, [pc, #486]	; 436 <RAM_INIT_PATTERN>
 250:	f000 f85a 	bl	308 <fill_memory>

00000254 <clear_heap>:
 254:	f1bb 0f00 	cmp.w	fp, #0
 258:	d012      	beq.n	280 <call_glob_ctor>
 25a:	4892      	ldr	r0, [pc, #584]	; (4a4 <SF2_MDDR_MODE_CR+0x4e>)
 25c:	4992      	ldr	r1, [pc, #584]	; (4a8 <SF2_MDDR_MODE_CR+0x52>)
 25e:	f8df 21da 	ldr.w	r2, [pc, #474]	; 43a <HEAP_INIT_PATTERN>
 262:	f000 f851 	bl	308 <fill_memory>
 266:	f00b 0a02 	and.w	sl, fp, #2
 26a:	f1ba 0f00 	cmp.w	sl, #0
 26e:	d007      	beq.n	280 <call_glob_ctor>
 270:	bc0f      	pop	{r0, r1, r2, r3}
 272:	6002      	str	r2, [r0, #0]
 274:	600b      	str	r3, [r1, #0]
 276:	bf00      	nop
 278:	f3af 8000 	nop.w
 27c:	f3af 8000 	nop.w

00000280 <call_glob_ctor>:
 280:	f8df 0228 	ldr.w	r0, [pc, #552]	; 4ac <SF2_MDDR_MODE_CR+0x56>
 284:	f20f 0e03 	addw	lr, pc, #3
 288:	4700      	bx	r0

0000028a <branch_to_main>:
 28a:	f04f 0000 	mov.w	r0, #0
 28e:	f04f 0100 	mov.w	r1, #0
 292:	f8df f21c 	ldr.w	pc, [pc, #540]	; 4b0 <SF2_MDDR_MODE_CR+0x5a>

00000296 <ExitLoop>:
 296:	e7fe      	b.n	296 <ExitLoop>

00000298 <block_copy>:
 298:	e92d 41f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, lr}
 29c:	4288      	cmp	r0, r1
 29e:	d025      	beq.n	2ec <block_copy_exit>
 2a0:	ebb2 0201 	subs.w	r2, r2, r1
 2a4:	d500      	bpl.n	2a8 <block_copy_address_ok>
 2a6:	e7fe      	b.n	2a6 <block_copy+0xe>

000002a8 <block_copy_address_ok>:
 2a8:	ea40 0301 	orr.w	r3, r0, r1
 2ac:	f013 0303 	ands.w	r3, r3, #3
 2b0:	d002      	beq.n	2b8 <block_copy_continue>

000002b2 <block_copy_byte_copy>:
 2b2:	f000 f81d 	bl	2f0 <block_copy_byte>
 2b6:	e019      	b.n	2ec <block_copy_exit>

000002b8 <block_copy_continue>:
 2b8:	f04f 0300 	mov.w	r3, #0
 2bc:	4690      	mov	r8, r2
 2be:	1112      	asrs	r2, r2, #4
 2c0:	d0f7      	beq.n	2b2 <block_copy_byte_copy>

000002c2 <block_copy_loop>:
 2c2:	429a      	cmp	r2, r3
 2c4:	bf1c      	itt	ne
 2c6:	c8f0      	ldmiane	r0!, {r4, r5, r6, r7}
 2c8:	c1f0      	stmiane	r1!, {r4, r5, r6, r7}
 2ca:	f103 0301 	add.w	r3, r3, #1
 2ce:	d1f8      	bne.n	2c2 <block_copy_loop>
 2d0:	f008 080f 	and.w	r8, r8, #15
 2d4:	f1b8 0f00 	cmp.w	r8, #0
 2d8:	d008      	beq.n	2ec <block_copy_exit>

000002da <copy_spare_bytes>:
 2da:	7804      	ldrb	r4, [r0, #0]
 2dc:	700c      	strb	r4, [r1, #0]
 2de:	f100 0001 	add.w	r0, r0, #1
 2e2:	f101 0101 	add.w	r1, r1, #1
 2e6:	f1b8 0801 	subs.w	r8, r8, #1
 2ea:	d1f6      	bne.n	2da <copy_spare_bytes>

000002ec <block_copy_exit>:
 2ec:	e8bd 81f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, pc}

000002f0 <block_copy_byte>:
 2f0:	b508      	push	{r3, lr}
 2f2:	f04f 0300 	mov.w	r3, #0

000002f6 <block_copy_byte_loop>:
 2f6:	7803      	ldrb	r3, [r0, #0]
 2f8:	700b      	strb	r3, [r1, #0]
 2fa:	f100 0001 	add.w	r0, r0, #1
 2fe:	f101 0101 	add.w	r1, r1, #1
 302:	3a01      	subs	r2, #1
 304:	d1f7      	bne.n	2f6 <block_copy_byte_loop>
 306:	bd08      	pop	{r3, pc}

00000308 <fill_memory>:
 308:	4288      	cmp	r0, r1
 30a:	d037      	beq.n	37c <fill_memory_exit>
 30c:	f000 0603 	and.w	r6, r0, #3
 310:	2e00      	cmp	r6, #0
 312:	d014      	beq.n	33e <fill_memory_end_start>
 314:	f04f 0504 	mov.w	r5, #4
 318:	eba5 0406 	sub.w	r4, r5, r6
 31c:	f04f 0708 	mov.w	r7, #8
 320:	fb07 f806 	mul.w	r8, r7, r6
 324:	4691      	mov	r9, r2
 326:	fa69 f908 	ror.w	r9, r9, r8

0000032a <fill_memory_spare_bytes_start>:
 32a:	2c00      	cmp	r4, #0
 32c:	d007      	beq.n	33e <fill_memory_end_start>
 32e:	f880 9000 	strb.w	r9, [r0]
 332:	fa69 f907 	ror.w	r9, r9, r7
 336:	f100 0001 	add.w	r0, r0, #1
 33a:	3c01      	subs	r4, #1
 33c:	e7f5      	b.n	32a <fill_memory_spare_bytes_start>

0000033e <fill_memory_end_start>:
 33e:	f04f 0600 	mov.w	r6, #0
 342:	460f      	mov	r7, r1
 344:	1a09      	subs	r1, r1, r0
 346:	4688      	mov	r8, r1
 348:	1109      	asrs	r1, r1, #4
 34a:	4691      	mov	r9, r2
 34c:	4614      	mov	r4, r2
 34e:	4615      	mov	r5, r2
 350:	42b1      	cmp	r1, r6
 352:	d006      	beq.n	362 <fill_memory_spare_bytes_end>

00000354 <fill_memory_loop>:
 354:	bf18      	it	ne
 356:	e8a0 0234 	stmiane.w	r0!, {r2, r4, r5, r9}
 35a:	f106 0601 	add.w	r6, r6, #1
 35e:	42b1      	cmp	r1, r6
 360:	d1f8      	bne.n	354 <fill_memory_loop>

00000362 <fill_memory_spare_bytes_end>:
 362:	f008 080f 	and.w	r8, r8, #15

00000366 <fill_memory_spare_end_loop>:
 366:	f1b8 0f00 	cmp.w	r8, #0
 36a:	d007      	beq.n	37c <fill_memory_exit>
 36c:	7002      	strb	r2, [r0, #0]
 36e:	ea4f 2232 	mov.w	r2, r2, ror #8
 372:	f100 0001 	add.w	r0, r0, #1
 376:	f1b8 0801 	subs.w	r8, r8, #1
 37a:	e7f4      	b.n	366 <fill_memory_spare_end_loop>

0000037c <fill_memory_exit>:
 37c:	4770      	bx	lr

0000037e <NMI_Handler>:
 37e:	e7fe      	b.n	37e <NMI_Handler>

00000380 <HardFault_Handler>:
 380:	e7fe      	b.n	380 <HardFault_Handler>

00000382 <MemManage_Handler>:
 382:	e7fe      	b.n	382 <MemManage_Handler>

00000384 <BusFault_Handler>:
 384:	e7fe      	b.n	384 <BusFault_Handler>

00000386 <UsageFault_Handler>:
 386:	e7fe      	b.n	386 <UsageFault_Handler>

00000388 <SVC_Handler>:
 388:	e7fe      	b.n	388 <SVC_Handler>

0000038a <DebugMon_Handler>:
 38a:	e7fe      	b.n	38a <DebugMon_Handler>

0000038c <PendSV_Handler>:
 38c:	e7fe      	b.n	38c <PendSV_Handler>

0000038e <SysTick_Handler>:
 38e:	e7fe      	b.n	38e <SysTick_Handler>

00000390 <WdogWakeup_IRQHandler>:
 390:	e7fe      	b.n	390 <WdogWakeup_IRQHandler>

00000392 <RTC_Wakeup_IRQHandler>:
 392:	e7fe      	b.n	392 <RTC_Wakeup_IRQHandler>
 394:	e7fe      	b.n	394 <RTC_Wakeup_IRQHandler+0x2>
 396:	e7fe      	b.n	396 <RTC_Wakeup_IRQHandler+0x4>

00000398 <I2C0_IRQHandler>:
 398:	e7fe      	b.n	398 <I2C0_IRQHandler>

0000039a <I2C0_SMBAlert_IRQHandler>:
 39a:	e7fe      	b.n	39a <I2C0_SMBAlert_IRQHandler>

0000039c <I2C0_SMBus_IRQHandler>:
 39c:	e7fe      	b.n	39c <I2C0_SMBus_IRQHandler>

0000039e <I2C1_IRQHandler>:
 39e:	e7fe      	b.n	39e <I2C1_IRQHandler>

000003a0 <I2C1_SMBAlert_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <I2C1_SMBAlert_IRQHandler>

000003a2 <I2C1_SMBus_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <I2C1_SMBus_IRQHandler>
 3a4:	e7fe      	b.n	3a4 <I2C1_SMBus_IRQHandler+0x2>
 3a6:	e7fe      	b.n	3a6 <I2C1_SMBus_IRQHandler+0x4>

000003a8 <EthernetMAC_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <EthernetMAC_IRQHandler>

000003aa <DMA_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <DMA_IRQHandler>

000003ac <Timer1_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <Timer1_IRQHandler>

000003ae <Timer2_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <Timer2_IRQHandler>

000003b0 <CAN_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <CAN_IRQHandler>

000003b2 <ENVM0_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ENVM0_IRQHandler>

000003b4 <ENVM1_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ENVM1_IRQHandler>
 3b6:	e7fe      	b.n	3b6 <ENVM1_IRQHandler+0x2>

000003b8 <USB_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <USB_IRQHandler>

000003ba <USB_DMA_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <USB_DMA_IRQHandler>

000003bc <PLL_Lock_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <PLL_Lock_IRQHandler>

000003be <PLL_LockLost_IRQHandler>:
 3be:	e7fe      	b.n	3be <PLL_LockLost_IRQHandler>

000003c0 <CommSwitchError_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <CommSwitchError_IRQHandler>

000003c2 <CacheError_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <CacheError_IRQHandler>

000003c4 <DDR_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <DDR_IRQHandler>

000003c6 <HPDMA_Complete_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <HPDMA_Complete_IRQHandler>

000003c8 <HPDMA_Error_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <HPDMA_Error_IRQHandler>

000003ca <ECC_Error_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ECC_Error_IRQHandler>

000003cc <MDDR_IOCalib_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <MDDR_IOCalib_IRQHandler>

000003ce <FAB_PLL_Lock_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <FAB_PLL_Lock_IRQHandler>

000003d0 <FAB_PLL_LockLost_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <FAB_PLL_LockLost_IRQHandler>

000003d2 <FIC64_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <FIC64_IRQHandler>
 3d4:	e7fe      	b.n	3d4 <FIC64_IRQHandler+0x2>
 3d6:	e7fe      	b.n	3d6 <FIC64_IRQHandler+0x4>
 3d8:	e7fe      	b.n	3d8 <FIC64_IRQHandler+0x6>
 3da:	e7fe      	b.n	3da <FIC64_IRQHandler+0x8>
 3dc:	e7fe      	b.n	3dc <FIC64_IRQHandler+0xa>
 3de:	e7fe      	b.n	3de <FIC64_IRQHandler+0xc>
 3e0:	e7fe      	b.n	3e0 <FIC64_IRQHandler+0xe>
 3e2:	e7fe      	b.n	3e2 <FIC64_IRQHandler+0x10>
 3e4:	e7fe      	b.n	3e4 <FIC64_IRQHandler+0x12>

000003e6 <FabricIrq9_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <FabricIrq9_IRQHandler>

000003e8 <FabricIrq10_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <FabricIrq10_IRQHandler>

000003ea <FabricIrq11_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <FabricIrq11_IRQHandler>

000003ec <FabricIrq12_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <FabricIrq12_IRQHandler>

000003ee <FabricIrq13_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <FabricIrq13_IRQHandler>

000003f0 <FabricIrq14_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <FabricIrq14_IRQHandler>

000003f2 <FabricIrq15_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <FabricIrq15_IRQHandler>

000003f4 <GPIO0_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <GPIO0_IRQHandler>
 3f6:	e7fe      	b.n	3f6 <GPIO0_IRQHandler+0x2>

000003f8 <GPIO2_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <GPIO2_IRQHandler>
 3fa:	e7fe      	b.n	3fa <GPIO2_IRQHandler+0x2>

000003fc <GPIO4_IRQHandler>:
 3fc:	e7fe      	b.n	3fc <GPIO4_IRQHandler>

000003fe <GPIO5_IRQHandler>:
 3fe:	e7fe      	b.n	3fe <GPIO5_IRQHandler>

00000400 <GPIO6_IRQHandler>:
 400:	e7fe      	b.n	400 <GPIO6_IRQHandler>

00000402 <GPIO7_IRQHandler>:
 402:	e7fe      	b.n	402 <GPIO7_IRQHandler>

00000404 <GPIO8_IRQHandler>:
 404:	e7fe      	b.n	404 <GPIO8_IRQHandler>

00000406 <GPIO9_IRQHandler>:
 406:	e7fe      	b.n	406 <GPIO9_IRQHandler>

00000408 <GPIO10_IRQHandler>:
 408:	e7fe      	b.n	408 <GPIO10_IRQHandler>

0000040a <GPIO11_IRQHandler>:
 40a:	e7fe      	b.n	40a <GPIO11_IRQHandler>

0000040c <GPIO12_IRQHandler>:
 40c:	e7fe      	b.n	40c <GPIO12_IRQHandler>

0000040e <GPIO13_IRQHandler>:
 40e:	e7fe      	b.n	40e <GPIO13_IRQHandler>

00000410 <GPIO14_IRQHandler>:
 410:	e7fe      	b.n	410 <GPIO14_IRQHandler>

00000412 <GPIO15_IRQHandler>:
 412:	e7fe      	b.n	412 <GPIO15_IRQHandler>

00000414 <GPIO16_IRQHandler>:
 414:	e7fe      	b.n	414 <GPIO16_IRQHandler>

00000416 <GPIO17_IRQHandler>:
 416:	e7fe      	b.n	416 <GPIO17_IRQHandler>

00000418 <GPIO18_IRQHandler>:
 418:	e7fe      	b.n	418 <GPIO18_IRQHandler>

0000041a <GPIO19_IRQHandler>:
 41a:	e7fe      	b.n	41a <GPIO19_IRQHandler>

0000041c <GPIO20_IRQHandler>:
 41c:	e7fe      	b.n	41c <GPIO20_IRQHandler>

0000041e <GPIO21_IRQHandler>:
 41e:	e7fe      	b.n	41e <GPIO21_IRQHandler>

00000420 <GPIO22_IRQHandler>:
 420:	e7fe      	b.n	420 <GPIO22_IRQHandler>

00000422 <GPIO23_IRQHandler>:
 422:	e7fe      	b.n	422 <GPIO23_IRQHandler>

00000424 <GPIO24_IRQHandler>:
 424:	e7fe      	b.n	424 <GPIO24_IRQHandler>

00000426 <GPIO25_IRQHandler>:
 426:	e7fe      	b.n	426 <GPIO25_IRQHandler>

00000428 <GPIO26_IRQHandler>:
 428:	e7fe      	b.n	428 <GPIO26_IRQHandler>

0000042a <GPIO27_IRQHandler>:
 42a:	e7fe      	b.n	42a <GPIO27_IRQHandler>

0000042c <GPIO28_IRQHandler>:
 42c:	e7fe      	b.n	42c <GPIO28_IRQHandler>

0000042e <GPIO29_IRQHandler>:
 42e:	e7fe      	b.n	42e <GPIO29_IRQHandler>

00000430 <GPIO30_IRQHandler>:
 430:	e7fe      	b.n	430 <GPIO30_IRQHandler>

00000432 <GPIO31_IRQHandler>:
 432:	e7fe      	b.n	432 <GPIO31_IRQHandler>

00000434 <mscc_post_hw_cfg_init>:
 434:	4770      	bx	lr

00000436 <RAM_INIT_PATTERN>:
 436:	0000      	.short	0x0000
	...

0000043a <HEAP_INIT_PATTERN>:
 43a:	a2a2      	.short	0xa2a2
 43c:	a2a2      	.short	0xa2a2

0000043e <SF2_ESRAM_CR>:
 43e:	8000      	.short	0x8000
 440:	4003      	.short	0x4003

00000442 <SF2_DDR_CR>:
 442:	8008      	.short	0x8008
 444:	4003      	.short	0x4003

00000446 <SF2_ENVM_REMAP_CR>:
 446:	8010      	.short	0x8010
 448:	4003      	.short	0x4003

0000044a <SF2_DDRB_NB_SIZE>:
 44a:	8030      	.short	0x8030
 44c:	4003      	.short	0x4003

0000044e <SF2_DDRB_CR>:
 44e:	8034      	.short	0x8034
 450:	4003      	.short	0x4003

00000452 <SF2_EDAC_CR>:
 452:	8038      	.short	0x8038
 454:	4003      	.short	0x4003

00000456 <SF2_MDDR_MODE_CR>:
 456:	0818      	.short	0x0818
 458:	00004002 	.word	0x00004002
 45c:	2000f000 	.word	0x2000f000
 460:	20010000 	.word	0x20010000
 464:	000062ed 	.word	0x000062ed
	...
 470:	00000001 	.word	0x00000001
	...
                /* Prepare to receive next packet. */
                this_spi->slave_rx_idx = 0u;
                /*
                 * Call the receive handler if one exists.
                 */
                if( NULL_BLOCK_HANDLER != this_spi->block_rx_handler )
 480:	00000190 	.word	0x00000190
 484:	000004c0 	.word	0x000004c0
                {
                    this_spi->block_rx_handler( this_spi->slave_rx_buffer, rx_size );
 488:	000004c0 	.word	0x000004c0
 48c:	00006c80 	.word	0x00006c80
 490:	00006c80 	.word	0x00006c80
 494:	20000000 	.word	0x20000000
                }

                HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_RXDATA, ENABLE );
 498:	20000010 	.word	0x20000010
 49c:	20000010 	.word	0x20000010
 4a0:	200012b0 	.word	0x200012b0
 4a4:	200012b0 	.word	0x200012b0
 4a8:	2000f000 	.word	0x2000f000
 4ac:	00006b51 	.word	0x00006b51
            }

            HAL_set_8bit_reg_field( this_spi->base_addr, INTCLR_SSEND, ENABLE );
 4b0:	00002ced 	.word	0x00002ced
 4b4:	f3af 8000 	nop.w
 4b8:	f3af 8000 	nop.w
 4bc:	f3af 8000 	nop.w

Disassembly of section .text:

000004c0 <__do_global_dtors_aux>:
     4c0:	f240 0310 	movw	r3, #16
     4c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4c8:	781a      	ldrb	r2, [r3, #0]
        }
    }
}
     4ca:	b90a      	cbnz	r2, 4d0 <__do_global_dtors_aux+0x10>
     4cc:	2001      	movs	r0, #1
     4ce:	7018      	strb	r0, [r3, #0]
     4d0:	4770      	bx	lr
     4d2:	bf00      	nop

000004d4 <frame_dummy>:
     4d4:	f240 0000 	movw	r0, #0
     4d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     4dc:	b508      	push	{r3, lr}
     4de:	6803      	ldr	r3, [r0, #0]
     4e0:	b12b      	cbz	r3, 4ee <frame_dummy+0x1a>
     4e2:	f240 0300 	movw	r3, #0
     4e6:	f2c0 0300 	movt	r3, #0
     4ea:	b103      	cbz	r3, 4ee <frame_dummy+0x1a>
     4ec:	4798      	blx	r3
     4ee:	bd08      	pop	{r3, pc}

000004f0 <MSS_TIM64_get_current_value>:
static __INLINE void MSS_TIM64_get_current_value
(
    uint32_t * load_value_u,
    uint32_t * load_value_l
)
{
     4f0:	b480      	push	{r7}
     4f2:	b083      	sub	sp, #12
     4f4:	af00      	add	r7, sp, #0
     4f6:	6078      	str	r0, [r7, #4]
     4f8:	6039      	str	r1, [r7, #0]
    *load_value_l = TIMER->TIM64_VAL_L;
     4fa:	f244 0300 	movw	r3, #16384	; 0x4000
     4fe:	f2c4 0300 	movt	r3, #16384	; 0x4000
     502:	6b5a      	ldr	r2, [r3, #52]	; 0x34
     504:	683b      	ldr	r3, [r7, #0]
     506:	601a      	str	r2, [r3, #0]
    *load_value_u = TIMER->TIM64_VAL_U;
     508:	f244 0300 	movw	r3, #16384	; 0x4000
     50c:	f2c4 0300 	movt	r3, #16384	; 0x4000
     510:	6b1a      	ldr	r2, [r3, #48]	; 0x30
     512:	687b      	ldr	r3, [r7, #4]
     514:	601a      	str	r2, [r3, #0]
}
     516:	f107 070c 	add.w	r7, r7, #12
     51a:	46bd      	mov	sp, r7
     51c:	bc80      	pop	{r7}
     51e:	4770      	bx	lr

00000520 <MSS_WD_current_value>:
  @return
    This function returns the current value of the watchdog’s down-counter as
    a 32-bit unsigned integer.
 */
static __INLINE uint32_t MSS_WD_current_value(void)
{
     520:	b480      	push	{r7}
     522:	af00      	add	r7, sp, #0
    return WATCHDOG->WDOGVALUE;
     524:	f245 0300 	movw	r3, #20480	; 0x5000
     528:	f2c4 0300 	movt	r3, #16384	; 0x4000
     52c:	681b      	ldr	r3, [r3, #0]
}
     52e:	4618      	mov	r0, r3
     530:	46bd      	mov	sp, r7
     532:	bc80      	pop	{r7}
     534:	4770      	bx	lr
     536:	bf00      	nop

00000538 <store_pkt>:

void timer_intr_en(){
	NVIC_EnableIRQ(FabricIrq4_IRQn);
}

void store_pkt(){
     538:	b580      	push	{r7, lr}
     53a:	b082      	sub	sp, #8
     53c:	af00      	add	r7, sp, #0
	uint16_t i = 0;
     53e:	f04f 0300 	mov.w	r3, #0
     542:	80fb      	strh	r3, [r7, #6]


		for(;i<256;i++){
     544:	e01e      	b.n	584 <store_pkt+0x4c>

			HAL_set_16bit_reg(RS_485_Controller_0, WRITE_SRAM, (uint_fast16_t) blck_pkt[active_blck - 1][i]);
     546:	f240 0317 	movw	r3, #23
     54a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     54e:	781b      	ldrb	r3, [r3, #0]
     550:	f103 31ff 	add.w	r1, r3, #4294967295
     554:	88fa      	ldrh	r2, [r7, #6]
     556:	f240 43e8 	movw	r3, #1256	; 0x4e8
     55a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     55e:	ea4f 2101 	mov.w	r1, r1, lsl #8
     562:	440a      	add	r2, r1
     564:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
     568:	f245 0000 	movw	r0, #20480	; 0x5000
     56c:	f2c5 0000 	movt	r0, #20480	; 0x5000
     570:	4619      	mov	r1, r3
     572:	f003 fb71 	bl	3c58 <HW_set_16bit_reg>

			if(i == 255){
     576:	88fb      	ldrh	r3, [r7, #6]
     578:	2bff      	cmp	r3, #255	; 0xff
     57a:	d007      	beq.n	58c <store_pkt+0x54>

void store_pkt(){
	uint16_t i = 0;


		for(;i<256;i++){
     57c:	88fb      	ldrh	r3, [r7, #6]
     57e:	f103 0301 	add.w	r3, r3, #1
     582:	80fb      	strh	r3, [r7, #6]
     584:	88fb      	ldrh	r3, [r7, #6]
     586:	2bff      	cmp	r3, #255	; 0xff
     588:	d9dd      	bls.n	546 <store_pkt+0xe>
     58a:	e000      	b.n	58e <store_pkt+0x56>

			HAL_set_16bit_reg(RS_485_Controller_0, WRITE_SRAM, (uint_fast16_t) blck_pkt[active_blck - 1][i]);

			if(i == 255){
				return;
     58c:	bf00      	nop
			}
		}


}
     58e:	f107 0708 	add.w	r7, r7, #8
     592:	46bd      	mov	sp, r7
     594:	bd80      	pop	{r7, pc}
     596:	bf00      	nop

00000598 <vGetPktStruct>:
	I2C_init(IMU_CORE_I2C, COREI2C_3_0, IMU_ADDR, I2C_PCLK_DIV_256);	//IMU_Sensor
	I2C_init(TEMP_ADC_CORE_I2C, COREI2C_1_0, ADC_ADDR, I2C_BCLK_DIV_8);	//Temp_ADC_Sensor
}


void vGetPktStruct(pkt_name_t pktname, void* pktdata, uint8_t pktsize){
     598:	b580      	push	{r7, lr}
     59a:	b086      	sub	sp, #24
     59c:	af00      	add	r7, sp, #0
     59e:	60b9      	str	r1, [r7, #8]
     5a0:	4613      	mov	r3, r2
     5a2:	4602      	mov	r2, r0
     5a4:	73fa      	strb	r2, [r7, #15]
     5a6:	71fb      	strb	r3, [r7, #7]

	uint8_t i =0;
     5a8:	f04f 0300 	mov.w	r3, #0
     5ac:	74fb      	strb	r3, [r7, #19]
	uint8_t* pkt_data;
	pkt_data = (uint8_t* )pktdata;
     5ae:	68bb      	ldr	r3, [r7, #8]
     5b0:	617b      	str	r3, [r7, #20]

//	xQueueSend(Data_PKT_Queue, &pkt, 0);
	if(pktsize + wri_ptr >= 255){
     5b2:	79fa      	ldrb	r2, [r7, #7]
     5b4:	f240 0318 	movw	r3, #24
     5b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5bc:	781b      	ldrb	r3, [r3, #0]
     5be:	4413      	add	r3, r2
     5c0:	2bfe      	cmp	r3, #254	; 0xfe
     5c2:	dd50      	ble.n	666 <vGetPktStruct+0xce>
//		send_pkt_flg = 1;
		active_blck += 1;
     5c4:	f240 0317 	movw	r3, #23
     5c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5cc:	781b      	ldrb	r3, [r3, #0]
     5ce:	f103 0301 	add.w	r3, r3, #1
     5d2:	b2da      	uxtb	r2, r3
     5d4:	f240 0317 	movw	r3, #23
     5d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5dc:	701a      	strb	r2, [r3, #0]
		store_pkt();
     5de:	f7ff ffab 	bl	538 <store_pkt>
//		MSS_GPIO_set_output(MSS_GPIO_8, 1);
		wri_ptr = 0;
     5e2:	f240 0318 	movw	r3, #24
     5e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5ea:	f04f 0200 	mov.w	r2, #0
     5ee:	701a      	strb	r2, [r3, #0]
		if(active_blck == 4){
     5f0:	f240 0317 	movw	r3, #23
     5f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5f8:	781b      	ldrb	r3, [r3, #0]
     5fa:	2b04      	cmp	r3, #4
     5fc:	d133      	bne.n	666 <vGetPktStruct+0xce>
			active_blck = 0;
     5fe:	f240 0317 	movw	r3, #23
     602:	f2c2 0300 	movt	r3, #8192	; 0x2000
     606:	f04f 0200 	mov.w	r2, #0
     60a:	701a      	strb	r2, [r3, #0]
		}
	}

	// Storing the packets

	for(;i<pktsize;i++){
     60c:	e02b      	b.n	666 <vGetPktStruct+0xce>
		blck_pkt[active_blck][wri_ptr + i] = pkt_data[i] | (pkt_data[i] << 8);
     60e:	f240 0317 	movw	r3, #23
     612:	f2c2 0300 	movt	r3, #8192	; 0x2000
     616:	781b      	ldrb	r3, [r3, #0]
     618:	4618      	mov	r0, r3
     61a:	f240 0318 	movw	r3, #24
     61e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     622:	781b      	ldrb	r3, [r3, #0]
     624:	461a      	mov	r2, r3
     626:	7cfb      	ldrb	r3, [r7, #19]
     628:	441a      	add	r2, r3
     62a:	7cf9      	ldrb	r1, [r7, #19]
     62c:	697b      	ldr	r3, [r7, #20]
     62e:	440b      	add	r3, r1
     630:	781b      	ldrb	r3, [r3, #0]
     632:	4619      	mov	r1, r3
     634:	f897 c013 	ldrb.w	ip, [r7, #19]
     638:	697b      	ldr	r3, [r7, #20]
     63a:	4463      	add	r3, ip
     63c:	781b      	ldrb	r3, [r3, #0]
     63e:	ea4f 2303 	mov.w	r3, r3, lsl #8
     642:	b29b      	uxth	r3, r3
     644:	ea41 0303 	orr.w	r3, r1, r3
     648:	b29b      	uxth	r3, r3
     64a:	b299      	uxth	r1, r3
     64c:	f240 43e8 	movw	r3, #1256	; 0x4e8
     650:	f2c2 0300 	movt	r3, #8192	; 0x2000
     654:	ea4f 2000 	mov.w	r0, r0, lsl #8
     658:	4402      	add	r2, r0
     65a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		}
	}

	// Storing the packets

	for(;i<pktsize;i++){
     65e:	7cfb      	ldrb	r3, [r7, #19]
     660:	f103 0301 	add.w	r3, r3, #1
     664:	74fb      	strb	r3, [r7, #19]
     666:	7cfa      	ldrb	r2, [r7, #19]
     668:	79fb      	ldrb	r3, [r7, #7]
     66a:	429a      	cmp	r2, r3
     66c:	d3cf      	bcc.n	60e <vGetPktStruct+0x76>
		blck_pkt[active_blck][wri_ptr + i] = pkt_data[i] | (pkt_data[i] << 8);
	}
	wri_ptr += pktsize;
     66e:	f240 0318 	movw	r3, #24
     672:	f2c2 0300 	movt	r3, #8192	; 0x2000
     676:	781a      	ldrb	r2, [r3, #0]
     678:	79fb      	ldrb	r3, [r7, #7]
     67a:	4413      	add	r3, r2
     67c:	b2da      	uxtb	r2, r3
     67e:	f240 0318 	movw	r3, #24
     682:	f2c2 0300 	movt	r3, #8192	; 0x2000
     686:	701a      	strb	r2, [r3, #0]

}
     688:	f107 0718 	add.w	r7, r7, #24
     68c:	46bd      	mov	sp, r7
     68e:	bd80      	pop	{r7, pc}

00000690 <make_FLetcher>:
//
//	vGetPktStruct(pld, (void*) data_test, sizeof(data_test));
//}


uint16_t make_FLetcher(uint8_t *data,uint16_t len) {
     690:	b480      	push	{r7}
     692:	b085      	sub	sp, #20
     694:	af00      	add	r7, sp, #0
     696:	6078      	str	r0, [r7, #4]
     698:	460b      	mov	r3, r1
     69a:	807b      	strh	r3, [r7, #2]
	uint8_t sumA = 0,sumB = 0,temp = 0;
     69c:	f04f 0300 	mov.w	r3, #0
     6a0:	733b      	strb	r3, [r7, #12]
     6a2:	f04f 0300 	mov.w	r3, #0
     6a6:	737b      	strb	r3, [r7, #13]
     6a8:	f04f 0300 	mov.w	r3, #0
     6ac:	73bb      	strb	r3, [r7, #14]
	uint8_t i = 0;
     6ae:	f04f 0300 	mov.w	r3, #0
     6b2:	73fb      	strb	r3, [r7, #15]
	for(i = 0;i<len;i++) {
     6b4:	f04f 0300 	mov.w	r3, #0
     6b8:	73fb      	strb	r3, [r7, #15]
     6ba:	e03a      	b.n	732 <make_FLetcher+0xa2>
		sumA = (sumA + data[i]) % 255;
     6bc:	7b3a      	ldrb	r2, [r7, #12]
     6be:	7bf9      	ldrb	r1, [r7, #15]
     6c0:	687b      	ldr	r3, [r7, #4]
     6c2:	440b      	add	r3, r1
     6c4:	781b      	ldrb	r3, [r3, #0]
     6c6:	eb02 0103 	add.w	r1, r2, r3
     6ca:	f248 0381 	movw	r3, #32897	; 0x8081
     6ce:	f2c8 0380 	movt	r3, #32896	; 0x8080
     6d2:	fb83 2301 	smull	r2, r3, r3, r1
     6d6:	440b      	add	r3, r1
     6d8:	ea4f 12e3 	mov.w	r2, r3, asr #7
     6dc:	ea4f 73e1 	mov.w	r3, r1, asr #31
     6e0:	ebc3 0202 	rsb	r2, r3, r2
     6e4:	4613      	mov	r3, r2
     6e6:	ea4f 2303 	mov.w	r3, r3, lsl #8
     6ea:	ebc2 0303 	rsb	r3, r2, r3
     6ee:	ebc3 0201 	rsb	r2, r3, r1
     6f2:	4613      	mov	r3, r2
     6f4:	733b      	strb	r3, [r7, #12]
		sumB = (sumB + sumA) % 255;
     6f6:	7b7a      	ldrb	r2, [r7, #13]
     6f8:	7b3b      	ldrb	r3, [r7, #12]
     6fa:	eb02 0103 	add.w	r1, r2, r3
     6fe:	f248 0381 	movw	r3, #32897	; 0x8081
     702:	f2c8 0380 	movt	r3, #32896	; 0x8080
     706:	fb83 2301 	smull	r2, r3, r3, r1
     70a:	440b      	add	r3, r1
     70c:	ea4f 12e3 	mov.w	r2, r3, asr #7
     710:	ea4f 73e1 	mov.w	r3, r1, asr #31
     714:	ebc3 0202 	rsb	r2, r3, r2
     718:	4613      	mov	r3, r2
     71a:	ea4f 2303 	mov.w	r3, r3, lsl #8
     71e:	ebc2 0303 	rsb	r3, r2, r3
     722:	ebc3 0201 	rsb	r2, r3, r1
     726:	4613      	mov	r3, r2
     728:	737b      	strb	r3, [r7, #13]


uint16_t make_FLetcher(uint8_t *data,uint16_t len) {
	uint8_t sumA = 0,sumB = 0,temp = 0;
	uint8_t i = 0;
	for(i = 0;i<len;i++) {
     72a:	7bfb      	ldrb	r3, [r7, #15]
     72c:	f103 0301 	add.w	r3, r3, #1
     730:	73fb      	strb	r3, [r7, #15]
     732:	7bfb      	ldrb	r3, [r7, #15]
     734:	887a      	ldrh	r2, [r7, #2]
     736:	429a      	cmp	r2, r3
     738:	d8c0      	bhi.n	6bc <make_FLetcher+0x2c>
		sumA = (sumA + data[i]) % 255;
		sumB = (sumB + sumA) % 255;
	}
	temp = 255 - ((sumA + sumB) % 255);
     73a:	7b3a      	ldrb	r2, [r7, #12]
     73c:	7b7b      	ldrb	r3, [r7, #13]
     73e:	eb02 0103 	add.w	r1, r2, r3
     742:	f248 0381 	movw	r3, #32897	; 0x8081
     746:	f2c8 0380 	movt	r3, #32896	; 0x8080
     74a:	fb83 2301 	smull	r2, r3, r3, r1
     74e:	440b      	add	r3, r1
     750:	ea4f 12e3 	mov.w	r2, r3, asr #7
     754:	ea4f 73e1 	mov.w	r3, r1, asr #31
     758:	ebc3 0202 	rsb	r2, r3, r2
     75c:	4613      	mov	r3, r2
     75e:	ea4f 2303 	mov.w	r3, r3, lsl #8
     762:	ebc2 0303 	rsb	r3, r2, r3
     766:	ebc3 0201 	rsb	r2, r3, r1
     76a:	b2d3      	uxtb	r3, r2
     76c:	ea6f 0303 	mvn.w	r3, r3
     770:	73bb      	strb	r3, [r7, #14]
	sumB = 255 - ((sumA + temp) % 255);
     772:	7b3a      	ldrb	r2, [r7, #12]
     774:	7bbb      	ldrb	r3, [r7, #14]
     776:	eb02 0103 	add.w	r1, r2, r3
     77a:	f248 0381 	movw	r3, #32897	; 0x8081
     77e:	f2c8 0380 	movt	r3, #32896	; 0x8080
     782:	fb83 2301 	smull	r2, r3, r3, r1
     786:	440b      	add	r3, r1
     788:	ea4f 12e3 	mov.w	r2, r3, asr #7
     78c:	ea4f 73e1 	mov.w	r3, r1, asr #31
     790:	ebc3 0202 	rsb	r2, r3, r2
     794:	4613      	mov	r3, r2
     796:	ea4f 2303 	mov.w	r3, r3, lsl #8
     79a:	ebc2 0303 	rsb	r3, r2, r3
     79e:	ebc3 0201 	rsb	r2, r3, r1
     7a2:	b2d3      	uxtb	r3, r2
     7a4:	ea6f 0303 	mvn.w	r3, r3
     7a8:	737b      	strb	r3, [r7, #13]

	return ((sumB << 8) | temp);
     7aa:	7b7b      	ldrb	r3, [r7, #13]
     7ac:	ea4f 2303 	mov.w	r3, r3, lsl #8
     7b0:	b29a      	uxth	r2, r3
     7b2:	7bbb      	ldrb	r3, [r7, #14]
     7b4:	ea42 0303 	orr.w	r3, r2, r3
     7b8:	b29b      	uxth	r3, r3
     7ba:	b29b      	uxth	r3, r3

}
     7bc:	4618      	mov	r0, r3
     7be:	f107 0714 	add.w	r7, r7, #20
     7c2:	46bd      	mov	sp, r7
     7c4:	bc80      	pop	{r7}
     7c6:	4770      	bx	lr

000007c8 <get_hk>:

uint16_t get_hk(){
     7c8:	b590      	push	{r4, r7, lr}
     7ca:	b08d      	sub	sp, #52	; 0x34
     7cc:	af00      	add	r7, sp, #0
	hk_pkt = (hk_pkt_t* )data;
     7ce:	f240 22d4 	movw	r2, #724	; 0x2d4
     7d2:	f2c2 0200 	movt	r2, #8192	; 0x2000
     7d6:	f240 13ac 	movw	r3, #428	; 0x1ac
     7da:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7de:	601a      	str	r2, [r3, #0]
	uint16_t ax, ay, az;
	uint16_t roll_rate, pitch_rate, yaw_rate;
	uint16_t CDH_VC[2];
	uint16_t PIS_VC[2];
	uint16_t imu_temp;
	uint16_t result=0;
     7e0:	f04f 0300 	mov.w	r3, #0
     7e4:	857b      	strh	r3, [r7, #42]	; 0x2a
	uint8_t flag;
	uint8_t i = 0 ;
     7e6:	f04f 0300 	mov.w	r3, #0
     7ea:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	uint8_t msg[18] = "\n\rGot HK Readings\0";
     7ee:	f646 33a0 	movw	r3, #27552	; 0x6ba0
     7f2:	f2c0 0300 	movt	r3, #0
     7f6:	46bc      	mov	ip, r7
     7f8:	469e      	mov	lr, r3
     7fa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
     7fe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
     802:	f8de 3000 	ldr.w	r3, [lr]
     806:	f8ac 3000 	strh.w	r3, [ip]
	uint16_t hk_status;

	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
     80a:	f241 0278 	movw	r2, #4216	; 0x1078
     80e:	f2c2 0200 	movt	r2, #8192	; 0x2000
     812:	f241 0368 	movw	r3, #4200	; 0x1068
     816:	f2c2 0300 	movt	r3, #8192	; 0x2000
     81a:	4610      	mov	r0, r2
     81c:	4619      	mov	r1, r3
     81e:	f7ff fe67 	bl	4f0 <MSS_TIM64_get_current_value>
//	CDH_VC[0] = read_bus_voltage( VC1,  2, &flag);
//	PIS_VC[0] = read_bus_voltage(VC1, 3, &flag);
//	CDH_VC[1] = read_shunt_voltage(VC1, 2, &flag);
//	PIS_VC[1] = read_shunt_voltage(VC1, 3, &flag);

	hk_pkt->IMG_ID = IMG_ID;
     822:	f240 13ac 	movw	r3, #428	; 0x1ac
     826:	f2c2 0300 	movt	r3, #8192	; 0x2000
     82a:	681a      	ldr	r2, [r3, #0]
     82c:	f240 0304 	movw	r3, #4
     830:	f2c2 0300 	movt	r3, #8192	; 0x2000
     834:	781b      	ldrb	r3, [r3, #0]
     836:	7453      	strb	r3, [r2, #17]
	hk_pkt->CLK_RATE = MSS_SYS_M3_CLK_FREQ / 1000;
     838:	f240 13ac 	movw	r3, #428	; 0x1ac
     83c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     840:	681a      	ldr	r2, [r3, #0]
     842:	f04f 0300 	mov.w	r3, #0
     846:	f043 0350 	orr.w	r3, r3, #80	; 0x50
     84a:	7493      	strb	r3, [r2, #18]
     84c:	f04f 0300 	mov.w	r3, #0
     850:	ea6f 0303 	mvn.w	r3, r3
     854:	f003 033c 	and.w	r3, r3, #60	; 0x3c
     858:	ea6f 0303 	mvn.w	r3, r3
     85c:	74d3      	strb	r3, [r2, #19]
	hk_pkt->Command_Loss_Timer = MSS_WD_current_value();
     85e:	f240 13ac 	movw	r3, #428	; 0x1ac
     862:	f2c2 0300 	movt	r3, #8192	; 0x2000
     866:	681c      	ldr	r4, [r3, #0]
     868:	f7ff fe5a 	bl	520 <MSS_WD_current_value>
     86c:	4603      	mov	r3, r0
     86e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     872:	f04f 0100 	mov.w	r1, #0
     876:	ea41 0202 	orr.w	r2, r1, r2
     87a:	7522      	strb	r2, [r4, #20]
     87c:	ea4f 2213 	mov.w	r2, r3, lsr #8
     880:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     884:	f04f 0100 	mov.w	r1, #0
     888:	ea41 0202 	orr.w	r2, r1, r2
     88c:	7562      	strb	r2, [r4, #21]
     88e:	ea4f 4213 	mov.w	r2, r3, lsr #16
     892:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     896:	f04f 0100 	mov.w	r1, #0
     89a:	ea41 0202 	orr.w	r2, r1, r2
     89e:	75a2      	strb	r2, [r4, #22]
     8a0:	ea4f 6313 	mov.w	r3, r3, lsr #24
     8a4:	f04f 0200 	mov.w	r2, #0
     8a8:	ea42 0303 	orr.w	r3, r2, r3
     8ac:	75e3      	strb	r3, [r4, #23]
	hk_pkt->Reset_Counts = reset_counts[0];
     8ae:	f240 13ac 	movw	r3, #428	; 0x1ac
     8b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8b6:	681a      	ldr	r2, [r3, #0]
     8b8:	f240 0330 	movw	r3, #48	; 0x30
     8bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8c0:	781b      	ldrb	r3, [r3, #0]
     8c2:	7693      	strb	r3, [r2, #26]
	hk_pkt->PREV_CMD_RX = rx_cmd_pkt->cmd_id;
     8c4:	f240 13ac 	movw	r3, #428	; 0x1ac
     8c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8cc:	681a      	ldr	r2, [r3, #0]
     8ce:	f241 0380 	movw	r3, #4224	; 0x1080
     8d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8d6:	681b      	ldr	r3, [r3, #0]
     8d8:	781b      	ldrb	r3, [r3, #0]
     8da:	7613      	strb	r3, [r2, #24]
	hk_pkt->Cmd_ADF_counts = cmd_rx_count;
     8dc:	f240 13ac 	movw	r3, #428	; 0x1ac
     8e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8e4:	681a      	ldr	r2, [r3, #0]
     8e6:	f240 0329 	movw	r3, #41	; 0x29
     8ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8ee:	781b      	ldrb	r3, [r3, #0]
     8f0:	7393      	strb	r3, [r2, #14]

	for(;i<16;i++){
     8f2:	e016      	b.n	922 <get_hk+0x15a>
		hk_pkt->RTM[i] = RTM[i];
     8f4:	f240 13ac 	movw	r3, #428	; 0x1ac
     8f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8fc:	6819      	ldr	r1, [r3, #0]
     8fe:	f897 002d 	ldrb.w	r0, [r7, #45]	; 0x2d
     902:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
     906:	f640 5354 	movw	r3, #3412	; 0xd54
     90a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     90e:	5c9a      	ldrb	r2, [r3, r2]
     910:	eb00 0301 	add.w	r3, r0, r1
     914:	76da      	strb	r2, [r3, #27]
	hk_pkt->Command_Loss_Timer = MSS_WD_current_value();
	hk_pkt->Reset_Counts = reset_counts[0];
	hk_pkt->PREV_CMD_RX = rx_cmd_pkt->cmd_id;
	hk_pkt->Cmd_ADF_counts = cmd_rx_count;

	for(;i<16;i++){
     916:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
     91a:	f103 0301 	add.w	r3, r3, #1
     91e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
     922:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
     926:	2b0f      	cmp	r3, #15
     928:	d9e4      	bls.n	8f4 <get_hk+0x12c>
		hk_pkt->RTM[i] = RTM[i];
	}

	hk_pkt->Cmd_RS485_Succ_counts = cmd_rs485_succ_count;
     92a:	f240 13ac 	movw	r3, #428	; 0x1ac
     92e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     932:	681a      	ldr	r2, [r3, #0]
     934:	f240 032c 	movw	r3, #44	; 0x2c
     938:	f2c2 0300 	movt	r3, #8192	; 0x2000
     93c:	781b      	ldrb	r3, [r3, #0]
     93e:	73d3      	strb	r3, [r2, #15]
	hk_pkt->Cmd_RS485_Fail_counts = cmd_rs485_fail_count;
     940:	f240 13ac 	movw	r3, #428	; 0x1ac
     944:	f2c2 0300 	movt	r3, #8192	; 0x2000
     948:	681a      	ldr	r2, [r3, #0]
     94a:	f240 032d 	movw	r3, #45	; 0x2d
     94e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     952:	781b      	ldrb	r3, [r3, #0]
     954:	7413      	strb	r3, [r2, #16]
	hk_pkt->Acc[0] = ((ax));
     956:	f240 13ac 	movw	r3, #428	; 0x1ac
     95a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     95e:	681b      	ldr	r3, [r3, #0]
     960:	7f3a      	ldrb	r2, [r7, #28]
     962:	f04f 0100 	mov.w	r1, #0
     966:	ea41 0202 	orr.w	r2, r1, r2
     96a:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
     96e:	7f7a      	ldrb	r2, [r7, #29]
     970:	f04f 0100 	mov.w	r1, #0
     974:	ea41 0202 	orr.w	r2, r1, r2
     978:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	hk_pkt->Acc[1] = ((ay));
     97c:	f240 13ac 	movw	r3, #428	; 0x1ac
     980:	f2c2 0300 	movt	r3, #8192	; 0x2000
     984:	681b      	ldr	r3, [r3, #0]
     986:	7fba      	ldrb	r2, [r7, #30]
     988:	f04f 0100 	mov.w	r1, #0
     98c:	ea41 0202 	orr.w	r2, r1, r2
     990:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
     994:	7ffa      	ldrb	r2, [r7, #31]
     996:	f04f 0100 	mov.w	r1, #0
     99a:	ea41 0202 	orr.w	r2, r1, r2
     99e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	hk_pkt->Acc[2] = ((az));
     9a2:	f240 13ac 	movw	r3, #428	; 0x1ac
     9a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9aa:	681b      	ldr	r3, [r3, #0]
     9ac:	f897 2020 	ldrb.w	r2, [r7, #32]
     9b0:	f04f 0100 	mov.w	r1, #0
     9b4:	ea41 0202 	orr.w	r2, r1, r2
     9b8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
     9bc:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
     9c0:	f04f 0100 	mov.w	r1, #0
     9c4:	ea41 0202 	orr.w	r2, r1, r2
     9c8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hk_pkt->Angular_Rate[0] = roll_rate;
     9cc:	f240 13ac 	movw	r3, #428	; 0x1ac
     9d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9d4:	681b      	ldr	r3, [r3, #0]
     9d6:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
     9da:	f04f 0100 	mov.w	r1, #0
     9de:	ea41 0202 	orr.w	r2, r1, r2
     9e2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
     9e6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
     9ea:	f04f 0100 	mov.w	r1, #0
     9ee:	ea41 0202 	orr.w	r2, r1, r2
     9f2:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	hk_pkt->Angular_Rate[1] = pitch_rate;
     9f6:	f240 13ac 	movw	r3, #428	; 0x1ac
     9fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9fe:	681b      	ldr	r3, [r3, #0]
     a00:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
     a04:	f04f 0100 	mov.w	r1, #0
     a08:	ea41 0202 	orr.w	r2, r1, r2
     a0c:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
     a10:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
     a14:	f04f 0100 	mov.w	r1, #0
     a18:	ea41 0202 	orr.w	r2, r1, r2
     a1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	hk_pkt->Angular_Rate[2] = yaw_rate;
     a20:	f240 13ac 	movw	r3, #428	; 0x1ac
     a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a28:	681b      	ldr	r3, [r3, #0]
     a2a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
     a2e:	f04f 0100 	mov.w	r1, #0
     a32:	ea41 0202 	orr.w	r2, r1, r2
     a36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
     a3a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
     a3e:	f04f 0100 	mov.w	r1, #0
     a42:	ea41 0202 	orr.w	r2, r1, r2
     a46:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	hk_pkt->imu_temp = imu_temp;
     a4a:	f240 13ac 	movw	r3, #428	; 0x1ac
     a4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a52:	681b      	ldr	r3, [r3, #0]
     a54:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
     a58:	f04f 0100 	mov.w	r1, #0
     a5c:	ea41 0202 	orr.w	r2, r1, r2
     a60:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
     a64:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
     a68:	f04f 0100 	mov.w	r1, #0
     a6c:	ea41 0202 	orr.w	r2, r1, r2
     a70:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

//	hk_pkt->Sensor_Board_VC[0] = read_bus_voltage(VC1, 1, &flag);
//	hk_pkt->CDH_VC[0] = read_bus_voltage( VC1,  2, &flag);
//	hk_pkt->PIS_VC[0] = read_bus_voltage( VC1,  3, &flag);
	hk_pkt->Voltages[0] = read_bus_voltage(VC_SENSOR_I2C, VC1, 2, &flag);
     a74:	f240 13ac 	movw	r3, #428	; 0x1ac
     a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a7c:	681c      	ldr	r4, [r3, #0]
     a7e:	f107 0313 	add.w	r3, r7, #19
     a82:	f240 00d4 	movw	r0, #212	; 0xd4
     a86:	f2c2 0000 	movt	r0, #8192	; 0x2000
     a8a:	f04f 0140 	mov.w	r1, #64	; 0x40
     a8e:	f04f 0202 	mov.w	r2, #2
     a92:	f002 fb2f 	bl	30f4 <read_bus_voltage>
     a96:	4603      	mov	r3, r0
     a98:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     a9c:	f04f 0100 	mov.w	r1, #0
     aa0:	ea41 0202 	orr.w	r2, r1, r2
     aa4:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
     aa8:	ea4f 2313 	mov.w	r3, r3, lsr #8
     aac:	b29b      	uxth	r3, r3
     aae:	f04f 0200 	mov.w	r2, #0
     ab2:	ea42 0303 	orr.w	r3, r2, r3
     ab6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	result |= flag << 3;
     aba:	7cfb      	ldrb	r3, [r7, #19]
     abc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     ac0:	b29a      	uxth	r2, r3
     ac2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
     ac4:	ea42 0303 	orr.w	r3, r2, r3
     ac8:	b29b      	uxth	r3, r3
     aca:	857b      	strh	r3, [r7, #42]	; 0x2a
	hk_pkt->Voltages[1] = read_bus_voltage(VC_SENSOR_I2C, VC1, 3, &flag);
     acc:	f240 13ac 	movw	r3, #428	; 0x1ac
     ad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ad4:	681c      	ldr	r4, [r3, #0]
     ad6:	f107 0313 	add.w	r3, r7, #19
     ada:	f240 00d4 	movw	r0, #212	; 0xd4
     ade:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ae2:	f04f 0140 	mov.w	r1, #64	; 0x40
     ae6:	f04f 0203 	mov.w	r2, #3
     aea:	f002 fb03 	bl	30f4 <read_bus_voltage>
     aee:	4603      	mov	r3, r0
     af0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     af4:	f04f 0100 	mov.w	r1, #0
     af8:	ea41 0202 	orr.w	r2, r1, r2
     afc:	f884 203b 	strb.w	r2, [r4, #59]	; 0x3b
     b00:	ea4f 2313 	mov.w	r3, r3, lsr #8
     b04:	b29b      	uxth	r3, r3
     b06:	f04f 0200 	mov.w	r2, #0
     b0a:	ea42 0303 	orr.w	r3, r2, r3
     b0e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
	result |= flag << 4;
     b12:	7cfb      	ldrb	r3, [r7, #19]
     b14:	ea4f 1303 	mov.w	r3, r3, lsl #4
     b18:	b29a      	uxth	r2, r3
     b1a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
     b1c:	ea42 0303 	orr.w	r3, r2, r3
     b20:	b29b      	uxth	r3, r3
     b22:	857b      	strh	r3, [r7, #42]	; 0x2a
	hk_pkt->Voltages[2] = read_bus_voltage(TEMP_ADC_CORE_I2C, VC1, 1, &flag);
     b24:	f240 13ac 	movw	r3, #428	; 0x1ac
     b28:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b2c:	681c      	ldr	r4, [r3, #0]
     b2e:	f107 0313 	add.w	r3, r7, #19
     b32:	f240 1040 	movw	r0, #320	; 0x140
     b36:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b3a:	f04f 0140 	mov.w	r1, #64	; 0x40
     b3e:	f04f 0201 	mov.w	r2, #1
     b42:	f002 fad7 	bl	30f4 <read_bus_voltage>
     b46:	4603      	mov	r3, r0
     b48:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     b4c:	f04f 0100 	mov.w	r1, #0
     b50:	ea41 0202 	orr.w	r2, r1, r2
     b54:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
     b58:	ea4f 2313 	mov.w	r3, r3, lsr #8
     b5c:	b29b      	uxth	r3, r3
     b5e:	f04f 0200 	mov.w	r2, #0
     b62:	ea42 0303 	orr.w	r3, r2, r3
     b66:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
//	result |= flag << 5;
	hk_pkt->Voltages[3] = read_bus_voltage(TEMP_ADC_CORE_I2C, VC1, 2, &flag);
     b6a:	f240 13ac 	movw	r3, #428	; 0x1ac
     b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b72:	681c      	ldr	r4, [r3, #0]
     b74:	f107 0313 	add.w	r3, r7, #19
     b78:	f240 1040 	movw	r0, #320	; 0x140
     b7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b80:	f04f 0140 	mov.w	r1, #64	; 0x40
     b84:	f04f 0202 	mov.w	r2, #2
     b88:	f002 fab4 	bl	30f4 <read_bus_voltage>
     b8c:	4603      	mov	r3, r0
     b8e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     b92:	f04f 0100 	mov.w	r1, #0
     b96:	ea41 0202 	orr.w	r2, r1, r2
     b9a:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
     b9e:	ea4f 2313 	mov.w	r3, r3, lsr #8
     ba2:	b29b      	uxth	r3, r3
     ba4:	f04f 0200 	mov.w	r2, #0
     ba8:	ea42 0303 	orr.w	r3, r2, r3
     bac:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
//	result |= flag << 6;
	hk_pkt->Voltages[4] = read_bus_voltage(TEMP_ADC_CORE_I2C, VC1, 3, &flag);
     bb0:	f240 13ac 	movw	r3, #428	; 0x1ac
     bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bb8:	681c      	ldr	r4, [r3, #0]
     bba:	f107 0313 	add.w	r3, r7, #19
     bbe:	f240 1040 	movw	r0, #320	; 0x140
     bc2:	f2c2 0000 	movt	r0, #8192	; 0x2000
     bc6:	f04f 0140 	mov.w	r1, #64	; 0x40
     bca:	f04f 0203 	mov.w	r2, #3
     bce:	f002 fa91 	bl	30f4 <read_bus_voltage>
     bd2:	4603      	mov	r3, r0
     bd4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     bd8:	f04f 0100 	mov.w	r1, #0
     bdc:	ea41 0202 	orr.w	r2, r1, r2
     be0:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
     be4:	ea4f 2313 	mov.w	r3, r3, lsr #8
     be8:	b29b      	uxth	r3, r3
     bea:	f04f 0200 	mov.w	r2, #0
     bee:	ea42 0303 	orr.w	r3, r2, r3
     bf2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42

//	hk_pkt->Sensor_Board_VC[1] = read_shunt_voltage(VC1, 1, &flag);
//	hk_pkt->CDH_VC[1] = read_shunt_voltage( VC1,  2, &flag);
//	hk_pkt->PIS_VC[1] = read_shunt_voltage( VC1,  3, &flag);

	hk_pkt->HK_Write_Pointer = hk_partition.write_pointer;
     bf6:	f240 13ac 	movw	r3, #428	; 0x1ac
     bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bfe:	681b      	ldr	r3, [r3, #0]
     c00:	f241 02ac 	movw	r2, #4268	; 0x10ac
     c04:	f2c2 0200 	movt	r2, #8192	; 0x2000
     c08:	68d2      	ldr	r2, [r2, #12]
     c0a:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     c0e:	f04f 0000 	mov.w	r0, #0
     c12:	ea40 0101 	orr.w	r1, r0, r1
     c16:	f883 1051 	strb.w	r1, [r3, #81]	; 0x51
     c1a:	ea4f 2112 	mov.w	r1, r2, lsr #8
     c1e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     c22:	f04f 0000 	mov.w	r0, #0
     c26:	ea40 0101 	orr.w	r1, r0, r1
     c2a:	f883 1052 	strb.w	r1, [r3, #82]	; 0x52
     c2e:	ea4f 4112 	mov.w	r1, r2, lsr #16
     c32:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     c36:	f04f 0000 	mov.w	r0, #0
     c3a:	ea40 0101 	orr.w	r1, r0, r1
     c3e:	f883 1053 	strb.w	r1, [r3, #83]	; 0x53
     c42:	ea4f 6212 	mov.w	r2, r2, lsr #24
     c46:	f04f 0100 	mov.w	r1, #0
     c4a:	ea41 0202 	orr.w	r2, r1, r2
     c4e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	hk_pkt->HK_Read_Pointer = hk_partition.read_pointer;
     c52:	f240 13ac 	movw	r3, #428	; 0x1ac
     c56:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c5a:	681b      	ldr	r3, [r3, #0]
     c5c:	f241 02ac 	movw	r2, #4268	; 0x10ac
     c60:	f2c2 0200 	movt	r2, #8192	; 0x2000
     c64:	6892      	ldr	r2, [r2, #8]
     c66:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     c6a:	f04f 0000 	mov.w	r0, #0
     c6e:	ea40 0101 	orr.w	r1, r0, r1
     c72:	f883 104d 	strb.w	r1, [r3, #77]	; 0x4d
     c76:	ea4f 2112 	mov.w	r1, r2, lsr #8
     c7a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     c7e:	f04f 0000 	mov.w	r0, #0
     c82:	ea40 0101 	orr.w	r1, r0, r1
     c86:	f883 104e 	strb.w	r1, [r3, #78]	; 0x4e
     c8a:	ea4f 4112 	mov.w	r1, r2, lsr #16
     c8e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     c92:	f04f 0000 	mov.w	r0, #0
     c96:	ea40 0101 	orr.w	r1, r0, r1
     c9a:	f883 104f 	strb.w	r1, [r3, #79]	; 0x4f
     c9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
     ca2:	f04f 0100 	mov.w	r1, #0
     ca6:	ea41 0202 	orr.w	r2, r1, r2
     caa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	hk_pkt->COMMS_Write_Pointer = comms_partition.write_pointer;
     cae:	f240 13ac 	movw	r3, #428	; 0x1ac
     cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cb6:	681b      	ldr	r3, [r3, #0]
     cb8:	f241 029c 	movw	r2, #4252	; 0x109c
     cbc:	f2c2 0200 	movt	r2, #8192	; 0x2000
     cc0:	68d2      	ldr	r2, [r2, #12]
     cc2:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     cc6:	f04f 0000 	mov.w	r0, #0
     cca:	ea40 0101 	orr.w	r1, r0, r1
     cce:	f883 1061 	strb.w	r1, [r3, #97]	; 0x61
     cd2:	ea4f 2112 	mov.w	r1, r2, lsr #8
     cd6:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     cda:	f04f 0000 	mov.w	r0, #0
     cde:	ea40 0101 	orr.w	r1, r0, r1
     ce2:	f883 1062 	strb.w	r1, [r3, #98]	; 0x62
     ce6:	ea4f 4112 	mov.w	r1, r2, lsr #16
     cea:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     cee:	f04f 0000 	mov.w	r0, #0
     cf2:	ea40 0101 	orr.w	r1, r0, r1
     cf6:	f883 1063 	strb.w	r1, [r3, #99]	; 0x63
     cfa:	ea4f 6212 	mov.w	r2, r2, lsr #24
     cfe:	f04f 0100 	mov.w	r1, #0
     d02:	ea41 0202 	orr.w	r2, r1, r2
     d06:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	hk_pkt->COMMS_Read_Pointer = comms_partition.read_pointer;
     d0a:	f240 13ac 	movw	r3, #428	; 0x1ac
     d0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d12:	681b      	ldr	r3, [r3, #0]
     d14:	f241 029c 	movw	r2, #4252	; 0x109c
     d18:	f2c2 0200 	movt	r2, #8192	; 0x2000
     d1c:	6892      	ldr	r2, [r2, #8]
     d1e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     d22:	f04f 0000 	mov.w	r0, #0
     d26:	ea40 0101 	orr.w	r1, r0, r1
     d2a:	f883 105d 	strb.w	r1, [r3, #93]	; 0x5d
     d2e:	ea4f 2112 	mov.w	r1, r2, lsr #8
     d32:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     d36:	f04f 0000 	mov.w	r0, #0
     d3a:	ea40 0101 	orr.w	r1, r0, r1
     d3e:	f883 105e 	strb.w	r1, [r3, #94]	; 0x5e
     d42:	ea4f 4112 	mov.w	r1, r2, lsr #16
     d46:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     d4a:	f04f 0000 	mov.w	r0, #0
     d4e:	ea40 0101 	orr.w	r1, r0, r1
     d52:	f883 105f 	strb.w	r1, [r3, #95]	; 0x5f
     d56:	ea4f 6212 	mov.w	r2, r2, lsr #24
     d5a:	f04f 0100 	mov.w	r1, #0
     d5e:	ea41 0202 	orr.w	r2, r1, r2
     d62:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	hk_pkt->Thermistor_Write_Pointer = thermistor_partition.write_pointer;
     d66:	f240 13ac 	movw	r3, #428	; 0x1ac
     d6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d6e:	681b      	ldr	r3, [r3, #0]
     d70:	f241 0288 	movw	r2, #4232	; 0x1088
     d74:	f2c2 0200 	movt	r2, #8192	; 0x2000
     d78:	68d2      	ldr	r2, [r2, #12]
     d7a:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     d7e:	f04f 0000 	mov.w	r0, #0
     d82:	ea40 0101 	orr.w	r1, r0, r1
     d86:	f883 1059 	strb.w	r1, [r3, #89]	; 0x59
     d8a:	ea4f 2112 	mov.w	r1, r2, lsr #8
     d8e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     d92:	f04f 0000 	mov.w	r0, #0
     d96:	ea40 0101 	orr.w	r1, r0, r1
     d9a:	f883 105a 	strb.w	r1, [r3, #90]	; 0x5a
     d9e:	ea4f 4112 	mov.w	r1, r2, lsr #16
     da2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     da6:	f04f 0000 	mov.w	r0, #0
     daa:	ea40 0101 	orr.w	r1, r0, r1
     dae:	f883 105b 	strb.w	r1, [r3, #91]	; 0x5b
     db2:	ea4f 6212 	mov.w	r2, r2, lsr #24
     db6:	f04f 0100 	mov.w	r1, #0
     dba:	ea41 0202 	orr.w	r2, r1, r2
     dbe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	hk_pkt->Thermistor_Read_Pointer = thermistor_partition.read_pointer;
     dc2:	f240 13ac 	movw	r3, #428	; 0x1ac
     dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dca:	681b      	ldr	r3, [r3, #0]
     dcc:	f241 0288 	movw	r2, #4232	; 0x1088
     dd0:	f2c2 0200 	movt	r2, #8192	; 0x2000
     dd4:	6892      	ldr	r2, [r2, #8]
     dd6:	f002 01ff 	and.w	r1, r2, #255	; 0xff
     dda:	f04f 0000 	mov.w	r0, #0
     dde:	ea40 0101 	orr.w	r1, r0, r1
     de2:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
     de6:	ea4f 2112 	mov.w	r1, r2, lsr #8
     dea:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     dee:	f04f 0000 	mov.w	r0, #0
     df2:	ea40 0101 	orr.w	r1, r0, r1
     df6:	f883 1056 	strb.w	r1, [r3, #86]	; 0x56
     dfa:	ea4f 4112 	mov.w	r1, r2, lsr #16
     dfe:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     e02:	f04f 0000 	mov.w	r0, #0
     e06:	ea40 0101 	orr.w	r1, r0, r1
     e0a:	f883 1057 	strb.w	r1, [r3, #87]	; 0x57
     e0e:	ea4f 6212 	mov.w	r2, r2, lsr #24
     e12:	f04f 0100 	mov.w	r1, #0
     e16:	ea41 0202 	orr.w	r2, r1, r2
     e1a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

	hk_pkt->Currents[0] = read_shunt_voltage(VC_SENSOR_I2C, VC1,  2, &flag);
     e1e:	f240 13ac 	movw	r3, #428	; 0x1ac
     e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e26:	681c      	ldr	r4, [r3, #0]
     e28:	f107 0313 	add.w	r3, r7, #19
     e2c:	f240 00d4 	movw	r0, #212	; 0xd4
     e30:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e34:	f04f 0140 	mov.w	r1, #64	; 0x40
     e38:	f04f 0202 	mov.w	r2, #2
     e3c:	f002 f9ba 	bl	31b4 <read_shunt_voltage>
     e40:	4603      	mov	r3, r0
     e42:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     e46:	f04f 0100 	mov.w	r1, #0
     e4a:	ea41 0202 	orr.w	r2, r1, r2
     e4e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
     e52:	ea4f 2313 	mov.w	r3, r3, lsr #8
     e56:	b29b      	uxth	r3, r3
     e58:	f04f 0200 	mov.w	r2, #0
     e5c:	ea42 0303 	orr.w	r3, r2, r3
     e60:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	result |= flag << 5;
     e64:	7cfb      	ldrb	r3, [r7, #19]
     e66:	ea4f 1343 	mov.w	r3, r3, lsl #5
     e6a:	b29a      	uxth	r2, r3
     e6c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
     e6e:	ea42 0303 	orr.w	r3, r2, r3
     e72:	b29b      	uxth	r3, r3
     e74:	857b      	strh	r3, [r7, #42]	; 0x2a
	hk_pkt->Currents[1] = read_shunt_voltage(VC_SENSOR_I2C, VC1,  3, &flag);
     e76:	f240 13ac 	movw	r3, #428	; 0x1ac
     e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e7e:	681c      	ldr	r4, [r3, #0]
     e80:	f107 0313 	add.w	r3, r7, #19
     e84:	f240 00d4 	movw	r0, #212	; 0xd4
     e88:	f2c2 0000 	movt	r0, #8192	; 0x2000
     e8c:	f04f 0140 	mov.w	r1, #64	; 0x40
     e90:	f04f 0203 	mov.w	r2, #3
     e94:	f002 f98e 	bl	31b4 <read_shunt_voltage>
     e98:	4603      	mov	r3, r0
     e9a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     e9e:	f04f 0100 	mov.w	r1, #0
     ea2:	ea41 0202 	orr.w	r2, r1, r2
     ea6:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
     eaa:	ea4f 2313 	mov.w	r3, r3, lsr #8
     eae:	b29b      	uxth	r3, r3
     eb0:	f04f 0200 	mov.w	r2, #0
     eb4:	ea42 0303 	orr.w	r3, r2, r3
     eb8:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
	result |= flag << 6;
     ebc:	7cfb      	ldrb	r3, [r7, #19]
     ebe:	ea4f 1383 	mov.w	r3, r3, lsl #6
     ec2:	b29a      	uxth	r2, r3
     ec4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
     ec6:	ea42 0303 	orr.w	r3, r2, r3
     eca:	b29b      	uxth	r3, r3
     ecc:	857b      	strh	r3, [r7, #42]	; 0x2a
	hk_pkt->Currents[2] = read_shunt_voltage(TEMP_ADC_CORE_I2C, VC1,  1, &flag);
     ece:	f240 13ac 	movw	r3, #428	; 0x1ac
     ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ed6:	681c      	ldr	r4, [r3, #0]
     ed8:	f107 0313 	add.w	r3, r7, #19
     edc:	f240 1040 	movw	r0, #320	; 0x140
     ee0:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ee4:	f04f 0140 	mov.w	r1, #64	; 0x40
     ee8:	f04f 0201 	mov.w	r2, #1
     eec:	f002 f962 	bl	31b4 <read_shunt_voltage>
     ef0:	4603      	mov	r3, r0
     ef2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     ef6:	f04f 0100 	mov.w	r1, #0
     efa:	ea41 0202 	orr.w	r2, r1, r2
     efe:	f884 2047 	strb.w	r2, [r4, #71]	; 0x47
     f02:	ea4f 2313 	mov.w	r3, r3, lsr #8
     f06:	b29b      	uxth	r3, r3
     f08:	f04f 0200 	mov.w	r2, #0
     f0c:	ea42 0303 	orr.w	r3, r2, r3
     f10:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
//	result |= flag << 9;
	hk_pkt->Currents[3] = read_shunt_voltage(TEMP_ADC_CORE_I2C, VC1,  2, &flag);
     f14:	f240 13ac 	movw	r3, #428	; 0x1ac
     f18:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f1c:	681c      	ldr	r4, [r3, #0]
     f1e:	f107 0313 	add.w	r3, r7, #19
     f22:	f240 1040 	movw	r0, #320	; 0x140
     f26:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f2a:	f04f 0140 	mov.w	r1, #64	; 0x40
     f2e:	f04f 0202 	mov.w	r2, #2
     f32:	f002 f93f 	bl	31b4 <read_shunt_voltage>
     f36:	4603      	mov	r3, r0
     f38:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     f3c:	f04f 0100 	mov.w	r1, #0
     f40:	ea41 0202 	orr.w	r2, r1, r2
     f44:	f884 2049 	strb.w	r2, [r4, #73]	; 0x49
     f48:	ea4f 2313 	mov.w	r3, r3, lsr #8
     f4c:	b29b      	uxth	r3, r3
     f4e:	f04f 0200 	mov.w	r2, #0
     f52:	ea42 0303 	orr.w	r3, r2, r3
     f56:	f884 304a 	strb.w	r3, [r4, #74]	; 0x4a
//	result |= flag << 10;
	hk_pkt->Currents[4] = read_shunt_voltage(TEMP_ADC_CORE_I2C, VC1,  3, &flag);
     f5a:	f240 13ac 	movw	r3, #428	; 0x1ac
     f5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f62:	681c      	ldr	r4, [r3, #0]
     f64:	f107 0313 	add.w	r3, r7, #19
     f68:	f240 1040 	movw	r0, #320	; 0x140
     f6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f70:	f04f 0140 	mov.w	r1, #64	; 0x40
     f74:	f04f 0203 	mov.w	r2, #3
     f78:	f002 f91c 	bl	31b4 <read_shunt_voltage>
     f7c:	4603      	mov	r3, r0
     f7e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
     f82:	f04f 0100 	mov.w	r1, #0
     f86:	ea41 0202 	orr.w	r2, r1, r2
     f8a:	f884 204b 	strb.w	r2, [r4, #75]	; 0x4b
     f8e:	ea4f 2313 	mov.w	r3, r3, lsr #8
     f92:	b29b      	uxth	r3, r3
     f94:	f04f 0200 	mov.w	r2, #0
     f98:	ea42 0303 	orr.w	r3, r2, r3
     f9c:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
//	result |= flag << 10;

	hk_pkt->latest_codeword_rx = latest_codeword;
     fa0:	f240 13ac 	movw	r3, #428	; 0x1ac
     fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fa8:	681a      	ldr	r2, [r3, #0]
     faa:	f240 0316 	movw	r3, #22
     fae:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fb2:	781b      	ldrb	r3, [r3, #0]
     fb4:	7653      	strb	r3, [r2, #25]

	i = 0;
     fb6:	f04f 0300 	mov.w	r3, #0
     fba:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	get_time_vector();
     fbe:	f001 ffa7 	bl	2f10 <get_time_vector>
	for(;i<32;i++){
     fc2:	e017      	b.n	ff4 <get_hk+0x82c>
		hk_pkt->HKGTime_SVector[i] = Time_Vector[i];
     fc4:	f240 13ac 	movw	r3, #428	; 0x1ac
     fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fcc:	6819      	ldr	r1, [r3, #0]
     fce:	f897 002d 	ldrb.w	r0, [r7, #45]	; 0x2d
     fd2:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
     fd6:	f241 03c0 	movw	r3, #4288	; 0x10c0
     fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fde:	5c9a      	ldrb	r2, [r3, r2]
     fe0:	eb00 0301 	add.w	r3, r0, r1
     fe4:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66

	hk_pkt->latest_codeword_rx = latest_codeword;

	i = 0;
	get_time_vector();
	for(;i<32;i++){
     fe8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
     fec:	f103 0301 	add.w	r3, r3, #1
     ff0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
     ff4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
     ff8:	2b1f      	cmp	r3, #31
     ffa:	d9e3      	bls.n	fc4 <get_hk+0x7fc>
		hk_pkt->HKGTime_SVector[i] = Time_Vector[i];
	}

	hk_pkt->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p1(tlm_pkt_type, HK_API_ID))));
     ffc:	f240 13ac 	movw	r3, #428	; 0x1ac
    1000:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1004:	681b      	ldr	r3, [r3, #0]
    1006:	f04f 0200 	mov.w	r2, #0
    100a:	f042 0208 	orr.w	r2, r2, #8
    100e:	701a      	strb	r2, [r3, #0]
    1010:	f04f 0200 	mov.w	r2, #0
    1014:	f042 0201 	orr.w	r2, r2, #1
    1018:	705a      	strb	r2, [r3, #1]
	hk_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((hk_seq_num++)))));
    101a:	f240 13ac 	movw	r3, #428	; 0x1ac
    101e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1022:	6818      	ldr	r0, [r3, #0]
    1024:	f240 0312 	movw	r3, #18
    1028:	f2c2 0300 	movt	r3, #8192	; 0x2000
    102c:	8819      	ldrh	r1, [r3, #0]
    102e:	460b      	mov	r3, r1
    1030:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    1034:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    1038:	b29b      	uxth	r3, r3
    103a:	b29b      	uxth	r3, r3
    103c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    1040:	fa1f fc83 	uxth.w	ip, r3
    1044:	f240 0312 	movw	r3, #18
    1048:	f2c2 0300 	movt	r3, #8192	; 0x2000
    104c:	881a      	ldrh	r2, [r3, #0]
    104e:	4613      	mov	r3, r2
    1050:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    1054:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    1058:	b29b      	uxth	r3, r3
    105a:	b29b      	uxth	r3, r3
    105c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1060:	b29b      	uxth	r3, r3
    1062:	ea4c 0303 	orr.w	r3, ip, r3
    1066:	b29b      	uxth	r3, r3
    1068:	b29b      	uxth	r3, r3
    106a:	f003 0cff 	and.w	ip, r3, #255	; 0xff
    106e:	f04f 0e00 	mov.w	lr, #0
    1072:	ea4e 0c0c 	orr.w	ip, lr, ip
    1076:	f880 c002 	strb.w	ip, [r0, #2]
    107a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    107e:	b29b      	uxth	r3, r3
    1080:	f04f 0c00 	mov.w	ip, #0
    1084:	ea4c 0303 	orr.w	r3, ip, r3
    1088:	70c3      	strb	r3, [r0, #3]
    108a:	f101 0301 	add.w	r3, r1, #1
    108e:	b299      	uxth	r1, r3
    1090:	f240 0312 	movw	r3, #18
    1094:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1098:	8019      	strh	r1, [r3, #0]
    109a:	f102 0301 	add.w	r3, r2, #1
    109e:	b29a      	uxth	r2, r3
    10a0:	f240 0312 	movw	r3, #18
    10a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10a8:	801a      	strh	r2, [r3, #0]
	hk_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(HK_PKT_LENGTH))));
    10aa:	f240 13ac 	movw	r3, #428	; 0x1ac
    10ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10b2:	681a      	ldr	r2, [r3, #0]
    10b4:	f04f 0300 	mov.w	r3, #0
    10b8:	7113      	strb	r3, [r2, #4]
    10ba:	f04f 0300 	mov.w	r3, #0
    10be:	ea6f 0303 	mvn.w	r3, r3
    10c2:	f003 0377 	and.w	r3, r3, #119	; 0x77
    10c6:	ea6f 0303 	mvn.w	r3, r3
    10ca:	7153      	strb	r3, [r2, #5]
	hk_pkt->ccsds_s2 = current_time_lower;
    10cc:	f240 13ac 	movw	r3, #428	; 0x1ac
    10d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10d4:	681b      	ldr	r3, [r3, #0]
    10d6:	f241 0268 	movw	r2, #4200	; 0x1068
    10da:	f2c2 0200 	movt	r2, #8192	; 0x2000
    10de:	e9d2 0100 	ldrd	r0, r1, [r2]
    10e2:	4602      	mov	r2, r0
    10e4:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    10e8:	f04f 0000 	mov.w	r0, #0
    10ec:	ea40 0101 	orr.w	r1, r0, r1
    10f0:	7299      	strb	r1, [r3, #10]
    10f2:	ea4f 2112 	mov.w	r1, r2, lsr #8
    10f6:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    10fa:	f04f 0000 	mov.w	r0, #0
    10fe:	ea40 0101 	orr.w	r1, r0, r1
    1102:	72d9      	strb	r1, [r3, #11]
    1104:	ea4f 4112 	mov.w	r1, r2, lsr #16
    1108:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    110c:	f04f 0000 	mov.w	r0, #0
    1110:	ea40 0101 	orr.w	r1, r0, r1
    1114:	7319      	strb	r1, [r3, #12]
    1116:	ea4f 6212 	mov.w	r2, r2, lsr #24
    111a:	f04f 0100 	mov.w	r1, #0
    111e:	ea41 0202 	orr.w	r2, r1, r2
    1122:	735a      	strb	r2, [r3, #13]
	hk_pkt->ccsds_s1 = current_time_upper;
    1124:	f240 13ac 	movw	r3, #428	; 0x1ac
    1128:	f2c2 0300 	movt	r3, #8192	; 0x2000
    112c:	681b      	ldr	r3, [r3, #0]
    112e:	f241 0278 	movw	r2, #4216	; 0x1078
    1132:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1136:	e9d2 0100 	ldrd	r0, r1, [r2]
    113a:	4602      	mov	r2, r0
    113c:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    1140:	f04f 0000 	mov.w	r0, #0
    1144:	ea40 0101 	orr.w	r1, r0, r1
    1148:	7199      	strb	r1, [r3, #6]
    114a:	ea4f 2112 	mov.w	r1, r2, lsr #8
    114e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1152:	f04f 0000 	mov.w	r0, #0
    1156:	ea40 0101 	orr.w	r1, r0, r1
    115a:	71d9      	strb	r1, [r3, #7]
    115c:	ea4f 4112 	mov.w	r1, r2, lsr #16
    1160:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1164:	f04f 0000 	mov.w	r0, #0
    1168:	ea40 0101 	orr.w	r1, r0, r1
    116c:	7219      	strb	r1, [r3, #8]
    116e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    1172:	f04f 0100 	mov.w	r1, #0
    1176:	ea41 0202 	orr.w	r2, r1, r2
    117a:	725a      	strb	r2, [r3, #9]

	if(cmd_cntr == 20){
    117c:	f240 031a 	movw	r3, #26
    1180:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1184:	781b      	ldrb	r3, [r3, #0]
    1186:	2b14      	cmp	r3, #20
    1188:	d10e      	bne.n	11a8 <MAIN_STACK_SIZE+0x1a8>
		cmd_cntr = 1;
    118a:	f240 031a 	movw	r3, #26
    118e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1192:	f04f 0201 	mov.w	r2, #1
    1196:	701a      	strb	r2, [r3, #0]
		CHK_CMD = 0;
    1198:	f240 0334 	movw	r3, #52	; 0x34
    119c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11a0:	f04f 0200 	mov.w	r2, #0
    11a4:	701a      	strb	r2, [r3, #0]
    11a6:	e00c      	b.n	11c2 <MAIN_STACK_SIZE+0x1c2>
	}
	else{
		cmd_cntr++ ;
    11a8:	f240 031a 	movw	r3, #26
    11ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11b0:	781b      	ldrb	r3, [r3, #0]
    11b2:	f103 0301 	add.w	r3, r3, #1
    11b6:	b2da      	uxtb	r2, r3
    11b8:	f240 031a 	movw	r3, #26
    11bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11c0:	701a      	strb	r2, [r3, #0]
	}

	if(store_in_sd_card){
    11c2:	f240 0319 	movw	r3, #25
    11c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11ca:	781b      	ldrb	r3, [r3, #0]
    11cc:	2b00      	cmp	r3, #0
    11ce:	d055      	beq.n	127c <MAIN_STACK_SIZE+0x27c>
		sd_dump = 1;
    11d0:	f240 032e 	movw	r3, #46	; 0x2e
    11d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11d8:	f04f 0201 	mov.w	r2, #1
    11dc:	701a      	strb	r2, [r3, #0]
		hk_pkt->sd_dump = sd_dump;
    11de:	f240 13ac 	movw	r3, #428	; 0x1ac
    11e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11e6:	681a      	ldr	r2, [r3, #0]
    11e8:	f240 032e 	movw	r3, #46	; 0x2e
    11ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11f0:	781b      	ldrb	r3, [r3, #0]
    11f2:	f882 3065 	strb.w	r3, [r2, #101]	; 0x65
		hk_pkt->Fletcher_Code = make_FLetcher(data, sizeof(hk_pkt_t) - 2);
    11f6:	f240 13ac 	movw	r3, #428	; 0x1ac
    11fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11fe:	681c      	ldr	r4, [r3, #0]
    1200:	f240 20d4 	movw	r0, #724	; 0x2d4
    1204:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1208:	f04f 0186 	mov.w	r1, #134	; 0x86
    120c:	f7ff fa40 	bl	690 <make_FLetcher>
    1210:	4603      	mov	r3, r0
    1212:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1216:	f04f 0100 	mov.w	r1, #0
    121a:	ea41 0202 	orr.w	r2, r1, r2
    121e:	f884 2086 	strb.w	r2, [r4, #134]	; 0x86
    1222:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1226:	b29b      	uxth	r3, r3
    1228:	f04f 0200 	mov.w	r2, #0
    122c:	ea42 0303 	orr.w	r3, r2, r3
    1230:	f884 3087 	strb.w	r3, [r4, #135]	; 0x87
		result |= ((store_data(&hk_partition, data) == 0 ? 0 : 1) << 7);
    1234:	f241 00ac 	movw	r0, #4268	; 0x10ac
    1238:	f2c2 0000 	movt	r0, #8192	; 0x2000
    123c:	f240 21d4 	movw	r1, #724	; 0x2d4
    1240:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1244:	f002 fa64 	bl	3710 <store_data>
    1248:	4603      	mov	r3, r0
    124a:	2b00      	cmp	r3, #0
    124c:	d002      	beq.n	1254 <MAIN_STACK_SIZE+0x254>
    124e:	f04f 0380 	mov.w	r3, #128	; 0x80
    1252:	e001      	b.n	1258 <MAIN_STACK_SIZE+0x258>
    1254:	f04f 0300 	mov.w	r3, #0
    1258:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
    125a:	461a      	mov	r2, r3
    125c:	460b      	mov	r3, r1
    125e:	ea42 0303 	orr.w	r3, r2, r3
    1262:	b29b      	uxth	r3, r3
    1264:	857b      	strh	r3, [r7, #42]	; 0x2a
		store_data(&hk_partition, data);
    1266:	f241 00ac 	movw	r0, #4268	; 0x10ac
    126a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    126e:	f240 21d4 	movw	r1, #724	; 0x2d4
    1272:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1276:	f002 fa4b 	bl	3710 <store_data>
    127a:	e03d      	b.n	12f8 <MAIN_STACK_SIZE+0x2f8>
	}
	else{
		sd_dump = 0;
    127c:	f240 032e 	movw	r3, #46	; 0x2e
    1280:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1284:	f04f 0200 	mov.w	r2, #0
    1288:	701a      	strb	r2, [r3, #0]
		hk_pkt->sd_dump = sd_dump;
    128a:	f240 13ac 	movw	r3, #428	; 0x1ac
    128e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1292:	681a      	ldr	r2, [r3, #0]
    1294:	f240 032e 	movw	r3, #46	; 0x2e
    1298:	f2c2 0300 	movt	r3, #8192	; 0x2000
    129c:	781b      	ldrb	r3, [r3, #0]
    129e:	f882 3065 	strb.w	r3, [r2, #101]	; 0x65
		hk_pkt->Fletcher_Code = make_FLetcher(data, sizeof(hk_pkt_t) - 2);
    12a2:	f240 13ac 	movw	r3, #428	; 0x1ac
    12a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12aa:	681c      	ldr	r4, [r3, #0]
    12ac:	f240 20d4 	movw	r0, #724	; 0x2d4
    12b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    12b4:	f04f 0186 	mov.w	r1, #134	; 0x86
    12b8:	f7ff f9ea 	bl	690 <make_FLetcher>
    12bc:	4603      	mov	r3, r0
    12be:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    12c2:	f04f 0100 	mov.w	r1, #0
    12c6:	ea41 0202 	orr.w	r2, r1, r2
    12ca:	f884 2086 	strb.w	r2, [r4, #134]	; 0x86
    12ce:	ea4f 2313 	mov.w	r3, r3, lsr #8
    12d2:	b29b      	uxth	r3, r3
    12d4:	f04f 0200 	mov.w	r2, #0
    12d8:	ea42 0303 	orr.w	r3, r2, r3
    12dc:	f884 3087 	strb.w	r3, [r4, #135]	; 0x87
		vGetPktStruct(hk, (void*) hk_pkt, sizeof(hk_pkt_t));
    12e0:	f240 13ac 	movw	r3, #428	; 0x1ac
    12e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12e8:	681b      	ldr	r3, [r3, #0]
    12ea:	f04f 0000 	mov.w	r0, #0
    12ee:	4619      	mov	r1, r3
    12f0:	f04f 0288 	mov.w	r2, #136	; 0x88
    12f4:	f7ff f950 	bl	598 <vGetPktStruct>
//		MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(hk_pkt_t));
	}

	return result;
    12f8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a


//	MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(hk_pkt_t));
//	MSS_UART_polled_tx_string(&g_mss_uart0, msg);
}
    12fa:	4618      	mov	r0, r3
    12fc:	f107 0734 	add.w	r7, r7, #52	; 0x34
    1300:	46bd      	mov	sp, r7
    1302:	bd90      	pop	{r4, r7, pc}

00001304 <get_temp>:


uint16_t get_temp(){
    1304:	b5b0      	push	{r4, r5, r7, lr}
    1306:	b082      	sub	sp, #8
    1308:	af00      	add	r7, sp, #0
	uint8_t i = 0;
    130a:	f04f 0300 	mov.w	r3, #0
    130e:	713b      	strb	r3, [r7, #4]
	uint8_t flag;
	uint8_t sd_dump_thermistor = 0;
    1310:	f04f 0300 	mov.w	r3, #0
    1314:	717b      	strb	r3, [r7, #5]
	uint16_t res = 0;
    1316:	f04f 0300 	mov.w	r3, #0
    131a:	80fb      	strh	r3, [r7, #6]
	thermistor_pkt = (thermistor_pkt_t*) data;
    131c:	f240 22d4 	movw	r2, #724	; 0x2d4
    1320:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1324:	f240 23d0 	movw	r3, #720	; 0x2d0
    1328:	f2c2 0300 	movt	r3, #8192	; 0x2000
    132c:	601a      	str	r2, [r3, #0]

	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    132e:	f241 0278 	movw	r2, #4216	; 0x1078
    1332:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1336:	f241 0368 	movw	r3, #4200	; 0x1068
    133a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    133e:	4610      	mov	r0, r2
    1340:	4619      	mov	r1, r3
    1342:	f7ff f8d5 	bl	4f0 <MSS_TIM64_get_current_value>

	thermistor_pkt->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p1(tlm_pkt_type, THERMISTOR_API_ID))));
    1346:	f240 23d0 	movw	r3, #720	; 0x2d0
    134a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    134e:	681b      	ldr	r3, [r3, #0]
    1350:	f04f 0200 	mov.w	r2, #0
    1354:	f042 0208 	orr.w	r2, r2, #8
    1358:	701a      	strb	r2, [r3, #0]
    135a:	f04f 0200 	mov.w	r2, #0
    135e:	f042 0204 	orr.w	r2, r2, #4
    1362:	705a      	strb	r2, [r3, #1]
	thermistor_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((temp_seq_num++)))));
    1364:	f240 23d0 	movw	r3, #720	; 0x2d0
    1368:	f2c2 0300 	movt	r3, #8192	; 0x2000
    136c:	6818      	ldr	r0, [r3, #0]
    136e:	f240 0314 	movw	r3, #20
    1372:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1376:	8819      	ldrh	r1, [r3, #0]
    1378:	460b      	mov	r3, r1
    137a:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    137e:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    1382:	b29b      	uxth	r3, r3
    1384:	b29b      	uxth	r3, r3
    1386:	ea4f 2303 	mov.w	r3, r3, lsl #8
    138a:	fa1f fc83 	uxth.w	ip, r3
    138e:	f240 0314 	movw	r3, #20
    1392:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1396:	881a      	ldrh	r2, [r3, #0]
    1398:	4613      	mov	r3, r2
    139a:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    139e:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    13a2:	b29b      	uxth	r3, r3
    13a4:	b29b      	uxth	r3, r3
    13a6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    13aa:	b29b      	uxth	r3, r3
    13ac:	ea4c 0303 	orr.w	r3, ip, r3
    13b0:	b29b      	uxth	r3, r3
    13b2:	b29b      	uxth	r3, r3
    13b4:	f003 0cff 	and.w	ip, r3, #255	; 0xff
    13b8:	f04f 0e00 	mov.w	lr, #0
    13bc:	ea4e 0c0c 	orr.w	ip, lr, ip
    13c0:	f880 c002 	strb.w	ip, [r0, #2]
    13c4:	ea4f 2313 	mov.w	r3, r3, lsr #8
    13c8:	b29b      	uxth	r3, r3
    13ca:	f04f 0c00 	mov.w	ip, #0
    13ce:	ea4c 0303 	orr.w	r3, ip, r3
    13d2:	70c3      	strb	r3, [r0, #3]
    13d4:	f101 0301 	add.w	r3, r1, #1
    13d8:	b299      	uxth	r1, r3
    13da:	f240 0314 	movw	r3, #20
    13de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13e2:	8019      	strh	r1, [r3, #0]
    13e4:	f102 0301 	add.w	r3, r2, #1
    13e8:	b29a      	uxth	r2, r3
    13ea:	f240 0314 	movw	r3, #20
    13ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13f2:	801a      	strh	r2, [r3, #0]
	thermistor_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(THERMISTOR_PKT_LENGTH))));
    13f4:	f240 23d0 	movw	r3, #720	; 0x2d0
    13f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13fc:	681b      	ldr	r3, [r3, #0]
    13fe:	f04f 0200 	mov.w	r2, #0
    1402:	711a      	strb	r2, [r3, #4]
    1404:	f04f 0200 	mov.w	r2, #0
    1408:	f042 0241 	orr.w	r2, r2, #65	; 0x41
    140c:	715a      	strb	r2, [r3, #5]
	thermistor_pkt->ccsds_s2 = current_time_lower;
    140e:	f240 23d0 	movw	r3, #720	; 0x2d0
    1412:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1416:	681b      	ldr	r3, [r3, #0]
    1418:	f241 0268 	movw	r2, #4200	; 0x1068
    141c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1420:	e9d2 0100 	ldrd	r0, r1, [r2]
    1424:	4602      	mov	r2, r0
    1426:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    142a:	f04f 0000 	mov.w	r0, #0
    142e:	ea40 0101 	orr.w	r1, r0, r1
    1432:	7299      	strb	r1, [r3, #10]
    1434:	ea4f 2112 	mov.w	r1, r2, lsr #8
    1438:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    143c:	f04f 0000 	mov.w	r0, #0
    1440:	ea40 0101 	orr.w	r1, r0, r1
    1444:	72d9      	strb	r1, [r3, #11]
    1446:	ea4f 4112 	mov.w	r1, r2, lsr #16
    144a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    144e:	f04f 0000 	mov.w	r0, #0
    1452:	ea40 0101 	orr.w	r1, r0, r1
    1456:	7319      	strb	r1, [r3, #12]
    1458:	ea4f 6212 	mov.w	r2, r2, lsr #24
    145c:	f04f 0100 	mov.w	r1, #0
    1460:	ea41 0202 	orr.w	r2, r1, r2
    1464:	735a      	strb	r2, [r3, #13]
	thermistor_pkt->ccsds_s1 = current_time_upper;
    1466:	f240 23d0 	movw	r3, #720	; 0x2d0
    146a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    146e:	681b      	ldr	r3, [r3, #0]
    1470:	f241 0278 	movw	r2, #4216	; 0x1078
    1474:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1478:	e9d2 0100 	ldrd	r0, r1, [r2]
    147c:	4602      	mov	r2, r0
    147e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    1482:	f04f 0000 	mov.w	r0, #0
    1486:	ea40 0101 	orr.w	r1, r0, r1
    148a:	7199      	strb	r1, [r3, #6]
    148c:	ea4f 2112 	mov.w	r1, r2, lsr #8
    1490:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1494:	f04f 0000 	mov.w	r0, #0
    1498:	ea40 0101 	orr.w	r1, r0, r1
    149c:	71d9      	strb	r1, [r3, #7]
    149e:	ea4f 4112 	mov.w	r1, r2, lsr #16
    14a2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    14a6:	f04f 0000 	mov.w	r0, #0
    14aa:	ea40 0101 	orr.w	r1, r0, r1
    14ae:	7219      	strb	r1, [r3, #8]
    14b0:	ea4f 6212 	mov.w	r2, r2, lsr #24
    14b4:	f04f 0100 	mov.w	r1, #0
    14b8:	ea41 0202 	orr.w	r2, r1, r2
    14bc:	725a      	strb	r2, [r3, #9]

	for(;i<8;i++){
    14be:	e03a      	b.n	1536 <get_temp+0x232>
		thermistor_pkt->Temperature_Values[i] = get_ADC_value(TEMP_ADC_CORE_I2C, ADC_ADDR, i, &flag);
    14c0:	f240 23d0 	movw	r3, #720	; 0x2d0
    14c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14c8:	681c      	ldr	r4, [r3, #0]
    14ca:	793d      	ldrb	r5, [r7, #4]
    14cc:	793a      	ldrb	r2, [r7, #4]
    14ce:	f107 0303 	add.w	r3, r7, #3
    14d2:	f240 1040 	movw	r0, #320	; 0x140
    14d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14da:	f04f 0123 	mov.w	r1, #35	; 0x23
    14de:	f001 fecb 	bl	3278 <get_ADC_value>
    14e2:	4603      	mov	r3, r0
    14e4:	4619      	mov	r1, r3
    14e6:	f105 0204 	add.w	r2, r5, #4
    14ea:	f001 00ff 	and.w	r0, r1, #255	; 0xff
    14ee:	ea4f 0342 	mov.w	r3, r2, lsl #1
    14f2:	4423      	add	r3, r4
    14f4:	f04f 0c00 	mov.w	ip, #0
    14f8:	ea4c 0000 	orr.w	r0, ip, r0
    14fc:	7198      	strb	r0, [r3, #6]
    14fe:	ea4f 2311 	mov.w	r3, r1, lsr #8
    1502:	b298      	uxth	r0, r3
    1504:	ea4f 0342 	mov.w	r3, r2, lsl #1
    1508:	4423      	add	r3, r4
    150a:	f04f 0200 	mov.w	r2, #0
    150e:	4611      	mov	r1, r2
    1510:	4602      	mov	r2, r0
    1512:	ea41 0202 	orr.w	r2, r1, r2
    1516:	71da      	strb	r2, [r3, #7]
		res |= (flag << i);
    1518:	78fb      	ldrb	r3, [r7, #3]
    151a:	461a      	mov	r2, r3
    151c:	793b      	ldrb	r3, [r7, #4]
    151e:	fa02 f303 	lsl.w	r3, r2, r3
    1522:	b29a      	uxth	r2, r3
    1524:	88fb      	ldrh	r3, [r7, #6]
    1526:	ea42 0303 	orr.w	r3, r2, r3
    152a:	b29b      	uxth	r3, r3
    152c:	80fb      	strh	r3, [r7, #6]
	thermistor_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((temp_seq_num++)))));
	thermistor_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(THERMISTOR_PKT_LENGTH))));
	thermistor_pkt->ccsds_s2 = current_time_lower;
	thermistor_pkt->ccsds_s1 = current_time_upper;

	for(;i<8;i++){
    152e:	793b      	ldrb	r3, [r7, #4]
    1530:	f103 0301 	add.w	r3, r3, #1
    1534:	713b      	strb	r3, [r7, #4]
    1536:	793b      	ldrb	r3, [r7, #4]
    1538:	2b07      	cmp	r3, #7
    153a:	d9c1      	bls.n	14c0 <get_temp+0x1bc>
		thermistor_pkt->Temperature_Values[i] = get_ADC_value(TEMP_ADC_CORE_I2C, ADC_ADDR, i, &flag);
		res |= (flag << i);
	}

	i = 0;
    153c:	f04f 0300 	mov.w	r3, #0
    1540:	713b      	strb	r3, [r7, #4]
	get_time_vector();
    1542:	f001 fce5 	bl	2f10 <get_time_vector>
	for(;i<32;i++){
    1546:	e012      	b.n	156e <get_temp+0x26a>
		thermistor_pkt->TempGTime_SVector[i] = Time_Vector[i];
    1548:	f240 23d0 	movw	r3, #720	; 0x2d0
    154c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1550:	6819      	ldr	r1, [r3, #0]
    1552:	7938      	ldrb	r0, [r7, #4]
    1554:	793a      	ldrb	r2, [r7, #4]
    1556:	f241 03c0 	movw	r3, #4288	; 0x10c0
    155a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    155e:	5c9a      	ldrb	r2, [r3, r2]
    1560:	eb00 0301 	add.w	r3, r0, r1
    1564:	77da      	strb	r2, [r3, #31]
		res |= (flag << i);
	}

	i = 0;
	get_time_vector();
	for(;i<32;i++){
    1566:	793b      	ldrb	r3, [r7, #4]
    1568:	f103 0301 	add.w	r3, r3, #1
    156c:	713b      	strb	r3, [r7, #4]
    156e:	793b      	ldrb	r3, [r7, #4]
    1570:	2b1f      	cmp	r3, #31
    1572:	d9e9      	bls.n	1548 <get_temp+0x244>
		thermistor_pkt->TempGTime_SVector[i] = Time_Vector[i];
	}


	if(store_in_sd_card){
    1574:	f240 0319 	movw	r3, #25
    1578:	f2c2 0300 	movt	r3, #8192	; 0x2000
    157c:	781b      	ldrb	r3, [r3, #0]
    157e:	2b00      	cmp	r3, #0
    1580:	d033      	beq.n	15ea <get_temp+0x2e6>
		sd_dump_thermistor = 1;
    1582:	f04f 0301 	mov.w	r3, #1
    1586:	717b      	strb	r3, [r7, #5]
		thermistor_pkt->sd_dump = sd_dump_thermistor;
    1588:	f240 23d0 	movw	r3, #720	; 0x2d0
    158c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1590:	681b      	ldr	r3, [r3, #0]
    1592:	797a      	ldrb	r2, [r7, #5]
    1594:	779a      	strb	r2, [r3, #30]
		thermistor_pkt->Fletcher_Code = make_FLetcher(data, sizeof(thermistor_pkt_t) - 2);
    1596:	f240 23d0 	movw	r3, #720	; 0x2d0
    159a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    159e:	681c      	ldr	r4, [r3, #0]
    15a0:	f240 20d4 	movw	r0, #724	; 0x2d4
    15a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15a8:	f04f 013f 	mov.w	r1, #63	; 0x3f
    15ac:	f7ff f870 	bl	690 <make_FLetcher>
    15b0:	4603      	mov	r3, r0
    15b2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    15b6:	f04f 0100 	mov.w	r1, #0
    15ba:	ea41 0202 	orr.w	r2, r1, r2
    15be:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
    15c2:	ea4f 2313 	mov.w	r3, r3, lsr #8
    15c6:	b29b      	uxth	r3, r3
    15c8:	f04f 0200 	mov.w	r2, #0
    15cc:	ea42 0303 	orr.w	r3, r2, r3
    15d0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
		store_data(&thermistor_partition, data);
    15d4:	f241 0088 	movw	r0, #4232	; 0x1088
    15d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15dc:	f240 21d4 	movw	r1, #724	; 0x2d4
    15e0:	f2c2 0100 	movt	r1, #8192	; 0x2000
    15e4:	f002 f894 	bl	3710 <store_data>
    15e8:	e034      	b.n	1654 <get_temp+0x350>
	}
	else{
		sd_dump_thermistor = 0;
    15ea:	f04f 0300 	mov.w	r3, #0
    15ee:	717b      	strb	r3, [r7, #5]
		thermistor_pkt->sd_dump = sd_dump_thermistor;
    15f0:	f240 23d0 	movw	r3, #720	; 0x2d0
    15f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15f8:	681b      	ldr	r3, [r3, #0]
    15fa:	797a      	ldrb	r2, [r7, #5]
    15fc:	779a      	strb	r2, [r3, #30]
		thermistor_pkt->Fletcher_Code = make_FLetcher(data, sizeof(thermistor_pkt_t) - 2);
    15fe:	f240 23d0 	movw	r3, #720	; 0x2d0
    1602:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1606:	681c      	ldr	r4, [r3, #0]
    1608:	f240 20d4 	movw	r0, #724	; 0x2d4
    160c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1610:	f04f 013f 	mov.w	r1, #63	; 0x3f
    1614:	f7ff f83c 	bl	690 <make_FLetcher>
    1618:	4603      	mov	r3, r0
    161a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    161e:	f04f 0100 	mov.w	r1, #0
    1622:	ea41 0202 	orr.w	r2, r1, r2
    1626:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
    162a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    162e:	b29b      	uxth	r3, r3
    1630:	f04f 0200 	mov.w	r2, #0
    1634:	ea42 0303 	orr.w	r3, r2, r3
    1638:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
		vGetPktStruct(thermistor, (void*) thermistor_pkt, sizeof(thermistor_pkt_t));
    163c:	f240 23d0 	movw	r3, #720	; 0x2d0
    1640:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1644:	681b      	ldr	r3, [r3, #0]
    1646:	f04f 0002 	mov.w	r0, #2
    164a:	4619      	mov	r1, r3
    164c:	f04f 0241 	mov.w	r2, #65	; 0x41
    1650:	f7fe ffa2 	bl	598 <vGetPktStruct>
//		MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(thermistor_pkt_t));
	}

	return res;
    1654:	88fb      	ldrh	r3, [r7, #6]
}
    1656:	4618      	mov	r0, r3
    1658:	f107 0708 	add.w	r7, r7, #8
    165c:	46bd      	mov	sp, r7
    165e:	bdb0      	pop	{r4, r5, r7, pc}

00001660 <get_sd_data>:

void get_sd_data(){
    1660:	b580      	push	{r7, lr}
    1662:	af00      	add	r7, sp, #0
	read_data(&hk_partition, data);
    1664:	f241 00ac 	movw	r0, #4268	; 0x10ac
    1668:	f2c2 0000 	movt	r0, #8192	; 0x2000
    166c:	f240 21d4 	movw	r1, #724	; 0x2d4
    1670:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1674:	f002 f87a 	bl	376c <read_data>
	MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(hk_pkt_t));
    1678:	f241 1060 	movw	r0, #4448	; 0x1160
    167c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1680:	f240 21d4 	movw	r1, #724	; 0x2d4
    1684:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1688:	f04f 0288 	mov.w	r2, #136	; 0x88
    168c:	f002 fb34 	bl	3cf8 <MSS_UART_polled_tx>
}
    1690:	bd80      	pop	{r7, pc}
    1692:	bf00      	nop

00001694 <MSS_TIM64_get_current_value>:
static __INLINE void MSS_TIM64_get_current_value
(
    uint32_t * load_value_u,
    uint32_t * load_value_l
)
{
    1694:	b480      	push	{r7}
    1696:	b083      	sub	sp, #12
    1698:	af00      	add	r7, sp, #0
    169a:	6078      	str	r0, [r7, #4]
    169c:	6039      	str	r1, [r7, #0]
    *load_value_l = TIMER->TIM64_VAL_L;
    169e:	f244 0300 	movw	r3, #16384	; 0x4000
    16a2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    16a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    16a8:	683b      	ldr	r3, [r7, #0]
    16aa:	601a      	str	r2, [r3, #0]
    *load_value_u = TIMER->TIM64_VAL_U;
    16ac:	f244 0300 	movw	r3, #16384	; 0x4000
    16b0:	f2c4 0300 	movt	r3, #16384	; 0x4000
    16b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    16b6:	687b      	ldr	r3, [r7, #4]
    16b8:	601a      	str	r2, [r3, #0]
}
    16ba:	f107 070c 	add.w	r7, r7, #12
    16be:	46bd      	mov	sp, r7
    16c0:	bc80      	pop	{r7}
    16c2:	4770      	bx	lr

000016c4 <get_gmc>:

uint8_t status;
uint16_t ADC_voltages[8];


uint8_t get_gmc(){
    16c4:	b590      	push	{r4, r7, lr}
    16c6:	b083      	sub	sp, #12
    16c8:	af00      	add	r7, sp, #0
	uint16_t i = 0;
    16ca:	f04f 0300 	mov.w	r3, #0
    16ce:	80fb      	strh	r3, [r7, #6]
	gmc_pkt = (gmc_pkt_t*) data;
    16d0:	f240 22d4 	movw	r2, #724	; 0x2d4
    16d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    16d8:	f640 53d0 	movw	r3, #3536	; 0xdd0
    16dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16e0:	601a      	str	r2, [r3, #0]
	status = get_count(&counter_i2c, count_val);
    16e2:	f640 40e8 	movw	r0, #3304	; 0xce8
    16e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    16ea:	f640 51ec 	movw	r1, #3564	; 0xdec
    16ee:	f2c2 0100 	movt	r1, #8192	; 0x2000
    16f2:	f002 f869 	bl	37c8 <get_count>
    16f6:	4603      	mov	r3, r0
    16f8:	461a      	mov	r2, r3
    16fa:	f640 6318 	movw	r3, #3608	; 0xe18
    16fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1702:	701a      	strb	r2, [r3, #0]
	status = status << 1;
    1704:	f640 6318 	movw	r3, #3608	; 0xe18
    1708:	f2c2 0300 	movt	r3, #8192	; 0x2000
    170c:	781b      	ldrb	r3, [r3, #0]
    170e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1712:	b2da      	uxtb	r2, r3
    1714:	f640 6318 	movw	r3, #3608	; 0xe18
    1718:	f2c2 0300 	movt	r3, #8192	; 0x2000
    171c:	701a      	strb	r2, [r3, #0]
	gmc_radiation_count = count_val[0];
    171e:	f640 53ec 	movw	r3, #3564	; 0xdec
    1722:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1726:	781b      	ldrb	r3, [r3, #0]
    1728:	461a      	mov	r2, r3
    172a:	f640 53e8 	movw	r3, #3560	; 0xde8
    172e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1732:	601a      	str	r2, [r3, #0]
	gmc_radiation_count = gmc_radiation_count << 8;
    1734:	f640 53e8 	movw	r3, #3560	; 0xde8
    1738:	f2c2 0300 	movt	r3, #8192	; 0x2000
    173c:	681b      	ldr	r3, [r3, #0]
    173e:	ea4f 2203 	mov.w	r2, r3, lsl #8
    1742:	f640 53e8 	movw	r3, #3560	; 0xde8
    1746:	f2c2 0300 	movt	r3, #8192	; 0x2000
    174a:	601a      	str	r2, [r3, #0]
	gmc_radiation_count = gmc_radiation_count | count_val[1];
    174c:	f640 53ec 	movw	r3, #3564	; 0xdec
    1750:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1754:	785b      	ldrb	r3, [r3, #1]
    1756:	461a      	mov	r2, r3
    1758:	f640 53e8 	movw	r3, #3560	; 0xde8
    175c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1760:	681b      	ldr	r3, [r3, #0]
    1762:	ea42 0203 	orr.w	r2, r2, r3
    1766:	f640 53e8 	movw	r3, #3560	; 0xde8
    176a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    176e:	601a      	str	r2, [r3, #0]
	gmc_radiation_count = gmc_radiation_count << 8;
    1770:	f640 53e8 	movw	r3, #3560	; 0xde8
    1774:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1778:	681b      	ldr	r3, [r3, #0]
    177a:	ea4f 2203 	mov.w	r2, r3, lsl #8
    177e:	f640 53e8 	movw	r3, #3560	; 0xde8
    1782:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1786:	601a      	str	r2, [r3, #0]
	gmc_radiation_count = gmc_radiation_count | count_val[2];
    1788:	f640 53ec 	movw	r3, #3564	; 0xdec
    178c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1790:	789b      	ldrb	r3, [r3, #2]
    1792:	461a      	mov	r2, r3
    1794:	f640 53e8 	movw	r3, #3560	; 0xde8
    1798:	f2c2 0300 	movt	r3, #8192	; 0x2000
    179c:	681b      	ldr	r3, [r3, #0]
    179e:	ea42 0203 	orr.w	r2, r2, r3
    17a2:	f640 53e8 	movw	r3, #3560	; 0xde8
    17a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17aa:	601a      	str	r2, [r3, #0]



	status = get_free_res(&counter_i2c, free_res);
    17ac:	f640 40e8 	movw	r0, #3304	; 0xce8
    17b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    17b4:	f640 51f0 	movw	r1, #3568	; 0xdf0
    17b8:	f2c2 0100 	movt	r1, #8192	; 0x2000
    17bc:	f002 f82e 	bl	381c <get_free_res>
    17c0:	4603      	mov	r3, r0
    17c2:	461a      	mov	r2, r3
    17c4:	f640 6318 	movw	r3, #3608	; 0xe18
    17c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17cc:	701a      	strb	r2, [r3, #0]
	status = status << 1;
    17ce:	f640 6318 	movw	r3, #3608	; 0xe18
    17d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17d6:	781b      	ldrb	r3, [r3, #0]
    17d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    17dc:	b2da      	uxtb	r2, r3
    17de:	f640 6318 	movw	r3, #3608	; 0xe18
    17e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17e6:	701a      	strb	r2, [r3, #0]
	gmc_free_res_value = count_val[0];
    17e8:	f640 53ec 	movw	r3, #3564	; 0xdec
    17ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17f0:	781b      	ldrb	r3, [r3, #0]
    17f2:	461a      	mov	r2, r3
    17f4:	f640 6314 	movw	r3, #3604	; 0xe14
    17f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17fc:	601a      	str	r2, [r3, #0]
	gmc_free_res_value = gmc_free_res_value << 8;
    17fe:	f640 6314 	movw	r3, #3604	; 0xe14
    1802:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1806:	681b      	ldr	r3, [r3, #0]
    1808:	ea4f 2203 	mov.w	r2, r3, lsl #8
    180c:	f640 6314 	movw	r3, #3604	; 0xe14
    1810:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1814:	601a      	str	r2, [r3, #0]
	gmc_free_res_value = gmc_free_res_value | count_val[1];
    1816:	f640 53ec 	movw	r3, #3564	; 0xdec
    181a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    181e:	785b      	ldrb	r3, [r3, #1]
    1820:	461a      	mov	r2, r3
    1822:	f640 6314 	movw	r3, #3604	; 0xe14
    1826:	f2c2 0300 	movt	r3, #8192	; 0x2000
    182a:	681b      	ldr	r3, [r3, #0]
    182c:	ea42 0203 	orr.w	r2, r2, r3
    1830:	f640 6314 	movw	r3, #3604	; 0xe14
    1834:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1838:	601a      	str	r2, [r3, #0]
	gmc_free_res_value = gmc_free_res_value << 8;
    183a:	f640 6314 	movw	r3, #3604	; 0xe14
    183e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1842:	681b      	ldr	r3, [r3, #0]
    1844:	ea4f 2203 	mov.w	r2, r3, lsl #8
    1848:	f640 6314 	movw	r3, #3604	; 0xe14
    184c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1850:	601a      	str	r2, [r3, #0]
	gmc_free_res_value = gmc_free_res_value | count_val[2];
    1852:	f640 53ec 	movw	r3, #3564	; 0xdec
    1856:	f2c2 0300 	movt	r3, #8192	; 0x2000
    185a:	789b      	ldrb	r3, [r3, #2]
    185c:	461a      	mov	r2, r3
    185e:	f640 6314 	movw	r3, #3604	; 0xe14
    1862:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1866:	681b      	ldr	r3, [r3, #0]
    1868:	ea42 0203 	orr.w	r2, r2, r3
    186c:	f640 6314 	movw	r3, #3604	; 0xe14
    1870:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1874:	601a      	str	r2, [r3, #0]

	get_gmc_voltages(&counter_i2c, ADC_voltages);
    1876:	f640 53d4 	movw	r3, #3540	; 0xdd4
    187a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    187e:	f640 40e8 	movw	r0, #3304	; 0xce8
    1882:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1886:	4619      	mov	r1, r3
    1888:	f002 f80e 	bl	38a8 <get_gmc_voltages>

	gmc_pkt->IMG_ID = IMG_ID;
    188c:	f640 53d0 	movw	r3, #3536	; 0xdd0
    1890:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1894:	681a      	ldr	r2, [r3, #0]
    1896:	f240 0304 	movw	r3, #4
    189a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    189e:	781b      	ldrb	r3, [r3, #0]
    18a0:	7393      	strb	r3, [r2, #14]
	gmc_pkt->Radiation_Counts = gmc_radiation_count;
    18a2:	f640 53d0 	movw	r3, #3536	; 0xdd0
    18a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18aa:	681b      	ldr	r3, [r3, #0]
    18ac:	f640 52e8 	movw	r2, #3560	; 0xde8
    18b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    18b4:	6812      	ldr	r2, [r2, #0]
    18b6:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    18ba:	f04f 0000 	mov.w	r0, #0
    18be:	ea40 0101 	orr.w	r1, r0, r1
    18c2:	73d9      	strb	r1, [r3, #15]
    18c4:	ea4f 2112 	mov.w	r1, r2, lsr #8
    18c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    18cc:	f04f 0000 	mov.w	r0, #0
    18d0:	ea40 0101 	orr.w	r1, r0, r1
    18d4:	7419      	strb	r1, [r3, #16]
    18d6:	ea4f 4112 	mov.w	r1, r2, lsr #16
    18da:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    18de:	f04f 0000 	mov.w	r0, #0
    18e2:	ea40 0101 	orr.w	r1, r0, r1
    18e6:	7459      	strb	r1, [r3, #17]
    18e8:	ea4f 6212 	mov.w	r2, r2, lsr #24
    18ec:	f04f 0100 	mov.w	r1, #0
    18f0:	ea41 0202 	orr.w	r2, r1, r2
    18f4:	749a      	strb	r2, [r3, #18]
	gmc_pkt->Counter_Free_Register = gmc_free_res_value;
    18f6:	f640 53d0 	movw	r3, #3536	; 0xdd0
    18fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18fe:	681b      	ldr	r3, [r3, #0]
    1900:	f640 6214 	movw	r2, #3604	; 0xe14
    1904:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1908:	6812      	ldr	r2, [r2, #0]
    190a:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    190e:	f04f 0000 	mov.w	r0, #0
    1912:	ea40 0101 	orr.w	r1, r0, r1
    1916:	74d9      	strb	r1, [r3, #19]
    1918:	ea4f 2112 	mov.w	r1, r2, lsr #8
    191c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1920:	f04f 0000 	mov.w	r0, #0
    1924:	ea40 0101 	orr.w	r1, r0, r1
    1928:	7519      	strb	r1, [r3, #20]
    192a:	ea4f 4112 	mov.w	r1, r2, lsr #16
    192e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1932:	f04f 0000 	mov.w	r0, #0
    1936:	ea40 0101 	orr.w	r1, r0, r1
    193a:	7559      	strb	r1, [r3, #21]
    193c:	ea4f 6212 	mov.w	r2, r2, lsr #24
    1940:	f04f 0100 	mov.w	r1, #0
    1944:	ea41 0202 	orr.w	r2, r1, r2
    1948:	759a      	strb	r2, [r3, #22]
	for (i=0; i<8; i++){
    194a:	f04f 0300 	mov.w	r3, #0
    194e:	80fb      	strh	r3, [r7, #6]
    1950:	e02a      	b.n	19a8 <get_gmc+0x2e4>
	gmc_pkt->GMC_Voltage_ADC[i] = ADC_voltages[i];
    1952:	f640 53d0 	movw	r3, #3536	; 0xdd0
    1956:	f2c2 0300 	movt	r3, #8192	; 0x2000
    195a:	681a      	ldr	r2, [r3, #0]
    195c:	88f9      	ldrh	r1, [r7, #6]
    195e:	88f8      	ldrh	r0, [r7, #6]
    1960:	f640 53d4 	movw	r3, #3540	; 0xdd4
    1964:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1968:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    196c:	f101 0108 	add.w	r1, r1, #8
    1970:	f000 0cff 	and.w	ip, r0, #255	; 0xff
    1974:	ea4f 0341 	mov.w	r3, r1, lsl #1
    1978:	4413      	add	r3, r2
    197a:	f04f 0e00 	mov.w	lr, #0
    197e:	ea4e 0c0c 	orr.w	ip, lr, ip
    1982:	f883 c007 	strb.w	ip, [r3, #7]
    1986:	ea4f 2310 	mov.w	r3, r0, lsr #8
    198a:	b298      	uxth	r0, r3
    198c:	ea4f 0341 	mov.w	r3, r1, lsl #1
    1990:	4413      	add	r3, r2
    1992:	f04f 0200 	mov.w	r2, #0
    1996:	4611      	mov	r1, r2
    1998:	4602      	mov	r2, r0
    199a:	ea41 0202 	orr.w	r2, r1, r2
    199e:	721a      	strb	r2, [r3, #8]
	get_gmc_voltages(&counter_i2c, ADC_voltages);

	gmc_pkt->IMG_ID = IMG_ID;
	gmc_pkt->Radiation_Counts = gmc_radiation_count;
	gmc_pkt->Counter_Free_Register = gmc_free_res_value;
	for (i=0; i<8; i++){
    19a0:	88fb      	ldrh	r3, [r7, #6]
    19a2:	f103 0301 	add.w	r3, r3, #1
    19a6:	80fb      	strh	r3, [r7, #6]
    19a8:	88fb      	ldrh	r3, [r7, #6]
    19aa:	2b07      	cmp	r3, #7
    19ac:	d9d1      	bls.n	1952 <get_gmc+0x28e>
	gmc_pkt->GMC_Voltage_ADC[i] = ADC_voltages[i];
	}

	get_time_vector();
    19ae:	f001 faaf 	bl	2f10 <get_time_vector>

	i = 0;
    19b2:	f04f 0300 	mov.w	r3, #0
    19b6:	80fb      	strh	r3, [r7, #6]
	for(;i<32;i++){
    19b8:	e013      	b.n	19e2 <get_gmc+0x31e>
		gmc_pkt->GMC_GTime_SVector[i] = Time_Vector[i];
    19ba:	f640 53d0 	movw	r3, #3536	; 0xdd0
    19be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19c2:	6819      	ldr	r1, [r3, #0]
    19c4:	88f8      	ldrh	r0, [r7, #6]
    19c6:	88fa      	ldrh	r2, [r7, #6]
    19c8:	f241 03c0 	movw	r3, #4288	; 0x10c0
    19cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19d0:	5c9a      	ldrb	r2, [r3, r2]
    19d2:	eb00 0301 	add.w	r3, r0, r1
    19d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	}

	get_time_vector();

	i = 0;
	for(;i<32;i++){
    19da:	88fb      	ldrh	r3, [r7, #6]
    19dc:	f103 0301 	add.w	r3, r3, #1
    19e0:	80fb      	strh	r3, [r7, #6]
    19e2:	88fb      	ldrh	r3, [r7, #6]
    19e4:	2b1f      	cmp	r3, #31
    19e6:	d9e8      	bls.n	19ba <get_gmc+0x2f6>
		gmc_pkt->GMC_GTime_SVector[i] = Time_Vector[i];
	}

	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    19e8:	f241 0278 	movw	r2, #4216	; 0x1078
    19ec:	f2c2 0200 	movt	r2, #8192	; 0x2000
    19f0:	f241 0368 	movw	r3, #4200	; 0x1068
    19f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19f8:	4610      	mov	r0, r2
    19fa:	4619      	mov	r1, r3
    19fc:	f7ff fe4a 	bl	1694 <MSS_TIM64_get_current_value>

	gmc_pkt->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p1(tlm_pkt_type, GMC_API_ID))));
    1a00:	f640 53d0 	movw	r3, #3536	; 0xdd0
    1a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a08:	681b      	ldr	r3, [r3, #0]
    1a0a:	f04f 0200 	mov.w	r2, #0
    1a0e:	f042 0208 	orr.w	r2, r2, #8
    1a12:	701a      	strb	r2, [r3, #0]
    1a14:	f04f 0200 	mov.w	r2, #0
    1a18:	f042 0202 	orr.w	r2, r2, #2
    1a1c:	705a      	strb	r2, [r3, #1]
	gmc_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((gmc_seq_num++)))));
    1a1e:	f640 53d0 	movw	r3, #3536	; 0xdd0
    1a22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a26:	6818      	ldr	r0, [r3, #0]
    1a28:	f240 0320 	movw	r3, #32
    1a2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a30:	8819      	ldrh	r1, [r3, #0]
    1a32:	460b      	mov	r3, r1
    1a34:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    1a38:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    1a3c:	b29b      	uxth	r3, r3
    1a3e:	b29b      	uxth	r3, r3
    1a40:	ea4f 2303 	mov.w	r3, r3, lsl #8
    1a44:	fa1f fc83 	uxth.w	ip, r3
    1a48:	f240 0320 	movw	r3, #32
    1a4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a50:	881a      	ldrh	r2, [r3, #0]
    1a52:	4613      	mov	r3, r2
    1a54:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    1a58:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    1a5c:	b29b      	uxth	r3, r3
    1a5e:	b29b      	uxth	r3, r3
    1a60:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1a64:	b29b      	uxth	r3, r3
    1a66:	ea4c 0303 	orr.w	r3, ip, r3
    1a6a:	b29b      	uxth	r3, r3
    1a6c:	b29b      	uxth	r3, r3
    1a6e:	f003 0cff 	and.w	ip, r3, #255	; 0xff
    1a72:	f04f 0e00 	mov.w	lr, #0
    1a76:	ea4e 0c0c 	orr.w	ip, lr, ip
    1a7a:	f880 c002 	strb.w	ip, [r0, #2]
    1a7e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1a82:	b29b      	uxth	r3, r3
    1a84:	f04f 0c00 	mov.w	ip, #0
    1a88:	ea4c 0303 	orr.w	r3, ip, r3
    1a8c:	70c3      	strb	r3, [r0, #3]
    1a8e:	f101 0301 	add.w	r3, r1, #1
    1a92:	b299      	uxth	r1, r3
    1a94:	f240 0320 	movw	r3, #32
    1a98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a9c:	8019      	strh	r1, [r3, #0]
    1a9e:	f102 0301 	add.w	r3, r2, #1
    1aa2:	b29a      	uxth	r2, r3
    1aa4:	f240 0320 	movw	r3, #32
    1aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1aac:	801a      	strh	r2, [r3, #0]
	gmc_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(GMC_PKT_LENGTH))));
    1aae:	f640 53d0 	movw	r3, #3536	; 0xdd0
    1ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ab6:	681b      	ldr	r3, [r3, #0]
    1ab8:	f04f 0200 	mov.w	r2, #0
    1abc:	711a      	strb	r2, [r3, #4]
    1abe:	f04f 0200 	mov.w	r2, #0
    1ac2:	f042 024a 	orr.w	r2, r2, #74	; 0x4a
    1ac6:	715a      	strb	r2, [r3, #5]
	gmc_pkt->ccsds_s1 = current_time_upper;
    1ac8:	f640 53d0 	movw	r3, #3536	; 0xdd0
    1acc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ad0:	681b      	ldr	r3, [r3, #0]
    1ad2:	f241 0278 	movw	r2, #4216	; 0x1078
    1ad6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1ada:	e9d2 0100 	ldrd	r0, r1, [r2]
    1ade:	4602      	mov	r2, r0
    1ae0:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    1ae4:	f04f 0000 	mov.w	r0, #0
    1ae8:	ea40 0101 	orr.w	r1, r0, r1
    1aec:	7199      	strb	r1, [r3, #6]
    1aee:	ea4f 2112 	mov.w	r1, r2, lsr #8
    1af2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1af6:	f04f 0000 	mov.w	r0, #0
    1afa:	ea40 0101 	orr.w	r1, r0, r1
    1afe:	71d9      	strb	r1, [r3, #7]
    1b00:	ea4f 4112 	mov.w	r1, r2, lsr #16
    1b04:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1b08:	f04f 0000 	mov.w	r0, #0
    1b0c:	ea40 0101 	orr.w	r1, r0, r1
    1b10:	7219      	strb	r1, [r3, #8]
    1b12:	ea4f 6212 	mov.w	r2, r2, lsr #24
    1b16:	f04f 0100 	mov.w	r1, #0
    1b1a:	ea41 0202 	orr.w	r2, r1, r2
    1b1e:	725a      	strb	r2, [r3, #9]

	gmc_pkt->ccsds_s2 = current_time_lower;
    1b20:	f640 53d0 	movw	r3, #3536	; 0xdd0
    1b24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b28:	681b      	ldr	r3, [r3, #0]
    1b2a:	f241 0268 	movw	r2, #4200	; 0x1068
    1b2e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1b32:	e9d2 0100 	ldrd	r0, r1, [r2]
    1b36:	4602      	mov	r2, r0
    1b38:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    1b3c:	f04f 0000 	mov.w	r0, #0
    1b40:	ea40 0101 	orr.w	r1, r0, r1
    1b44:	7299      	strb	r1, [r3, #10]
    1b46:	ea4f 2112 	mov.w	r1, r2, lsr #8
    1b4a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1b4e:	f04f 0000 	mov.w	r0, #0
    1b52:	ea40 0101 	orr.w	r1, r0, r1
    1b56:	72d9      	strb	r1, [r3, #11]
    1b58:	ea4f 4112 	mov.w	r1, r2, lsr #16
    1b5c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1b60:	f04f 0000 	mov.w	r0, #0
    1b64:	ea40 0101 	orr.w	r1, r0, r1
    1b68:	7319      	strb	r1, [r3, #12]
    1b6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    1b6e:	f04f 0100 	mov.w	r1, #0
    1b72:	ea41 0202 	orr.w	r2, r1, r2
    1b76:	735a      	strb	r2, [r3, #13]

	if(store_in_sd_card){
    1b78:	f240 0319 	movw	r3, #25
    1b7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b80:	781b      	ldrb	r3, [r3, #0]
    1b82:	2b00      	cmp	r3, #0
    1b84:	d03c      	beq.n	1c00 <get_gmc+0x53c>
			sd_dump_gmc = 1;
    1b86:	f240 031c 	movw	r3, #28
    1b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b8e:	f04f 0201 	mov.w	r2, #1
    1b92:	701a      	strb	r2, [r3, #0]
			gmc_pkt->GMC_sd_dump = sd_dump_gmc;
    1b94:	f640 53d0 	movw	r3, #3536	; 0xdd0
    1b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b9c:	681a      	ldr	r2, [r3, #0]
    1b9e:	f240 031c 	movw	r3, #28
    1ba2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ba6:	781b      	ldrb	r3, [r3, #0]
    1ba8:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
			gmc_pkt->Fletcher_Code = make_FLetcher(data, sizeof(gmc_pkt_t) - 2);
    1bac:	f640 53d0 	movw	r3, #3536	; 0xdd0
    1bb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bb4:	681c      	ldr	r4, [r3, #0]
    1bb6:	f240 20d4 	movw	r0, #724	; 0x2d4
    1bba:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1bbe:	f04f 0148 	mov.w	r1, #72	; 0x48
    1bc2:	f7fe fd65 	bl	690 <make_FLetcher>
    1bc6:	4603      	mov	r3, r0
    1bc8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1bcc:	f04f 0100 	mov.w	r1, #0
    1bd0:	ea41 0202 	orr.w	r2, r1, r2
    1bd4:	f884 2048 	strb.w	r2, [r4, #72]	; 0x48
    1bd8:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1bdc:	b29b      	uxth	r3, r3
    1bde:	f04f 0200 	mov.w	r2, #0
    1be2:	ea42 0303 	orr.w	r3, r2, r3
    1be6:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
			store_data(&gmc_partition, data);
    1bea:	f640 6040 	movw	r0, #3648	; 0xe40
    1bee:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1bf2:	f240 21d4 	movw	r1, #724	; 0x2d4
    1bf6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1bfa:	f001 fd89 	bl	3710 <store_data>
    1bfe:	e03d      	b.n	1c7c <get_gmc+0x5b8>
		}
		else{
			sd_dump_gmc = 0;
    1c00:	f240 031c 	movw	r3, #28
    1c04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c08:	f04f 0200 	mov.w	r2, #0
    1c0c:	701a      	strb	r2, [r3, #0]
			gmc_pkt->GMC_sd_dump = sd_dump_gmc;
    1c0e:	f640 53d0 	movw	r3, #3536	; 0xdd0
    1c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c16:	681a      	ldr	r2, [r3, #0]
    1c18:	f240 031c 	movw	r3, #28
    1c1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c20:	781b      	ldrb	r3, [r3, #0]
    1c22:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
			gmc_pkt->Fletcher_Code = make_FLetcher(data, sizeof(gmc_pkt_t) - 2);
    1c26:	f640 53d0 	movw	r3, #3536	; 0xdd0
    1c2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c2e:	681c      	ldr	r4, [r3, #0]
    1c30:	f240 20d4 	movw	r0, #724	; 0x2d4
    1c34:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1c38:	f04f 0148 	mov.w	r1, #72	; 0x48
    1c3c:	f7fe fd28 	bl	690 <make_FLetcher>
    1c40:	4603      	mov	r3, r0
    1c42:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1c46:	f04f 0100 	mov.w	r1, #0
    1c4a:	ea41 0202 	orr.w	r2, r1, r2
    1c4e:	f884 2048 	strb.w	r2, [r4, #72]	; 0x48
    1c52:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1c56:	b29b      	uxth	r3, r3
    1c58:	f04f 0200 	mov.w	r2, #0
    1c5c:	ea42 0303 	orr.w	r3, r2, r3
    1c60:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
			vGetPktStruct(gmc, (void*) gmc_pkt, sizeof(gmc_pkt_t));
    1c64:	f640 53d0 	movw	r3, #3536	; 0xdd0
    1c68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c6c:	681b      	ldr	r3, [r3, #0]
    1c6e:	f04f 0003 	mov.w	r0, #3
    1c72:	4619      	mov	r1, r3
    1c74:	f04f 024a 	mov.w	r2, #74	; 0x4a
    1c78:	f7fe fc8e 	bl	598 <vGetPktStruct>
//			MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(gmc_pkt_t));
		}


	return status;
    1c7c:	f640 6318 	movw	r3, #3608	; 0xe18
    1c80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c84:	781b      	ldrb	r3, [r3, #0]
}
    1c86:	4618      	mov	r0, r3
    1c88:	f107 070c 	add.w	r7, r7, #12
    1c8c:	46bd      	mov	sp, r7
    1c8e:	bd90      	pop	{r4, r7, pc}

00001c90 <get_comms>:

uint16_t get_comms(){
    1c90:	b590      	push	{r4, r7, lr}
    1c92:	b083      	sub	sp, #12
    1c94:	af00      	add	r7, sp, #0
	uint16_t i = 0;
    1c96:	f04f 0300 	mov.w	r3, #0
    1c9a:	80fb      	strh	r3, [r7, #6]
	comms_pkt = (comms_pkt_t*) data;
    1c9c:	f240 22d4 	movw	r2, #724	; 0x2d4
    1ca0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1ca4:	f640 53e4 	movw	r3, #3556	; 0xde4
    1ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cac:	601a      	str	r2, [r3, #0]
//	data_test[0]++;
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    1cae:	f241 0278 	movw	r2, #4216	; 0x1078
    1cb2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1cb6:	f241 0368 	movw	r3, #4200	; 0x1068
    1cba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cbe:	4610      	mov	r0, r2
    1cc0:	4619      	mov	r1, r3
    1cc2:	f7ff fce7 	bl	1694 <MSS_TIM64_get_current_value>
	for(;i<8;i++){
    1cc6:	e00c      	b.n	1ce2 <get_comms+0x52>
		cmd_adf_data[i] = 0;
    1cc8:	88fa      	ldrh	r2, [r7, #6]
    1cca:	f640 53f4 	movw	r3, #3572	; 0xdf4
    1cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cd2:	f04f 0100 	mov.w	r1, #0
    1cd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
uint16_t get_comms(){
	uint16_t i = 0;
	comms_pkt = (comms_pkt_t*) data;
//	data_test[0]++;
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
	for(;i<8;i++){
    1cda:	88fb      	ldrh	r3, [r7, #6]
    1cdc:	f103 0301 	add.w	r3, r3, #1
    1ce0:	80fb      	strh	r3, [r7, #6]
    1ce2:	88fb      	ldrh	r3, [r7, #6]
    1ce4:	2b07      	cmp	r3, #7
    1ce6:	d9ef      	bls.n	1cc8 <get_comms+0x38>
		cmd_adf_data[i] = 0;
	}
	i = 0;
    1ce8:	f04f 0300 	mov.w	r3, #0
    1cec:	80fb      	strh	r3, [r7, #6]
	get_rssi_data(&rssi);
    1cee:	f241 0098 	movw	r0, #4248	; 0x1098
    1cf2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1cf6:	f001 fee5 	bl	3ac4 <get_rssi_data>
	comms_pkt->IMG_ID = IMG_ID;
    1cfa:	f640 53e4 	movw	r3, #3556	; 0xde4
    1cfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d02:	681a      	ldr	r2, [r3, #0]
    1d04:	f240 0304 	movw	r3, #4
    1d08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d0c:	781b      	ldrb	r3, [r3, #0]
    1d0e:	7393      	strb	r3, [r2, #14]
	comms_pkt->comms_adf_rssi = rssi;
    1d10:	f640 53e4 	movw	r3, #3556	; 0xde4
    1d14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d18:	681a      	ldr	r2, [r3, #0]
    1d1a:	f241 0398 	movw	r3, #4248	; 0x1098
    1d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d22:	881b      	ldrh	r3, [r3, #0]
    1d24:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    1d28:	f04f 0000 	mov.w	r0, #0
    1d2c:	ea40 0101 	orr.w	r1, r0, r1
    1d30:	7511      	strb	r1, [r2, #20]
    1d32:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1d36:	b29b      	uxth	r3, r3
    1d38:	f04f 0100 	mov.w	r1, #0
    1d3c:	ea41 0303 	orr.w	r3, r1, r3
    1d40:	7553      	strb	r3, [r2, #21]
	comms_pkt->comms_adf_cmd_rx = cmd_rx_count;
    1d42:	f640 53e4 	movw	r3, #3556	; 0xde4
    1d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d4a:	681a      	ldr	r2, [r3, #0]
    1d4c:	f240 0329 	movw	r3, #41	; 0x29
    1d50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d54:	781b      	ldrb	r3, [r3, #0]
    1d56:	73d3      	strb	r3, [r2, #15]
	comms_pkt->comms_adf_cmd_succ = cmd_succ_count;
    1d58:	f640 53e4 	movw	r3, #3556	; 0xde4
    1d5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d60:	681a      	ldr	r2, [r3, #0]
    1d62:	f240 032a 	movw	r3, #42	; 0x2a
    1d66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d6a:	781b      	ldrb	r3, [r3, #0]
    1d6c:	7413      	strb	r3, [r2, #16]
	comms_pkt->comms_adf_cmd_reject = cmd_reject_count;
    1d6e:	f640 53e4 	movw	r3, #3556	; 0xde4
    1d72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d76:	681a      	ldr	r2, [r3, #0]
    1d78:	f240 032b 	movw	r3, #43	; 0x2b
    1d7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d80:	781b      	ldrb	r3, [r3, #0]
    1d82:	7453      	strb	r3, [r2, #17]
	comms_pkt->comms_adf_rssi_cca = rssi_cca;
    1d84:	f640 53e4 	movw	r3, #3556	; 0xde4
    1d88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d8c:	681a      	ldr	r2, [r3, #0]
    1d8e:	f241 0384 	movw	r3, #4228	; 0x1084
    1d92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d96:	881b      	ldrh	r3, [r3, #0]
    1d98:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    1d9c:	f04f 0000 	mov.w	r0, #0
    1da0:	ea40 0101 	orr.w	r1, r0, r1
    1da4:	7491      	strb	r1, [r2, #18]
    1da6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1daa:	b29b      	uxth	r3, r3
    1dac:	f04f 0100 	mov.w	r1, #0
    1db0:	ea41 0303 	orr.w	r3, r1, r3
    1db4:	74d3      	strb	r3, [r2, #19]
	comms_pkt->comms_adf_preamble_patt = get_preamble_pkt();
    1db6:	f640 53e4 	movw	r3, #3556	; 0xde4
    1dba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dbe:	681c      	ldr	r4, [r3, #0]
    1dc0:	f001 feca 	bl	3b58 <get_preamble_pkt>
    1dc4:	4603      	mov	r3, r0
    1dc6:	75a3      	strb	r3, [r4, #22]
	comms_pkt->comms_adf_sync_word = get_sync_word();
    1dc8:	f640 53e4 	movw	r3, #3556	; 0xde4
    1dcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dd0:	681c      	ldr	r4, [r3, #0]
    1dd2:	f001 fed9 	bl	3b88 <get_sync_word>
    1dd6:	4603      	mov	r3, r0
    1dd8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1ddc:	f04f 0100 	mov.w	r1, #0
    1de0:	ea41 0202 	orr.w	r2, r1, r2
    1de4:	75e2      	strb	r2, [r4, #23]
    1de6:	ea4f 2213 	mov.w	r2, r3, lsr #8
    1dea:	f002 02ff 	and.w	r2, r2, #255	; 0xff
    1dee:	f04f 0100 	mov.w	r1, #0
    1df2:	ea41 0202 	orr.w	r2, r1, r2
    1df6:	7622      	strb	r2, [r4, #24]
    1df8:	ea4f 4213 	mov.w	r2, r3, lsr #16
    1dfc:	f002 02ff 	and.w	r2, r2, #255	; 0xff
    1e00:	f04f 0100 	mov.w	r1, #0
    1e04:	ea41 0202 	orr.w	r2, r1, r2
    1e08:	7662      	strb	r2, [r4, #25]
    1e0a:	ea4f 6313 	mov.w	r3, r3, lsr #24
    1e0e:	f04f 0200 	mov.w	r2, #0
    1e12:	ea42 0303 	orr.w	r3, r2, r3
    1e16:	76a3      	strb	r3, [r4, #26]
	comms_pkt->comms_adf_freq = get_freq();
    1e18:	f640 53e4 	movw	r3, #3556	; 0xde4
    1e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e20:	681c      	ldr	r4, [r3, #0]
    1e22:	f001 fed9 	bl	3bd8 <get_freq>
    1e26:	4603      	mov	r3, r0
    1e28:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    1e2c:	f04f 0100 	mov.w	r1, #0
    1e30:	ea41 0202 	orr.w	r2, r1, r2
    1e34:	76e2      	strb	r2, [r4, #27]
    1e36:	ea4f 2213 	mov.w	r2, r3, lsr #8
    1e3a:	f002 02ff 	and.w	r2, r2, #255	; 0xff
    1e3e:	f04f 0100 	mov.w	r1, #0
    1e42:	ea41 0202 	orr.w	r2, r1, r2
    1e46:	7722      	strb	r2, [r4, #28]
    1e48:	ea4f 4213 	mov.w	r2, r3, lsr #16
    1e4c:	f002 02ff 	and.w	r2, r2, #255	; 0xff
    1e50:	f04f 0100 	mov.w	r1, #0
    1e54:	ea41 0202 	orr.w	r2, r1, r2
    1e58:	7762      	strb	r2, [r4, #29]
    1e5a:	ea4f 6313 	mov.w	r3, r3, lsr #24
    1e5e:	f04f 0200 	mov.w	r2, #0
    1e62:	ea42 0303 	orr.w	r3, r2, r3
    1e66:	77a3      	strb	r3, [r4, #30]
	comms_pkt->comms_adf_read_reg_addr = cmd_adf_read_addr;
    1e68:	f640 53e4 	movw	r3, #3556	; 0xde4
    1e6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e70:	681b      	ldr	r3, [r3, #0]
    1e72:	f240 0224 	movw	r2, #36	; 0x24
    1e76:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1e7a:	6812      	ldr	r2, [r2, #0]
    1e7c:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    1e80:	f04f 0000 	mov.w	r0, #0
    1e84:	ea40 0101 	orr.w	r1, r0, r1
    1e88:	77d9      	strb	r1, [r3, #31]
    1e8a:	ea4f 2112 	mov.w	r1, r2, lsr #8
    1e8e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1e92:	f04f 0000 	mov.w	r0, #0
    1e96:	ea40 0101 	orr.w	r1, r0, r1
    1e9a:	f883 1020 	strb.w	r1, [r3, #32]
    1e9e:	ea4f 4112 	mov.w	r1, r2, lsr #16
    1ea2:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    1ea6:	f04f 0000 	mov.w	r0, #0
    1eaa:	ea40 0101 	orr.w	r1, r0, r1
    1eae:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
    1eb2:	ea4f 6212 	mov.w	r2, r2, lsr #24
    1eb6:	f04f 0100 	mov.w	r1, #0
    1eba:	ea41 0202 	orr.w	r2, r1, r2
    1ebe:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	comms_pkt->comms_adf_read_No_double_words = cmd_adf_read_No_double_words;
    1ec2:	f640 53e4 	movw	r3, #3556	; 0xde4
    1ec6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1eca:	681a      	ldr	r2, [r3, #0]
    1ecc:	f240 0328 	movw	r3, #40	; 0x28
    1ed0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ed4:	781b      	ldrb	r3, [r3, #0]
    1ed6:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
	comms_pkt->comms_adf_state = adf_get_state();
    1eda:	f640 53e4 	movw	r3, #3556	; 0xde4
    1ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ee2:	681c      	ldr	r4, [r3, #0]
    1ee4:	f001 fda0 	bl	3a28 <adf_get_state>
    1ee8:	4603      	mov	r3, r0
    1eea:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44

	for(;i<cmd_adf_read_No_double_words;i++){
    1eee:	e043      	b.n	1f78 <get_comms+0x2e8>
		comms_pkt->comms_adf_data[i] =	cmd_adf_data[i];
    1ef0:	f640 53e4 	movw	r3, #3556	; 0xde4
    1ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ef8:	681b      	ldr	r3, [r3, #0]
    1efa:	88f8      	ldrh	r0, [r7, #6]
    1efc:	88f9      	ldrh	r1, [r7, #6]
    1efe:	f640 52f4 	movw	r2, #3572	; 0xdf4
    1f02:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1f06:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    1f0a:	f100 0208 	add.w	r2, r0, #8
    1f0e:	f001 0cff 	and.w	ip, r1, #255	; 0xff
    1f12:	ea4f 0082 	mov.w	r0, r2, lsl #2
    1f16:	4418      	add	r0, r3
    1f18:	f04f 0e00 	mov.w	lr, #0
    1f1c:	ea4e 0c0c 	orr.w	ip, lr, ip
    1f20:	f880 c004 	strb.w	ip, [r0, #4]
    1f24:	ea4f 2011 	mov.w	r0, r1, lsr #8
    1f28:	f000 0cff 	and.w	ip, r0, #255	; 0xff
    1f2c:	ea4f 0082 	mov.w	r0, r2, lsl #2
    1f30:	4418      	add	r0, r3
    1f32:	f04f 0e00 	mov.w	lr, #0
    1f36:	ea4e 0c0c 	orr.w	ip, lr, ip
    1f3a:	f880 c005 	strb.w	ip, [r0, #5]
    1f3e:	ea4f 4011 	mov.w	r0, r1, lsr #16
    1f42:	f000 0cff 	and.w	ip, r0, #255	; 0xff
    1f46:	ea4f 0082 	mov.w	r0, r2, lsl #2
    1f4a:	4418      	add	r0, r3
    1f4c:	f04f 0e00 	mov.w	lr, #0
    1f50:	ea4e 0c0c 	orr.w	ip, lr, ip
    1f54:	f880 c006 	strb.w	ip, [r0, #6]
    1f58:	ea4f 6011 	mov.w	r0, r1, lsr #24
    1f5c:	ea4f 0282 	mov.w	r2, r2, lsl #2
    1f60:	441a      	add	r2, r3
    1f62:	f04f 0300 	mov.w	r3, #0
    1f66:	4619      	mov	r1, r3
    1f68:	4603      	mov	r3, r0
    1f6a:	ea41 0303 	orr.w	r3, r1, r3
    1f6e:	71d3      	strb	r3, [r2, #7]
	comms_pkt->comms_adf_freq = get_freq();
	comms_pkt->comms_adf_read_reg_addr = cmd_adf_read_addr;
	comms_pkt->comms_adf_read_No_double_words = cmd_adf_read_No_double_words;
	comms_pkt->comms_adf_state = adf_get_state();

	for(;i<cmd_adf_read_No_double_words;i++){
    1f70:	88fb      	ldrh	r3, [r7, #6]
    1f72:	f103 0301 	add.w	r3, r3, #1
    1f76:	80fb      	strh	r3, [r7, #6]
    1f78:	f240 0328 	movw	r3, #40	; 0x28
    1f7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f80:	781b      	ldrb	r3, [r3, #0]
    1f82:	88fa      	ldrh	r2, [r7, #6]
    1f84:	429a      	cmp	r2, r3
    1f86:	d3b3      	bcc.n	1ef0 <get_comms+0x260>
		comms_pkt->comms_adf_data[i] =	cmd_adf_data[i];
	}
	i = 0;
    1f88:	f04f 0300 	mov.w	r3, #0
    1f8c:	80fb      	strh	r3, [r7, #6]


//	comms_pkt->comms_adf_state = adf_get_state();

	comms_pkt->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p1(tlm_pkt_type, COMMS_API_ID))));
    1f8e:	f640 53e4 	movw	r3, #3556	; 0xde4
    1f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f96:	681b      	ldr	r3, [r3, #0]
    1f98:	f04f 0200 	mov.w	r2, #0
    1f9c:	f042 0208 	orr.w	r2, r2, #8
    1fa0:	701a      	strb	r2, [r3, #0]
    1fa2:	f04f 0200 	mov.w	r2, #0
    1fa6:	f042 0203 	orr.w	r2, r2, #3
    1faa:	705a      	strb	r2, [r3, #1]
	comms_pkt->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p2((comms_seq_num++)))));
    1fac:	f640 53e4 	movw	r3, #3556	; 0xde4
    1fb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fb4:	6818      	ldr	r0, [r3, #0]
    1fb6:	f240 031e 	movw	r3, #30
    1fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fbe:	8819      	ldrh	r1, [r3, #0]
    1fc0:	460b      	mov	r3, r1
    1fc2:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    1fc6:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    1fca:	b29b      	uxth	r3, r3
    1fcc:	b29b      	uxth	r3, r3
    1fce:	ea4f 2303 	mov.w	r3, r3, lsl #8
    1fd2:	fa1f fc83 	uxth.w	ip, r3
    1fd6:	f240 031e 	movw	r3, #30
    1fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fde:	881a      	ldrh	r2, [r3, #0]
    1fe0:	4613      	mov	r3, r2
    1fe2:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    1fe6:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    1fea:	b29b      	uxth	r3, r3
    1fec:	b29b      	uxth	r3, r3
    1fee:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1ff2:	b29b      	uxth	r3, r3
    1ff4:	ea4c 0303 	orr.w	r3, ip, r3
    1ff8:	b29b      	uxth	r3, r3
    1ffa:	b29b      	uxth	r3, r3
    1ffc:	f003 0cff 	and.w	ip, r3, #255	; 0xff
    2000:	f04f 0e00 	mov.w	lr, #0
    2004:	ea4e 0c0c 	orr.w	ip, lr, ip
    2008:	f880 c002 	strb.w	ip, [r0, #2]
    200c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2010:	b29b      	uxth	r3, r3
    2012:	f04f 0c00 	mov.w	ip, #0
    2016:	ea4c 0303 	orr.w	r3, ip, r3
    201a:	70c3      	strb	r3, [r0, #3]
    201c:	f101 0301 	add.w	r3, r1, #1
    2020:	b299      	uxth	r1, r3
    2022:	f240 031e 	movw	r3, #30
    2026:	f2c2 0300 	movt	r3, #8192	; 0x2000
    202a:	8019      	strh	r1, [r3, #0]
    202c:	f102 0301 	add.w	r3, r2, #1
    2030:	b29a      	uxth	r2, r3
    2032:	f240 031e 	movw	r3, #30
    2036:	f2c2 0300 	movt	r3, #8192	; 0x2000
    203a:	801a      	strh	r2, [r3, #0]
	comms_pkt->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(((ccsds_p3(COMMS_PKT_LENGTH))));
    203c:	f640 53e4 	movw	r3, #3556	; 0xde4
    2040:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2044:	681b      	ldr	r3, [r3, #0]
    2046:	f04f 0200 	mov.w	r2, #0
    204a:	711a      	strb	r2, [r3, #4]
    204c:	f04f 0200 	mov.w	r2, #0
    2050:	f042 0268 	orr.w	r2, r2, #104	; 0x68
    2054:	715a      	strb	r2, [r3, #5]
	comms_pkt->ccsds_s1 = current_time_upper;
    2056:	f640 53e4 	movw	r3, #3556	; 0xde4
    205a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    205e:	681b      	ldr	r3, [r3, #0]
    2060:	f241 0278 	movw	r2, #4216	; 0x1078
    2064:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2068:	e9d2 0100 	ldrd	r0, r1, [r2]
    206c:	4602      	mov	r2, r0
    206e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    2072:	f04f 0000 	mov.w	r0, #0
    2076:	ea40 0101 	orr.w	r1, r0, r1
    207a:	7199      	strb	r1, [r3, #6]
    207c:	ea4f 2112 	mov.w	r1, r2, lsr #8
    2080:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2084:	f04f 0000 	mov.w	r0, #0
    2088:	ea40 0101 	orr.w	r1, r0, r1
    208c:	71d9      	strb	r1, [r3, #7]
    208e:	ea4f 4112 	mov.w	r1, r2, lsr #16
    2092:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2096:	f04f 0000 	mov.w	r0, #0
    209a:	ea40 0101 	orr.w	r1, r0, r1
    209e:	7219      	strb	r1, [r3, #8]
    20a0:	ea4f 6212 	mov.w	r2, r2, lsr #24
    20a4:	f04f 0100 	mov.w	r1, #0
    20a8:	ea41 0202 	orr.w	r2, r1, r2
    20ac:	725a      	strb	r2, [r3, #9]

	comms_pkt->ccsds_s2 = current_time_lower;
    20ae:	f640 53e4 	movw	r3, #3556	; 0xde4
    20b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20b6:	681b      	ldr	r3, [r3, #0]
    20b8:	f241 0268 	movw	r2, #4200	; 0x1068
    20bc:	f2c2 0200 	movt	r2, #8192	; 0x2000
    20c0:	e9d2 0100 	ldrd	r0, r1, [r2]
    20c4:	4602      	mov	r2, r0
    20c6:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    20ca:	f04f 0000 	mov.w	r0, #0
    20ce:	ea40 0101 	orr.w	r1, r0, r1
    20d2:	7299      	strb	r1, [r3, #10]
    20d4:	ea4f 2112 	mov.w	r1, r2, lsr #8
    20d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    20dc:	f04f 0000 	mov.w	r0, #0
    20e0:	ea40 0101 	orr.w	r1, r0, r1
    20e4:	72d9      	strb	r1, [r3, #11]
    20e6:	ea4f 4112 	mov.w	r1, r2, lsr #16
    20ea:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    20ee:	f04f 0000 	mov.w	r0, #0
    20f2:	ea40 0101 	orr.w	r1, r0, r1
    20f6:	7319      	strb	r1, [r3, #12]
    20f8:	ea4f 6212 	mov.w	r2, r2, lsr #24
    20fc:	f04f 0100 	mov.w	r1, #0
    2100:	ea41 0202 	orr.w	r2, r1, r2
    2104:	735a      	strb	r2, [r3, #13]

	get_time_vector();
    2106:	f000 ff03 	bl	2f10 <get_time_vector>
	for(;i<32;i++){
    210a:	e013      	b.n	2134 <get_comms+0x4a4>
		comms_pkt->comms_GTime_SVector[i] = Time_Vector[i];
    210c:	f640 53e4 	movw	r3, #3556	; 0xde4
    2110:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2114:	6819      	ldr	r1, [r3, #0]
    2116:	88f8      	ldrh	r0, [r7, #6]
    2118:	88fa      	ldrh	r2, [r7, #6]
    211a:	f241 03c0 	movw	r3, #4288	; 0x10c0
    211e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2122:	5c9a      	ldrb	r2, [r3, r2]
    2124:	eb00 0301 	add.w	r3, r0, r1
    2128:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	comms_pkt->ccsds_s1 = current_time_upper;

	comms_pkt->ccsds_s2 = current_time_lower;

	get_time_vector();
	for(;i<32;i++){
    212c:	88fb      	ldrh	r3, [r7, #6]
    212e:	f103 0301 	add.w	r3, r3, #1
    2132:	80fb      	strh	r3, [r7, #6]
    2134:	88fb      	ldrh	r3, [r7, #6]
    2136:	2b1f      	cmp	r3, #31
    2138:	d9e8      	bls.n	210c <get_comms+0x47c>
		comms_pkt->comms_GTime_SVector[i] = Time_Vector[i];
	}

	if(store_in_sd_card){
    213a:	f240 0319 	movw	r3, #25
    213e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2142:	781b      	ldrb	r3, [r3, #0]
    2144:	2b00      	cmp	r3, #0
    2146:	d03c      	beq.n	21c2 <get_comms+0x532>
		sd_dump_comms = 1;
    2148:	f240 031b 	movw	r3, #27
    214c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2150:	f04f 0201 	mov.w	r2, #1
    2154:	701a      	strb	r2, [r3, #0]
		comms_pkt->comms_sd_dump = sd_dump_comms;
    2156:	f640 53e4 	movw	r3, #3556	; 0xde4
    215a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    215e:	681a      	ldr	r2, [r3, #0]
    2160:	f240 031b 	movw	r3, #27
    2164:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2168:	781b      	ldrb	r3, [r3, #0]
    216a:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
		comms_pkt->Fletcher_Code = make_FLetcher(data, sizeof(comms_pkt_t) - 2);
    216e:	f640 53e4 	movw	r3, #3556	; 0xde4
    2172:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2176:	681c      	ldr	r4, [r3, #0]
    2178:	f240 20d4 	movw	r0, #724	; 0x2d4
    217c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2180:	f04f 0166 	mov.w	r1, #102	; 0x66
    2184:	f7fe fa84 	bl	690 <make_FLetcher>
    2188:	4603      	mov	r3, r0
    218a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    218e:	f04f 0100 	mov.w	r1, #0
    2192:	ea41 0202 	orr.w	r2, r1, r2
    2196:	f884 2066 	strb.w	r2, [r4, #102]	; 0x66
    219a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    219e:	b29b      	uxth	r3, r3
    21a0:	f04f 0200 	mov.w	r2, #0
    21a4:	ea42 0303 	orr.w	r3, r2, r3
    21a8:	f884 3067 	strb.w	r3, [r4, #103]	; 0x67
		store_data(&comms_partition, data);
    21ac:	f241 009c 	movw	r0, #4252	; 0x109c
    21b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    21b4:	f240 21d4 	movw	r1, #724	; 0x2d4
    21b8:	f2c2 0100 	movt	r1, #8192	; 0x2000
    21bc:	f001 faa8 	bl	3710 <store_data>
    21c0:	e03d      	b.n	223e <get_comms+0x5ae>
	}
	else{
		sd_dump_comms = 0;
    21c2:	f240 031b 	movw	r3, #27
    21c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21ca:	f04f 0200 	mov.w	r2, #0
    21ce:	701a      	strb	r2, [r3, #0]
		comms_pkt->comms_sd_dump = sd_dump_comms;
    21d0:	f640 53e4 	movw	r3, #3556	; 0xde4
    21d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21d8:	681a      	ldr	r2, [r3, #0]
    21da:	f240 031b 	movw	r3, #27
    21de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21e2:	781b      	ldrb	r3, [r3, #0]
    21e4:	f882 3045 	strb.w	r3, [r2, #69]	; 0x45
		comms_pkt->Fletcher_Code = make_FLetcher(data, sizeof(comms_pkt_t) - 2);
    21e8:	f640 53e4 	movw	r3, #3556	; 0xde4
    21ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21f0:	681c      	ldr	r4, [r3, #0]
    21f2:	f240 20d4 	movw	r0, #724	; 0x2d4
    21f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    21fa:	f04f 0166 	mov.w	r1, #102	; 0x66
    21fe:	f7fe fa47 	bl	690 <make_FLetcher>
    2202:	4603      	mov	r3, r0
    2204:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    2208:	f04f 0100 	mov.w	r1, #0
    220c:	ea41 0202 	orr.w	r2, r1, r2
    2210:	f884 2066 	strb.w	r2, [r4, #102]	; 0x66
    2214:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2218:	b29b      	uxth	r3, r3
    221a:	f04f 0200 	mov.w	r2, #0
    221e:	ea42 0303 	orr.w	r3, r2, r3
    2222:	f884 3067 	strb.w	r3, [r4, #103]	; 0x67
		vGetPktStruct(comms, (void*) comms_pkt, sizeof(comms_pkt_t));
    2226:	f640 53e4 	movw	r3, #3556	; 0xde4
    222a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    222e:	681b      	ldr	r3, [r3, #0]
    2230:	f04f 0001 	mov.w	r0, #1
    2234:	4619      	mov	r1, r3
    2236:	f04f 0268 	mov.w	r2, #104	; 0x68
    223a:	f7fe f9ad 	bl	598 <vGetPktStruct>
//		MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(comms_pkt_t));
	}

//	MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(comms_pkt_t));
//	vGetPktStruct(comms, (void*) data_test, sizeof(data_test));
}
    223e:	f107 070c 	add.w	r7, r7, #12
    2242:	46bd      	mov	sp, r7
    2244:	bd90      	pop	{r4, r7, pc}
    2246:	bf00      	nop

00002248 <MSS_TIM64_get_current_value>:
static __INLINE void MSS_TIM64_get_current_value
(
    uint32_t * load_value_u,
    uint32_t * load_value_l
)
{
    2248:	b480      	push	{r7}
    224a:	b083      	sub	sp, #12
    224c:	af00      	add	r7, sp, #0
    224e:	6078      	str	r0, [r7, #4]
    2250:	6039      	str	r1, [r7, #0]
    *load_value_l = TIMER->TIM64_VAL_L;
    2252:	f244 0300 	movw	r3, #16384	; 0x4000
    2256:	f2c4 0300 	movt	r3, #16384	; 0x4000
    225a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    225c:	683b      	ldr	r3, [r7, #0]
    225e:	601a      	str	r2, [r3, #0]
    *load_value_u = TIMER->TIM64_VAL_U;
    2260:	f244 0300 	movw	r3, #16384	; 0x4000
    2264:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2268:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    226a:	687b      	ldr	r3, [r7, #4]
    226c:	601a      	str	r2, [r3, #0]
}
    226e:	f107 070c 	add.w	r7, r7, #12
    2272:	46bd      	mov	sp, r7
    2274:	bc80      	pop	{r7}
    2276:	4770      	bx	lr

00002278 <form_log_packet>:

//Declare variable for status for each packet
uint16_t hk_status,gmc_status,comms_status,therm_status;

//Function to form Log packet
void form_log_packet() {
    2278:	b598      	push	{r3, r4, r7, lr}
    227a:	af00      	add	r7, sp, #0
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    227c:	f241 0278 	movw	r2, #4216	; 0x1078
    2280:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2284:	f241 0368 	movw	r3, #4200	; 0x1068
    2288:	f2c2 0300 	movt	r3, #8192	; 0x2000
    228c:	4610      	mov	r0, r2
    228e:	4619      	mov	r1, r3
    2290:	f7ff ffda 	bl	2248 <MSS_TIM64_get_current_value>
	log_packet_ptr->ccsds_p1 = PILOT_REVERSE_BYTE_ORDER(ccsds_p1(tlm_pkt_type,LOGS_API_ID));
    2294:	f640 633c 	movw	r3, #3644	; 0xe3c
    2298:	f2c2 0300 	movt	r3, #8192	; 0x2000
    229c:	681b      	ldr	r3, [r3, #0]
    229e:	f04f 0200 	mov.w	r2, #0
    22a2:	f042 0208 	orr.w	r2, r2, #8
    22a6:	701a      	strb	r2, [r3, #0]
    22a8:	f04f 0200 	mov.w	r2, #0
    22ac:	f042 0206 	orr.w	r2, r2, #6
    22b0:	705a      	strb	r2, [r3, #1]
	log_packet_ptr->ccsds_p2 = PILOT_REVERSE_BYTE_ORDER(ccsds_p2((logs_seq_no)));
    22b2:	f640 633c 	movw	r3, #3644	; 0xe3c
    22b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22ba:	681a      	ldr	r2, [r3, #0]
    22bc:	f241 035c 	movw	r3, #4188	; 0x105c
    22c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22c4:	881b      	ldrh	r3, [r3, #0]
    22c6:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    22ca:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    22ce:	b29b      	uxth	r3, r3
    22d0:	b29b      	uxth	r3, r3
    22d2:	ea4f 2303 	mov.w	r3, r3, lsl #8
    22d6:	b299      	uxth	r1, r3
    22d8:	f241 035c 	movw	r3, #4188	; 0x105c
    22dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22e0:	881b      	ldrh	r3, [r3, #0]
    22e2:	ea6f 4383 	mvn.w	r3, r3, lsl #18
    22e6:	ea6f 4393 	mvn.w	r3, r3, lsr #18
    22ea:	b29b      	uxth	r3, r3
    22ec:	b29b      	uxth	r3, r3
    22ee:	ea4f 2313 	mov.w	r3, r3, lsr #8
    22f2:	b29b      	uxth	r3, r3
    22f4:	ea41 0303 	orr.w	r3, r1, r3
    22f8:	b29b      	uxth	r3, r3
    22fa:	b29b      	uxth	r3, r3
    22fc:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    2300:	f04f 0000 	mov.w	r0, #0
    2304:	ea40 0101 	orr.w	r1, r0, r1
    2308:	7091      	strb	r1, [r2, #2]
    230a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    230e:	b29b      	uxth	r3, r3
    2310:	f04f 0100 	mov.w	r1, #0
    2314:	ea41 0303 	orr.w	r3, r1, r3
    2318:	70d3      	strb	r3, [r2, #3]
	log_packet_ptr->ccsds_p3 = PILOT_REVERSE_BYTE_ORDER(ccsds_p3(LOGS_PKT_LENGTH));
    231a:	f640 633c 	movw	r3, #3644	; 0xe3c
    231e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2322:	681b      	ldr	r3, [r3, #0]
    2324:	f04f 0200 	mov.w	r2, #0
    2328:	711a      	strb	r2, [r3, #4]
    232a:	f04f 0200 	mov.w	r2, #0
    232e:	f042 027e 	orr.w	r2, r2, #126	; 0x7e
    2332:	715a      	strb	r2, [r3, #5]
	log_packet_ptr->ccsds_s2 = current_time_lower;
    2334:	f640 633c 	movw	r3, #3644	; 0xe3c
    2338:	f2c2 0300 	movt	r3, #8192	; 0x2000
    233c:	681b      	ldr	r3, [r3, #0]
    233e:	f241 0268 	movw	r2, #4200	; 0x1068
    2342:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2346:	e9d2 0100 	ldrd	r0, r1, [r2]
    234a:	4602      	mov	r2, r0
    234c:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    2350:	f04f 0000 	mov.w	r0, #0
    2354:	ea40 0101 	orr.w	r1, r0, r1
    2358:	7299      	strb	r1, [r3, #10]
    235a:	ea4f 2112 	mov.w	r1, r2, lsr #8
    235e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2362:	f04f 0000 	mov.w	r0, #0
    2366:	ea40 0101 	orr.w	r1, r0, r1
    236a:	72d9      	strb	r1, [r3, #11]
    236c:	ea4f 4112 	mov.w	r1, r2, lsr #16
    2370:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2374:	f04f 0000 	mov.w	r0, #0
    2378:	ea40 0101 	orr.w	r1, r0, r1
    237c:	7319      	strb	r1, [r3, #12]
    237e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    2382:	f04f 0100 	mov.w	r1, #0
    2386:	ea41 0202 	orr.w	r2, r1, r2
    238a:	735a      	strb	r2, [r3, #13]
	log_packet_ptr->ccsds_s1 = current_time_upper;
    238c:	f640 633c 	movw	r3, #3644	; 0xe3c
    2390:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2394:	681b      	ldr	r3, [r3, #0]
    2396:	f241 0278 	movw	r2, #4216	; 0x1078
    239a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    239e:	e9d2 0100 	ldrd	r0, r1, [r2]
    23a2:	4602      	mov	r2, r0
    23a4:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    23a8:	f04f 0000 	mov.w	r0, #0
    23ac:	ea40 0101 	orr.w	r1, r0, r1
    23b0:	7199      	strb	r1, [r3, #6]
    23b2:	ea4f 2112 	mov.w	r1, r2, lsr #8
    23b6:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    23ba:	f04f 0000 	mov.w	r0, #0
    23be:	ea40 0101 	orr.w	r1, r0, r1
    23c2:	71d9      	strb	r1, [r3, #7]
    23c4:	ea4f 4112 	mov.w	r1, r2, lsr #16
    23c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    23cc:	f04f 0000 	mov.w	r0, #0
    23d0:	ea40 0101 	orr.w	r1, r0, r1
    23d4:	7219      	strb	r1, [r3, #8]
    23d6:	ea4f 6212 	mov.w	r2, r2, lsr #24
    23da:	f04f 0100 	mov.w	r1, #0
    23de:	ea41 0202 	orr.w	r2, r1, r2
    23e2:	725a      	strb	r2, [r3, #9]
	log_packet_ptr->Fletcher_Code = make_FLetcher(log_data,LOGS_PKT_LENGTH-2);
    23e4:	f640 633c 	movw	r3, #3644	; 0xe3c
    23e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23ec:	681c      	ldr	r4, [r3, #0]
    23ee:	f640 6058 	movw	r0, #3672	; 0xe58
    23f2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    23f6:	f04f 017c 	mov.w	r1, #124	; 0x7c
    23fa:	f7fe f949 	bl	690 <make_FLetcher>
    23fe:	4603      	mov	r3, r0
    2400:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    2404:	f04f 0100 	mov.w	r1, #0
    2408:	ea41 0202 	orr.w	r2, r1, r2
    240c:	f884 207c 	strb.w	r2, [r4, #124]	; 0x7c
    2410:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2414:	b29b      	uxth	r3, r3
    2416:	f04f 0200 	mov.w	r2, #0
    241a:	ea42 0303 	orr.w	r3, r2, r3
    241e:	f884 307d 	strb.w	r3, [r4, #125]	; 0x7d
	//Need to replace the below l
	// add_to_queue(LOGS_PKT_LENGTH,&log_p,log_data,&logs_miss,LOGS_TASK_ID);
	if(store_in_sd_card){
    2422:	f240 0319 	movw	r3, #25
    2426:	f2c2 0300 	movt	r3, #8192	; 0x2000
    242a:	781b      	ldrb	r3, [r3, #0]
    242c:	2b00      	cmp	r3, #0
    242e:	d00a      	beq.n	2446 <form_log_packet+0x1ce>
		store_data(&log_partiton, log_data);
    2430:	f640 6024 	movw	r0, #3620	; 0xe24
    2434:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2438:	f640 6158 	movw	r1, #3672	; 0xe58
    243c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    2440:	f001 f966 	bl	3710 <store_data>
    2444:	e00b      	b.n	245e <form_log_packet+0x1e6>
	}
	else{
		vGetPktStruct(logs, (void*) log_packet_ptr, sizeof(log_packet_t));
    2446:	f640 633c 	movw	r3, #3644	; 0xe3c
    244a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    244e:	681b      	ldr	r3, [r3, #0]
    2450:	f04f 0004 	mov.w	r0, #4
    2454:	4619      	mov	r1, r3
    2456:	f04f 027e 	mov.w	r2, #126	; 0x7e
    245a:	f7fe f89d 	bl	598 <vGetPktStruct>
//		MSS_UART_polled_tx(&g_mss_uart0, log_data, sizeof(log_packet_t));
	}
	log_counter = 0;
    245e:	f640 6320 	movw	r3, #3616	; 0xe20
    2462:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2466:	f04f 0200 	mov.w	r2, #0
    246a:	701a      	strb	r2, [r3, #0]
	logs_seq_no++;
    246c:	f241 035c 	movw	r3, #4188	; 0x105c
    2470:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2474:	881b      	ldrh	r3, [r3, #0]
    2476:	f103 0301 	add.w	r3, r3, #1
    247a:	b29a      	uxth	r2, r3
    247c:	f241 035c 	movw	r3, #4188	; 0x105c
    2480:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2484:	801a      	strh	r2, [r3, #0]
}
    2486:	bd98      	pop	{r3, r4, r7, pc}

00002488 <HK_ISR>:
void HK_ISR(){
    2488:	b580      	push	{r7, lr}
    248a:	af00      	add	r7, sp, #0
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    248c:	f241 0278 	movw	r2, #4216	; 0x1078
    2490:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2494:	f241 0368 	movw	r3, #4200	; 0x1068
    2498:	f2c2 0300 	movt	r3, #8192	; 0x2000
    249c:	4610      	mov	r0, r2
    249e:	4619      	mov	r1, r3
    24a0:	f7ff fed2 	bl	2248 <MSS_TIM64_get_current_value>

	hk_status = get_hk();
    24a4:	f7fe f990 	bl	7c8 <get_hk>
    24a8:	4603      	mov	r3, r0
    24aa:	461a      	mov	r2, r3
    24ac:	f241 0374 	movw	r3, #4212	; 0x1074
    24b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24b4:	801a      	strh	r2, [r3, #0]
	if(log_counter >= 10) {
    24b6:	f640 6320 	movw	r3, #3616	; 0xe20
    24ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24be:	781b      	ldrb	r3, [r3, #0]
    24c0:	2b09      	cmp	r3, #9
    24c2:	d901      	bls.n	24c8 <HK_ISR+0x40>
		form_log_packet();
    24c4:	f7ff fed8 	bl	2278 <form_log_packet>
	}
	log_packet_ptr->logs[log_counter].task_id = HK_TASK_ID;
    24c8:	f640 633c 	movw	r3, #3644	; 0xe3c
    24cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24d0:	6819      	ldr	r1, [r3, #0]
    24d2:	f640 6320 	movw	r3, #3616	; 0xe20
    24d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24da:	781b      	ldrb	r3, [r3, #0]
    24dc:	461a      	mov	r2, r3
    24de:	4613      	mov	r3, r2
    24e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    24e4:	4413      	add	r3, r2
    24e6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    24ea:	4413      	add	r3, r2
    24ec:	440b      	add	r3, r1
    24ee:	f103 0316 	add.w	r3, r3, #22
    24f2:	f04f 0202 	mov.w	r2, #2
    24f6:	701a      	strb	r2, [r3, #0]
	log_packet_ptr->logs[log_counter].time_H = current_time_upper;
    24f8:	f640 633c 	movw	r3, #3644	; 0xe3c
    24fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2500:	6818      	ldr	r0, [r3, #0]
    2502:	f640 6320 	movw	r3, #3616	; 0xe20
    2506:	f2c2 0300 	movt	r3, #8192	; 0x2000
    250a:	781b      	ldrb	r3, [r3, #0]
    250c:	4619      	mov	r1, r3
    250e:	f241 0378 	movw	r3, #4216	; 0x1078
    2512:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2516:	e9d3 2300 	ldrd	r2, r3, [r3]
    251a:	460b      	mov	r3, r1
    251c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2520:	440b      	add	r3, r1
    2522:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2526:	440b      	add	r3, r1
    2528:	4403      	add	r3, r0
    252a:	f103 0308 	add.w	r3, r3, #8
    252e:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    2532:	f04f 0000 	mov.w	r0, #0
    2536:	ea40 0101 	orr.w	r1, r0, r1
    253a:	7299      	strb	r1, [r3, #10]
    253c:	ea4f 2112 	mov.w	r1, r2, lsr #8
    2540:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2544:	f04f 0000 	mov.w	r0, #0
    2548:	ea40 0101 	orr.w	r1, r0, r1
    254c:	72d9      	strb	r1, [r3, #11]
    254e:	ea4f 4112 	mov.w	r1, r2, lsr #16
    2552:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2556:	f04f 0000 	mov.w	r0, #0
    255a:	ea40 0101 	orr.w	r1, r0, r1
    255e:	7319      	strb	r1, [r3, #12]
    2560:	ea4f 6212 	mov.w	r2, r2, lsr #24
    2564:	f04f 0100 	mov.w	r1, #0
    2568:	ea41 0202 	orr.w	r2, r1, r2
    256c:	735a      	strb	r2, [r3, #13]
	log_packet_ptr->logs[log_counter].time_L = current_time_lower;
    256e:	f640 633c 	movw	r3, #3644	; 0xe3c
    2572:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2576:	6818      	ldr	r0, [r3, #0]
    2578:	f640 6320 	movw	r3, #3616	; 0xe20
    257c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2580:	781b      	ldrb	r3, [r3, #0]
    2582:	4619      	mov	r1, r3
    2584:	f241 0368 	movw	r3, #4200	; 0x1068
    2588:	f2c2 0300 	movt	r3, #8192	; 0x2000
    258c:	e9d3 2300 	ldrd	r2, r3, [r3]
    2590:	460b      	mov	r3, r1
    2592:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2596:	440b      	add	r3, r1
    2598:	ea4f 0343 	mov.w	r3, r3, lsl #1
    259c:	440b      	add	r3, r1
    259e:	4403      	add	r3, r0
    25a0:	f103 0308 	add.w	r3, r3, #8
    25a4:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    25a8:	f04f 0000 	mov.w	r0, #0
    25ac:	ea40 0101 	orr.w	r1, r0, r1
    25b0:	7199      	strb	r1, [r3, #6]
    25b2:	ea4f 2112 	mov.w	r1, r2, lsr #8
    25b6:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    25ba:	f04f 0000 	mov.w	r0, #0
    25be:	ea40 0101 	orr.w	r1, r0, r1
    25c2:	71d9      	strb	r1, [r3, #7]
    25c4:	ea4f 4112 	mov.w	r1, r2, lsr #16
    25c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    25cc:	f04f 0000 	mov.w	r0, #0
    25d0:	ea40 0101 	orr.w	r1, r0, r1
    25d4:	7219      	strb	r1, [r3, #8]
    25d6:	ea4f 6212 	mov.w	r2, r2, lsr #24
    25da:	f04f 0100 	mov.w	r1, #0
    25de:	ea41 0202 	orr.w	r2, r1, r2
    25e2:	725a      	strb	r2, [r3, #9]
	log_packet_ptr->logs[log_counter].task_status = hk_status;
    25e4:	f640 633c 	movw	r3, #3644	; 0xe3c
    25e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25ec:	6818      	ldr	r0, [r3, #0]
    25ee:	f640 6320 	movw	r3, #3616	; 0xe20
    25f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25f6:	781b      	ldrb	r3, [r3, #0]
    25f8:	461a      	mov	r2, r3
    25fa:	f241 0374 	movw	r3, #4212	; 0x1074
    25fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2602:	8819      	ldrh	r1, [r3, #0]
    2604:	4613      	mov	r3, r2
    2606:	ea4f 0383 	mov.w	r3, r3, lsl #2
    260a:	4413      	add	r3, r2
    260c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2610:	4413      	add	r3, r2
    2612:	4403      	add	r3, r0
    2614:	f103 0310 	add.w	r3, r3, #16
    2618:	f001 02ff 	and.w	r2, r1, #255	; 0xff
    261c:	f04f 0000 	mov.w	r0, #0
    2620:	ea40 0202 	orr.w	r2, r0, r2
    2624:	71da      	strb	r2, [r3, #7]
    2626:	ea4f 2211 	mov.w	r2, r1, lsr #8
    262a:	b292      	uxth	r2, r2
    262c:	f04f 0100 	mov.w	r1, #0
    2630:	ea41 0202 	orr.w	r2, r1, r2
    2634:	721a      	strb	r2, [r3, #8]
	log_counter++;
    2636:	f640 6320 	movw	r3, #3616	; 0xe20
    263a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    263e:	781b      	ldrb	r3, [r3, #0]
    2640:	f103 0301 	add.w	r3, r3, #1
    2644:	b2da      	uxtb	r2, r3
    2646:	f640 6320 	movw	r3, #3616	; 0xe20
    264a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    264e:	701a      	strb	r2, [r3, #0]
	TMR_clear_int(&hk_timer);
    2650:	f241 00bc 	movw	r0, #4284	; 0x10bc
    2654:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2658:	f002 fb8c 	bl	4d74 <TMR_clear_int>
}
    265c:	bd80      	pop	{r7, pc}
    265e:	bf00      	nop

00002660 <GMC_ISR>:

void GMC_ISR(){
    2660:	b580      	push	{r7, lr}
    2662:	af00      	add	r7, sp, #0
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    2664:	f241 0278 	movw	r2, #4216	; 0x1078
    2668:	f2c2 0200 	movt	r2, #8192	; 0x2000
    266c:	f241 0368 	movw	r3, #4200	; 0x1068
    2670:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2674:	4610      	mov	r0, r2
    2676:	4619      	mov	r1, r3
    2678:	f7ff fde6 	bl	2248 <MSS_TIM64_get_current_value>
	gmc_status = get_gmc();
    267c:	f7ff f822 	bl	16c4 <get_gmc>
    2680:	4603      	mov	r3, r0
    2682:	461a      	mov	r2, r3
    2684:	f640 6352 	movw	r3, #3666	; 0xe52
    2688:	f2c2 0300 	movt	r3, #8192	; 0x2000
    268c:	801a      	strh	r2, [r3, #0]
	if(log_counter >= 10) {
    268e:	f640 6320 	movw	r3, #3616	; 0xe20
    2692:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2696:	781b      	ldrb	r3, [r3, #0]
    2698:	2b09      	cmp	r3, #9
    269a:	d901      	bls.n	26a0 <GMC_ISR+0x40>
		form_log_packet();
    269c:	f7ff fdec 	bl	2278 <form_log_packet>
	}
	log_packet_ptr->logs[log_counter].task_id = GMC_TASK_ID;
    26a0:	f640 633c 	movw	r3, #3644	; 0xe3c
    26a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26a8:	6819      	ldr	r1, [r3, #0]
    26aa:	f640 6320 	movw	r3, #3616	; 0xe20
    26ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26b2:	781b      	ldrb	r3, [r3, #0]
    26b4:	461a      	mov	r2, r3
    26b6:	4613      	mov	r3, r2
    26b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    26bc:	4413      	add	r3, r2
    26be:	ea4f 0343 	mov.w	r3, r3, lsl #1
    26c2:	4413      	add	r3, r2
    26c4:	440b      	add	r3, r1
    26c6:	f103 0316 	add.w	r3, r3, #22
    26ca:	f04f 0206 	mov.w	r2, #6
    26ce:	701a      	strb	r2, [r3, #0]
	log_packet_ptr->logs[log_counter].time_H = current_time_upper;
    26d0:	f640 633c 	movw	r3, #3644	; 0xe3c
    26d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26d8:	6818      	ldr	r0, [r3, #0]
    26da:	f640 6320 	movw	r3, #3616	; 0xe20
    26de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26e2:	781b      	ldrb	r3, [r3, #0]
    26e4:	4619      	mov	r1, r3
    26e6:	f241 0378 	movw	r3, #4216	; 0x1078
    26ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26ee:	e9d3 2300 	ldrd	r2, r3, [r3]
    26f2:	460b      	mov	r3, r1
    26f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    26f8:	440b      	add	r3, r1
    26fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
    26fe:	440b      	add	r3, r1
    2700:	4403      	add	r3, r0
    2702:	f103 0308 	add.w	r3, r3, #8
    2706:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    270a:	f04f 0000 	mov.w	r0, #0
    270e:	ea40 0101 	orr.w	r1, r0, r1
    2712:	7299      	strb	r1, [r3, #10]
    2714:	ea4f 2112 	mov.w	r1, r2, lsr #8
    2718:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    271c:	f04f 0000 	mov.w	r0, #0
    2720:	ea40 0101 	orr.w	r1, r0, r1
    2724:	72d9      	strb	r1, [r3, #11]
    2726:	ea4f 4112 	mov.w	r1, r2, lsr #16
    272a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    272e:	f04f 0000 	mov.w	r0, #0
    2732:	ea40 0101 	orr.w	r1, r0, r1
    2736:	7319      	strb	r1, [r3, #12]
    2738:	ea4f 6212 	mov.w	r2, r2, lsr #24
    273c:	f04f 0100 	mov.w	r1, #0
    2740:	ea41 0202 	orr.w	r2, r1, r2
    2744:	735a      	strb	r2, [r3, #13]
	log_packet_ptr->logs[log_counter].time_L = current_time_lower;
    2746:	f640 633c 	movw	r3, #3644	; 0xe3c
    274a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    274e:	6818      	ldr	r0, [r3, #0]
    2750:	f640 6320 	movw	r3, #3616	; 0xe20
    2754:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2758:	781b      	ldrb	r3, [r3, #0]
    275a:	4619      	mov	r1, r3
    275c:	f241 0368 	movw	r3, #4200	; 0x1068
    2760:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2764:	e9d3 2300 	ldrd	r2, r3, [r3]
    2768:	460b      	mov	r3, r1
    276a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    276e:	440b      	add	r3, r1
    2770:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2774:	440b      	add	r3, r1
    2776:	4403      	add	r3, r0
    2778:	f103 0308 	add.w	r3, r3, #8
    277c:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    2780:	f04f 0000 	mov.w	r0, #0
    2784:	ea40 0101 	orr.w	r1, r0, r1
    2788:	7199      	strb	r1, [r3, #6]
    278a:	ea4f 2112 	mov.w	r1, r2, lsr #8
    278e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2792:	f04f 0000 	mov.w	r0, #0
    2796:	ea40 0101 	orr.w	r1, r0, r1
    279a:	71d9      	strb	r1, [r3, #7]
    279c:	ea4f 4112 	mov.w	r1, r2, lsr #16
    27a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    27a4:	f04f 0000 	mov.w	r0, #0
    27a8:	ea40 0101 	orr.w	r1, r0, r1
    27ac:	7219      	strb	r1, [r3, #8]
    27ae:	ea4f 6212 	mov.w	r2, r2, lsr #24
    27b2:	f04f 0100 	mov.w	r1, #0
    27b6:	ea41 0202 	orr.w	r2, r1, r2
    27ba:	725a      	strb	r2, [r3, #9]
	log_packet_ptr->logs[log_counter].task_status = gmc_status;
    27bc:	f640 633c 	movw	r3, #3644	; 0xe3c
    27c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27c4:	6818      	ldr	r0, [r3, #0]
    27c6:	f640 6320 	movw	r3, #3616	; 0xe20
    27ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27ce:	781b      	ldrb	r3, [r3, #0]
    27d0:	461a      	mov	r2, r3
    27d2:	f640 6352 	movw	r3, #3666	; 0xe52
    27d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27da:	8819      	ldrh	r1, [r3, #0]
    27dc:	4613      	mov	r3, r2
    27de:	ea4f 0383 	mov.w	r3, r3, lsl #2
    27e2:	4413      	add	r3, r2
    27e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    27e8:	4413      	add	r3, r2
    27ea:	4403      	add	r3, r0
    27ec:	f103 0310 	add.w	r3, r3, #16
    27f0:	f001 02ff 	and.w	r2, r1, #255	; 0xff
    27f4:	f04f 0000 	mov.w	r0, #0
    27f8:	ea40 0202 	orr.w	r2, r0, r2
    27fc:	71da      	strb	r2, [r3, #7]
    27fe:	ea4f 2211 	mov.w	r2, r1, lsr #8
    2802:	b292      	uxth	r2, r2
    2804:	f04f 0100 	mov.w	r1, #0
    2808:	ea41 0202 	orr.w	r2, r1, r2
    280c:	721a      	strb	r2, [r3, #8]
	log_counter++;
    280e:	f640 6320 	movw	r3, #3616	; 0xe20
    2812:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2816:	781b      	ldrb	r3, [r3, #0]
    2818:	f103 0301 	add.w	r3, r3, #1
    281c:	b2da      	uxtb	r2, r3
    281e:	f640 6320 	movw	r3, #3616	; 0xe20
    2822:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2826:	701a      	strb	r2, [r3, #0]
	TMR_clear_int(&gmc_timer);
    2828:	f241 0058 	movw	r0, #4184	; 0x1058
    282c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2830:	f002 faa0 	bl	4d74 <TMR_clear_int>
}
    2834:	bd80      	pop	{r7, pc}
    2836:	bf00      	nop

00002838 <COMMS_ISR>:

void COMMS_ISR(){
    2838:	b580      	push	{r7, lr}
    283a:	af00      	add	r7, sp, #0
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    283c:	f241 0278 	movw	r2, #4216	; 0x1078
    2840:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2844:	f241 0368 	movw	r3, #4200	; 0x1068
    2848:	f2c2 0300 	movt	r3, #8192	; 0x2000
    284c:	4610      	mov	r0, r2
    284e:	4619      	mov	r1, r3
    2850:	f7ff fcfa 	bl	2248 <MSS_TIM64_get_current_value>
	comms_status = get_comms();
    2854:	f7ff fa1c 	bl	1c90 <get_comms>
    2858:	4603      	mov	r3, r0
    285a:	461a      	mov	r2, r3
    285c:	f241 03e0 	movw	r3, #4320	; 0x10e0
    2860:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2864:	801a      	strh	r2, [r3, #0]
	if(log_counter >= 10) {
    2866:	f640 6320 	movw	r3, #3616	; 0xe20
    286a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    286e:	781b      	ldrb	r3, [r3, #0]
    2870:	2b09      	cmp	r3, #9
    2872:	d901      	bls.n	2878 <COMMS_ISR+0x40>
		form_log_packet();
    2874:	f7ff fd00 	bl	2278 <form_log_packet>
	}
	log_packet_ptr->logs[log_counter].task_id = COMMS_TASK_ID;
    2878:	f640 633c 	movw	r3, #3644	; 0xe3c
    287c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2880:	6819      	ldr	r1, [r3, #0]
    2882:	f640 6320 	movw	r3, #3616	; 0xe20
    2886:	f2c2 0300 	movt	r3, #8192	; 0x2000
    288a:	781b      	ldrb	r3, [r3, #0]
    288c:	461a      	mov	r2, r3
    288e:	4613      	mov	r3, r2
    2890:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2894:	4413      	add	r3, r2
    2896:	ea4f 0343 	mov.w	r3, r3, lsl #1
    289a:	4413      	add	r3, r2
    289c:	440b      	add	r3, r1
    289e:	f103 0316 	add.w	r3, r3, #22
    28a2:	f04f 0204 	mov.w	r2, #4
    28a6:	701a      	strb	r2, [r3, #0]
	log_packet_ptr->logs[log_counter].time_H = current_time_upper;
    28a8:	f640 633c 	movw	r3, #3644	; 0xe3c
    28ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28b0:	6818      	ldr	r0, [r3, #0]
    28b2:	f640 6320 	movw	r3, #3616	; 0xe20
    28b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28ba:	781b      	ldrb	r3, [r3, #0]
    28bc:	4619      	mov	r1, r3
    28be:	f241 0378 	movw	r3, #4216	; 0x1078
    28c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28c6:	e9d3 2300 	ldrd	r2, r3, [r3]
    28ca:	460b      	mov	r3, r1
    28cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    28d0:	440b      	add	r3, r1
    28d2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    28d6:	440b      	add	r3, r1
    28d8:	4403      	add	r3, r0
    28da:	f103 0308 	add.w	r3, r3, #8
    28de:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    28e2:	f04f 0000 	mov.w	r0, #0
    28e6:	ea40 0101 	orr.w	r1, r0, r1
    28ea:	7299      	strb	r1, [r3, #10]
    28ec:	ea4f 2112 	mov.w	r1, r2, lsr #8
    28f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    28f4:	f04f 0000 	mov.w	r0, #0
    28f8:	ea40 0101 	orr.w	r1, r0, r1
    28fc:	72d9      	strb	r1, [r3, #11]
    28fe:	ea4f 4112 	mov.w	r1, r2, lsr #16
    2902:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2906:	f04f 0000 	mov.w	r0, #0
    290a:	ea40 0101 	orr.w	r1, r0, r1
    290e:	7319      	strb	r1, [r3, #12]
    2910:	ea4f 6212 	mov.w	r2, r2, lsr #24
    2914:	f04f 0100 	mov.w	r1, #0
    2918:	ea41 0202 	orr.w	r2, r1, r2
    291c:	735a      	strb	r2, [r3, #13]
	log_packet_ptr->logs[log_counter].time_L = current_time_lower;
    291e:	f640 633c 	movw	r3, #3644	; 0xe3c
    2922:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2926:	6818      	ldr	r0, [r3, #0]
    2928:	f640 6320 	movw	r3, #3616	; 0xe20
    292c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2930:	781b      	ldrb	r3, [r3, #0]
    2932:	4619      	mov	r1, r3
    2934:	f241 0368 	movw	r3, #4200	; 0x1068
    2938:	f2c2 0300 	movt	r3, #8192	; 0x2000
    293c:	e9d3 2300 	ldrd	r2, r3, [r3]
    2940:	460b      	mov	r3, r1
    2942:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2946:	440b      	add	r3, r1
    2948:	ea4f 0343 	mov.w	r3, r3, lsl #1
    294c:	440b      	add	r3, r1
    294e:	4403      	add	r3, r0
    2950:	f103 0308 	add.w	r3, r3, #8
    2954:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    2958:	f04f 0000 	mov.w	r0, #0
    295c:	ea40 0101 	orr.w	r1, r0, r1
    2960:	7199      	strb	r1, [r3, #6]
    2962:	ea4f 2112 	mov.w	r1, r2, lsr #8
    2966:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    296a:	f04f 0000 	mov.w	r0, #0
    296e:	ea40 0101 	orr.w	r1, r0, r1
    2972:	71d9      	strb	r1, [r3, #7]
    2974:	ea4f 4112 	mov.w	r1, r2, lsr #16
    2978:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    297c:	f04f 0000 	mov.w	r0, #0
    2980:	ea40 0101 	orr.w	r1, r0, r1
    2984:	7219      	strb	r1, [r3, #8]
    2986:	ea4f 6212 	mov.w	r2, r2, lsr #24
    298a:	f04f 0100 	mov.w	r1, #0
    298e:	ea41 0202 	orr.w	r2, r1, r2
    2992:	725a      	strb	r2, [r3, #9]
	log_packet_ptr->logs[log_counter].task_status = comms_status;
    2994:	f640 633c 	movw	r3, #3644	; 0xe3c
    2998:	f2c2 0300 	movt	r3, #8192	; 0x2000
    299c:	6818      	ldr	r0, [r3, #0]
    299e:	f640 6320 	movw	r3, #3616	; 0xe20
    29a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29a6:	781b      	ldrb	r3, [r3, #0]
    29a8:	461a      	mov	r2, r3
    29aa:	f241 03e0 	movw	r3, #4320	; 0x10e0
    29ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29b2:	8819      	ldrh	r1, [r3, #0]
    29b4:	4613      	mov	r3, r2
    29b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    29ba:	4413      	add	r3, r2
    29bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    29c0:	4413      	add	r3, r2
    29c2:	4403      	add	r3, r0
    29c4:	f103 0310 	add.w	r3, r3, #16
    29c8:	f001 02ff 	and.w	r2, r1, #255	; 0xff
    29cc:	f04f 0000 	mov.w	r0, #0
    29d0:	ea40 0202 	orr.w	r2, r0, r2
    29d4:	71da      	strb	r2, [r3, #7]
    29d6:	ea4f 2211 	mov.w	r2, r1, lsr #8
    29da:	b292      	uxth	r2, r2
    29dc:	f04f 0100 	mov.w	r1, #0
    29e0:	ea41 0202 	orr.w	r2, r1, r2
    29e4:	721a      	strb	r2, [r3, #8]
	log_counter++;
    29e6:	f640 6320 	movw	r3, #3616	; 0xe20
    29ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29ee:	781b      	ldrb	r3, [r3, #0]
    29f0:	f103 0301 	add.w	r3, r3, #1
    29f4:	b2da      	uxtb	r2, r3
    29f6:	f640 6320 	movw	r3, #3616	; 0xe20
    29fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29fe:	701a      	strb	r2, [r3, #0]
	TMR_clear_int(&comms_timer);
    2a00:	f640 6034 	movw	r0, #3636	; 0xe34
    2a04:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2a08:	f002 f9b4 	bl	4d74 <TMR_clear_int>
}
    2a0c:	bd80      	pop	{r7, pc}
    2a0e:	bf00      	nop

00002a10 <THER_ISR>:

void THER_ISR(){
    2a10:	b580      	push	{r7, lr}
    2a12:	af00      	add	r7, sp, #0
	MSS_TIM64_get_current_value(&current_time_upper,&current_time_lower);
    2a14:	f241 0278 	movw	r2, #4216	; 0x1078
    2a18:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2a1c:	f241 0368 	movw	r3, #4200	; 0x1068
    2a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a24:	4610      	mov	r0, r2
    2a26:	4619      	mov	r1, r3
    2a28:	f7ff fc0e 	bl	2248 <MSS_TIM64_get_current_value>
	therm_status =  get_temp();
    2a2c:	f7fe fc6a 	bl	1304 <get_temp>
    2a30:	4603      	mov	r3, r0
    2a32:	461a      	mov	r2, r3
    2a34:	f640 6338 	movw	r3, #3640	; 0xe38
    2a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a3c:	801a      	strh	r2, [r3, #0]
	if(log_counter >= 10) {
    2a3e:	f640 6320 	movw	r3, #3616	; 0xe20
    2a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a46:	781b      	ldrb	r3, [r3, #0]
    2a48:	2b09      	cmp	r3, #9
    2a4a:	d901      	bls.n	2a50 <THER_ISR+0x40>
		form_log_packet();
    2a4c:	f7ff fc14 	bl	2278 <form_log_packet>
	}
	log_packet_ptr->logs[log_counter].task_id = THERMISTOR_TASK_ID;
    2a50:	f640 633c 	movw	r3, #3644	; 0xe3c
    2a54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a58:	6819      	ldr	r1, [r3, #0]
    2a5a:	f640 6320 	movw	r3, #3616	; 0xe20
    2a5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a62:	781b      	ldrb	r3, [r3, #0]
    2a64:	461a      	mov	r2, r3
    2a66:	4613      	mov	r3, r2
    2a68:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2a6c:	4413      	add	r3, r2
    2a6e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2a72:	4413      	add	r3, r2
    2a74:	440b      	add	r3, r1
    2a76:	f103 0316 	add.w	r3, r3, #22
    2a7a:	f04f 0201 	mov.w	r2, #1
    2a7e:	701a      	strb	r2, [r3, #0]
	log_packet_ptr->logs[log_counter].time_H = current_time_upper;
    2a80:	f640 633c 	movw	r3, #3644	; 0xe3c
    2a84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a88:	6818      	ldr	r0, [r3, #0]
    2a8a:	f640 6320 	movw	r3, #3616	; 0xe20
    2a8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a92:	781b      	ldrb	r3, [r3, #0]
    2a94:	4619      	mov	r1, r3
    2a96:	f241 0378 	movw	r3, #4216	; 0x1078
    2a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
    2aa2:	460b      	mov	r3, r1
    2aa4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2aa8:	440b      	add	r3, r1
    2aaa:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2aae:	440b      	add	r3, r1
    2ab0:	4403      	add	r3, r0
    2ab2:	f103 0308 	add.w	r3, r3, #8
    2ab6:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    2aba:	f04f 0000 	mov.w	r0, #0
    2abe:	ea40 0101 	orr.w	r1, r0, r1
    2ac2:	7299      	strb	r1, [r3, #10]
    2ac4:	ea4f 2112 	mov.w	r1, r2, lsr #8
    2ac8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2acc:	f04f 0000 	mov.w	r0, #0
    2ad0:	ea40 0101 	orr.w	r1, r0, r1
    2ad4:	72d9      	strb	r1, [r3, #11]
    2ad6:	ea4f 4112 	mov.w	r1, r2, lsr #16
    2ada:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2ade:	f04f 0000 	mov.w	r0, #0
    2ae2:	ea40 0101 	orr.w	r1, r0, r1
    2ae6:	7319      	strb	r1, [r3, #12]
    2ae8:	ea4f 6212 	mov.w	r2, r2, lsr #24
    2aec:	f04f 0100 	mov.w	r1, #0
    2af0:	ea41 0202 	orr.w	r2, r1, r2
    2af4:	735a      	strb	r2, [r3, #13]
	log_packet_ptr->logs[log_counter].time_L = current_time_lower;
    2af6:	f640 633c 	movw	r3, #3644	; 0xe3c
    2afa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2afe:	6818      	ldr	r0, [r3, #0]
    2b00:	f640 6320 	movw	r3, #3616	; 0xe20
    2b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b08:	781b      	ldrb	r3, [r3, #0]
    2b0a:	4619      	mov	r1, r3
    2b0c:	f241 0368 	movw	r3, #4200	; 0x1068
    2b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b14:	e9d3 2300 	ldrd	r2, r3, [r3]
    2b18:	460b      	mov	r3, r1
    2b1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2b1e:	440b      	add	r3, r1
    2b20:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2b24:	440b      	add	r3, r1
    2b26:	4403      	add	r3, r0
    2b28:	f103 0308 	add.w	r3, r3, #8
    2b2c:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    2b30:	f04f 0000 	mov.w	r0, #0
    2b34:	ea40 0101 	orr.w	r1, r0, r1
    2b38:	7199      	strb	r1, [r3, #6]
    2b3a:	ea4f 2112 	mov.w	r1, r2, lsr #8
    2b3e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2b42:	f04f 0000 	mov.w	r0, #0
    2b46:	ea40 0101 	orr.w	r1, r0, r1
    2b4a:	71d9      	strb	r1, [r3, #7]
    2b4c:	ea4f 4112 	mov.w	r1, r2, lsr #16
    2b50:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    2b54:	f04f 0000 	mov.w	r0, #0
    2b58:	ea40 0101 	orr.w	r1, r0, r1
    2b5c:	7219      	strb	r1, [r3, #8]
    2b5e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    2b62:	f04f 0100 	mov.w	r1, #0
    2b66:	ea41 0202 	orr.w	r2, r1, r2
    2b6a:	725a      	strb	r2, [r3, #9]
	log_packet_ptr->logs[log_counter].task_status = therm_status;
    2b6c:	f640 633c 	movw	r3, #3644	; 0xe3c
    2b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b74:	6818      	ldr	r0, [r3, #0]
    2b76:	f640 6320 	movw	r3, #3616	; 0xe20
    2b7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b7e:	781b      	ldrb	r3, [r3, #0]
    2b80:	461a      	mov	r2, r3
    2b82:	f640 6338 	movw	r3, #3640	; 0xe38
    2b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b8a:	8819      	ldrh	r1, [r3, #0]
    2b8c:	4613      	mov	r3, r2
    2b8e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2b92:	4413      	add	r3, r2
    2b94:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2b98:	4413      	add	r3, r2
    2b9a:	4403      	add	r3, r0
    2b9c:	f103 0310 	add.w	r3, r3, #16
    2ba0:	f001 02ff 	and.w	r2, r1, #255	; 0xff
    2ba4:	f04f 0000 	mov.w	r0, #0
    2ba8:	ea40 0202 	orr.w	r2, r0, r2
    2bac:	71da      	strb	r2, [r3, #7]
    2bae:	ea4f 2211 	mov.w	r2, r1, lsr #8
    2bb2:	b292      	uxth	r2, r2
    2bb4:	f04f 0100 	mov.w	r1, #0
    2bb8:	ea41 0202 	orr.w	r2, r1, r2
    2bbc:	721a      	strb	r2, [r3, #8]
	log_counter++;
    2bbe:	f640 6320 	movw	r3, #3616	; 0xe20
    2bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bc6:	781b      	ldrb	r3, [r3, #0]
    2bc8:	f103 0301 	add.w	r3, r3, #1
    2bcc:	b2da      	uxtb	r2, r3
    2bce:	f640 6320 	movw	r3, #3616	; 0xe20
    2bd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bd6:	701a      	strb	r2, [r3, #0]
	TMR_clear_int(&temp_timer);
    2bd8:	f241 0060 	movw	r0, #4192	; 0x1060
    2bdc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2be0:	f002 f8c8 	bl	4d74 <TMR_clear_int>
}
    2be4:	bd80      	pop	{r7, pc}
    2be6:	bf00      	nop

00002be8 <SD_ISR>:

void SD_ISR(){
    2be8:	b580      	push	{r7, lr}
    2bea:	af00      	add	r7, sp, #0
	get_sd_data();
    2bec:	f7fe fd38 	bl	1660 <get_sd_data>
	if(hk_partition.read_pointer < hk_partition.write_pointer && store_in_sd_card == 0){
    2bf0:	f241 03ac 	movw	r3, #4268	; 0x10ac
    2bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bf8:	689a      	ldr	r2, [r3, #8]
    2bfa:	f241 03ac 	movw	r3, #4268	; 0x10ac
    2bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c02:	68db      	ldr	r3, [r3, #12]
    2c04:	429a      	cmp	r2, r3
    2c06:	d208      	bcs.n	2c1a <SD_ISR+0x32>
    2c08:	f240 0319 	movw	r3, #25
    2c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c10:	781b      	ldrb	r3, [r3, #0]
    2c12:	2b00      	cmp	r3, #0
    2c14:	d101      	bne.n	2c1a <SD_ISR+0x32>
		get_sd_data();
    2c16:	f7fe fd23 	bl	1660 <get_sd_data>
	}

	TMR_clear_int(&sd_timer);
    2c1a:	f241 0070 	movw	r0, #4208	; 0x1070
    2c1e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2c22:	f002 f8a7 	bl	4d74 <TMR_clear_int>
}
    2c26:	bd80      	pop	{r7, pc}

00002c28 <get_cmd>:
void timer_ena(){
//	NVIC_EnableIRQ(FabricIrq4_IRQn);
	NVIC_EnableIRQ(FabricIrq5_IRQn);
}

void get_cmd(uint8_t* cmd, uint8_t src){
    2c28:	b580      	push	{r7, lr}
    2c2a:	b082      	sub	sp, #8
    2c2c:	af00      	add	r7, sp, #0
    2c2e:	6078      	str	r0, [r7, #4]
    2c30:	460b      	mov	r3, r1
    2c32:	70fb      	strb	r3, [r7, #3]

	rx_cmd_pkt = (rx_cmd_t*) cmd;
    2c34:	687a      	ldr	r2, [r7, #4]
    2c36:	f241 0380 	movw	r3, #4224	; 0x1080
    2c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c3e:	601a      	str	r2, [r3, #0]

	if(cmd_valid(rx_cmd_pkt, src)){
    2c40:	f241 0380 	movw	r3, #4224	; 0x1080
    2c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c48:	681a      	ldr	r2, [r3, #0]
    2c4a:	78fb      	ldrb	r3, [r7, #3]
    2c4c:	4610      	mov	r0, r2
    2c4e:	4619      	mov	r1, r3
    2c50:	f000 f8ba 	bl	2dc8 <cmd_valid>
    2c54:	4603      	mov	r3, r0
    2c56:	2b00      	cmp	r3, #0
    2c58:	d026      	beq.n	2ca8 <get_cmd+0x80>
		cmd_engine(rx_cmd_pkt);
    2c5a:	f241 0380 	movw	r3, #4224	; 0x1080
    2c5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c62:	681b      	ldr	r3, [r3, #0]
    2c64:	4618      	mov	r0, r3
    2c66:	f000 f8cd 	bl	2e04 <cmd_engine>
		if(src == 0){
    2c6a:	78fb      	ldrb	r3, [r7, #3]
    2c6c:	2b00      	cmp	r3, #0
    2c6e:	d10d      	bne.n	2c8c <get_cmd+0x64>
			cmd_rs485_succ_count++;
    2c70:	f240 032c 	movw	r3, #44	; 0x2c
    2c74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c78:	781b      	ldrb	r3, [r3, #0]
    2c7a:	f103 0301 	add.w	r3, r3, #1
    2c7e:	b2da      	uxtb	r2, r3
    2c80:	f240 032c 	movw	r3, #44	; 0x2c
    2c84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c88:	701a      	strb	r2, [r3, #0]
		}
		else{
			cmd_succ_count++;
    2c8a:	e02b      	b.n	2ce4 <get_cmd+0xbc>
    2c8c:	f240 032a 	movw	r3, #42	; 0x2a
    2c90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c94:	781b      	ldrb	r3, [r3, #0]
    2c96:	f103 0301 	add.w	r3, r3, #1
    2c9a:	b2da      	uxtb	r2, r3
    2c9c:	f240 032a 	movw	r3, #42	; 0x2a
    2ca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ca4:	701a      	strb	r2, [r3, #0]
    2ca6:	e01d      	b.n	2ce4 <get_cmd+0xbc>
		}


	}
	else{
		if(src == 0){
    2ca8:	78fb      	ldrb	r3, [r7, #3]
    2caa:	2b00      	cmp	r3, #0
    2cac:	d10d      	bne.n	2cca <get_cmd+0xa2>
			cmd_rs485_fail_count++;
    2cae:	f240 032d 	movw	r3, #45	; 0x2d
    2cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cb6:	781b      	ldrb	r3, [r3, #0]
    2cb8:	f103 0301 	add.w	r3, r3, #1
    2cbc:	b2da      	uxtb	r2, r3
    2cbe:	f240 032d 	movw	r3, #45	; 0x2d
    2cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cc6:	701a      	strb	r2, [r3, #0]
    2cc8:	e00c      	b.n	2ce4 <get_cmd+0xbc>
		}
		else{
			cmd_reject_count++;
    2cca:	f240 032b 	movw	r3, #43	; 0x2b
    2cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2cd2:	781b      	ldrb	r3, [r3, #0]
    2cd4:	f103 0301 	add.w	r3, r3, #1
    2cd8:	b2da      	uxtb	r2, r3
    2cda:	f240 032b 	movw	r3, #43	; 0x2b
    2cde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ce2:	701a      	strb	r2, [r3, #0]
		}

	}
}
    2ce4:	f107 0708 	add.w	r7, r7, #8
    2ce8:	46bd      	mov	sp, r7
    2cea:	bd80      	pop	{r7, pc}

00002cec <main>:
	vGetPktStruct(init, (void*) init_pkt, sizeof(init_packet_t));
//	MSS_UART_polled_tx(&g_mss_uart0, data, sizeof(init_packet_t));

}

int main(){
    2cec:	b580      	push	{r7, lr}
    2cee:	b08a      	sub	sp, #40	; 0x28
    2cf0:	af00      	add	r7, sp, #0
//adf_init
	//gmc_init
	//sd_init
	//pslv_interface_init
	//interface_init
	MSS_GPIO_init();
    2cf2:	f001 ff73 	bl	4bdc <MSS_GPIO_init>
	MSS_GPIO_config(MSS_GPIO_2, MSS_GPIO_OUTPUT_MODE);
    2cf6:	f04f 0002 	mov.w	r0, #2
    2cfa:	f04f 0105 	mov.w	r1, #5
    2cfe:	f001 ffc3 	bl	4c88 <MSS_GPIO_config>
	while(1){
		MSS_GPIO_set_output(MSS_GPIO_2, 1);
    2d02:	f04f 0002 	mov.w	r0, #2
    2d06:	f04f 0101 	mov.w	r1, #1
    2d0a:	f001 ffdb 	bl	4cc4 <MSS_GPIO_set_output>
		uint8_t i = 0;
    2d0e:	f04f 0300 	mov.w	r3, #0
    2d12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		for(;i<50;i++){
    2d16:	e005      	b.n	2d24 <main+0x38>
    2d18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    2d1c:	f103 0301 	add.w	r3, r3, #1
    2d20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    2d24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    2d28:	2b31      	cmp	r3, #49	; 0x31
    2d2a:	d9f5      	bls.n	2d18 <main+0x2c>

		}
		MSS_GPIO_set_output(MSS_GPIO_2, 0);
    2d2c:	f04f 0002 	mov.w	r0, #2
    2d30:	f04f 0100 	mov.w	r1, #0
    2d34:	f001 ffc6 	bl	4cc4 <MSS_GPIO_set_output>
	}
    2d38:	e7e3      	b.n	2d02 <main+0x16>
    2d3a:	bf00      	nop

00002d3c <FabricIrq0_IRQHandler>:
    return 0;

}

void FabricIrq0_IRQHandler(void)
{
    2d3c:	b580      	push	{r7, lr}
    2d3e:	af00      	add	r7, sp, #0
    I2C_isr(&g_core_i2c0);
    2d40:	f240 00d4 	movw	r0, #212	; 0xd4
    2d44:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2d48:	f002 fcb8 	bl	56bc <I2C_isr>
}
    2d4c:	bd80      	pop	{r7, pc}
    2d4e:	bf00      	nop

00002d50 <FabricIrq1_IRQHandler>:

void FabricIrq1_IRQHandler(void)
{
    2d50:	b580      	push	{r7, lr}
    2d52:	af00      	add	r7, sp, #0
    I2C_isr(&g_core_i2c1);
    2d54:	f240 1040 	movw	r0, #320	; 0x140
    2d58:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2d5c:	f002 fcae 	bl	56bc <I2C_isr>
}
    2d60:	bd80      	pop	{r7, pc}
    2d62:	bf00      	nop

00002d64 <FabricIrq2_IRQHandler>:

void FabricIrq2_IRQHandler(void)
{
    2d64:	b580      	push	{r7, lr}
    2d66:	af00      	add	r7, sp, #0
    I2C_isr(&counter_i2c);
    2d68:	f640 40e8 	movw	r0, #3304	; 0xce8
    2d6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2d70:	f002 fca4 	bl	56bc <I2C_isr>
}
    2d74:	bd80      	pop	{r7, pc}
    2d76:	bf00      	nop

00002d78 <FabricIrq3_IRQHandler>:

void FabricIrq3_IRQHandler(void)
{
    2d78:	b580      	push	{r7, lr}
    2d7a:	af00      	add	r7, sp, #0
    I2C_isr(&g_core_i2c3);
    2d7c:	f240 2064 	movw	r0, #612	; 0x264
    2d80:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2d84:	f002 fc9a 	bl	56bc <I2C_isr>
}
    2d88:	bd80      	pop	{r7, pc}
    2d8a:	bf00      	nop

00002d8c <FabricIrq4_IRQHandler>:

void FabricIrq4_IRQHandler(void)
{
    2d8c:	b580      	push	{r7, lr}
    2d8e:	af00      	add	r7, sp, #0
    HK_ISR();
    2d90:	f7ff fb7a 	bl	2488 <HK_ISR>

}
    2d94:	bd80      	pop	{r7, pc}
    2d96:	bf00      	nop

00002d98 <FabricIrq5_IRQHandler>:

void FabricIrq5_IRQHandler(void)
{
    2d98:	b580      	push	{r7, lr}
    2d9a:	af00      	add	r7, sp, #0
    COMMS_ISR();
    2d9c:	f7ff fd4c 	bl	2838 <COMMS_ISR>
}
    2da0:	bd80      	pop	{r7, pc}
    2da2:	bf00      	nop

00002da4 <FabricIrq6_IRQHandler>:

void FabricIrq6_IRQHandler(void)
{
    2da4:	b580      	push	{r7, lr}
    2da6:	af00      	add	r7, sp, #0
    THER_ISR();
    2da8:	f7ff fe32 	bl	2a10 <THER_ISR>
}
    2dac:	bd80      	pop	{r7, pc}
    2dae:	bf00      	nop

00002db0 <FabricIrq7_IRQHandler>:

void FabricIrq7_IRQHandler(void)
{
    2db0:	b580      	push	{r7, lr}
    2db2:	af00      	add	r7, sp, #0
    SD_ISR();
    2db4:	f7ff ff18 	bl	2be8 <SD_ISR>
}
    2db8:	bd80      	pop	{r7, pc}
    2dba:	bf00      	nop

00002dbc <FabricIrq8_IRQHandler>:

void FabricIrq8_IRQHandler(void)
{
    2dbc:	b580      	push	{r7, lr}
    2dbe:	af00      	add	r7, sp, #0
    GMC_ISR();
    2dc0:	f7ff fc4e 	bl	2660 <GMC_ISR>
}
    2dc4:	bd80      	pop	{r7, pc}
    2dc6:	bf00      	nop

00002dc8 <cmd_valid>:
    2dc8:	b480      	push	{r7}
    2dca:	b083      	sub	sp, #12
    2dcc:	af00      	add	r7, sp, #0
    2dce:	6078      	str	r0, [r7, #4]
    2dd0:	460b      	mov	r3, r1
    2dd2:	70fb      	strb	r3, [r7, #3]
    2dd4:	687b      	ldr	r3, [r7, #4]
    2dd6:	781b      	ldrb	r3, [r3, #0]
    2dd8:	f103 33ff 	add.w	r3, r3, #4294967295
    2ddc:	2b00      	cmp	r3, #0
    2dde:	db08      	blt.n	2df2 <cmd_valid+0x2a>
    2de0:	687b      	ldr	r3, [r7, #4]
    2de2:	781b      	ldrb	r3, [r3, #0]
    2de4:	f103 33ff 	add.w	r3, r3, #4294967295
    2de8:	2b05      	cmp	r3, #5
    2dea:	dc02      	bgt.n	2df2 <cmd_valid+0x2a>
    2dec:	f04f 0301 	mov.w	r3, #1
    2df0:	e001      	b.n	2df6 <cmd_valid+0x2e>
    2df2:	f04f 0300 	mov.w	r3, #0
    2df6:	4618      	mov	r0, r3
    2df8:	f107 070c 	add.w	r7, r7, #12
    2dfc:	46bd      	mov	sp, r7
    2dfe:	bc80      	pop	{r7}
    2e00:	4770      	bx	lr
    2e02:	bf00      	nop

00002e04 <cmd_engine>:
    2e04:	b580      	push	{r7, lr}
    2e06:	b082      	sub	sp, #8
    2e08:	af00      	add	r7, sp, #0
    2e0a:	6078      	str	r0, [r7, #4]
    2e0c:	687b      	ldr	r3, [r7, #4]
    2e0e:	781b      	ldrb	r3, [r3, #0]
    2e10:	f103 31ff 	add.w	r1, r3, #4294967295
    2e14:	f241 02e4 	movw	r2, #4324	; 0x10e4
    2e18:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2e1c:	460b      	mov	r3, r1
    2e1e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2e22:	ebc1 0303 	rsb	r3, r1, r3
    2e26:	4413      	add	r3, r2
    2e28:	78da      	ldrb	r2, [r3, #3]
    2e2a:	7919      	ldrb	r1, [r3, #4]
    2e2c:	ea4f 2101 	mov.w	r1, r1, lsl #8
    2e30:	ea41 0202 	orr.w	r2, r1, r2
    2e34:	7959      	ldrb	r1, [r3, #5]
    2e36:	ea4f 4101 	mov.w	r1, r1, lsl #16
    2e3a:	ea41 0202 	orr.w	r2, r1, r2
    2e3e:	799b      	ldrb	r3, [r3, #6]
    2e40:	ea4f 6303 	mov.w	r3, r3, lsl #24
    2e44:	ea43 0302 	orr.w	r3, r3, r2
    2e48:	6878      	ldr	r0, [r7, #4]
    2e4a:	4798      	blx	r3
    2e4c:	f107 0708 	add.w	r7, r7, #8
    2e50:	46bd      	mov	sp, r7
    2e52:	bd80      	pop	{r7, pc}

00002e54 <GPIO1_IRQHandler>:
    2e54:	b580      	push	{r7, lr}
    2e56:	b084      	sub	sp, #16
    2e58:	af00      	add	r7, sp, #0
    2e5a:	f04f 0300 	mov.w	r3, #0
    2e5e:	817b      	strh	r3, [r7, #10]
    2e60:	f04f 0301 	mov.w	r3, #1
    2e64:	813b      	strh	r3, [r7, #8]
    2e66:	f04f 03ff 	mov.w	r3, #255	; 0xff
    2e6a:	80bb      	strh	r3, [r7, #4]
    2e6c:	f245 000c 	movw	r0, #20492	; 0x500c
    2e70:	f2c5 0000 	movt	r0, #20480	; 0x5000
    2e74:	f000 fef2 	bl	3c5c <HW_get_16bit_reg>
    2e78:	4603      	mov	r3, r0
    2e7a:	81bb      	strh	r3, [r7, #12]
    2e7c:	f245 0010 	movw	r0, #20496	; 0x5010
    2e80:	f2c5 0000 	movt	r0, #20480	; 0x5000
    2e84:	f000 feea 	bl	3c5c <HW_get_16bit_reg>
    2e88:	4603      	mov	r3, r0
    2e8a:	81fb      	strh	r3, [r7, #14]
    2e8c:	f240 0319 	movw	r3, #25
    2e90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e94:	f04f 0201 	mov.w	r2, #1
    2e98:	701a      	strb	r2, [r3, #0]
    2e9a:	f04f 0001 	mov.w	r0, #1
    2e9e:	f001 ff49 	bl	4d34 <MSS_GPIO_clear_irq>
    2ea2:	f107 0710 	add.w	r7, r7, #16
    2ea6:	46bd      	mov	sp, r7
    2ea8:	bd80      	pop	{r7, pc}
    2eaa:	bf00      	nop

00002eac <GPIO3_IRQHandler>:
    2eac:	b580      	push	{r7, lr}
    2eae:	b08a      	sub	sp, #40	; 0x28
    2eb0:	af00      	add	r7, sp, #0
    2eb2:	f04f 0300 	mov.w	r3, #0
    2eb6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    2eba:	f240 0335 	movw	r3, #53	; 0x35
    2ebe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ec2:	781b      	ldrb	r3, [r3, #0]
    2ec4:	f103 0301 	add.w	r3, r3, #1
    2ec8:	b2da      	uxtb	r2, r3
    2eca:	f240 0335 	movw	r3, #53	; 0x35
    2ece:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ed2:	701a      	strb	r2, [r3, #0]
    2ed4:	f240 0335 	movw	r3, #53	; 0x35
    2ed8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2edc:	781b      	ldrb	r3, [r3, #0]
    2ede:	2b05      	cmp	r3, #5
    2ee0:	d103      	bne.n	2eea <GPIO3_IRQHandler+0x3e>
    2ee2:	f04f 0303 	mov.w	r3, #3
    2ee6:	713b      	strb	r3, [r7, #4]
    2ee8:	e002      	b.n	2ef0 <GPIO3_IRQHandler+0x44>
    2eea:	f04f 0301 	mov.w	r3, #1
    2eee:	713b      	strb	r3, [r7, #4]
    2ef0:	f107 0304 	add.w	r3, r7, #4
    2ef4:	4618      	mov	r0, r3
    2ef6:	f04f 0100 	mov.w	r1, #0
    2efa:	f7ff fe95 	bl	2c28 <get_cmd>
    2efe:	f04f 0003 	mov.w	r0, #3
    2f02:	f001 ff17 	bl	4d34 <MSS_GPIO_clear_irq>
    2f06:	f107 0728 	add.w	r7, r7, #40	; 0x28
    2f0a:	46bd      	mov	sp, r7
    2f0c:	bd80      	pop	{r7, pc}
    2f0e:	bf00      	nop

00002f10 <get_time_vector>:
    2f10:	b590      	push	{r4, r7, lr}
    2f12:	b083      	sub	sp, #12
    2f14:	af00      	add	r7, sp, #0
    2f16:	f04f 0300 	mov.w	r3, #0
    2f1a:	71fb      	strb	r3, [r7, #7]
    2f1c:	e011      	b.n	2f42 <get_time_vector+0x32>
    2f1e:	79fc      	ldrb	r4, [r7, #7]
    2f20:	f24c 000c 	movw	r0, #49164	; 0xc00c
    2f24:	f2c5 0000 	movt	r0, #20480	; 0x5000
    2f28:	f000 feb0 	bl	3c8c <HW_get_8bit_reg>
    2f2c:	4603      	mov	r3, r0
    2f2e:	461a      	mov	r2, r3
    2f30:	f241 03c0 	movw	r3, #4288	; 0x10c0
    2f34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f38:	551a      	strb	r2, [r3, r4]
    2f3a:	79fb      	ldrb	r3, [r7, #7]
    2f3c:	f103 0301 	add.w	r3, r3, #1
    2f40:	71fb      	strb	r3, [r7, #7]
    2f42:	79fb      	ldrb	r3, [r7, #7]
    2f44:	2b1f      	cmp	r3, #31
    2f46:	d9ea      	bls.n	2f1e <get_time_vector+0xe>
    2f48:	f107 070c 	add.w	r7, r7, #12
    2f4c:	46bd      	mov	sp, r7
    2f4e:	bd90      	pop	{r4, r7, pc}

00002f50 <vc_write>:
    2f50:	b580      	push	{r7, lr}
    2f52:	b086      	sub	sp, #24
    2f54:	af02      	add	r7, sp, #8
    2f56:	60f8      	str	r0, [r7, #12]
    2f58:	607a      	str	r2, [r7, #4]
    2f5a:	460a      	mov	r2, r1
    2f5c:	72fa      	strb	r2, [r7, #11]
    2f5e:	70fb      	strb	r3, [r7, #3]
    2f60:	f241 1314 	movw	r3, #4372	; 0x1114
    2f64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f68:	f04f 0200 	mov.w	r2, #0
    2f6c:	701a      	strb	r2, [r3, #0]
    2f6e:	e02f      	b.n	2fd0 <vc_write+0x80>
    2f70:	78fb      	ldrb	r3, [r7, #3]
    2f72:	7afa      	ldrb	r2, [r7, #11]
    2f74:	f04f 0100 	mov.w	r1, #0
    2f78:	9100      	str	r1, [sp, #0]
    2f7a:	68f8      	ldr	r0, [r7, #12]
    2f7c:	4611      	mov	r1, r2
    2f7e:	687a      	ldr	r2, [r7, #4]
    2f80:	f002 f9ec 	bl	535c <I2C_write>
    2f84:	f240 00d4 	movw	r0, #212	; 0xd4
    2f88:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2f8c:	f04f 0100 	mov.w	r1, #0
    2f90:	f002 fb60 	bl	5654 <I2C_wait_complete>
    2f94:	4603      	mov	r3, r0
    2f96:	461a      	mov	r2, r3
    2f98:	f640 6318 	movw	r3, #3608	; 0xe18
    2f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fa0:	701a      	strb	r2, [r3, #0]
    2fa2:	f640 6318 	movw	r3, #3608	; 0xe18
    2fa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2faa:	781b      	ldrb	r3, [r3, #0]
    2fac:	2b00      	cmp	r3, #0
    2fae:	d102      	bne.n	2fb6 <vc_write+0x66>
    2fb0:	f04f 0300 	mov.w	r3, #0
    2fb4:	e018      	b.n	2fe8 <vc_write+0x98>
    2fb6:	f241 1314 	movw	r3, #4372	; 0x1114
    2fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fbe:	781b      	ldrb	r3, [r3, #0]
    2fc0:	f103 0301 	add.w	r3, r3, #1
    2fc4:	b2da      	uxtb	r2, r3
    2fc6:	f241 1314 	movw	r3, #4372	; 0x1114
    2fca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fce:	701a      	strb	r2, [r3, #0]
    2fd0:	f241 1314 	movw	r3, #4372	; 0x1114
    2fd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fd8:	781b      	ldrb	r3, [r3, #0]
    2fda:	2b09      	cmp	r3, #9
    2fdc:	d9c8      	bls.n	2f70 <vc_write+0x20>
    2fde:	f241 1314 	movw	r3, #4372	; 0x1114
    2fe2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fe6:	781b      	ldrb	r3, [r3, #0]
    2fe8:	4618      	mov	r0, r3
    2fea:	f107 0710 	add.w	r7, r7, #16
    2fee:	46bd      	mov	sp, r7
    2ff0:	bd80      	pop	{r7, pc}
    2ff2:	bf00      	nop

00002ff4 <vc_read>:
    2ff4:	b580      	push	{r7, lr}
    2ff6:	b086      	sub	sp, #24
    2ff8:	af02      	add	r7, sp, #8
    2ffa:	60f8      	str	r0, [r7, #12]
    2ffc:	607a      	str	r2, [r7, #4]
    2ffe:	460a      	mov	r2, r1
    3000:	72fa      	strb	r2, [r7, #11]
    3002:	70fb      	strb	r3, [r7, #3]
    3004:	f241 1314 	movw	r3, #4372	; 0x1114
    3008:	f2c2 0300 	movt	r3, #8192	; 0x2000
    300c:	f04f 0200 	mov.w	r2, #0
    3010:	701a      	strb	r2, [r3, #0]
    3012:	e02f      	b.n	3074 <vc_read+0x80>
    3014:	78fb      	ldrb	r3, [r7, #3]
    3016:	7afa      	ldrb	r2, [r7, #11]
    3018:	f04f 0100 	mov.w	r1, #0
    301c:	9100      	str	r1, [sp, #0]
    301e:	68f8      	ldr	r0, [r7, #12]
    3020:	4611      	mov	r1, r2
    3022:	687a      	ldr	r2, [r7, #4]
    3024:	f002 fa0c 	bl	5440 <I2C_read>
    3028:	f240 00d4 	movw	r0, #212	; 0xd4
    302c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3030:	f04f 0100 	mov.w	r1, #0
    3034:	f002 fb0e 	bl	5654 <I2C_wait_complete>
    3038:	4603      	mov	r3, r0
    303a:	461a      	mov	r2, r3
    303c:	f640 6318 	movw	r3, #3608	; 0xe18
    3040:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3044:	701a      	strb	r2, [r3, #0]
    3046:	f640 6318 	movw	r3, #3608	; 0xe18
    304a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    304e:	781b      	ldrb	r3, [r3, #0]
    3050:	2b00      	cmp	r3, #0
    3052:	d102      	bne.n	305a <vc_read+0x66>
    3054:	f04f 0300 	mov.w	r3, #0
    3058:	e018      	b.n	308c <vc_read+0x98>
    305a:	f241 1314 	movw	r3, #4372	; 0x1114
    305e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3062:	781b      	ldrb	r3, [r3, #0]
    3064:	f103 0301 	add.w	r3, r3, #1
    3068:	b2da      	uxtb	r2, r3
    306a:	f241 1314 	movw	r3, #4372	; 0x1114
    306e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3072:	701a      	strb	r2, [r3, #0]
    3074:	f241 1314 	movw	r3, #4372	; 0x1114
    3078:	f2c2 0300 	movt	r3, #8192	; 0x2000
    307c:	781b      	ldrb	r3, [r3, #0]
    307e:	2b09      	cmp	r3, #9
    3080:	d9c8      	bls.n	3014 <vc_read+0x20>
    3082:	f241 1314 	movw	r3, #4372	; 0x1114
    3086:	f2c2 0300 	movt	r3, #8192	; 0x2000
    308a:	781b      	ldrb	r3, [r3, #0]
    308c:	4618      	mov	r0, r3
    308e:	f107 0710 	add.w	r7, r7, #16
    3092:	46bd      	mov	sp, r7
    3094:	bd80      	pop	{r7, pc}
    3096:	bf00      	nop

00003098 <vc_read_reg>:
    3098:	b580      	push	{r7, lr}
    309a:	b084      	sub	sp, #16
    309c:	af00      	add	r7, sp, #0
    309e:	60f8      	str	r0, [r7, #12]
    30a0:	607b      	str	r3, [r7, #4]
    30a2:	460b      	mov	r3, r1
    30a4:	72fb      	strb	r3, [r7, #11]
    30a6:	4613      	mov	r3, r2
    30a8:	72bb      	strb	r3, [r7, #10]
    30aa:	7afa      	ldrb	r2, [r7, #11]
    30ac:	f107 030a 	add.w	r3, r7, #10
    30b0:	68f8      	ldr	r0, [r7, #12]
    30b2:	4611      	mov	r1, r2
    30b4:	461a      	mov	r2, r3
    30b6:	f04f 0301 	mov.w	r3, #1
    30ba:	f7ff ff49 	bl	2f50 <vc_write>
    30be:	4603      	mov	r3, r0
    30c0:	2b09      	cmp	r3, #9
    30c2:	d902      	bls.n	30ca <vc_read_reg+0x32>
    30c4:	f04f 0301 	mov.w	r3, #1
    30c8:	e00f      	b.n	30ea <vc_read_reg+0x52>
    30ca:	7afb      	ldrb	r3, [r7, #11]
    30cc:	68f8      	ldr	r0, [r7, #12]
    30ce:	4619      	mov	r1, r3
    30d0:	687a      	ldr	r2, [r7, #4]
    30d2:	f04f 0302 	mov.w	r3, #2
    30d6:	f7ff ff8d 	bl	2ff4 <vc_read>
    30da:	4603      	mov	r3, r0
    30dc:	2b09      	cmp	r3, #9
    30de:	d902      	bls.n	30e6 <vc_read_reg+0x4e>
    30e0:	f04f 0301 	mov.w	r3, #1
    30e4:	e001      	b.n	30ea <vc_read_reg+0x52>
    30e6:	f04f 0300 	mov.w	r3, #0
    30ea:	4618      	mov	r0, r3
    30ec:	f107 0710 	add.w	r7, r7, #16
    30f0:	46bd      	mov	sp, r7
    30f2:	bd80      	pop	{r7, pc}

000030f4 <read_bus_voltage>:
    30f4:	b580      	push	{r7, lr}
    30f6:	b084      	sub	sp, #16
    30f8:	af00      	add	r7, sp, #0
    30fa:	60f8      	str	r0, [r7, #12]
    30fc:	607b      	str	r3, [r7, #4]
    30fe:	460b      	mov	r3, r1
    3100:	72fb      	strb	r3, [r7, #11]
    3102:	4613      	mov	r3, r2
    3104:	72bb      	strb	r3, [r7, #10]
    3106:	f241 1310 	movw	r3, #4368	; 0x1110
    310a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    310e:	f04f 0200 	mov.w	r2, #0
    3112:	701a      	strb	r2, [r3, #0]
    3114:	f241 1310 	movw	r3, #4368	; 0x1110
    3118:	f2c2 0300 	movt	r3, #8192	; 0x2000
    311c:	f04f 0200 	mov.w	r2, #0
    3120:	705a      	strb	r2, [r3, #1]
    3122:	f241 1312 	movw	r3, #4370	; 0x1112
    3126:	f2c2 0300 	movt	r3, #8192	; 0x2000
    312a:	f04f 0200 	mov.w	r2, #0
    312e:	801a      	strh	r2, [r3, #0]
    3130:	7abb      	ldrb	r3, [r7, #10]
    3132:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3136:	b2db      	uxtb	r3, r3
    3138:	7afa      	ldrb	r2, [r7, #11]
    313a:	68f8      	ldr	r0, [r7, #12]
    313c:	4611      	mov	r1, r2
    313e:	461a      	mov	r2, r3
    3140:	f241 1310 	movw	r3, #4368	; 0x1110
    3144:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3148:	f7ff ffa6 	bl	3098 <vc_read_reg>
    314c:	4603      	mov	r3, r0
    314e:	2b00      	cmp	r3, #0
    3150:	d11a      	bne.n	3188 <read_bus_voltage+0x94>
    3152:	f241 1310 	movw	r3, #4368	; 0x1110
    3156:	f2c2 0300 	movt	r3, #8192	; 0x2000
    315a:	781b      	ldrb	r3, [r3, #0]
    315c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3160:	b29a      	uxth	r2, r3
    3162:	f241 1310 	movw	r3, #4368	; 0x1110
    3166:	f2c2 0300 	movt	r3, #8192	; 0x2000
    316a:	785b      	ldrb	r3, [r3, #1]
    316c:	ea42 0303 	orr.w	r3, r2, r3
    3170:	b29b      	uxth	r3, r3
    3172:	b29a      	uxth	r2, r3
    3174:	f241 1312 	movw	r3, #4370	; 0x1112
    3178:	f2c2 0300 	movt	r3, #8192	; 0x2000
    317c:	801a      	strh	r2, [r3, #0]
    317e:	687b      	ldr	r3, [r7, #4]
    3180:	f04f 0200 	mov.w	r2, #0
    3184:	701a      	strb	r2, [r3, #0]
    3186:	e00a      	b.n	319e <read_bus_voltage+0xaa>
    3188:	687b      	ldr	r3, [r7, #4]
    318a:	f04f 0201 	mov.w	r2, #1
    318e:	701a      	strb	r2, [r3, #0]
    3190:	f241 1312 	movw	r3, #4370	; 0x1112
    3194:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3198:	f04f 0200 	mov.w	r2, #0
    319c:	801a      	strh	r2, [r3, #0]
    319e:	f241 1312 	movw	r3, #4370	; 0x1112
    31a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31a6:	881b      	ldrh	r3, [r3, #0]
    31a8:	4618      	mov	r0, r3
    31aa:	f107 0710 	add.w	r7, r7, #16
    31ae:	46bd      	mov	sp, r7
    31b0:	bd80      	pop	{r7, pc}
    31b2:	bf00      	nop

000031b4 <read_shunt_voltage>:
    31b4:	b580      	push	{r7, lr}
    31b6:	b084      	sub	sp, #16
    31b8:	af00      	add	r7, sp, #0
    31ba:	60f8      	str	r0, [r7, #12]
    31bc:	607b      	str	r3, [r7, #4]
    31be:	460b      	mov	r3, r1
    31c0:	72fb      	strb	r3, [r7, #11]
    31c2:	4613      	mov	r3, r2
    31c4:	72bb      	strb	r3, [r7, #10]
    31c6:	f241 1310 	movw	r3, #4368	; 0x1110
    31ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31ce:	f04f 0200 	mov.w	r2, #0
    31d2:	701a      	strb	r2, [r3, #0]
    31d4:	f241 1310 	movw	r3, #4368	; 0x1110
    31d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31dc:	f04f 0200 	mov.w	r2, #0
    31e0:	705a      	strb	r2, [r3, #1]
    31e2:	f241 1312 	movw	r3, #4370	; 0x1112
    31e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31ea:	f04f 0200 	mov.w	r2, #0
    31ee:	801a      	strh	r2, [r3, #0]
    31f0:	7abb      	ldrb	r3, [r7, #10]
    31f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    31f6:	b2db      	uxtb	r3, r3
    31f8:	f103 33ff 	add.w	r3, r3, #4294967295
    31fc:	b2db      	uxtb	r3, r3
    31fe:	7afa      	ldrb	r2, [r7, #11]
    3200:	68f8      	ldr	r0, [r7, #12]
    3202:	4611      	mov	r1, r2
    3204:	461a      	mov	r2, r3
    3206:	f241 1310 	movw	r3, #4368	; 0x1110
    320a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    320e:	f7ff ff43 	bl	3098 <vc_read_reg>
    3212:	4603      	mov	r3, r0
    3214:	2b00      	cmp	r3, #0
    3216:	d11a      	bne.n	324e <read_shunt_voltage+0x9a>
    3218:	f241 1310 	movw	r3, #4368	; 0x1110
    321c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3220:	781b      	ldrb	r3, [r3, #0]
    3222:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3226:	b29a      	uxth	r2, r3
    3228:	f241 1310 	movw	r3, #4368	; 0x1110
    322c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3230:	785b      	ldrb	r3, [r3, #1]
    3232:	ea42 0303 	orr.w	r3, r2, r3
    3236:	b29b      	uxth	r3, r3
    3238:	b29a      	uxth	r2, r3
    323a:	f241 1312 	movw	r3, #4370	; 0x1112
    323e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3242:	801a      	strh	r2, [r3, #0]
    3244:	687b      	ldr	r3, [r7, #4]
    3246:	f04f 0200 	mov.w	r2, #0
    324a:	701a      	strb	r2, [r3, #0]
    324c:	e00a      	b.n	3264 <read_shunt_voltage+0xb0>
    324e:	687b      	ldr	r3, [r7, #4]
    3250:	f04f 0201 	mov.w	r2, #1
    3254:	701a      	strb	r2, [r3, #0]
    3256:	f241 1312 	movw	r3, #4370	; 0x1112
    325a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    325e:	f04f 0200 	mov.w	r2, #0
    3262:	801a      	strh	r2, [r3, #0]
    3264:	f241 1312 	movw	r3, #4370	; 0x1112
    3268:	f2c2 0300 	movt	r3, #8192	; 0x2000
    326c:	881b      	ldrh	r3, [r3, #0]
    326e:	4618      	mov	r0, r3
    3270:	f107 0710 	add.w	r7, r7, #16
    3274:	46bd      	mov	sp, r7
    3276:	bd80      	pop	{r7, pc}

00003278 <get_ADC_value>:
    3278:	b580      	push	{r7, lr}
    327a:	b08c      	sub	sp, #48	; 0x30
    327c:	af04      	add	r7, sp, #16
    327e:	60f8      	str	r0, [r7, #12]
    3280:	607b      	str	r3, [r7, #4]
    3282:	460b      	mov	r3, r1
    3284:	72fb      	strb	r3, [r7, #11]
    3286:	4613      	mov	r3, r2
    3288:	72bb      	strb	r3, [r7, #10]
    328a:	7abb      	ldrb	r3, [r7, #10]
    328c:	753b      	strb	r3, [r7, #20]
    328e:	7d3b      	ldrb	r3, [r7, #20]
    3290:	f043 0308 	orr.w	r3, r3, #8
    3294:	b2db      	uxtb	r3, r3
    3296:	753b      	strb	r3, [r7, #20]
    3298:	7d3b      	ldrb	r3, [r7, #20]
    329a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    329e:	b2db      	uxtb	r3, r3
    32a0:	753b      	strb	r3, [r7, #20]
    32a2:	7afa      	ldrb	r2, [r7, #11]
    32a4:	f107 0314 	add.w	r3, r7, #20
    32a8:	f107 0118 	add.w	r1, r7, #24
    32ac:	9100      	str	r1, [sp, #0]
    32ae:	f04f 0102 	mov.w	r1, #2
    32b2:	9101      	str	r1, [sp, #4]
    32b4:	f04f 0100 	mov.w	r1, #0
    32b8:	9102      	str	r1, [sp, #8]
    32ba:	68f8      	ldr	r0, [r7, #12]
    32bc:	4611      	mov	r1, r2
    32be:	461a      	mov	r2, r3
    32c0:	f04f 0301 	mov.w	r3, #1
    32c4:	f002 f92e 	bl	5524 <I2C_write_read>
    32c8:	68f8      	ldr	r0, [r7, #12]
    32ca:	f04f 0100 	mov.w	r1, #0
    32ce:	f002 f9c1 	bl	5654 <I2C_wait_complete>
    32d2:	4603      	mov	r3, r0
    32d4:	777b      	strb	r3, [r7, #29]
    32d6:	7f7b      	ldrb	r3, [r7, #29]
    32d8:	2b00      	cmp	r3, #0
    32da:	d004      	beq.n	32e6 <get_ADC_value+0x6e>
    32dc:	687b      	ldr	r3, [r7, #4]
    32de:	f04f 0201 	mov.w	r2, #1
    32e2:	701a      	strb	r2, [r3, #0]
    32e4:	e012      	b.n	330c <get_ADC_value+0x94>
    32e6:	7e3b      	ldrb	r3, [r7, #24]
    32e8:	ea4f 2303 	mov.w	r3, r3, lsl #8
    32ec:	b29a      	uxth	r2, r3
    32ee:	7e7b      	ldrb	r3, [r7, #25]
    32f0:	ea42 0303 	orr.w	r3, r2, r3
    32f4:	b29b      	uxth	r3, r3
    32f6:	83fb      	strh	r3, [r7, #30]
    32f8:	8bfb      	ldrh	r3, [r7, #30]
    32fa:	ea4f 5303 	mov.w	r3, r3, lsl #20
    32fe:	ea4f 5313 	mov.w	r3, r3, lsr #20
    3302:	83fb      	strh	r3, [r7, #30]
    3304:	687b      	ldr	r3, [r7, #4]
    3306:	f04f 0200 	mov.w	r2, #0
    330a:	701a      	strb	r2, [r3, #0]
    330c:	8bfb      	ldrh	r3, [r7, #30]
    330e:	4618      	mov	r0, r3
    3310:	f107 0720 	add.w	r7, r7, #32
    3314:	46bd      	mov	sp, r7
    3316:	bd80      	pop	{r7, pc}

00003318 <SD_Write>:
    3318:	b580      	push	{r7, lr}
    331a:	b08c      	sub	sp, #48	; 0x30
    331c:	af02      	add	r7, sp, #8
    331e:	6078      	str	r0, [r7, #4]
    3320:	6039      	str	r1, [r7, #0]
    3322:	687b      	ldr	r3, [r7, #4]
    3324:	ea4f 6313 	mov.w	r3, r3, lsr #24
    3328:	b2d8      	uxtb	r0, r3
    332a:	687b      	ldr	r3, [r7, #4]
    332c:	ea4f 4313 	mov.w	r3, r3, lsr #16
    3330:	b2d9      	uxtb	r1, r3
    3332:	687b      	ldr	r3, [r7, #4]
    3334:	ea4f 2313 	mov.w	r3, r3, lsr #8
    3338:	b2da      	uxtb	r2, r3
    333a:	687b      	ldr	r3, [r7, #4]
    333c:	b2db      	uxtb	r3, r3
    333e:	f04f 0c58 	mov.w	ip, #88	; 0x58
    3342:	f887 c018 	strb.w	ip, [r7, #24]
    3346:	7678      	strb	r0, [r7, #25]
    3348:	76b9      	strb	r1, [r7, #26]
    334a:	76fa      	strb	r2, [r7, #27]
    334c:	773b      	strb	r3, [r7, #28]
    334e:	f04f 33ff 	mov.w	r3, #4294967295
    3352:	777b      	strb	r3, [r7, #29]
    3354:	f04f 33ff 	mov.w	r3, #4294967295
    3358:	77bb      	strb	r3, [r7, #30]
    335a:	f04f 0300 	mov.w	r3, #0
    335e:	743b      	strb	r3, [r7, #16]
    3360:	f04f 0300 	mov.w	r3, #0
    3364:	747b      	strb	r3, [r7, #17]
    3366:	f04f 0300 	mov.w	r3, #0
    336a:	74bb      	strb	r3, [r7, #18]
    336c:	f04f 0300 	mov.w	r3, #0
    3370:	74fb      	strb	r3, [r7, #19]
    3372:	f04f 0300 	mov.w	r3, #0
    3376:	753b      	strb	r3, [r7, #20]
    3378:	f04f 0300 	mov.w	r3, #0
    337c:	77fb      	strb	r3, [r7, #31]
    337e:	f06f 0301 	mvn.w	r3, #1
    3382:	73fb      	strb	r3, [r7, #15]
    3384:	f04f 0300 	mov.w	r3, #0
    3388:	623b      	str	r3, [r7, #32]
    338a:	f04f 0300 	mov.w	r3, #0
    338e:	627b      	str	r3, [r7, #36]	; 0x24
    3390:	f241 10a0 	movw	r0, #4512	; 0x11a0
    3394:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3398:	f04f 01ff 	mov.w	r1, #255	; 0xff
    339c:	f001 f82c 	bl	43f8 <MSS_SPI_transfer_frame>
    33a0:	f241 10a0 	movw	r0, #4512	; 0x11a0
    33a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    33a8:	f04f 0100 	mov.w	r1, #0
    33ac:	f000 ff58 	bl	4260 <MSS_SPI_set_slave_select>
    33b0:	f241 10a0 	movw	r0, #4512	; 0x11a0
    33b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    33b8:	f04f 01ff 	mov.w	r1, #255	; 0xff
    33bc:	f001 f81c 	bl	43f8 <MSS_SPI_transfer_frame>
    33c0:	f107 0218 	add.w	r2, r7, #24
    33c4:	f107 0310 	add.w	r3, r7, #16
    33c8:	f04f 0101 	mov.w	r1, #1
    33cc:	9100      	str	r1, [sp, #0]
    33ce:	f241 10a0 	movw	r0, #4512	; 0x11a0
    33d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    33d6:	4611      	mov	r1, r2
    33d8:	f04f 0207 	mov.w	r2, #7
    33dc:	f001 f86c 	bl	44b8 <MSS_SPI_transfer_block>
    33e0:	f241 10a0 	movw	r0, #4512	; 0x11a0
    33e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    33e8:	f04f 01ff 	mov.w	r1, #255	; 0xff
    33ec:	f001 f804 	bl	43f8 <MSS_SPI_transfer_frame>
    33f0:	6a3b      	ldr	r3, [r7, #32]
    33f2:	f103 0301 	add.w	r3, r3, #1
    33f6:	623b      	str	r3, [r7, #32]
    33f8:	7c3b      	ldrb	r3, [r7, #16]
    33fa:	2b00      	cmp	r3, #0
    33fc:	d177      	bne.n	34ee <SD_Write+0x1d6>
    33fe:	f107 020f 	add.w	r2, r7, #15
    3402:	f107 0310 	add.w	r3, r7, #16
    3406:	f04f 0101 	mov.w	r1, #1
    340a:	9100      	str	r1, [sp, #0]
    340c:	f241 10a0 	movw	r0, #4512	; 0x11a0
    3410:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3414:	4611      	mov	r1, r2
    3416:	f04f 0201 	mov.w	r2, #1
    341a:	f001 f84d 	bl	44b8 <MSS_SPI_transfer_block>
    341e:	f107 0310 	add.w	r3, r7, #16
    3422:	f04f 0200 	mov.w	r2, #0
    3426:	9200      	str	r2, [sp, #0]
    3428:	f241 10a0 	movw	r0, #4512	; 0x11a0
    342c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3430:	6839      	ldr	r1, [r7, #0]
    3432:	f44f 7200 	mov.w	r2, #512	; 0x200
    3436:	f001 f83f 	bl	44b8 <MSS_SPI_transfer_block>
    343a:	e017      	b.n	346c <SD_Write+0x154>
    343c:	f241 10a0 	movw	r0, #4512	; 0x11a0
    3440:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3444:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3448:	f000 ffd6 	bl	43f8 <MSS_SPI_transfer_frame>
    344c:	4603      	mov	r3, r0
    344e:	b2db      	uxtb	r3, r3
    3450:	743b      	strb	r3, [r7, #16]
    3452:	7c3b      	ldrb	r3, [r7, #16]
    3454:	f003 031f 	and.w	r3, r3, #31
    3458:	2b05      	cmp	r3, #5
    345a:	d103      	bne.n	3464 <SD_Write+0x14c>
    345c:	f04f 0301 	mov.w	r3, #1
    3460:	77fb      	strb	r3, [r7, #31]
    3462:	e006      	b.n	3472 <SD_Write+0x15a>
    3464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3466:	f103 0301 	add.w	r3, r3, #1
    346a:	627b      	str	r3, [r7, #36]	; 0x24
    346c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    346e:	2b63      	cmp	r3, #99	; 0x63
    3470:	d9e4      	bls.n	343c <SD_Write+0x124>
    3472:	7ffb      	ldrb	r3, [r7, #31]
    3474:	2b01      	cmp	r3, #1
    3476:	d13f      	bne.n	34f8 <SD_Write+0x1e0>
    3478:	f04f 0300 	mov.w	r3, #0
    347c:	77fb      	strb	r3, [r7, #31]
    347e:	f04f 0300 	mov.w	r3, #0
    3482:	627b      	str	r3, [r7, #36]	; 0x24
    3484:	e02f      	b.n	34e6 <SD_Write+0x1ce>
    3486:	f241 10a0 	movw	r0, #4512	; 0x11a0
    348a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    348e:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3492:	f000 ffb1 	bl	43f8 <MSS_SPI_transfer_frame>
    3496:	4603      	mov	r3, r0
    3498:	b2db      	uxtb	r3, r3
    349a:	743b      	strb	r3, [r7, #16]
    349c:	7c3b      	ldrb	r3, [r7, #16]
    349e:	2b00      	cmp	r3, #0
    34a0:	d01d      	beq.n	34de <SD_Write+0x1c6>
    34a2:	f04f 0301 	mov.w	r3, #1
    34a6:	77fb      	strb	r3, [r7, #31]
    34a8:	f241 10a0 	movw	r0, #4512	; 0x11a0
    34ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
    34b0:	f04f 01ff 	mov.w	r1, #255	; 0xff
    34b4:	f000 ffa0 	bl	43f8 <MSS_SPI_transfer_frame>
    34b8:	f241 10a0 	movw	r0, #4512	; 0x11a0
    34bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    34c0:	f04f 0100 	mov.w	r1, #0
    34c4:	f000 ff50 	bl	4368 <MSS_SPI_clear_slave_select>
    34c8:	f241 10a0 	movw	r0, #4512	; 0x11a0
    34cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    34d0:	f04f 01ff 	mov.w	r1, #255	; 0xff
    34d4:	f000 ff90 	bl	43f8 <MSS_SPI_transfer_frame>
    34d8:	f04f 0300 	mov.w	r3, #0
    34dc:	e035      	b.n	354a <SD_Write+0x232>
    34de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    34e0:	f103 0301 	add.w	r3, r3, #1
    34e4:	627b      	str	r3, [r7, #36]	; 0x24
    34e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    34e8:	2b63      	cmp	r3, #99	; 0x63
    34ea:	d9cc      	bls.n	3486 <SD_Write+0x16e>
    34ec:	e005      	b.n	34fa <SD_Write+0x1e2>
    34ee:	6a3b      	ldr	r3, [r7, #32]
    34f0:	2bfe      	cmp	r3, #254	; 0xfe
    34f2:	f67f af4d 	bls.w	3390 <SD_Write+0x78>
    34f6:	e000      	b.n	34fa <SD_Write+0x1e2>
    34f8:	bf00      	nop
    34fa:	6a3b      	ldr	r3, [r7, #32]
    34fc:	2bfe      	cmp	r3, #254	; 0xfe
    34fe:	d912      	bls.n	3526 <SD_Write+0x20e>
    3500:	f241 10a0 	movw	r0, #4512	; 0x11a0
    3504:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3508:	f04f 0100 	mov.w	r1, #0
    350c:	f000 ff2c 	bl	4368 <MSS_SPI_clear_slave_select>
    3510:	f241 10a0 	movw	r0, #4512	; 0x11a0
    3514:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3518:	f04f 01ff 	mov.w	r1, #255	; 0xff
    351c:	f000 ff6c 	bl	43f8 <MSS_SPI_transfer_frame>
    3520:	f04f 0301 	mov.w	r3, #1
    3524:	e011      	b.n	354a <SD_Write+0x232>
    3526:	f241 10a0 	movw	r0, #4512	; 0x11a0
    352a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    352e:	f04f 0100 	mov.w	r1, #0
    3532:	f000 ff19 	bl	4368 <MSS_SPI_clear_slave_select>
    3536:	f241 10a0 	movw	r0, #4512	; 0x11a0
    353a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    353e:	f04f 01ff 	mov.w	r1, #255	; 0xff
    3542:	f000 ff59 	bl	43f8 <MSS_SPI_transfer_frame>
    3546:	f04f 0301 	mov.w	r3, #1
    354a:	4618      	mov	r0, r3
    354c:	f107 0728 	add.w	r7, r7, #40	; 0x28
    3550:	46bd      	mov	sp, r7
    3552:	bd80      	pop	{r7, pc}

00003554 <SD_Read>:
    3554:	b580      	push	{r7, lr}
    3556:	b08c      	sub	sp, #48	; 0x30
    3558:	af02      	add	r7, sp, #8
    355a:	6078      	str	r0, [r7, #4]
    355c:	6039      	str	r1, [r7, #0]
    355e:	687b      	ldr	r3, [r7, #4]
    3560:	ea4f 6313 	mov.w	r3, r3, lsr #24
    3564:	b2d8      	uxtb	r0, r3
    3566:	687b      	ldr	r3, [r7, #4]
    3568:	ea4f 4313 	mov.w	r3, r3, lsr #16
    356c:	b2d9      	uxtb	r1, r3
    356e:	687b      	ldr	r3, [r7, #4]
    3570:	ea4f 2313 	mov.w	r3, r3, lsr #8
    3574:	b2da      	uxtb	r2, r3
    3576:	687b      	ldr	r3, [r7, #4]
    3578:	b2db      	uxtb	r3, r3
    357a:	f04f 0c51 	mov.w	ip, #81	; 0x51
    357e:	f887 c018 	strb.w	ip, [r7, #24]
    3582:	7678      	strb	r0, [r7, #25]
    3584:	76b9      	strb	r1, [r7, #26]
    3586:	76fa      	strb	r2, [r7, #27]
    3588:	773b      	strb	r3, [r7, #28]
    358a:	f04f 33ff 	mov.w	r3, #4294967295
    358e:	777b      	strb	r3, [r7, #29]
    3590:	f04f 33ff 	mov.w	r3, #4294967295
    3594:	77bb      	strb	r3, [r7, #30]
    3596:	f04f 0300 	mov.w	r3, #0
    359a:	743b      	strb	r3, [r7, #16]
    359c:	f04f 0300 	mov.w	r3, #0
    35a0:	747b      	strb	r3, [r7, #17]
    35a2:	f04f 0300 	mov.w	r3, #0
    35a6:	74bb      	strb	r3, [r7, #18]
    35a8:	f04f 0300 	mov.w	r3, #0
    35ac:	74fb      	strb	r3, [r7, #19]
    35ae:	f04f 0300 	mov.w	r3, #0
    35b2:	753b      	strb	r3, [r7, #20]
    35b4:	f04f 0300 	mov.w	r3, #0
    35b8:	77fb      	strb	r3, [r7, #31]
    35ba:	f04f 33ff 	mov.w	r3, #4294967295
    35be:	73fb      	strb	r3, [r7, #15]
    35c0:	f04f 0300 	mov.w	r3, #0
    35c4:	623b      	str	r3, [r7, #32]
    35c6:	f04f 0300 	mov.w	r3, #0
    35ca:	84fb      	strh	r3, [r7, #38]	; 0x26
    35cc:	f241 10a0 	movw	r0, #4512	; 0x11a0
    35d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    35d4:	f04f 01ff 	mov.w	r1, #255	; 0xff
    35d8:	f000 ff0e 	bl	43f8 <MSS_SPI_transfer_frame>
    35dc:	f241 10a0 	movw	r0, #4512	; 0x11a0
    35e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    35e4:	f04f 0100 	mov.w	r1, #0
    35e8:	f000 fe3a 	bl	4260 <MSS_SPI_set_slave_select>
    35ec:	f241 10a0 	movw	r0, #4512	; 0x11a0
    35f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    35f4:	f04f 01ff 	mov.w	r1, #255	; 0xff
    35f8:	f000 fefe 	bl	43f8 <MSS_SPI_transfer_frame>
    35fc:	f107 0218 	add.w	r2, r7, #24
    3600:	f107 0310 	add.w	r3, r7, #16
    3604:	f04f 0101 	mov.w	r1, #1
    3608:	9100      	str	r1, [sp, #0]
    360a:	f241 10a0 	movw	r0, #4512	; 0x11a0
    360e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3612:	4611      	mov	r1, r2
    3614:	f04f 0207 	mov.w	r2, #7
    3618:	f000 ff4e 	bl	44b8 <MSS_SPI_transfer_block>
    361c:	e056      	b.n	36cc <SD_Read+0x178>
    361e:	f241 10a0 	movw	r0, #4512	; 0x11a0
    3622:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3626:	f04f 01ff 	mov.w	r1, #255	; 0xff
    362a:	f000 fee5 	bl	43f8 <MSS_SPI_transfer_frame>
    362e:	4603      	mov	r3, r0
    3630:	b2db      	uxtb	r3, r3
    3632:	743b      	strb	r3, [r7, #16]
    3634:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    3636:	f103 0301 	add.w	r3, r3, #1
    363a:	84fb      	strh	r3, [r7, #38]	; 0x26
    363c:	7c3b      	ldrb	r3, [r7, #16]
    363e:	2bfe      	cmp	r3, #254	; 0xfe
    3640:	d144      	bne.n	36cc <SD_Read+0x178>
    3642:	f241 10a0 	movw	r0, #4512	; 0x11a0
    3646:	f2c2 0000 	movt	r0, #8192	; 0x2000
    364a:	f04f 01ff 	mov.w	r1, #255	; 0xff
    364e:	f000 fed3 	bl	43f8 <MSS_SPI_transfer_frame>
    3652:	f107 030f 	add.w	r3, r7, #15
    3656:	f44f 7200 	mov.w	r2, #512	; 0x200
    365a:	9200      	str	r2, [sp, #0]
    365c:	f241 10a0 	movw	r0, #4512	; 0x11a0
    3660:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3664:	4619      	mov	r1, r3
    3666:	f04f 0200 	mov.w	r2, #0
    366a:	683b      	ldr	r3, [r7, #0]
    366c:	f000 ff24 	bl	44b8 <MSS_SPI_transfer_block>
    3670:	f241 10a0 	movw	r0, #4512	; 0x11a0
    3674:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3678:	f04f 01ff 	mov.w	r1, #255	; 0xff
    367c:	f000 febc 	bl	43f8 <MSS_SPI_transfer_frame>
    3680:	f241 10a0 	movw	r0, #4512	; 0x11a0
    3684:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3688:	f04f 01ff 	mov.w	r1, #255	; 0xff
    368c:	f000 feb4 	bl	43f8 <MSS_SPI_transfer_frame>
    3690:	f04f 0301 	mov.w	r3, #1
    3694:	77fb      	strb	r3, [r7, #31]
    3696:	f241 10a0 	movw	r0, #4512	; 0x11a0
    369a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    369e:	f04f 01ff 	mov.w	r1, #255	; 0xff
    36a2:	f000 fea9 	bl	43f8 <MSS_SPI_transfer_frame>
    36a6:	f241 10a0 	movw	r0, #4512	; 0x11a0
    36aa:	f2c2 0000 	movt	r0, #8192	; 0x2000
    36ae:	f04f 0100 	mov.w	r1, #0
    36b2:	f000 fe59 	bl	4368 <MSS_SPI_clear_slave_select>
    36b6:	f241 10a0 	movw	r0, #4512	; 0x11a0
    36ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
    36be:	f04f 01ff 	mov.w	r1, #255	; 0xff
    36c2:	f000 fe99 	bl	43f8 <MSS_SPI_transfer_frame>
    36c6:	f04f 0300 	mov.w	r3, #0
    36ca:	e01c      	b.n	3706 <SD_Read+0x1b2>
    36cc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    36ce:	2bf9      	cmp	r3, #249	; 0xf9
    36d0:	d9a5      	bls.n	361e <SD_Read+0xca>
    36d2:	6a3b      	ldr	r3, [r7, #32]
    36d4:	f103 0301 	add.w	r3, r3, #1
    36d8:	623b      	str	r3, [r7, #32]
    36da:	6a3b      	ldr	r3, [r7, #32]
    36dc:	2b63      	cmp	r3, #99	; 0x63
    36de:	f67f af75 	bls.w	35cc <SD_Read+0x78>
    36e2:	f241 10a0 	movw	r0, #4512	; 0x11a0
    36e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    36ea:	f04f 0100 	mov.w	r1, #0
    36ee:	f000 fe3b 	bl	4368 <MSS_SPI_clear_slave_select>
    36f2:	f241 10a0 	movw	r0, #4512	; 0x11a0
    36f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    36fa:	f04f 01ff 	mov.w	r1, #255	; 0xff
    36fe:	f000 fe7b 	bl	43f8 <MSS_SPI_transfer_frame>
    3702:	f04f 0301 	mov.w	r3, #1
    3706:	4618      	mov	r0, r3
    3708:	f107 0728 	add.w	r7, r7, #40	; 0x28
    370c:	46bd      	mov	sp, r7
    370e:	bd80      	pop	{r7, pc}

00003710 <store_data>:
    3710:	b580      	push	{r7, lr}
    3712:	b082      	sub	sp, #8
    3714:	af00      	add	r7, sp, #0
    3716:	6078      	str	r0, [r7, #4]
    3718:	6039      	str	r1, [r7, #0]
    371a:	687b      	ldr	r3, [r7, #4]
    371c:	68da      	ldr	r2, [r3, #12]
    371e:	687b      	ldr	r3, [r7, #4]
    3720:	685b      	ldr	r3, [r3, #4]
    3722:	429a      	cmp	r2, r3
    3724:	d205      	bcs.n	3732 <store_data+0x22>
    3726:	687b      	ldr	r3, [r7, #4]
    3728:	68da      	ldr	r2, [r3, #12]
    372a:	687b      	ldr	r3, [r7, #4]
    372c:	681b      	ldr	r3, [r3, #0]
    372e:	429a      	cmp	r2, r3
    3730:	d202      	bcs.n	3738 <store_data+0x28>
    3732:	f04f 0302 	mov.w	r3, #2
    3736:	e013      	b.n	3760 <store_data+0x50>
    3738:	687b      	ldr	r3, [r7, #4]
    373a:	68db      	ldr	r3, [r3, #12]
    373c:	4618      	mov	r0, r3
    373e:	6839      	ldr	r1, [r7, #0]
    3740:	f7ff fdea 	bl	3318 <SD_Write>
    3744:	4603      	mov	r3, r0
    3746:	2b00      	cmp	r3, #0
    3748:	d108      	bne.n	375c <store_data+0x4c>
    374a:	687b      	ldr	r3, [r7, #4]
    374c:	68db      	ldr	r3, [r3, #12]
    374e:	f103 0201 	add.w	r2, r3, #1
    3752:	687b      	ldr	r3, [r7, #4]
    3754:	60da      	str	r2, [r3, #12]
    3756:	f04f 0300 	mov.w	r3, #0
    375a:	e001      	b.n	3760 <store_data+0x50>
    375c:	f04f 0301 	mov.w	r3, #1
    3760:	4618      	mov	r0, r3
    3762:	f107 0708 	add.w	r7, r7, #8
    3766:	46bd      	mov	sp, r7
    3768:	bd80      	pop	{r7, pc}
    376a:	bf00      	nop

0000376c <read_data>:
    376c:	b580      	push	{r7, lr}
    376e:	b082      	sub	sp, #8
    3770:	af00      	add	r7, sp, #0
    3772:	6078      	str	r0, [r7, #4]
    3774:	6039      	str	r1, [r7, #0]
    3776:	687b      	ldr	r3, [r7, #4]
    3778:	689a      	ldr	r2, [r3, #8]
    377a:	687b      	ldr	r3, [r7, #4]
    377c:	68db      	ldr	r3, [r3, #12]
    377e:	429a      	cmp	r2, r3
    3780:	d205      	bcs.n	378e <read_data+0x22>
    3782:	687b      	ldr	r3, [r7, #4]
    3784:	689a      	ldr	r2, [r3, #8]
    3786:	687b      	ldr	r3, [r7, #4]
    3788:	681b      	ldr	r3, [r3, #0]
    378a:	429a      	cmp	r2, r3
    378c:	d202      	bcs.n	3794 <read_data+0x28>
    378e:	f04f 0302 	mov.w	r3, #2
    3792:	e013      	b.n	37bc <read_data+0x50>
    3794:	687b      	ldr	r3, [r7, #4]
    3796:	689b      	ldr	r3, [r3, #8]
    3798:	4618      	mov	r0, r3
    379a:	6839      	ldr	r1, [r7, #0]
    379c:	f7ff feda 	bl	3554 <SD_Read>
    37a0:	4603      	mov	r3, r0
    37a2:	2b00      	cmp	r3, #0
    37a4:	d108      	bne.n	37b8 <read_data+0x4c>
    37a6:	687b      	ldr	r3, [r7, #4]
    37a8:	689b      	ldr	r3, [r3, #8]
    37aa:	f103 0201 	add.w	r2, r3, #1
    37ae:	687b      	ldr	r3, [r7, #4]
    37b0:	609a      	str	r2, [r3, #8]
    37b2:	f04f 0300 	mov.w	r3, #0
    37b6:	e001      	b.n	37bc <read_data+0x50>
    37b8:	f04f 0301 	mov.w	r3, #1
    37bc:	4618      	mov	r0, r3
    37be:	f107 0708 	add.w	r7, r7, #8
    37c2:	46bd      	mov	sp, r7
    37c4:	bd80      	pop	{r7, pc}
    37c6:	bf00      	nop

000037c8 <get_count>:
    37c8:	b580      	push	{r7, lr}
    37ca:	b084      	sub	sp, #16
    37cc:	af02      	add	r7, sp, #8
    37ce:	6078      	str	r0, [r7, #4]
    37d0:	6039      	str	r1, [r7, #0]
    37d2:	f240 0305 	movw	r3, #5
    37d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37da:	781b      	ldrb	r3, [r3, #0]
    37dc:	f04f 0200 	mov.w	r2, #0
    37e0:	9200      	str	r2, [sp, #0]
    37e2:	6878      	ldr	r0, [r7, #4]
    37e4:	f04f 0132 	mov.w	r1, #50	; 0x32
    37e8:	683a      	ldr	r2, [r7, #0]
    37ea:	f001 fe29 	bl	5440 <I2C_read>
    37ee:	6878      	ldr	r0, [r7, #4]
    37f0:	f04f 0100 	mov.w	r1, #0
    37f4:	f001 ff2e 	bl	5654 <I2C_wait_complete>
    37f8:	4603      	mov	r3, r0
    37fa:	461a      	mov	r2, r3
    37fc:	f640 6318 	movw	r3, #3608	; 0xe18
    3800:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3804:	701a      	strb	r2, [r3, #0]
    3806:	f640 6318 	movw	r3, #3608	; 0xe18
    380a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    380e:	781b      	ldrb	r3, [r3, #0]
    3810:	4618      	mov	r0, r3
    3812:	f107 0708 	add.w	r7, r7, #8
    3816:	46bd      	mov	sp, r7
    3818:	bd80      	pop	{r7, pc}
    381a:	bf00      	nop

0000381c <get_free_res>:
    381c:	b580      	push	{r7, lr}
    381e:	b086      	sub	sp, #24
    3820:	af02      	add	r7, sp, #8
    3822:	6078      	str	r0, [r7, #4]
    3824:	6039      	str	r1, [r7, #0]
    3826:	f04f 0301 	mov.w	r3, #1
    382a:	73fb      	strb	r3, [r7, #15]
    382c:	f04f 0301 	mov.w	r3, #1
    3830:	733b      	strb	r3, [r7, #12]
    3832:	7bfb      	ldrb	r3, [r7, #15]
    3834:	f107 020c 	add.w	r2, r7, #12
    3838:	f04f 0101 	mov.w	r1, #1
    383c:	9100      	str	r1, [sp, #0]
    383e:	6878      	ldr	r0, [r7, #4]
    3840:	f04f 0132 	mov.w	r1, #50	; 0x32
    3844:	f001 fd8a 	bl	535c <I2C_write>
    3848:	6878      	ldr	r0, [r7, #4]
    384a:	f04f 0100 	mov.w	r1, #0
    384e:	f001 ff01 	bl	5654 <I2C_wait_complete>
    3852:	4603      	mov	r3, r0
    3854:	461a      	mov	r2, r3
    3856:	f640 6318 	movw	r3, #3608	; 0xe18
    385a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    385e:	701a      	strb	r2, [r3, #0]
    3860:	f240 0305 	movw	r3, #5
    3864:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3868:	781b      	ldrb	r3, [r3, #0]
    386a:	f04f 0200 	mov.w	r2, #0
    386e:	9200      	str	r2, [sp, #0]
    3870:	6878      	ldr	r0, [r7, #4]
    3872:	f04f 0132 	mov.w	r1, #50	; 0x32
    3876:	683a      	ldr	r2, [r7, #0]
    3878:	f001 fde2 	bl	5440 <I2C_read>
    387c:	6878      	ldr	r0, [r7, #4]
    387e:	f04f 0100 	mov.w	r1, #0
    3882:	f001 fee7 	bl	5654 <I2C_wait_complete>
    3886:	4603      	mov	r3, r0
    3888:	461a      	mov	r2, r3
    388a:	f640 6318 	movw	r3, #3608	; 0xe18
    388e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3892:	701a      	strb	r2, [r3, #0]
    3894:	f640 6318 	movw	r3, #3608	; 0xe18
    3898:	f2c2 0300 	movt	r3, #8192	; 0x2000
    389c:	781b      	ldrb	r3, [r3, #0]
    389e:	4618      	mov	r0, r3
    38a0:	f107 0710 	add.w	r7, r7, #16
    38a4:	46bd      	mov	sp, r7
    38a6:	bd80      	pop	{r7, pc}

000038a8 <get_gmc_voltages>:
    38a8:	b590      	push	{r4, r7, lr}
    38aa:	b085      	sub	sp, #20
    38ac:	af00      	add	r7, sp, #0
    38ae:	6078      	str	r0, [r7, #4]
    38b0:	6039      	str	r1, [r7, #0]
    38b2:	f04f 0300 	mov.w	r3, #0
    38b6:	73fb      	strb	r3, [r7, #15]
    38b8:	e02e      	b.n	3918 <get_gmc_voltages+0x70>
    38ba:	7bfa      	ldrb	r2, [r7, #15]
    38bc:	683b      	ldr	r3, [r7, #0]
    38be:	eb02 0403 	add.w	r4, r2, r3
    38c2:	7bfb      	ldrb	r3, [r7, #15]
    38c4:	f640 40e8 	movw	r0, #3304	; 0xce8
    38c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    38cc:	f04f 0123 	mov.w	r1, #35	; 0x23
    38d0:	461a      	mov	r2, r3
    38d2:	f241 1316 	movw	r3, #4374	; 0x1116
    38d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    38da:	f7ff fccd 	bl	3278 <get_ADC_value>
    38de:	4603      	mov	r3, r0
    38e0:	b2db      	uxtb	r3, r3
    38e2:	7023      	strb	r3, [r4, #0]
    38e4:	f241 1317 	movw	r3, #4375	; 0x1117
    38e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    38ec:	781b      	ldrb	r3, [r3, #0]
    38ee:	ea4f 0343 	mov.w	r3, r3, lsl #1
    38f2:	b2da      	uxtb	r2, r3
    38f4:	f241 1316 	movw	r3, #4374	; 0x1116
    38f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    38fc:	781b      	ldrb	r3, [r3, #0]
    38fe:	ea42 0303 	orr.w	r3, r2, r3
    3902:	b2db      	uxtb	r3, r3
    3904:	b2da      	uxtb	r2, r3
    3906:	f241 1317 	movw	r3, #4375	; 0x1117
    390a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    390e:	701a      	strb	r2, [r3, #0]
    3910:	7bfb      	ldrb	r3, [r7, #15]
    3912:	f103 0301 	add.w	r3, r3, #1
    3916:	73fb      	strb	r3, [r7, #15]
    3918:	7bfb      	ldrb	r3, [r7, #15]
    391a:	2b07      	cmp	r3, #7
    391c:	d9cd      	bls.n	38ba <get_gmc_voltages+0x12>
    391e:	f107 0714 	add.w	r7, r7, #20
    3922:	46bd      	mov	sp, r7
    3924:	bd90      	pop	{r4, r7, pc}
    3926:	bf00      	nop

00003928 <adf_read_from_memory>:
    3928:	b580      	push	{r7, lr}
    392a:	b088      	sub	sp, #32
    392c:	af02      	add	r7, sp, #8
    392e:	60b9      	str	r1, [r7, #8]
    3930:	607a      	str	r2, [r7, #4]
    3932:	603b      	str	r3, [r7, #0]
    3934:	4603      	mov	r3, r0
    3936:	73fb      	strb	r3, [r7, #15]
    3938:	68bb      	ldr	r3, [r7, #8]
    393a:	ea4f 6313 	mov.w	r3, r3, lsr #24
    393e:	b2d8      	uxtb	r0, r3
    3940:	68bb      	ldr	r3, [r7, #8]
    3942:	ea4f 4313 	mov.w	r3, r3, lsr #16
    3946:	b2d9      	uxtb	r1, r3
    3948:	68bb      	ldr	r3, [r7, #8]
    394a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    394e:	b2da      	uxtb	r2, r3
    3950:	68bb      	ldr	r3, [r7, #8]
    3952:	b2db      	uxtb	r3, r3
    3954:	f897 c00f 	ldrb.w	ip, [r7, #15]
    3958:	f887 c010 	strb.w	ip, [r7, #16]
    395c:	7478      	strb	r0, [r7, #17]
    395e:	74b9      	strb	r1, [r7, #18]
    3960:	74fa      	strb	r2, [r7, #19]
    3962:	753b      	strb	r3, [r7, #20]
    3964:	f241 1318 	movw	r3, #4376	; 0x1118
    3968:	f2c2 0300 	movt	r3, #8192	; 0x2000
    396c:	681b      	ldr	r3, [r3, #0]
    396e:	4618      	mov	r0, r3
    3970:	f04f 0100 	mov.w	r1, #0
    3974:	f001 fa18 	bl	4da8 <SPI_set_slave_select>
    3978:	f241 1318 	movw	r3, #4376	; 0x1118
    397c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3980:	681a      	ldr	r2, [r3, #0]
    3982:	683b      	ldr	r3, [r7, #0]
    3984:	f103 0102 	add.w	r1, r3, #2
    3988:	f107 0310 	add.w	r3, r7, #16
    398c:	9100      	str	r1, [sp, #0]
    398e:	4610      	mov	r0, r2
    3990:	4619      	mov	r1, r3
    3992:	f04f 0205 	mov.w	r2, #5
    3996:	687b      	ldr	r3, [r7, #4]
    3998:	f000 f812 	bl	39c0 <adf_spi_trans_read>
    399c:	f241 1318 	movw	r3, #4376	; 0x1118
    39a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    39a4:	681b      	ldr	r3, [r3, #0]
    39a6:	4618      	mov	r0, r3
    39a8:	f04f 0100 	mov.w	r1, #0
    39ac:	f001 fa50 	bl	4e50 <SPI_clear_slave_select>
    39b0:	687b      	ldr	r3, [r7, #4]
    39b2:	f103 0302 	add.w	r3, r3, #2
    39b6:	4618      	mov	r0, r3
    39b8:	f107 0718 	add.w	r7, r7, #24
    39bc:	46bd      	mov	sp, r7
    39be:	bd80      	pop	{r7, pc}

000039c0 <adf_spi_trans_read>:
    39c0:	b580      	push	{r7, lr}
    39c2:	b088      	sub	sp, #32
    39c4:	af02      	add	r7, sp, #8
    39c6:	60f8      	str	r0, [r7, #12]
    39c8:	60b9      	str	r1, [r7, #8]
    39ca:	607a      	str	r2, [r7, #4]
    39cc:	603b      	str	r3, [r7, #0]
    39ce:	f04f 0300 	mov.w	r3, #0
    39d2:	743b      	strb	r3, [r7, #16]
    39d4:	687b      	ldr	r3, [r7, #4]
    39d6:	b29a      	uxth	r2, r3
    39d8:	6a3b      	ldr	r3, [r7, #32]
    39da:	b299      	uxth	r1, r3
    39dc:	f107 0310 	add.w	r3, r7, #16
    39e0:	9100      	str	r1, [sp, #0]
    39e2:	68f8      	ldr	r0, [r7, #12]
    39e4:	68b9      	ldr	r1, [r7, #8]
    39e6:	f001 fa89 	bl	4efc <SPI_transfer_block>
    39ea:	f04f 0300 	mov.w	r3, #0
    39ee:	82fb      	strh	r3, [r7, #22]
    39f0:	e011      	b.n	3a16 <adf_spi_trans_read+0x56>
    39f2:	8afa      	ldrh	r2, [r7, #22]
    39f4:	6a3b      	ldr	r3, [r7, #32]
    39f6:	429a      	cmp	r2, r3
    39f8:	d209      	bcs.n	3a0e <adf_spi_trans_read+0x4e>
    39fa:	8afa      	ldrh	r2, [r7, #22]
    39fc:	683b      	ldr	r3, [r7, #0]
    39fe:	4413      	add	r3, r2
    3a00:	8afa      	ldrh	r2, [r7, #22]
    3a02:	f107 0118 	add.w	r1, r7, #24
    3a06:	440a      	add	r2, r1
    3a08:	f812 2c08 	ldrb.w	r2, [r2, #-8]
    3a0c:	701a      	strb	r2, [r3, #0]
    3a0e:	8afb      	ldrh	r3, [r7, #22]
    3a10:	f103 0301 	add.w	r3, r3, #1
    3a14:	82fb      	strh	r3, [r7, #22]
    3a16:	8afa      	ldrh	r2, [r7, #22]
    3a18:	f240 33e7 	movw	r3, #999	; 0x3e7
    3a1c:	429a      	cmp	r2, r3
    3a1e:	d9e8      	bls.n	39f2 <adf_spi_trans_read+0x32>
    3a20:	f107 0718 	add.w	r7, r7, #24
    3a24:	46bd      	mov	sp, r7
    3a26:	bd80      	pop	{r7, pc}

00003a28 <adf_get_state>:
    3a28:	b580      	push	{r7, lr}
    3a2a:	b082      	sub	sp, #8
    3a2c:	af00      	add	r7, sp, #0
    3a2e:	f04f 0300 	mov.w	r3, #0
    3a32:	703b      	strb	r3, [r7, #0]
    3a34:	f04f 0300 	mov.w	r3, #0
    3a38:	707b      	strb	r3, [r7, #1]
    3a3a:	f04f 0300 	mov.w	r3, #0
    3a3e:	70bb      	strb	r3, [r7, #2]
    3a40:	f04f 0300 	mov.w	r3, #0
    3a44:	70fb      	strb	r3, [r7, #3]
    3a46:	f04f 0300 	mov.w	r3, #0
    3a4a:	713b      	strb	r3, [r7, #4]
    3a4c:	f04f 0300 	mov.w	r3, #0
    3a50:	717b      	strb	r3, [r7, #5]
    3a52:	f04f 0300 	mov.w	r3, #0
    3a56:	71bb      	strb	r3, [r7, #6]
    3a58:	f04f 0300 	mov.w	r3, #0
    3a5c:	71fb      	strb	r3, [r7, #7]
    3a5e:	e014      	b.n	3a8a <adf_get_state+0x62>
    3a60:	463b      	mov	r3, r7
    3a62:	f04f 0078 	mov.w	r0, #120	; 0x78
    3a66:	f244 21b4 	movw	r1, #17076	; 0x42b4
    3a6a:	f2c4 0100 	movt	r1, #16384	; 0x4000
    3a6e:	461a      	mov	r2, r3
    3a70:	f04f 0304 	mov.w	r3, #4
    3a74:	f7ff ff58 	bl	3928 <adf_read_from_memory>
    3a78:	783b      	ldrb	r3, [r7, #0]
    3a7a:	2be2      	cmp	r3, #226	; 0xe2
    3a7c:	d017      	beq.n	3aae <adf_get_state+0x86>
    3a7e:	783b      	ldrb	r3, [r7, #0]
    3a80:	2ba2      	cmp	r3, #162	; 0xa2
    3a82:	d014      	beq.n	3aae <adf_get_state+0x86>
    3a84:	783b      	ldrb	r3, [r7, #0]
    3a86:	2b00      	cmp	r3, #0
    3a88:	d011      	beq.n	3aae <adf_get_state+0x86>
    3a8a:	783b      	ldrb	r3, [r7, #0]
    3a8c:	2be4      	cmp	r3, #228	; 0xe4
    3a8e:	d00e      	beq.n	3aae <adf_get_state+0x86>
    3a90:	783b      	ldrb	r3, [r7, #0]
    3a92:	2ba4      	cmp	r3, #164	; 0xa4
    3a94:	d00b      	beq.n	3aae <adf_get_state+0x86>
    3a96:	79fb      	ldrb	r3, [r7, #7]
    3a98:	2b63      	cmp	r3, #99	; 0x63
    3a9a:	bf8c      	ite	hi
    3a9c:	2300      	movhi	r3, #0
    3a9e:	2301      	movls	r3, #1
    3aa0:	b2db      	uxtb	r3, r3
    3aa2:	79fa      	ldrb	r2, [r7, #7]
    3aa4:	f102 0201 	add.w	r2, r2, #1
    3aa8:	71fa      	strb	r2, [r7, #7]
    3aaa:	2b00      	cmp	r3, #0
    3aac:	d1d8      	bne.n	3a60 <adf_get_state+0x38>
    3aae:	793b      	ldrb	r3, [r7, #4]
    3ab0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    3ab4:	71bb      	strb	r3, [r7, #6]
    3ab6:	79bb      	ldrb	r3, [r7, #6]
    3ab8:	4618      	mov	r0, r3
    3aba:	f107 0708 	add.w	r7, r7, #8
    3abe:	46bd      	mov	sp, r7
    3ac0:	bd80      	pop	{r7, pc}
    3ac2:	bf00      	nop

00003ac4 <get_rssi_data>:
    3ac4:	b580      	push	{r7, lr}
    3ac6:	b084      	sub	sp, #16
    3ac8:	af00      	add	r7, sp, #0
    3aca:	6078      	str	r0, [r7, #4]
    3acc:	f04f 0300 	mov.w	r3, #0
    3ad0:	723b      	strb	r3, [r7, #8]
    3ad2:	e00c      	b.n	3aee <get_rssi_data+0x2a>
    3ad4:	f107 0308 	add.w	r3, r7, #8
    3ad8:	f04f 0078 	mov.w	r0, #120	; 0x78
    3adc:	f240 5138 	movw	r1, #1336	; 0x538
    3ae0:	f2c2 0100 	movt	r1, #8192	; 0x2000
    3ae4:	461a      	mov	r2, r3
    3ae6:	f04f 0304 	mov.w	r3, #4
    3aea:	f7ff ff1d 	bl	3928 <adf_read_from_memory>
    3aee:	7a3b      	ldrb	r3, [r7, #8]
    3af0:	2b00      	cmp	r3, #0
    3af2:	d0ef      	beq.n	3ad4 <get_rssi_data+0x10>
    3af4:	7abb      	ldrb	r3, [r7, #10]
    3af6:	f003 0307 	and.w	r3, r3, #7
    3afa:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3afe:	b29a      	uxth	r2, r3
    3b00:	7afb      	ldrb	r3, [r7, #11]
    3b02:	4413      	add	r3, r2
    3b04:	b29a      	uxth	r2, r3
    3b06:	687b      	ldr	r3, [r7, #4]
    3b08:	801a      	strh	r2, [r3, #0]
    3b0a:	687b      	ldr	r3, [r7, #4]
    3b0c:	881b      	ldrh	r3, [r3, #0]
    3b0e:	f1c3 0300 	rsb	r3, r3, #0
    3b12:	b29b      	uxth	r3, r3
    3b14:	b29a      	uxth	r2, r3
    3b16:	687b      	ldr	r3, [r7, #4]
    3b18:	801a      	strh	r2, [r3, #0]
    3b1a:	687b      	ldr	r3, [r7, #4]
    3b1c:	881b      	ldrh	r3, [r3, #0]
    3b1e:	ea4f 5303 	mov.w	r3, r3, lsl #20
    3b22:	ea4f 5313 	mov.w	r3, r3, lsr #20
    3b26:	687a      	ldr	r2, [r7, #4]
    3b28:	8013      	strh	r3, [r2, #0]
    3b2a:	687b      	ldr	r3, [r7, #4]
    3b2c:	881b      	ldrh	r3, [r3, #0]
    3b2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    3b32:	d906      	bls.n	3b42 <get_rssi_data+0x7e>
    3b34:	687b      	ldr	r3, [r7, #4]
    3b36:	881b      	ldrh	r3, [r3, #0]
    3b38:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
    3b3c:	b29a      	uxth	r2, r3
    3b3e:	687b      	ldr	r3, [r7, #4]
    3b40:	801a      	strh	r2, [r3, #0]
    3b42:	687b      	ldr	r3, [r7, #4]
    3b44:	881b      	ldrh	r3, [r3, #0]
    3b46:	ea4f 0393 	mov.w	r3, r3, lsr #2
    3b4a:	b29a      	uxth	r2, r3
    3b4c:	687b      	ldr	r3, [r7, #4]
    3b4e:	801a      	strh	r2, [r3, #0]
    3b50:	f107 0710 	add.w	r7, r7, #16
    3b54:	46bd      	mov	sp, r7
    3b56:	bd80      	pop	{r7, pc}

00003b58 <get_preamble_pkt>:
    3b58:	b580      	push	{r7, lr}
    3b5a:	b082      	sub	sp, #8
    3b5c:	af00      	add	r7, sp, #0
    3b5e:	463b      	mov	r3, r7
    3b60:	f04f 0078 	mov.w	r0, #120	; 0x78
    3b64:	f240 5104 	movw	r1, #1284	; 0x504
    3b68:	f2c2 0100 	movt	r1, #8192	; 0x2000
    3b6c:	461a      	mov	r2, r3
    3b6e:	f04f 0304 	mov.w	r3, #4
    3b72:	f7ff fed9 	bl	3928 <adf_read_from_memory>
    3b76:	78fb      	ldrb	r3, [r7, #3]
    3b78:	71fb      	strb	r3, [r7, #7]
    3b7a:	79fb      	ldrb	r3, [r7, #7]
    3b7c:	4618      	mov	r0, r3
    3b7e:	f107 0708 	add.w	r7, r7, #8
    3b82:	46bd      	mov	sp, r7
    3b84:	bd80      	pop	{r7, pc}
    3b86:	bf00      	nop

00003b88 <get_sync_word>:
    3b88:	b580      	push	{r7, lr}
    3b8a:	b084      	sub	sp, #16
    3b8c:	af00      	add	r7, sp, #0
    3b8e:	f107 0304 	add.w	r3, r7, #4
    3b92:	f04f 0078 	mov.w	r0, #120	; 0x78
    3b96:	f240 5114 	movw	r1, #1300	; 0x514
    3b9a:	f2c2 0100 	movt	r1, #8192	; 0x2000
    3b9e:	461a      	mov	r2, r3
    3ba0:	f04f 0304 	mov.w	r3, #4
    3ba4:	f7ff fec0 	bl	3928 <adf_read_from_memory>
    3ba8:	79bb      	ldrb	r3, [r7, #6]
    3baa:	ea4f 6203 	mov.w	r2, r3, lsl #24
    3bae:	79fb      	ldrb	r3, [r7, #7]
    3bb0:	ea4f 4303 	mov.w	r3, r3, lsl #16
    3bb4:	ea42 0203 	orr.w	r2, r2, r3
    3bb8:	7a3b      	ldrb	r3, [r7, #8]
    3bba:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3bbe:	ea42 0203 	orr.w	r2, r2, r3
    3bc2:	7a7b      	ldrb	r3, [r7, #9]
    3bc4:	ea42 0303 	orr.w	r3, r2, r3
    3bc8:	60fb      	str	r3, [r7, #12]
    3bca:	68fb      	ldr	r3, [r7, #12]
    3bcc:	4618      	mov	r0, r3
    3bce:	f107 0710 	add.w	r7, r7, #16
    3bd2:	46bd      	mov	sp, r7
    3bd4:	bd80      	pop	{r7, pc}
    3bd6:	bf00      	nop

00003bd8 <get_freq>:
    3bd8:	b580      	push	{r7, lr}
    3bda:	b084      	sub	sp, #16
    3bdc:	af00      	add	r7, sp, #0
    3bde:	f107 0304 	add.w	r3, r7, #4
    3be2:	f04f 0078 	mov.w	r0, #120	; 0x78
    3be6:	f240 21ec 	movw	r1, #748	; 0x2ec
    3bea:	f2c2 0100 	movt	r1, #8192	; 0x2000
    3bee:	461a      	mov	r2, r3
    3bf0:	f04f 0304 	mov.w	r3, #4
    3bf4:	f7ff fe98 	bl	3928 <adf_read_from_memory>
    3bf8:	79bb      	ldrb	r3, [r7, #6]
    3bfa:	ea4f 6203 	mov.w	r2, r3, lsl #24
    3bfe:	79fb      	ldrb	r3, [r7, #7]
    3c00:	ea4f 4303 	mov.w	r3, r3, lsl #16
    3c04:	ea42 0203 	orr.w	r2, r2, r3
    3c08:	7a3b      	ldrb	r3, [r7, #8]
    3c0a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    3c0e:	ea42 0203 	orr.w	r2, r2, r3
    3c12:	7a7b      	ldrb	r3, [r7, #9]
    3c14:	ea42 0303 	orr.w	r3, r2, r3
    3c18:	60fb      	str	r3, [r7, #12]
    3c1a:	68fb      	ldr	r3, [r7, #12]
    3c1c:	4618      	mov	r0, r3
    3c1e:	f107 0710 	add.w	r7, r7, #16
    3c22:	46bd      	mov	sp, r7
    3c24:	bd80      	pop	{r7, pc}
    3c26:	bf00      	nop

00003c28 <HW_set_32bit_reg>:
    3c28:	6001      	str	r1, [r0, #0]
    3c2a:	4770      	bx	lr

00003c2c <HW_get_32bit_reg>:
    3c2c:	6800      	ldr	r0, [r0, #0]
    3c2e:	4770      	bx	lr

00003c30 <HW_set_32bit_reg_field>:
    3c30:	b50e      	push	{r1, r2, r3, lr}
    3c32:	fa03 f301 	lsl.w	r3, r3, r1
    3c36:	ea03 0302 	and.w	r3, r3, r2
    3c3a:	6801      	ldr	r1, [r0, #0]
    3c3c:	ea6f 0202 	mvn.w	r2, r2
    3c40:	ea01 0102 	and.w	r1, r1, r2
    3c44:	ea41 0103 	orr.w	r1, r1, r3
    3c48:	6001      	str	r1, [r0, #0]
    3c4a:	bd0e      	pop	{r1, r2, r3, pc}

00003c4c <HW_get_32bit_reg_field>:
    3c4c:	6800      	ldr	r0, [r0, #0]
    3c4e:	ea00 0002 	and.w	r0, r0, r2
    3c52:	fa20 f001 	lsr.w	r0, r0, r1
    3c56:	4770      	bx	lr

00003c58 <HW_set_16bit_reg>:
    3c58:	8001      	strh	r1, [r0, #0]
    3c5a:	4770      	bx	lr

00003c5c <HW_get_16bit_reg>:
    3c5c:	8800      	ldrh	r0, [r0, #0]
    3c5e:	4770      	bx	lr

00003c60 <HW_set_16bit_reg_field>:
    3c60:	b50e      	push	{r1, r2, r3, lr}
    3c62:	fa03 f301 	lsl.w	r3, r3, r1
    3c66:	ea03 0302 	and.w	r3, r3, r2
    3c6a:	8801      	ldrh	r1, [r0, #0]
    3c6c:	ea6f 0202 	mvn.w	r2, r2
    3c70:	ea01 0102 	and.w	r1, r1, r2
    3c74:	ea41 0103 	orr.w	r1, r1, r3
    3c78:	8001      	strh	r1, [r0, #0]
    3c7a:	bd0e      	pop	{r1, r2, r3, pc}

00003c7c <HW_get_16bit_reg_field>:
    3c7c:	8800      	ldrh	r0, [r0, #0]
    3c7e:	ea00 0002 	and.w	r0, r0, r2
    3c82:	fa20 f001 	lsr.w	r0, r0, r1
    3c86:	4770      	bx	lr

00003c88 <HW_set_8bit_reg>:
    3c88:	7001      	strb	r1, [r0, #0]
    3c8a:	4770      	bx	lr

00003c8c <HW_get_8bit_reg>:
    3c8c:	7800      	ldrb	r0, [r0, #0]
    3c8e:	4770      	bx	lr

00003c90 <HW_set_8bit_reg_field>:
    3c90:	b50e      	push	{r1, r2, r3, lr}
    3c92:	fa03 f301 	lsl.w	r3, r3, r1
    3c96:	ea03 0302 	and.w	r3, r3, r2
    3c9a:	7801      	ldrb	r1, [r0, #0]
    3c9c:	ea6f 0202 	mvn.w	r2, r2
    3ca0:	ea01 0102 	and.w	r1, r1, r2
    3ca4:	ea41 0103 	orr.w	r1, r1, r3
    3ca8:	7001      	strb	r1, [r0, #0]
    3caa:	bd0e      	pop	{r1, r2, r3, pc}

00003cac <HW_get_8bit_reg_field>:
    3cac:	7800      	ldrb	r0, [r0, #0]
    3cae:	ea00 0002 	and.w	r0, r0, r2
    3cb2:	fa20 f001 	lsr.w	r0, r0, r1
    3cb6:	4770      	bx	lr

00003cb8 <read_bit_reg8>:
static __INLINE uint8_t read_bit_reg16(volatile uint16_t * reg, uint8_t bit)
{
    return (HW_REG_BIT(reg,bit));
}
static __INLINE uint8_t read_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    3cb8:	b480      	push	{r7}
    3cba:	b083      	sub	sp, #12
    3cbc:	af00      	add	r7, sp, #0
    3cbe:	6078      	str	r0, [r7, #4]
    3cc0:	460b      	mov	r3, r1
    3cc2:	70fb      	strb	r3, [r7, #3]
    return (HW_REG_BIT(reg,bit));
    3cc4:	687b      	ldr	r3, [r7, #4]
    3cc6:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
    3cca:	687b      	ldr	r3, [r7, #4]
    3ccc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    3cd0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    3cd4:	ea4f 1343 	mov.w	r3, r3, lsl #5
    3cd8:	441a      	add	r2, r3
    3cda:	78fb      	ldrb	r3, [r7, #3]
    3cdc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3ce0:	4413      	add	r3, r2
    3ce2:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
    3ce6:	681b      	ldr	r3, [r3, #0]
    3ce8:	b2db      	uxtb	r3, r3
}
    3cea:	4618      	mov	r0, r3
    3cec:	f107 070c 	add.w	r7, r7, #12
    3cf0:	46bd      	mov	sp, r7
    3cf2:	bc80      	pop	{r7}
    3cf4:	4770      	bx	lr
    3cf6:	bf00      	nop

00003cf8 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    3cf8:	b480      	push	{r7}
    3cfa:	b089      	sub	sp, #36	; 0x24
    3cfc:	af00      	add	r7, sp, #0
    3cfe:	60f8      	str	r0, [r7, #12]
    3d00:	60b9      	str	r1, [r7, #8]
    3d02:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0u;
    3d04:	f04f 0300 	mov.w	r3, #0
    3d08:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    3d0a:	68fa      	ldr	r2, [r7, #12]
    3d0c:	f241 1360 	movw	r3, #4448	; 0x1160
    3d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d14:	429a      	cmp	r2, r3
    3d16:	d007      	beq.n	3d28 <MSS_UART_polled_tx+0x30>
    3d18:	68fa      	ldr	r2, [r7, #12]
    3d1a:	f241 1320 	movw	r3, #4384	; 0x1120
    3d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d22:	429a      	cmp	r2, r3
    3d24:	d000      	beq.n	3d28 <MSS_UART_polled_tx+0x30>
    3d26:	be00      	bkpt	0x0000
    ASSERT(pbuff != ( (uint8_t *)0));
    3d28:	68bb      	ldr	r3, [r7, #8]
    3d2a:	2b00      	cmp	r3, #0
    3d2c:	d100      	bne.n	3d30 <MSS_UART_polled_tx+0x38>
    3d2e:	be00      	bkpt	0x0000
    ASSERT(tx_size > 0u);
    3d30:	687b      	ldr	r3, [r7, #4]
    3d32:	2b00      	cmp	r3, #0
    3d34:	d100      	bne.n	3d38 <MSS_UART_polled_tx+0x40>
    3d36:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
    3d38:	68fa      	ldr	r2, [r7, #12]
    3d3a:	f241 1360 	movw	r3, #4448	; 0x1160
    3d3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d42:	429a      	cmp	r2, r3
    3d44:	d006      	beq.n	3d54 <MSS_UART_polled_tx+0x5c>
    3d46:	68fa      	ldr	r2, [r7, #12]
    3d48:	f241 1320 	movw	r3, #4384	; 0x1120
    3d4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d50:	429a      	cmp	r2, r3
    3d52:	d13d      	bne.n	3dd0 <MSS_UART_polled_tx+0xd8>
    3d54:	68bb      	ldr	r3, [r7, #8]
    3d56:	2b00      	cmp	r3, #0
    3d58:	d03a      	beq.n	3dd0 <MSS_UART_polled_tx+0xd8>
    3d5a:	687b      	ldr	r3, [r7, #4]
    3d5c:	2b00      	cmp	r3, #0
    3d5e:	d037      	beq.n	3dd0 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    3d60:	68fb      	ldr	r3, [r7, #12]
    3d62:	681b      	ldr	r3, [r3, #0]
    3d64:	7d1b      	ldrb	r3, [r3, #20]
    3d66:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    3d68:	68fb      	ldr	r3, [r7, #12]
    3d6a:	7b5a      	ldrb	r2, [r3, #13]
    3d6c:	7efb      	ldrb	r3, [r7, #27]
    3d6e:	ea42 0303 	orr.w	r3, r2, r3
    3d72:	b2da      	uxtb	r2, r3
    3d74:	68fb      	ldr	r3, [r7, #12]
    3d76:	735a      	strb	r2, [r3, #13]

            /* Check if TX FIFO is empty. */
            if(status & MSS_UART_THRE)
    3d78:	7efb      	ldrb	r3, [r7, #27]
    3d7a:	f003 0320 	and.w	r3, r3, #32
    3d7e:	2b00      	cmp	r3, #0
    3d80:	d023      	beq.n	3dca <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    3d82:	f04f 0310 	mov.w	r3, #16
    3d86:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if(tx_size < TX_FIFO_SIZE)
    3d88:	687b      	ldr	r3, [r7, #4]
    3d8a:	2b0f      	cmp	r3, #15
    3d8c:	d801      	bhi.n	3d92 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    3d8e:	687b      	ldr	r3, [r7, #4]
    3d90:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
    3d92:	f04f 0300 	mov.w	r3, #0
    3d96:	617b      	str	r3, [r7, #20]
    3d98:	e00e      	b.n	3db8 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx];
    3d9a:	68fb      	ldr	r3, [r7, #12]
    3d9c:	681b      	ldr	r3, [r3, #0]
    3d9e:	68b9      	ldr	r1, [r7, #8]
    3da0:	693a      	ldr	r2, [r7, #16]
    3da2:	440a      	add	r2, r1
    3da4:	7812      	ldrb	r2, [r2, #0]
    3da6:	701a      	strb	r2, [r3, #0]
                    char_idx++;
    3da8:	693b      	ldr	r3, [r7, #16]
    3daa:	f103 0301 	add.w	r3, r3, #1
    3dae:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
    3db0:	697b      	ldr	r3, [r7, #20]
    3db2:	f103 0301 	add.w	r3, r3, #1
    3db6:	617b      	str	r3, [r7, #20]
    3db8:	697a      	ldr	r2, [r7, #20]
    3dba:	69fb      	ldr	r3, [r7, #28]
    3dbc:	429a      	cmp	r2, r3
    3dbe:	d3ec      	bcc.n	3d9a <MSS_UART_polled_tx+0xa2>
                    this_uart->hw_reg->THR = pbuff[char_idx];
                    char_idx++;
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    3dc0:	687a      	ldr	r2, [r7, #4]
    3dc2:	697b      	ldr	r3, [r7, #20]
    3dc4:	ebc3 0302 	rsb	r3, r3, r2
    3dc8:	607b      	str	r3, [r7, #4]
            }
        } while(tx_size);
    3dca:	687b      	ldr	r3, [r7, #4]
    3dcc:	2b00      	cmp	r3, #0
    3dce:	d1c7      	bne.n	3d60 <MSS_UART_polled_tx+0x68>
    }
}
    3dd0:	f107 0724 	add.w	r7, r7, #36	; 0x24
    3dd4:	46bd      	mov	sp, r7
    3dd6:	bc80      	pop	{r7}
    3dd8:	4770      	bx	lr
    3dda:	bf00      	nop

00003ddc <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler(void)
#else
void UART0_IRQHandler(void)
#endif
{
    3ddc:	4668      	mov	r0, sp
    3dde:	f020 0107 	bic.w	r1, r0, #7
    3de2:	468d      	mov	sp, r1
    3de4:	b589      	push	{r0, r3, r7, lr}
    3de6:	af00      	add	r7, sp, #0
    MSS_UART_isr(&g_mss_uart0);
    3de8:	f241 1060 	movw	r0, #4448	; 0x1160
    3dec:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3df0:	f000 f818 	bl	3e24 <MSS_UART_isr>
}
    3df4:	46bd      	mov	sp, r7
    3df6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3dfa:	4685      	mov	sp, r0
    3dfc:	4770      	bx	lr
    3dfe:	bf00      	nop

00003e00 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler(void)
#else
void UART1_IRQHandler(void)
#endif
{
    3e00:	4668      	mov	r0, sp
    3e02:	f020 0107 	bic.w	r1, r0, #7
    3e06:	468d      	mov	sp, r1
    3e08:	b589      	push	{r0, r3, r7, lr}
    3e0a:	af00      	add	r7, sp, #0
    MSS_UART_isr(&g_mss_uart1);
    3e0c:	f241 1020 	movw	r0, #4384	; 0x1120
    3e10:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3e14:	f000 f806 	bl	3e24 <MSS_UART_isr>
}
    3e18:	46bd      	mov	sp, r7
    3e1a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3e1e:	4685      	mov	sp, r0
    3e20:	4770      	bx	lr
    3e22:	bf00      	nop

00003e24 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    3e24:	b580      	push	{r7, lr}
    3e26:	b084      	sub	sp, #16
    3e28:	af00      	add	r7, sp, #0
    3e2a:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    3e2c:	687a      	ldr	r2, [r7, #4]
    3e2e:	f241 1360 	movw	r3, #4448	; 0x1160
    3e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e36:	429a      	cmp	r2, r3
    3e38:	d007      	beq.n	3e4a <MSS_UART_isr+0x26>
    3e3a:	687a      	ldr	r2, [r7, #4]
    3e3c:	f241 1320 	movw	r3, #4384	; 0x1120
    3e40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e44:	429a      	cmp	r2, r3
    3e46:	d000      	beq.n	3e4a <MSS_UART_isr+0x26>
    3e48:	be00      	bkpt	0x0000

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    3e4a:	687a      	ldr	r2, [r7, #4]
    3e4c:	f241 1360 	movw	r3, #4448	; 0x1160
    3e50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e54:	429a      	cmp	r2, r3
    3e56:	d007      	beq.n	3e68 <MSS_UART_isr+0x44>
    3e58:	687a      	ldr	r2, [r7, #4]
    3e5a:	f241 1320 	movw	r3, #4384	; 0x1120
    3e5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e62:	429a      	cmp	r2, r3
    3e64:	f040 80ef 	bne.w	4046 <MSS_UART_isr+0x222>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    3e68:	687b      	ldr	r3, [r7, #4]
    3e6a:	681b      	ldr	r3, [r3, #0]
    3e6c:	7a1b      	ldrb	r3, [r3, #8]
    3e6e:	b2db      	uxtb	r3, r3
    3e70:	f003 030f 	and.w	r3, r3, #15
    3e74:	73fb      	strb	r3, [r7, #15]

        switch (iirf)
    3e76:	7bfb      	ldrb	r3, [r7, #15]
    3e78:	2b0c      	cmp	r3, #12
    3e7a:	f200 80d7 	bhi.w	402c <MSS_UART_isr+0x208>
    3e7e:	a201      	add	r2, pc, #4	; (adr r2, 3e84 <MSS_UART_isr+0x60>)
    3e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    3e84:	00003eb9 	.word	0x00003eb9
    3e88:	0000402d 	.word	0x0000402d
    3e8c:	00003ed7 	.word	0x00003ed7
    3e90:	00003f31 	.word	0x00003f31
    3e94:	00003ef5 	.word	0x00003ef5
    3e98:	0000402d 	.word	0x0000402d
    3e9c:	00003f13 	.word	0x00003f13
    3ea0:	0000402d 	.word	0x0000402d
    3ea4:	0000402d 	.word	0x0000402d
    3ea8:	0000402d 	.word	0x0000402d
    3eac:	0000402d 	.word	0x0000402d
    3eb0:	0000402d 	.word	0x0000402d
    3eb4:	00003ef5 	.word	0x00003ef5
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->modemsts_handler);
    3eb8:	687b      	ldr	r3, [r7, #4]
    3eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3ebc:	2b00      	cmp	r3, #0
    3ebe:	d100      	bne.n	3ec2 <MSS_UART_isr+0x9e>
    3ec0:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->modemsts_handler)
    3ec2:	687b      	ldr	r3, [r7, #4]
    3ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3ec6:	2b00      	cmp	r3, #0
    3ec8:	f000 80b2 	beq.w	4030 <MSS_UART_isr+0x20c>
                {
                   (*(this_uart->modemsts_handler))(this_uart);
    3ecc:	687b      	ldr	r3, [r7, #4]
    3ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3ed0:	6878      	ldr	r0, [r7, #4]
    3ed2:	4798      	blx	r3
                }
            }
            break;
    3ed4:	e0b7      	b.n	4046 <MSS_UART_isr+0x222>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT(NULL_HANDLER != this_uart->tx_handler);
    3ed6:	687b      	ldr	r3, [r7, #4]
    3ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3eda:	2b00      	cmp	r3, #0
    3edc:	d100      	bne.n	3ee0 <MSS_UART_isr+0xbc>
    3ede:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->tx_handler)
    3ee0:	687b      	ldr	r3, [r7, #4]
    3ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3ee4:	2b00      	cmp	r3, #0
    3ee6:	f000 80a5 	beq.w	4034 <MSS_UART_isr+0x210>
                {
                    (*(this_uart->tx_handler))(this_uart);
    3eea:	687b      	ldr	r3, [r7, #4]
    3eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3eee:	6878      	ldr	r0, [r7, #4]
    3ef0:	4798      	blx	r3
                }
            }
            break;
    3ef2:	e0a8      	b.n	4046 <MSS_UART_isr+0x222>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT(NULL_HANDLER != this_uart->rx_handler);
    3ef4:	687b      	ldr	r3, [r7, #4]
    3ef6:	6a1b      	ldr	r3, [r3, #32]
    3ef8:	2b00      	cmp	r3, #0
    3efa:	d100      	bne.n	3efe <MSS_UART_isr+0xda>
    3efc:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->rx_handler)
    3efe:	687b      	ldr	r3, [r7, #4]
    3f00:	6a1b      	ldr	r3, [r3, #32]
    3f02:	2b00      	cmp	r3, #0
    3f04:	f000 8098 	beq.w	4038 <MSS_UART_isr+0x214>
                {
                    (*(this_uart->rx_handler))(this_uart);
    3f08:	687b      	ldr	r3, [r7, #4]
    3f0a:	6a1b      	ldr	r3, [r3, #32]
    3f0c:	6878      	ldr	r0, [r7, #4]
    3f0e:	4798      	blx	r3
                }
            }
            break;
    3f10:	e099      	b.n	4046 <MSS_UART_isr+0x222>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->linests_handler);
    3f12:	687b      	ldr	r3, [r7, #4]
    3f14:	69db      	ldr	r3, [r3, #28]
    3f16:	2b00      	cmp	r3, #0
    3f18:	d100      	bne.n	3f1c <MSS_UART_isr+0xf8>
    3f1a:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->linests_handler)
    3f1c:	687b      	ldr	r3, [r7, #4]
    3f1e:	69db      	ldr	r3, [r3, #28]
    3f20:	2b00      	cmp	r3, #0
    3f22:	f000 808b 	beq.w	403c <MSS_UART_isr+0x218>
                {
                   (*(this_uart->linests_handler))(this_uart);
    3f26:	687b      	ldr	r3, [r7, #4]
    3f28:	69db      	ldr	r3, [r3, #28]
    3f2a:	6878      	ldr	r0, [r7, #4]
    3f2c:	4798      	blx	r3
                }
            }
            break;
    3f2e:	e08a      	b.n	4046 <MSS_UART_isr+0x222>
            case IIRF_MMI:
            {
                /* Identify multimode interrupts and handle */

                /* Receiver time-out interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ERTOI))
    3f30:	687b      	ldr	r3, [r7, #4]
    3f32:	681b      	ldr	r3, [r3, #0]
    3f34:	f103 0328 	add.w	r3, r3, #40	; 0x28
    3f38:	4618      	mov	r0, r3
    3f3a:	f04f 0100 	mov.w	r1, #0
    3f3e:	f7ff febb 	bl	3cb8 <read_bit_reg8>
    3f42:	4603      	mov	r3, r0
    3f44:	2b00      	cmp	r3, #0
    3f46:	d00c      	beq.n	3f62 <MSS_UART_isr+0x13e>
                {
                    ASSERT(NULL_HANDLER != this_uart->rto_handler);
    3f48:	687b      	ldr	r3, [r7, #4]
    3f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3f4c:	2b00      	cmp	r3, #0
    3f4e:	d100      	bne.n	3f52 <MSS_UART_isr+0x12e>
    3f50:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->rto_handler)
    3f52:	687b      	ldr	r3, [r7, #4]
    3f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3f56:	2b00      	cmp	r3, #0
    3f58:	d003      	beq.n	3f62 <MSS_UART_isr+0x13e>
                    {
                        (*(this_uart->rto_handler))(this_uart);
    3f5a:	687b      	ldr	r3, [r7, #4]
    3f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    3f5e:	6878      	ldr	r0, [r7, #4]
    3f60:	4798      	blx	r3
                    }
                }
                /* NACK interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ENACKI))
    3f62:	687b      	ldr	r3, [r7, #4]
    3f64:	681b      	ldr	r3, [r3, #0]
    3f66:	f103 0328 	add.w	r3, r3, #40	; 0x28
    3f6a:	4618      	mov	r0, r3
    3f6c:	f04f 0101 	mov.w	r1, #1
    3f70:	f7ff fea2 	bl	3cb8 <read_bit_reg8>
    3f74:	4603      	mov	r3, r0
    3f76:	2b00      	cmp	r3, #0
    3f78:	d00c      	beq.n	3f94 <MSS_UART_isr+0x170>
                {
                    ASSERT(NULL_HANDLER != this_uart->nack_handler);
    3f7a:	687b      	ldr	r3, [r7, #4]
    3f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    3f7e:	2b00      	cmp	r3, #0
    3f80:	d100      	bne.n	3f84 <MSS_UART_isr+0x160>
    3f82:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->nack_handler)
    3f84:	687b      	ldr	r3, [r7, #4]
    3f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    3f88:	2b00      	cmp	r3, #0
    3f8a:	d003      	beq.n	3f94 <MSS_UART_isr+0x170>
                    {
                        (*(this_uart->nack_handler))(this_uart);
    3f8c:	687b      	ldr	r3, [r7, #4]
    3f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    3f90:	6878      	ldr	r0, [r7, #4]
    3f92:	4798      	blx	r3
                    }
                }

                /* PID parity error interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,EPID_PEI))
    3f94:	687b      	ldr	r3, [r7, #4]
    3f96:	681b      	ldr	r3, [r3, #0]
    3f98:	f103 0328 	add.w	r3, r3, #40	; 0x28
    3f9c:	4618      	mov	r0, r3
    3f9e:	f04f 0102 	mov.w	r1, #2
    3fa2:	f7ff fe89 	bl	3cb8 <read_bit_reg8>
    3fa6:	4603      	mov	r3, r0
    3fa8:	2b00      	cmp	r3, #0
    3faa:	d00c      	beq.n	3fc6 <MSS_UART_isr+0x1a2>
                {
                    ASSERT(NULL_HANDLER != this_uart->pid_pei_handler);
    3fac:	687b      	ldr	r3, [r7, #4]
    3fae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3fb0:	2b00      	cmp	r3, #0
    3fb2:	d100      	bne.n	3fb6 <MSS_UART_isr+0x192>
    3fb4:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->pid_pei_handler)
    3fb6:	687b      	ldr	r3, [r7, #4]
    3fb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3fba:	2b00      	cmp	r3, #0
    3fbc:	d003      	beq.n	3fc6 <MSS_UART_isr+0x1a2>
                    {
                        (*(this_uart->pid_pei_handler))(this_uart);
    3fbe:	687b      	ldr	r3, [r7, #4]
    3fc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3fc2:	6878      	ldr	r0, [r7, #4]
    3fc4:	4798      	blx	r3
                    }
                }

                /* LIN break detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINBI))
    3fc6:	687b      	ldr	r3, [r7, #4]
    3fc8:	681b      	ldr	r3, [r3, #0]
    3fca:	f103 0328 	add.w	r3, r3, #40	; 0x28
    3fce:	4618      	mov	r0, r3
    3fd0:	f04f 0103 	mov.w	r1, #3
    3fd4:	f7ff fe70 	bl	3cb8 <read_bit_reg8>
    3fd8:	4603      	mov	r3, r0
    3fda:	2b00      	cmp	r3, #0
    3fdc:	d00c      	beq.n	3ff8 <MSS_UART_isr+0x1d4>
                {
                    ASSERT(NULL_HANDLER != this_uart->break_handler);
    3fde:	687b      	ldr	r3, [r7, #4]
    3fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3fe2:	2b00      	cmp	r3, #0
    3fe4:	d100      	bne.n	3fe8 <MSS_UART_isr+0x1c4>
    3fe6:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->break_handler)
    3fe8:	687b      	ldr	r3, [r7, #4]
    3fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3fec:	2b00      	cmp	r3, #0
    3fee:	d003      	beq.n	3ff8 <MSS_UART_isr+0x1d4>
                    {
                        (*(this_uart->break_handler))(this_uart);
    3ff0:	687b      	ldr	r3, [r7, #4]
    3ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3ff4:	6878      	ldr	r0, [r7, #4]
    3ff6:	4798      	blx	r3
                    }
                }

                /* LIN Sync detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINSI))
    3ff8:	687b      	ldr	r3, [r7, #4]
    3ffa:	681b      	ldr	r3, [r3, #0]
    3ffc:	f103 0328 	add.w	r3, r3, #40	; 0x28
    4000:	4618      	mov	r0, r3
    4002:	f04f 0104 	mov.w	r1, #4
    4006:	f7ff fe57 	bl	3cb8 <read_bit_reg8>
    400a:	4603      	mov	r3, r0
    400c:	2b00      	cmp	r3, #0
    400e:	d017      	beq.n	4040 <MSS_UART_isr+0x21c>
                {
                    ASSERT(NULL_HANDLER != this_uart->sync_handler);
    4010:	687b      	ldr	r3, [r7, #4]
    4012:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    4014:	2b00      	cmp	r3, #0
    4016:	d100      	bne.n	401a <MSS_UART_isr+0x1f6>
    4018:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->sync_handler)
    401a:	687b      	ldr	r3, [r7, #4]
    401c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    401e:	2b00      	cmp	r3, #0
    4020:	d010      	beq.n	4044 <MSS_UART_isr+0x220>
                    {
                        (*(this_uart->sync_handler))(this_uart);
    4022:	687b      	ldr	r3, [r7, #4]
    4024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    4026:	6878      	ldr	r0, [r7, #4]
    4028:	4798      	blx	r3
                    }
                }
                break;
    402a:	e00c      	b.n	4046 <MSS_UART_isr+0x222>
            }

            default:
            {
                ASSERT(INVALID_INTERRUPT);
    402c:	be00      	bkpt	0x0000
    402e:	e00a      	b.n	4046 <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->modemsts_handler)
                {
                   (*(this_uart->modemsts_handler))(this_uart);
                }
            }
            break;
    4030:	bf00      	nop
    4032:	e008      	b.n	4046 <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->tx_handler)
                {
                    (*(this_uart->tx_handler))(this_uart);
                }
            }
            break;
    4034:	bf00      	nop
    4036:	e006      	b.n	4046 <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->rx_handler)
                {
                    (*(this_uart->rx_handler))(this_uart);
                }
            }
            break;
    4038:	bf00      	nop
    403a:	e004      	b.n	4046 <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->linests_handler)
                {
                   (*(this_uart->linests_handler))(this_uart);
                }
            }
            break;
    403c:	bf00      	nop
    403e:	e002      	b.n	4046 <MSS_UART_isr+0x222>
                    if(NULL_HANDLER != this_uart->sync_handler)
                    {
                        (*(this_uart->sync_handler))(this_uart);
                    }
                }
                break;
    4040:	bf00      	nop
    4042:	e000      	b.n	4046 <MSS_UART_isr+0x222>
    4044:	bf00      	nop
                ASSERT(INVALID_INTERRUPT);
            }
            break;
        }
    }
}
    4046:	f107 0710 	add.w	r7, r7, #16
    404a:	46bd      	mov	sp, r7
    404c:	bd80      	pop	{r7, pc}
    404e:	bf00      	nop

00004050 <NVIC_EnableIRQ>:
    4050:	b480      	push	{r7}
    4052:	b083      	sub	sp, #12
    4054:	af00      	add	r7, sp, #0
    4056:	4603      	mov	r3, r0
    4058:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    405a:	f24e 1300 	movw	r3, #57600	; 0xe100
    405e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    4062:	f997 2007 	ldrsb.w	r2, [r7, #7]
    4066:	ea4f 1252 	mov.w	r2, r2, lsr #5
    406a:	79f9      	ldrb	r1, [r7, #7]
    406c:	f001 011f 	and.w	r1, r1, #31
    4070:	f04f 0001 	mov.w	r0, #1
    4074:	fa00 f101 	lsl.w	r1, r0, r1
    4078:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    407c:	f107 070c 	add.w	r7, r7, #12
    4080:	46bd      	mov	sp, r7
    4082:	bc80      	pop	{r7}
    4084:	4770      	bx	lr
    4086:	bf00      	nop

00004088 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    4088:	b480      	push	{r7}
    408a:	b083      	sub	sp, #12
    408c:	af00      	add	r7, sp, #0
    408e:	4603      	mov	r3, r0
    4090:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    4092:	f24e 1300 	movw	r3, #57600	; 0xe100
    4096:	f2ce 0300 	movt	r3, #57344	; 0xe000
    409a:	f997 2007 	ldrsb.w	r2, [r7, #7]
    409e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    40a2:	79f9      	ldrb	r1, [r7, #7]
    40a4:	f001 011f 	and.w	r1, r1, #31
    40a8:	f04f 0001 	mov.w	r0, #1
    40ac:	fa00 f101 	lsl.w	r1, r0, r1
    40b0:	f102 0220 	add.w	r2, r2, #32
    40b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    40b8:	f107 070c 	add.w	r7, r7, #12
    40bc:	46bd      	mov	sp, r7
    40be:	bc80      	pop	{r7}
    40c0:	4770      	bx	lr
    40c2:	bf00      	nop

000040c4 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    40c4:	b480      	push	{r7}
    40c6:	b083      	sub	sp, #12
    40c8:	af00      	add	r7, sp, #0
    40ca:	4603      	mov	r3, r0
    40cc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    40ce:	f24e 1300 	movw	r3, #57600	; 0xe100
    40d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    40d6:	f997 2007 	ldrsb.w	r2, [r7, #7]
    40da:	ea4f 1252 	mov.w	r2, r2, lsr #5
    40de:	79f9      	ldrb	r1, [r7, #7]
    40e0:	f001 011f 	and.w	r1, r1, #31
    40e4:	f04f 0001 	mov.w	r0, #1
    40e8:	fa00 f101 	lsl.w	r1, r0, r1
    40ec:	f102 0260 	add.w	r2, r2, #96	; 0x60
    40f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    40f4:	f107 070c 	add.w	r7, r7, #12
    40f8:	46bd      	mov	sp, r7
    40fa:	bc80      	pop	{r7}
    40fc:	4770      	bx	lr
    40fe:	bf00      	nop

00004100 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    4100:	b580      	push	{r7, lr}
    4102:	b08a      	sub	sp, #40	; 0x28
    4104:	af00      	add	r7, sp, #0
    4106:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    4108:	687b      	ldr	r3, [r7, #4]
    410a:	681b      	ldr	r3, [r3, #0]
    410c:	681b      	ldr	r3, [r3, #0]
    410e:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    4110:	687b      	ldr	r3, [r7, #4]
    4112:	681b      	ldr	r3, [r3, #0]
    4114:	699b      	ldr	r3, [r3, #24]
    4116:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    4118:	687b      	ldr	r3, [r7, #4]
    411a:	681b      	ldr	r3, [r3, #0]
    411c:	685b      	ldr	r3, [r3, #4]
    411e:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    4120:	687b      	ldr	r3, [r7, #4]
    4122:	681b      	ldr	r3, [r3, #0]
    4124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4126:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    4128:	687b      	ldr	r3, [r7, #4]
    412a:	681b      	ldr	r3, [r3, #0]
    412c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    412e:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    4130:	687b      	ldr	r3, [r7, #4]
    4132:	681b      	ldr	r3, [r3, #0]
    4134:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    4136:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    4138:	687b      	ldr	r3, [r7, #4]
    413a:	681b      	ldr	r3, [r3, #0]
    413c:	69db      	ldr	r3, [r3, #28]
    413e:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    4140:	687a      	ldr	r2, [r7, #4]
    4142:	f241 2324 	movw	r3, #4644	; 0x1224
    4146:	f2c2 0300 	movt	r3, #8192	; 0x2000
    414a:	429a      	cmp	r2, r3
    414c:	d12e      	bne.n	41ac <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI0_BASE);
    414e:	687a      	ldr	r2, [r7, #4]
    4150:	f241 0300 	movw	r3, #4096	; 0x1000
    4154:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4158:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    415a:	687b      	ldr	r3, [r7, #4]
    415c:	f04f 0202 	mov.w	r2, #2
    4160:	711a      	strb	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    4162:	f248 0300 	movw	r3, #32768	; 0x8000
    4166:	f2c4 0303 	movt	r3, #16387	; 0x4003
    416a:	f248 0200 	movw	r2, #32768	; 0x8000
    416e:	f2c4 0203 	movt	r2, #16387	; 0x4003
    4172:	6c92      	ldr	r2, [r2, #72]	; 0x48
    4174:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    4178:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    417a:	f04f 0002 	mov.w	r0, #2
    417e:	f7ff ffa1 	bl	40c4 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    4182:	f248 0300 	movw	r3, #32768	; 0x8000
    4186:	f2c4 0303 	movt	r3, #16387	; 0x4003
    418a:	f248 0200 	movw	r2, #32768	; 0x8000
    418e:	f2c4 0203 	movt	r2, #16387	; 0x4003
    4192:	6c92      	ldr	r2, [r2, #72]	; 0x48
    4194:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    4198:	649a      	str	r2, [r3, #72]	; 0x48

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    419a:	687b      	ldr	r3, [r7, #4]
    419c:	681b      	ldr	r3, [r3, #0]
    419e:	687a      	ldr	r2, [r7, #4]
    41a0:	6812      	ldr	r2, [r2, #0]
    41a2:	6812      	ldr	r2, [r2, #0]
    41a4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    41a8:	601a      	str	r2, [r3, #0]
    41aa:	e02d      	b.n	4208 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI1_BASE);
    41ac:	687a      	ldr	r2, [r7, #4]
    41ae:	f241 0300 	movw	r3, #4096	; 0x1000
    41b2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    41b6:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    41b8:	687b      	ldr	r3, [r7, #4]
    41ba:	f04f 0203 	mov.w	r2, #3
    41be:	711a      	strb	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    41c0:	f248 0300 	movw	r3, #32768	; 0x8000
    41c4:	f2c4 0303 	movt	r3, #16387	; 0x4003
    41c8:	f248 0200 	movw	r2, #32768	; 0x8000
    41cc:	f2c4 0203 	movt	r2, #16387	; 0x4003
    41d0:	6c92      	ldr	r2, [r2, #72]	; 0x48
    41d2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    41d6:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    41d8:	f04f 0003 	mov.w	r0, #3
    41dc:	f7ff ff72 	bl	40c4 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    41e0:	f248 0300 	movw	r3, #32768	; 0x8000
    41e4:	f2c4 0303 	movt	r3, #16387	; 0x4003
    41e8:	f248 0200 	movw	r2, #32768	; 0x8000
    41ec:	f2c4 0203 	movt	r2, #16387	; 0x4003
    41f0:	6c92      	ldr	r2, [r2, #72]	; 0x48
    41f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    41f6:	649a      	str	r2, [r3, #72]	; 0x48
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    41f8:	687b      	ldr	r3, [r7, #4]
    41fa:	681b      	ldr	r3, [r3, #0]
    41fc:	687a      	ldr	r2, [r7, #4]
    41fe:	6812      	ldr	r2, [r2, #0]
    4200:	6812      	ldr	r2, [r2, #0]
    4202:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    4206:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
    4208:	68fb      	ldr	r3, [r7, #12]
    420a:	f023 0301 	bic.w	r3, r3, #1
    420e:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
    4210:	687b      	ldr	r3, [r7, #4]
    4212:	681b      	ldr	r3, [r3, #0]
    4214:	68fa      	ldr	r2, [r7, #12]
    4216:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    4218:	687b      	ldr	r3, [r7, #4]
    421a:	681b      	ldr	r3, [r3, #0]
    421c:	693a      	ldr	r2, [r7, #16]
    421e:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    4220:	687b      	ldr	r3, [r7, #4]
    4222:	681b      	ldr	r3, [r3, #0]
    4224:	697a      	ldr	r2, [r7, #20]
    4226:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    4228:	687b      	ldr	r3, [r7, #4]
    422a:	681b      	ldr	r3, [r3, #0]
    422c:	687a      	ldr	r2, [r7, #4]
    422e:	6812      	ldr	r2, [r2, #0]
    4230:	6812      	ldr	r2, [r2, #0]
    4232:	f042 0201 	orr.w	r2, r2, #1
    4236:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    4238:	687b      	ldr	r3, [r7, #4]
    423a:	681b      	ldr	r3, [r3, #0]
    423c:	69ba      	ldr	r2, [r7, #24]
    423e:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    4240:	687b      	ldr	r3, [r7, #4]
    4242:	681b      	ldr	r3, [r3, #0]
    4244:	69fa      	ldr	r2, [r7, #28]
    4246:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    4248:	687b      	ldr	r3, [r7, #4]
    424a:	681b      	ldr	r3, [r3, #0]
    424c:	6a3a      	ldr	r2, [r7, #32]
    424e:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    4250:	687b      	ldr	r3, [r7, #4]
    4252:	681b      	ldr	r3, [r3, #0]
    4254:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    4256:	61da      	str	r2, [r3, #28]
}
    4258:	f107 0728 	add.w	r7, r7, #40	; 0x28
    425c:	46bd      	mov	sp, r7
    425e:	bd80      	pop	{r7, pc}

00004260 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    4260:	b580      	push	{r7, lr}
    4262:	b084      	sub	sp, #16
    4264:	af00      	add	r7, sp, #0
    4266:	6078      	str	r0, [r7, #4]
    4268:	460b      	mov	r3, r1
    426a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    426c:	687a      	ldr	r2, [r7, #4]
    426e:	f241 2324 	movw	r3, #4644	; 0x1224
    4272:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4276:	429a      	cmp	r2, r3
    4278:	d007      	beq.n	428a <MSS_SPI_set_slave_select+0x2a>
    427a:	687a      	ldr	r2, [r7, #4]
    427c:	f241 13a0 	movw	r3, #4512	; 0x11a0
    4280:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4284:	429a      	cmp	r2, r3
    4286:	d000      	beq.n	428a <MSS_SPI_set_slave_select+0x2a>
    4288:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    428a:	687b      	ldr	r3, [r7, #4]
    428c:	681b      	ldr	r3, [r3, #0]
    428e:	681b      	ldr	r3, [r3, #0]
    4290:	f003 0302 	and.w	r3, r3, #2
    4294:	2b00      	cmp	r3, #0
    4296:	d100      	bne.n	429a <MSS_SPI_set_slave_select+0x3a>
    4298:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    429a:	78fb      	ldrb	r3, [r7, #3]
    429c:	687a      	ldr	r2, [r7, #4]
    429e:	f103 0306 	add.w	r3, r3, #6
    42a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    42a6:	4413      	add	r3, r2
    42a8:	685b      	ldr	r3, [r3, #4]
    42aa:	f1b3 3fff 	cmp.w	r3, #4294967295
    42ae:	d100      	bne.n	42b2 <MSS_SPI_set_slave_select+0x52>
    42b0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    42b2:	687b      	ldr	r3, [r7, #4]
    42b4:	791b      	ldrb	r3, [r3, #4]
    42b6:	b25b      	sxtb	r3, r3
    42b8:	4618      	mov	r0, r3
    42ba:	f7ff fee5 	bl	4088 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    42be:	687b      	ldr	r3, [r7, #4]
    42c0:	681b      	ldr	r3, [r3, #0]
    42c2:	689b      	ldr	r3, [r3, #8]
    42c4:	f003 0304 	and.w	r3, r3, #4
    42c8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    42ca:	68fb      	ldr	r3, [r7, #12]
    42cc:	2b00      	cmp	r3, #0
    42ce:	d002      	beq.n	42d6 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
    42d0:	6878      	ldr	r0, [r7, #4]
    42d2:	f7ff ff15 	bl	4100 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    42d6:	687b      	ldr	r3, [r7, #4]
    42d8:	681b      	ldr	r3, [r3, #0]
    42da:	687a      	ldr	r2, [r7, #4]
    42dc:	6812      	ldr	r2, [r2, #0]
    42de:	6812      	ldr	r2, [r2, #0]
    42e0:	f022 0201 	bic.w	r2, r2, #1
    42e4:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    42e6:	687b      	ldr	r3, [r7, #4]
    42e8:	681a      	ldr	r2, [r3, #0]
    42ea:	78fb      	ldrb	r3, [r7, #3]
    42ec:	6879      	ldr	r1, [r7, #4]
    42ee:	f103 0306 	add.w	r3, r3, #6
    42f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    42f6:	440b      	add	r3, r1
    42f8:	685b      	ldr	r3, [r3, #4]
    42fa:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    42fc:	687b      	ldr	r3, [r7, #4]
    42fe:	681a      	ldr	r2, [r3, #0]
    4300:	78fb      	ldrb	r3, [r7, #3]
    4302:	6879      	ldr	r1, [r7, #4]
    4304:	f103 0306 	add.w	r3, r3, #6
    4308:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    430c:	440b      	add	r3, r1
    430e:	7a5b      	ldrb	r3, [r3, #9]
    4310:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    4312:	687b      	ldr	r3, [r7, #4]
    4314:	681a      	ldr	r2, [r3, #0]
    4316:	78fb      	ldrb	r3, [r7, #3]
    4318:	6879      	ldr	r1, [r7, #4]
    431a:	f103 0306 	add.w	r3, r3, #6
    431e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4322:	440b      	add	r3, r1
    4324:	7a1b      	ldrb	r3, [r3, #8]
    4326:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    4328:	687b      	ldr	r3, [r7, #4]
    432a:	681b      	ldr	r3, [r3, #0]
    432c:	687a      	ldr	r2, [r7, #4]
    432e:	6812      	ldr	r2, [r2, #0]
    4330:	6812      	ldr	r2, [r2, #0]
    4332:	f042 0201 	orr.w	r2, r2, #1
    4336:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    4338:	687b      	ldr	r3, [r7, #4]
    433a:	681b      	ldr	r3, [r3, #0]
    433c:	687a      	ldr	r2, [r7, #4]
    433e:	6812      	ldr	r2, [r2, #0]
    4340:	69d1      	ldr	r1, [r2, #28]
    4342:	78fa      	ldrb	r2, [r7, #3]
    4344:	f04f 0001 	mov.w	r0, #1
    4348:	fa00 f202 	lsl.w	r2, r0, r2
    434c:	ea41 0202 	orr.w	r2, r1, r2
    4350:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    4352:	687b      	ldr	r3, [r7, #4]
    4354:	791b      	ldrb	r3, [r3, #4]
    4356:	b25b      	sxtb	r3, r3
    4358:	4618      	mov	r0, r3
    435a:	f7ff fe79 	bl	4050 <NVIC_EnableIRQ>
}
    435e:	f107 0710 	add.w	r7, r7, #16
    4362:	46bd      	mov	sp, r7
    4364:	bd80      	pop	{r7, pc}
    4366:	bf00      	nop

00004368 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    4368:	b580      	push	{r7, lr}
    436a:	b084      	sub	sp, #16
    436c:	af00      	add	r7, sp, #0
    436e:	6078      	str	r0, [r7, #4]
    4370:	460b      	mov	r3, r1
    4372:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    4374:	687a      	ldr	r2, [r7, #4]
    4376:	f241 2324 	movw	r3, #4644	; 0x1224
    437a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    437e:	429a      	cmp	r2, r3
    4380:	d007      	beq.n	4392 <MSS_SPI_clear_slave_select+0x2a>
    4382:	687a      	ldr	r2, [r7, #4]
    4384:	f241 13a0 	movw	r3, #4512	; 0x11a0
    4388:	f2c2 0300 	movt	r3, #8192	; 0x2000
    438c:	429a      	cmp	r2, r3
    438e:	d000      	beq.n	4392 <MSS_SPI_clear_slave_select+0x2a>
    4390:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    4392:	687b      	ldr	r3, [r7, #4]
    4394:	681b      	ldr	r3, [r3, #0]
    4396:	681b      	ldr	r3, [r3, #0]
    4398:	f003 0302 	and.w	r3, r3, #2
    439c:	2b00      	cmp	r3, #0
    439e:	d100      	bne.n	43a2 <MSS_SPI_clear_slave_select+0x3a>
    43a0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    43a2:	687b      	ldr	r3, [r7, #4]
    43a4:	791b      	ldrb	r3, [r3, #4]
    43a6:	b25b      	sxtb	r3, r3
    43a8:	4618      	mov	r0, r3
    43aa:	f7ff fe6d 	bl	4088 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    43ae:	687b      	ldr	r3, [r7, #4]
    43b0:	681b      	ldr	r3, [r3, #0]
    43b2:	689b      	ldr	r3, [r3, #8]
    43b4:	f003 0304 	and.w	r3, r3, #4
    43b8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    43ba:	68fb      	ldr	r3, [r7, #12]
    43bc:	2b00      	cmp	r3, #0
    43be:	d002      	beq.n	43c6 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
    43c0:	6878      	ldr	r0, [r7, #4]
    43c2:	f7ff fe9d 	bl	4100 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    43c6:	687b      	ldr	r3, [r7, #4]
    43c8:	681b      	ldr	r3, [r3, #0]
    43ca:	687a      	ldr	r2, [r7, #4]
    43cc:	6812      	ldr	r2, [r2, #0]
    43ce:	69d1      	ldr	r1, [r2, #28]
    43d0:	78fa      	ldrb	r2, [r7, #3]
    43d2:	f04f 0001 	mov.w	r0, #1
    43d6:	fa00 f202 	lsl.w	r2, r0, r2
    43da:	ea6f 0202 	mvn.w	r2, r2
    43de:	ea01 0202 	and.w	r2, r1, r2
    43e2:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    43e4:	687b      	ldr	r3, [r7, #4]
    43e6:	791b      	ldrb	r3, [r3, #4]
    43e8:	b25b      	sxtb	r3, r3
    43ea:	4618      	mov	r0, r3
    43ec:	f7ff fe30 	bl	4050 <NVIC_EnableIRQ>
}
    43f0:	f107 0710 	add.w	r7, r7, #16
    43f4:	46bd      	mov	sp, r7
    43f6:	bd80      	pop	{r7, pc}

000043f8 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
    43f8:	b480      	push	{r7}
    43fa:	b085      	sub	sp, #20
    43fc:	af00      	add	r7, sp, #0
    43fe:	6078      	str	r0, [r7, #4]
    4400:	6039      	str	r1, [r7, #0]
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    4402:	687a      	ldr	r2, [r7, #4]
    4404:	f241 2324 	movw	r3, #4644	; 0x1224
    4408:	f2c2 0300 	movt	r3, #8192	; 0x2000
    440c:	429a      	cmp	r2, r3
    440e:	d007      	beq.n	4420 <MSS_SPI_transfer_frame+0x28>
    4410:	687a      	ldr	r2, [r7, #4]
    4412:	f241 13a0 	movw	r3, #4512	; 0x11a0
    4416:	f2c2 0300 	movt	r3, #8192	; 0x2000
    441a:	429a      	cmp	r2, r3
    441c:	d000      	beq.n	4420 <MSS_SPI_transfer_frame+0x28>
    441e:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    4420:	687b      	ldr	r3, [r7, #4]
    4422:	681b      	ldr	r3, [r3, #0]
    4424:	681b      	ldr	r3, [r3, #0]
    4426:	f003 0302 	and.w	r3, r3, #2
    442a:	2b00      	cmp	r3, #0
    442c:	d100      	bne.n	4430 <MSS_SPI_transfer_frame+0x38>
    442e:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    4430:	687b      	ldr	r3, [r7, #4]
    4432:	681a      	ldr	r2, [r3, #0]
    4434:	687b      	ldr	r3, [r7, #4]
    4436:	681b      	ldr	r3, [r3, #0]
    4438:	6819      	ldr	r1, [r3, #0]
    443a:	f240 03ff 	movw	r3, #255	; 0xff
    443e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    4442:	ea01 0303 	and.w	r3, r1, r3
    4446:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    444a:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    444c:	687b      	ldr	r3, [r7, #4]
    444e:	681b      	ldr	r3, [r3, #0]
    4450:	687a      	ldr	r2, [r7, #4]
    4452:	6812      	ldr	r2, [r2, #0]
    4454:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    4456:	f042 020c 	orr.w	r2, r2, #12
    445a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    445c:	687b      	ldr	r3, [r7, #4]
    445e:	681b      	ldr	r3, [r3, #0]
    4460:	683a      	ldr	r2, [r7, #0]
    4462:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    4464:	687b      	ldr	r3, [r7, #4]
    4466:	681b      	ldr	r3, [r3, #0]
    4468:	689b      	ldr	r3, [r3, #8]
    446a:	f003 0301 	and.w	r3, r3, #1
    446e:	60fb      	str	r3, [r7, #12]
    while(0u == tx_done)
    4470:	e005      	b.n	447e <MSS_SPI_transfer_frame+0x86>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    4472:	687b      	ldr	r3, [r7, #4]
    4474:	681b      	ldr	r3, [r3, #0]
    4476:	689b      	ldr	r3, [r3, #8]
    4478:	f003 0301 	and.w	r3, r3, #1
    447c:	60fb      	str	r3, [r7, #12]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
    447e:	68fb      	ldr	r3, [r7, #12]
    4480:	2b00      	cmp	r3, #0
    4482:	d0f6      	beq.n	4472 <MSS_SPI_transfer_frame+0x7a>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    4484:	687b      	ldr	r3, [r7, #4]
    4486:	681b      	ldr	r3, [r3, #0]
    4488:	689b      	ldr	r3, [r3, #8]
    448a:	f003 0302 	and.w	r3, r3, #2
    448e:	60bb      	str	r3, [r7, #8]
    while(0u == rx_ready)
    4490:	e005      	b.n	449e <MSS_SPI_transfer_frame+0xa6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    4492:	687b      	ldr	r3, [r7, #4]
    4494:	681b      	ldr	r3, [r3, #0]
    4496:	689b      	ldr	r3, [r3, #8]
    4498:	f003 0302 	and.w	r3, r3, #2
    449c:	60bb      	str	r3, [r7, #8]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
    449e:	68bb      	ldr	r3, [r7, #8]
    44a0:	2b00      	cmp	r3, #0
    44a2:	d0f6      	beq.n	4492 <MSS_SPI_transfer_frame+0x9a>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
    44a4:	687b      	ldr	r3, [r7, #4]
    44a6:	681b      	ldr	r3, [r3, #0]
    44a8:	691b      	ldr	r3, [r3, #16]
}
    44aa:	4618      	mov	r0, r3
    44ac:	f107 0714 	add.w	r7, r7, #20
    44b0:	46bd      	mov	sp, r7
    44b2:	bc80      	pop	{r7}
    44b4:	4770      	bx	lr
    44b6:	bf00      	nop

000044b8 <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
    44b8:	b580      	push	{r7, lr}
    44ba:	b08e      	sub	sp, #56	; 0x38
    44bc:	af00      	add	r7, sp, #0
    44be:	60f8      	str	r0, [r7, #12]
    44c0:	60b9      	str	r1, [r7, #8]
    44c2:	603b      	str	r3, [r7, #0]
    44c4:	4613      	mov	r3, r2
    44c6:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
    44c8:	f04f 0300 	mov.w	r3, #0
    44cc:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
    44ce:	f04f 0300 	mov.w	r3, #0
    44d2:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    44d4:	68fa      	ldr	r2, [r7, #12]
    44d6:	f241 2324 	movw	r3, #4644	; 0x1224
    44da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44de:	429a      	cmp	r2, r3
    44e0:	d007      	beq.n	44f2 <MSS_SPI_transfer_block+0x3a>
    44e2:	68fa      	ldr	r2, [r7, #12]
    44e4:	f241 13a0 	movw	r3, #4512	; 0x11a0
    44e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    44ec:	429a      	cmp	r2, r3
    44ee:	d000      	beq.n	44f2 <MSS_SPI_transfer_block+0x3a>
    44f0:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    44f2:	68fb      	ldr	r3, [r7, #12]
    44f4:	681b      	ldr	r3, [r3, #0]
    44f6:	681b      	ldr	r3, [r3, #0]
    44f8:	f003 0302 	and.w	r3, r3, #2
    44fc:	2b00      	cmp	r3, #0
    44fe:	d100      	bne.n	4502 <MSS_SPI_transfer_block+0x4a>
    4500:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
    4502:	88fa      	ldrh	r2, [r7, #6]
    4504:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    4508:	4413      	add	r3, r2
    450a:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(0u == transfer_size)
    450c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    450e:	2b00      	cmp	r3, #0
    4510:	d103      	bne.n	451a <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
    4512:	f04f 0301 	mov.w	r3, #1
    4516:	623b      	str	r3, [r7, #32]
    4518:	e001      	b.n	451e <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
    451a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    451c:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    451e:	68fb      	ldr	r3, [r7, #12]
    4520:	681b      	ldr	r3, [r3, #0]
    4522:	68fa      	ldr	r2, [r7, #12]
    4524:	6812      	ldr	r2, [r2, #0]
    4526:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    4528:	f042 020c 	orr.w	r2, r2, #12
    452c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    452e:	68fb      	ldr	r3, [r7, #12]
    4530:	681b      	ldr	r3, [r3, #0]
    4532:	689b      	ldr	r3, [r3, #8]
    4534:	f003 0304 	and.w	r3, r3, #4
    4538:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
    453a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    453c:	2b00      	cmp	r3, #0
    453e:	d002      	beq.n	4546 <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
    4540:	68f8      	ldr	r0, [r7, #12]
    4542:	f7ff fddd 	bl	4100 <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    4546:	68fb      	ldr	r3, [r7, #12]
    4548:	681b      	ldr	r3, [r3, #0]
    454a:	68fa      	ldr	r2, [r7, #12]
    454c:	6812      	ldr	r2, [r2, #0]
    454e:	6812      	ldr	r2, [r2, #0]
    4550:	f022 0201 	bic.w	r2, r2, #1
    4554:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
    4556:	68fb      	ldr	r3, [r7, #12]
    4558:	6819      	ldr	r1, [r3, #0]
    455a:	68fb      	ldr	r3, [r7, #12]
    455c:	681b      	ldr	r3, [r3, #0]
    455e:	681b      	ldr	r3, [r3, #0]
    4560:	f240 02ff 	movw	r2, #255	; 0xff
    4564:	f6cf 7200 	movt	r2, #65280	; 0xff00
    4568:	ea03 0202 	and.w	r2, r3, r2
    456c:	6a3b      	ldr	r3, [r7, #32]
    456e:	ea4f 2003 	mov.w	r0, r3, lsl #8
    4572:	f64f 7300 	movw	r3, #65280	; 0xff00
    4576:	f2c0 03ff 	movt	r3, #255	; 0xff
    457a:	ea00 0303 	and.w	r3, r0, r3
    457e:	ea42 0303 	orr.w	r3, r2, r3
    4582:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    4584:	68fb      	ldr	r3, [r7, #12]
    4586:	681b      	ldr	r3, [r3, #0]
    4588:	f04f 0208 	mov.w	r2, #8
    458c:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    458e:	68fb      	ldr	r3, [r7, #12]
    4590:	681b      	ldr	r3, [r3, #0]
    4592:	68fa      	ldr	r2, [r7, #12]
    4594:	6812      	ldr	r2, [r2, #0]
    4596:	6812      	ldr	r2, [r2, #0]
    4598:	f042 0201 	orr.w	r2, r2, #1
    459c:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    459e:	68fb      	ldr	r3, [r7, #12]
    45a0:	681b      	ldr	r3, [r3, #0]
    45a2:	689b      	ldr	r3, [r3, #8]
    45a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    45a8:	633b      	str	r3, [r7, #48]	; 0x30
    while(0u == rx_fifo_empty)
    45aa:	e009      	b.n	45c0 <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
    45ac:	68fb      	ldr	r3, [r7, #12]
    45ae:	681b      	ldr	r3, [r3, #0]
    45b0:	691b      	ldr	r3, [r3, #16]
    45b2:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    45b4:	68fb      	ldr	r3, [r7, #12]
    45b6:	681b      	ldr	r3, [r3, #0]
    45b8:	689b      	ldr	r3, [r3, #8]
    45ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
    45be:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    45c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    45c2:	2b00      	cmp	r3, #0
    45c4:	d0f2      	beq.n	45ac <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
    45c6:	f04f 0300 	mov.w	r3, #0
    45ca:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
    45cc:	f04f 0300 	mov.w	r3, #0
    45d0:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
    45d2:	8bba      	ldrh	r2, [r7, #28]
    45d4:	88fb      	ldrh	r3, [r7, #6]
    45d6:	429a      	cmp	r2, r3
    45d8:	d20f      	bcs.n	45fa <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    45da:	68fb      	ldr	r3, [r7, #12]
    45dc:	681b      	ldr	r3, [r3, #0]
    45de:	8bb9      	ldrh	r1, [r7, #28]
    45e0:	68ba      	ldr	r2, [r7, #8]
    45e2:	440a      	add	r2, r1
    45e4:	7812      	ldrb	r2, [r2, #0]
    45e6:	615a      	str	r2, [r3, #20]
        ++tx_idx;
    45e8:	8bbb      	ldrh	r3, [r7, #28]
    45ea:	f103 0301 	add.w	r3, r3, #1
    45ee:	83bb      	strh	r3, [r7, #28]
        ++transit;
    45f0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    45f2:	f103 0301 	add.w	r3, r3, #1
    45f6:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    45f8:	e06a      	b.n	46d0 <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
    45fa:	8bba      	ldrh	r2, [r7, #28]
    45fc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    45fe:	429a      	cmp	r2, r3
    4600:	d266      	bcs.n	46d0 <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
    4602:	68fb      	ldr	r3, [r7, #12]
    4604:	681b      	ldr	r3, [r3, #0]
    4606:	f04f 0200 	mov.w	r2, #0
    460a:	615a      	str	r2, [r3, #20]
            ++tx_idx;
    460c:	8bbb      	ldrh	r3, [r7, #28]
    460e:	f103 0301 	add.w	r3, r3, #1
    4612:	83bb      	strh	r3, [r7, #28]
            ++transit;
    4614:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    4616:	f103 0301 	add.w	r3, r3, #1
    461a:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    461c:	e058      	b.n	46d0 <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    461e:	68fb      	ldr	r3, [r7, #12]
    4620:	681b      	ldr	r3, [r3, #0]
    4622:	689b      	ldr	r3, [r3, #8]
    4624:	f003 0340 	and.w	r3, r3, #64	; 0x40
    4628:	633b      	str	r3, [r7, #48]	; 0x30
        if(0u == rx_fifo_empty)
    462a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    462c:	2b00      	cmp	r3, #0
    462e:	d11e      	bne.n	466e <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
    4630:	68fb      	ldr	r3, [r7, #12]
    4632:	681b      	ldr	r3, [r3, #0]
    4634:	691b      	ldr	r3, [r3, #16]
    4636:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
    4638:	8b7a      	ldrh	r2, [r7, #26]
    463a:	88fb      	ldrh	r3, [r7, #6]
    463c:	429a      	cmp	r2, r3
    463e:	d30e      	bcc.n	465e <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
    4640:	8bfa      	ldrh	r2, [r7, #30]
    4642:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    4646:	429a      	cmp	r2, r3
    4648:	d205      	bcs.n	4656 <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
    464a:	8bfa      	ldrh	r2, [r7, #30]
    464c:	683b      	ldr	r3, [r7, #0]
    464e:	4413      	add	r3, r2
    4650:	697a      	ldr	r2, [r7, #20]
    4652:	b2d2      	uxtb	r2, r2
    4654:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
    4656:	8bfb      	ldrh	r3, [r7, #30]
    4658:	f103 0301 	add.w	r3, r3, #1
    465c:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
    465e:	8b7b      	ldrh	r3, [r7, #26]
    4660:	f103 0301 	add.w	r3, r3, #1
    4664:	837b      	strh	r3, [r7, #26]
            --transit;
    4666:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    4668:	f103 33ff 	add.w	r3, r3, #4294967295
    466c:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    466e:	68fb      	ldr	r3, [r7, #12]
    4670:	681b      	ldr	r3, [r3, #0]
    4672:	689b      	ldr	r3, [r3, #8]
    4674:	f403 7380 	and.w	r3, r3, #256	; 0x100
    4678:	62bb      	str	r3, [r7, #40]	; 0x28
        if(0u == tx_fifo_full)
    467a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    467c:	2b00      	cmp	r3, #0
    467e:	d127      	bne.n	46d0 <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
    4680:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    4682:	2b03      	cmp	r3, #3
    4684:	d824      	bhi.n	46d0 <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
    4686:	8bba      	ldrh	r2, [r7, #28]
    4688:	88fb      	ldrh	r3, [r7, #6]
    468a:	429a      	cmp	r2, r3
    468c:	d20f      	bcs.n	46ae <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    468e:	68fb      	ldr	r3, [r7, #12]
    4690:	681b      	ldr	r3, [r3, #0]
    4692:	8bb9      	ldrh	r1, [r7, #28]
    4694:	68ba      	ldr	r2, [r7, #8]
    4696:	440a      	add	r2, r1
    4698:	7812      	ldrb	r2, [r2, #0]
    469a:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
    469c:	8bbb      	ldrh	r3, [r7, #28]
    469e:	f103 0301 	add.w	r3, r3, #1
    46a2:	83bb      	strh	r3, [r7, #28]
                    ++transit;
    46a4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    46a6:	f103 0301 	add.w	r3, r3, #1
    46aa:	84fb      	strh	r3, [r7, #38]	; 0x26
    46ac:	e010      	b.n	46d0 <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
    46ae:	8bba      	ldrh	r2, [r7, #28]
    46b0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    46b2:	429a      	cmp	r2, r3
    46b4:	d20c      	bcs.n	46d0 <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
    46b6:	68fb      	ldr	r3, [r7, #12]
    46b8:	681b      	ldr	r3, [r3, #0]
    46ba:	f04f 0200 	mov.w	r2, #0
    46be:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
    46c0:	8bbb      	ldrh	r3, [r7, #28]
    46c2:	f103 0301 	add.w	r3, r3, #1
    46c6:	83bb      	strh	r3, [r7, #28]
                        ++transit;
    46c8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    46ca:	f103 0301 	add.w	r3, r3, #1
    46ce:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    46d0:	8b7a      	ldrh	r2, [r7, #26]
    46d2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    46d4:	429a      	cmp	r2, r3
    46d6:	d3a2      	bcc.n	461e <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
    46d8:	f107 0738 	add.w	r7, r7, #56	; 0x38
    46dc:	46bd      	mov	sp, r7
    46de:	bd80      	pop	{r7, pc}

000046e0 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    46e0:	b480      	push	{r7}
    46e2:	b085      	sub	sp, #20
    46e4:	af00      	add	r7, sp, #0
    46e6:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
    46e8:	f04f 0300 	mov.w	r3, #0
    46ec:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    46ee:	e00e      	b.n	470e <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    46f0:	687b      	ldr	r3, [r7, #4]
    46f2:	681b      	ldr	r3, [r3, #0]
    46f4:	687a      	ldr	r2, [r7, #4]
    46f6:	6891      	ldr	r1, [r2, #8]
    46f8:	687a      	ldr	r2, [r7, #4]
    46fa:	6912      	ldr	r2, [r2, #16]
    46fc:	440a      	add	r2, r1
    46fe:	7812      	ldrb	r2, [r2, #0]
    4700:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
    4702:	687b      	ldr	r3, [r7, #4]
    4704:	691b      	ldr	r3, [r3, #16]
    4706:	f103 0201 	add.w	r2, r3, #1
    470a:	687b      	ldr	r3, [r7, #4]
    470c:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    470e:	687b      	ldr	r3, [r7, #4]
    4710:	681b      	ldr	r3, [r3, #0]
    4712:	689b      	ldr	r3, [r3, #8]
    4714:	f403 7380 	and.w	r3, r3, #256	; 0x100
    4718:	2b00      	cmp	r3, #0
    471a:	d105      	bne.n	4728 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    471c:	687b      	ldr	r3, [r7, #4]
    471e:	691a      	ldr	r2, [r3, #16]
    4720:	687b      	ldr	r3, [r7, #4]
    4722:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    4724:	429a      	cmp	r2, r3
    4726:	d3e3      	bcc.n	46f0 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    4728:	687b      	ldr	r3, [r7, #4]
    472a:	691a      	ldr	r2, [r3, #16]
    472c:	687b      	ldr	r3, [r7, #4]
    472e:	68db      	ldr	r3, [r3, #12]
    4730:	429a      	cmp	r2, r3
    4732:	d31c      	bcc.n	476e <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    4734:	e00e      	b.n	4754 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    4736:	687b      	ldr	r3, [r7, #4]
    4738:	681b      	ldr	r3, [r3, #0]
    473a:	687a      	ldr	r2, [r7, #4]
    473c:	6951      	ldr	r1, [r2, #20]
    473e:	687a      	ldr	r2, [r7, #4]
    4740:	69d2      	ldr	r2, [r2, #28]
    4742:	440a      	add	r2, r1
    4744:	7812      	ldrb	r2, [r2, #0]
    4746:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    4748:	687b      	ldr	r3, [r7, #4]
    474a:	69db      	ldr	r3, [r3, #28]
    474c:	f103 0201 	add.w	r2, r3, #1
    4750:	687b      	ldr	r3, [r7, #4]
    4752:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    4754:	687b      	ldr	r3, [r7, #4]
    4756:	681b      	ldr	r3, [r3, #0]
    4758:	689b      	ldr	r3, [r3, #8]
    475a:	f403 7380 	and.w	r3, r3, #256	; 0x100
    475e:	2b00      	cmp	r3, #0
    4760:	d105      	bne.n	476e <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    4762:	687b      	ldr	r3, [r7, #4]
    4764:	69da      	ldr	r2, [r3, #28]
    4766:	687b      	ldr	r3, [r7, #4]
    4768:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    476a:	429a      	cmp	r2, r3
    476c:	d3e3      	bcc.n	4736 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    476e:	687b      	ldr	r3, [r7, #4]
    4770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4772:	2b00      	cmp	r3, #0
    4774:	d01f      	beq.n	47b6 <fill_slave_tx_fifo+0xd6>
    4776:	687b      	ldr	r3, [r7, #4]
    4778:	691a      	ldr	r2, [r3, #16]
    477a:	687b      	ldr	r3, [r7, #4]
    477c:	68db      	ldr	r3, [r3, #12]
    477e:	429a      	cmp	r2, r3
    4780:	d319      	bcc.n	47b6 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    4782:	687b      	ldr	r3, [r7, #4]
    4784:	69da      	ldr	r2, [r3, #28]
    4786:	687b      	ldr	r3, [r7, #4]
    4788:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    478a:	429a      	cmp	r2, r3
    478c:	d313      	bcc.n	47b6 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    478e:	e008      	b.n	47a2 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
    4790:	687b      	ldr	r3, [r7, #4]
    4792:	681b      	ldr	r3, [r3, #0]
    4794:	f04f 0200 	mov.w	r2, #0
    4798:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
    479a:	68fb      	ldr	r3, [r7, #12]
    479c:	f103 0301 	add.w	r3, r3, #1
    47a0:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    47a2:	687b      	ldr	r3, [r7, #4]
    47a4:	681b      	ldr	r3, [r3, #0]
    47a6:	689b      	ldr	r3, [r3, #8]
    47a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
    47ac:	2b00      	cmp	r3, #0
    47ae:	d102      	bne.n	47b6 <fill_slave_tx_fifo+0xd6>
    47b0:	68fb      	ldr	r3, [r7, #12]
    47b2:	2b1f      	cmp	r3, #31
    47b4:	d9ec      	bls.n	4790 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
    47b6:	f107 0714 	add.w	r7, r7, #20
    47ba:	46bd      	mov	sp, r7
    47bc:	bc80      	pop	{r7}
    47be:	4770      	bx	lr

000047c0 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    47c0:	b580      	push	{r7, lr}
    47c2:	b084      	sub	sp, #16
    47c4:	af00      	add	r7, sp, #0
    47c6:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    47c8:	687b      	ldr	r3, [r7, #4]
    47ca:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    47ce:	2b02      	cmp	r3, #2
    47d0:	d115      	bne.n	47fe <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    47d2:	e00c      	b.n	47ee <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    47d4:	687b      	ldr	r3, [r7, #4]
    47d6:	681b      	ldr	r3, [r3, #0]
    47d8:	691b      	ldr	r3, [r3, #16]
    47da:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
    47dc:	687b      	ldr	r3, [r7, #4]
    47de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    47e0:	2b00      	cmp	r3, #0
    47e2:	d004      	beq.n	47ee <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
    47e4:	687b      	ldr	r3, [r7, #4]
    47e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    47e8:	68fa      	ldr	r2, [r7, #12]
    47ea:	4610      	mov	r0, r2
    47ec:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    47ee:	687b      	ldr	r3, [r7, #4]
    47f0:	681b      	ldr	r3, [r3, #0]
    47f2:	689b      	ldr	r3, [r3, #8]
    47f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    47f8:	2b00      	cmp	r3, #0
    47fa:	d0eb      	beq.n	47d4 <read_slave_rx_fifo+0x14>
    47fc:	e032      	b.n	4864 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    47fe:	687b      	ldr	r3, [r7, #4]
    4800:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    4804:	2b01      	cmp	r3, #1
    4806:	d125      	bne.n	4854 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    4808:	e017      	b.n	483a <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    480a:	687b      	ldr	r3, [r7, #4]
    480c:	681b      	ldr	r3, [r3, #0]
    480e:	691b      	ldr	r3, [r3, #16]
    4810:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
    4812:	687b      	ldr	r3, [r7, #4]
    4814:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    4816:	687b      	ldr	r3, [r7, #4]
    4818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    481a:	429a      	cmp	r2, r3
    481c:	d207      	bcs.n	482e <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    481e:	687b      	ldr	r3, [r7, #4]
    4820:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4822:	687b      	ldr	r3, [r7, #4]
    4824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    4826:	4413      	add	r3, r2
    4828:	68fa      	ldr	r2, [r7, #12]
    482a:	b2d2      	uxtb	r2, r2
    482c:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
    482e:	687b      	ldr	r3, [r7, #4]
    4830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    4832:	f103 0201 	add.w	r2, r3, #1
    4836:	687b      	ldr	r3, [r7, #4]
    4838:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    483a:	687b      	ldr	r3, [r7, #4]
    483c:	681b      	ldr	r3, [r3, #0]
    483e:	689b      	ldr	r3, [r3, #8]
    4840:	f003 0340 	and.w	r3, r3, #64	; 0x40
    4844:	2b00      	cmp	r3, #0
    4846:	d0e0      	beq.n	480a <read_slave_rx_fifo+0x4a>
    4848:	e00c      	b.n	4864 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    484a:	687b      	ldr	r3, [r7, #4]
    484c:	681b      	ldr	r3, [r3, #0]
    484e:	691b      	ldr	r3, [r3, #16]
    4850:	60fb      	str	r3, [r7, #12]
    4852:	e000      	b.n	4856 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    4854:	bf00      	nop
    4856:	687b      	ldr	r3, [r7, #4]
    4858:	681b      	ldr	r3, [r3, #0]
    485a:	689b      	ldr	r3, [r3, #8]
    485c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    4860:	2b00      	cmp	r3, #0
    4862:	d0f2      	beq.n	484a <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
    4864:	f107 0710 	add.w	r7, r7, #16
    4868:	46bd      	mov	sp, r7
    486a:	bd80      	pop	{r7, pc}

0000486c <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
    486c:	b580      	push	{r7, lr}
    486e:	b086      	sub	sp, #24
    4870:	af00      	add	r7, sp, #0
    4872:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
    4874:	687b      	ldr	r3, [r7, #4]
    4876:	681b      	ldr	r3, [r3, #0]
    4878:	f103 0320 	add.w	r3, r3, #32
    487c:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    487e:	687a      	ldr	r2, [r7, #4]
    4880:	f241 2324 	movw	r3, #4644	; 0x1224
    4884:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4888:	429a      	cmp	r2, r3
    488a:	d007      	beq.n	489c <mss_spi_isr+0x30>
    488c:	687a      	ldr	r2, [r7, #4]
    488e:	f241 13a0 	movw	r3, #4512	; 0x11a0
    4892:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4896:	429a      	cmp	r2, r3
    4898:	d000      	beq.n	489c <mss_spi_isr+0x30>
    489a:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    489c:	693b      	ldr	r3, [r7, #16]
    489e:	681b      	ldr	r3, [r3, #0]
    48a0:	f003 0302 	and.w	r3, r3, #2
    48a4:	2b00      	cmp	r3, #0
    48a6:	d052      	beq.n	494e <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    48a8:	687b      	ldr	r3, [r7, #4]
    48aa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    48ae:	2b02      	cmp	r3, #2
    48b0:	d115      	bne.n	48de <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    48b2:	e00c      	b.n	48ce <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    48b4:	687b      	ldr	r3, [r7, #4]
    48b6:	681b      	ldr	r3, [r3, #0]
    48b8:	691b      	ldr	r3, [r3, #16]
    48ba:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
    48bc:	687b      	ldr	r3, [r7, #4]
    48be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    48c0:	2b00      	cmp	r3, #0
    48c2:	d004      	beq.n	48ce <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
    48c4:	687b      	ldr	r3, [r7, #4]
    48c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    48c8:	68fa      	ldr	r2, [r7, #12]
    48ca:	4610      	mov	r0, r2
    48cc:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    48ce:	687b      	ldr	r3, [r7, #4]
    48d0:	681b      	ldr	r3, [r3, #0]
    48d2:	689b      	ldr	r3, [r3, #8]
    48d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    48d8:	2b00      	cmp	r3, #0
    48da:	d0eb      	beq.n	48b4 <mss_spi_isr+0x48>
    48dc:	e032      	b.n	4944 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    48de:	687b      	ldr	r3, [r7, #4]
    48e0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    48e4:	2b01      	cmp	r3, #1
    48e6:	d125      	bne.n	4934 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    48e8:	e017      	b.n	491a <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
    48ea:	687b      	ldr	r3, [r7, #4]
    48ec:	681b      	ldr	r3, [r3, #0]
    48ee:	691b      	ldr	r3, [r3, #16]
    48f0:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
    48f2:	687b      	ldr	r3, [r7, #4]
    48f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    48f6:	687b      	ldr	r3, [r7, #4]
    48f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    48fa:	429a      	cmp	r2, r3
    48fc:	d207      	bcs.n	490e <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    48fe:	687b      	ldr	r3, [r7, #4]
    4900:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4902:	687b      	ldr	r3, [r7, #4]
    4904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    4906:	4413      	add	r3, r2
    4908:	68fa      	ldr	r2, [r7, #12]
    490a:	b2d2      	uxtb	r2, r2
    490c:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
    490e:	687b      	ldr	r3, [r7, #4]
    4910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    4912:	f103 0201 	add.w	r2, r3, #1
    4916:	687b      	ldr	r3, [r7, #4]
    4918:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    491a:	687b      	ldr	r3, [r7, #4]
    491c:	681b      	ldr	r3, [r3, #0]
    491e:	689b      	ldr	r3, [r3, #8]
    4920:	f003 0340 	and.w	r3, r3, #64	; 0x40
    4924:	2b00      	cmp	r3, #0
    4926:	d0e0      	beq.n	48ea <mss_spi_isr+0x7e>
    4928:	e00c      	b.n	4944 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    492a:	687b      	ldr	r3, [r7, #4]
    492c:	681b      	ldr	r3, [r3, #0]
    492e:	691b      	ldr	r3, [r3, #16]
    4930:	60fb      	str	r3, [r7, #12]
    4932:	e000      	b.n	4936 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    4934:	bf00      	nop
    4936:	687b      	ldr	r3, [r7, #4]
    4938:	681b      	ldr	r3, [r3, #0]
    493a:	689b      	ldr	r3, [r3, #8]
    493c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    4940:	2b00      	cmp	r3, #0
    4942:	d0f2      	beq.n	492a <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
    4944:	687b      	ldr	r3, [r7, #4]
    4946:	681b      	ldr	r3, [r3, #0]
    4948:	f04f 0202 	mov.w	r2, #2
    494c:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
    494e:	693b      	ldr	r3, [r7, #16]
    4950:	681b      	ldr	r3, [r3, #0]
    4952:	f003 0301 	and.w	r3, r3, #1
    4956:	b2db      	uxtb	r3, r3
    4958:	2b00      	cmp	r3, #0
    495a:	d012      	beq.n	4982 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    495c:	687b      	ldr	r3, [r7, #4]
    495e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    4962:	2b02      	cmp	r3, #2
    4964:	d105      	bne.n	4972 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    4966:	687b      	ldr	r3, [r7, #4]
    4968:	681b      	ldr	r3, [r3, #0]
    496a:	687a      	ldr	r2, [r7, #4]
    496c:	6f92      	ldr	r2, [r2, #120]	; 0x78
    496e:	615a      	str	r2, [r3, #20]
    4970:	e002      	b.n	4978 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
    4972:	6878      	ldr	r0, [r7, #4]
    4974:	f7ff feb4 	bl	46e0 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    4978:	687b      	ldr	r3, [r7, #4]
    497a:	681b      	ldr	r3, [r3, #0]
    497c:	f04f 0201 	mov.w	r2, #1
    4980:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
    4982:	693b      	ldr	r3, [r7, #16]
    4984:	681b      	ldr	r3, [r3, #0]
    4986:	f003 0310 	and.w	r3, r3, #16
    498a:	2b00      	cmp	r3, #0
    498c:	d023      	beq.n	49d6 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
    498e:	6878      	ldr	r0, [r7, #4]
    4990:	f7ff ff16 	bl	47c0 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
    4994:	687b      	ldr	r3, [r7, #4]
    4996:	6a1b      	ldr	r3, [r3, #32]
    4998:	2b00      	cmp	r3, #0
    499a:	d00b      	beq.n	49b4 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    499c:	687b      	ldr	r3, [r7, #4]
    499e:	6a1b      	ldr	r3, [r3, #32]
    49a0:	687a      	ldr	r2, [r7, #4]
    49a2:	6a91      	ldr	r1, [r2, #40]	; 0x28
    49a4:	687a      	ldr	r2, [r7, #4]
    49a6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    49a8:	4608      	mov	r0, r1
    49aa:	4611      	mov	r1, r2
    49ac:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
    49ae:	6878      	ldr	r0, [r7, #4]
    49b0:	f7ff fe96 	bl	46e0 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
    49b4:	687b      	ldr	r3, [r7, #4]
    49b6:	f04f 0201 	mov.w	r2, #1
    49ba:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    49bc:	687b      	ldr	r3, [r7, #4]
    49be:	681b      	ldr	r3, [r3, #0]
    49c0:	687a      	ldr	r2, [r7, #4]
    49c2:	6812      	ldr	r2, [r2, #0]
    49c4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    49c6:	f022 0210 	bic.w	r2, r2, #16
    49ca:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    49cc:	687b      	ldr	r3, [r7, #4]
    49ce:	681b      	ldr	r3, [r3, #0]
    49d0:	f04f 0210 	mov.w	r2, #16
    49d4:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
    49d6:	693b      	ldr	r3, [r7, #16]
    49d8:	681b      	ldr	r3, [r3, #0]
    49da:	f003 0304 	and.w	r3, r3, #4
    49de:	2b00      	cmp	r3, #0
    49e0:	d00f      	beq.n	4a02 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
    49e2:	687b      	ldr	r3, [r7, #4]
    49e4:	681b      	ldr	r3, [r3, #0]
    49e6:	687a      	ldr	r2, [r7, #4]
    49e8:	6812      	ldr	r2, [r2, #0]
    49ea:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    49ec:	f042 0204 	orr.w	r2, r2, #4
    49f0:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
    49f2:	6878      	ldr	r0, [r7, #4]
    49f4:	f7ff fb84 	bl	4100 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
    49f8:	687b      	ldr	r3, [r7, #4]
    49fa:	681b      	ldr	r3, [r3, #0]
    49fc:	f04f 0204 	mov.w	r2, #4
    4a00:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
    4a02:	693b      	ldr	r3, [r7, #16]
    4a04:	681b      	ldr	r3, [r3, #0]
    4a06:	f003 0308 	and.w	r3, r3, #8
    4a0a:	2b00      	cmp	r3, #0
    4a0c:	d031      	beq.n	4a72 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    4a0e:	687b      	ldr	r3, [r7, #4]
    4a10:	681b      	ldr	r3, [r3, #0]
    4a12:	687a      	ldr	r2, [r7, #4]
    4a14:	6812      	ldr	r2, [r2, #0]
    4a16:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    4a18:	f042 0208 	orr.w	r2, r2, #8
    4a1c:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    4a1e:	687b      	ldr	r3, [r7, #4]
    4a20:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    4a24:	2b02      	cmp	r3, #2
    4a26:	d113      	bne.n	4a50 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    4a28:	687b      	ldr	r3, [r7, #4]
    4a2a:	681a      	ldr	r2, [r3, #0]
    4a2c:	687b      	ldr	r3, [r7, #4]
    4a2e:	681b      	ldr	r3, [r3, #0]
    4a30:	6819      	ldr	r1, [r3, #0]
    4a32:	f240 03ff 	movw	r3, #255	; 0xff
    4a36:	f6cf 7300 	movt	r3, #65280	; 0xff00
    4a3a:	ea01 0303 	and.w	r3, r1, r3
    4a3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    4a42:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    4a44:	687b      	ldr	r3, [r7, #4]
    4a46:	681b      	ldr	r3, [r3, #0]
    4a48:	687a      	ldr	r2, [r7, #4]
    4a4a:	6f92      	ldr	r2, [r2, #120]	; 0x78
    4a4c:	615a      	str	r2, [r3, #20]
    4a4e:	e00b      	b.n	4a68 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
    4a50:	687b      	ldr	r3, [r7, #4]
    4a52:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    4a56:	2b01      	cmp	r3, #1
    4a58:	d106      	bne.n	4a68 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
    4a5a:	687b      	ldr	r3, [r7, #4]
    4a5c:	f04f 0200 	mov.w	r2, #0
    4a60:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
    4a62:	6878      	ldr	r0, [r7, #4]
    4a64:	f7ff fe3c 	bl	46e0 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
    4a68:	687b      	ldr	r3, [r7, #4]
    4a6a:	681b      	ldr	r3, [r3, #0]
    4a6c:	f04f 0208 	mov.w	r2, #8
    4a70:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
    4a72:	693b      	ldr	r3, [r7, #16]
    4a74:	681b      	ldr	r3, [r3, #0]
    4a76:	f003 0320 	and.w	r3, r3, #32
    4a7a:	2b00      	cmp	r3, #0
    4a7c:	d049      	beq.n	4b12 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    4a7e:	6878      	ldr	r0, [r7, #4]
    4a80:	f7ff fe9e 	bl	47c0 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    4a84:	687b      	ldr	r3, [r7, #4]
    4a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    4a88:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0 != this_spi->cmd_handler)
    4a8a:	687b      	ldr	r3, [r7, #4]
    4a8c:	6a1b      	ldr	r3, [r3, #32]
    4a8e:	2b00      	cmp	r3, #0
    4a90:	d01c      	beq.n	4acc <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
    4a92:	687b      	ldr	r3, [r7, #4]
    4a94:	f04f 0200 	mov.w	r2, #0
    4a98:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
    4a9a:	687b      	ldr	r3, [r7, #4]
    4a9c:	f04f 0200 	mov.w	r2, #0
    4aa0:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
    4aa2:	687b      	ldr	r3, [r7, #4]
    4aa4:	f04f 0200 	mov.w	r2, #0
    4aa8:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
    4aaa:	687b      	ldr	r3, [r7, #4]
    4aac:	f04f 0200 	mov.w	r2, #0
    4ab0:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    4ab2:	687b      	ldr	r3, [r7, #4]
    4ab4:	681b      	ldr	r3, [r3, #0]
    4ab6:	f04f 0210 	mov.w	r2, #16
    4aba:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    4abc:	687b      	ldr	r3, [r7, #4]
    4abe:	681b      	ldr	r3, [r3, #0]
    4ac0:	687a      	ldr	r2, [r7, #4]
    4ac2:	6812      	ldr	r2, [r2, #0]
    4ac4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    4ac6:	f042 0210 	orr.w	r2, r2, #16
    4aca:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    4acc:	687b      	ldr	r3, [r7, #4]
    4ace:	f04f 0200 	mov.w	r2, #0
    4ad2:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    4ad4:	687b      	ldr	r3, [r7, #4]
    4ad6:	681b      	ldr	r3, [r3, #0]
    4ad8:	687a      	ldr	r2, [r7, #4]
    4ada:	6812      	ldr	r2, [r2, #0]
    4adc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    4ade:	f042 020c 	orr.w	r2, r2, #12
    4ae2:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    4ae4:	6878      	ldr	r0, [r7, #4]
    4ae6:	f7ff fdfb 	bl	46e0 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    4aea:	687b      	ldr	r3, [r7, #4]
    4aec:	f04f 0200 	mov.w	r2, #0
    4af0:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
    4af2:	687b      	ldr	r3, [r7, #4]
    4af4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    4af6:	2b00      	cmp	r3, #0
    4af8:	d006      	beq.n	4b08 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    4afa:	687b      	ldr	r3, [r7, #4]
    4afc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    4afe:	687a      	ldr	r2, [r7, #4]
    4b00:	6a92      	ldr	r2, [r2, #40]	; 0x28
    4b02:	4610      	mov	r0, r2
    4b04:	6979      	ldr	r1, [r7, #20]
    4b06:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    4b08:	687b      	ldr	r3, [r7, #4]
    4b0a:	681b      	ldr	r3, [r3, #0]
    4b0c:	f04f 0220 	mov.w	r2, #32
    4b10:	60da      	str	r2, [r3, #12]
    }
}
    4b12:	f107 0718 	add.w	r7, r7, #24
    4b16:	46bd      	mov	sp, r7
    4b18:	bd80      	pop	{r7, pc}
    4b1a:	bf00      	nop

00004b1c <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    4b1c:	4668      	mov	r0, sp
    4b1e:	f020 0107 	bic.w	r1, r0, #7
    4b22:	468d      	mov	sp, r1
    4b24:	b589      	push	{r0, r3, r7, lr}
    4b26:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    4b28:	f241 2024 	movw	r0, #4644	; 0x1224
    4b2c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4b30:	f7ff fe9c 	bl	486c <mss_spi_isr>
}
    4b34:	46bd      	mov	sp, r7
    4b36:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4b3a:	4685      	mov	sp, r0
    4b3c:	4770      	bx	lr
    4b3e:	bf00      	nop

00004b40 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    4b40:	4668      	mov	r0, sp
    4b42:	f020 0107 	bic.w	r1, r0, #7
    4b46:	468d      	mov	sp, r1
    4b48:	b589      	push	{r0, r3, r7, lr}
    4b4a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    4b4c:	f241 10a0 	movw	r0, #4512	; 0x11a0
    4b50:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4b54:	f7ff fe8a 	bl	486c <mss_spi_isr>
}
    4b58:	46bd      	mov	sp, r7
    4b5a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4b5e:	4685      	mov	sp, r0
    4b60:	4770      	bx	lr
    4b62:	bf00      	nop

00004b64 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    4b64:	b480      	push	{r7}
    4b66:	b083      	sub	sp, #12
    4b68:	af00      	add	r7, sp, #0
    4b6a:	4603      	mov	r3, r0
    4b6c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    4b6e:	f24e 1300 	movw	r3, #57600	; 0xe100
    4b72:	f2ce 0300 	movt	r3, #57344	; 0xe000
    4b76:	f997 2007 	ldrsb.w	r2, [r7, #7]
    4b7a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    4b7e:	79f9      	ldrb	r1, [r7, #7]
    4b80:	f001 011f 	and.w	r1, r1, #31
    4b84:	f04f 0001 	mov.w	r0, #1
    4b88:	fa00 f101 	lsl.w	r1, r0, r1
    4b8c:	f102 0220 	add.w	r2, r2, #32
    4b90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    4b94:	f107 070c 	add.w	r7, r7, #12
    4b98:	46bd      	mov	sp, r7
    4b9a:	bc80      	pop	{r7}
    4b9c:	4770      	bx	lr
    4b9e:	bf00      	nop

00004ba0 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    4ba0:	b480      	push	{r7}
    4ba2:	b083      	sub	sp, #12
    4ba4:	af00      	add	r7, sp, #0
    4ba6:	4603      	mov	r3, r0
    4ba8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    4baa:	f24e 1300 	movw	r3, #57600	; 0xe100
    4bae:	f2ce 0300 	movt	r3, #57344	; 0xe000
    4bb2:	f997 2007 	ldrsb.w	r2, [r7, #7]
    4bb6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    4bba:	79f9      	ldrb	r1, [r7, #7]
    4bbc:	f001 011f 	and.w	r1, r1, #31
    4bc0:	f04f 0001 	mov.w	r0, #1
    4bc4:	fa00 f101 	lsl.w	r1, r0, r1
    4bc8:	f102 0260 	add.w	r2, r2, #96	; 0x60
    4bcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    4bd0:	f107 070c 	add.w	r7, r7, #12
    4bd4:	46bd      	mov	sp, r7
    4bd6:	bc80      	pop	{r7}
    4bd8:	4770      	bx	lr
    4bda:	bf00      	nop

00004bdc <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    4bdc:	b580      	push	{r7, lr}
    4bde:	b082      	sub	sp, #8
    4be0:	af00      	add	r7, sp, #0
    uint32_t inc;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    4be2:	f248 0300 	movw	r3, #32768	; 0x8000
    4be6:	f2c4 0303 	movt	r3, #16387	; 0x4003
    4bea:	f248 0200 	movw	r2, #32768	; 0x8000
    4bee:	f2c4 0203 	movt	r2, #16387	; 0x4003
    4bf2:	6c92      	ldr	r2, [r2, #72]	; 0x48
    4bf4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    4bf8:	649a      	str	r2, [r3, #72]	; 0x48
    SYSREG->SOFT_RST_CR |= (SYSREG_GPIO_7_0_SOFTRESET_MASK |
    4bfa:	f248 0300 	movw	r3, #32768	; 0x8000
    4bfe:	f2c4 0303 	movt	r3, #16387	; 0x4003
    4c02:	f248 0200 	movw	r2, #32768	; 0x8000
    4c06:	f2c4 0203 	movt	r2, #16387	; 0x4003
    4c0a:	6c92      	ldr	r2, [r2, #72]	; 0x48
    4c0c:	f042 72f0 	orr.w	r2, r2, #31457280	; 0x1e00000
    4c10:	649a      	str	r2, [r3, #72]	; 0x48
                            SYSREG_GPIO_15_8_SOFTRESET_MASK |
                            SYSREG_GPIO_23_16_SOFTRESET_MASK |
                            SYSREG_GPIO_31_24_SOFTRESET_MASK);
                            
    /* Clear any previously pended MSS GPIO interrupt */
    for(inc = 0U; inc < NB_OF_GPIO; ++inc)
    4c12:	f04f 0300 	mov.w	r3, #0
    4c16:	607b      	str	r3, [r7, #4]
    4c18:	e017      	b.n	4c4a <MSS_GPIO_init+0x6e>
    {
        NVIC_DisableIRQ(g_gpio_irqn_lut[inc]);
    4c1a:	687a      	ldr	r2, [r7, #4]
    4c1c:	f646 4334 	movw	r3, #27700	; 0x6c34
    4c20:	f2c0 0300 	movt	r3, #0
    4c24:	5c9b      	ldrb	r3, [r3, r2]
    4c26:	b25b      	sxtb	r3, r3
    4c28:	4618      	mov	r0, r3
    4c2a:	f7ff ff9b 	bl	4b64 <NVIC_DisableIRQ>
        NVIC_ClearPendingIRQ(g_gpio_irqn_lut[inc]);
    4c2e:	687a      	ldr	r2, [r7, #4]
    4c30:	f646 4334 	movw	r3, #27700	; 0x6c34
    4c34:	f2c0 0300 	movt	r3, #0
    4c38:	5c9b      	ldrb	r3, [r3, r2]
    4c3a:	b25b      	sxtb	r3, r3
    4c3c:	4618      	mov	r0, r3
    4c3e:	f7ff ffaf 	bl	4ba0 <NVIC_ClearPendingIRQ>
                            SYSREG_GPIO_15_8_SOFTRESET_MASK |
                            SYSREG_GPIO_23_16_SOFTRESET_MASK |
                            SYSREG_GPIO_31_24_SOFTRESET_MASK);
                            
    /* Clear any previously pended MSS GPIO interrupt */
    for(inc = 0U; inc < NB_OF_GPIO; ++inc)
    4c42:	687b      	ldr	r3, [r7, #4]
    4c44:	f103 0301 	add.w	r3, r3, #1
    4c48:	607b      	str	r3, [r7, #4]
    4c4a:	687b      	ldr	r3, [r7, #4]
    4c4c:	2b1f      	cmp	r3, #31
    4c4e:	d9e4      	bls.n	4c1a <MSS_GPIO_init+0x3e>
    {
        NVIC_DisableIRQ(g_gpio_irqn_lut[inc]);
        NVIC_ClearPendingIRQ(g_gpio_irqn_lut[inc]);
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~(SYSREG_GPIO_7_0_SOFTRESET_MASK |
    4c50:	f248 0300 	movw	r3, #32768	; 0x8000
    4c54:	f2c4 0303 	movt	r3, #16387	; 0x4003
    4c58:	f248 0200 	movw	r2, #32768	; 0x8000
    4c5c:	f2c4 0203 	movt	r2, #16387	; 0x4003
    4c60:	6c92      	ldr	r2, [r2, #72]	; 0x48
    4c62:	f022 72f0 	bic.w	r2, r2, #31457280	; 0x1e00000
    4c66:	649a      	str	r2, [r3, #72]	; 0x48
                             SYSREG_GPIO_15_8_SOFTRESET_MASK |
                             SYSREG_GPIO_23_16_SOFTRESET_MASK |
                             SYSREG_GPIO_31_24_SOFTRESET_MASK);
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    4c68:	f248 0300 	movw	r3, #32768	; 0x8000
    4c6c:	f2c4 0303 	movt	r3, #16387	; 0x4003
    4c70:	f248 0200 	movw	r2, #32768	; 0x8000
    4c74:	f2c4 0203 	movt	r2, #16387	; 0x4003
    4c78:	6c92      	ldr	r2, [r2, #72]	; 0x48
    4c7a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
    4c7e:	649a      	str	r2, [r3, #72]	; 0x48
}
    4c80:	f107 0708 	add.w	r7, r7, #8
    4c84:	46bd      	mov	sp, r7
    4c86:	bd80      	pop	{r7, pc}

00004c88 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    4c88:	b480      	push	{r7}
    4c8a:	b085      	sub	sp, #20
    4c8c:	af00      	add	r7, sp, #0
    4c8e:	4603      	mov	r3, r0
    4c90:	6039      	str	r1, [r7, #0]
    4c92:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    4c94:	79fb      	ldrb	r3, [r7, #7]
    4c96:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
    4c98:	68fb      	ldr	r3, [r7, #12]
    4c9a:	2b1f      	cmp	r3, #31
    4c9c:	d900      	bls.n	4ca0 <MSS_GPIO_config+0x18>
    4c9e:	be00      	bkpt	0x0000

    if(gpio_idx < NB_OF_GPIO)
    4ca0:	68fb      	ldr	r3, [r7, #12]
    4ca2:	2b1f      	cmp	r3, #31
    4ca4:	d808      	bhi.n	4cb8 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    4ca6:	68fa      	ldr	r2, [r7, #12]
    4ca8:	f646 33b4 	movw	r3, #27572	; 0x6bb4
    4cac:	f2c0 0300 	movt	r3, #0
    4cb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4cb4:	683a      	ldr	r2, [r7, #0]
    4cb6:	601a      	str	r2, [r3, #0]
    }
}
    4cb8:	f107 0714 	add.w	r7, r7, #20
    4cbc:	46bd      	mov	sp, r7
    4cbe:	bc80      	pop	{r7}
    4cc0:	4770      	bx	lr
    4cc2:	bf00      	nop

00004cc4 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t port_id,
    uint8_t value
)
{
    4cc4:	b480      	push	{r7}
    4cc6:	b085      	sub	sp, #20
    4cc8:	af00      	add	r7, sp, #0
    4cca:	4602      	mov	r2, r0
    4ccc:	460b      	mov	r3, r1
    4cce:	71fa      	strb	r2, [r7, #7]
    4cd0:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_setting;
    uint32_t gpio_idx = (uint32_t)port_id;
    4cd2:	79fb      	ldrb	r3, [r7, #7]
    4cd4:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
    4cd6:	68fb      	ldr	r3, [r7, #12]
    4cd8:	2b1f      	cmp	r3, #31
    4cda:	d900      	bls.n	4cde <MSS_GPIO_set_output+0x1a>
    4cdc:	be00      	bkpt	0x0000
    
    if(gpio_idx < NB_OF_GPIO)
    4cde:	68fb      	ldr	r3, [r7, #12]
    4ce0:	2b1f      	cmp	r3, #31
    4ce2:	d822      	bhi.n	4d2a <MSS_GPIO_set_output+0x66>
    {
        gpio_setting = GPIO->GPIO_OUT;
    4ce4:	f243 0300 	movw	r3, #12288	; 0x3000
    4ce8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    4cf0:	60bb      	str	r3, [r7, #8]
        gpio_setting &= ~((uint32_t)0x01u << gpio_idx);
    4cf2:	68fb      	ldr	r3, [r7, #12]
    4cf4:	f04f 0201 	mov.w	r2, #1
    4cf8:	fa02 f303 	lsl.w	r3, r2, r3
    4cfc:	ea6f 0303 	mvn.w	r3, r3
    4d00:	68ba      	ldr	r2, [r7, #8]
    4d02:	ea02 0303 	and.w	r3, r2, r3
    4d06:	60bb      	str	r3, [r7, #8]
        gpio_setting |= ((uint32_t)value & 0x01u) << gpio_idx;
    4d08:	79bb      	ldrb	r3, [r7, #6]
    4d0a:	f003 0201 	and.w	r2, r3, #1
    4d0e:	68fb      	ldr	r3, [r7, #12]
    4d10:	fa02 f303 	lsl.w	r3, r2, r3
    4d14:	68ba      	ldr	r2, [r7, #8]
    4d16:	ea42 0303 	orr.w	r3, r2, r3
    4d1a:	60bb      	str	r3, [r7, #8]
        GPIO->GPIO_OUT = gpio_setting;
    4d1c:	f243 0300 	movw	r3, #12288	; 0x3000
    4d20:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4d24:	68ba      	ldr	r2, [r7, #8]
    4d26:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }
}
    4d2a:	f107 0714 	add.w	r7, r7, #20
    4d2e:	46bd      	mov	sp, r7
    4d30:	bc80      	pop	{r7}
    4d32:	4770      	bx	lr

00004d34 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    4d34:	b480      	push	{r7}
    4d36:	b085      	sub	sp, #20
    4d38:	af00      	add	r7, sp, #0
    4d3a:	4603      	mov	r3, r0
    4d3c:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    4d3e:	79fb      	ldrb	r3, [r7, #7]
    4d40:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
    4d42:	68fb      	ldr	r3, [r7, #12]
    4d44:	2b1f      	cmp	r3, #31
    4d46:	d900      	bls.n	4d4a <MSS_GPIO_clear_irq+0x16>
    4d48:	be00      	bkpt	0x0000
    
    if(gpio_idx < NB_OF_GPIO)
    4d4a:	68fb      	ldr	r3, [r7, #12]
    4d4c:	2b1f      	cmp	r3, #31
    4d4e:	d80a      	bhi.n	4d66 <MSS_GPIO_clear_irq+0x32>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    4d50:	f243 0300 	movw	r3, #12288	; 0x3000
    4d54:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4d58:	68fa      	ldr	r2, [r7, #12]
    4d5a:	f04f 0101 	mov.w	r1, #1
    4d5e:	fa01 f202 	lsl.w	r2, r1, r2
    4d62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
    __ASM volatile ("dsb");
    4d66:	f3bf 8f4f 	dsb	sy

}
    4d6a:	f107 0714 	add.w	r7, r7, #20
    4d6e:	46bd      	mov	sp, r7
    4d70:	bc80      	pop	{r7}
    4d72:	4770      	bx	lr

00004d74 <TMR_clear_int>:
void
TMR_clear_int
(
    timer_instance_t * this_timer
)
{
    4d74:	b580      	push	{r7, lr}
    4d76:	b082      	sub	sp, #8
    4d78:	af00      	add	r7, sp, #0
    4d7a:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( this_timer != NULL_timer_instance )
    4d7c:	f240 0338 	movw	r3, #56	; 0x38
    4d80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d84:	681b      	ldr	r3, [r3, #0]
    4d86:	687a      	ldr	r2, [r7, #4]
    4d88:	429a      	cmp	r2, r3
    4d8a:	d100      	bne.n	4d8e <TMR_clear_int+0x1a>
    4d8c:	be00      	bkpt	0x0000
    
    HAL_set_32bit_reg( this_timer->base_address, TimerIntClr, 0x01 );
    4d8e:	687b      	ldr	r3, [r7, #4]
    4d90:	681b      	ldr	r3, [r3, #0]
    4d92:	f103 0310 	add.w	r3, r3, #16
    4d96:	4618      	mov	r0, r3
    4d98:	f04f 0101 	mov.w	r1, #1
    4d9c:	f7fe ff44 	bl	3c28 <HW_set_32bit_reg>
}
    4da0:	f107 0708 	add.w	r7, r7, #8
    4da4:	46bd      	mov	sp, r7
    4da6:	bd80      	pop	{r7, pc}

00004da8 <SPI_set_slave_select>:
void SPI_set_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
    4da8:	b580      	push	{r7, lr}
    4daa:	b084      	sub	sp, #16
    4dac:	af00      	add	r7, sp, #0
    4dae:	6078      	str	r0, [r7, #4]
    4db0:	460b      	mov	r3, r1
    4db2:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t)(0x00u) ;
    4db4:	f04f 0300 	mov.w	r3, #0
    4db8:	73fb      	strb	r3, [r7, #15]

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    4dba:	687b      	ldr	r3, [r7, #4]
    4dbc:	2b00      	cmp	r3, #0
    4dbe:	d100      	bne.n	4dc2 <SPI_set_slave_select+0x1a>
    4dc0:	be00      	bkpt	0x0000
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
    4dc2:	78fb      	ldrb	r3, [r7, #3]
    4dc4:	2b07      	cmp	r3, #7
    4dc6:	d900      	bls.n	4dca <SPI_set_slave_select+0x22>
    4dc8:	be00      	bkpt	0x0000
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
    4dca:	687b      	ldr	r3, [r7, #4]
    4dcc:	2b00      	cmp	r3, #0
    4dce:	d03a      	beq.n	4e46 <SPI_set_slave_select+0x9e>
    4dd0:	78fb      	ldrb	r3, [r7, #3]
    4dd2:	2b07      	cmp	r3, #7
    4dd4:	d837      	bhi.n	4e46 <SPI_set_slave_select+0x9e>
    {
        /* This function is only intended to be used with an SPI master */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    4dd6:	687b      	ldr	r3, [r7, #4]
    4dd8:	681b      	ldr	r3, [r3, #0]
    4dda:	4618      	mov	r0, r3
    4ddc:	f04f 0101 	mov.w	r1, #1
    4de0:	f04f 0202 	mov.w	r2, #2
    4de4:	f7fe ff62 	bl	3cac <HW_get_8bit_reg_field>
    4de8:	4603      	mov	r3, r0
    4dea:	2b00      	cmp	r3, #0
    4dec:	d02b      	beq.n	4e46 <SPI_set_slave_select+0x9e>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW ) )
    4dee:	687b      	ldr	r3, [r7, #4]
    4df0:	681b      	ldr	r3, [r3, #0]
    4df2:	f103 0320 	add.w	r3, r3, #32
    4df6:	4618      	mov	r0, r3
    4df8:	f04f 0104 	mov.w	r1, #4
    4dfc:	f04f 0210 	mov.w	r2, #16
    4e00:	f7fe ff54 	bl	3cac <HW_get_8bit_reg_field>
    4e04:	4603      	mov	r3, r0
    4e06:	2b01      	cmp	r3, #1
    4e08:	d102      	bne.n	4e10 <SPI_set_slave_select+0x68>
            {
                 recover_from_rx_overflow( this_spi );
    4e0a:	6878      	ldr	r0, [r7, #4]
    4e0c:	f000 fa76 	bl	52fc <recover_from_rx_overflow>
            }
            /* Set the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) | ((uint32_t)1u << (uint32_t)slave) );
    4e10:	687b      	ldr	r3, [r7, #4]
    4e12:	681b      	ldr	r3, [r3, #0]
    4e14:	f103 0324 	add.w	r3, r3, #36	; 0x24
    4e18:	4618      	mov	r0, r3
    4e1a:	f7fe ff37 	bl	3c8c <HW_get_8bit_reg>
    4e1e:	4603      	mov	r3, r0
    4e20:	461a      	mov	r2, r3
    4e22:	78fb      	ldrb	r3, [r7, #3]
    4e24:	f04f 0101 	mov.w	r1, #1
    4e28:	fa01 f303 	lsl.w	r3, r1, r3
    4e2c:	b2db      	uxtb	r3, r3
    4e2e:	ea42 0303 	orr.w	r3, r2, r3
    4e32:	73fb      	strb	r3, [r7, #15]
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp );
    4e34:	687b      	ldr	r3, [r7, #4]
    4e36:	681b      	ldr	r3, [r3, #0]
    4e38:	f103 0224 	add.w	r2, r3, #36	; 0x24
    4e3c:	7bfb      	ldrb	r3, [r7, #15]
    4e3e:	4610      	mov	r0, r2
    4e40:	4619      	mov	r1, r3
    4e42:	f7fe ff21 	bl	3c88 <HW_set_8bit_reg>
        }
    }
}
    4e46:	f107 0710 	add.w	r7, r7, #16
    4e4a:	46bd      	mov	sp, r7
    4e4c:	bd80      	pop	{r7, pc}
    4e4e:	bf00      	nop

00004e50 <SPI_clear_slave_select>:
void SPI_clear_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
    4e50:	b580      	push	{r7, lr}
    4e52:	b084      	sub	sp, #16
    4e54:	af00      	add	r7, sp, #0
    4e56:	6078      	str	r0, [r7, #4]
    4e58:	460b      	mov	r3, r1
    4e5a:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t) (0x00u) ;
    4e5c:	f04f 0300 	mov.w	r3, #0
    4e60:	73fb      	strb	r3, [r7, #15]

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    4e62:	687b      	ldr	r3, [r7, #4]
    4e64:	2b00      	cmp	r3, #0
    4e66:	d100      	bne.n	4e6a <SPI_clear_slave_select+0x1a>
    4e68:	be00      	bkpt	0x0000
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
    4e6a:	78fb      	ldrb	r3, [r7, #3]
    4e6c:	2b07      	cmp	r3, #7
    4e6e:	d900      	bls.n	4e72 <SPI_clear_slave_select+0x22>
    4e70:	be00      	bkpt	0x0000
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
    4e72:	687b      	ldr	r3, [r7, #4]
    4e74:	2b00      	cmp	r3, #0
    4e76:	d03d      	beq.n	4ef4 <SPI_clear_slave_select+0xa4>
    4e78:	78fb      	ldrb	r3, [r7, #3]
    4e7a:	2b07      	cmp	r3, #7
    4e7c:	d83a      	bhi.n	4ef4 <SPI_clear_slave_select+0xa4>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
    4e7e:	687b      	ldr	r3, [r7, #4]
    4e80:	681b      	ldr	r3, [r3, #0]
    4e82:	4618      	mov	r0, r3
    4e84:	f04f 0101 	mov.w	r1, #1
    4e88:	f04f 0202 	mov.w	r2, #2
    4e8c:	f7fe ff0e 	bl	3cac <HW_get_8bit_reg_field>
    4e90:	4603      	mov	r3, r0
    4e92:	2b00      	cmp	r3, #0
    4e94:	d02e      	beq.n	4ef4 <SPI_clear_slave_select+0xa4>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW) )
    4e96:	687b      	ldr	r3, [r7, #4]
    4e98:	681b      	ldr	r3, [r3, #0]
    4e9a:	f103 0320 	add.w	r3, r3, #32
    4e9e:	4618      	mov	r0, r3
    4ea0:	f04f 0104 	mov.w	r1, #4
    4ea4:	f04f 0210 	mov.w	r2, #16
    4ea8:	f7fe ff00 	bl	3cac <HW_get_8bit_reg_field>
    4eac:	4603      	mov	r3, r0
    4eae:	2b01      	cmp	r3, #1
    4eb0:	d102      	bne.n	4eb8 <SPI_clear_slave_select+0x68>
            {
                 recover_from_rx_overflow( this_spi );
    4eb2:	6878      	ldr	r0, [r7, #4]
    4eb4:	f000 fa22 	bl	52fc <recover_from_rx_overflow>
            }
            /* Clear the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) & ~((uint32_t)1u << (uint32_t)slave) );
    4eb8:	687b      	ldr	r3, [r7, #4]
    4eba:	681b      	ldr	r3, [r3, #0]
    4ebc:	f103 0324 	add.w	r3, r3, #36	; 0x24
    4ec0:	4618      	mov	r0, r3
    4ec2:	f7fe fee3 	bl	3c8c <HW_get_8bit_reg>
    4ec6:	4603      	mov	r3, r0
    4ec8:	461a      	mov	r2, r3
    4eca:	78fb      	ldrb	r3, [r7, #3]
    4ecc:	f04f 0101 	mov.w	r1, #1
    4ed0:	fa01 f303 	lsl.w	r3, r1, r3
    4ed4:	b2db      	uxtb	r3, r3
    4ed6:	ea6f 0303 	mvn.w	r3, r3
    4eda:	b2db      	uxtb	r3, r3
    4edc:	ea02 0303 	and.w	r3, r2, r3
    4ee0:	73fb      	strb	r3, [r7, #15]
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp ) ;
    4ee2:	687b      	ldr	r3, [r7, #4]
    4ee4:	681b      	ldr	r3, [r3, #0]
    4ee6:	f103 0224 	add.w	r2, r3, #36	; 0x24
    4eea:	7bfb      	ldrb	r3, [r7, #15]
    4eec:	4610      	mov	r0, r2
    4eee:	4619      	mov	r1, r3
    4ef0:	f7fe feca 	bl	3c88 <HW_set_8bit_reg>
        }
    }
}
    4ef4:	f107 0710 	add.w	r7, r7, #16
    4ef8:	46bd      	mov	sp, r7
    4efa:	bd80      	pop	{r7, pc}

00004efc <SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rx_buffer,
    uint16_t rx_byte_size
)
{
    4efc:	b590      	push	{r4, r7, lr}
    4efe:	b089      	sub	sp, #36	; 0x24
    4f00:	af00      	add	r7, sp, #0
    4f02:	60f8      	str	r0, [r7, #12]
    4f04:	60b9      	str	r1, [r7, #8]
    4f06:	603b      	str	r3, [r7, #0]
    4f08:	4613      	mov	r3, r2
    4f0a:	80fb      	strh	r3, [r7, #6]
    uint32_t transfer_size = 0U;   /* Total number of bytes to  transfer. */
    4f0c:	f04f 0300 	mov.w	r3, #0
    4f10:	617b      	str	r3, [r7, #20]
    uint16_t transfer_idx = 0U;    /* Number of bytes transferred so far */
    4f12:	f04f 0300 	mov.w	r3, #0
    4f16:	833b      	strh	r3, [r7, #24]
    uint16_t tx_idx = 0u;          /* Number of valid data bytes sent */
    4f18:	f04f 0300 	mov.w	r3, #0
    4f1c:	837b      	strh	r3, [r7, #26]
    uint16_t rx_idx = 0u;          /* Number of valid response bytes received */
    4f1e:	f04f 0300 	mov.w	r3, #0
    4f22:	83bb      	strh	r3, [r7, #28]
    uint16_t transit = 0U;         /* Number of bytes "in flight" to avoid FIFO errors */
    4f24:	f04f 0300 	mov.w	r3, #0
    4f28:	83fb      	strh	r3, [r7, #30]

    HAL_ASSERT( NULL_INSTANCE != this_spi );
    4f2a:	68fb      	ldr	r3, [r7, #12]
    4f2c:	2b00      	cmp	r3, #0
    4f2e:	d100      	bne.n	4f32 <SPI_transfer_block+0x36>
    4f30:	be00      	bkpt	0x0000

    if( NULL_INSTANCE != this_spi )
    4f32:	68fb      	ldr	r3, [r7, #12]
    4f34:	2b00      	cmp	r3, #0
    4f36:	f000 81dd 	beq.w	52f4 <SPI_transfer_block+0x3f8>
    {
        /* This function is only intended to be used with an SPI master. */
        if( ( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) ) &&
    4f3a:	68fb      	ldr	r3, [r7, #12]
    4f3c:	681b      	ldr	r3, [r3, #0]
    4f3e:	4618      	mov	r0, r3
    4f40:	f04f 0101 	mov.w	r1, #1
    4f44:	f04f 0202 	mov.w	r2, #2
    4f48:	f7fe feb0 	bl	3cac <HW_get_8bit_reg_field>
    4f4c:	4603      	mov	r3, r0
    4f4e:	2b00      	cmp	r3, #0
    4f50:	f000 81d0 	beq.w	52f4 <SPI_transfer_block+0x3f8>
            /* Check for empty transfer as well */
            ( 0u != ( (uint32_t)cmd_byte_size + (uint32_t)rx_byte_size ) ) )
    4f54:	88fa      	ldrh	r2, [r7, #6]
    4f56:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
    4f58:	4413      	add	r3, r2
    HAL_ASSERT( NULL_INSTANCE != this_spi );

    if( NULL_INSTANCE != this_spi )
    {
        /* This function is only intended to be used with an SPI master. */
        if( ( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) ) &&
    4f5a:	2b00      	cmp	r3, #0
    4f5c:	f000 81ca 	beq.w	52f4 <SPI_transfer_block+0x3f8>
            /*
             * tansfer_size is one less than the real amount as we have to write
             * the last frame separately to trigger the slave deselect in case
             * the SPS option is in place.
             */
            transfer_size = ( (uint32_t)cmd_byte_size + (uint32_t)rx_byte_size ) - 1u;
    4f60:	88fa      	ldrh	r2, [r7, #6]
    4f62:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
    4f64:	4413      	add	r3, r2
    4f66:	f103 33ff 	add.w	r3, r3, #4294967295
    4f6a:	617b      	str	r3, [r7, #20]
            /* Flush the receive and transmit FIFOs */
            HAL_set_8bit_reg(this_spi->base_addr, CMD, (uint32_t)(CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK ));
    4f6c:	68fb      	ldr	r3, [r7, #12]
    4f6e:	681b      	ldr	r3, [r3, #0]
    4f70:	f103 031c 	add.w	r3, r3, #28
    4f74:	4618      	mov	r0, r3
    4f76:	f04f 0103 	mov.w	r1, #3
    4f7a:	f7fe fe85 	bl	3c88 <HW_set_8bit_reg>

            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW) )
    4f7e:	68fb      	ldr	r3, [r7, #12]
    4f80:	681b      	ldr	r3, [r3, #0]
    4f82:	f103 0320 	add.w	r3, r3, #32
    4f86:	4618      	mov	r0, r3
    4f88:	f04f 0104 	mov.w	r1, #4
    4f8c:	f04f 0210 	mov.w	r2, #16
    4f90:	f7fe fe8c 	bl	3cac <HW_get_8bit_reg_field>
    4f94:	4603      	mov	r3, r0
    4f96:	2b01      	cmp	r3, #1
    4f98:	d102      	bne.n	4fa0 <SPI_transfer_block+0xa4>
            {
                 recover_from_rx_overflow( this_spi );
    4f9a:	68f8      	ldr	r0, [r7, #12]
    4f9c:	f000 f9ae 	bl	52fc <recover_from_rx_overflow>
            }

            /* Disable the Core SPI for a little bit, while we load the TX FIFO */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    4fa0:	68fb      	ldr	r3, [r7, #12]
    4fa2:	681b      	ldr	r3, [r3, #0]
    4fa4:	4618      	mov	r0, r3
    4fa6:	f04f 0100 	mov.w	r1, #0
    4faa:	f04f 0201 	mov.w	r2, #1
    4fae:	f04f 0300 	mov.w	r3, #0
    4fb2:	f7fe fe6d 	bl	3c90 <HW_set_8bit_reg_field>

            while( ( tx_idx < transfer_size ) && ( tx_idx < this_spi->fifo_depth ) )
    4fb6:	e021      	b.n	4ffc <SPI_transfer_block+0x100>
            {
                if( tx_idx < cmd_byte_size )
    4fb8:	8b7a      	ldrh	r2, [r7, #26]
    4fba:	88fb      	ldrh	r3, [r7, #6]
    4fbc:	429a      	cmp	r2, r3
    4fbe:	d20c      	bcs.n	4fda <SPI_transfer_block+0xde>
                {
                    /* Push out valid data */
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, (uint32_t)cmd_buffer[tx_idx] );
    4fc0:	68fb      	ldr	r3, [r7, #12]
    4fc2:	681b      	ldr	r3, [r3, #0]
    4fc4:	f103 020c 	add.w	r2, r3, #12
    4fc8:	8b79      	ldrh	r1, [r7, #26]
    4fca:	68bb      	ldr	r3, [r7, #8]
    4fcc:	440b      	add	r3, r1
    4fce:	781b      	ldrb	r3, [r3, #0]
    4fd0:	4610      	mov	r0, r2
    4fd2:	4619      	mov	r1, r3
    4fd4:	f7fe fe28 	bl	3c28 <HW_set_32bit_reg>
    4fd8:	e008      	b.n	4fec <SPI_transfer_block+0xf0>
                }
                else
                {
                    /* Push out 0s to get data back from slave */
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
    4fda:	68fb      	ldr	r3, [r7, #12]
    4fdc:	681b      	ldr	r3, [r3, #0]
    4fde:	f103 030c 	add.w	r3, r3, #12
    4fe2:	4618      	mov	r0, r3
    4fe4:	f04f 0100 	mov.w	r1, #0
    4fe8:	f7fe fe1e 	bl	3c28 <HW_set_32bit_reg>
                }
                ++transit;
    4fec:	8bfb      	ldrh	r3, [r7, #30]
    4fee:	f103 0301 	add.w	r3, r3, #1
    4ff2:	83fb      	strh	r3, [r7, #30]
                ++tx_idx;
    4ff4:	8b7b      	ldrh	r3, [r7, #26]
    4ff6:	f103 0301 	add.w	r3, r3, #1
    4ffa:	837b      	strh	r3, [r7, #26]
            }

            /* Disable the Core SPI for a little bit, while we load the TX FIFO */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );

            while( ( tx_idx < transfer_size ) && ( tx_idx < this_spi->fifo_depth ) )
    4ffc:	8b7a      	ldrh	r2, [r7, #26]
    4ffe:	697b      	ldr	r3, [r7, #20]
    5000:	429a      	cmp	r2, r3
    5002:	d205      	bcs.n	5010 <SPI_transfer_block+0x114>
    5004:	68fb      	ldr	r3, [r7, #12]
    5006:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    500a:	8b7a      	ldrh	r2, [r7, #26]
    500c:	429a      	cmp	r2, r3
    500e:	d3d3      	bcc.n	4fb8 <SPI_transfer_block+0xbc>
                ++transit;
                ++tx_idx;
            }

            /* If room left to put last frame in before the off, then do it */
            if( ( tx_idx == transfer_size ) && ( tx_idx < this_spi->fifo_depth ) )
    5010:	8b7a      	ldrh	r2, [r7, #26]
    5012:	697b      	ldr	r3, [r7, #20]
    5014:	429a      	cmp	r2, r3
    5016:	d127      	bne.n	5068 <SPI_transfer_block+0x16c>
    5018:	68fb      	ldr	r3, [r7, #12]
    501a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    501e:	8b7a      	ldrh	r2, [r7, #26]
    5020:	429a      	cmp	r2, r3
    5022:	d221      	bcs.n	5068 <SPI_transfer_block+0x16c>
            {
                if( tx_idx < cmd_byte_size )
    5024:	8b7a      	ldrh	r2, [r7, #26]
    5026:	88fb      	ldrh	r3, [r7, #6]
    5028:	429a      	cmp	r2, r3
    502a:	d20c      	bcs.n	5046 <SPI_transfer_block+0x14a>
                {
                    /* Push out valid data, not expecting any reply this time */
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, (uint32_t)cmd_buffer[tx_idx] );
    502c:	68fb      	ldr	r3, [r7, #12]
    502e:	681b      	ldr	r3, [r3, #0]
    5030:	f103 0228 	add.w	r2, r3, #40	; 0x28
    5034:	8b79      	ldrh	r1, [r7, #26]
    5036:	68bb      	ldr	r3, [r7, #8]
    5038:	440b      	add	r3, r1
    503a:	781b      	ldrb	r3, [r3, #0]
    503c:	4610      	mov	r0, r2
    503e:	4619      	mov	r1, r3
    5040:	f7fe fdf2 	bl	3c28 <HW_set_32bit_reg>
    5044:	e008      	b.n	5058 <SPI_transfer_block+0x15c>
                }
                else
                {
                    /* Push out last 0 to get data back from slave */
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
    5046:	68fb      	ldr	r3, [r7, #12]
    5048:	681b      	ldr	r3, [r3, #0]
    504a:	f103 0328 	add.w	r3, r3, #40	; 0x28
    504e:	4618      	mov	r0, r3
    5050:	f04f 0100 	mov.w	r1, #0
    5054:	f7fe fde8 	bl	3c28 <HW_set_32bit_reg>
                }

                ++transit;
    5058:	8bfb      	ldrh	r3, [r7, #30]
    505a:	f103 0301 	add.w	r3, r3, #1
    505e:	83fb      	strh	r3, [r7, #30]
                ++tx_idx;
    5060:	8b7b      	ldrh	r3, [r7, #26]
    5062:	f103 0301 	add.w	r3, r3, #1
    5066:	837b      	strh	r3, [r7, #26]
            }

            /* FIFO is all loaded up so enable Core SPI to start transfer */
            HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, ENABLE );
    5068:	68fb      	ldr	r3, [r7, #12]
    506a:	681b      	ldr	r3, [r3, #0]
    506c:	4618      	mov	r0, r3
    506e:	f04f 0100 	mov.w	r1, #0
    5072:	f04f 0201 	mov.w	r2, #1
    5076:	f04f 0301 	mov.w	r3, #1
    507a:	f7fe fe09 	bl	3c90 <HW_set_8bit_reg_field>
             *
             * First stage transfers remaining command bytes (if any).
             * At this stage anything in the RX FIFO can be discarded as it is
             * not part of a valid response.
             */
            while( tx_idx < cmd_byte_size )
    507e:	e047      	b.n	5110 <SPI_transfer_block+0x214>
            {
                if( transit < this_spi->fifo_depth )
    5080:	68fb      	ldr	r3, [r7, #12]
    5082:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    5086:	8bfa      	ldrh	r2, [r7, #30]
    5088:	429a      	cmp	r2, r3
    508a:	d224      	bcs.n	50d6 <SPI_transfer_block+0x1da>
                {
                    /* Send another byte. */
                    if( tx_idx == transfer_size ) /* Last frame is special... */
    508c:	8b7a      	ldrh	r2, [r7, #26]
    508e:	697b      	ldr	r3, [r7, #20]
    5090:	429a      	cmp	r2, r3
    5092:	d10c      	bne.n	50ae <SPI_transfer_block+0x1b2>
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXLAST, (uint32_t)cmd_buffer[tx_idx] );
    5094:	68fb      	ldr	r3, [r7, #12]
    5096:	681b      	ldr	r3, [r3, #0]
    5098:	f103 0228 	add.w	r2, r3, #40	; 0x28
    509c:	8b79      	ldrh	r1, [r7, #26]
    509e:	68bb      	ldr	r3, [r7, #8]
    50a0:	440b      	add	r3, r1
    50a2:	781b      	ldrb	r3, [r3, #0]
    50a4:	4610      	mov	r0, r2
    50a6:	4619      	mov	r1, r3
    50a8:	f7fe fdbe 	bl	3c28 <HW_set_32bit_reg>
    50ac:	e00b      	b.n	50c6 <SPI_transfer_block+0x1ca>
                    }
                    else
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, (uint32_t)cmd_buffer[tx_idx] );
    50ae:	68fb      	ldr	r3, [r7, #12]
    50b0:	681b      	ldr	r3, [r3, #0]
    50b2:	f103 020c 	add.w	r2, r3, #12
    50b6:	8b79      	ldrh	r1, [r7, #26]
    50b8:	68bb      	ldr	r3, [r7, #8]
    50ba:	440b      	add	r3, r1
    50bc:	781b      	ldrb	r3, [r3, #0]
    50be:	4610      	mov	r0, r2
    50c0:	4619      	mov	r1, r3
    50c2:	f7fe fdb1 	bl	3c28 <HW_set_32bit_reg>
                    }
                    ++tx_idx;
    50c6:	8b7b      	ldrh	r3, [r7, #26]
    50c8:	f103 0301 	add.w	r3, r3, #1
    50cc:	837b      	strh	r3, [r7, #26]
                    ++transit;
    50ce:	8bfb      	ldrh	r3, [r7, #30]
    50d0:	f103 0301 	add.w	r3, r3, #1
    50d4:	83fb      	strh	r3, [r7, #30]
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
    50d6:	68fb      	ldr	r3, [r7, #12]
    50d8:	681b      	ldr	r3, [r3, #0]
    50da:	f103 0320 	add.w	r3, r3, #32
    50de:	4618      	mov	r0, r3
    50e0:	f04f 0102 	mov.w	r1, #2
    50e4:	f04f 0204 	mov.w	r2, #4
    50e8:	f7fe fde0 	bl	3cac <HW_get_8bit_reg_field>
    50ec:	4603      	mov	r3, r0
    50ee:	2b00      	cmp	r3, #0
    50f0:	d10e      	bne.n	5110 <SPI_transfer_block+0x214>
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    50f2:	68fb      	ldr	r3, [r7, #12]
    50f4:	681b      	ldr	r3, [r3, #0]
    50f6:	f103 0308 	add.w	r3, r3, #8
    50fa:	4618      	mov	r0, r3
    50fc:	f7fe fd96 	bl	3c2c <HW_get_32bit_reg>
                    ++transfer_idx;
    5100:	8b3b      	ldrh	r3, [r7, #24]
    5102:	f103 0301 	add.w	r3, r3, #1
    5106:	833b      	strh	r3, [r7, #24]
                    --transit;
    5108:	8bfb      	ldrh	r3, [r7, #30]
    510a:	f103 33ff 	add.w	r3, r3, #4294967295
    510e:	83fb      	strh	r3, [r7, #30]
             *
             * First stage transfers remaining command bytes (if any).
             * At this stage anything in the RX FIFO can be discarded as it is
             * not part of a valid response.
             */
            while( tx_idx < cmd_byte_size )
    5110:	8b7a      	ldrh	r2, [r7, #26]
    5112:	88fb      	ldrh	r3, [r7, #6]
    5114:	429a      	cmp	r2, r3
    5116:	d3b3      	bcc.n	5080 <SPI_transfer_block+0x184>
            /*
             * Now, we are writing dummy bytes to push through the response from
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
    5118:	e037      	b.n	518a <SPI_transfer_block+0x28e>
            {
                if( transit < this_spi->fifo_depth )
    511a:	68fb      	ldr	r3, [r7, #12]
    511c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    5120:	8bfa      	ldrh	r2, [r7, #30]
    5122:	429a      	cmp	r2, r3
    5124:	d214      	bcs.n	5150 <SPI_transfer_block+0x254>
                {
                    if( tx_idx < transfer_size )
    5126:	8b7a      	ldrh	r2, [r7, #26]
    5128:	697b      	ldr	r3, [r7, #20]
    512a:	429a      	cmp	r2, r3
    512c:	d210      	bcs.n	5150 <SPI_transfer_block+0x254>
                    {
                        HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
    512e:	68fb      	ldr	r3, [r7, #12]
    5130:	681b      	ldr	r3, [r3, #0]
    5132:	f103 030c 	add.w	r3, r3, #12
    5136:	4618      	mov	r0, r3
    5138:	f04f 0100 	mov.w	r1, #0
    513c:	f7fe fd74 	bl	3c28 <HW_set_32bit_reg>
                        ++tx_idx;
    5140:	8b7b      	ldrh	r3, [r7, #26]
    5142:	f103 0301 	add.w	r3, r3, #1
    5146:	837b      	strh	r3, [r7, #26]
                        ++transit;
    5148:	8bfb      	ldrh	r3, [r7, #30]
    514a:	f103 0301 	add.w	r3, r3, #1
    514e:	83fb      	strh	r3, [r7, #30]
                    }
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
    5150:	68fb      	ldr	r3, [r7, #12]
    5152:	681b      	ldr	r3, [r3, #0]
    5154:	f103 0320 	add.w	r3, r3, #32
    5158:	4618      	mov	r0, r3
    515a:	f04f 0102 	mov.w	r1, #2
    515e:	f04f 0204 	mov.w	r2, #4
    5162:	f7fe fda3 	bl	3cac <HW_get_8bit_reg_field>
    5166:	4603      	mov	r3, r0
    5168:	2b00      	cmp	r3, #0
    516a:	d10e      	bne.n	518a <SPI_transfer_block+0x28e>
                {
                    /* Read and discard. */
                    HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    516c:	68fb      	ldr	r3, [r7, #12]
    516e:	681b      	ldr	r3, [r3, #0]
    5170:	f103 0308 	add.w	r3, r3, #8
    5174:	4618      	mov	r0, r3
    5176:	f7fe fd59 	bl	3c2c <HW_get_32bit_reg>
                    ++transfer_idx;
    517a:	8b3b      	ldrh	r3, [r7, #24]
    517c:	f103 0301 	add.w	r3, r3, #1
    5180:	833b      	strh	r3, [r7, #24]
                    --transit;
    5182:	8bfb      	ldrh	r3, [r7, #30]
    5184:	f103 33ff 	add.w	r3, r3, #4294967295
    5188:	83fb      	strh	r3, [r7, #30]
            /*
             * Now, we are writing dummy bytes to push through the response from
             * the slave but we still have to keep discarding any read data that
             * corresponds with one of our command bytes.
             */
            while( transfer_idx < cmd_byte_size )
    518a:	8b3a      	ldrh	r2, [r7, #24]
    518c:	88fb      	ldrh	r3, [r7, #6]
    518e:	429a      	cmp	r2, r3
    5190:	d3c3      	bcc.n	511a <SPI_transfer_block+0x21e>
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
    5192:	e03e      	b.n	5212 <SPI_transfer_block+0x316>
            {
                if( transit < this_spi->fifo_depth )
    5194:	68fb      	ldr	r3, [r7, #12]
    5196:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    519a:	8bfa      	ldrh	r2, [r7, #30]
    519c:	429a      	cmp	r2, r3
    519e:	d210      	bcs.n	51c2 <SPI_transfer_block+0x2c6>
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXDATA, 0U );
    51a0:	68fb      	ldr	r3, [r7, #12]
    51a2:	681b      	ldr	r3, [r3, #0]
    51a4:	f103 030c 	add.w	r3, r3, #12
    51a8:	4618      	mov	r0, r3
    51aa:	f04f 0100 	mov.w	r1, #0
    51ae:	f7fe fd3b 	bl	3c28 <HW_set_32bit_reg>
                    ++tx_idx;
    51b2:	8b7b      	ldrh	r3, [r7, #26]
    51b4:	f103 0301 	add.w	r3, r3, #1
    51b8:	837b      	strh	r3, [r7, #26]
                    ++transit;
    51ba:	8bfb      	ldrh	r3, [r7, #30]
    51bc:	f103 0301 	add.w	r3, r3, #1
    51c0:	83fb      	strh	r3, [r7, #30]
                }
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
    51c2:	68fb      	ldr	r3, [r7, #12]
    51c4:	681b      	ldr	r3, [r3, #0]
    51c6:	f103 0320 	add.w	r3, r3, #32
    51ca:	4618      	mov	r0, r3
    51cc:	f04f 0102 	mov.w	r1, #2
    51d0:	f04f 0204 	mov.w	r2, #4
    51d4:	f7fe fd6a 	bl	3cac <HW_get_8bit_reg_field>
    51d8:	4603      	mov	r3, r0
    51da:	2b00      	cmp	r3, #0
    51dc:	d119      	bne.n	5212 <SPI_transfer_block+0x316>
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    51de:	8bba      	ldrh	r2, [r7, #28]
    51e0:	683b      	ldr	r3, [r7, #0]
    51e2:	eb02 0403 	add.w	r4, r2, r3
    51e6:	68fb      	ldr	r3, [r7, #12]
    51e8:	681b      	ldr	r3, [r3, #0]
    51ea:	f103 0308 	add.w	r3, r3, #8
    51ee:	4618      	mov	r0, r3
    51f0:	f7fe fd1c 	bl	3c2c <HW_get_32bit_reg>
    51f4:	4603      	mov	r3, r0
    51f6:	b2db      	uxtb	r3, r3
    51f8:	7023      	strb	r3, [r4, #0]
                    ++rx_idx;
    51fa:	8bbb      	ldrh	r3, [r7, #28]
    51fc:	f103 0301 	add.w	r3, r3, #1
    5200:	83bb      	strh	r3, [r7, #28]
                    ++transfer_idx;
    5202:	8b3b      	ldrh	r3, [r7, #24]
    5204:	f103 0301 	add.w	r3, r3, #1
    5208:	833b      	strh	r3, [r7, #24]
                    --transit;
    520a:	8bfb      	ldrh	r3, [r7, #30]
    520c:	f103 33ff 	add.w	r3, r3, #4294967295
    5210:	83fb      	strh	r3, [r7, #30]
            }
            /*
             * Now we are now only sending dummy data to push through the
             * valid response data which we store in the response buffer.
             */
            while( tx_idx < transfer_size )
    5212:	8b7a      	ldrh	r2, [r7, #26]
    5214:	697b      	ldr	r3, [r7, #20]
    5216:	429a      	cmp	r2, r3
    5218:	d3bc      	bcc.n	5194 <SPI_transfer_block+0x298>
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
    521a:	e03e      	b.n	529a <SPI_transfer_block+0x39e>
            {
                if( transit < this_spi->fifo_depth )
    521c:	68fb      	ldr	r3, [r7, #12]
    521e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
    5222:	8bfa      	ldrh	r2, [r7, #30]
    5224:	429a      	cmp	r2, r3
    5226:	d210      	bcs.n	524a <SPI_transfer_block+0x34e>
                {
                    HAL_set_32bit_reg( this_spi->base_addr, TXLAST, 0U );
    5228:	68fb      	ldr	r3, [r7, #12]
    522a:	681b      	ldr	r3, [r3, #0]
    522c:	f103 0328 	add.w	r3, r3, #40	; 0x28
    5230:	4618      	mov	r0, r3
    5232:	f04f 0100 	mov.w	r1, #0
    5236:	f7fe fcf7 	bl	3c28 <HW_set_32bit_reg>
                    ++tx_idx;
    523a:	8b7b      	ldrh	r3, [r7, #26]
    523c:	f103 0301 	add.w	r3, r3, #1
    5240:	837b      	strh	r3, [r7, #26]
                    ++transit;
    5242:	8bfb      	ldrh	r3, [r7, #30]
    5244:	f103 0301 	add.w	r3, r3, #1
    5248:	83fb      	strh	r3, [r7, #30]
                }
                if( !HAL_get_8bit_reg_field( this_spi->base_addr, STATUS_RXEMPTY ) )
    524a:	68fb      	ldr	r3, [r7, #12]
    524c:	681b      	ldr	r3, [r3, #0]
    524e:	f103 0320 	add.w	r3, r3, #32
    5252:	4618      	mov	r0, r3
    5254:	f04f 0102 	mov.w	r1, #2
    5258:	f04f 0204 	mov.w	r2, #4
    525c:	f7fe fd26 	bl	3cac <HW_get_8bit_reg_field>
    5260:	4603      	mov	r3, r0
    5262:	2b00      	cmp	r3, #0
    5264:	d119      	bne.n	529a <SPI_transfer_block+0x39e>
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    5266:	8bba      	ldrh	r2, [r7, #28]
    5268:	683b      	ldr	r3, [r7, #0]
    526a:	eb02 0403 	add.w	r4, r2, r3
    526e:	68fb      	ldr	r3, [r7, #12]
    5270:	681b      	ldr	r3, [r3, #0]
    5272:	f103 0308 	add.w	r3, r3, #8
    5276:	4618      	mov	r0, r3
    5278:	f7fe fcd8 	bl	3c2c <HW_get_32bit_reg>
    527c:	4603      	mov	r3, r0
    527e:	b2db      	uxtb	r3, r3
    5280:	7023      	strb	r3, [r4, #0]
                    ++rx_idx;
    5282:	8bbb      	ldrh	r3, [r7, #28]
    5284:	f103 0301 	add.w	r3, r3, #1
    5288:	83bb      	strh	r3, [r7, #28]
                    ++transfer_idx;
    528a:	8b3b      	ldrh	r3, [r7, #24]
    528c:	f103 0301 	add.w	r3, r3, #1
    5290:	833b      	strh	r3, [r7, #24]
                    --transit;
    5292:	8bfb      	ldrh	r3, [r7, #30]
    5294:	f103 33ff 	add.w	r3, r3, #4294967295
    5298:	83fb      	strh	r3, [r7, #30]
                    ++transfer_idx;
                    --transit;
                }
            }
            /* If we still need to send the last frame */
            while( tx_idx == transfer_size )
    529a:	8b7a      	ldrh	r2, [r7, #26]
    529c:	697b      	ldr	r3, [r7, #20]
    529e:	429a      	cmp	r2, r3
    52a0:	d0bc      	beq.n	521c <SPI_transfer_block+0x320>
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
    52a2:	e023      	b.n	52ec <SPI_transfer_block+0x3f0>
            {
                if( !HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXEMPTY ) )
    52a4:	68fb      	ldr	r3, [r7, #12]
    52a6:	681b      	ldr	r3, [r3, #0]
    52a8:	f103 0320 	add.w	r3, r3, #32
    52ac:	4618      	mov	r0, r3
    52ae:	f04f 0102 	mov.w	r1, #2
    52b2:	f04f 0204 	mov.w	r2, #4
    52b6:	f7fe fcf9 	bl	3cac <HW_get_8bit_reg_field>
    52ba:	4603      	mov	r3, r0
    52bc:	2b00      	cmp	r3, #0
    52be:	d115      	bne.n	52ec <SPI_transfer_block+0x3f0>
                {
                    /* Process received byte. */
                    rx_buffer[rx_idx] = (uint8_t)HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
    52c0:	8bba      	ldrh	r2, [r7, #28]
    52c2:	683b      	ldr	r3, [r7, #0]
    52c4:	eb02 0403 	add.w	r4, r2, r3
    52c8:	68fb      	ldr	r3, [r7, #12]
    52ca:	681b      	ldr	r3, [r3, #0]
    52cc:	f103 0308 	add.w	r3, r3, #8
    52d0:	4618      	mov	r0, r3
    52d2:	f7fe fcab 	bl	3c2c <HW_get_32bit_reg>
    52d6:	4603      	mov	r3, r0
    52d8:	b2db      	uxtb	r3, r3
    52da:	7023      	strb	r3, [r4, #0]
                    ++rx_idx;
    52dc:	8bbb      	ldrh	r3, [r7, #28]
    52de:	f103 0301 	add.w	r3, r3, #1
    52e2:	83bb      	strh	r3, [r7, #28]
                    ++transfer_idx;
    52e4:	8b3b      	ldrh	r3, [r7, #24]
    52e6:	f103 0301 	add.w	r3, r3, #1
    52ea:	833b      	strh	r3, [r7, #24]
            }
            /*
             * Finally, we are now finished sending data and are only reading
             * valid response data which we store in the response buffer.
             */
            while( transfer_idx <= transfer_size )
    52ec:	8b3a      	ldrh	r2, [r7, #24]
    52ee:	697b      	ldr	r3, [r7, #20]
    52f0:	429a      	cmp	r2, r3
    52f2:	d9d7      	bls.n	52a4 <SPI_transfer_block+0x3a8>
                    ++transfer_idx;
                }
            }
        }
    }
}
    52f4:	f107 0724 	add.w	r7, r7, #36	; 0x24
    52f8:	46bd      	mov	sp, r7
    52fa:	bd90      	pop	{r4, r7, pc}

000052fc <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    const spi_instance_t * this_spi
)
{
    52fc:	b580      	push	{r7, lr}
    52fe:	b082      	sub	sp, #8
    5300:	af00      	add	r7, sp, #0
    5302:	6078      	str	r0, [r7, #4]
    /* Disable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
    5304:	687b      	ldr	r3, [r7, #4]
    5306:	681b      	ldr	r3, [r3, #0]
    5308:	4618      	mov	r0, r3
    530a:	f04f 0100 	mov.w	r1, #0
    530e:	f04f 0201 	mov.w	r2, #1
    5312:	f04f 0300 	mov.w	r3, #0
    5316:	f7fe fcbb 	bl	3c90 <HW_set_8bit_reg_field>

    /* Reset TX and RX FIFOs */
    HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
    531a:	687b      	ldr	r3, [r7, #4]
    531c:	681b      	ldr	r3, [r3, #0]
    531e:	f103 031c 	add.w	r3, r3, #28
    5322:	4618      	mov	r0, r3
    5324:	f04f 0103 	mov.w	r1, #3
    5328:	f7fe fcae 	bl	3c88 <HW_set_8bit_reg>

    /* Clear all interrupts */
    HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
    532c:	687b      	ldr	r3, [r7, #4]
    532e:	681b      	ldr	r3, [r3, #0]
    5330:	f103 0304 	add.w	r3, r3, #4
    5334:	4618      	mov	r0, r3
    5336:	f04f 01ff 	mov.w	r1, #255	; 0xff
    533a:	f7fe fca5 	bl	3c88 <HW_set_8bit_reg>

    /* Enable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, ENABLE );
    533e:	687b      	ldr	r3, [r7, #4]
    5340:	681b      	ldr	r3, [r3, #0]
    5342:	4618      	mov	r0, r3
    5344:	f04f 0100 	mov.w	r1, #0
    5348:	f04f 0201 	mov.w	r2, #1
    534c:	f04f 0301 	mov.w	r3, #1
    5350:	f7fe fc9e 	bl	3c90 <HW_set_8bit_reg_field>
}
    5354:	f107 0708 	add.w	r7, r7, #8
    5358:	46bd      	mov	sp, r7
    535a:	bd80      	pop	{r7, pc}

0000535c <I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
    535c:	b580      	push	{r7, lr}
    535e:	b086      	sub	sp, #24
    5360:	af00      	add	r7, sp, #0
    5362:	60f8      	str	r0, [r7, #12]
    5364:	607a      	str	r2, [r7, #4]
    5366:	460a      	mov	r2, r1
    5368:	72fa      	strb	r2, [r7, #11]
    536a:	807b      	strh	r3, [r7, #2]
    psr_t saved_psr;
    volatile uint8_t stat_ctrl;

    saved_psr = HAL_disable_interrupts();
    536c:	f001 f82c 	bl	63c8 <HAL_disable_interrupts>
    5370:	4603      	mov	r3, r0
    5372:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    5374:	68fb      	ldr	r3, [r7, #12]
    5376:	7b1b      	ldrb	r3, [r3, #12]
    5378:	2b00      	cmp	r3, #0
    537a:	d103      	bne.n	5384 <I2C_write+0x28>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
    537c:	68fb      	ldr	r3, [r7, #12]
    537e:	f04f 0201 	mov.w	r2, #1
    5382:	731a      	strb	r2, [r3, #12]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
    5384:	68fb      	ldr	r3, [r7, #12]
    5386:	f04f 0201 	mov.w	r2, #1
    538a:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    538e:	7afb      	ldrb	r3, [r7, #11]
    5390:	ea4f 0243 	mov.w	r2, r3, lsl #1
    5394:	68fb      	ldr	r3, [r7, #12]
    5396:	609a      	str	r2, [r3, #8]
    this_i2c->dir = WRITE_DIR;
    5398:	68fb      	ldr	r3, [r7, #12]
    539a:	f04f 0200 	mov.w	r2, #0
    539e:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_buffer = write_buffer;
    53a0:	68fb      	ldr	r3, [r7, #12]
    53a2:	687a      	ldr	r2, [r7, #4]
    53a4:	619a      	str	r2, [r3, #24]
    this_i2c->master_tx_size = write_size;
    53a6:	887a      	ldrh	r2, [r7, #2]
    53a8:	68fb      	ldr	r3, [r7, #12]
    53aa:	61da      	str	r2, [r3, #28]
    this_i2c->master_tx_idx = 0u;
    53ac:	68fb      	ldr	r3, [r7, #12]
    53ae:	f04f 0200 	mov.w	r2, #0
    53b2:	621a      	str	r2, [r3, #32]

    /* Set I2C status in progress */
    this_i2c->master_status = I2C_IN_PROGRESS;
    53b4:	68fb      	ldr	r3, [r7, #12]
    53b6:	f04f 0201 	mov.w	r2, #1
    53ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    this_i2c->options = options;
    53be:	68fb      	ldr	r3, [r7, #12]
    53c0:	f897 2020 	ldrb.w	r2, [r7, #32]
    53c4:	751a      	strb	r2, [r3, #20]

    if(I2C_IN_PROGRESS == this_i2c->slave_status)
    53c6:	68fb      	ldr	r3, [r7, #12]
    53c8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    53cc:	b2db      	uxtb	r3, r3
    53ce:	2b01      	cmp	r3, #1
    53d0:	d105      	bne.n	53de <I2C_write+0x82>
    {
        this_i2c->is_transaction_pending = 1u;
    53d2:	68fb      	ldr	r3, [r7, #12]
    53d4:	f04f 0201 	mov.w	r2, #1
    53d8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    53dc:	e00a      	b.n	53f4 <I2C_write+0x98>
    }
    else
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    53de:	68fb      	ldr	r3, [r7, #12]
    53e0:	681b      	ldr	r3, [r3, #0]
    53e2:	4618      	mov	r0, r3
    53e4:	f04f 0105 	mov.w	r1, #5
    53e8:	f04f 0220 	mov.w	r2, #32
    53ec:	f04f 0301 	mov.w	r3, #1
    53f0:	f7fe fc4e 	bl	3c90 <HW_set_8bit_reg_field>
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( I2C_HOLD_BUS == this_i2c->bus_status )
    53f4:	68fb      	ldr	r3, [r7, #12]
    53f6:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    53fa:	2b01      	cmp	r3, #1
    53fc:	d10a      	bne.n	5414 <I2C_write+0xb8>
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
    53fe:	68fb      	ldr	r3, [r7, #12]
    5400:	681b      	ldr	r3, [r3, #0]
    5402:	4618      	mov	r0, r3
    5404:	f04f 0103 	mov.w	r1, #3
    5408:	f04f 0208 	mov.w	r2, #8
    540c:	f04f 0300 	mov.w	r3, #0
    5410:	f7fe fc3e 	bl	3c90 <HW_set_8bit_reg_field>
    }

    stat_ctrl = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    5414:	68fb      	ldr	r3, [r7, #12]
    5416:	681b      	ldr	r3, [r3, #0]
    5418:	f103 0304 	add.w	r3, r3, #4
    541c:	4618      	mov	r0, r3
    541e:	f7fe fc35 	bl	3c8c <HW_get_8bit_reg>
    5422:	4603      	mov	r3, r0
    5424:	74fb      	strb	r3, [r7, #19]
    stat_ctrl = stat_ctrl;  /* Avoids lint warning. */
    5426:	7cfb      	ldrb	r3, [r7, #19]
    5428:	b2db      	uxtb	r3, r3
    542a:	74fb      	strb	r3, [r7, #19]

    /* Enable the interrupt. ( Re-enable) */
    I2C_enable_irq( this_i2c );
    542c:	68f8      	ldr	r0, [r7, #12]
    542e:	f000 fec9 	bl	61c4 <I2C_enable_irq>

    HAL_restore_interrupts( saved_psr );
    5432:	6978      	ldr	r0, [r7, #20]
    5434:	f000 ffcc 	bl	63d0 <HAL_restore_interrupts>
}
    5438:	f107 0718 	add.w	r7, r7, #24
    543c:	46bd      	mov	sp, r7
    543e:	bd80      	pop	{r7, pc}

00005440 <I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    5440:	b580      	push	{r7, lr}
    5442:	b086      	sub	sp, #24
    5444:	af00      	add	r7, sp, #0
    5446:	60f8      	str	r0, [r7, #12]
    5448:	607a      	str	r2, [r7, #4]
    544a:	460a      	mov	r2, r1
    544c:	72fa      	strb	r2, [r7, #11]
    544e:	807b      	strh	r3, [r7, #2]
    psr_t saved_psr;
    volatile uint8_t stat_ctrl;

    saved_psr = HAL_disable_interrupts();
    5450:	f000 ffba 	bl	63c8 <HAL_disable_interrupts>
    5454:	4603      	mov	r3, r0
    5456:	617b      	str	r3, [r7, #20]
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    5458:	68fb      	ldr	r3, [r7, #12]
    545a:	7b1b      	ldrb	r3, [r3, #12]
    545c:	2b00      	cmp	r3, #0
    545e:	d103      	bne.n	5468 <I2C_read+0x28>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
    5460:	68fb      	ldr	r3, [r7, #12]
    5462:	f04f 0202 	mov.w	r2, #2
    5466:	731a      	strb	r2, [r3, #12]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
    5468:	68fb      	ldr	r3, [r7, #12]
    546a:	f04f 0202 	mov.w	r2, #2
    546e:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    5472:	7afb      	ldrb	r3, [r7, #11]
    5474:	ea4f 0243 	mov.w	r2, r3, lsl #1
    5478:	68fb      	ldr	r3, [r7, #12]
    547a:	609a      	str	r2, [r3, #8]

    this_i2c->dir = READ_DIR;
    547c:	68fb      	ldr	r3, [r7, #12]
    547e:	f04f 0201 	mov.w	r2, #1
    5482:	625a      	str	r2, [r3, #36]	; 0x24

    this_i2c->master_rx_buffer = read_buffer;
    5484:	68fb      	ldr	r3, [r7, #12]
    5486:	687a      	ldr	r2, [r7, #4]
    5488:	629a      	str	r2, [r3, #40]	; 0x28
    this_i2c->master_rx_size = read_size;
    548a:	887a      	ldrh	r2, [r7, #2]
    548c:	68fb      	ldr	r3, [r7, #12]
    548e:	62da      	str	r2, [r3, #44]	; 0x2c
    this_i2c->master_rx_idx = 0u;
    5490:	68fb      	ldr	r3, [r7, #12]
    5492:	f04f 0200 	mov.w	r2, #0
    5496:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set I2C status in progress */
    this_i2c->master_status = I2C_IN_PROGRESS;
    5498:	68fb      	ldr	r3, [r7, #12]
    549a:	f04f 0201 	mov.w	r2, #1
    549e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    this_i2c->options = options;
    54a2:	68fb      	ldr	r3, [r7, #12]
    54a4:	f897 2020 	ldrb.w	r2, [r7, #32]
    54a8:	751a      	strb	r2, [r3, #20]
    
    if(I2C_IN_PROGRESS == this_i2c->slave_status)
    54aa:	68fb      	ldr	r3, [r7, #12]
    54ac:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    54b0:	b2db      	uxtb	r3, r3
    54b2:	2b01      	cmp	r3, #1
    54b4:	d105      	bne.n	54c2 <I2C_read+0x82>
    {
        this_i2c->is_transaction_pending = 1u;
    54b6:	68fb      	ldr	r3, [r7, #12]
    54b8:	f04f 0201 	mov.w	r2, #1
    54bc:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    54c0:	e00a      	b.n	54d8 <I2C_read+0x98>
    }
    else
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    54c2:	68fb      	ldr	r3, [r7, #12]
    54c4:	681b      	ldr	r3, [r3, #0]
    54c6:	4618      	mov	r0, r3
    54c8:	f04f 0105 	mov.w	r1, #5
    54cc:	f04f 0220 	mov.w	r2, #32
    54d0:	f04f 0301 	mov.w	r3, #1
    54d4:	f7fe fbdc 	bl	3c90 <HW_set_8bit_reg_field>
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( I2C_HOLD_BUS == this_i2c->bus_status )
    54d8:	68fb      	ldr	r3, [r7, #12]
    54da:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    54de:	2b01      	cmp	r3, #1
    54e0:	d10a      	bne.n	54f8 <I2C_read+0xb8>
    {
        HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
    54e2:	68fb      	ldr	r3, [r7, #12]
    54e4:	681b      	ldr	r3, [r3, #0]
    54e6:	4618      	mov	r0, r3
    54e8:	f04f 0103 	mov.w	r1, #3
    54ec:	f04f 0208 	mov.w	r2, #8
    54f0:	f04f 0300 	mov.w	r3, #0
    54f4:	f7fe fbcc 	bl	3c90 <HW_set_8bit_reg_field>
    }

    stat_ctrl = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    54f8:	68fb      	ldr	r3, [r7, #12]
    54fa:	681b      	ldr	r3, [r3, #0]
    54fc:	f103 0304 	add.w	r3, r3, #4
    5500:	4618      	mov	r0, r3
    5502:	f7fe fbc3 	bl	3c8c <HW_get_8bit_reg>
    5506:	4603      	mov	r3, r0
    5508:	74fb      	strb	r3, [r7, #19]
    stat_ctrl = stat_ctrl;  /* Avoids lint warning. */
    550a:	7cfb      	ldrb	r3, [r7, #19]
    550c:	b2db      	uxtb	r3, r3
    550e:	74fb      	strb	r3, [r7, #19]

    /* Enable the interrupt. ( Re-enable) */
    I2C_enable_irq( this_i2c );
    5510:	68f8      	ldr	r0, [r7, #12]
    5512:	f000 fe57 	bl	61c4 <I2C_enable_irq>
    HAL_restore_interrupts( saved_psr );
    5516:	6978      	ldr	r0, [r7, #20]
    5518:	f000 ff5a 	bl	63d0 <HAL_restore_interrupts>
}
    551c:	f107 0718 	add.w	r7, r7, #24
    5520:	46bd      	mov	sp, r7
    5522:	bd80      	pop	{r7, pc}

00005524 <I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    5524:	b580      	push	{r7, lr}
    5526:	b086      	sub	sp, #24
    5528:	af00      	add	r7, sp, #0
    552a:	60f8      	str	r0, [r7, #12]
    552c:	607a      	str	r2, [r7, #4]
    552e:	460a      	mov	r2, r1
    5530:	72fa      	strb	r2, [r7, #11]
    5532:	807b      	strh	r3, [r7, #2]
    HAL_ASSERT(offset_size > 0u);
    5534:	887b      	ldrh	r3, [r7, #2]
    5536:	2b00      	cmp	r3, #0
    5538:	d100      	bne.n	553c <I2C_write_read+0x18>
    553a:	be00      	bkpt	0x0000
    HAL_ASSERT(addr_offset != (uint8_t *)0);
    553c:	687b      	ldr	r3, [r7, #4]
    553e:	2b00      	cmp	r3, #0
    5540:	d100      	bne.n	5544 <I2C_write_read+0x20>
    5542:	be00      	bkpt	0x0000
    HAL_ASSERT(read_size > 0u);
    5544:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    5546:	2b00      	cmp	r3, #0
    5548:	d100      	bne.n	554c <I2C_write_read+0x28>
    554a:	be00      	bkpt	0x0000
    HAL_ASSERT(read_buffer != (uint8_t *)0);
    554c:	6a3b      	ldr	r3, [r7, #32]
    554e:	2b00      	cmp	r3, #0
    5550:	d100      	bne.n	5554 <I2C_write_read+0x30>
    5552:	be00      	bkpt	0x0000
    
    this_i2c->master_status = I2C_FAILED;
    5554:	68fb      	ldr	r3, [r7, #12]
    5556:	f04f 0202 	mov.w	r2, #2
    555a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    if((read_size > 0u) && (offset_size > 0u))
    555e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    5560:	2b00      	cmp	r3, #0
    5562:	d072      	beq.n	564a <I2C_write_read+0x126>
    5564:	887b      	ldrh	r3, [r7, #2]
    5566:	2b00      	cmp	r3, #0
    5568:	d06f      	beq.n	564a <I2C_write_read+0x126>
    {
        psr_t saved_psr;
        volatile uint8_t stat_ctrl;

        saved_psr = HAL_disable_interrupts();
    556a:	f000 ff2d 	bl	63c8 <HAL_disable_interrupts>
    556e:	4603      	mov	r3, r0
    5570:	617b      	str	r3, [r7, #20]

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
    5572:	68fb      	ldr	r3, [r7, #12]
    5574:	7b1b      	ldrb	r3, [r3, #12]
    5576:	2b00      	cmp	r3, #0
    5578:	d103      	bne.n	5582 <I2C_write_read+0x5e>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
    557a:	68fb      	ldr	r3, [r7, #12]
    557c:	f04f 0203 	mov.w	r2, #3
    5580:	731a      	strb	r2, [r3, #12]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
    5582:	68fb      	ldr	r3, [r7, #12]
    5584:	f04f 0203 	mov.w	r2, #3
    5588:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    558c:	7afb      	ldrb	r3, [r7, #11]
    558e:	ea4f 0243 	mov.w	r2, r3, lsl #1
    5592:	68fb      	ldr	r3, [r7, #12]
    5594:	609a      	str	r2, [r3, #8]

        this_i2c->dir = WRITE_DIR;
    5596:	68fb      	ldr	r3, [r7, #12]
    5598:	f04f 0200 	mov.w	r2, #0
    559c:	625a      	str	r2, [r3, #36]	; 0x24

        this_i2c->master_tx_buffer = addr_offset;
    559e:	68fb      	ldr	r3, [r7, #12]
    55a0:	687a      	ldr	r2, [r7, #4]
    55a2:	619a      	str	r2, [r3, #24]
        this_i2c->master_tx_size = offset_size;
    55a4:	887a      	ldrh	r2, [r7, #2]
    55a6:	68fb      	ldr	r3, [r7, #12]
    55a8:	61da      	str	r2, [r3, #28]
        this_i2c->master_tx_idx = 0u;
    55aa:	68fb      	ldr	r3, [r7, #12]
    55ac:	f04f 0200 	mov.w	r2, #0
    55b0:	621a      	str	r2, [r3, #32]

        this_i2c->master_rx_buffer = read_buffer;
    55b2:	68fb      	ldr	r3, [r7, #12]
    55b4:	6a3a      	ldr	r2, [r7, #32]
    55b6:	629a      	str	r2, [r3, #40]	; 0x28
        this_i2c->master_rx_size = read_size;
    55b8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    55ba:	68fb      	ldr	r3, [r7, #12]
    55bc:	62da      	str	r2, [r3, #44]	; 0x2c
        this_i2c->master_rx_idx = 0u;
    55be:	68fb      	ldr	r3, [r7, #12]
    55c0:	f04f 0200 	mov.w	r2, #0
    55c4:	631a      	str	r2, [r3, #48]	; 0x30
        
        /* Set I2C status in progress */
        this_i2c->master_status = I2C_IN_PROGRESS;
    55c6:	68fb      	ldr	r3, [r7, #12]
    55c8:	f04f 0201 	mov.w	r2, #1
    55cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        this_i2c->options = options;
    55d0:	68fb      	ldr	r3, [r7, #12]
    55d2:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
    55d6:	751a      	strb	r2, [r3, #20]
        
        if(I2C_IN_PROGRESS == this_i2c->slave_status)
    55d8:	68fb      	ldr	r3, [r7, #12]
    55da:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    55de:	b2db      	uxtb	r3, r3
    55e0:	2b01      	cmp	r3, #1
    55e2:	d105      	bne.n	55f0 <I2C_write_read+0xcc>
        {
            this_i2c->is_transaction_pending = 1u;
    55e4:	68fb      	ldr	r3, [r7, #12]
    55e6:	f04f 0201 	mov.w	r2, #1
    55ea:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    55ee:	e00a      	b.n	5606 <I2C_write_read+0xe2>
        }
        else
        {
            HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    55f0:	68fb      	ldr	r3, [r7, #12]
    55f2:	681b      	ldr	r3, [r3, #0]
    55f4:	4618      	mov	r0, r3
    55f6:	f04f 0105 	mov.w	r1, #5
    55fa:	f04f 0220 	mov.w	r2, #32
    55fe:	f04f 0301 	mov.w	r3, #1
    5602:	f7fe fb45 	bl	3c90 <HW_set_8bit_reg_field>
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( I2C_HOLD_BUS == this_i2c->bus_status )
    5606:	68fb      	ldr	r3, [r7, #12]
    5608:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    560c:	2b01      	cmp	r3, #1
    560e:	d10a      	bne.n	5626 <I2C_write_read+0x102>
        {
            HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
    5610:	68fb      	ldr	r3, [r7, #12]
    5612:	681b      	ldr	r3, [r3, #0]
    5614:	4618      	mov	r0, r3
    5616:	f04f 0103 	mov.w	r1, #3
    561a:	f04f 0208 	mov.w	r2, #8
    561e:	f04f 0300 	mov.w	r3, #0
    5622:	f7fe fb35 	bl	3c90 <HW_set_8bit_reg_field>
        }

        stat_ctrl = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    5626:	68fb      	ldr	r3, [r7, #12]
    5628:	681b      	ldr	r3, [r3, #0]
    562a:	f103 0304 	add.w	r3, r3, #4
    562e:	4618      	mov	r0, r3
    5630:	f7fe fb2c 	bl	3c8c <HW_get_8bit_reg>
    5634:	4603      	mov	r3, r0
    5636:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids lint warning. */
    5638:	7cfb      	ldrb	r3, [r7, #19]
    563a:	b2db      	uxtb	r3, r3
    563c:	74fb      	strb	r3, [r7, #19]
            
        /* Enable the interrupt. ( Re-enable) */
        I2C_enable_irq( this_i2c );
    563e:	68f8      	ldr	r0, [r7, #12]
    5640:	f000 fdc0 	bl	61c4 <I2C_enable_irq>

        HAL_restore_interrupts( saved_psr );
    5644:	6978      	ldr	r0, [r7, #20]
    5646:	f000 fec3 	bl	63d0 <HAL_restore_interrupts>
    }
}
    564a:	f107 0718 	add.w	r7, r7, #24
    564e:	46bd      	mov	sp, r7
    5650:	bd80      	pop	{r7, pc}
    5652:	bf00      	nop

00005654 <I2C_wait_complete>:
i2c_status_t I2C_wait_complete
(
    i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
    5654:	b580      	push	{r7, lr}
    5656:	b084      	sub	sp, #16
    5658:	af00      	add	r7, sp, #0
    565a:	6078      	str	r0, [r7, #4]
    565c:	6039      	str	r1, [r7, #0]
     * Because we have no idea of what CPU we are supposed to be running on
     * we need to guard this write to the timeout value to avoid ISR/user code
     * interaction issues. Checking the status below should be fine as only a
     * single byte should change in that.
     */
    saved_psr = HAL_disable_interrupts();
    565e:	f000 feb3 	bl	63c8 <HAL_disable_interrupts>
    5662:	4603      	mov	r3, r0
    5664:	60fb      	str	r3, [r7, #12]
    this_i2c->master_timeout_ms = timeout_ms;
    5666:	687b      	ldr	r3, [r7, #4]
    5668:	683a      	ldr	r2, [r7, #0]
    566a:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_restore_interrupts( saved_psr );
    566c:	68f8      	ldr	r0, [r7, #12]
    566e:	f000 feaf 	bl	63d0 <HAL_restore_interrupts>

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
    5672:	687b      	ldr	r3, [r7, #4]
    5674:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
    5678:	72fb      	strb	r3, [r7, #11]
    } while(I2C_IN_PROGRESS == i2c_status);
    567a:	7afb      	ldrb	r3, [r7, #11]
    567c:	2b01      	cmp	r3, #1
    567e:	d0f8      	beq.n	5672 <I2C_wait_complete+0x1e>
    return i2c_status;
    5680:	7afb      	ldrb	r3, [r7, #11]
}
    5682:	4618      	mov	r0, r3
    5684:	f107 0710 	add.w	r7, r7, #16
    5688:	46bd      	mov	sp, r7
    568a:	bd80      	pop	{r7, pc}

0000568c <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    i2c_instance_t * this_i2c
)
{
    568c:	b580      	push	{r7, lr}
    568e:	b082      	sub	sp, #8
    5690:	af00      	add	r7, sp, #0
    5692:	6078      	str	r0, [r7, #4]
    /*
     * This function is only called from within the ISR and so does not need
     * guarding on the register access.
     */
    if( 0 != this_i2c->is_slave_enabled )
    5694:	687b      	ldr	r3, [r7, #4]
    5696:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
    569a:	2b00      	cmp	r3, #0
    569c:	d00a      	beq.n	56b4 <enable_slave_if_required+0x28>
    {
        HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x01u );
    569e:	687b      	ldr	r3, [r7, #4]
    56a0:	681b      	ldr	r3, [r3, #0]
    56a2:	4618      	mov	r0, r3
    56a4:	f04f 0102 	mov.w	r1, #2
    56a8:	f04f 0204 	mov.w	r2, #4
    56ac:	f04f 0301 	mov.w	r3, #1
    56b0:	f7fe faee 	bl	3c90 <HW_set_8bit_reg_field>
    }
}
    56b4:	f107 0708 	add.w	r7, r7, #8
    56b8:	46bd      	mov	sp, r7
    56ba:	bd80      	pop	{r7, pc}

000056bc <I2C_isr>:
 */
void I2C_isr
(
    i2c_instance_t * this_i2c
)
{
    56bc:	b5b0      	push	{r4, r5, r7, lr}
    56be:	b084      	sub	sp, #16
    56c0:	af00      	add	r7, sp, #0
    56c2:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    56c4:	f04f 0301 	mov.w	r3, #1
    56c8:	73bb      	strb	r3, [r7, #14]

    status = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    56ca:	687b      	ldr	r3, [r7, #4]
    56cc:	681b      	ldr	r3, [r3, #0]
    56ce:	f103 0304 	add.w	r3, r3, #4
    56d2:	4618      	mov	r0, r3
    56d4:	f7fe fada 	bl	3c8c <HW_get_8bit_reg>
    56d8:	4603      	mov	r3, r0
    56da:	72fb      	strb	r3, [r7, #11]
    
    switch( status )
    56dc:	7afb      	ldrb	r3, [r7, #11]
    56de:	b2db      	uxtb	r3, r3
    56e0:	f1a3 0308 	sub.w	r3, r3, #8
    56e4:	2bd8      	cmp	r3, #216	; 0xd8
    56e6:	f200 84e3 	bhi.w	60b0 <I2C_isr+0x9f4>
    56ea:	a201      	add	r2, pc, #4	; (adr r2, 56f0 <I2C_isr+0x34>)
    56ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    56f0:	00005a55 	.word	0x00005a55
    56f4:	000060b1 	.word	0x000060b1
    56f8:	000060b1 	.word	0x000060b1
    56fc:	000060b1 	.word	0x000060b1
    5700:	000060b1 	.word	0x000060b1
    5704:	000060b1 	.word	0x000060b1
    5708:	000060b1 	.word	0x000060b1
    570c:	000060b1 	.word	0x000060b1
    5710:	00005a55 	.word	0x00005a55
    5714:	000060b1 	.word	0x000060b1
    5718:	000060b1 	.word	0x000060b1
    571c:	000060b1 	.word	0x000060b1
    5720:	000060b1 	.word	0x000060b1
    5724:	000060b1 	.word	0x000060b1
    5728:	000060b1 	.word	0x000060b1
    572c:	000060b1 	.word	0x000060b1
    5730:	00005b2b 	.word	0x00005b2b
    5734:	000060b1 	.word	0x000060b1
    5738:	000060b1 	.word	0x000060b1
    573c:	000060b1 	.word	0x000060b1
    5740:	000060b1 	.word	0x000060b1
    5744:	000060b1 	.word	0x000060b1
    5748:	000060b1 	.word	0x000060b1
    574c:	000060b1 	.word	0x000060b1
    5750:	00005afb 	.word	0x00005afb
    5754:	000060b1 	.word	0x000060b1
    5758:	000060b1 	.word	0x000060b1
    575c:	000060b1 	.word	0x000060b1
    5760:	000060b1 	.word	0x000060b1
    5764:	000060b1 	.word	0x000060b1
    5768:	000060b1 	.word	0x000060b1
    576c:	000060b1 	.word	0x000060b1
    5770:	00005b2b 	.word	0x00005b2b
    5774:	000060b1 	.word	0x000060b1
    5778:	000060b1 	.word	0x000060b1
    577c:	000060b1 	.word	0x000060b1
    5780:	000060b1 	.word	0x000060b1
    5784:	000060b1 	.word	0x000060b1
    5788:	000060b1 	.word	0x000060b1
    578c:	000060b1 	.word	0x000060b1
    5790:	00005bdb 	.word	0x00005bdb
    5794:	000060b1 	.word	0x000060b1
    5798:	000060b1 	.word	0x000060b1
    579c:	000060b1 	.word	0x000060b1
    57a0:	000060b1 	.word	0x000060b1
    57a4:	000060b1 	.word	0x000060b1
    57a8:	000060b1 	.word	0x000060b1
    57ac:	000060b1 	.word	0x000060b1
    57b0:	00005ae3 	.word	0x00005ae3
    57b4:	000060b1 	.word	0x000060b1
    57b8:	000060b1 	.word	0x000060b1
    57bc:	000060b1 	.word	0x000060b1
    57c0:	000060b1 	.word	0x000060b1
    57c4:	000060b1 	.word	0x000060b1
    57c8:	000060b1 	.word	0x000060b1
    57cc:	000060b1 	.word	0x000060b1
    57d0:	00005c0b 	.word	0x00005c0b
    57d4:	000060b1 	.word	0x000060b1
    57d8:	000060b1 	.word	0x000060b1
    57dc:	000060b1 	.word	0x000060b1
    57e0:	000060b1 	.word	0x000060b1
    57e4:	000060b1 	.word	0x000060b1
    57e8:	000060b1 	.word	0x000060b1
    57ec:	000060b1 	.word	0x000060b1
    57f0:	00005c8b 	.word	0x00005c8b
    57f4:	000060b1 	.word	0x000060b1
    57f8:	000060b1 	.word	0x000060b1
    57fc:	000060b1 	.word	0x000060b1
    5800:	000060b1 	.word	0x000060b1
    5804:	000060b1 	.word	0x000060b1
    5808:	000060b1 	.word	0x000060b1
    580c:	000060b1 	.word	0x000060b1
    5810:	00005cbb 	.word	0x00005cbb
    5814:	000060b1 	.word	0x000060b1
    5818:	000060b1 	.word	0x000060b1
    581c:	000060b1 	.word	0x000060b1
    5820:	000060b1 	.word	0x000060b1
    5824:	000060b1 	.word	0x000060b1
    5828:	000060b1 	.word	0x000060b1
    582c:	000060b1 	.word	0x000060b1
    5830:	00005d0b 	.word	0x00005d0b
    5834:	000060b1 	.word	0x000060b1
    5838:	000060b1 	.word	0x000060b1
    583c:	000060b1 	.word	0x000060b1
    5840:	000060b1 	.word	0x000060b1
    5844:	000060b1 	.word	0x000060b1
    5848:	000060b1 	.word	0x000060b1
    584c:	000060b1 	.word	0x000060b1
    5850:	00005dd5 	.word	0x00005dd5
    5854:	000060b1 	.word	0x000060b1
    5858:	000060b1 	.word	0x000060b1
    585c:	000060b1 	.word	0x000060b1
    5860:	000060b1 	.word	0x000060b1
    5864:	000060b1 	.word	0x000060b1
    5868:	000060b1 	.word	0x000060b1
    586c:	000060b1 	.word	0x000060b1
    5870:	00005dcb 	.word	0x00005dcb
    5874:	000060b1 	.word	0x000060b1
    5878:	000060b1 	.word	0x000060b1
    587c:	000060b1 	.word	0x000060b1
    5880:	000060b1 	.word	0x000060b1
    5884:	000060b1 	.word	0x000060b1
    5888:	000060b1 	.word	0x000060b1
    588c:	000060b1 	.word	0x000060b1
    5890:	00005dd5 	.word	0x00005dd5
    5894:	000060b1 	.word	0x000060b1
    5898:	000060b1 	.word	0x000060b1
    589c:	000060b1 	.word	0x000060b1
    58a0:	000060b1 	.word	0x000060b1
    58a4:	000060b1 	.word	0x000060b1
    58a8:	000060b1 	.word	0x000060b1
    58ac:	000060b1 	.word	0x000060b1
    58b0:	00005dcb 	.word	0x00005dcb
    58b4:	000060b1 	.word	0x000060b1
    58b8:	000060b1 	.word	0x000060b1
    58bc:	000060b1 	.word	0x000060b1
    58c0:	000060b1 	.word	0x000060b1
    58c4:	000060b1 	.word	0x000060b1
    58c8:	000060b1 	.word	0x000060b1
    58cc:	000060b1 	.word	0x000060b1
    58d0:	00005e31 	.word	0x00005e31
    58d4:	000060b1 	.word	0x000060b1
    58d8:	000060b1 	.word	0x000060b1
    58dc:	000060b1 	.word	0x000060b1
    58e0:	000060b1 	.word	0x000060b1
    58e4:	000060b1 	.word	0x000060b1
    58e8:	000060b1 	.word	0x000060b1
    58ec:	000060b1 	.word	0x000060b1
    58f0:	00005d7f 	.word	0x00005d7f
    58f4:	000060b1 	.word	0x000060b1
    58f8:	000060b1 	.word	0x000060b1
    58fc:	000060b1 	.word	0x000060b1
    5900:	000060b1 	.word	0x000060b1
    5904:	000060b1 	.word	0x000060b1
    5908:	000060b1 	.word	0x000060b1
    590c:	000060b1 	.word	0x000060b1
    5910:	00005e31 	.word	0x00005e31
    5914:	000060b1 	.word	0x000060b1
    5918:	000060b1 	.word	0x000060b1
    591c:	000060b1 	.word	0x000060b1
    5920:	000060b1 	.word	0x000060b1
    5924:	000060b1 	.word	0x000060b1
    5928:	000060b1 	.word	0x000060b1
    592c:	000060b1 	.word	0x000060b1
    5930:	00005d7f 	.word	0x00005d7f
    5934:	000060b1 	.word	0x000060b1
    5938:	000060b1 	.word	0x000060b1
    593c:	000060b1 	.word	0x000060b1
    5940:	000060b1 	.word	0x000060b1
    5944:	000060b1 	.word	0x000060b1
    5948:	000060b1 	.word	0x000060b1
    594c:	000060b1 	.word	0x000060b1
    5950:	00005ea3 	.word	0x00005ea3
    5954:	000060b1 	.word	0x000060b1
    5958:	000060b1 	.word	0x000060b1
    595c:	000060b1 	.word	0x000060b1
    5960:	000060b1 	.word	0x000060b1
    5964:	000060b1 	.word	0x000060b1
    5968:	000060b1 	.word	0x000060b1
    596c:	000060b1 	.word	0x000060b1
    5970:	00005f95 	.word	0x00005f95
    5974:	000060b1 	.word	0x000060b1
    5978:	000060b1 	.word	0x000060b1
    597c:	000060b1 	.word	0x000060b1
    5980:	000060b1 	.word	0x000060b1
    5984:	000060b1 	.word	0x000060b1
    5988:	000060b1 	.word	0x000060b1
    598c:	000060b1 	.word	0x000060b1
    5990:	00005f95 	.word	0x00005f95
    5994:	000060b1 	.word	0x000060b1
    5998:	000060b1 	.word	0x000060b1
    599c:	000060b1 	.word	0x000060b1
    59a0:	000060b1 	.word	0x000060b1
    59a4:	000060b1 	.word	0x000060b1
    59a8:	000060b1 	.word	0x000060b1
    59ac:	000060b1 	.word	0x000060b1
    59b0:	00005f95 	.word	0x00005f95
    59b4:	000060b1 	.word	0x000060b1
    59b8:	000060b1 	.word	0x000060b1
    59bc:	000060b1 	.word	0x000060b1
    59c0:	000060b1 	.word	0x000060b1
    59c4:	000060b1 	.word	0x000060b1
    59c8:	000060b1 	.word	0x000060b1
    59cc:	000060b1 	.word	0x000060b1
    59d0:	0000605f 	.word	0x0000605f
    59d4:	000060b1 	.word	0x000060b1
    59d8:	000060b1 	.word	0x000060b1
    59dc:	000060b1 	.word	0x000060b1
    59e0:	000060b1 	.word	0x000060b1
    59e4:	000060b1 	.word	0x000060b1
    59e8:	000060b1 	.word	0x000060b1
    59ec:	000060b1 	.word	0x000060b1
    59f0:	0000605f 	.word	0x0000605f
    59f4:	000060b1 	.word	0x000060b1
    59f8:	000060b1 	.word	0x000060b1
    59fc:	000060b1 	.word	0x000060b1
    5a00:	000060b1 	.word	0x000060b1
    5a04:	000060b1 	.word	0x000060b1
    5a08:	000060b1 	.word	0x000060b1
    5a0c:	000060b1 	.word	0x000060b1
    5a10:	000060b1 	.word	0x000060b1
    5a14:	000060b1 	.word	0x000060b1
    5a18:	000060b1 	.word	0x000060b1
    5a1c:	000060b1 	.word	0x000060b1
    5a20:	000060b1 	.word	0x000060b1
    5a24:	000060b1 	.word	0x000060b1
    5a28:	000060b1 	.word	0x000060b1
    5a2c:	000060b1 	.word	0x000060b1
    5a30:	00005f67 	.word	0x00005f67
    5a34:	000060b1 	.word	0x000060b1
    5a38:	000060b1 	.word	0x000060b1
    5a3c:	000060b1 	.word	0x000060b1
    5a40:	000060b1 	.word	0x000060b1
    5a44:	000060b1 	.word	0x000060b1
    5a48:	000060b1 	.word	0x000060b1
    5a4c:	000060b1 	.word	0x000060b1
    5a50:	00006105 	.word	0x00006105
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            HAL_set_8bit_reg_field( this_i2c->base_address, STA, 0x00u);
    5a54:	687b      	ldr	r3, [r7, #4]
    5a56:	681b      	ldr	r3, [r3, #0]
    5a58:	4618      	mov	r0, r3
    5a5a:	f04f 0105 	mov.w	r1, #5
    5a5e:	f04f 0220 	mov.w	r2, #32
    5a62:	f04f 0300 	mov.w	r3, #0
    5a66:	f7fe f913 	bl	3c90 <HW_set_8bit_reg_field>
            HAL_set_8bit_reg( this_i2c->base_address, DATA, this_i2c->target_addr); /* write call address */
    5a6a:	687b      	ldr	r3, [r7, #4]
    5a6c:	681b      	ldr	r3, [r3, #0]
    5a6e:	f103 0208 	add.w	r2, r3, #8
    5a72:	687b      	ldr	r3, [r7, #4]
    5a74:	689b      	ldr	r3, [r3, #8]
    5a76:	4610      	mov	r0, r2
    5a78:	4619      	mov	r1, r3
    5a7a:	f7fe f905 	bl	3c88 <HW_set_8bit_reg>
            HAL_set_8bit_reg_field( this_i2c->base_address, DIR, this_i2c->dir); /* set direction bit */
    5a7e:	687b      	ldr	r3, [r7, #4]
    5a80:	681b      	ldr	r3, [r3, #0]
    5a82:	f103 0208 	add.w	r2, r3, #8
    5a86:	687b      	ldr	r3, [r7, #4]
    5a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    5a8a:	4610      	mov	r0, r2
    5a8c:	f04f 0100 	mov.w	r1, #0
    5a90:	f04f 0201 	mov.w	r2, #1
    5a94:	f7fe f8fc 	bl	3c90 <HW_set_8bit_reg_field>
            if(this_i2c->dir == WRITE_DIR)
    5a98:	687b      	ldr	r3, [r7, #4]
    5a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    5a9c:	2b00      	cmp	r3, #0
    5a9e:	d104      	bne.n	5aaa <I2C_isr+0x3ee>
            {
                 this_i2c->master_tx_idx = 0u;
    5aa0:	687b      	ldr	r3, [r7, #4]
    5aa2:	f04f 0200 	mov.w	r2, #0
    5aa6:	621a      	str	r2, [r3, #32]
    5aa8:	e003      	b.n	5ab2 <I2C_isr+0x3f6>
            }
            else
            {
                 this_i2c->master_rx_idx = 0u;
    5aaa:	687b      	ldr	r3, [r7, #4]
    5aac:	f04f 0200 	mov.w	r2, #0
    5ab0:	631a      	str	r2, [r3, #48]	; 0x30
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
    5ab2:	687b      	ldr	r3, [r7, #4]
    5ab4:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
    5ab8:	2b00      	cmp	r3, #0
    5aba:	d004      	beq.n	5ac6 <I2C_isr+0x40a>
            {
                this_i2c->is_transaction_pending = 0u;
    5abc:	687b      	ldr	r3, [r7, #4]
    5abe:	f04f 0200 	mov.w	r2, #0
    5ac2:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
    5ac6:	687b      	ldr	r3, [r7, #4]
    5ac8:	7b1a      	ldrb	r2, [r3, #12]
    5aca:	687b      	ldr	r3, [r7, #4]
    5acc:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
    5ad0:	429a      	cmp	r2, r3
    5ad2:	f000 8319 	beq.w	6108 <I2C_isr+0xa4c>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
    5ad6:	687b      	ldr	r3, [r7, #4]
    5ad8:	f893 206a 	ldrb.w	r2, [r3, #106]	; 0x6a
    5adc:	687b      	ldr	r3, [r7, #4]
    5ade:	731a      	strb	r2, [r3, #12]
            }
            break;
    5ae0:	e31b      	b.n	611a <I2C_isr+0xa5e>
            
        case ST_LOST_ARB:
              /* Set start bit.  Let's keep trying!  Don't give up! */
              HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    5ae2:	687b      	ldr	r3, [r7, #4]
    5ae4:	681b      	ldr	r3, [r3, #0]
    5ae6:	4618      	mov	r0, r3
    5ae8:	f04f 0105 	mov.w	r1, #5
    5aec:	f04f 0220 	mov.w	r2, #32
    5af0:	f04f 0301 	mov.w	r3, #1
    5af4:	f7fe f8cc 	bl	3c90 <HW_set_8bit_reg_field>
              break;
    5af8:	e30f      	b.n	611a <I2C_isr+0xa5e>
              break;

        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
    5afa:	687b      	ldr	r3, [r7, #4]
    5afc:	681b      	ldr	r3, [r3, #0]
    5afe:	4618      	mov	r0, r3
    5b00:	f04f 0104 	mov.w	r1, #4
    5b04:	f04f 0210 	mov.w	r2, #16
    5b08:	f04f 0301 	mov.w	r3, #1
    5b0c:	f7fe f8c0 	bl	3c90 <HW_set_8bit_reg_field>
            this_i2c->master_status = I2C_FAILED;
    5b10:	687b      	ldr	r3, [r7, #4]
    5b12:	f04f 0202 	mov.w	r2, #2
    5b16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            this_i2c->transaction = NO_TRANSACTION;
    5b1a:	687b      	ldr	r3, [r7, #4]
    5b1c:	f04f 0200 	mov.w	r2, #0
    5b20:	731a      	strb	r2, [r3, #12]
            enable_slave_if_required(this_i2c);
    5b22:	6878      	ldr	r0, [r7, #4]
    5b24:	f7ff fdb2 	bl	568c <enable_slave_if_required>
            break;
    5b28:	e2f7      	b.n	611a <I2C_isr+0xa5e>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
    5b2a:	687b      	ldr	r3, [r7, #4]
    5b2c:	6a1a      	ldr	r2, [r3, #32]
    5b2e:	687b      	ldr	r3, [r7, #4]
    5b30:	69db      	ldr	r3, [r3, #28]
    5b32:	429a      	cmp	r2, r3
    5b34:	d212      	bcs.n	5b5c <I2C_isr+0x4a0>
            {    
                HAL_set_8bit_reg(this_i2c->base_address, DATA, (uint_fast8_t)this_i2c->master_tx_buffer[this_i2c->master_tx_idx++]);
    5b36:	687b      	ldr	r3, [r7, #4]
    5b38:	681b      	ldr	r3, [r3, #0]
    5b3a:	f103 0108 	add.w	r1, r3, #8
    5b3e:	687b      	ldr	r3, [r7, #4]
    5b40:	699a      	ldr	r2, [r3, #24]
    5b42:	687b      	ldr	r3, [r7, #4]
    5b44:	6a1b      	ldr	r3, [r3, #32]
    5b46:	441a      	add	r2, r3
    5b48:	7812      	ldrb	r2, [r2, #0]
    5b4a:	f103 0001 	add.w	r0, r3, #1
    5b4e:	687b      	ldr	r3, [r7, #4]
    5b50:	6218      	str	r0, [r3, #32]
    5b52:	4608      	mov	r0, r1
    5b54:	4611      	mov	r1, r2
    5b56:	f7fe f897 	bl	3c88 <HW_set_8bit_reg>
                    I2C_disable_irq( this_i2c );
                    clear_irq = 0u;
                }
                this_i2c->master_status = I2C_SUCCESS;
            }
            break;
    5b5a:	e2de      	b.n	611a <I2C_isr+0xa5e>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                HAL_set_8bit_reg(this_i2c->base_address, DATA, (uint_fast8_t)this_i2c->master_tx_buffer[this_i2c->master_tx_idx++]);
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
    5b5c:	687b      	ldr	r3, [r7, #4]
    5b5e:	7b1b      	ldrb	r3, [r3, #12]
    5b60:	2b03      	cmp	r3, #3
    5b62:	d10f      	bne.n	5b84 <I2C_isr+0x4c8>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
    5b64:	687b      	ldr	r3, [r7, #4]
    5b66:	f04f 0201 	mov.w	r2, #1
    5b6a:	625a      	str	r2, [r3, #36]	; 0x24
                 HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    5b6c:	687b      	ldr	r3, [r7, #4]
    5b6e:	681b      	ldr	r3, [r3, #0]
    5b70:	4618      	mov	r0, r3
    5b72:	f04f 0105 	mov.w	r1, #5
    5b76:	f04f 0220 	mov.w	r2, #32
    5b7a:	f04f 0301 	mov.w	r3, #1
    5b7e:	f7fe f887 	bl	3c90 <HW_set_8bit_reg_field>
                    I2C_disable_irq( this_i2c );
                    clear_irq = 0u;
                }
                this_i2c->master_status = I2C_SUCCESS;
            }
            break;
    5b82:	e2ca      	b.n	611a <I2C_isr+0xa5e>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
    5b84:	687b      	ldr	r3, [r7, #4]
    5b86:	f04f 0200 	mov.w	r2, #0
    5b8a:	731a      	strb	r2, [r3, #12]
                hold_bus = this_i2c->options & I2C_HOLD_BUS;
    5b8c:	687b      	ldr	r3, [r7, #4]
    5b8e:	7d1b      	ldrb	r3, [r3, #20]
    5b90:	f003 0301 	and.w	r3, r3, #1
    5b94:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
    5b96:	687b      	ldr	r3, [r7, #4]
    5b98:	7b7a      	ldrb	r2, [r7, #13]
    5b9a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                if ( hold_bus == 0u )
    5b9e:	7b7b      	ldrb	r3, [r7, #13]
    5ba0:	2b00      	cmp	r3, #0
    5ba2:	d10e      	bne.n	5bc2 <I2C_isr+0x506>
                { 
                    HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);  /*xmt stop condition */
    5ba4:	687b      	ldr	r3, [r7, #4]
    5ba6:	681b      	ldr	r3, [r3, #0]
    5ba8:	4618      	mov	r0, r3
    5baa:	f04f 0104 	mov.w	r1, #4
    5bae:	f04f 0210 	mov.w	r2, #16
    5bb2:	f04f 0301 	mov.w	r3, #1
    5bb6:	f7fe f86b 	bl	3c90 <HW_set_8bit_reg_field>
                    enable_slave_if_required(this_i2c);
    5bba:	6878      	ldr	r0, [r7, #4]
    5bbc:	f7ff fd66 	bl	568c <enable_slave_if_required>
    5bc0:	e005      	b.n	5bce <I2C_isr+0x512>
                }
                else
                {
                    I2C_disable_irq( this_i2c );
    5bc2:	6878      	ldr	r0, [r7, #4]
    5bc4:	f000 fb48 	bl	6258 <I2C_disable_irq>
                    clear_irq = 0u;
    5bc8:	f04f 0300 	mov.w	r3, #0
    5bcc:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = I2C_SUCCESS;
    5bce:	687b      	ldr	r3, [r7, #4]
    5bd0:	f04f 0200 	mov.w	r2, #0
    5bd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            }
            break;
    5bd8:	e29f      	b.n	611a <I2C_isr+0xa5e>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);/* xmt stop condition */
    5bda:	687b      	ldr	r3, [r7, #4]
    5bdc:	681b      	ldr	r3, [r3, #0]
    5bde:	4618      	mov	r0, r3
    5be0:	f04f 0104 	mov.w	r1, #4
    5be4:	f04f 0210 	mov.w	r2, #16
    5be8:	f04f 0301 	mov.w	r3, #1
    5bec:	f7fe f850 	bl	3c90 <HW_set_8bit_reg_field>
            this_i2c->master_status = I2C_FAILED;
    5bf0:	687b      	ldr	r3, [r7, #4]
    5bf2:	f04f 0202 	mov.w	r2, #2
    5bf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    5bfa:	687b      	ldr	r3, [r7, #4]
    5bfc:	f04f 0200 	mov.w	r2, #0
    5c00:	731a      	strb	r2, [r3, #12]
            enable_slave_if_required(this_i2c);
    5c02:	6878      	ldr	r0, [r7, #4]
    5c04:	f7ff fd42 	bl	568c <enable_slave_if_required>
            break;
    5c08:	e287      	b.n	611a <I2C_isr+0xa5e>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
    5c0a:	687b      	ldr	r3, [r7, #4]
    5c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    5c0e:	2b01      	cmp	r3, #1
    5c10:	d90b      	bls.n	5c2a <I2C_isr+0x56e>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
    5c12:	687b      	ldr	r3, [r7, #4]
    5c14:	681b      	ldr	r3, [r3, #0]
    5c16:	4618      	mov	r0, r3
    5c18:	f04f 0102 	mov.w	r1, #2
    5c1c:	f04f 0204 	mov.w	r2, #4
    5c20:	f04f 0301 	mov.w	r3, #1
    5c24:	f7fe f834 	bl	3c90 <HW_set_8bit_reg_field>
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
                this_i2c->master_status = I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    5c28:	e277      	b.n	611a <I2C_isr+0xa5e>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
            }
            else if(1u == this_i2c->master_rx_size)
    5c2a:	687b      	ldr	r3, [r7, #4]
    5c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    5c2e:	2b01      	cmp	r3, #1
    5c30:	d10b      	bne.n	5c4a <I2C_isr+0x58e>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
    5c32:	687b      	ldr	r3, [r7, #4]
    5c34:	681b      	ldr	r3, [r3, #0]
    5c36:	4618      	mov	r0, r3
    5c38:	f04f 0102 	mov.w	r1, #2
    5c3c:	f04f 0204 	mov.w	r2, #4
    5c40:	f04f 0300 	mov.w	r3, #0
    5c44:	f7fe f824 	bl	3c90 <HW_set_8bit_reg_field>
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
                this_i2c->master_status = I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    5c48:	e267      	b.n	611a <I2C_isr+0xa5e>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
    5c4a:	687b      	ldr	r3, [r7, #4]
    5c4c:	681b      	ldr	r3, [r3, #0]
    5c4e:	4618      	mov	r0, r3
    5c50:	f04f 0102 	mov.w	r1, #2
    5c54:	f04f 0204 	mov.w	r2, #4
    5c58:	f04f 0301 	mov.w	r3, #1
    5c5c:	f7fe f818 	bl	3c90 <HW_set_8bit_reg_field>
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
    5c60:	687b      	ldr	r3, [r7, #4]
    5c62:	681b      	ldr	r3, [r3, #0]
    5c64:	4618      	mov	r0, r3
    5c66:	f04f 0104 	mov.w	r1, #4
    5c6a:	f04f 0210 	mov.w	r2, #16
    5c6e:	f04f 0301 	mov.w	r3, #1
    5c72:	f7fe f80d 	bl	3c90 <HW_set_8bit_reg_field>
                this_i2c->master_status = I2C_SUCCESS;
    5c76:	687b      	ldr	r3, [r7, #4]
    5c78:	f04f 0200 	mov.w	r2, #0
    5c7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
                this_i2c->transaction = NO_TRANSACTION;
    5c80:	687b      	ldr	r3, [r7, #4]
    5c82:	f04f 0200 	mov.w	r2, #0
    5c86:	731a      	strb	r2, [r3, #12]
            }
            break;
    5c88:	e247      	b.n	611a <I2C_isr+0xa5e>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);
    5c8a:	687b      	ldr	r3, [r7, #4]
    5c8c:	681b      	ldr	r3, [r3, #0]
    5c8e:	4618      	mov	r0, r3
    5c90:	f04f 0104 	mov.w	r1, #4
    5c94:	f04f 0210 	mov.w	r2, #16
    5c98:	f04f 0301 	mov.w	r3, #1
    5c9c:	f7fd fff8 	bl	3c90 <HW_set_8bit_reg_field>
            this_i2c->master_status = I2C_FAILED;
    5ca0:	687b      	ldr	r3, [r7, #4]
    5ca2:	f04f 0202 	mov.w	r2, #2
    5ca6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    5caa:	687b      	ldr	r3, [r7, #4]
    5cac:	f04f 0200 	mov.w	r2, #0
    5cb0:	731a      	strb	r2, [r3, #12]
            enable_slave_if_required(this_i2c);
    5cb2:	6878      	ldr	r0, [r7, #4]
    5cb4:	f7ff fcea 	bl	568c <enable_slave_if_required>
            break;
    5cb8:	e22f      	b.n	611a <I2C_isr+0xa5e>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = HAL_get_8bit_reg(this_i2c->base_address, DATA);
    5cba:	687b      	ldr	r3, [r7, #4]
    5cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5cbe:	687a      	ldr	r2, [r7, #4]
    5cc0:	6b14      	ldr	r4, [r2, #48]	; 0x30
    5cc2:	eb03 0504 	add.w	r5, r3, r4
    5cc6:	687b      	ldr	r3, [r7, #4]
    5cc8:	681b      	ldr	r3, [r3, #0]
    5cca:	f103 0308 	add.w	r3, r3, #8
    5cce:	4618      	mov	r0, r3
    5cd0:	f7fd ffdc 	bl	3c8c <HW_get_8bit_reg>
    5cd4:	4603      	mov	r3, r0
    5cd6:	702b      	strb	r3, [r5, #0]
    5cd8:	f104 0201 	add.w	r2, r4, #1
    5cdc:	687b      	ldr	r3, [r7, #4]
    5cde:	631a      	str	r2, [r3, #48]	; 0x30
            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
    5ce0:	687b      	ldr	r3, [r7, #4]
    5ce2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    5ce4:	687b      	ldr	r3, [r7, #4]
    5ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    5ce8:	f103 33ff 	add.w	r3, r3, #4294967295
    5cec:	429a      	cmp	r2, r3
    5cee:	f0c0 820d 	bcc.w	610c <I2C_isr+0xa50>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
    5cf2:	687b      	ldr	r3, [r7, #4]
    5cf4:	681b      	ldr	r3, [r3, #0]
    5cf6:	4618      	mov	r0, r3
    5cf8:	f04f 0102 	mov.w	r1, #2
    5cfc:	f04f 0204 	mov.w	r2, #4
    5d00:	f04f 0300 	mov.w	r3, #0
    5d04:	f7fd ffc4 	bl	3c90 <HW_set_8bit_reg_field>
            }
            break;
    5d08:	e207      	b.n	611a <I2C_isr+0xa5e>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = HAL_get_8bit_reg(this_i2c->base_address, DATA);
    5d0a:	687b      	ldr	r3, [r7, #4]
    5d0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    5d0e:	687b      	ldr	r3, [r7, #4]
    5d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    5d12:	eb02 0403 	add.w	r4, r2, r3
    5d16:	687b      	ldr	r3, [r7, #4]
    5d18:	681b      	ldr	r3, [r3, #0]
    5d1a:	f103 0308 	add.w	r3, r3, #8
    5d1e:	4618      	mov	r0, r3
    5d20:	f7fd ffb4 	bl	3c8c <HW_get_8bit_reg>
    5d24:	4603      	mov	r3, r0
    5d26:	7023      	strb	r3, [r4, #0]
          
            hold_bus = this_i2c->options & I2C_HOLD_BUS; 
    5d28:	687b      	ldr	r3, [r7, #4]
    5d2a:	7d1b      	ldrb	r3, [r3, #20]
    5d2c:	f003 0301 	and.w	r3, r3, #1
    5d30:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
    5d32:	687b      	ldr	r3, [r7, #4]
    5d34:	7b7a      	ldrb	r2, [r7, #13]
    5d36:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
            if ( hold_bus == 0u )
    5d3a:	7b7b      	ldrb	r3, [r7, #13]
    5d3c:	2b00      	cmp	r3, #0
    5d3e:	d10e      	bne.n	5d5e <I2C_isr+0x6a2>
            { 
                HAL_set_8bit_reg_field(this_i2c->base_address, STO, 0x01u);  /*xmt stop condition */
    5d40:	687b      	ldr	r3, [r7, #4]
    5d42:	681b      	ldr	r3, [r3, #0]
    5d44:	4618      	mov	r0, r3
    5d46:	f04f 0104 	mov.w	r1, #4
    5d4a:	f04f 0210 	mov.w	r2, #16
    5d4e:	f04f 0301 	mov.w	r3, #1
    5d52:	f7fd ff9d 	bl	3c90 <HW_set_8bit_reg_field>

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
    5d56:	6878      	ldr	r0, [r7, #4]
    5d58:	f7ff fc98 	bl	568c <enable_slave_if_required>
    5d5c:	e005      	b.n	5d6a <I2C_isr+0x6ae>
            }
            else
            {
                I2C_disable_irq( this_i2c );
    5d5e:	6878      	ldr	r0, [r7, #4]
    5d60:	f000 fa7a 	bl	6258 <I2C_disable_irq>
                clear_irq = 0u;
    5d64:	f04f 0300 	mov.w	r3, #0
    5d68:	73bb      	strb	r3, [r7, #14]
            }
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    5d6a:	687b      	ldr	r3, [r7, #4]
    5d6c:	f04f 0200 	mov.w	r2, #0
    5d70:	731a      	strb	r2, [r3, #12]
            this_i2c->master_status = I2C_SUCCESS;
    5d72:	687b      	ldr	r3, [r7, #4]
    5d74:	f04f 0200 	mov.w	r2, #0
    5d78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            break;
    5d7c:	e1cd      	b.n	611a <I2C_isr+0xa5e>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u);
    5d7e:	687b      	ldr	r3, [r7, #4]
    5d80:	681b      	ldr	r3, [r3, #0]
    5d82:	4618      	mov	r0, r3
    5d84:	f04f 0102 	mov.w	r1, #2
    5d88:	f04f 0204 	mov.w	r2, #4
    5d8c:	f04f 0301 	mov.w	r3, #1
    5d90:	f7fd ff7e 	bl	3c90 <HW_set_8bit_reg_field>

            this_i2c->transaction = NO_TRANSACTION;
    5d94:	687b      	ldr	r3, [r7, #4]
    5d96:	f04f 0200 	mov.w	r2, #0
    5d9a:	731a      	strb	r2, [r3, #12]
            this_i2c->slave_status = I2C_SUCCESS;
    5d9c:	687b      	ldr	r3, [r7, #4]
    5d9e:	f04f 0200 	mov.w	r2, #0
    5da2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    5da6:	687b      	ldr	r3, [r7, #4]
    5da8:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
    5dac:	2b00      	cmp	r3, #0
    5dae:	f000 81af 	beq.w	6110 <I2C_isr+0xa54>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    5db2:	687b      	ldr	r3, [r7, #4]
    5db4:	681b      	ldr	r3, [r3, #0]
    5db6:	4618      	mov	r0, r3
    5db8:	f04f 0105 	mov.w	r1, #5
    5dbc:	f04f 0220 	mov.w	r2, #32
    5dc0:	f04f 0301 	mov.w	r3, #1
    5dc4:	f7fd ff64 	bl	3c90 <HW_set_8bit_reg_field>
            }
            break;
    5dc8:	e1a7      	b.n	611a <I2C_isr+0xa5e>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
    5dca:	687b      	ldr	r3, [r7, #4]
    5dcc:	f04f 0201 	mov.w	r2, #1
    5dd0:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */
            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
    5dd4:	687b      	ldr	r3, [r7, #4]
    5dd6:	f04f 0204 	mov.w	r2, #4
    5dda:	731a      	strb	r2, [r3, #12]
            this_i2c->slave_rx_idx = 0u;
    5ddc:	687b      	ldr	r3, [r7, #4]
    5dde:	f04f 0200 	mov.w	r2, #0
    5de2:	651a      	str	r2, [r3, #80]	; 0x50
            this_i2c->random_read_addr = 0u;
    5de4:	687b      	ldr	r3, [r7, #4]
    5de6:	f04f 0200 	mov.w	r2, #0
    5dea:	611a      	str	r2, [r3, #16]
            /*
             * If Start Bit is set clear it, but store that information since it is because of
             * pending transaction
             */
            if(HAL_get_8bit_reg_field(this_i2c->base_address, STA))
    5dec:	687b      	ldr	r3, [r7, #4]
    5dee:	681b      	ldr	r3, [r3, #0]
    5df0:	4618      	mov	r0, r3
    5df2:	f04f 0105 	mov.w	r1, #5
    5df6:	f04f 0220 	mov.w	r2, #32
    5dfa:	f7fd ff57 	bl	3cac <HW_get_8bit_reg_field>
    5dfe:	4603      	mov	r3, r0
    5e00:	2b00      	cmp	r3, #0
    5e02:	d00f      	beq.n	5e24 <I2C_isr+0x768>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x00u);
    5e04:	687b      	ldr	r3, [r7, #4]
    5e06:	681b      	ldr	r3, [r3, #0]
    5e08:	4618      	mov	r0, r3
    5e0a:	f04f 0105 	mov.w	r1, #5
    5e0e:	f04f 0220 	mov.w	r2, #32
    5e12:	f04f 0300 	mov.w	r3, #0
    5e16:	f7fd ff3b 	bl	3c90 <HW_set_8bit_reg_field>
                this_i2c->is_transaction_pending = 1u;
    5e1a:	687b      	ldr	r3, [r7, #4]
    5e1c:	f04f 0201 	mov.w	r2, #1
    5e20:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
            }
            this_i2c->slave_status = I2C_IN_PROGRESS;
    5e24:	687b      	ldr	r3, [r7, #4]
    5e26:	f04f 0201 	mov.w	r2, #1
    5e2a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
#ifdef INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
    5e2e:	e174      	b.n	611a <I2C_isr+0xa5e>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    5e30:	687b      	ldr	r3, [r7, #4]
    5e32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    5e34:	2b00      	cmp	r3, #0
    5e36:	d021      	beq.n	5e7c <I2C_isr+0x7c0>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
    5e38:	687b      	ldr	r3, [r7, #4]
    5e3a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    5e3c:	687b      	ldr	r3, [r7, #4]
    5e3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    5e40:	429a      	cmp	r2, r3
    5e42:	d21b      	bcs.n	5e7c <I2C_isr+0x7c0>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = HAL_get_8bit_reg(this_i2c->base_address, DATA);
    5e44:	687b      	ldr	r3, [r7, #4]
    5e46:	681b      	ldr	r3, [r3, #0]
    5e48:	f103 0308 	add.w	r3, r3, #8
    5e4c:	4618      	mov	r0, r3
    5e4e:	f7fd ff1d 	bl	3c8c <HW_get_8bit_reg>
    5e52:	4603      	mov	r3, r0
    5e54:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
    5e56:	687b      	ldr	r3, [r7, #4]
    5e58:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    5e5a:	687b      	ldr	r3, [r7, #4]
    5e5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    5e5e:	441a      	add	r2, r3
    5e60:	7b39      	ldrb	r1, [r7, #12]
    5e62:	7011      	strb	r1, [r2, #0]
    5e64:	f103 0201 	add.w	r2, r3, #1
    5e68:	687b      	ldr	r3, [r7, #4]
    5e6a:	651a      	str	r2, [r3, #80]	; 0x50
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
    5e6c:	687b      	ldr	r3, [r7, #4]
    5e6e:	691b      	ldr	r3, [r3, #16]
    5e70:	ea4f 2203 	mov.w	r2, r3, lsl #8
    5e74:	7b3b      	ldrb	r3, [r7, #12]
    5e76:	441a      	add	r2, r3
    5e78:	687b      	ldr	r3, [r7, #4]
    5e7a:	611a      	str	r2, [r3, #16]
#ifdef INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if(this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
    5e7c:	687b      	ldr	r3, [r7, #4]
    5e7e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    5e80:	687b      	ldr	r3, [r7, #4]
    5e82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    5e84:	429a      	cmp	r2, r3
    5e86:	f0c0 8145 	bcc.w	6114 <I2C_isr+0xa58>
            {
                /* Rx buffer is full. NACK next received byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
    5e8a:	687b      	ldr	r3, [r7, #4]
    5e8c:	681b      	ldr	r3, [r3, #0]
    5e8e:	4618      	mov	r0, r3
    5e90:	f04f 0102 	mov.w	r1, #2
    5e94:	f04f 0204 	mov.w	r2, #4
    5e98:	f04f 0300 	mov.w	r3, #0
    5e9c:	f7fd fef8 	bl	3c90 <HW_set_8bit_reg_field>
            }
            break;
    5ea0:	e13b      	b.n	611a <I2C_isr+0xa5e>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
    5ea2:	687b      	ldr	r3, [r7, #4]
    5ea4:	7b1b      	ldrb	r3, [r3, #12]
    5ea6:	2b04      	cmp	r3, #4
    5ea8:	d13c      	bne.n	5f24 <I2C_isr+0x868>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
    5eaa:	687b      	ldr	r3, [r7, #4]
    5eac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    5eae:	687b      	ldr	r3, [r7, #4]
    5eb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    5eb2:	429a      	cmp	r2, r3
    5eb4:	d103      	bne.n	5ebe <I2C_isr+0x802>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
    5eb6:	687b      	ldr	r3, [r7, #4]
    5eb8:	691a      	ldr	r2, [r3, #16]
    5eba:	687b      	ldr	r3, [r7, #4]
    5ebc:	645a      	str	r2, [r3, #68]	; 0x44
                }
                /* Call the slave's write transaction handler if it exists. */
                if ( this_i2c->slave_write_handler != 0u )
    5ebe:	687b      	ldr	r3, [r7, #4]
    5ec0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    5ec2:	2b00      	cmp	r3, #0
    5ec4:	d022      	beq.n	5f0c <I2C_isr+0x850>
                {
                    i2c_slave_handler_ret_t h_ret;
                    h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
    5ec6:	687b      	ldr	r3, [r7, #4]
    5ec8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    5eca:	687a      	ldr	r2, [r7, #4]
    5ecc:	6c91      	ldr	r1, [r2, #72]	; 0x48
    5ece:	687a      	ldr	r2, [r7, #4]
    5ed0:	6d12      	ldr	r2, [r2, #80]	; 0x50
    5ed2:	b292      	uxth	r2, r2
    5ed4:	6878      	ldr	r0, [r7, #4]
    5ed6:	4798      	blx	r3
    5ed8:	4603      	mov	r3, r0
    5eda:	73fb      	strb	r3, [r7, #15]
                    if ( I2C_REENABLE_SLAVE_RX == h_ret )
    5edc:	7bfb      	ldrb	r3, [r7, #15]
    5ede:	2b00      	cmp	r3, #0
    5ee0:	d103      	bne.n	5eea <I2C_isr+0x82e>
                    {
                        /* There is a small risk that the write handler could
                         * call I2C_disable_slave() but return
                         * I2C_REENABLE_SLAVE_RX in error so we only enable
                         * ACKs if still in slave mode. */
                         enable_slave_if_required(this_i2c);
    5ee2:	6878      	ldr	r0, [r7, #4]
    5ee4:	f7ff fbd2 	bl	568c <enable_slave_if_required>
                    }
                }
                else
                {
                    /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                    HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x01u );
    5ee8:	e023      	b.n	5f32 <I2C_isr+0x876>
                         * ACKs if still in slave mode. */
                         enable_slave_if_required(this_i2c);
                    }
                    else
                    {
                        HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x0u );
    5eea:	687b      	ldr	r3, [r7, #4]
    5eec:	681b      	ldr	r3, [r3, #0]
    5eee:	4618      	mov	r0, r3
    5ef0:	f04f 0102 	mov.w	r1, #2
    5ef4:	f04f 0204 	mov.w	r2, #4
    5ef8:	f04f 0300 	mov.w	r3, #0
    5efc:	f7fd fec8 	bl	3c90 <HW_set_8bit_reg_field>
                        /* Clear slave mode flag as well otherwise in mixed
                         * master/slave applications, the AA bit will get set by
                         * subsequent master operations. */
                        this_i2c->is_slave_enabled = 0u;
    5f00:	687b      	ldr	r3, [r7, #4]
    5f02:	f04f 0200 	mov.w	r2, #0
    5f06:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
                    }
                }
                else
                {
                    /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                    HAL_set_8bit_reg_field( this_i2c->base_address, AA, 0x01u );
    5f0a:	e012      	b.n	5f32 <I2C_isr+0x876>
    5f0c:	687b      	ldr	r3, [r7, #4]
    5f0e:	681b      	ldr	r3, [r3, #0]
    5f10:	4618      	mov	r0, r3
    5f12:	f04f 0102 	mov.w	r1, #2
    5f16:	f04f 0204 	mov.w	r2, #4
    5f1a:	f04f 0301 	mov.w	r3, #1
    5f1e:	f7fd feb7 	bl	3c90 <HW_set_8bit_reg_field>
    5f22:	e006      	b.n	5f32 <I2C_isr+0x876>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
    5f24:	687b      	ldr	r3, [r7, #4]
    5f26:	f04f 0200 	mov.w	r2, #0
    5f2a:	645a      	str	r2, [r3, #68]	; 0x44
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
    5f2c:	6878      	ldr	r0, [r7, #4]
    5f2e:	f7ff fbad 	bl	568c <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = I2C_SUCCESS;
    5f32:	687b      	ldr	r3, [r7, #4]
    5f34:	f04f 0200 	mov.w	r2, #0
    5f38:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    5f3c:	687b      	ldr	r3, [r7, #4]
    5f3e:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
    5f42:	2b00      	cmp	r3, #0
    5f44:	d00a      	beq.n	5f5c <I2C_isr+0x8a0>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    5f46:	687b      	ldr	r3, [r7, #4]
    5f48:	681b      	ldr	r3, [r3, #0]
    5f4a:	4618      	mov	r0, r3
    5f4c:	f04f 0105 	mov.w	r1, #5
    5f50:	f04f 0220 	mov.w	r2, #32
    5f54:	f04f 0301 	mov.w	r3, #1
    5f58:	f7fd fe9a 	bl	3c90 <HW_set_8bit_reg_field>

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    5f5c:	687b      	ldr	r3, [r7, #4]
    5f5e:	f04f 0200 	mov.w	r2, #0
    5f62:	731a      	strb	r2, [r3, #12]

            break;
    5f64:	e0d9      	b.n	611a <I2C_isr+0xa5e>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    5f66:	687b      	ldr	r3, [r7, #4]
    5f68:	f04f 0200 	mov.w	r2, #0
    5f6c:	731a      	strb	r2, [r3, #12]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    5f6e:	687b      	ldr	r3, [r7, #4]
    5f70:	f04f 0200 	mov.w	r2, #0
    5f74:	645a      	str	r2, [r3, #68]	; 0x44
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(I2C_IN_PROGRESS == this_i2c->slave_status)
    5f76:	687b      	ldr	r3, [r7, #4]
    5f78:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    5f7c:	b2db      	uxtb	r3, r3
    5f7e:	2b01      	cmp	r3, #1
    5f80:	d104      	bne.n	5f8c <I2C_isr+0x8d0>
            {
                this_i2c->slave_status = I2C_FAILED;
    5f82:	687b      	ldr	r3, [r7, #4]
    5f84:	f04f 0202 	mov.w	r2, #2
    5f88:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
    5f8c:	6878      	ldr	r0, [r7, #4]
    5f8e:	f7ff fb7d 	bl	568c <enable_slave_if_required>

            break;
    5f92:	e0c2      	b.n	611a <I2C_isr+0xa5e>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:       /* Arbitration lost, and: */
        case ST_RACK:           /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
    5f94:	7afb      	ldrb	r3, [r7, #11]
    5f96:	b2db      	uxtb	r3, r3
    5f98:	2ba8      	cmp	r3, #168	; 0xa8
    5f9a:	d128      	bne.n	5fee <I2C_isr+0x932>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
    5f9c:	687b      	ldr	r3, [r7, #4]
    5f9e:	f04f 0205 	mov.w	r2, #5
    5fa2:	731a      	strb	r2, [r3, #12]
                this_i2c->random_read_addr = 0u;
    5fa4:	687b      	ldr	r3, [r7, #4]
    5fa6:	f04f 0200 	mov.w	r2, #0
    5faa:	611a      	str	r2, [r3, #16]
                this_i2c->slave_status = I2C_IN_PROGRESS;
    5fac:	687b      	ldr	r3, [r7, #4]
    5fae:	f04f 0201 	mov.w	r2, #1
    5fb2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
                /* If Start Bit is set clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(HAL_get_8bit_reg_field(this_i2c->base_address, STA))
    5fb6:	687b      	ldr	r3, [r7, #4]
    5fb8:	681b      	ldr	r3, [r3, #0]
    5fba:	4618      	mov	r0, r3
    5fbc:	f04f 0105 	mov.w	r1, #5
    5fc0:	f04f 0220 	mov.w	r2, #32
    5fc4:	f7fd fe72 	bl	3cac <HW_get_8bit_reg_field>
    5fc8:	4603      	mov	r3, r0
    5fca:	2b00      	cmp	r3, #0
    5fcc:	d00f      	beq.n	5fee <I2C_isr+0x932>
                {
                    HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x00u);
    5fce:	687b      	ldr	r3, [r7, #4]
    5fd0:	681b      	ldr	r3, [r3, #0]
    5fd2:	4618      	mov	r0, r3
    5fd4:	f04f 0105 	mov.w	r1, #5
    5fd8:	f04f 0220 	mov.w	r2, #32
    5fdc:	f04f 0300 	mov.w	r3, #0
    5fe0:	f7fd fe56 	bl	3c90 <HW_set_8bit_reg_field>
                    this_i2c->is_transaction_pending = 1u;
    5fe4:	687b      	ldr	r3, [r7, #4]
    5fe6:	f04f 0201 	mov.w	r2, #1
    5fea:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
                 }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
    5fee:	687b      	ldr	r3, [r7, #4]
    5ff0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    5ff2:	687b      	ldr	r3, [r7, #4]
    5ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    5ff6:	429a      	cmp	r2, r3
    5ff8:	d309      	bcc.n	600e <I2C_isr+0x952>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                HAL_set_8bit_reg(this_i2c->base_address, DATA, 0xFFu);
    5ffa:	687b      	ldr	r3, [r7, #4]
    5ffc:	681b      	ldr	r3, [r3, #0]
    5ffe:	f103 0308 	add.w	r3, r3, #8
    6002:	4618      	mov	r0, r3
    6004:	f04f 01ff 	mov.w	r1, #255	; 0xff
    6008:	f7fd fe3e 	bl	3c88 <HW_set_8bit_reg>
    600c:	e011      	b.n	6032 <I2C_isr+0x976>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                HAL_set_8bit_reg(this_i2c->base_address, DATA, (uint_fast8_t)this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++]);
    600e:	687b      	ldr	r3, [r7, #4]
    6010:	681b      	ldr	r3, [r3, #0]
    6012:	f103 0108 	add.w	r1, r3, #8
    6016:	687b      	ldr	r3, [r7, #4]
    6018:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    601a:	687b      	ldr	r3, [r7, #4]
    601c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    601e:	441a      	add	r2, r3
    6020:	7812      	ldrb	r2, [r2, #0]
    6022:	f103 0001 	add.w	r0, r3, #1
    6026:	687b      	ldr	r3, [r7, #4]
    6028:	6458      	str	r0, [r3, #68]	; 0x44
    602a:	4608      	mov	r0, r1
    602c:	4611      	mov	r1, r2
    602e:	f7fd fe2b 	bl	3c88 <HW_set_8bit_reg>
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
    6032:	687b      	ldr	r3, [r7, #4]
    6034:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    6036:	687b      	ldr	r3, [r7, #4]
    6038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    603a:	429a      	cmp	r2, r3
    603c:	d36c      	bcc.n	6118 <I2C_isr+0xa5c>
            {
                 HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
    603e:	687b      	ldr	r3, [r7, #4]
    6040:	681b      	ldr	r3, [r3, #0]
    6042:	4618      	mov	r0, r3
    6044:	f04f 0102 	mov.w	r1, #2
    6048:	f04f 0204 	mov.w	r2, #4
    604c:	f04f 0300 	mov.w	r3, #0
    6050:	f7fd fe1e 	bl	3c90 <HW_set_8bit_reg_field>
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
    6054:	687b      	ldr	r3, [r7, #4]
    6056:	f04f 0200 	mov.w	r2, #0
    605a:	645a      	str	r2, [r3, #68]	; 0x44
            }
            break;
    605c:	e05d      	b.n	611a <I2C_isr+0xa5e>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
    605e:	687b      	ldr	r3, [r7, #4]
    6060:	f04f 0200 	mov.w	r2, #0
    6064:	645a      	str	r2, [r3, #68]	; 0x44
            HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x01u); 
    6066:	687b      	ldr	r3, [r7, #4]
    6068:	681b      	ldr	r3, [r3, #0]
    606a:	4618      	mov	r0, r3
    606c:	f04f 0102 	mov.w	r1, #2
    6070:	f04f 0204 	mov.w	r2, #4
    6074:	f04f 0301 	mov.w	r3, #1
    6078:	f7fd fe0a 	bl	3c90 <HW_set_8bit_reg_field>

            /*  Mark previous state as complete */
            this_i2c->slave_status = I2C_SUCCESS;
    607c:	687b      	ldr	r3, [r7, #4]
    607e:	f04f 0200 	mov.w	r2, #0
    6082:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    6086:	687b      	ldr	r3, [r7, #4]
    6088:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
    608c:	2b00      	cmp	r3, #0
    608e:	d00a      	beq.n	60a6 <I2C_isr+0x9ea>
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
    6090:	687b      	ldr	r3, [r7, #4]
    6092:	681b      	ldr	r3, [r3, #0]
    6094:	4618      	mov	r0, r3
    6096:	f04f 0105 	mov.w	r1, #5
    609a:	f04f 0220 	mov.w	r2, #32
    609e:	f04f 0301 	mov.w	r3, #1
    60a2:	f7fd fdf5 	bl	3c90 <HW_set_8bit_reg_field>
            }
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    60a6:	687b      	ldr	r3, [r7, #4]
    60a8:	f04f 0200 	mov.w	r2, #0
    60ac:	731a      	strb	r2, [r3, #12]

            break;
    60ae:	e034      	b.n	611a <I2C_isr+0xa5e>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x00u);
    60b0:	687b      	ldr	r3, [r7, #4]
    60b2:	681b      	ldr	r3, [r3, #0]
    60b4:	4618      	mov	r0, r3
    60b6:	f04f 0105 	mov.w	r1, #5
    60ba:	f04f 0220 	mov.w	r2, #32
    60be:	f04f 0300 	mov.w	r3, #0
    60c2:	f7fd fde5 	bl	3c90 <HW_set_8bit_reg_field>
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    60c6:	687b      	ldr	r3, [r7, #4]
    60c8:	f04f 0200 	mov.w	r2, #0
    60cc:	731a      	strb	r2, [r3, #12]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    60ce:	687b      	ldr	r3, [r7, #4]
    60d0:	f04f 0200 	mov.w	r2, #0
    60d4:	645a      	str	r2, [r3, #68]	; 0x44
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(I2C_IN_PROGRESS == this_i2c->master_status)
    60d6:	687b      	ldr	r3, [r7, #4]
    60d8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
    60dc:	b2db      	uxtb	r3, r3
    60de:	2b01      	cmp	r3, #1
    60e0:	d104      	bne.n	60ec <I2C_isr+0xa30>
            {
                this_i2c->master_status = I2C_FAILED;
    60e2:	687b      	ldr	r3, [r7, #4]
    60e4:	f04f 0202 	mov.w	r2, #2
    60e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            }

            if(I2C_IN_PROGRESS == this_i2c->slave_status)
    60ec:	687b      	ldr	r3, [r7, #4]
    60ee:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
    60f2:	b2db      	uxtb	r3, r3
    60f4:	2b01      	cmp	r3, #1
    60f6:	d110      	bne.n	611a <I2C_isr+0xa5e>
            {
                this_i2c->slave_status = I2C_FAILED;
    60f8:	687b      	ldr	r3, [r7, #4]
    60fa:	f04f 0202 	mov.w	r2, #2
    60fe:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    6102:	e00a      	b.n	611a <I2C_isr+0xa5e>
              HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
              break;

        case ST_STOP_TRANSMIT:
             /* Stop has been transmitted. Do nothing */
              break;
    6104:	bf00      	nop
    6106:	e008      	b.n	611a <I2C_isr+0xa5e>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
    6108:	bf00      	nop
    610a:	e006      	b.n	611a <I2C_isr+0xa5e>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u);
            }
            break;
    610c:	bf00      	nop
    610e:	e004      	b.n	611a <I2C_isr+0xa5e>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                HAL_set_8bit_reg_field(this_i2c->base_address, STA, 0x01u);
            }
            break;
    6110:	bf00      	nop
    6112:	e002      	b.n	611a <I2C_isr+0xa5e>
            if(this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                /* Rx buffer is full. NACK next received byte. */
                HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
            }
            break;
    6114:	bf00      	nop
    6116:	e000      	b.n	611a <I2C_isr+0xa5e>
                 HAL_set_8bit_reg_field(this_i2c->base_address, AA, 0x00u); 
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
    6118:	bf00      	nop
            }

            break;
    }
    
    if ( clear_irq )
    611a:	7bbb      	ldrb	r3, [r7, #14]
    611c:	2b00      	cmp	r3, #0
    611e:	d00a      	beq.n	6136 <I2C_isr+0xa7a>
    {
        /* clear interrupt. */
        HAL_set_8bit_reg_field(this_i2c->base_address, SI, 0x00u);
    6120:	687b      	ldr	r3, [r7, #4]
    6122:	681b      	ldr	r3, [r3, #0]
    6124:	4618      	mov	r0, r3
    6126:	f04f 0103 	mov.w	r1, #3
    612a:	f04f 0208 	mov.w	r2, #8
    612e:	f04f 0300 	mov.w	r3, #0
    6132:	f7fd fdad 	bl	3c90 <HW_set_8bit_reg_field>
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = HAL_get_8bit_reg( this_i2c->base_address, STATUS);
    6136:	687b      	ldr	r3, [r7, #4]
    6138:	681b      	ldr	r3, [r3, #0]
    613a:	f103 0304 	add.w	r3, r3, #4
    613e:	4618      	mov	r0, r3
    6140:	f7fd fda4 	bl	3c8c <HW_get_8bit_reg>
    6144:	4603      	mov	r3, r0
    6146:	72fb      	strb	r3, [r7, #11]
}
    6148:	f107 0710 	add.w	r7, r7, #16
    614c:	46bd      	mov	sp, r7
    614e:	bdb0      	pop	{r4, r5, r7, pc}

00006150 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    6150:	b480      	push	{r7}
    6152:	b083      	sub	sp, #12
    6154:	af00      	add	r7, sp, #0
    6156:	4603      	mov	r3, r0
    6158:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    615a:	f24e 1300 	movw	r3, #57600	; 0xe100
    615e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    6162:	f997 2007 	ldrsb.w	r2, [r7, #7]
    6166:	ea4f 1252 	mov.w	r2, r2, lsr #5
    616a:	79f9      	ldrb	r1, [r7, #7]
    616c:	f001 011f 	and.w	r1, r1, #31
    6170:	f04f 0001 	mov.w	r0, #1
    6174:	fa00 f101 	lsl.w	r1, r0, r1
    6178:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    617c:	f107 070c 	add.w	r7, r7, #12
    6180:	46bd      	mov	sp, r7
    6182:	bc80      	pop	{r7}
    6184:	4770      	bx	lr
    6186:	bf00      	nop

00006188 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    6188:	b480      	push	{r7}
    618a:	b083      	sub	sp, #12
    618c:	af00      	add	r7, sp, #0
    618e:	4603      	mov	r3, r0
    6190:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    6192:	f24e 1300 	movw	r3, #57600	; 0xe100
    6196:	f2ce 0300 	movt	r3, #57344	; 0xe000
    619a:	f997 2007 	ldrsb.w	r2, [r7, #7]
    619e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    61a2:	79f9      	ldrb	r1, [r7, #7]
    61a4:	f001 011f 	and.w	r1, r1, #31
    61a8:	f04f 0001 	mov.w	r0, #1
    61ac:	fa00 f101 	lsl.w	r1, r0, r1
    61b0:	f102 0220 	add.w	r2, r2, #32
    61b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    61b8:	f107 070c 	add.w	r7, r7, #12
    61bc:	46bd      	mov	sp, r7
    61be:	bc80      	pop	{r7}
    61c0:	4770      	bx	lr
    61c2:	bf00      	nop

000061c4 <I2C_enable_irq>:
/*------------------------------------------------------------------------------
 * This function must be modified to enable interrupts generated from the
 * CoreI2C instance identified as parameter.
 */
void I2C_enable_irq( i2c_instance_t * this_i2c )
{
    61c4:	b580      	push	{r7, lr}
    61c6:	b082      	sub	sp, #8
    61c8:	af00      	add	r7, sp, #0
    61ca:	6078      	str	r0, [r7, #4]
    //HAL_ASSERT(0)
	if(this_i2c == &g_core_i2c0)
    61cc:	687a      	ldr	r2, [r7, #4]
    61ce:	f240 03d4 	movw	r3, #212	; 0xd4
    61d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    61d6:	429a      	cmp	r2, r3
    61d8:	d103      	bne.n	61e2 <I2C_enable_irq+0x1e>
	{
		NVIC_EnableIRQ( FabricIrq0_IRQn );
    61da:	f04f 0022 	mov.w	r0, #34	; 0x22
    61de:	f7ff ffb7 	bl	6150 <NVIC_EnableIRQ>
	}

	if(this_i2c == &g_core_i2c1)
    61e2:	687a      	ldr	r2, [r7, #4]
    61e4:	f240 1340 	movw	r3, #320	; 0x140
    61e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    61ec:	429a      	cmp	r2, r3
    61ee:	d103      	bne.n	61f8 <I2C_enable_irq+0x34>
	{
		NVIC_EnableIRQ( FabricIrq1_IRQn );
    61f0:	f04f 0023 	mov.w	r0, #35	; 0x23
    61f4:	f7ff ffac 	bl	6150 <NVIC_EnableIRQ>
	}
	if(this_i2c == &counter_i2c)
    61f8:	687a      	ldr	r2, [r7, #4]
    61fa:	f640 43e8 	movw	r3, #3304	; 0xce8
    61fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6202:	429a      	cmp	r2, r3
    6204:	d103      	bne.n	620e <I2C_enable_irq+0x4a>
	{
		NVIC_EnableIRQ( FabricIrq2_IRQn );
    6206:	f04f 0024 	mov.w	r0, #36	; 0x24
    620a:	f7ff ffa1 	bl	6150 <NVIC_EnableIRQ>
	}
	if(this_i2c == &g_core_i2c3)
    620e:	687a      	ldr	r2, [r7, #4]
    6210:	f240 2364 	movw	r3, #612	; 0x264
    6214:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6218:	429a      	cmp	r2, r3
    621a:	d103      	bne.n	6224 <I2C_enable_irq+0x60>
	{
		NVIC_EnableIRQ( FabricIrq3_IRQn );
    621c:	f04f 0025 	mov.w	r0, #37	; 0x25
    6220:	f7ff ff96 	bl	6150 <NVIC_EnableIRQ>
	}
	if(this_i2c == &g_core_i2c4)
    6224:	687a      	ldr	r2, [r7, #4]
    6226:	f640 5364 	movw	r3, #3428	; 0xd64
    622a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    622e:	429a      	cmp	r2, r3
    6230:	d103      	bne.n	623a <I2C_enable_irq+0x76>
	{
		NVIC_EnableIRQ( FabricIrq4_IRQn );
    6232:	f04f 0026 	mov.w	r0, #38	; 0x26
    6236:	f7ff ff8b 	bl	6150 <NVIC_EnableIRQ>
	}
	if(this_i2c == &g_core_i2c5)
    623a:	687a      	ldr	r2, [r7, #4]
    623c:	f240 13f8 	movw	r3, #504	; 0x1f8
    6240:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6244:	429a      	cmp	r2, r3
    6246:	d103      	bne.n	6250 <I2C_enable_irq+0x8c>
	{
		NVIC_EnableIRQ( FabricIrq5_IRQn );
    6248:	f04f 0027 	mov.w	r0, #39	; 0x27
    624c:	f7ff ff80 	bl	6150 <NVIC_EnableIRQ>
	}
}
    6250:	f107 0708 	add.w	r7, r7, #8
    6254:	46bd      	mov	sp, r7
    6256:	bd80      	pop	{r7, pc}

00006258 <I2C_disable_irq>:
/*------------------------------------------------------------------------------
 * This function must be modified to disable interrupts generated from the
 * CoreI2C instance identified as parameter.
 */
void I2C_disable_irq( i2c_instance_t * this_i2c )
{
    6258:	b580      	push	{r7, lr}
    625a:	b082      	sub	sp, #8
    625c:	af00      	add	r7, sp, #0
    625e:	6078      	str	r0, [r7, #4]
    //HAL_ASSERT(0)
	if(this_i2c == &g_core_i2c0)
    6260:	687a      	ldr	r2, [r7, #4]
    6262:	f240 03d4 	movw	r3, #212	; 0xd4
    6266:	f2c2 0300 	movt	r3, #8192	; 0x2000
    626a:	429a      	cmp	r2, r3
    626c:	d103      	bne.n	6276 <I2C_disable_irq+0x1e>
	{
		NVIC_DisableIRQ( FabricIrq0_IRQn );
    626e:	f04f 0022 	mov.w	r0, #34	; 0x22
    6272:	f7ff ff89 	bl	6188 <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c1)
    6276:	687a      	ldr	r2, [r7, #4]
    6278:	f240 1340 	movw	r3, #320	; 0x140
    627c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6280:	429a      	cmp	r2, r3
    6282:	d103      	bne.n	628c <I2C_disable_irq+0x34>
	{
		NVIC_DisableIRQ( FabricIrq1_IRQn );
    6284:	f04f 0023 	mov.w	r0, #35	; 0x23
    6288:	f7ff ff7e 	bl	6188 <NVIC_DisableIRQ>
	}

	if(this_i2c == &counter_i2c)
    628c:	687a      	ldr	r2, [r7, #4]
    628e:	f640 43e8 	movw	r3, #3304	; 0xce8
    6292:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6296:	429a      	cmp	r2, r3
    6298:	d103      	bne.n	62a2 <I2C_disable_irq+0x4a>
	{
		NVIC_DisableIRQ( FabricIrq2_IRQn );
    629a:	f04f 0024 	mov.w	r0, #36	; 0x24
    629e:	f7ff ff73 	bl	6188 <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c3)
    62a2:	687a      	ldr	r2, [r7, #4]
    62a4:	f240 2364 	movw	r3, #612	; 0x264
    62a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62ac:	429a      	cmp	r2, r3
    62ae:	d103      	bne.n	62b8 <I2C_disable_irq+0x60>
	{
		NVIC_DisableIRQ( FabricIrq3_IRQn );
    62b0:	f04f 0025 	mov.w	r0, #37	; 0x25
    62b4:	f7ff ff68 	bl	6188 <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c4)
    62b8:	687a      	ldr	r2, [r7, #4]
    62ba:	f640 5364 	movw	r3, #3428	; 0xd64
    62be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62c2:	429a      	cmp	r2, r3
    62c4:	d103      	bne.n	62ce <I2C_disable_irq+0x76>
	{
		NVIC_DisableIRQ( FabricIrq4_IRQn );
    62c6:	f04f 0026 	mov.w	r0, #38	; 0x26
    62ca:	f7ff ff5d 	bl	6188 <NVIC_DisableIRQ>
	}

	if(this_i2c == &g_core_i2c5)
    62ce:	687a      	ldr	r2, [r7, #4]
    62d0:	f240 13f8 	movw	r3, #504	; 0x1f8
    62d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62d8:	429a      	cmp	r2, r3
    62da:	d103      	bne.n	62e4 <I2C_disable_irq+0x8c>
	{
		NVIC_DisableIRQ( FabricIrq5_IRQn );
    62dc:	f04f 0027 	mov.w	r0, #39	; 0x27
    62e0:	f7ff ff52 	bl	6188 <NVIC_DisableIRQ>
	}
}
    62e4:	f107 0708 	add.w	r7, r7, #8
    62e8:	46bd      	mov	sp, r7
    62ea:	bd80      	pop	{r7, pc}

000062ec <SystemInit>:

/***************************************************************************//**
 * See system_m2sxxx.h for details.
 */
void SystemInit(void)
{
    62ec:	b580      	push	{r7, lr}
    62ee:	af00      	add	r7, sp, #0
     */
#if (MSS_SYS_FACC_INIT_BY_CORTEX == 1)
    complete_clock_config();
#endif

    silicon_workarounds();
    62f0:	f000 f838 	bl	6364 <silicon_workarounds>
    /*--------------------------------------------------------------------------
     * Set STKALIGN to ensure exception stacking starts on 8 bytes address
     * boundary. This ensures compliance with the "Procedure Call Standards for
     * the ARM Architecture" (AAPCS).
     */
    SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    62f4:	f64e 5300 	movw	r3, #60672	; 0xed00
    62f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
    62fc:	f64e 5200 	movw	r2, #60672	; 0xed00
    6300:	f2ce 0200 	movt	r2, #57344	; 0xe000
    6304:	6952      	ldr	r2, [r2, #20]
    6306:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    630a:	615a      	str	r2, [r3, #20]
#endif

    /*--------------------------------------------------------------------------
     * Call user defined configuration function.
     */
    mscc_post_hw_cfg_init();
    630c:	f7fa f892 	bl	434 <mscc_post_hw_cfg_init>
    do
    {
        init_done = CORE_SF2_CFG->INIT_DONE & INIT_DONE_MASK;
    } while (0u == init_done);
#endif
}
    6310:	bd80      	pop	{r7, pc}
    6312:	bf00      	nop

00006314 <get_silicon_revision>:

/*------------------------------------------------------------------------------
  Retrieve silicon revision from system registers.
 */
static uint32_t get_silicon_revision(void)
{
    6314:	b480      	push	{r7}
    6316:	b083      	sub	sp, #12
    6318:	af00      	add	r7, sp, #0
    uint32_t silicon_revision;
    uint32_t device_version;

    device_version = SYSREG->DEVICE_VERSION;
    631a:	f248 0300 	movw	r3, #32768	; 0x8000
    631e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6322:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
    6326:	607b      	str	r3, [r7, #4]
    switch(device_version)
    6328:	687a      	ldr	r2, [r7, #4]
    632a:	f64f 0302 	movw	r3, #63490	; 0xf802
    632e:	429a      	cmp	r2, r3
    6330:	d006      	beq.n	6340 <get_silicon_revision+0x2c>
    6332:	f64f 0302 	movw	r3, #63490	; 0xf802
    6336:	f2c0 0301 	movt	r3, #1
    633a:	429a      	cmp	r2, r3
    633c:	d004      	beq.n	6348 <get_silicon_revision+0x34>
    633e:	e007      	b.n	6350 <get_silicon_revision+0x3c>
    {
        case 0x0000F802:
            silicon_revision = M2S050_REV_A_SILICON;
    6340:	f04f 0301 	mov.w	r3, #1
    6344:	603b      	str	r3, [r7, #0]
            break;
    6346:	e006      	b.n	6356 <get_silicon_revision+0x42>

        case 0x0001F802:
            silicon_revision = M2S050_REV_B_SILICON;
    6348:	f04f 0302 	mov.w	r3, #2
    634c:	603b      	str	r3, [r7, #0]
            break;
    634e:	e002      	b.n	6356 <get_silicon_revision+0x42>

        default:
            silicon_revision = UNKNOWN_SILICON_REV;
    6350:	f04f 0300 	mov.w	r3, #0
    6354:	603b      	str	r3, [r7, #0]
            break;
    }

    return silicon_revision;
    6356:	683b      	ldr	r3, [r7, #0]
}
    6358:	4618      	mov	r0, r3
    635a:	f107 070c 	add.w	r7, r7, #12
    635e:	46bd      	mov	sp, r7
    6360:	bc80      	pop	{r7}
    6362:	4770      	bx	lr

00006364 <silicon_workarounds>:

/*------------------------------------------------------------------------------
  Workarounds for various silicon versions.
 */
static void silicon_workarounds(void)
{
    6364:	b580      	push	{r7, lr}
    6366:	b082      	sub	sp, #8
    6368:	af00      	add	r7, sp, #0
    uint32_t silicon_revision;

    silicon_revision = get_silicon_revision();
    636a:	f7ff ffd3 	bl	6314 <get_silicon_revision>
    636e:	4603      	mov	r3, r0
    6370:	607b      	str	r3, [r7, #4]

    switch(silicon_revision)
    6372:	687b      	ldr	r3, [r7, #4]
    6374:	2b01      	cmp	r3, #1
    6376:	d101      	bne.n	637c <silicon_workarounds+0x18>
    {
        case M2S050_REV_A_SILICON:
            m2s050_rev_a_workarounds();
    6378:	f000 f804 	bl	6384 <m2s050_rev_a_workarounds>
        case UNKNOWN_SILICON_REV:
            /* Fall through. */
        default:
            break;
    }
}
    637c:	f107 0708 	add.w	r7, r7, #8
    6380:	46bd      	mov	sp, r7
    6382:	bd80      	pop	{r7, pc}

00006384 <m2s050_rev_a_workarounds>:

/*------------------------------------------------------------------------------
  Silicon workarounds for M2S050 rev A.
 */
static void m2s050_rev_a_workarounds(void)
{
    6384:	b480      	push	{r7}
    6386:	af00      	add	r7, sp, #0
    /*--------------------------------------------------------------------------
     * Work around a couple of silicon issues:
     */
    /* DDR_CLK_EN <- 1 */
    SYSREG->MSSDDR_FACC1_CR |= (uint32_t)1 << DDR_CLK_EN_SHIFT;
    6388:	f248 0300 	movw	r3, #32768	; 0x8000
    638c:	f2c4 0303 	movt	r3, #16387	; 0x4003
    6390:	f248 0200 	movw	r2, #32768	; 0x8000
    6394:	f2c4 0203 	movt	r2, #16387	; 0x4003
    6398:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    639c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    63a0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    /* CONTROLLER_PLL_INIT <- 0 */
    SYSREG->MSSDDR_FACC1_CR = SYSREG->MSSDDR_FACC1_CR & ~CONTROLLER_PLL_INIT_MASK;
    63a4:	f248 0300 	movw	r3, #32768	; 0x8000
    63a8:	f2c4 0303 	movt	r3, #16387	; 0x4003
    63ac:	f248 0200 	movw	r2, #32768	; 0x8000
    63b0:	f2c4 0203 	movt	r2, #16387	; 0x4003
    63b4:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    63b8:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
    63bc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
    63c0:	46bd      	mov	sp, r7
    63c2:	bc80      	pop	{r7}
    63c4:	4770      	bx	lr
    63c6:	bf00      	nop

000063c8 <HAL_disable_interrupts>:
    63c8:	f3ef 8010 	mrs	r0, PRIMASK
    63cc:	b672      	cpsid	i
    63ce:	4770      	bx	lr

000063d0 <HAL_restore_interrupts>:
    63d0:	f380 8810 	msr	PRIMASK, r0
    63d4:	4770      	bx	lr
	...

000063d8 <ComBlk_IRQHandler>:

/*==============================================================================
 * COMBLK interrupt handler.
 */
void ComBlk_IRQHandler(void)
{
    63d8:	b580      	push	{r7, lr}
    63da:	b082      	sub	sp, #8
    63dc:	af00      	add	r7, sp, #0
    uint8_t status;
    uint8_t tx_okay;
    uint8_t rcv_okay;
    
    status = (uint8_t)COMBLK->STATUS;
    63de:	f246 0300 	movw	r3, #24576	; 0x6000
    63e2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    63e6:	685b      	ldr	r3, [r3, #4]
    63e8:	717b      	strb	r3, [r7, #5]
    
    /* Mask off interrupt that are not enabled.*/
    status &= COMBLK->INT_ENABLE;
    63ea:	f246 0300 	movw	r3, #24576	; 0x6000
    63ee:	f2c4 0301 	movt	r3, #16385	; 0x4001
    63f2:	689b      	ldr	r3, [r3, #8]
    63f4:	b2da      	uxtb	r2, r3
    63f6:	797b      	ldrb	r3, [r7, #5]
    63f8:	ea02 0303 	and.w	r3, r2, r3
    63fc:	717b      	strb	r3, [r7, #5]
    
    rcv_okay = status & RCVOKAY_MASK;
    63fe:	797b      	ldrb	r3, [r7, #5]
    6400:	f003 0302 	and.w	r3, r3, #2
    6404:	71fb      	strb	r3, [r7, #7]
    
    if(rcv_okay)
    6406:	79fb      	ldrb	r3, [r7, #7]
    6408:	2b00      	cmp	r3, #0
    640a:	d001      	beq.n	6410 <ComBlk_IRQHandler+0x38>
    {
        handle_rx_okay_irq();
    640c:	f000 f970 	bl	66f0 <handle_rx_okay_irq>
    }
        
    tx_okay = status & TXTOKAY_MASK;
    6410:	797b      	ldrb	r3, [r7, #5]
    6412:	f003 0301 	and.w	r3, r3, #1
    6416:	71bb      	strb	r3, [r7, #6]
    if(tx_okay)
    6418:	79bb      	ldrb	r3, [r7, #6]
    641a:	2b00      	cmp	r3, #0
    641c:	d001      	beq.n	6422 <ComBlk_IRQHandler+0x4a>
    {
        handle_tx_okay_irq();
    641e:	f000 f805 	bl	642c <handle_tx_okay_irq>
    }
}
    6422:	f107 0708 	add.w	r7, r7, #8
    6426:	46bd      	mov	sp, r7
    6428:	bd80      	pop	{r7, pc}
    642a:	bf00      	nop

0000642c <handle_tx_okay_irq>:

/*==============================================================================
 *
 */
static void handle_tx_okay_irq(void)
{
    642c:	b580      	push	{r7, lr}
    642e:	b084      	sub	sp, #16
    6430:	af00      	add	r7, sp, #0
    switch(g_comblk_state)
    6432:	f240 0361 	movw	r3, #97	; 0x61
    6436:	f2c2 0300 	movt	r3, #8192	; 0x2000
    643a:	781b      	ldrb	r3, [r3, #0]
    643c:	2b02      	cmp	r3, #2
    643e:	d067      	beq.n	6510 <handle_tx_okay_irq+0xe4>
    6440:	2b05      	cmp	r3, #5
    6442:	f000 80b6 	beq.w	65b2 <handle_tx_okay_irq+0x186>
    6446:	2b01      	cmp	r3, #1
    6448:	f040 8136 	bne.w	66b8 <handle_tx_okay_irq+0x28c>
        /*----------------------------------------------------------------------
         * The TX_OKAY interrupt should only be enabled for states COMBLK_TX_CMD
         * and COMBLK_TX_DATA.
         */
        case COMBLK_TX_CMD:
            if(g_comblk_cmd_size > 0u)
    644c:	f240 0344 	movw	r3, #68	; 0x44
    6450:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6454:	881b      	ldrh	r3, [r3, #0]
    6456:	b29b      	uxth	r3, r3
    6458:	2b00      	cmp	r3, #0
    645a:	d055      	beq.n	6508 <handle_tx_okay_irq+0xdc>
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_cmd, g_comblk_cmd_size);
    645c:	f240 0340 	movw	r3, #64	; 0x40
    6460:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6464:	681a      	ldr	r2, [r3, #0]
    6466:	f240 0344 	movw	r3, #68	; 0x44
    646a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    646e:	881b      	ldrh	r3, [r3, #0]
    6470:	b29b      	uxth	r3, r3
    6472:	4610      	mov	r0, r2
    6474:	4619      	mov	r1, r3
    6476:	f000 fb13 	bl	6aa0 <fill_tx_fifo>
    647a:	4603      	mov	r3, r0
    647c:	607b      	str	r3, [r7, #4]
                if(size_sent < g_comblk_cmd_size)
    647e:	f240 0344 	movw	r3, #68	; 0x44
    6482:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6486:	881b      	ldrh	r3, [r3, #0]
    6488:	b29b      	uxth	r3, r3
    648a:	461a      	mov	r2, r3
    648c:	687b      	ldr	r3, [r7, #4]
    648e:	429a      	cmp	r2, r3
    6490:	d91c      	bls.n	64cc <handle_tx_okay_irq+0xa0>
                {
                    g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
    6492:	f240 0344 	movw	r3, #68	; 0x44
    6496:	f2c2 0300 	movt	r3, #8192	; 0x2000
    649a:	881b      	ldrh	r3, [r3, #0]
    649c:	b29a      	uxth	r2, r3
    649e:	687b      	ldr	r3, [r7, #4]
    64a0:	b29b      	uxth	r3, r3
    64a2:	ebc3 0302 	rsb	r3, r3, r2
    64a6:	b29a      	uxth	r2, r3
    64a8:	f240 0344 	movw	r3, #68	; 0x44
    64ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    64b0:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
    64b2:	f240 0340 	movw	r3, #64	; 0x40
    64b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    64ba:	681a      	ldr	r2, [r3, #0]
    64bc:	687b      	ldr	r3, [r7, #4]
    64be:	441a      	add	r2, r3
    64c0:	f240 0340 	movw	r3, #64	; 0x40
    64c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    64c8:	601a      	str	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    64ca:	e10c      	b.n	66e6 <handle_tx_okay_irq+0x2ba>
                    g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
                    g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
                }
                else
                {
                    g_comblk_cmd_size = 0u;
    64cc:	f240 0344 	movw	r3, #68	; 0x44
    64d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    64d4:	f04f 0200 	mov.w	r2, #0
    64d8:	801a      	strh	r2, [r3, #0]
                    if(g_comblk_data_size > 0u)
    64da:	f240 034c 	movw	r3, #76	; 0x4c
    64de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    64e2:	681b      	ldr	r3, [r3, #0]
    64e4:	2b00      	cmp	r3, #0
    64e6:	d007      	beq.n	64f8 <handle_tx_okay_irq+0xcc>
                    {
                        g_comblk_state = COMBLK_TX_DATA;
    64e8:	f240 0361 	movw	r3, #97	; 0x61
    64ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    64f0:	f04f 0202 	mov.w	r2, #2
    64f4:	701a      	strb	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    64f6:	e0f6      	b.n	66e6 <handle_tx_okay_irq+0x2ba>
                    {
                        g_comblk_state = COMBLK_TX_DATA;
                    }
                    else
                    {
                        g_comblk_state = COMBLK_WAIT_RESPONSE;
    64f8:	f240 0361 	movw	r3, #97	; 0x61
    64fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6500:	f04f 0203 	mov.w	r2, #3
    6504:	701a      	strb	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    6506:	e0ee      	b.n	66e6 <handle_tx_okay_irq+0x2ba>
            {
                /*
                 * This is an invalid situation indicating a bug in the driver
                 * or corrupted memory.
                 */
                ASSERT(0);
    6508:	be00      	bkpt	0x0000
                abort_current_cmd();
    650a:	f000 fa99 	bl	6a40 <abort_current_cmd>
            }
        break;
    650e:	e0ea      	b.n	66e6 <handle_tx_okay_irq+0x2ba>
            
        case COMBLK_TX_DATA:
            if(g_comblk_data_size > 0u)
    6510:	f240 034c 	movw	r3, #76	; 0x4c
    6514:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6518:	681b      	ldr	r3, [r3, #0]
    651a:	2b00      	cmp	r3, #0
    651c:	d045      	beq.n	65aa <handle_tx_okay_irq+0x17e>
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
    651e:	f240 0348 	movw	r3, #72	; 0x48
    6522:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6526:	681a      	ldr	r2, [r3, #0]
    6528:	f240 034c 	movw	r3, #76	; 0x4c
    652c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6530:	681b      	ldr	r3, [r3, #0]
    6532:	4610      	mov	r0, r2
    6534:	4619      	mov	r1, r3
    6536:	f000 fab3 	bl	6aa0 <fill_tx_fifo>
    653a:	4603      	mov	r3, r0
    653c:	60bb      	str	r3, [r7, #8]
                if(size_sent < g_comblk_data_size)
    653e:	f240 034c 	movw	r3, #76	; 0x4c
    6542:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6546:	681b      	ldr	r3, [r3, #0]
    6548:	68ba      	ldr	r2, [r7, #8]
    654a:	429a      	cmp	r2, r3
    654c:	d219      	bcs.n	6582 <handle_tx_okay_irq+0x156>
                {
                    g_comblk_data_size = g_comblk_data_size - size_sent;
    654e:	f240 034c 	movw	r3, #76	; 0x4c
    6552:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6556:	681a      	ldr	r2, [r3, #0]
    6558:	68bb      	ldr	r3, [r7, #8]
    655a:	ebc3 0202 	rsb	r2, r3, r2
    655e:	f240 034c 	movw	r3, #76	; 0x4c
    6562:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6566:	601a      	str	r2, [r3, #0]
                    g_comblk_p_data = &g_comblk_p_data[size_sent];
    6568:	f240 0348 	movw	r3, #72	; 0x48
    656c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6570:	681a      	ldr	r2, [r3, #0]
    6572:	68bb      	ldr	r3, [r7, #8]
    6574:	441a      	add	r2, r3
    6576:	f240 0348 	movw	r3, #72	; 0x48
    657a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    657e:	601a      	str	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    6580:	e0b1      	b.n	66e6 <handle_tx_okay_irq+0x2ba>
                    g_comblk_data_size = g_comblk_data_size - size_sent;
                    g_comblk_p_data = &g_comblk_p_data[size_sent];
                }
                else
                {
                    COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    6582:	f246 0300 	movw	r3, #24576	; 0x6000
    6586:	f2c4 0301 	movt	r3, #16385	; 0x4001
    658a:	f246 0200 	movw	r2, #24576	; 0x6000
    658e:	f2c4 0201 	movt	r2, #16385	; 0x4001
    6592:	6892      	ldr	r2, [r2, #8]
    6594:	f022 0201 	bic.w	r2, r2, #1
    6598:	609a      	str	r2, [r3, #8]
                    g_comblk_state = COMBLK_WAIT_RESPONSE;
    659a:	f240 0361 	movw	r3, #97	; 0x61
    659e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    65a2:	f04f 0203 	mov.w	r2, #3
    65a6:	701a      	strb	r2, [r3, #0]
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
            }
        break;
    65a8:	e09d      	b.n	66e6 <handle_tx_okay_irq+0x2ba>
            {
                /*
                 * This is an invalid situation indicating a bug in the driver
                 * or corrupted memory.
                 */
                ASSERT(0);
    65aa:	be00      	bkpt	0x0000
                abort_current_cmd();
    65ac:	f000 fa48 	bl	6a40 <abort_current_cmd>
            }
        break;
    65b0:	e099      	b.n	66e6 <handle_tx_okay_irq+0x2ba>
           
        case COMBLK_TX_PAGED_DATA:
            /*
             * Read a page of data if required.
             */
            if(0u == g_comblk_data_size)
    65b2:	f240 034c 	movw	r3, #76	; 0x4c
    65b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    65ba:	681b      	ldr	r3, [r3, #0]
    65bc:	2b00      	cmp	r3, #0
    65be:	d136      	bne.n	662e <handle_tx_okay_irq+0x202>
            {
                if(g_comblk_page_handler != 0)
    65c0:	f240 035c 	movw	r3, #92	; 0x5c
    65c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    65c8:	681b      	ldr	r3, [r3, #0]
    65ca:	2b00      	cmp	r3, #0
    65cc:	d02a      	beq.n	6624 <handle_tx_okay_irq+0x1f8>
                {
                    g_comblk_data_size = g_comblk_page_handler(&g_comblk_p_data);
    65ce:	f240 035c 	movw	r3, #92	; 0x5c
    65d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    65d6:	681b      	ldr	r3, [r3, #0]
    65d8:	f240 0048 	movw	r0, #72	; 0x48
    65dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    65e0:	4798      	blx	r3
    65e2:	4602      	mov	r2, r0
    65e4:	f240 034c 	movw	r3, #76	; 0x4c
    65e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    65ec:	601a      	str	r2, [r3, #0]
                    if(0u == g_comblk_data_size)
    65ee:	f240 034c 	movw	r3, #76	; 0x4c
    65f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    65f6:	681b      	ldr	r3, [r3, #0]
    65f8:	2b00      	cmp	r3, #0
    65fa:	d117      	bne.n	662c <handle_tx_okay_irq+0x200>
                    {
                        COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    65fc:	f246 0300 	movw	r3, #24576	; 0x6000
    6600:	f2c4 0301 	movt	r3, #16385	; 0x4001
    6604:	f246 0200 	movw	r2, #24576	; 0x6000
    6608:	f2c4 0201 	movt	r2, #16385	; 0x4001
    660c:	6892      	ldr	r2, [r2, #8]
    660e:	f022 0201 	bic.w	r2, r2, #1
    6612:	609a      	str	r2, [r3, #8]
                        g_comblk_state = COMBLK_WAIT_RESPONSE;
    6614:	f240 0361 	movw	r3, #97	; 0x61
    6618:	f2c2 0300 	movt	r3, #8192	; 0x2000
    661c:	f04f 0203 	mov.w	r2, #3
    6620:	701a      	strb	r2, [r3, #0]
    6622:	e004      	b.n	662e <handle_tx_okay_irq+0x202>
                    }
                }
                else
                {
                    ASSERT(0);
    6624:	be00      	bkpt	0x0000
                    abort_current_cmd();
    6626:	f000 fa0b 	bl	6a40 <abort_current_cmd>
    662a:	e000      	b.n	662e <handle_tx_okay_irq+0x202>
                {
                    g_comblk_data_size = g_comblk_page_handler(&g_comblk_p_data);
                    if(0u == g_comblk_data_size)
                    {
                        COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
                        g_comblk_state = COMBLK_WAIT_RESPONSE;
    662c:	bf00      	nop
            /*
             * Transmit the page data or move to COMBLK_WAIT_RESPONSE state if
             * no further page data could be obtained by the call to the page
             * handler above.
             */
            if(0u == g_comblk_data_size)
    662e:	f240 034c 	movw	r3, #76	; 0x4c
    6632:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6636:	681b      	ldr	r3, [r3, #0]
    6638:	2b00      	cmp	r3, #0
    663a:	d113      	bne.n	6664 <handle_tx_okay_irq+0x238>
            {
                COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    663c:	f246 0300 	movw	r3, #24576	; 0x6000
    6640:	f2c4 0301 	movt	r3, #16385	; 0x4001
    6644:	f246 0200 	movw	r2, #24576	; 0x6000
    6648:	f2c4 0201 	movt	r2, #16385	; 0x4001
    664c:	6892      	ldr	r2, [r2, #8]
    664e:	f022 0201 	bic.w	r2, r2, #1
    6652:	609a      	str	r2, [r3, #8]
                g_comblk_state = COMBLK_WAIT_RESPONSE;
    6654:	f240 0361 	movw	r3, #97	; 0x61
    6658:	f2c2 0300 	movt	r3, #8192	; 0x2000
    665c:	f04f 0203 	mov.w	r2, #3
    6660:	701a      	strb	r2, [r3, #0]
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
                g_comblk_data_size = g_comblk_data_size - size_sent;
                g_comblk_p_data = &g_comblk_p_data[size_sent];
            }
        break;
    6662:	e040      	b.n	66e6 <handle_tx_okay_irq+0x2ba>
                g_comblk_state = COMBLK_WAIT_RESPONSE;
            }
            else
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
    6664:	f240 0348 	movw	r3, #72	; 0x48
    6668:	f2c2 0300 	movt	r3, #8192	; 0x2000
    666c:	681a      	ldr	r2, [r3, #0]
    666e:	f240 034c 	movw	r3, #76	; 0x4c
    6672:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6676:	681b      	ldr	r3, [r3, #0]
    6678:	4610      	mov	r0, r2
    667a:	4619      	mov	r1, r3
    667c:	f000 fa10 	bl	6aa0 <fill_tx_fifo>
    6680:	4603      	mov	r3, r0
    6682:	60fb      	str	r3, [r7, #12]
                g_comblk_data_size = g_comblk_data_size - size_sent;
    6684:	f240 034c 	movw	r3, #76	; 0x4c
    6688:	f2c2 0300 	movt	r3, #8192	; 0x2000
    668c:	681a      	ldr	r2, [r3, #0]
    668e:	68fb      	ldr	r3, [r7, #12]
    6690:	ebc3 0202 	rsb	r2, r3, r2
    6694:	f240 034c 	movw	r3, #76	; 0x4c
    6698:	f2c2 0300 	movt	r3, #8192	; 0x2000
    669c:	601a      	str	r2, [r3, #0]
                g_comblk_p_data = &g_comblk_p_data[size_sent];
    669e:	f240 0348 	movw	r3, #72	; 0x48
    66a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    66a6:	681a      	ldr	r2, [r3, #0]
    66a8:	68fb      	ldr	r3, [r7, #12]
    66aa:	441a      	add	r2, r3
    66ac:	f240 0348 	movw	r3, #72	; 0x48
    66b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    66b4:	601a      	str	r2, [r3, #0]
            }
        break;
    66b6:	e016      	b.n	66e6 <handle_tx_okay_irq+0x2ba>
        case COMBLK_WAIT_RESPONSE:
            /* Fall through */
        case COMBLK_RX_RESPONSE:
            /* Fall through */
        default:
            COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    66b8:	f246 0300 	movw	r3, #24576	; 0x6000
    66bc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    66c0:	f246 0200 	movw	r2, #24576	; 0x6000
    66c4:	f2c4 0201 	movt	r2, #16385	; 0x4001
    66c8:	6892      	ldr	r2, [r2, #8]
    66ca:	f022 0201 	bic.w	r2, r2, #1
    66ce:	609a      	str	r2, [r3, #8]
            complete_request(0u);
    66d0:	f04f 0000 	mov.w	r0, #0
    66d4:	f000 f988 	bl	69e8 <complete_request>
            g_comblk_state = COMBLK_IDLE;
    66d8:	f240 0361 	movw	r3, #97	; 0x61
    66dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    66e0:	f04f 0200 	mov.w	r2, #0
    66e4:	701a      	strb	r2, [r3, #0]
        break;
    }
}
    66e6:	f107 0710 	add.w	r7, r7, #16
    66ea:	46bd      	mov	sp, r7
    66ec:	bd80      	pop	{r7, pc}
    66ee:	bf00      	nop

000066f0 <handle_rx_okay_irq>:

/*==============================================================================
 *
 */
static void handle_rx_okay_irq(void)
{
    66f0:	b580      	push	{r7, lr}
    66f2:	b084      	sub	sp, #16
    66f4:	af00      	add	r7, sp, #0
    uint16_t data16;
    uint16_t is_command;
    uint8_t data8;
    
    data16 = (uint16_t)COMBLK->DATA8;
    66f6:	f246 0300 	movw	r3, #24576	; 0x6000
    66fa:	f2c4 0301 	movt	r3, #16385	; 0x4001
    66fe:	691b      	ldr	r3, [r3, #16]
    6700:	80bb      	strh	r3, [r7, #4]
    is_command = data16 & DATA8_COMMAND_MASK;
    6702:	88bb      	ldrh	r3, [r7, #4]
    6704:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
    6708:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    670c:	80fb      	strh	r3, [r7, #6]
    data8 = (uint8_t)data16;
    670e:	88bb      	ldrh	r3, [r7, #4]
    6710:	727b      	strb	r3, [r7, #9]
            
    switch(g_comblk_state)
    6712:	f240 0361 	movw	r3, #97	; 0x61
    6716:	f2c2 0300 	movt	r3, #8192	; 0x2000
    671a:	781b      	ldrb	r3, [r3, #0]
    671c:	2b05      	cmp	r3, #5
    671e:	f200 814b 	bhi.w	69b8 <handle_rx_okay_irq+0x2c8>
    6722:	a201      	add	r2, pc, #4	; (adr r2, 6728 <handle_rx_okay_irq+0x38>)
    6724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    6728:	00006741 	.word	0x00006741
    672c:	000069a5 	.word	0x000069a5
    6730:	000069a5 	.word	0x000069a5
    6734:	000067d1 	.word	0x000067d1
    6738:	0000684f 	.word	0x0000684f
    673c:	00006967 	.word	0x00006967
        * MSS_COMBLK_init() enables the RCV_OKAY interrupt for the COMBLK_IDLE
        * state to receive the asynchronous power-on-reset from the system
        * controller.
        */
        case COMBLK_IDLE:
            if(is_command)
    6740:	88fb      	ldrh	r3, [r7, #6]
    6742:	2b00      	cmp	r3, #0
    6744:	f000 8144 	beq.w	69d0 <handle_rx_okay_irq+0x2e0>
            {
                if(data8 != POR_DIGEST_ERROR_OPCODE)
    6748:	7a7b      	ldrb	r3, [r7, #9]
    674a:	2bf1      	cmp	r3, #241	; 0xf1
    674c:	d006      	beq.n	675c <handle_rx_okay_irq+0x6c>
                {
                    uint8_t rxed_opcode;
                    rxed_opcode = data8;
    674e:	7a7b      	ldrb	r3, [r7, #9]
    6750:	72bb      	strb	r3, [r7, #10]
                    process_sys_ctrl_command(rxed_opcode);
    6752:	7abb      	ldrb	r3, [r7, #10]
    6754:	4618      	mov	r0, r3
    6756:	f000 f9e3 	bl	6b20 <process_sys_ctrl_command>
                    g_comblk_response_idx++;
                    g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
                    g_comblk_state = COMBLK_RX_RESPONSE;
                }
            }
        break;
    675a:	e140      	b.n	69de <handle_rx_okay_irq+0x2ee>
                    rxed_opcode = data8;
                    process_sys_ctrl_command(rxed_opcode);
                }
                else
                {  
                    g_comblk_response_idx = 0;
    675c:	f240 0356 	movw	r3, #86	; 0x56
    6760:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6764:	f04f 0200 	mov.w	r2, #0
    6768:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_response[g_comblk_response_idx] = data8;
    676a:	f240 0350 	movw	r3, #80	; 0x50
    676e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6772:	681a      	ldr	r2, [r3, #0]
    6774:	f240 0356 	movw	r3, #86	; 0x56
    6778:	f2c2 0300 	movt	r3, #8192	; 0x2000
    677c:	881b      	ldrh	r3, [r3, #0]
    677e:	b29b      	uxth	r3, r3
    6780:	4413      	add	r3, r2
    6782:	7a7a      	ldrb	r2, [r7, #9]
    6784:	701a      	strb	r2, [r3, #0]
                    g_comblk_response_idx++;
    6786:	f240 0356 	movw	r3, #86	; 0x56
    678a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    678e:	881b      	ldrh	r3, [r3, #0]
    6790:	b29b      	uxth	r3, r3
    6792:	f103 0301 	add.w	r3, r3, #1
    6796:	b29a      	uxth	r2, r3
    6798:	f240 0356 	movw	r3, #86	; 0x56
    679c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67a0:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
    67a2:	f240 0350 	movw	r3, #80	; 0x50
    67a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67aa:	681a      	ldr	r2, [r3, #0]
    67ac:	f240 0356 	movw	r3, #86	; 0x56
    67b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67b4:	881b      	ldrh	r3, [r3, #0]
    67b6:	b29b      	uxth	r3, r3
    67b8:	4413      	add	r3, r2
    67ba:	f04f 0200 	mov.w	r2, #0
    67be:	701a      	strb	r2, [r3, #0]
                    g_comblk_state = COMBLK_RX_RESPONSE;
    67c0:	f240 0361 	movw	r3, #97	; 0x61
    67c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67c8:	f04f 0204 	mov.w	r2, #4
    67cc:	701a      	strb	r2, [r3, #0]
                }
            }
        break;
    67ce:	e106      	b.n	69de <handle_rx_okay_irq+0x2ee>
        /*----------------------------------------------------------------------
         * The RCV_OKAY interrupt should only be enabled for states
         * COMBLK_WAIT_RESPONSE and COMBLK_RX_RESPONSE. 
         */
        case COMBLK_WAIT_RESPONSE:
            if(is_command)
    67d0:	88fb      	ldrh	r3, [r7, #6]
    67d2:	2b00      	cmp	r3, #0
    67d4:	f000 80fe 	beq.w	69d4 <handle_rx_okay_irq+0x2e4>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
    67d8:	7a7b      	ldrb	r3, [r7, #9]
    67da:	72fb      	strb	r3, [r7, #11]
                if(rxed_opcode == g_comblk_cmd_opcode)
    67dc:	f240 033c 	movw	r3, #60	; 0x3c
    67e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67e4:	781b      	ldrb	r3, [r3, #0]
    67e6:	b2db      	uxtb	r3, r3
    67e8:	7afa      	ldrb	r2, [r7, #11]
    67ea:	429a      	cmp	r2, r3
    67ec:	d12a      	bne.n	6844 <handle_rx_okay_irq+0x154>
                {
                    g_comblk_response_idx = 0u;
    67ee:	f240 0356 	movw	r3, #86	; 0x56
    67f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    67f6:	f04f 0200 	mov.w	r2, #0
    67fa:	801a      	strh	r2, [r3, #0]
                    g_comblk_p_response[g_comblk_response_idx] = rxed_opcode;
    67fc:	f240 0350 	movw	r3, #80	; 0x50
    6800:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6804:	681a      	ldr	r2, [r3, #0]
    6806:	f240 0356 	movw	r3, #86	; 0x56
    680a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    680e:	881b      	ldrh	r3, [r3, #0]
    6810:	b29b      	uxth	r3, r3
    6812:	4413      	add	r3, r2
    6814:	7afa      	ldrb	r2, [r7, #11]
    6816:	701a      	strb	r2, [r3, #0]
                    ++g_comblk_response_idx;
    6818:	f240 0356 	movw	r3, #86	; 0x56
    681c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6820:	881b      	ldrh	r3, [r3, #0]
    6822:	b29b      	uxth	r3, r3
    6824:	f103 0301 	add.w	r3, r3, #1
    6828:	b29a      	uxth	r2, r3
    682a:	f240 0356 	movw	r3, #86	; 0x56
    682e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6832:	801a      	strh	r2, [r3, #0]
                    g_comblk_state = COMBLK_RX_RESPONSE;
    6834:	f240 0361 	movw	r3, #97	; 0x61
    6838:	f2c2 0300 	movt	r3, #8192	; 0x2000
    683c:	f04f 0204 	mov.w	r2, #4
    6840:	701a      	strb	r2, [r3, #0]
                else
                {
                    process_sys_ctrl_command(rxed_opcode);
                }
            }
        break;
    6842:	e0cc      	b.n	69de <handle_rx_okay_irq+0x2ee>
                    ++g_comblk_response_idx;
                    g_comblk_state = COMBLK_RX_RESPONSE;
                }
                else
                {
                    process_sys_ctrl_command(rxed_opcode);
    6844:	7afb      	ldrb	r3, [r7, #11]
    6846:	4618      	mov	r0, r3
    6848:	f000 f96a 	bl	6b20 <process_sys_ctrl_command>
                }
            }
        break;
    684c:	e0c7      	b.n	69de <handle_rx_okay_irq+0x2ee>
            
        case COMBLK_RX_RESPONSE:
            if(is_command)
    684e:	88fb      	ldrh	r3, [r7, #6]
    6850:	2b00      	cmp	r3, #0
    6852:	d006      	beq.n	6862 <handle_rx_okay_irq+0x172>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
    6854:	7a7b      	ldrb	r3, [r7, #9]
    6856:	733b      	strb	r3, [r7, #12]
                process_sys_ctrl_command(rxed_opcode);
    6858:	7b3b      	ldrb	r3, [r7, #12]
    685a:	4618      	mov	r0, r3
    685c:	f000 f960 	bl	6b20 <process_sys_ctrl_command>
                        complete_request(g_comblk_response_idx);
                        g_comblk_state = COMBLK_IDLE;
                    }
                }
            }
        break;
    6860:	e0bd      	b.n	69de <handle_rx_okay_irq+0x2ee>
                rxed_opcode = data8;
                process_sys_ctrl_command(rxed_opcode);
            }
            else
            {
                if( g_comblk_p_response[g_comblk_response_idx-1] == POR_DIGEST_ERROR_OPCODE)
    6862:	f240 0350 	movw	r3, #80	; 0x50
    6866:	f2c2 0300 	movt	r3, #8192	; 0x2000
    686a:	681a      	ldr	r2, [r3, #0]
    686c:	f240 0356 	movw	r3, #86	; 0x56
    6870:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6874:	881b      	ldrh	r3, [r3, #0]
    6876:	b29b      	uxth	r3, r3
    6878:	f103 33ff 	add.w	r3, r3, #4294967295
    687c:	4413      	add	r3, r2
    687e:	781b      	ldrb	r3, [r3, #0]
    6880:	2bf1      	cmp	r3, #241	; 0xf1
    6882:	d127      	bne.n	68d4 <handle_rx_okay_irq+0x1e4>
                {
                    g_comblk_p_response[g_comblk_response_idx] = data8;
    6884:	f240 0350 	movw	r3, #80	; 0x50
    6888:	f2c2 0300 	movt	r3, #8192	; 0x2000
    688c:	681a      	ldr	r2, [r3, #0]
    688e:	f240 0356 	movw	r3, #86	; 0x56
    6892:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6896:	881b      	ldrh	r3, [r3, #0]
    6898:	b29b      	uxth	r3, r3
    689a:	4413      	add	r3, r2
    689c:	7a7a      	ldrb	r2, [r7, #9]
    689e:	701a      	strb	r2, [r3, #0]
                    process_sys_ctrl_command(g_comblk_p_response[g_comblk_response_idx-1]);
    68a0:	f240 0350 	movw	r3, #80	; 0x50
    68a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68a8:	681a      	ldr	r2, [r3, #0]
    68aa:	f240 0356 	movw	r3, #86	; 0x56
    68ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68b2:	881b      	ldrh	r3, [r3, #0]
    68b4:	b29b      	uxth	r3, r3
    68b6:	f103 33ff 	add.w	r3, r3, #4294967295
    68ba:	4413      	add	r3, r2
    68bc:	781b      	ldrb	r3, [r3, #0]
    68be:	4618      	mov	r0, r3
    68c0:	f000 f92e 	bl	6b20 <process_sys_ctrl_command>
                    g_comblk_state = COMBLK_IDLE;
    68c4:	f240 0361 	movw	r3, #97	; 0x61
    68c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68cc:	f04f 0200 	mov.w	r2, #0
    68d0:	701a      	strb	r2, [r3, #0]
                        complete_request(g_comblk_response_idx);
                        g_comblk_state = COMBLK_IDLE;
                    }
                }
            }
        break;
    68d2:	e084      	b.n	69de <handle_rx_okay_irq+0x2ee>
                    process_sys_ctrl_command(g_comblk_p_response[g_comblk_response_idx-1]);
                    g_comblk_state = COMBLK_IDLE;
                }
                else
                {
                    if(g_comblk_response_idx < g_comblk_response_size)
    68d4:	f240 0356 	movw	r3, #86	; 0x56
    68d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68dc:	881b      	ldrh	r3, [r3, #0]
    68de:	b29a      	uxth	r2, r3
    68e0:	f240 0354 	movw	r3, #84	; 0x54
    68e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68e8:	881b      	ldrh	r3, [r3, #0]
    68ea:	429a      	cmp	r2, r3
    68ec:	d21d      	bcs.n	692a <handle_rx_okay_irq+0x23a>
                    {
                        uint8_t rxed_data;
                        
                        rxed_data = data8;
    68ee:	7a7b      	ldrb	r3, [r7, #9]
    68f0:	737b      	strb	r3, [r7, #13]
                        g_comblk_p_response[g_comblk_response_idx] = rxed_data;
    68f2:	f240 0350 	movw	r3, #80	; 0x50
    68f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68fa:	681a      	ldr	r2, [r3, #0]
    68fc:	f240 0356 	movw	r3, #86	; 0x56
    6900:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6904:	881b      	ldrh	r3, [r3, #0]
    6906:	b29b      	uxth	r3, r3
    6908:	4413      	add	r3, r2
    690a:	7b7a      	ldrb	r2, [r7, #13]
    690c:	701a      	strb	r2, [r3, #0]
                        ++g_comblk_response_idx;
    690e:	f240 0356 	movw	r3, #86	; 0x56
    6912:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6916:	881b      	ldrh	r3, [r3, #0]
    6918:	b29b      	uxth	r3, r3
    691a:	f103 0301 	add.w	r3, r3, #1
    691e:	b29a      	uxth	r2, r3
    6920:	f240 0356 	movw	r3, #86	; 0x56
    6924:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6928:	801a      	strh	r2, [r3, #0]
                    }
                    
                    if(g_comblk_response_idx == g_comblk_response_size)
    692a:	f240 0356 	movw	r3, #86	; 0x56
    692e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6932:	881b      	ldrh	r3, [r3, #0]
    6934:	b29a      	uxth	r2, r3
    6936:	f240 0354 	movw	r3, #84	; 0x54
    693a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    693e:	881b      	ldrh	r3, [r3, #0]
    6940:	429a      	cmp	r2, r3
    6942:	d149      	bne.n	69d8 <handle_rx_okay_irq+0x2e8>
                    {
                        complete_request(g_comblk_response_idx);
    6944:	f240 0356 	movw	r3, #86	; 0x56
    6948:	f2c2 0300 	movt	r3, #8192	; 0x2000
    694c:	881b      	ldrh	r3, [r3, #0]
    694e:	b29b      	uxth	r3, r3
    6950:	4618      	mov	r0, r3
    6952:	f000 f849 	bl	69e8 <complete_request>
                        g_comblk_state = COMBLK_IDLE;
    6956:	f240 0361 	movw	r3, #97	; 0x61
    695a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    695e:	f04f 0200 	mov.w	r2, #0
    6962:	701a      	strb	r2, [r3, #0]
                    }
                }
            }
        break;
    6964:	e03b      	b.n	69de <handle_rx_okay_irq+0x2ee>
         * The RCV_OKAY interrupt should NOT be enabled for states
         * COMBLK_IDLE, COMBLK_TX_CMD and COMBLK_TX_DATA.
         */
        case COMBLK_TX_PAGED_DATA:
            /* This is needed because when there is an error, we need to terminate loading the data */
            if(!is_command)
    6966:	88fb      	ldrh	r3, [r7, #6]
    6968:	2b00      	cmp	r3, #0
    696a:	d114      	bne.n	6996 <handle_rx_okay_irq+0x2a6>
            {
                g_comblk_p_response[1] = data8;
    696c:	f240 0350 	movw	r3, #80	; 0x50
    6970:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6974:	681b      	ldr	r3, [r3, #0]
    6976:	f103 0301 	add.w	r3, r3, #1
    697a:	7a7a      	ldrb	r2, [r7, #9]
    697c:	701a      	strb	r2, [r3, #0]
                complete_request(2u);
    697e:	f04f 0002 	mov.w	r0, #2
    6982:	f000 f831 	bl	69e8 <complete_request>
                g_comblk_state = COMBLK_IDLE;
    6986:	f240 0361 	movw	r3, #97	; 0x61
    698a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    698e:	f04f 0200 	mov.w	r2, #0
    6992:	701a      	strb	r2, [r3, #0]
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
                process_sys_ctrl_command(rxed_opcode);
            }
        break;
    6994:	e023      	b.n	69de <handle_rx_okay_irq+0x2ee>
                g_comblk_state = COMBLK_IDLE;
            }
            else
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
    6996:	7a7b      	ldrb	r3, [r7, #9]
    6998:	73bb      	strb	r3, [r7, #14]
                process_sys_ctrl_command(rxed_opcode);
    699a:	7bbb      	ldrb	r3, [r7, #14]
    699c:	4618      	mov	r0, r3
    699e:	f000 f8bf 	bl	6b20 <process_sys_ctrl_command>
            }
        break;
    69a2:	e01c      	b.n	69de <handle_rx_okay_irq+0x2ee>
        
        case COMBLK_TX_CMD:
            /* Fall through */
        case COMBLK_TX_DATA:
            /* Fall through */
            if(is_command)
    69a4:	88fb      	ldrh	r3, [r7, #6]
    69a6:	2b00      	cmp	r3, #0
    69a8:	d018      	beq.n	69dc <handle_rx_okay_irq+0x2ec>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
    69aa:	7a7b      	ldrb	r3, [r7, #9]
    69ac:	73fb      	strb	r3, [r7, #15]
                process_sys_ctrl_command(rxed_opcode);
    69ae:	7bfb      	ldrb	r3, [r7, #15]
    69b0:	4618      	mov	r0, r3
    69b2:	f000 f8b5 	bl	6b20 <process_sys_ctrl_command>
            }
        break;
    69b6:	e012      	b.n	69de <handle_rx_okay_irq+0x2ee>
        
        default:
            complete_request(0u);
    69b8:	f04f 0000 	mov.w	r0, #0
    69bc:	f000 f814 	bl	69e8 <complete_request>
            g_comblk_state = COMBLK_IDLE;
    69c0:	f240 0361 	movw	r3, #97	; 0x61
    69c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    69c8:	f04f 0200 	mov.w	r2, #0
    69cc:	701a      	strb	r2, [r3, #0]
    69ce:	e006      	b.n	69de <handle_rx_okay_irq+0x2ee>
                    g_comblk_response_idx++;
                    g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
                    g_comblk_state = COMBLK_RX_RESPONSE;
                }
            }
        break;
    69d0:	bf00      	nop
    69d2:	e004      	b.n	69de <handle_rx_okay_irq+0x2ee>
                else
                {
                    process_sys_ctrl_command(rxed_opcode);
                }
            }
        break;
    69d4:	bf00      	nop
    69d6:	e002      	b.n	69de <handle_rx_okay_irq+0x2ee>
                        complete_request(g_comblk_response_idx);
                        g_comblk_state = COMBLK_IDLE;
                    }
                }
            }
        break;
    69d8:	bf00      	nop
    69da:	e000      	b.n	69de <handle_rx_okay_irq+0x2ee>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
                process_sys_ctrl_command(rxed_opcode);
            }
        break;
    69dc:	bf00      	nop
        default:
            complete_request(0u);
            g_comblk_state = COMBLK_IDLE;
        break;
    }
}
    69de:	f107 0710 	add.w	r7, r7, #16
    69e2:	46bd      	mov	sp, r7
    69e4:	bd80      	pop	{r7, pc}
    69e6:	bf00      	nop

000069e8 <complete_request>:
 */
static void complete_request
(
    uint16_t response_length
)
{
    69e8:	b580      	push	{r7, lr}
    69ea:	b082      	sub	sp, #8
    69ec:	af00      	add	r7, sp, #0
    69ee:	4603      	mov	r3, r0
    69f0:	80fb      	strh	r3, [r7, #6]
    if(g_comblk_completion_handler != 0)
    69f2:	f240 0358 	movw	r3, #88	; 0x58
    69f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    69fa:	681b      	ldr	r3, [r3, #0]
    69fc:	2b00      	cmp	r3, #0
    69fe:	d01b      	beq.n	6a38 <complete_request+0x50>
    {
        g_comblk_completion_handler(g_comblk_p_response, response_length);
    6a00:	f240 0358 	movw	r3, #88	; 0x58
    6a04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a08:	681a      	ldr	r2, [r3, #0]
    6a0a:	f240 0350 	movw	r3, #80	; 0x50
    6a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a12:	6819      	ldr	r1, [r3, #0]
    6a14:	88fb      	ldrh	r3, [r7, #6]
    6a16:	4608      	mov	r0, r1
    6a18:	4619      	mov	r1, r3
    6a1a:	4790      	blx	r2
        g_comblk_completion_handler = 0;
    6a1c:	f240 0358 	movw	r3, #88	; 0x58
    6a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a24:	f04f 0200 	mov.w	r2, #0
    6a28:	601a      	str	r2, [r3, #0]
        g_request_in_progress = 0u;
    6a2a:	f240 0360 	movw	r3, #96	; 0x60
    6a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a32:	f04f 0200 	mov.w	r2, #0
    6a36:	701a      	strb	r2, [r3, #0]
    }
}
    6a38:	f107 0708 	add.w	r7, r7, #8
    6a3c:	46bd      	mov	sp, r7
    6a3e:	bd80      	pop	{r7, pc}

00006a40 <abort_current_cmd>:

/*==============================================================================
 *
 */
static void abort_current_cmd(void)
{
    6a40:	b580      	push	{r7, lr}
    6a42:	b082      	sub	sp, #8
    6a44:	af00      	add	r7, sp, #0
    if(g_request_in_progress)
    6a46:	f240 0360 	movw	r3, #96	; 0x60
    6a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a4e:	781b      	ldrb	r3, [r3, #0]
    6a50:	b2db      	uxtb	r3, r3
    6a52:	2b00      	cmp	r3, #0
    6a54:	d01f      	beq.n	6a96 <abort_current_cmd+0x56>
        
        /*
         * Call completion handler just in case we are in a multi threaded system
         * to avoid a task lockup.
         */
        complete_request(g_comblk_response_idx);
    6a56:	f240 0356 	movw	r3, #86	; 0x56
    6a5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6a5e:	881b      	ldrh	r3, [r3, #0]
    6a60:	b29b      	uxth	r3, r3
    6a62:	4618      	mov	r0, r3
    6a64:	f7ff ffc0 	bl	69e8 <complete_request>
        
        /*
         * Flush the FIFOs
         */
        COMBLK->CONTROL |= CR_FLUSHOUT_MASK;
    6a68:	f246 0300 	movw	r3, #24576	; 0x6000
    6a6c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    6a70:	f246 0200 	movw	r2, #24576	; 0x6000
    6a74:	f2c4 0201 	movt	r2, #16385	; 0x4001
    6a78:	6812      	ldr	r2, [r2, #0]
    6a7a:	f042 0201 	orr.w	r2, r2, #1
    6a7e:	601a      	str	r2, [r3, #0]
        do {
            flush_in_progress = COMBLK->CONTROL & CR_FLUSHOUT_MASK;
    6a80:	f246 0300 	movw	r3, #24576	; 0x6000
    6a84:	f2c4 0301 	movt	r3, #16385	; 0x4001
    6a88:	681b      	ldr	r3, [r3, #0]
    6a8a:	f003 0301 	and.w	r3, r3, #1
    6a8e:	607b      	str	r3, [r7, #4]
        } while(flush_in_progress);
    6a90:	687b      	ldr	r3, [r7, #4]
    6a92:	2b00      	cmp	r3, #0
    6a94:	d1f4      	bne.n	6a80 <abort_current_cmd+0x40>
    }
}
    6a96:	f107 0708 	add.w	r7, r7, #8
    6a9a:	46bd      	mov	sp, r7
    6a9c:	bd80      	pop	{r7, pc}
    6a9e:	bf00      	nop

00006aa0 <fill_tx_fifo>:
static uint32_t fill_tx_fifo
(
    const uint8_t * p_cmd,
    uint32_t cmd_size
)
{
    6aa0:	b480      	push	{r7}
    6aa2:	b085      	sub	sp, #20
    6aa4:	af00      	add	r7, sp, #0
    6aa6:	6078      	str	r0, [r7, #4]
    6aa8:	6039      	str	r1, [r7, #0]
    volatile uint32_t tx_okay;
    uint32_t size_sent;

    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    6aaa:	f246 0300 	movw	r3, #24576	; 0x6000
    6aae:	f2c4 0301 	movt	r3, #16385	; 0x4001
    6ab2:	f246 0200 	movw	r2, #24576	; 0x6000
    6ab6:	f2c4 0201 	movt	r2, #16385	; 0x4001
    6aba:	6812      	ldr	r2, [r2, #0]
    6abc:	f022 0204 	bic.w	r2, r2, #4
    6ac0:	601a      	str	r2, [r3, #0]
    
    size_sent = 0u;
    6ac2:	f04f 0300 	mov.w	r3, #0
    6ac6:	60fb      	str	r3, [r7, #12]
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    6ac8:	f246 0300 	movw	r3, #24576	; 0x6000
    6acc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    6ad0:	685b      	ldr	r3, [r3, #4]
    6ad2:	f003 0301 	and.w	r3, r3, #1
    6ad6:	60bb      	str	r3, [r7, #8]
    while((tx_okay != 0u) && (size_sent < cmd_size))
    6ad8:	e014      	b.n	6b04 <fill_tx_fifo+0x64>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
    6ada:	f246 0300 	movw	r3, #24576	; 0x6000
    6ade:	f2c4 0301 	movt	r3, #16385	; 0x4001
    6ae2:	6879      	ldr	r1, [r7, #4]
    6ae4:	68fa      	ldr	r2, [r7, #12]
    6ae6:	440a      	add	r2, r1
    6ae8:	7812      	ldrb	r2, [r2, #0]
    6aea:	611a      	str	r2, [r3, #16]
        ++size_sent;
    6aec:	68fb      	ldr	r3, [r7, #12]
    6aee:	f103 0301 	add.w	r3, r3, #1
    6af2:	60fb      	str	r3, [r7, #12]
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    6af4:	f246 0300 	movw	r3, #24576	; 0x6000
    6af8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    6afc:	685b      	ldr	r3, [r3, #4]
    6afe:	f003 0301 	and.w	r3, r3, #1
    6b02:	60bb      	str	r3, [r7, #8]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
    6b04:	68bb      	ldr	r3, [r7, #8]
    6b06:	2b00      	cmp	r3, #0
    6b08:	d003      	beq.n	6b12 <fill_tx_fifo+0x72>
    6b0a:	68fa      	ldr	r2, [r7, #12]
    6b0c:	683b      	ldr	r3, [r7, #0]
    6b0e:	429a      	cmp	r2, r3
    6b10:	d3e3      	bcc.n	6ada <fill_tx_fifo+0x3a>
        COMBLK->DATA8 = p_cmd[size_sent];
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    }
    
    return size_sent;
    6b12:	68fb      	ldr	r3, [r7, #12]
}
    6b14:	4618      	mov	r0, r3
    6b16:	f107 0714 	add.w	r7, r7, #20
    6b1a:	46bd      	mov	sp, r7
    6b1c:	bc80      	pop	{r7}
    6b1e:	4770      	bx	lr

00006b20 <process_sys_ctrl_command>:

/*==============================================================================
 *
 */
static void process_sys_ctrl_command(uint8_t cmd_opcode)
{
    6b20:	b580      	push	{r7, lr}
    6b22:	b082      	sub	sp, #8
    6b24:	af00      	add	r7, sp, #0
    6b26:	4603      	mov	r3, r0
    6b28:	71fb      	strb	r3, [r7, #7]
    if(g_async_event_handler != 0)
    6b2a:	f240 0364 	movw	r3, #100	; 0x64
    6b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6b32:	681b      	ldr	r3, [r3, #0]
    6b34:	2b00      	cmp	r3, #0
    6b36:	d007      	beq.n	6b48 <process_sys_ctrl_command+0x28>
    {
        g_async_event_handler(cmd_opcode);
    6b38:	f240 0364 	movw	r3, #100	; 0x64
    6b3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6b40:	681b      	ldr	r3, [r3, #0]
    6b42:	79fa      	ldrb	r2, [r7, #7]
    6b44:	4610      	mov	r0, r2
    6b46:	4798      	blx	r3
    }
}
    6b48:	f107 0708 	add.w	r7, r7, #8
    6b4c:	46bd      	mov	sp, r7
    6b4e:	bd80      	pop	{r7, pc}

00006b50 <__libc_init_array>:
    6b50:	b570      	push	{r4, r5, r6, lr}
    6b52:	f646 466c 	movw	r6, #27756	; 0x6c6c
    6b56:	f646 456c 	movw	r5, #27756	; 0x6c6c
    6b5a:	f2c0 0600 	movt	r6, #0
    6b5e:	f2c0 0500 	movt	r5, #0
    6b62:	1b76      	subs	r6, r6, r5
    6b64:	10b6      	asrs	r6, r6, #2
    6b66:	d006      	beq.n	6b76 <__libc_init_array+0x26>
    6b68:	2400      	movs	r4, #0
    6b6a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    6b6e:	3401      	adds	r4, #1
    6b70:	4798      	blx	r3
    6b72:	42a6      	cmp	r6, r4
    6b74:	d8f9      	bhi.n	6b6a <__libc_init_array+0x1a>
    6b76:	f646 456c 	movw	r5, #27756	; 0x6c6c
    6b7a:	f646 4670 	movw	r6, #27760	; 0x6c70
    6b7e:	f2c0 0500 	movt	r5, #0
    6b82:	f2c0 0600 	movt	r6, #0
    6b86:	1b76      	subs	r6, r6, r5
    6b88:	f000 f864 	bl	6c54 <_init>
    6b8c:	10b6      	asrs	r6, r6, #2
    6b8e:	d006      	beq.n	6b9e <__libc_init_array+0x4e>
    6b90:	2400      	movs	r4, #0
    6b92:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    6b96:	3401      	adds	r4, #1
    6b98:	4798      	blx	r3
    6b9a:	42a6      	cmp	r6, r4
    6b9c:	d8f9      	bhi.n	6b92 <__libc_init_array+0x42>
    6b9e:	bd70      	pop	{r4, r5, r6, pc}
    6ba0:	6f470d0a 	.word	0x6f470d0a
    6ba4:	4b482074 	.word	0x4b482074
    6ba8:	61655220 	.word	0x61655220
    6bac:	676e6964 	.word	0x676e6964
    6bb0:	00000073 	.word	0x00000073

00006bb4 <g_config_reg_lut>:
    6bb4:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
    6bc4:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
    6bd4:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
    6be4:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
    6bf4:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
    6c04:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
    6c14:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
    6c24:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

00006c34 <g_gpio_irqn_lut>:
    6c34:	35343332 39383736 3d3c3b3a 41403f3e     23456789:;<=>?@A
    6c44:	45444342 49484746 4d4c4b4a 51504f4e     BCDEFGHIJKLMNOPQ

00006c54 <_init>:
    6c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6c56:	bf00      	nop
    6c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6c5a:	bc08      	pop	{r3}
    6c5c:	469e      	mov	lr, r3
    6c5e:	4770      	bx	lr

00006c60 <_fini>:
    6c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6c62:	bf00      	nop
    6c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6c66:	bc08      	pop	{r3}
    6c68:	469e      	mov	lr, r3
    6c6a:	4770      	bx	lr

00006c6c <__frame_dummy_init_array_entry>:
    6c6c:	04d5 0000                                   ....

00006c70 <__do_global_dtors_aux_fini_array_entry>:
    6c70:	04c1 0000 0000 0000 0000 0000 0000 0000     ................
