/* Copyright (c) 2021, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */

#define uint32_t                  unsigned int
#define HW_WR_REG32(addr, data)   *(uint32_t *) (addr) = (uint32_t) (data)
#define HW_RD_REG32(addr)         *(uint32_t *) (addr)

menuitem "AM24 DDRSS Debug/Memory Debug"

hotmenu AM24_DDRSS_CTL_PI_PHY_RegDump()                                                               
{    
	//CTL Regs
	//GEL_TextOut("\n\nPrinting CTL Regs...\n");

	GEL_TextOut("   DDRSS_CTL_0_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_0__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_1_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_1__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_2_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_2__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_3_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_3__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_4_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_4__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_5_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_5__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_6_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_6__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_7_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_7__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_8_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_8__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_9_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_9__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_10_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_10__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_11_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_11__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_12_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_12__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_13_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_13__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_14_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_14__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_15_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_15__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_16_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_16__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_17_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_17__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_18_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_18__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_19_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_19__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_20_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_20__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_21_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_21__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_22_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_22__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_23_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_23__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_24_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_24__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_25_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_25__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_26_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_26__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_27_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_27__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_28_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_28__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_29_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_29__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_30_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_30__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_31_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_31__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_32_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_32__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_33_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_33__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_34_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_34__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_35_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_35__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_36_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_36__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_37_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_37__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_38_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_38__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_39_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_39__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_40_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_40__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_41_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_41__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_42_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_42__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_43_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_43__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_44_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_44__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_45_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_45__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_46_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_46__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_47_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_47__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_48_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_48__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_49_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_49__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_50_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_50__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_51_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_51__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_52_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_52__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_53_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_53__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_54_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_54__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_55_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_55__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_56_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_56__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_57_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_57__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_58_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_58__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_59_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_59__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_60_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_60__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_61_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_61__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_62_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_62__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_63_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_63__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_64_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_64__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_65_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_65__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_66_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_66__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_67_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_67__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_68_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_68__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_69_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_69__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_70_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_70__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_71_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_71__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_72_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_72__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_73_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_73__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_74_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_74__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_75_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_75__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_76_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_76__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_77_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_77__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_78_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_78__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_79_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_79__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_80_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_80__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_81_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_81__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_82_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_82__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_83_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_83__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_84_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_84__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_85_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_85__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_86_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_86__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_87_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_87__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_88_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_88__SFR_OFFS));
	// skipping CTL_89 - commented in CTL.gel
	GEL_TextOut("   DDRSS_CTL_90_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_90__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_91_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_91__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_92_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_92__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_93_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_93__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_94_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_94__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_95_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_95__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_96_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_96__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_97_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_97__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_98_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_98__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_99_DATA   = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_99__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_100_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_100__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_101_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_101__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_102_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_102__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_103_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_103__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_104_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_104__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_105_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_105__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_106_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_106__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_107_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_107__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_108_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_108__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_109_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_109__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_110_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_110__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_111_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_111__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_112_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_112__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_113_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_113__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_114_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_114__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_115_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_115__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_116_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_116__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_117_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_117__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_118_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_118__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_119_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_119__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_120_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_120__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_121_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_121__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_122_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_122__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_123_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_123__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_124_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_124__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_125_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_125__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_126_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_126__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_127_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_127__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_128_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_128__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_129_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_129__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_130_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_130__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_131_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_131__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_132_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_132__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_133_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_133__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_134_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_134__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_135_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_135__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_136_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_136__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_137_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_137__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_138_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_138__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_139_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_139__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_140_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_140__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_141_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_141__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_142_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_142__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_143_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_143__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_144_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_144__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_145_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_145__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_146_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_146__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_147_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_147__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_148_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_148__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_149_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_149__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_150_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_150__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_151_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_151__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_152_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_152__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_153_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_153__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_154_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_154__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_155_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_155__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_156_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_156__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_157_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_157__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_158_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_158__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_159_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_159__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_160_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_160__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_161_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_161__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_162_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_162__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_163_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_163__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_164_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_164__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_165_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_165__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_166_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_166__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_167_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_167__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_168_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_168__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_169_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_169__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_170_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_170__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_171_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_171__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_172_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_172__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_173_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_173__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_174_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_174__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_175_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_175__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_176_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_176__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_177_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_177__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_178_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_178__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_179_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_179__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_180_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_180__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_181_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_181__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_182_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_182__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_183_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_183__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_184_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_184__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_185_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_185__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_186_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_186__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_187_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_187__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_188_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_188__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_189_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_189__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_190_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_190__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_191_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_191__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_192_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_192__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_193_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_193__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_194_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_194__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_195_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_195__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_196_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_196__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_197_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_197__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_198_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_198__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_199_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_199__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_200_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_200__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_201_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_201__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_202_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_202__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_203_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_203__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_204_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_204__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_205_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_205__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_206_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_206__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_207_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_207__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_208_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_208__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_209_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_209__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_210_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_210__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_211_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_211__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_212_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_212__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_213_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_213__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_214_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_214__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_215_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_215__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_216_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_216__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_217_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_217__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_218_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_218__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_219_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_219__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_220_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_220__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_221_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_221__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_222_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_222__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_223_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_223__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_224_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_224__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_225_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_225__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_226_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_226__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_227_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_227__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_228_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_228__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_229_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_229__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_230_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_230__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_231_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_231__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_232_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_232__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_233_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_233__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_234_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_234__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_235_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_235__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_236_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_236__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_237_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_237__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_238_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_238__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_239_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_239__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_240_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_240__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_241_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_241__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_242_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_242__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_243_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_243__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_244_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_244__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_245_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_245__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_246_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_246__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_247_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_247__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_248_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_248__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_249_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_249__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_250_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_250__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_251_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_251__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_252_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_252__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_253_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_253__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_254_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_254__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_255_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_255__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_256_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_256__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_257_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_257__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_258_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_258__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_259_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_259__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_260_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_260__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_261_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_261__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_262_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_262__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_263_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_263__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_264_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_264__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_265_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_265__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_266_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_266__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_267_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_267__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_268_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_268__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_269_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_269__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_270_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_270__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_271_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_271__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_272_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_272__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_273_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_273__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_274_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_274__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_275_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_275__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_276_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_276__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_277_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_277__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_278_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_278__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_279_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_279__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_280_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_280__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_281_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_281__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_282_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_282__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_283_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_283__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_284_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_284__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_285_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_285__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_286_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_286__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_287_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_287__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_288_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_288__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_289_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_289__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_290_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_290__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_291_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_291__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_292_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_292__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_293_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_293__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_294_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_294__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_295_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_295__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_296_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_296__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_297_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_297__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_298_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_298__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_299_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_299__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_300_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_300__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_301_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_301__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_302_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_302__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_303_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_303__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_304_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_304__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_305_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_305__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_306_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_306__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_307_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_307__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_308_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_308__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_309_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_309__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_310_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_310__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_311_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_311__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_312_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_312__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_313_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_313__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_314_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_314__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_315_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_315__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_316_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_316__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_317_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_317__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_318_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_318__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_319_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_319__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_320_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_320__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_321_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_321__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_322_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_322__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_323_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_323__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_324_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_324__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_325_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_325__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_326_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_326__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_327_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_327__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_328_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_328__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_329_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_329__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_330_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_330__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_331_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_331__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_332_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_332__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_333_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_333__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_334_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_334__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_335_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_335__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_336_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_336__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_337_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_337__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_338_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_338__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_339_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_339__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_340_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_340__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_341_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_341__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_342_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_342__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_343_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_343__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_344_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_344__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_345_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_345__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_346_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_346__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_347_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_347__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_348_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_348__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_349_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_349__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_350_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_350__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_351_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_351__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_352_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_352__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_353_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_353__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_354_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_354__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_355_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_355__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_356_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_356__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_357_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_357__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_358_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_358__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_359_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_359__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_360_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_360__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_361_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_361__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_362_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_362__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_363_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_363__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_364_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_364__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_365_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_365__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_366_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_366__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_367_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_367__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_368_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_368__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_369_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_369__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_370_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_370__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_371_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_371__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_372_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_372__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_373_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_373__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_374_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_374__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_375_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_375__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_376_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_376__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_377_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_377__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_378_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_378__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_379_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_379__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_380_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_380__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_381_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_381__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_382_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_382__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_383_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_383__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_384_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_384__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_385_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_385__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_386_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_386__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_387_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_387__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_388_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_388__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_389_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_389__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_390_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_390__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_391_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_391__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_392_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_392__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_393_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_393__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_394_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_394__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_395_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_395__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_396_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_396__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_397_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_397__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_398_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_398__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_399_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_399__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_400_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_400__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_401_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_401__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_402_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_402__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_403_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_403__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_404_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_404__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_405_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_405__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_406_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_406__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_407_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_407__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_408_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_408__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_409_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_409__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_410_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_410__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_411_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_411__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_412_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_412__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_413_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_413__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_414_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_414__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_415_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_415__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_416_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_416__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_417_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_417__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_418_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_418__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_419_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_419__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_420_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_420__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_421_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_421__SFR_OFFS));
	GEL_TextOut("   DDRSS_CTL_422_DATA  = %x\n",,,,, HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_CTL_422__SFR_OFFS));
	
	// PI Regs			   
	//GEL_TextOut("\n\nPrinting PI Regs...\n");
	GEL_TextOut("   DDRSS_PI_0_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_0__SFR_OFFS));
	GEL_TextOut("   DDRSS_PI_1_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_1__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_2_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_2__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_3_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_3__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_4_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_4__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_5_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_5__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_6_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_6__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_7_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_7__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_8_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_8__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_9_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_9__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_10_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_10__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_11_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_11__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_12_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_12__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_13_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_13__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_14_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_14__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_15_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_15__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_16_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_16__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_17_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_17__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_18_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_18__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_19_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_19__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_20_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_20__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_21_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_21__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_22_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_22__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_23_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_23__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_24_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_24__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_25_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_25__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_26_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_26__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_27_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_27__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_28_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_28__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_29_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_29__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_30_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_30__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_31_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_31__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_32_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_32__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_33_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_33__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_34_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_34__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_35_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_35__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_36_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_36__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_37_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_37__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_38_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_38__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_39_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_39__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_40_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_40__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_41_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_41__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_42_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_42__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_43_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_43__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_44_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_44__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_45_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_45__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_46_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_46__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_47_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_47__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_48_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_48__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_49_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_49__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_50_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_50__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_51_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_51__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_52_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_52__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_53_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_53__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_54_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_54__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_55_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_55__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_56_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_56__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_57_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_57__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_58_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_58__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_59_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_59__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_60_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_60__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_61_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_61__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_62_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_62__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_63_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_63__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_64_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_64__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_65_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_65__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_66_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_66__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_67_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_67__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_68_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_68__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_69_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_69__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_70_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_70__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_71_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_71__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_72_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_72__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_73_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_73__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_74_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_74__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_75_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_75__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_76_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_76__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_77_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_77__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_78_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_78__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_79_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_79__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_80_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_80__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_81_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_81__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_82_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_82__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_83_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_83__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_84_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_84__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_85_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_85__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_86_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_86__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_87_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_87__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_88_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_88__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_89_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_89__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_90_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_90__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_91_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_91__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_92_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_92__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_93_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_93__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_94_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_94__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_95_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_95__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_96_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_96__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_97_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_97__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_98_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_98__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_99_DATA    = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_99__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_100_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_100__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_101_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_101__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_102_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_102__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_103_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_103__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_104_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_104__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_105_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_105__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_106_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_106__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_107_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_107__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_108_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_108__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_109_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_109__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_110_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_110__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_111_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_111__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_112_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_112__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_113_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_113__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_114_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_114__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_115_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_115__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_116_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_116__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_117_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_117__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_118_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_118__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_119_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_119__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_120_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_120__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_121_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_121__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_122_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_122__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_123_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_123__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_124_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_124__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_125_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_125__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_126_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_126__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_127_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_127__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_128_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_128__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_129_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_129__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_130_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_130__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_131_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_131__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_132_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_132__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_133_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_133__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_134_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_134__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_135_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_135__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_136_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_136__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_137_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_137__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_138_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_138__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_139_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_139__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_140_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_140__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_141_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_141__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_142_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_142__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_143_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_143__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_144_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_144__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_145_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_145__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_146_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_146__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_147_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_147__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_148_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_148__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_149_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_149__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_150_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_150__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_151_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_151__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_152_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_152__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_153_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_153__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_154_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_154__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_155_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_155__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_156_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_156__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_157_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_157__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_158_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_158__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_159_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_159__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_160_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_160__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_161_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_161__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_162_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_162__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_163_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_163__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_164_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_164__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_165_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_165__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_166_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_166__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_167_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_167__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_168_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_168__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_169_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_169__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_170_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_170__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_171_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_171__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_172_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_172__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_173_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_173__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_174_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_174__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_175_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_175__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_176_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_176__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_177_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_177__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_178_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_178__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_179_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_179__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_180_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_180__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_181_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_181__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_182_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_182__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_183_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_183__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_184_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_184__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_185_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_185__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_186_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_186__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_187_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_187__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_188_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_188__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_189_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_189__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_190_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_190__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_191_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_191__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_192_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_192__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_193_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_193__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_194_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_194__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_195_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_195__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_196_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_196__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_197_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_197__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_198_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_198__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_199_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_199__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_200_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_200__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_201_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_201__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_202_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_202__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_203_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_203__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_204_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_204__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_205_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_205__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_206_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_206__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_207_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_207__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_208_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_208__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_209_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_209__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_210_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_210__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_211_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_211__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_212_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_212__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_213_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_213__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_214_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_214__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_215_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_215__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_216_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_216__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_217_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_217__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_218_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_218__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_219_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_219__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_220_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_220__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_221_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_221__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_222_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_222__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_223_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_223__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_224_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_224__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_225_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_225__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_226_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_226__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_227_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_227__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_228_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_228__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_229_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_229__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_230_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_230__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_231_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_231__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_232_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_232__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_233_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_233__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_234_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_234__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_235_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_235__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_236_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_236__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_237_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_237__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_238_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_238__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_239_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_239__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_240_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_240__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_241_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_241__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_242_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_242__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_243_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_243__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_244_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_244__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_245_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_245__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_246_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_246__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_247_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_247__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_248_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_248__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_249_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_249__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_250_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_250__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_251_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_251__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_252_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_252__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_253_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_253__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_254_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_254__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_255_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_255__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_256_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_256__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_257_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_257__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_258_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_258__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_259_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_259__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_260_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_260__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_261_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_261__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_262_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_262__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_263_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_263__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_264_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_264__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_265_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_265__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_266_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_266__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_267_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_267__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_268_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_268__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_269_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_269__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_270_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_270__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_271_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_271__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_272_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_272__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_273_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_273__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_274_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_274__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_275_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_275__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_276_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_276__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_277_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_277__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_278_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_278__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_279_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_279__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_280_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_280__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_281_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_281__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_282_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_282__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_283_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_283__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_284_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_284__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_285_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_285__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_286_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_286__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_287_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_287__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_288_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_288__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_289_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_289__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_290_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_290__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_291_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_291__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_292_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_292__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_293_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_293__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_294_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_294__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_295_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_295__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_296_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_296__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_297_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_297__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_298_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_298__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PI_299_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_299__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_300_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_300__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_301_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_301__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_302_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_302__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_303_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_303__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_304_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_304__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_305_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_305__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_306_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_306__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_307_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_307__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_308_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_308__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_309_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_309__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_310_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_310__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_311_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_311__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_312_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_312__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_313_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_313__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_314_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_314__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_315_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_315__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_316_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_316__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_317_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_317__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_318_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_318__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_319_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_319__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_320_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_320__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_321_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_321__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_322_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_322__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_323_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_323__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_324_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_324__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_325_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_325__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_326_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_326__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_327_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_327__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_328_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_328__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_329_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_329__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_330_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_330__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_331_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_331__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_332_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_332__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_333_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_333__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_334_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_334__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_335_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_335__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_336_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_336__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_337_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_337__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_338_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_338__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_339_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_339__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_340_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_340__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_341_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_341__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_342_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_342__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_343_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_343__SFR_OFFS));
	GEL_TextOut("  DDRSS_PI_344_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_344__SFR_OFFS));


	//PHY Regs
	//GEL_TextOut("\n\nPrinting PHY Regs...\n");

	//PHY: data_slice0_registers
	GEL_TextOut(" 	DDRSS_PHY_0_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_0__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_1_DATA	 = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_2_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_2__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_3_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_3__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_4_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_4__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_5_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_5__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_6_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_6__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_7_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_7__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_8_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_8__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_9_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_9__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_10_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_10__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_11_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_11__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_12_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_12__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_13_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_13__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_14_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_14__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_15_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_15__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_16_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_16__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_17_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_17__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_18_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_18__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_19_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_19__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_20_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_20__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_21_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_21__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_22_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_22__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_23_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_23__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_24_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_24__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_25_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_25__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_26_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_26__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_27_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_27__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_28_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_28__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_29_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_29__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_30_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_30__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_31_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_31__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_32_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_32__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_33_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_33__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_34_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_34__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_35_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_35__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_36_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_36__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_37_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_37__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_38_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_38__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_39_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_39__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_40_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_40__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_41_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_41__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_42_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_42__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_43_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_43__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_44_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_44__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_45_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_45__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_46_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_46__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_47_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_47__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_48_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_48__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_49_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_49__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_50_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_50__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_51_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_51__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_52_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_52__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_53_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_53__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_54_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_54__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_55_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_55__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_56_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_56__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_57_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_57__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_58_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_58__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_59_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_59__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_60_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_60__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_61_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_61__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_62_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_62__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_63_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_63__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_64_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_64__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_65_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_65__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_66_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_66__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_67_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_67__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_68_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_68__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_69_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_69__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_70_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_70__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_71_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_71__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_72_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_72__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_73_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_73__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_74_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_74__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_75_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_75__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_76_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_76__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_77_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_77__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_78_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_78__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_79_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_79__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_80_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_80__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_81_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_81__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_82_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_82__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_83_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_83__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_84_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_84__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_85_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_85__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_86_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_86__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_87_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_87__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_88_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_88__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_89_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_89__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_90_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_90__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_91_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_91__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_92_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_92__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_93_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_93__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_94_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_94__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_95_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_95__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_96_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_96__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_97_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_97__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_98_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_98__SFR_OFFS));
	GEL_TextOut(" 	DDRSS_PHY_99_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_99__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_100_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_100__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_101_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_101__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_102_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_102__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_103_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_103__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_104_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_104__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_105_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_105__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_106_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_106__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_107_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_107__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_108_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_108__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_109_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_109__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_110_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_110__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_111_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_111__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_112_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_112__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_113_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_113__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_114_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_114__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_115_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_115__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_116_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_116__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_117_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_117__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_118_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_118__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_119_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_119__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_120_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_120__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_121_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_121__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_122_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_122__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_123_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_123__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_124_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_124__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_125_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_125__SFR_OFFS));
	
	//PHY: data_slice1_registers
	GEL_TextOut("   DDRSS_PHY_256_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_256__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_257_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_257__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_258_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_258__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_259_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_259__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_260_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_260__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_261_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_261__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_262_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_262__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_263_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_263__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_264_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_264__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_265_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_265__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_266_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_266__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_267_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_267__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_268_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_268__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_269_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_269__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_270_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_270__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_271_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_271__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_272_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_272__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_273_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_273__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_274_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_274__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_275_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_275__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_276_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_276__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_277_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_277__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_278_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_278__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_279_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_279__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_280_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_280__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_281_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_281__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_282_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_282__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_283_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_283__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_284_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_284__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_285_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_285__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_286_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_286__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_287_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_287__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_288_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_288__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_289_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_289__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_290_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_290__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_291_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_291__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_292_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_292__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_293_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_293__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_294_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_294__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_295_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_295__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_296_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_296__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_297_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_297__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_298_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_298__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_299_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_299__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_300_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_300__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_301_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_301__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_302_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_302__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_303_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_303__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_304_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_304__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_305_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_305__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_306_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_306__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_307_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_307__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_308_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_308__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_309_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_309__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_310_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_310__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_311_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_311__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_312_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_312__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_313_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_313__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_314_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_314__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_315_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_315__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_316_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_316__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_317_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_317__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_318_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_318__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_319_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_319__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_320_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_320__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_321_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_321__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_322_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_322__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_323_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_323__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_324_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_324__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_325_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_325__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_326_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_326__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_327_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_327__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_328_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_328__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_329_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_329__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_330_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_330__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_331_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_331__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_332_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_332__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_333_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_333__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_334_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_334__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_335_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_335__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_336_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_336__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_337_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_337__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_338_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_338__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_339_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_339__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_340_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_340__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_341_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_341__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_342_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_342__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_343_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_343__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_344_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_344__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_345_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_345__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_346_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_346__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_347_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_347__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_348_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_348__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_349_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_349__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_350_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_350__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_351_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_351__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_352_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_352__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_353_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_353__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_354_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_354__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_355_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_355__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_356_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_356__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_357_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_357__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_358_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_358__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_359_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_359__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_360_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_360__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_361_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_361__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_362_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_362__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_363_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_363__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_364_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_364__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_365_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_365__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_366_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_366__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_367_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_367__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_368_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_368__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_369_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_369__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_370_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_370__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_371_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_371__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_372_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_372__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_373_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_373__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_374_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_374__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_375_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_375__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_376_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_376__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_377_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_377__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_378_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_378__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_379_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_379__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_380_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_380__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_381_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_381__SFR_OFFS));
	
	//PHY: address_slice0_registers
	GEL_TextOut("   DDRSS_PHY_512_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_512__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_513_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_513__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_514_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_514__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_515_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_515__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_516_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_516__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_517_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_517__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_518_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_518__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_519_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_519__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_520_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_520__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_521_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_521__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_522_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_522__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_523_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_523__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_524_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_524__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_525_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_525__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_526_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_526__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_527_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_527__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_528_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_528__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_529_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_529__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_530_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_530__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_531_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_531__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_532_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_532__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_533_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_533__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_534_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_534__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_535_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_535__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_536_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_536__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_537_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_537__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_538_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_538__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_539_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_539__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_540_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_540__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_541_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_541__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_542_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_542__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_543_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_543__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_544_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_544__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_545_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_545__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_546_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_546__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_547_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_547__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_548_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_548__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_549_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_549__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_550_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_550__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_551_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_551__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_552_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_552__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_553_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_553__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_554_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_554__SFR_OFFS));
	
	//PHY: address_slice1_registers
	GEL_TextOut("   DDRSS_PHY_768_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_768__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_769_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_769__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_770_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_770__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_771_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_771__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_772_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_772__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_773_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_773__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_774_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_774__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_775_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_775__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_776_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_776__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_777_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_777__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_778_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_778__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_779_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_779__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_780_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_780__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_781_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_781__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_782_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_782__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_783_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_783__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_784_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_784__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_785_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_785__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_786_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_786__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_787_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_787__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_788_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_788__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_789_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_789__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_790_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_790__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_791_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_791__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_792_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_792__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_793_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_793__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_794_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_794__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_795_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_795__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_796_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_796__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_797_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_797__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_798_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_798__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_799_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_799__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_800_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_800__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_801_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_801__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_802_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_802__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_803_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_803__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_804_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_804__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_805_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_805__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_806_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_806__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_807_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_807__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_808_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_808__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_809_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_809__SFR_OFFS));
	GEL_TextOut("   DDRSS_PHY_810_DATA  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_810__SFR_OFFS));
	
	//PHY: address_slice2_registers
	GEL_TextOut("  DDRSS_PHY_1024_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1024__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1025_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1025__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1026_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1026__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1027_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1027__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1028_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1028__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1029_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1029__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1030_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1030__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1031_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1031__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1032_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1032__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1033_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1033__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1034_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1034__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1035_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1035__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1036_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1036__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1037_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1037__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1038_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1038__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1039_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1039__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1040_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1040__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1041_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1041__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1042_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1042__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1043_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1043__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1044_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1044__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1045_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1045__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1046_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1046__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1047_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1047__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1048_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1048__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1049_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1049__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1050_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1050__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1051_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1051__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1052_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1052__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1053_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1053__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1054_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1054__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1055_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1055__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1056_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1056__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1057_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1057__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1058_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1058__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1059_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1059__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1060_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1060__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1061_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1061__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1062_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1062__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1063_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1063__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1064_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1064__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1065_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1065__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1066_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1066__SFR_OFFS));
	
	//PHY: ddrphy_registers
	GEL_TextOut("  DDRSS_PHY_1280_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1280__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1281_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1281__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1282_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1282__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1283_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1283__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1284_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1284__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1285_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1285__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1286_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1286__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1287_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1287__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1288_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1288__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1289_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1289__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1290_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1290__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1291_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1291__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1292_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1292__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1293_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1293__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1294_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1294__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1295_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1295__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1296_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1296__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1297_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1297__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1298_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1298__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1299_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1299__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1300_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1300__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1301_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1301__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1302_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1302__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1303_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1303__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1304_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1304__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1305_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1305__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1306_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1306__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1307_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1307__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1308_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1308__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1309_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1309__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1310_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1310__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1311_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1311__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1312_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1312__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1313_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1313__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1314_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1314__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1315_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1315__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1316_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1316__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1317_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1317__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1318_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1318__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1319_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1319__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1320_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1320__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1321_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1321__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1322_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1322__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1323_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1323__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1324_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1324__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1325_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1325__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1326_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1326__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1327_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1327__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1328_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1328__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1329_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1329__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1330_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1330__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1331_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1331__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1332_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1332__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1333_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1333__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1334_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1334__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1335_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1335__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1336_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1336__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1337_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1337__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1338_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1338__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1339_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1339__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1340_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1340__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1341_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1341__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1342_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1342__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1343_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1343__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1344_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1344__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1345_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1345__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1346_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1346__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1347_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1347__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1348_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1348__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1349_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1349__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1350_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1350__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1351_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1351__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1352_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1352__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1353_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1353__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1354_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1354__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1355_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1355__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1356_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1356__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1357_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1357__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1358_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1358__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1359_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1359__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1360_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1360__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1361_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1361__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1362_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1362__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1363_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1363__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1364_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1364__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1365_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1365__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1366_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1366__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1367_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1367__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1368_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1368__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1369_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1369__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1370_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1370__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1371_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1371__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1372_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1372__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1373_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1373__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1374_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1374__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1375_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1375__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1376_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1376__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1377_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1377__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1378_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1378__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1379_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1379__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1380_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1380__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1381_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1381__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1382_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1382__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1383_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1383__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1384_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1384__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1385_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1385__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1386_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1386__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1387_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1387__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1388_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1388__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1389_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1389__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1390_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1390__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1391_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1391__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1392_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1392__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1393_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1393__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1394_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1394__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1395_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1395__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1396_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1396__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1397_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1397__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1398_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1398__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1399_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1399__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1400_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1400__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1401_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1401__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1402_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1402__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1403_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1403__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1404_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1404__SFR_OFFS));
	GEL_TextOut("  DDRSS_PHY_1405_DATA   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1405__SFR_OFFS));
}


hotmenu AM24_DDRSS_SS_RegDump()   
{
	// DDR Subsystem registers
	GEL_TextOut(" DDRSS: Subsystem ID and Revision Register (offset 0x000)          = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x000));
	GEL_TextOut(" DDRSS: Subsystem Control Register (offset 0x004)                  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x004));
	GEL_TextOut(" DDRSS: VBUSM2AXI Control Register (offset 0x020)                  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x020));
	GEL_TextOut(" DDRSS: VBUSM2AXI Range 1 Match Register (offset 0x024)            = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x024));
	GEL_TextOut(" DDRSS: VBUSM2AXI Range 2 Match Register (offset 0x028)            = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x028));
	GEL_TextOut(" DDRSS: VBUSM2AXI Range 3 Match Register (offset 0x02C)            = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x02C));
	GEL_TextOut(" DDRSS: VBUSM2AXI Default Priority Mapping Register (offset 0x030) = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x030));
	GEL_TextOut(" DDRSS: VBUSM2AXI Range 1 Priority Map Register (offset 0x034)     = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x034));
	GEL_TextOut(" DDRSS: VBUSM2AXI Range 2 Priority Map Register (offset 0x038)     = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x038));
	GEL_TextOut(" DDRSS: VBUSM2AXI Range 3 Priority Map Register (offset 0x03C)     = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x03C));
	GEL_TextOut(" DDRSS: VBUSM2AXI Address Error Log 1 Register (offset 0x070)      = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x070));
	GEL_TextOut(" DDRSS: VBUSM2AXI Address Error Log 2 Register (offset 0x074)      = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x074));
	GEL_TextOut(" DDRSS: VBUSM2AXI Bus Timeout Register (offset 0x09C)              = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x09C));
	GEL_TextOut(" DDRSS: VBUSM2AXI Interrupt Raw Status Register (offset 0x0A0)     = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x0A0));
	GEL_TextOut(" DDRSS: VBUSM2AXI Interrupt Status Register (offset 0x0A4)         = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x0A4));
	GEL_TextOut(" DDRSS: VBUSM2AXI Interrupt Enable Set Register (offset 0x0A8)     = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x0A8));
	GEL_TextOut(" DDRSS: VBUSM2AXI Interrupt Enable Clear Register (offset 0x0AC)   = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x0AC));
	GEL_TextOut(" DDRSS: VBUSM2AXI End of Interrupt Register (offset 0x0B0)         = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x0B0));
	GEL_TextOut(" DDRSS: Performance Counter Select Register (offset 0x100)         = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x100));
	GEL_TextOut(" DDRSS: Performance Counter 1 Register (offset 0x104)              = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x104));
	GEL_TextOut(" DDRSS: Performance Counter 2 Register (offset 0x108)              = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x108));
	GEL_TextOut(" DDRSS: Performance Counter 3 Register (offset 0x10C)              = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x10C));
	GEL_TextOut(" DDRSS: Performance Counter 4 Register (offset 0x110)              = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x110));
	GEL_TextOut(" DDRSS: ECC Control Register (offset 0x120)                        = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x120));
	GEL_TextOut(" DDRSS: ECC Cache RouteID Index Register (offset 0x124)            = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x124));
	GEL_TextOut(" DDRSS: ECC Cache RouteID Value Register (offset 0x128)            = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x128));
	GEL_TextOut(" DDRSS: ECC Range 0 Start Address Register (offset 0x130)          = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x130));
	GEL_TextOut(" DDRSS: ECC Range 0 End Address Register (offset 0x134)            = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x134));
	GEL_TextOut(" DDRSS: ECC Range 1 Start Address Register (offset 0x138)          = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x138));
	GEL_TextOut(" DDRSS: ECC Range 1 End Address Register (offset 0x13C)            = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x13C));
	GEL_TextOut(" DDRSS: ECC Range 2 Start Address Register (offset 0x140)          = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x140));
	GEL_TextOut(" DDRSS: ECC Range 2 End Address Register (offset 0x144)            = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x144));
	GEL_TextOut(" DDRSS: ECC 1-Bit Error Count Register (offset 0x150)              = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x150));
	GEL_TextOut(" DDRSS: ECC 1-Bit Error Threshold Register (offset 0x154)          = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x154));
	GEL_TextOut(" DDRSS: ECC 1-Bit Error Address Log Register (offset 0x158)        = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x158));
	GEL_TextOut(" DDRSS: ECC 1-Bit Error Mask Log Register (offset 0x15C)           = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x15C));
	GEL_TextOut(" DDRSS: ECC 2-Bit Error Address Log Register (offset 0x160)        = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x160));
	GEL_TextOut(" DDRSS: ECC 2-Bit Error Mask Log Register (offset 0x164)           = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x164));
	GEL_TextOut(" DDRSS: PHY Test Control 1 Register (offset 0x184)                 = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x184));
	GEL_TextOut(" DDRSS: PHY Test Control 2 Register (offset 0x188)                 = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x188));
	GEL_TextOut(" DDRSS: PHY Test Control 3 Register (offset 0x18C)                 = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x18C));
	GEL_TextOut(" DDRSS: PHY Test Control 4 Register (offset 0x190)                 = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x190));
	GEL_TextOut(" DDRSS: PHY Test Control 5 Register (offset 0x194)                 = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x194));
	GEL_TextOut(" DDRSS: PHY Test Control 6 Register (offset 0x198)                 = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x198));
	GEL_TextOut(" DDRSS: PHY Test Control 7 Register (offset 0x19C)                 = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x19C));
	GEL_TextOut(" DDRSS: PHY Test Control 8 Register (offset 0x1A0)                 = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x1A0));
	GEL_TextOut(" DDRSS: PHY Test Control 9 Register (offset 0x1A4)                 = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x1A4));
	GEL_TextOut(" DDRSS: PHY Test Status 1 Register (offset 0x1C0)                  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x1C0));
	GEL_TextOut(" DDRSS: PHY Test Status 2 Register (offset 0x1C4)                  = %x\n",,,,,HW_RD_REG32(AM24_DDRSS_SS_BASE + 0x1C4));
}
