

================================================================
== Vitis HLS Report for 'local_memset'
================================================================
* Date:           Fri May 30 23:25:08 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.398 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       17|  24.000 ns|  0.136 us|    3|   17|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%e_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %e" [data/benchmarks/sha/sha.c:58]   --->   Operation 3 'read' 'e_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%n_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %n" [data/benchmarks/sha/sha.c:58]   --->   Operation 4 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %n_read, i32 6" [data/benchmarks/sha/sha.c:58]   --->   Operation 5 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.70ns)   --->   "%sub_ln58 = sub i7 0, i7 %n_read" [data/benchmarks/sha/sha.c:58]   --->   Operation 6 'sub' 'sub_ln58' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln58_1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %sub_ln58, i32 2, i32 6" [data/benchmarks/sha/sha.c:58]   --->   Operation 7 'partselect' 'trunc_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i5 %trunc_ln58_1" [data/benchmarks/sha/sha.c:58]   --->   Operation 8 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i30 %sext_ln58" [data/benchmarks/sha/sha.c:58]   --->   Operation 9 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.86ns)   --->   "%sub_ln58_1 = sub i31 0, i31 %zext_ln58" [data/benchmarks/sha/sha.c:58]   --->   Operation 10 'sub' 'sub_ln58_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln58_2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %n_read, i32 2, i32 6" [data/benchmarks/sha/sha.c:58]   --->   Operation 11 'partselect' 'trunc_ln58_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i5 %trunc_ln58_2" [data/benchmarks/sha/sha.c:58]   --->   Operation 12 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i30 %sext_ln58_1" [data/benchmarks/sha/sha.c:58]   --->   Operation 13 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.25ns)   --->   "%m = select i1 %tmp, i31 %sub_ln58_1, i31 %zext_ln58_1" [data/benchmarks/sha/sha.c:58]   --->   Operation 14 'select' 'm' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [2/2] (1.57ns)   --->   "%call_ln58 = call void @local_memset_Pipeline_local_memset_label1, i31 %m, i4 %e_read, i32 %sha_info_data" [data/benchmarks/sha/sha.c:58]   --->   Operation 15 'call' 'call_ln58' <Predicate = true> <Delay = 1.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln58 = call void @local_memset_Pipeline_local_memset_label1, i31 %m, i4 %e_read, i32 %sha_info_data" [data/benchmarks/sha/sha.c:58]   --->   Operation 16 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [data/benchmarks/sha/sha.c:69]   --->   Operation 17 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.398ns
The critical path consists of the following:
	wire read operation ('n_read', data/benchmarks/sha/sha.c:58) on port 'n' (data/benchmarks/sha/sha.c:58) [5]  (0.000 ns)
	'sub' operation 7 bit ('sub_ln58', data/benchmarks/sha/sha.c:58) [7]  (0.706 ns)
	'sub' operation 31 bit ('sub_ln58_1', data/benchmarks/sha/sha.c:58) [11]  (0.868 ns)
	'select' operation 31 bit ('m', data/benchmarks/sha/sha.c:58) [15]  (0.251 ns)
	'call' operation 0 bit ('call_ln58', data/benchmarks/sha/sha.c:58) to 'local_memset_Pipeline_local_memset_label1' [16]  (1.573 ns)

 <State 2>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
