================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 832          | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 324          | user unroll pragmas are applied                                                        |
|               | (2) simplification          | 291          | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  | 235          | user inline pragmas are applied                                                        |
|               | (4) simplification          | 235          | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 220          | user array partition pragmas are applied                                               |
|               | (2) simplification          | 220          | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  | 220          | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           | 220          | apply array reshape pragmas                                                            |
|               | (5) access patterns         | 221          | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     | 221          | loop and instruction simplification                                                    |
|               | (2) parallelization         | 220          | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         | 220          | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          | 220          | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                | 254          | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           | 390          | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+----------------------+--------------+--------------+---------------+--------------+-------------+---------------+
| Function             | Location     | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+----------------------+--------------+--------------+---------------+--------------+-------------+---------------+
| + alv_MIMD           | core.cpp:264 | 832          | 235           | 221          | 220         | 390           |
|  + operation         | core.cpp:122 |  53          |  17           |  17          |  17         |  32           |
|     load_op          | core.cpp:73  |  24          |               |              |             |               |
|     store_op         | core.cpp:109 |  26          |               |              |             |               |
|  + data_exe_wb       | core.cpp:238 | 261          |  67           |  67          |  67         | 124           |
|     load_data_a      | core.cpp:49  |  24          |               |              |             |               |
|     load_data_b      | core.cpp:60  |  24          |               |              |             |               |
|     execute          | core.cpp:154 | 182          |               |              |             |               |
|     write_back       | core.cpp:216 |  26          |               |              |             |               |
|  + op_data_exe_wb    | core.cpp:252 | 315          |  83           |  83          |  83         | 155           |
|   + load_data_and_op | core.cpp:131 |  76          |               |              |             |               |
|      load_op         | core.cpp:73  |  24          |               |              |             |               |
|      load_data_a     | core.cpp:49  |  24          |               |              |             |               |
|      load_data_b     | core.cpp:60  |  24          |               |              |             |               |
|     store_op         | core.cpp:109 |  26          |               |              |             |               |
|     execute          | core.cpp:154 | 182          |               |              |             |               |
|     write_back       | core.cpp:216 |  26          |               |              |             |               |
|    reset             | core.cpp:13  | 106          |               |              |             |               |
+----------------------+--------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


