{"vcs1":{"timestamp_begin":1746608923.592317078, "rt":0.61, "ut":0.10, "st":0.04}}
{"vcselab":{"timestamp_begin":1746608924.241960095, "rt":0.49, "ut":0.14, "st":0.04}}
{"link":{"timestamp_begin":1746608924.776680813, "rt":0.27, "ut":0.06, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746608923.450260456}
{"VCS_COMP_START_TIME": 1746608923.450260456}
{"VCS_COMP_END_TIME": 1746608925.137060094}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 264028}}
{"vcselab": {"peak_mem": 140140}}
