############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite "puf_axi_interface" challenge1axi
set_directive_interface -mode s_axilite "puf_axi_interface" challenge2axi
set_directive_interface -mode s_axilite "puf_axi_interface" responseaxi
set_directive_interface -mode s_axilite "puf_axi_interface" tuneraxi
set_directive_interface -mode s_axilite "puf_axi_interface" output1axi
set_directive_interface -mode s_axilite "puf_axi_interface" output2axi
set_directive_interface -mode s_axilite "puf_axi_interface" startaxi
set_directive_interface -mode s_axilite "puf_axi_interface_v2" challenge1axi
set_directive_interface -mode s_axilite "puf_axi_interface_v2" challenge2axi
set_directive_interface -mode s_axilite "puf_axi_interface_v2" responseaxi
set_directive_interface -mode s_axilite "puf_axi_interface_v2" tuneraxi
set_directive_interface -mode s_axilite "puf_axi_interface_v2" output1axi
set_directive_interface -mode s_axilite "puf_axi_interface_v2" output2axi
set_directive_interface -mode s_axilite "puf_axi_interface_v2" startaxi
