Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0a9f9e36199a4619a40234d902724ec7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab1s_tb_vhd_behav xil_defaultlib.lab1s_tb_vhd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.NAND2 [nand2_default]
Compiling architecture structural of entity xil_defaultlib.LFDetector_structural [lfdetector_structural_default]
Compiling architecture structure of entity xil_defaultlib.lab1s_tb_vhd
Built simulation snapshot lab1s_tb_vhd_behav
