{
    "name": "serialWishbone",
    "includedFiles": ["src/top.v", 
                        "verilog-uart/rtl/uart_rx.v", 
                        "verilog-uart/rtl/uart_tx.v", 
                        "verilog-uart/rtl/uart.v",
                        "blinktLEDBar/sendRegAXIS.sv",
                        "blinktLEDBar/blinktLEDBar.sv",
                        "verilog-wishbone/rtl/axis_wb_master.v",
                        "verilog-wishbone/rtl/arbiter.v",
                        "verilog-wishbone/rtl/priority_encoder.v",
                        "src/gen_mux_wb.sv",
                        "src/middle.v",
                        "tang9kleds/wb_leds.sv"
                    ],
    "constraintsFile": "tangnano9k.cst",
    "top": "top"
}