INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jan 10 17:13:06 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.089ns  (required time - arrival time)
  Source:                 buffer8/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buffer40/fifo/Memory_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 0.928ns (24.253%)  route 2.898ns (75.747%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 5.147 - 4.000 ) 
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=614, unset)          1.280     1.280    buffer8/control/clk
    SLICE_X15Y113        FDRE                                         r  buffer8/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.223     1.503 r  buffer8/control/fullReg_reg/Q
                         net (fo=36, routed)          0.373     1.876    buffer8/control/fullReg_reg_0
    SLICE_X14Y114        LUT3 (Prop_lut3_I1_O)        0.043     1.919 r  buffer8/control/out_storeAddr[0]_INST_0_i_2/O
                         net (fo=12, routed)          0.212     2.132    buffer8/control/buffer8_outs[0]
    SLICE_X13Y114        LUT6 (Prop_lut6_I2_O)        0.043     2.175 f  buffer8/control/Memory[0][2]_i_1__1/O
                         net (fo=8, routed)           0.278     2.453    buffer40/fifo/D[0]
    SLICE_X13Y116        LUT5 (Prop_lut5_I0_O)        0.043     2.496 f  buffer40/fifo/result0_carry_i_9__0/O
                         net (fo=2, routed)           0.105     2.601    buffer40/fifo/result0_carry_i_9__0_n_0
    SLICE_X13Y116        LUT6 (Prop_lut6_I5_O)        0.043     2.644 r  buffer40/fifo/result0_carry_i_2__0/O
                         net (fo=1, routed)           0.370     3.014    cmpi1/DI[0]
    SLICE_X13Y113        CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.275     3.289 f  cmpi1/result0_carry/CO[2]
                         net (fo=11, routed)          0.521     3.810    buffer40/fifo/CO[0]
    SLICE_X13Y115        LUT6 (Prop_lut6_I5_O)        0.129     3.939 r  buffer40/fifo/dataReg[5]_i_3__1_comp/O
                         net (fo=14, routed)          0.131     4.070    buffer40/fifo/fullReg_reg
    SLICE_X13Y115        LUT6 (Prop_lut6_I4_O)        0.043     4.113 r  buffer40/fifo/transmitValue_i_2__4/O
                         net (fo=6, routed)           0.260     4.373    buffer40/fifo/transmitValue_reg
    SLICE_X14Y116        LUT6 (Prop_lut6_I5_O)        0.043     4.416 r  buffer40/fifo/Tail[2]_i_2__1/O
                         net (fo=8, routed)           0.344     4.760    buffer40/fifo/WriteEn8_out
    SLICE_X14Y117        LUT4 (Prop_lut4_I2_O)        0.043     4.803 r  buffer40/fifo/Memory[1][6]_i_1__0/O
                         net (fo=5, routed)           0.303     5.106    buffer40/fifo/Memory[1]_1
    SLICE_X15Y116        FDRE                                         r  buffer40/fifo/Memory_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=614, unset)          1.147     5.147    buffer40/fifo/clk
    SLICE_X15Y116        FDRE                                         r  buffer40/fifo/Memory_reg[1][2]/C
                         clock pessimism              0.107     5.254    
                         clock uncertainty           -0.035     5.219    
    SLICE_X15Y116        FDRE (Setup_fdre_C_CE)      -0.201     5.018    buffer40/fifo/Memory_reg[1][2]
  -------------------------------------------------------------------
                         required time                          5.018    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                 -0.089    




