module counter(
  input clk,
  input rst,
  output reg [3:0] count
);

  // This module is a 4-bit synchronous counter with asynchronous reset

  // Assign count to register
  always @(posedge clk or rst)
    if(rst)
      count <= 4'b0000;
    else
      count <= count + 1;

endmodule