

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Thu Oct 24 10:48:03 2024

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Generated 25/07/2024 GMT
    15                           ; 
    16                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4520 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000FE0                     bsr             equ	4064
    49   000FE9                     fsr0            equ	4073
    50   000FEA                     fsr0h           equ	4074
    51   000FE9                     fsr0l           equ	4073
    52   000FE1                     fsr1            equ	4065
    53   000FE2                     fsr1h           equ	4066
    54   000FE1                     fsr1l           equ	4065
    55   000FD9                     fsr2            equ	4057
    56   000FDA                     fsr2h           equ	4058
    57   000FD9                     fsr2l           equ	4057
    58   000FEF                     indf0           equ	4079
    59   000FE7                     indf1           equ	4071
    60   000FDF                     indf2           equ	4063
    61   000FF2                     intcon          equ	4082
    62   000000                     nvmcon          equ	0
    63   000FF9                     pcl             equ	4089
    64   000FFA                     pclath          equ	4090
    65   000FFB                     pclatu          equ	4091
    66   000FEB                     plusw0          equ	4075
    67   000FE3                     plusw1          equ	4067
    68   000FDB                     plusw2          equ	4059
    69   000FED                     postdec0        equ	4077
    70   000FE5                     postdec1        equ	4069
    71   000FDD                     postdec2        equ	4061
    72   000FEE                     postinc0        equ	4078
    73   000FE6                     postinc1        equ	4070
    74   000FDE                     postinc2        equ	4062
    75   000FEC                     preinc0         equ	4076
    76   000FE4                     preinc1         equ	4068
    77   000FDC                     preinc2         equ	4060
    78   000FF3                     prod            equ	4083
    79   000FF4                     prodh           equ	4084
    80   000FF3                     prodl           equ	4083
    81   000FD8                     status          equ	4056
    82   000FF5                     tablat          equ	4085
    83   000FF6                     tblptr          equ	4086
    84   000FF7                     tblptrh         equ	4087
    85   000FF6                     tblptrl         equ	4086
    86   000FF8                     tblptru         equ	4088
    87   000FFD                     tosl            equ	4093
    88   000FE8                     wreg            equ	4072
    89   000F80                     PORTA           equ	3968	;# 
    90   000F81                     PORTB           equ	3969	;# 
    91   000F82                     PORTC           equ	3970	;# 
    92   000F83                     PORTD           equ	3971	;# 
    93   000F84                     PORTE           equ	3972	;# 
    94   000F89                     LATA            equ	3977	;# 
    95   000F8A                     LATB            equ	3978	;# 
    96   000F8B                     LATC            equ	3979	;# 
    97   000F8C                     LATD            equ	3980	;# 
    98   000F8D                     LATE            equ	3981	;# 
    99   000F92                     TRISA           equ	3986	;# 
   100   000F92                     DDRA            equ	3986	;# 
   101   000F93                     TRISB           equ	3987	;# 
   102   000F93                     DDRB            equ	3987	;# 
   103   000F94                     TRISC           equ	3988	;# 
   104   000F94                     DDRC            equ	3988	;# 
   105   000F95                     TRISD           equ	3989	;# 
   106   000F95                     DDRD            equ	3989	;# 
   107   000F96                     TRISE           equ	3990	;# 
   108   000F96                     DDRE            equ	3990	;# 
   109   000F9B                     OSCTUNE         equ	3995	;# 
   110   000F9D                     PIE1            equ	3997	;# 
   111   000F9E                     PIR1            equ	3998	;# 
   112   000F9F                     IPR1            equ	3999	;# 
   113   000FA0                     PIE2            equ	4000	;# 
   114   000FA1                     PIR2            equ	4001	;# 
   115   000FA2                     IPR2            equ	4002	;# 
   116   000FA6                     EECON1          equ	4006	;# 
   117   000FA7                     EECON2          equ	4007	;# 
   118   000FA8                     EEDATA          equ	4008	;# 
   119   000FA9                     EEADR           equ	4009	;# 
   120   000FAB                     RCSTA           equ	4011	;# 
   121   000FAB                     RCSTA1          equ	4011	;# 
   122   000FAC                     TXSTA           equ	4012	;# 
   123   000FAC                     TXSTA1          equ	4012	;# 
   124   000FAD                     TXREG           equ	4013	;# 
   125   000FAD                     TXREG1          equ	4013	;# 
   126   000FAE                     RCREG           equ	4014	;# 
   127   000FAE                     RCREG1          equ	4014	;# 
   128   000FAF                     SPBRG           equ	4015	;# 
   129   000FAF                     SPBRG1          equ	4015	;# 
   130   000FB0                     SPBRGH          equ	4016	;# 
   131   000FB1                     T3CON           equ	4017	;# 
   132   000FB2                     TMR3            equ	4018	;# 
   133   000FB2                     TMR3L           equ	4018	;# 
   134   000FB3                     TMR3H           equ	4019	;# 
   135   000FB4                     CMCON           equ	4020	;# 
   136   000FB5                     CVRCON          equ	4021	;# 
   137   000FB6                     ECCP1AS         equ	4022	;# 
   138   000FB6                     ECCPAS          equ	4022	;# 
   139   000FB7                     PWM1CON         equ	4023	;# 
   140   000FB7                     ECCP1DEL        equ	4023	;# 
   141   000FB8                     BAUDCON         equ	4024	;# 
   142   000FB8                     BAUDCTL         equ	4024	;# 
   143   000FBA                     CCP2CON         equ	4026	;# 
   144   000FBB                     CCPR2           equ	4027	;# 
   145   000FBB                     CCPR2L          equ	4027	;# 
   146   000FBC                     CCPR2H          equ	4028	;# 
   147   000FBD                     CCP1CON         equ	4029	;# 
   148   000FBE                     CCPR1           equ	4030	;# 
   149   000FBE                     CCPR1L          equ	4030	;# 
   150   000FBF                     CCPR1H          equ	4031	;# 
   151   000FC0                     ADCON2          equ	4032	;# 
   152   000FC1                     ADCON1          equ	4033	;# 
   153   000FC2                     ADCON0          equ	4034	;# 
   154   000FC3                     ADRES           equ	4035	;# 
   155   000FC3                     ADRESL          equ	4035	;# 
   156   000FC4                     ADRESH          equ	4036	;# 
   157   000FC5                     SSPCON2         equ	4037	;# 
   158   000FC6                     SSPCON1         equ	4038	;# 
   159   000FC7                     SSPSTAT         equ	4039	;# 
   160   000FC8                     SSPADD          equ	4040	;# 
   161   000FC9                     SSPBUF          equ	4041	;# 
   162   000FCA                     T2CON           equ	4042	;# 
   163   000FCB                     PR2             equ	4043	;# 
   164   000FCB                     MEMCON          equ	4043	;# 
   165   000FCC                     TMR2            equ	4044	;# 
   166   000FCD                     T1CON           equ	4045	;# 
   167   000FCE                     TMR1            equ	4046	;# 
   168   000FCE                     TMR1L           equ	4046	;# 
   169   000FCF                     TMR1H           equ	4047	;# 
   170   000FD0                     RCON            equ	4048	;# 
   171   000FD1                     WDTCON          equ	4049	;# 
   172   000FD2                     HLVDCON         equ	4050	;# 
   173   000FD2                     LVDCON          equ	4050	;# 
   174   000FD3                     OSCCON          equ	4051	;# 
   175   000FD5                     T0CON           equ	4053	;# 
   176   000FD6                     TMR0            equ	4054	;# 
   177   000FD6                     TMR0L           equ	4054	;# 
   178   000FD7                     TMR0H           equ	4055	;# 
   179   000FD8                     STATUS          equ	4056	;# 
   180   000FD9                     FSR2            equ	4057	;# 
   181   000FD9                     FSR2L           equ	4057	;# 
   182   000FDA                     FSR2H           equ	4058	;# 
   183   000FDB                     PLUSW2          equ	4059	;# 
   184   000FDC                     PREINC2         equ	4060	;# 
   185   000FDD                     POSTDEC2        equ	4061	;# 
   186   000FDE                     POSTINC2        equ	4062	;# 
   187   000FDF                     INDF2           equ	4063	;# 
   188   000FE0                     BSR             equ	4064	;# 
   189   000FE1                     FSR1            equ	4065	;# 
   190   000FE1                     FSR1L           equ	4065	;# 
   191   000FE2                     FSR1H           equ	4066	;# 
   192   000FE3                     PLUSW1          equ	4067	;# 
   193   000FE4                     PREINC1         equ	4068	;# 
   194   000FE5                     POSTDEC1        equ	4069	;# 
   195   000FE6                     POSTINC1        equ	4070	;# 
   196   000FE7                     INDF1           equ	4071	;# 
   197   000FE8                     WREG            equ	4072	;# 
   198   000FE9                     FSR0            equ	4073	;# 
   199   000FE9                     FSR0L           equ	4073	;# 
   200   000FEA                     FSR0H           equ	4074	;# 
   201   000FEB                     PLUSW0          equ	4075	;# 
   202   000FEC                     PREINC0         equ	4076	;# 
   203   000FED                     POSTDEC0        equ	4077	;# 
   204   000FEE                     POSTINC0        equ	4078	;# 
   205   000FEF                     INDF0           equ	4079	;# 
   206   000FF0                     INTCON3         equ	4080	;# 
   207   000FF1                     INTCON2         equ	4081	;# 
   208   000FF2                     INTCON          equ	4082	;# 
   209   000FF3                     PROD            equ	4083	;# 
   210   000FF3                     PRODL           equ	4083	;# 
   211   000FF4                     PRODH           equ	4084	;# 
   212   000FF5                     TABLAT          equ	4085	;# 
   213   000FF6                     TBLPTR          equ	4086	;# 
   214   000FF6                     TBLPTRL         equ	4086	;# 
   215   000FF7                     TBLPTRH         equ	4087	;# 
   216   000FF8                     TBLPTRU         equ	4088	;# 
   217   000FF9                     PCLAT           equ	4089	;# 
   218   000FF9                     PC              equ	4089	;# 
   219   000FF9                     PCL             equ	4089	;# 
   220   000FFA                     PCLATH          equ	4090	;# 
   221   000FFB                     PCLATU          equ	4091	;# 
   222   000FFC                     STKPTR          equ	4092	;# 
   223   000FFD                     TOS             equ	4093	;# 
   224   000FFD                     TOSL            equ	4093	;# 
   225   000FFE                     TOSH            equ	4094	;# 
   226   000FFF                     TOSU            equ	4095	;# 
   227                           
   228                           ; #config settings
   229                           
   230                           	psect	cinit
   231   0006B6                     __pcinit:
   232                           	callstack 0
   233   0006B6                     start_initialization:
   234                           	callstack 0
   235   0006B6                     __initialization:
   236                           	callstack 0
   237   0006B6                     end_of_initialization:
   238                           	callstack 0
   239   0006B6                     __end_of__initialization:
   240                           	callstack 0
   241   0006B6  0100               	movlb	0
   242   0006B8  EF4A  F003         	goto	_main	;jump to C main() function
   243                           
   244                           	psect	cstackCOMRAM
   245   000001                     __pcstackCOMRAM:
   246                           	callstack 0
   247   000001                     ?_multi_signed:
   248   000001                     _multi_signed$1:
   249                           	callstack 0
   250   000001                     main@res:
   251                           	callstack 0
   252   000001                     
   253                           ; 1 bytes @ 0x0
   254   000001                     	ds	2
   255   000003                     main@a:
   256                           	callstack 0
   257                           
   258                           ; 1 bytes @ 0x2
   259   000003                     	ds	1
   260   000004                     main@b:
   261                           	callstack 0
   262                           
   263                           ; 1 bytes @ 0x3
   264   000004                     	ds	1
   265                           
   266 ;;
   267 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   268 ;;
   269 ;; *************** function _main *****************
   270 ;; Defined at:
   271 ;;		line 4 in file "bonus.c"
   272 ;; Parameters:    Size  Location     Type
   273 ;;		None
   274 ;; Auto vars:     Size  Location     Type
   275 ;;  res             2    0[COMRAM] volatile unsigned int 
   276 ;;  b               1    3[COMRAM] volatile unsigned char 
   277 ;;  a               1    2[COMRAM] volatile unsigned char 
   278 ;; Return value:  Size  Location     Type
   279 ;;                  1    wreg      void 
   280 ;; Registers used:
   281 ;;		wreg, fsr0l, fsr0h, fsr1l, fsr1h, fsr1l, fsr1h, fsr2l, fsr2h, bsr, status,2, status,0, pcl, pclath, pclatu, btemp, b
      +temp+1, btemp+2, btemp+3, btemp+4, btemp+5, btemp+6, btemp+7, btemp+8, btemp+9, btemp+10, btemp+11, btemp+12, btemp+13, 
      +btemp+14, btemp+15, btemp+16, btemp+17, btemp+18, btemp+19, btemp+20, btemp+21, btemp+22, btemp+23, btemp+24, btemp+25, 
      +btemp+26, btemp+27, btemp+28, btemp+29, btemp+30, btemp+31, tosl, structret, tblptrl, tblptrh, tblptru, prodl, prodh, cs
      +tack
   282 ;; Tracked objects:
   283 ;;		On entry : 0/0
   284 ;;		On exit  : 0/0
   285 ;;		Unchanged: 0/0
   286 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   287 ;;      Params:         0       0       0       0       0       0       0
   288 ;;      Locals:         4       0       0       0       0       0       0
   289 ;;      Temps:          0       0       0       0       0       0       0
   290 ;;      Totals:         4       0       0       0       0       0       0
   291 ;;Total ram usage:        4 bytes
   292 ;; Hardware stack levels required when called: 1
   293 ;; This function calls:
   294 ;;		_multi_signed
   295 ;; This function is called by:
   296 ;;		Startup code after reset
   297 ;; This function uses a non-reentrant model
   298 ;;
   299                           
   300                           	psect	text0
   301   000694                     __ptext0:
   302                           	callstack 0
   303   000694                     _main:
   304                           	callstack 30
   305   000694                     
   306                           ;bonus.c: 5:     volatile unsigned char a = -4;
   307   000694  0EFC               	movlw	252
   308   000696  6E03               	movwf	main@a^0,c	;volatile
   309                           
   310                           ;bonus.c: 6:     volatile unsigned char b = -20;
   311   000698  0EEC               	movlw	236
   312   00069A  6E04               	movwf	main@b^0,c	;volatile
   313   00069C                     
   314                           ;bonus.c: 7:     volatile unsigned int res = multi_signed(a,b);
   315   00069C  C004  F001         	movff	main@b,_multi_signed$1	;volatile
   316   0006A0  5003               	movf	main@a^0,w,c	;volatile
   317   0006A2  EC01  F003         	call	_multi_signed
   318   0006A6  C001  F001         	movff	?_multi_signed,main@res	;volatile
   319   0006AA  C002  F002         	movff	?_multi_signed+1,main@res+1	;volatile
   320   0006AE                     l7:
   321   0006AE  EF57  F003         	goto	l7
   322   0006B2  EF00  F000         	goto	start
   323   0006B6                     __end_of_main:
   324                           	callstack 0
   325                           
   326                           	psect	smallconst
   327   000600                     __psmallconst:
   328                           	callstack 0
   329   000600  00                 	db	0
   330   000601  00                 	db	0	; dummy byte at the end
   331   000000                     __activetblptr  equ	0
   332                           
   333                           	psect	rparam
   334   000001                     ___rparam_used  equ	1
   335   000000                     ___param_bank   equ	0
   336   000000                     __Lparam        equ	__Lrparam
   337   000000                     __Hparam        equ	__Hrparam
   338                           
   339                           	psect	idloc
   340                           
   341                           ;Config register IDLOC0 @ 0x200000
   342                           ;	unspecified, using default values
   343   200000                     	org	2097152
   344   200000  FF                 	db	255
   345                           
   346                           ;Config register IDLOC1 @ 0x200001
   347                           ;	unspecified, using default values
   348   200001                     	org	2097153
   349   200001  FF                 	db	255
   350                           
   351                           ;Config register IDLOC2 @ 0x200002
   352                           ;	unspecified, using default values
   353   200002                     	org	2097154
   354   200002  FF                 	db	255
   355                           
   356                           ;Config register IDLOC3 @ 0x200003
   357                           ;	unspecified, using default values
   358   200003                     	org	2097155
   359   200003  FF                 	db	255
   360                           
   361                           ;Config register IDLOC4 @ 0x200004
   362                           ;	unspecified, using default values
   363   200004                     	org	2097156
   364   200004  FF                 	db	255
   365                           
   366                           ;Config register IDLOC5 @ 0x200005
   367                           ;	unspecified, using default values
   368   200005                     	org	2097157
   369   200005  FF                 	db	255
   370                           
   371                           ;Config register IDLOC6 @ 0x200006
   372                           ;	unspecified, using default values
   373   200006                     	org	2097158
   374   200006  FF                 	db	255
   375                           
   376                           ;Config register IDLOC7 @ 0x200007
   377                           ;	unspecified, using default values
   378   200007                     	org	2097159
   379   200007  FF                 	db	255
   380                           
   381                           	psect	config
   382                           
   383                           ; Padding undefined space
   384   300000                     	org	3145728
   385   300000  FF                 	db	255
   386                           
   387                           ;Config register CONFIG1H @ 0x300001
   388                           ;	unspecified, using default values
   389                           ;	Oscillator Selection bits
   390                           ;	OSC = 0x7, unprogrammed default
   391                           ;	Fail-Safe Clock Monitor Enable bit
   392                           ;	FCMEN = 0x0, unprogrammed default
   393                           ;	Internal/External Oscillator Switchover bit
   394                           ;	IESO = 0x0, unprogrammed default
   395   300001                     	org	3145729
   396   300001  07                 	db	7
   397                           
   398                           ;Config register CONFIG2L @ 0x300002
   399                           ;	unspecified, using default values
   400                           ;	Power-up Timer Enable bit
   401                           ;	PWRT = 0x1, unprogrammed default
   402                           ;	Brown-out Reset Enable bits
   403                           ;	BOREN = 0x3, unprogrammed default
   404                           ;	Brown Out Reset Voltage bits
   405                           ;	BORV = 0x3, unprogrammed default
   406   300002                     	org	3145730
   407   300002  1F                 	db	31
   408                           
   409                           ;Config register CONFIG2H @ 0x300003
   410                           ;	unspecified, using default values
   411                           ;	Watchdog Timer Enable bit
   412                           ;	WDT = 0x1, unprogrammed default
   413                           ;	Watchdog Timer Postscale Select bits
   414                           ;	WDTPS = 0xF, unprogrammed default
   415   300003                     	org	3145731
   416   300003  1F                 	db	31
   417                           
   418                           ; Padding undefined space
   419   300004                     	org	3145732
   420   300004  FF                 	db	255
   421                           
   422                           ;Config register CONFIG3H @ 0x300005
   423                           ;	unspecified, using default values
   424                           ;	CCP2 MUX bit
   425                           ;	CCP2MX = 0x1, unprogrammed default
   426                           ;	PORTB A/D Enable bit
   427                           ;	PBADEN = 0x1, unprogrammed default
   428                           ;	Low-Power Timer1 Oscillator Enable bit
   429                           ;	LPT1OSC = 0x0, unprogrammed default
   430                           ;	MCLR Pin Enable bit
   431                           ;	MCLRE = 0x1, unprogrammed default
   432   300005                     	org	3145733
   433   300005  83                 	db	131
   434                           
   435                           ;Config register CONFIG4L @ 0x300006
   436                           ;	unspecified, using default values
   437                           ;	Stack Full/Underflow Reset Enable bit
   438                           ;	STVREN = 0x1, unprogrammed default
   439                           ;	Single-Supply ICSP Enable bit
   440                           ;	LVP = 0x1, unprogrammed default
   441                           ;	Extended Instruction Set Enable bit
   442                           ;	XINST = 0x0, unprogrammed default
   443                           ;	Background Debugger Enable bit
   444                           ;	DEBUG = 0x1, unprogrammed default
   445   300006                     	org	3145734
   446   300006  85                 	db	133
   447                           
   448                           ; Padding undefined space
   449   300007                     	org	3145735
   450   300007  FF                 	db	255
   451                           
   452                           ;Config register CONFIG5L @ 0x300008
   453                           ;	unspecified, using default values
   454                           ;	Code Protection bit
   455                           ;	CP0 = 0x1, unprogrammed default
   456                           ;	Code Protection bit
   457                           ;	CP1 = 0x1, unprogrammed default
   458                           ;	Code Protection bit
   459                           ;	CP2 = 0x1, unprogrammed default
   460                           ;	Code Protection bit
   461                           ;	CP3 = 0x1, unprogrammed default
   462   300008                     	org	3145736
   463   300008  0F                 	db	15
   464                           
   465                           ;Config register CONFIG5H @ 0x300009
   466                           ;	unspecified, using default values
   467                           ;	Boot Block Code Protection bit
   468                           ;	CPB = 0x1, unprogrammed default
   469                           ;	Data EEPROM Code Protection bit
   470                           ;	CPD = 0x1, unprogrammed default
   471   300009                     	org	3145737
   472   300009  C0                 	db	192
   473                           
   474                           ;Config register CONFIG6L @ 0x30000A
   475                           ;	unspecified, using default values
   476                           ;	Write Protection bit
   477                           ;	WRT0 = 0x1, unprogrammed default
   478                           ;	Write Protection bit
   479                           ;	WRT1 = 0x1, unprogrammed default
   480                           ;	Write Protection bit
   481                           ;	WRT2 = 0x1, unprogrammed default
   482                           ;	Write Protection bit
   483                           ;	WRT3 = 0x1, unprogrammed default
   484   30000A                     	org	3145738
   485   30000A  0F                 	db	15
   486                           
   487                           ;Config register CONFIG6H @ 0x30000B
   488                           ;	unspecified, using default values
   489                           ;	Configuration Register Write Protection bit
   490                           ;	WRTC = 0x1, unprogrammed default
   491                           ;	Boot Block Write Protection bit
   492                           ;	WRTB = 0x1, unprogrammed default
   493                           ;	Data EEPROM Write Protection bit
   494                           ;	WRTD = 0x1, unprogrammed default
   495   30000B                     	org	3145739
   496   30000B  E0                 	db	224
   497                           
   498                           ;Config register CONFIG7L @ 0x30000C
   499                           ;	unspecified, using default values
   500                           ;	Table Read Protection bit
   501                           ;	EBTR0 = 0x1, unprogrammed default
   502                           ;	Table Read Protection bit
   503                           ;	EBTR1 = 0x1, unprogrammed default
   504                           ;	Table Read Protection bit
   505                           ;	EBTR2 = 0x1, unprogrammed default
   506                           ;	Table Read Protection bit
   507                           ;	EBTR3 = 0x1, unprogrammed default
   508   30000C                     	org	3145740
   509   30000C  0F                 	db	15
   510                           
   511                           ;Config register CONFIG7H @ 0x30000D
   512                           ;	unspecified, using default values
   513                           ;	Boot Block Table Read Protection bit
   514                           ;	EBTRB = 0x1, unprogrammed default
   515   30000D                     	org	3145741
   516   30000D  40                 	db	64
   517                           tosu	equ	0xFFF
   518                           tosh	equ	0xFFE
   519                           tosl	equ	0xFFD
   520                           stkptr	equ	0xFFC
   521                           pclatu	equ	0xFFB
   522                           pclath	equ	0xFFA
   523                           pcl	equ	0xFF9
   524                           tblptru	equ	0xFF8
   525                           tblptrh	equ	0xFF7
   526                           tblptrl	equ	0xFF6
   527                           tablat	equ	0xFF5
   528                           prodh	equ	0xFF4
   529                           prodl	equ	0xFF3
   530                           indf0	equ	0xFEF
   531                           postinc0	equ	0xFEE
   532                           postdec0	equ	0xFED
   533                           preinc0	equ	0xFEC
   534                           plusw0	equ	0xFEB
   535                           fsr0h	equ	0xFEA
   536                           fsr0l	equ	0xFE9
   537                           wreg	equ	0xFE8
   538                           indf1	equ	0xFE7
   539                           postinc1	equ	0xFE6
   540                           postdec1	equ	0xFE5
   541                           preinc1	equ	0xFE4
   542                           plusw1	equ	0xFE3
   543                           fsr1h	equ	0xFE2
   544                           fsr1l	equ	0xFE1
   545                           bsr	equ	0xFE0
   546                           indf2	equ	0xFDF
   547                           postinc2	equ	0xFDE
   548                           postdec2	equ	0xFDD
   549                           preinc2	equ	0xFDC
   550                           plusw2	equ	0xFDB
   551                           fsr2h	equ	0xFDA
   552                           fsr2l	equ	0xFD9
   553                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      4       4
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 4     4      0      48
                                              0 COMRAM     4     4      0
                       _multi_signed
 ---------------------------------------------------------------------------------
 (1) _multi_signed                                         2     0      2       1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _multi_signed

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM          127      0       0      0.0%
BITBANK0           128      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBIGSFR          128      0       0      0.0%
COMRAM             127      4       4      3.1%
BANK0              128      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BIGRAM            1535      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       4      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Thu Oct 24 10:48:03 2024

                      l7 06AE                        l8 06AE                      l690 0694  
                    l692 069C                     _main 0694                     start 0000  
           ___param_bank 0000                    ?_main 0001                    main@a 0003  
                  main@b 0004          __initialization 06B6             __end_of_main 06B6  
                 ??_main 0001            __activetblptr 0000                   isa$std 0001  
           __mediumconst 0000               __accesstop 0080  __end_of__initialization 06B6  
          ___rparam_used 0001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0600                  __pcinit 06B6  
                __ramtop 0600                  __ptext0 0694                  main@res 0001  
   end_of_initialization 06B6            ?_multi_signed 0001           ??_multi_signed 0001  
    start_initialization 06B6              __smallconst 0600           _multi_signed$1 0001  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
           _multi_signed 0602  
