Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov 29 13:49:20 2023
| Host         : gs21-06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.435        0.000                      0                42253        0.025        0.000                      0                42222        3.000        0.000                       0                 14107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk100_zed                       {0.000 5.000}      10.000          100.000         
  clk_100_design_2_clk_wiz_0_0   {0.000 5.000}      10.000          100.000         
  clk_25_design_2_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clk_50_design_2_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_design_2_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
clk_fpga_0                       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100_zed                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100_design_2_clk_wiz_0_0         2.435        0.000                      0                41008        0.025        0.000                      0                41008        3.750        0.000                       0                 13511  
  clk_25_design_2_clk_wiz_0_0         32.686        0.000                      0                  801        0.121        0.000                      0                  801       19.020        0.000                       0                   424  
  clk_50_design_2_clk_wiz_0_0         14.319        0.000                      0                  413        0.085        0.000                      0                  413        9.020        0.000                       0                   168  
  clkfbout_design_2_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25_design_2_clk_wiz_0_0   clk_100_design_2_clk_wiz_0_0        3.274        0.000                      0                  133        0.307        0.000                      0                  123  
clk_100_design_2_clk_wiz_0_0  clk_25_design_2_clk_wiz_0_0         8.612        0.000                      0                   21                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100_zed
  To Clock:  clk100_zed

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_zed
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100_zed }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_2_clk_wiz_0_0
  To Clock:  clk_100_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 0.642ns (9.295%)  route 6.265ns (90.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.731    -0.881    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X86Y35         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.363 f  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=42, routed)          5.677     5.314    design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_aresetn
    SLICE_X16Y23         LUT1 (Prop_lut1_I0_O)        0.124     5.438 r  design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe_inferred_i_1/O
                         net (fo=2, routed)           0.588     6.026    design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe
    SLICE_X17Y23         FDSE                                         r  design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.562     8.489    design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_aclk
    SLICE_X17Y23         FDSE                                         r  design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_reg/C
                         clock pessimism              0.476     8.965    
                         clock uncertainty           -0.074     8.890    
    SLICE_X17Y23         FDSE (Setup_fdse_C_S)       -0.429     8.461    design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_reg
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 0.608ns (9.310%)  route 5.923ns (90.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.724    -0.888    design_2_i/video_ctrl/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X85Y30         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          3.954     3.523    design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/lopt
    SLICE_X17Y30         LUT2 (Prop_lut2_I0_O)        0.152     3.675 r  design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_4/O
                         net (fo=17, routed)          1.969     5.643    design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y3          RAMB36E1                                     r  design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.528     8.454    design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.476     8.930    
                         clock uncertainty           -0.074     8.856    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.567     8.289    design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -5.643    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_awlen_reg_1_or_2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 0.580ns (8.938%)  route 5.909ns (91.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.724    -0.888    design_2_i/video_ctrl/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X85Y30         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          3.659     3.227    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X23Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.351 r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_b_INST_0/O
                         net (fo=92, routed)          2.250     5.601    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/SR[0]
    SLICE_X41Y36         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_awlen_reg_1_or_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.487     8.414    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X41Y36         FDRE                                         r  design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_awlen_reg_1_or_2_reg/C
                         clock pessimism              0.476     8.890    
                         clock uncertainty           -0.074     8.815    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429     8.386    design_2_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_awlen_reg_1_or_2_reg
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -5.601    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 0.642ns (9.249%)  route 6.299ns (90.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.731    -0.881    design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X86Y35         FDRE                                         r  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.363 f  design_2_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=42, routed)          5.677     5.314    design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_aresetn
    SLICE_X16Y23         LUT1 (Prop_lut1_I0_O)        0.124     5.438 r  design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe_inferred_i_1/O
                         net (fo=2, routed)           0.622     6.061    design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/out
    SLICE_X16Y23         FDRE                                         r  design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.562     8.489    design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X16Y23         FDRE                                         r  design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r_reg/C
                         clock pessimism              0.476     8.965    
                         clock uncertainty           -0.074     8.890    
    SLICE_X16Y23         FDRE (Setup_fdre_C_D)       -0.016     8.874    design_2_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r_reg
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 0.608ns (9.670%)  route 5.679ns (90.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.724    -0.888    design_2_i/video_ctrl/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X85Y30         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          3.954     3.523    design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/lopt
    SLICE_X17Y30         LUT2 (Prop_lut2_I0_O)        0.152     3.675 r  design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_4/O
                         net (fo=17, routed)          1.725     5.400    design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y4          RAMB36E1                                     r  design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.523     8.449    design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.476     8.925    
                         clock uncertainty           -0.074     8.851    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.567     8.284    design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                          -5.400    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.957ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 0.608ns (9.633%)  route 5.704ns (90.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.724    -0.888    design_2_i/video_ctrl/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X85Y30         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          3.954     3.523    design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/lopt
    SLICE_X17Y30         LUT2 (Prop_lut2_I0_O)        0.152     3.675 r  design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_4/O
                         net (fo=17, routed)          1.750     5.424    design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y1          RAMB36E1                                     r  design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.620     8.546    design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.476     9.022    
                         clock uncertainty           -0.074     8.948    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.567     8.381    design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  2.957    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/waddr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 0.610ns (9.940%)  route 5.527ns (90.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.724    -0.888    design_2_i/video_ctrl/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X85Y30         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          0.968     0.536    design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/ap_rst_n
    SLICE_X84Y34         LUT1 (Prop_lut1_I0_O)        0.154     0.690 r  design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=397, routed)         4.559     5.249    design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/SR[0]
    SLICE_X54Y19         FDRE                                         r  design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/waddr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.539     8.466    design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/ap_clk
    SLICE_X54Y19         FDRE                                         r  design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/waddr_reg[5]/C
                         clock pessimism              0.577     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X54Y19         FDRE (Setup_fdre_C_R)       -0.727     8.241    design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/waddr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.249    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/waddr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 0.610ns (9.940%)  route 5.527ns (90.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.724    -0.888    design_2_i/video_ctrl/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X85Y30         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          0.968     0.536    design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/ap_rst_n
    SLICE_X84Y34         LUT1 (Prop_lut1_I0_O)        0.154     0.690 r  design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=397, routed)         4.559     5.249    design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/SR[0]
    SLICE_X54Y19         FDRE                                         r  design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/waddr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.539     8.466    design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/ap_clk
    SLICE_X54Y19         FDRE                                         r  design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/waddr_reg[6]/C
                         clock pessimism              0.577     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X54Y19         FDRE (Setup_fdre_C_R)       -0.727     8.241    design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/waddr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.249    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/waddr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 0.610ns (9.940%)  route 5.527ns (90.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.724    -0.888    design_2_i/video_ctrl/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X85Y30         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          0.968     0.536    design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/ap_rst_n
    SLICE_X84Y34         LUT1 (Prop_lut1_I0_O)        0.154     0.690 r  design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=397, routed)         4.559     5.249    design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/SR[0]
    SLICE_X54Y19         FDRE                                         r  design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/waddr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.539     8.466    design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/ap_clk
    SLICE_X54Y19         FDRE                                         r  design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/waddr_reg[7]/C
                         clock pessimism              0.577     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X54Y19         FDRE (Setup_fdre_C_R)       -0.727     8.241    design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/waddr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.249    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 0.580ns (9.110%)  route 5.787ns (90.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.724    -0.888    design_2_i/video_ctrl/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X85Y30         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  design_2_i/video_ctrl/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          3.954     3.523    design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/lopt
    SLICE_X17Y30         LUT2 (Prop_lut2_I0_O)        0.124     3.647 r  design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_3/O
                         net (fo=17, routed)          1.832     5.479    design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X2Y4          RAMB36E1                                     r  design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.520     8.446    design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.476     8.922    
                         clock uncertainty           -0.074     8.848    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359     8.489    design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.489    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                  3.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][64]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.195%)  route 0.246ns (65.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.559    -0.620    design_2_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/aclk
    SLICE_X43Y42         FDRE                                         r  design_2_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  design_2_i/smartconnect_0/inst/switchboards/w_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][64]/Q
                         net (fo=1, routed)           0.246    -0.245    design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIC0
    SLICE_X50Y42         RAMD32                                       r  design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.822    -0.863    design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X50Y42         RAMD32                                       r  design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC/CLK
                         clock pessimism              0.502    -0.361    
    SLICE_X50Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091    -0.270    design_2_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMC
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][97]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.688%)  route 0.278ns (66.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.579    -0.600    design_2_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[2].inst_opipe_payld/aclk
    SLICE_X55Y51         FDRE                                         r  design_2_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_2_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe_reg[1][97]/Q
                         net (fo=1, routed)           0.278    -0.181    design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/DIA1
    SLICE_X58Y48         RAMD32                                       r  design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.851    -0.834    design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X58Y48         RAMD32                                       r  design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
                         clock pessimism              0.507    -0.327    
    SLICE_X58Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.207    design_2_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer_reg[1052]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.920%)  route 0.221ns (61.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.560    -0.619    design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aclk
    SLICE_X48Y47         FDRE                                         r  design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[27]/Q
                         net (fo=2, routed)           0.221    -0.256    design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/D[27]
    SLICE_X51Y44         FDRE                                         r  design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer_reg[1052]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.823    -0.862    design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/aclk
    SLICE_X51Y44         FDRE                                         r  design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer_reg[1052]/C
                         clock pessimism              0.502    -0.360    
    SLICE_X51Y44         FDRE (Hold_fdre_C_D)         0.072    -0.288    design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer_reg[1052]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer_reg[1053]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.548%)  route 0.225ns (61.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.560    -0.619    design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aclk
    SLICE_X48Y47         FDRE                                         r  design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_wdata_i_reg[28]/Q
                         net (fo=2, routed)           0.225    -0.253    design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/D[28]
    SLICE_X51Y44         FDRE                                         r  design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer_reg[1053]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.823    -0.862    design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/aclk
    SLICE_X51Y44         FDRE                                         r  design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer_reg[1053]/C
                         clock pessimism              0.502    -0.360    
    SLICE_X51Y44         FDRE (Hold_fdre_C_D)         0.075    -0.285    design_2_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer_reg[1053]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/last_pop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.900%)  route 0.202ns (52.100%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.544    -0.635    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X51Y72         FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[3]/Q
                         net (fo=5, routed)           0.202    -0.291    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg_reg[7]_0[3]
    SLICE_X49Y73         LUT5 (Prop_lut5_I1_O)        0.045    -0.246 r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.246    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo_n_28
    SLICE_X49Y73         FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/last_pop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.811    -0.874    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X49Y73         FDRE                                         r  design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/last_pop_reg[4]/C
                         clock pessimism              0.502    -0.372    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.092    -0.280    design_2_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/last_pop_reg[4]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.584    -0.595    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y48         FDRE                                         r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.217    -0.236    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD0
    SLICE_X62Y48         RAMD32                                       r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.852    -0.833    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X62Y48         RAMD32                                       r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
                         clock pessimism              0.251    -0.582    
    SLICE_X62Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.272    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.584    -0.595    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y48         FDRE                                         r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.217    -0.236    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD0
    SLICE_X62Y48         RAMD32                                       r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.852    -0.833    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X62Y48         RAMD32                                       r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
                         clock pessimism              0.251    -0.582    
    SLICE_X62Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.272    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.584    -0.595    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y48         FDRE                                         r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.217    -0.236    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD0
    SLICE_X62Y48         RAMD32                                       r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.852    -0.833    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X62Y48         RAMD32                                       r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
                         clock pessimism              0.251    -0.582    
    SLICE_X62Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.272    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.584    -0.595    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y48         FDRE                                         r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.217    -0.236    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD0
    SLICE_X62Y48         RAMD32                                       r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.852    -0.833    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X62Y48         RAMD32                                       r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
                         clock pessimism              0.251    -0.582    
    SLICE_X62Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.272    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_100_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.363%)  route 0.217ns (60.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.584    -0.595    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X63Y48         FDRE                                         r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=23, routed)          0.217    -0.236    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD0
    SLICE_X62Y48         RAMD32                                       r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.852    -0.833    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X62Y48         RAMD32                                       r  design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
                         clock pessimism              0.251    -0.582    
    SLICE_X62Y48         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.272    design_2_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y8      design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y8      design_2_i/im_load_mm_0/U0/im_load_mm_gmem_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y1      design_2_i/incrust_0/U0/pixel_1_fu_88_reg_rep_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      design_2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y45     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y45     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y45     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y48     design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y48     design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y48     design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y48     design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y48     design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y51     design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y51     design_2_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y44     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y44     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y44     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y44     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y44     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y44     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y44     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y44     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y44     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y44     design_2_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_design_2_clk_wiz_0_0
  To Clock:  clk_25_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.686ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.320ns (20.208%)  route 5.212ns (79.792%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.238     1.800    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X79Y16         LUT2 (Prop_lut2_I0_O)        0.152     1.952 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.243     3.196    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X85Y18         LUT2 (Prop_lut2_I0_O)        0.351     3.547 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.794     4.340    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X84Y18         LUT4 (Prop_lut4_I0_O)        0.361     4.701 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.937     5.639    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X81Y20         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.548    38.475    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X81Y20         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.577    39.051    
                         clock uncertainty           -0.095    38.957    
    SLICE_X81Y20         FDRE (Setup_fdre_C_R)       -0.632    38.325    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.325    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                 32.686    

Slack (MET) :             32.686ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.320ns (20.208%)  route 5.212ns (79.792%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.238     1.800    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X79Y16         LUT2 (Prop_lut2_I0_O)        0.152     1.952 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.243     3.196    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X85Y18         LUT2 (Prop_lut2_I0_O)        0.351     3.547 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.794     4.340    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X84Y18         LUT4 (Prop_lut4_I0_O)        0.361     4.701 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.937     5.639    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X81Y20         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.548    38.475    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X81Y20         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.577    39.051    
                         clock uncertainty           -0.095    38.957    
    SLICE_X81Y20         FDRE (Setup_fdre_C_R)       -0.632    38.325    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.325    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                 32.686    

Slack (MET) :             32.686ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.320ns (20.208%)  route 5.212ns (79.792%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.238     1.800    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X79Y16         LUT2 (Prop_lut2_I0_O)        0.152     1.952 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.243     3.196    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X85Y18         LUT2 (Prop_lut2_I0_O)        0.351     3.547 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.794     4.340    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X84Y18         LUT4 (Prop_lut4_I0_O)        0.361     4.701 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.937     5.639    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X81Y20         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.548    38.475    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X81Y20         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.577    39.051    
                         clock uncertainty           -0.095    38.957    
    SLICE_X81Y20         FDRE (Setup_fdre_C_R)       -0.632    38.325    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.325    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                 32.686    

Slack (MET) :             32.686ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.320ns (20.208%)  route 5.212ns (79.792%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.238     1.800    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X79Y16         LUT2 (Prop_lut2_I0_O)        0.152     1.952 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.243     3.196    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X85Y18         LUT2 (Prop_lut2_I0_O)        0.351     3.547 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.794     4.340    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X84Y18         LUT4 (Prop_lut4_I0_O)        0.361     4.701 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.937     5.639    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X81Y20         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.548    38.475    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X81Y20         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.577    39.051    
                         clock uncertainty           -0.095    38.957    
    SLICE_X81Y20         FDRE (Setup_fdre_C_R)       -0.632    38.325    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.325    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                 32.686    

Slack (MET) :             32.845ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 1.320ns (20.713%)  route 5.053ns (79.287%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.238     1.800    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X79Y16         LUT2 (Prop_lut2_I0_O)        0.152     1.952 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.243     3.196    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X85Y18         LUT2 (Prop_lut2_I0_O)        0.351     3.547 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.794     4.340    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X84Y18         LUT4 (Prop_lut4_I0_O)        0.361     4.701 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.778     5.479    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X81Y21         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.547    38.474    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X81Y21         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism              0.577    39.050    
                         clock uncertainty           -0.095    38.956    
    SLICE_X81Y21         FDRE (Setup_fdre_C_R)       -0.632    38.324    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.324    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                 32.845    

Slack (MET) :             32.845ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 1.320ns (20.713%)  route 5.053ns (79.287%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.238     1.800    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X79Y16         LUT2 (Prop_lut2_I0_O)        0.152     1.952 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.243     3.196    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X85Y18         LUT2 (Prop_lut2_I0_O)        0.351     3.547 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.794     4.340    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X84Y18         LUT4 (Prop_lut4_I0_O)        0.361     4.701 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.778     5.479    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X81Y21         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.547    38.474    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X81Y21         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/C
                         clock pessimism              0.577    39.050    
                         clock uncertainty           -0.095    38.956    
    SLICE_X81Y21         FDRE (Setup_fdre_C_R)       -0.632    38.324    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.324    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                 32.845    

Slack (MET) :             32.845ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 1.320ns (20.713%)  route 5.053ns (79.287%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.238     1.800    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X79Y16         LUT2 (Prop_lut2_I0_O)        0.152     1.952 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.243     3.196    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X85Y18         LUT2 (Prop_lut2_I0_O)        0.351     3.547 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.794     4.340    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X84Y18         LUT4 (Prop_lut4_I0_O)        0.361     4.701 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.778     5.479    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X81Y21         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.547    38.474    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X81Y21         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/C
                         clock pessimism              0.577    39.050    
                         clock uncertainty           -0.095    38.956    
    SLICE_X81Y21         FDRE (Setup_fdre_C_R)       -0.632    38.324    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.324    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                 32.845    

Slack (MET) :             32.845ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 1.320ns (20.713%)  route 5.053ns (79.287%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.238     1.800    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X79Y16         LUT2 (Prop_lut2_I0_O)        0.152     1.952 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.243     3.196    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X85Y18         LUT2 (Prop_lut2_I0_O)        0.351     3.547 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.794     4.340    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X84Y18         LUT4 (Prop_lut4_I0_O)        0.361     4.701 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.778     5.479    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X81Y21         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.547    38.474    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X81Y21         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/C
                         clock pessimism              0.577    39.050    
                         clock uncertainty           -0.095    38.956    
    SLICE_X81Y21         FDRE (Setup_fdre_C_R)       -0.632    38.324    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.324    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                 32.845    

Slack (MET) :             32.977ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 1.320ns (21.148%)  route 4.922ns (78.852%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.238     1.800    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X79Y16         LUT2 (Prop_lut2_I0_O)        0.152     1.952 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.243     3.196    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X85Y18         LUT2 (Prop_lut2_I0_O)        0.351     3.547 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.794     4.340    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X84Y18         LUT4 (Prop_lut4_I0_O)        0.361     4.701 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.647     5.348    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X81Y19         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.548    38.475    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X81Y19         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.577    39.051    
                         clock uncertainty           -0.095    38.957    
    SLICE_X81Y19         FDRE (Setup_fdre_C_R)       -0.632    38.325    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.325    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 32.977    

Slack (MET) :             32.977ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_design_2_clk_wiz_0_0 rise@40.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 1.320ns (21.148%)  route 4.922ns (78.852%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.475 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.238     1.800    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X79Y16         LUT2 (Prop_lut2_I0_O)        0.152     1.952 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=60, routed)          1.243     3.196    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1
    SLICE_X85Y18         LUT2 (Prop_lut2_I0_O)        0.351     3.547 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.794     4.340    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X84Y18         LUT4 (Prop_lut4_I0_O)        0.361     4.701 r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.647     5.348    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1
    SLICE_X81Y19         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    40.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.926 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.548    38.475    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X81Y19         FDRE                                         r  design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism              0.577    39.051    
                         clock uncertainty           -0.095    38.957    
    SLICE_X81Y19         FDRE (Setup_fdre_C_R)       -0.632    38.325    design_2_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.325    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 32.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.585    -0.594    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y10         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.397    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X81Y10         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.853    -0.832    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y10         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X81Y10         FDRE (Hold_fdre_C_D)         0.076    -0.518    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.586    -0.593    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X83Y9          FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.396    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X83Y9          FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.855    -0.830    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X83Y9          FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.237    -0.593    
    SLICE_X83Y9          FDRE (Hold_fdre_C_D)         0.076    -0.517    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.579    -0.600    design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X89Y29         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.403    design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X89Y29         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.845    -0.840    design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X89Y29         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.600    
    SLICE_X89Y29         FDRE (Hold_fdre_C_D)         0.075    -0.525    design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.608    -0.571    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X91Y10         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.374    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][5]
    SLICE_X91Y10         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.877    -0.808    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X91Y10         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.237    -0.571    
    SLICE_X91Y10         FDRE (Hold_fdre_C_D)         0.075    -0.496    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.586    -0.593    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X89Y11         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.396    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][7]
    SLICE_X89Y11         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.854    -0.831    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X89Y11         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.238    -0.593    
    SLICE_X89Y11         FDRE (Hold_fdre_C_D)         0.075    -0.518    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.586    -0.593    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X89Y10         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.396    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][8]
    SLICE_X89Y10         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.854    -0.831    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X89Y10         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.238    -0.593    
    SLICE_X89Y10         FDRE (Hold_fdre_C_D)         0.075    -0.518    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.586    -0.593    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X83Y9          FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.396    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X83Y9          FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.855    -0.830    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X83Y9          FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.237    -0.593    
    SLICE_X83Y9          FDRE (Hold_fdre_C_D)         0.075    -0.518    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.585    -0.594    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y10         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.397    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X81Y10         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.853    -0.832    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y10         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X81Y10         FDRE (Hold_fdre_C_D)         0.075    -0.519    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.586    -0.593    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y9          FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.396    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X81Y9          FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.854    -0.831    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y9          FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.238    -0.593    
    SLICE_X81Y9          FDRE (Hold_fdre_C_D)         0.075    -0.518    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.579    -0.600    design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X89Y29         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.392    design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/p_1_in
    SLICE_X89Y29         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.845    -0.840    design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X89Y29         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X89Y29         FDRE (Hold_fdre_C_D)         0.078    -0.522    design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X4Y4      design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    design_2_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X83Y26     design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X89Y29     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X89Y29     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X89Y29     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X89Y29     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X88Y28     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X88Y28     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X92Y29     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X92Y29     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y26     design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y28     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y28     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y28     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y28     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y28     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y28     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y28     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X92Y29     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X92Y29     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y26     design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y29     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y29     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y29     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y29     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y28     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y28     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y28     design_2_i/video_ctrl/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_design_2_clk_wiz_0_0
  To Clock:  clk_50_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.319ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/reg_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 1.080ns (20.985%)  route 4.067ns (79.015%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.866    -0.746    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X106Y53        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/reg_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y53        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/reg_value_reg[9]/Q
                         net (fo=3, routed)           1.106     0.816    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/p_0_in[1]
    SLICE_X108Y53        LUT4 (Prop_lut4_I0_O)        0.146     0.962 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_6/O
                         net (fo=2, routed)           0.871     1.833    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_6_n_1
    SLICE_X109Y53        LUT6 (Prop_lut6_I4_O)        0.328     2.161 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_1/O
                         net (fo=34, routed)          1.270     3.432    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_1_n_1
    SLICE_X107Y49        LUT4 (Prop_lut4_I0_O)        0.150     3.582 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_rep[5]_i_2/O
                         net (fo=2, routed)           0.819     4.401    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_rep[5]_i_2_n_1
    SLICE_X106Y49        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.698    18.625    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X106Y49        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[5]/C
                         clock pessimism              0.462    19.087    
                         clock uncertainty           -0.084    19.003    
    SLICE_X106Y49        FDRE (Setup_fdre_C_D)       -0.283    18.720    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[5]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                          -4.401    
  -------------------------------------------------------------------
                         slack                                 14.319    

Slack (MET) :             14.368ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/reg_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 1.080ns (21.046%)  route 4.052ns (78.954%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.613 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.866    -0.746    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X106Y53        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/reg_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y53        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/reg_value_reg[9]/Q
                         net (fo=3, routed)           1.106     0.816    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/p_0_in[1]
    SLICE_X108Y53        LUT4 (Prop_lut4_I0_O)        0.146     0.962 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_6/O
                         net (fo=2, routed)           0.869     1.831    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_6_n_1
    SLICE_X109Y53        LUT6 (Prop_lut6_I0_O)        0.328     2.159 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4/O
                         net (fo=6, routed)           0.682     2.841    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4_n_1
    SLICE_X108Y54        LUT2 (Prop_lut2_I0_O)        0.150     2.991 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr[28]_i_1/O
                         net (fo=28, routed)          1.395     4.386    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr[28]_i_1_n_1
    SLICE_X108Y50        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.687    18.613    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X108Y50        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[27]/C
                         clock pessimism              0.617    19.230    
                         clock uncertainty           -0.084    19.147    
    SLICE_X108Y50        FDRE (Setup_fdre_C_CE)      -0.393    18.754    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[27]
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                 14.368    

Slack (MET) :             14.368ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/reg_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 1.080ns (21.046%)  route 4.052ns (78.954%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.613 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.866    -0.746    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X106Y53        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/reg_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y53        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/reg_value_reg[9]/Q
                         net (fo=3, routed)           1.106     0.816    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/p_0_in[1]
    SLICE_X108Y53        LUT4 (Prop_lut4_I0_O)        0.146     0.962 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_6/O
                         net (fo=2, routed)           0.869     1.831    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_6_n_1
    SLICE_X109Y53        LUT6 (Prop_lut6_I0_O)        0.328     2.159 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4/O
                         net (fo=6, routed)           0.682     2.841    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_4_n_1
    SLICE_X108Y54        LUT2 (Prop_lut2_I0_O)        0.150     2.991 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr[28]_i_1/O
                         net (fo=28, routed)          1.395     4.386    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr[28]_i_1_n_1
    SLICE_X108Y50        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.687    18.613    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X108Y50        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[28]/C
                         clock pessimism              0.617    19.230    
                         clock uncertainty           -0.084    19.147    
    SLICE_X108Y50        FDRE (Setup_fdre_C_CE)      -0.393    18.754    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                 14.368    

Slack (MET) :             14.480ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 1.282ns (25.735%)  route 3.699ns (74.265%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.869    -0.743    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X112Y51        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.478    -0.265 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/Q
                         net (fo=6, routed)           0.922     0.658    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider[1]
    SLICE_X112Y52        LUT6 (Prop_lut6_I3_O)        0.295     0.953 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.595     1.548    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_1
    SLICE_X111Y52        LUT3 (Prop_lut3_I1_O)        0.149     1.697 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_7/O
                         net (fo=81, routed)          1.175     2.872    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_2_n_1
    SLICE_X108Y53        LUT3 (Prop_lut3_I0_O)        0.360     3.232 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2/O
                         net (fo=55, routed)          1.007     4.239    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2_n_1
    SLICE_X111Y55        FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.689    18.615    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y55        FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[25]/C
                         clock pessimism              0.616    19.231    
                         clock uncertainty           -0.084    19.148    
    SLICE_X111Y55        FDSE (Setup_fdse_C_CE)      -0.429    18.719    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[25]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                 14.480    

Slack (MET) :             14.529ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.282ns (25.993%)  route 3.650ns (74.007%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.869    -0.743    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X112Y51        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.478    -0.265 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/Q
                         net (fo=6, routed)           0.922     0.658    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider[1]
    SLICE_X112Y52        LUT6 (Prop_lut6_I3_O)        0.295     0.953 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.595     1.548    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_1
    SLICE_X111Y52        LUT3 (Prop_lut3_I1_O)        0.149     1.697 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_7/O
                         net (fo=81, routed)          1.175     2.872    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_2_n_1
    SLICE_X108Y53        LUT3 (Prop_lut3_I0_O)        0.360     3.232 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2/O
                         net (fo=55, routed)          0.957     4.189    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2_n_1
    SLICE_X110Y54        FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.689    18.615    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X110Y54        FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[10]/C
                         clock pessimism              0.616    19.231    
                         clock uncertainty           -0.084    19.148    
    SLICE_X110Y54        FDSE (Setup_fdse_C_CE)      -0.429    18.719    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[10]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 14.529    

Slack (MET) :             14.529ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.282ns (25.993%)  route 3.650ns (74.007%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.869    -0.743    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X112Y51        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.478    -0.265 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/Q
                         net (fo=6, routed)           0.922     0.658    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider[1]
    SLICE_X112Y52        LUT6 (Prop_lut6_I3_O)        0.295     0.953 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.595     1.548    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_1
    SLICE_X111Y52        LUT3 (Prop_lut3_I1_O)        0.149     1.697 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_7/O
                         net (fo=81, routed)          1.175     2.872    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_2_n_1
    SLICE_X108Y53        LUT3 (Prop_lut3_I0_O)        0.360     3.232 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2/O
                         net (fo=55, routed)          0.957     4.189    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2_n_1
    SLICE_X110Y54        FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.689    18.615    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X110Y54        FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[11]/C
                         clock pessimism              0.616    19.231    
                         clock uncertainty           -0.084    19.148    
    SLICE_X110Y54        FDSE (Setup_fdse_C_CE)      -0.429    18.719    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[11]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 14.529    

Slack (MET) :             14.529ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.282ns (25.993%)  route 3.650ns (74.007%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.869    -0.743    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X112Y51        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.478    -0.265 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/Q
                         net (fo=6, routed)           0.922     0.658    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider[1]
    SLICE_X112Y52        LUT6 (Prop_lut6_I3_O)        0.295     0.953 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.595     1.548    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_1
    SLICE_X111Y52        LUT3 (Prop_lut3_I1_O)        0.149     1.697 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_7/O
                         net (fo=81, routed)          1.175     2.872    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_2_n_1
    SLICE_X108Y53        LUT3 (Prop_lut3_I0_O)        0.360     3.232 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2/O
                         net (fo=55, routed)          0.957     4.189    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2_n_1
    SLICE_X110Y54        FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.689    18.615    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X110Y54        FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[14]/C
                         clock pessimism              0.616    19.231    
                         clock uncertainty           -0.084    19.148    
    SLICE_X110Y54        FDSE (Setup_fdse_C_CE)      -0.429    18.719    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[14]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 14.529    

Slack (MET) :             14.529ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.282ns (25.993%)  route 3.650ns (74.007%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.869    -0.743    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X112Y51        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.478    -0.265 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/Q
                         net (fo=6, routed)           0.922     0.658    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider[1]
    SLICE_X112Y52        LUT6 (Prop_lut6_I3_O)        0.295     0.953 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.595     1.548    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_1
    SLICE_X111Y52        LUT3 (Prop_lut3_I1_O)        0.149     1.697 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_7/O
                         net (fo=81, routed)          1.175     2.872    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_2_n_1
    SLICE_X108Y53        LUT3 (Prop_lut3_I0_O)        0.360     3.232 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2/O
                         net (fo=55, routed)          0.957     4.189    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2_n_1
    SLICE_X110Y54        FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.689    18.615    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X110Y54        FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[15]/C
                         clock pessimism              0.616    19.231    
                         clock uncertainty           -0.084    19.148    
    SLICE_X110Y54        FDSE (Setup_fdse_C_CE)      -0.429    18.719    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[15]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 14.529    

Slack (MET) :             14.529ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.282ns (25.993%)  route 3.650ns (74.007%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.869    -0.743    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X112Y51        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.478    -0.265 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/Q
                         net (fo=6, routed)           0.922     0.658    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider[1]
    SLICE_X112Y52        LUT6 (Prop_lut6_I3_O)        0.295     0.953 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.595     1.548    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_1
    SLICE_X111Y52        LUT3 (Prop_lut3_I1_O)        0.149     1.697 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_7/O
                         net (fo=81, routed)          1.175     2.872    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_2_n_1
    SLICE_X108Y53        LUT3 (Prop_lut3_I0_O)        0.360     3.232 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2/O
                         net (fo=55, routed)          0.957     4.189    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2_n_1
    SLICE_X110Y54        FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.689    18.615    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X110Y54        FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[16]/C
                         clock pessimism              0.616    19.231    
                         clock uncertainty           -0.084    19.148    
    SLICE_X110Y54        FDSE (Setup_fdse_C_CE)      -0.429    18.719    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[16]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 14.529    

Slack (MET) :             14.529ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_design_2_clk_wiz_0_0 rise@20.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.282ns (25.993%)  route 3.650ns (74.007%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.869    -0.743    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X112Y51        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.478    -0.265 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider_reg[1]/Q
                         net (fo=6, routed)           0.922     0.658    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/divider[1]
    SLICE_X112Y52        LUT6 (Prop_lut6_I3_O)        0.295     0.953 f  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3/O
                         net (fo=5, routed)           0.595     1.548    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_3_n_1
    SLICE_X111Y52        LUT3 (Prop_lut3_I1_O)        0.149     1.697 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_7/O
                         net (fo=81, routed)          1.175     2.872    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_2_n_1
    SLICE_X108Y53        LUT3 (Prop_lut3_I0_O)        0.360     3.232 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2/O
                         net (fo=55, routed)          0.957     4.189    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2_n_1
    SLICE_X110Y54        FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    20.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    15.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    16.835    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.926 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         1.689    18.615    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X110Y54        FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[18]/C
                         clock pessimism              0.616    19.231    
                         clock uncertainty           -0.084    19.148    
    SLICE_X110Y54        FDSE (Setup_fdse_C_CE)      -0.429    18.719    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[18]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 14.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.414%)  route 0.242ns (56.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.640    -0.539    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X107Y49        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[4]/Q
                         net (fo=2, routed)           0.119    -0.279    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address[4]
    SLICE_X107Y49        LUT6 (Prop_lut6_I5_O)        0.045    -0.234 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_rep[4]_i_1/O
                         net (fo=2, routed)           0.123    -0.110    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_rep[4]_i_1_n_1
    SLICE_X106Y50        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.908    -0.777    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X106Y50        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[4]/C
                         clock pessimism              0.507    -0.270    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.075    -0.195    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.641    -0.538    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y49        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/Q
                         net (fo=1, routed)           0.108    -0.288    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg_n_1_[16]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.128 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001    -0.128    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__2_n_1
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.074 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__3/O[0]
                         net (fo=1, routed)           0.000    -0.074    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__3_n_8
    SLICE_X111Y50        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.911    -0.774    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y50        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[17]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.105    -0.162    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[17]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.641    -0.538    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y49        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/Q
                         net (fo=1, routed)           0.108    -0.288    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg_n_1_[16]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.128 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001    -0.128    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__2_n_1
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.063 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.063    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__3_n_6
    SLICE_X111Y50        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.911    -0.774    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y50        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[19]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.105    -0.162    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[19]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.641    -0.538    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y49        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/Q
                         net (fo=1, routed)           0.108    -0.288    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg_n_1_[16]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.128 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001    -0.128    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__2_n_1
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.038 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.038    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__3_n_7
    SLICE_X111Y50        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.911    -0.774    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y50        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[18]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.105    -0.162    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[18]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.641    -0.538    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y49        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/Q
                         net (fo=1, routed)           0.108    -0.288    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg_n_1_[16]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.128 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001    -0.128    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__2_n_1
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.038 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.038    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__3_n_5
    SLICE_X111Y50        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.911    -0.774    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y50        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[20]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.105    -0.162    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[20]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.641    -0.538    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y49        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/Q
                         net (fo=1, routed)           0.108    -0.288    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg_n_1_[16]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.128 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001    -0.128    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__2_n_1
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.089 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.089    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__3_n_1
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.035 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.000    -0.035    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__4_n_8
    SLICE_X111Y51        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.911    -0.774    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y51        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[21]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X111Y51        FDRE (Hold_fdre_C_D)         0.105    -0.162    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[21]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.136%)  route 0.277ns (59.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.640    -0.539    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X106Y49        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[0]/Q
                         net (fo=6, routed)           0.120    -0.278    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address[0]
    SLICE_X107Y49        LUT3 (Prop_lut3_I1_O)        0.045    -0.233 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_rep[1]_i_1/O
                         net (fo=2, routed)           0.157    -0.075    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_rep[1]_i_1_n_1
    SLICE_X106Y50        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.908    -0.777    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X106Y50        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[1]/C
                         clock pessimism              0.507    -0.270    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.047    -0.223    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.355%)  route 0.312ns (62.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.640    -0.539    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X107Y49        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg[1]/Q
                         net (fo=5, routed)           0.154    -0.243    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address[1]
    SLICE_X107Y49        LUT4 (Prop_lut4_I1_O)        0.045    -0.198 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_rep[2]_i_1/O
                         net (fo=2, routed)           0.158    -0.041    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_rep[2]_i_1_n_1
    SLICE_X106Y50        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.908    -0.777    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X106Y50        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[2]/C
                         clock pessimism              0.507    -0.270    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.070    -0.200    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.641    -0.538    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y49        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[16]/Q
                         net (fo=1, routed)           0.108    -0.288    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg_n_1_[16]
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.128 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001    -0.128    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__2_n_1
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.089 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.089    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__3_n_1
    SLICE_X111Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.001 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000     0.001    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/plusOp_carry__4_n_7
    SLICE_X111Y51        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.911    -0.774    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y51        FDRE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[22]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X111Y51        FDRE (Hold_fdre_C_D)         0.105    -0.162    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[22]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_50_design_2_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_design_2_clk_wiz_0_0 rise@0.000ns - clk_50_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.638    -0.541    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X111Y55        FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y55        FDSE (Prop_fdse_C_Q)         0.141    -0.400 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[25]/Q
                         net (fo=1, routed)           0.097    -0.303    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter[25]
    SLICE_X110Y55        LUT2 (Prop_lut2_I0_O)        0.048    -0.255 r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter[26]_i_1_n_1
    SLICE_X110Y55        FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_50_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=166, routed)         0.910    -0.775    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk
    SLICE_X110Y55        FDSE                                         r  design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[26]/C
                         clock pessimism              0.247    -0.528    
    SLICE_X110Y55        FDSE (Hold_fdse_C_D)         0.107    -0.421    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    design_2_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X110Y54    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X110Y54    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X110Y55    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X110Y55    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X110Y54    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X110Y54    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[15]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X110Y54    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[16]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X109Y54    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X108Y47    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[16]_srl6___U0_tristate_sr_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X108Y47    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[26]_srl7___U0_tristate_sr_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X108Y47    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[7]_srl6___U0_tristate_sr_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X108Y47    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[16]_srl6___U0_tristate_sr_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X108Y47    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[26]_srl7___U0_tristate_sr_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X108Y47    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[7]_srl6___U0_tristate_sr_reg_r_4/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X108Y49    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/data_sr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X110Y46    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y48    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y48    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/initial_pause_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X108Y47    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[16]_srl6___U0_tristate_sr_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X108Y47    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[16]_srl6___U0_tristate_sr_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X108Y47    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[26]_srl7___U0_tristate_sr_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X108Y47    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[26]_srl7___U0_tristate_sr_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X108Y47    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[7]_srl6___U0_tristate_sr_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X108Y47    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/tristate_sr_reg[7]_srl6___U0_tristate_sr_reg_r_4/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X110Y54    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X110Y54    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X110Y55    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X110Y55    design_2_i/video_ctrl/i2c_sender_adv7511_0/U0/clk_last_quarter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_2_clk_wiz_0_0
  To Clock:  clkfbout_design_2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_2_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_design_2_clk_wiz_0_0
  To Clock:  clk_100_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 1.058ns (19.116%)  route 4.477ns (80.884%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.267     0.829    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.124     0.953 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.193     2.146    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X66Y16         LUT4 (Prop_lut4_I2_O)        0.153     2.299 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.352     3.651    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X61Y36         LUT5 (Prop_lut5_I0_O)        0.325     3.976 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.665     4.641    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X57Y35         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.546     8.473    design_2_i/incrust_0/U0/ap_clk
    SLICE_X57Y35         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[4]/C
                         clock pessimism              0.288     8.761    
                         clock uncertainty           -0.215     8.546    
    SLICE_X57Y35         FDRE (Setup_fdre_C_R)       -0.631     7.915    design_2_i/incrust_0/U0/j_0_reg_171_reg[4]
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -4.641    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.058ns (19.119%)  route 4.476ns (80.881%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.267     0.829    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.124     0.953 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.193     2.146    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X66Y16         LUT4 (Prop_lut4_I2_O)        0.153     2.299 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.352     3.651    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X61Y36         LUT5 (Prop_lut5_I0_O)        0.325     3.976 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.664     4.640    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X61Y36         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.548     8.475    design_2_i/incrust_0/U0/ap_clk
    SLICE_X61Y36         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[7]/C
                         clock pessimism              0.288     8.763    
                         clock uncertainty           -0.215     8.548    
    SLICE_X61Y36         FDRE (Setup_fdre_C_R)       -0.631     7.917    design_2_i/incrust_0/U0/j_0_reg_171_reg[7]
  -------------------------------------------------------------------
                         required time                          7.917    
                         arrival time                          -4.640    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 1.058ns (19.483%)  route 4.372ns (80.517%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.267     0.829    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.124     0.953 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.193     2.146    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X66Y16         LUT4 (Prop_lut4_I2_O)        0.153     2.299 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.352     3.651    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X61Y36         LUT5 (Prop_lut5_I0_O)        0.325     3.976 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.561     4.537    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X59Y36         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.546     8.473    design_2_i/incrust_0/U0/ap_clk
    SLICE_X59Y36         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[5]/C
                         clock pessimism              0.288     8.761    
                         clock uncertainty           -0.215     8.546    
    SLICE_X59Y36         FDRE (Setup_fdre_C_R)       -0.631     7.915    design_2_i/incrust_0/U0/j_0_reg_171_reg[5]
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 1.058ns (19.483%)  route 4.372ns (80.517%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.267     0.829    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.124     0.953 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.193     2.146    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X66Y16         LUT4 (Prop_lut4_I2_O)        0.153     2.299 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.352     3.651    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X61Y36         LUT5 (Prop_lut5_I0_O)        0.325     3.976 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.561     4.537    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X59Y36         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.546     8.473    design_2_i/incrust_0/U0/ap_clk
    SLICE_X59Y36         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[6]/C
                         clock pessimism              0.288     8.761    
                         clock uncertainty           -0.215     8.546    
    SLICE_X59Y36         FDRE (Setup_fdre_C_R)       -0.631     7.915    design_2_i/incrust_0/U0/j_0_reg_171_reg[6]
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 1.058ns (19.483%)  route 4.372ns (80.517%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.267     0.829    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.124     0.953 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.193     2.146    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X66Y16         LUT4 (Prop_lut4_I2_O)        0.153     2.299 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.352     3.651    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X61Y36         LUT5 (Prop_lut5_I0_O)        0.325     3.976 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.561     4.537    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X59Y36         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.546     8.473    design_2_i/incrust_0/U0/ap_clk
    SLICE_X59Y36         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[8]/C
                         clock pessimism              0.288     8.761    
                         clock uncertainty           -0.215     8.546    
    SLICE_X59Y36         FDRE (Setup_fdre_C_R)       -0.631     7.915    design_2_i/incrust_0/U0/j_0_reg_171_reg[8]
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 1.058ns (19.483%)  route 4.372ns (80.517%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 8.473 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.267     0.829    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.124     0.953 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.193     2.146    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X66Y16         LUT4 (Prop_lut4_I2_O)        0.153     2.299 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.352     3.651    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X61Y36         LUT5 (Prop_lut5_I0_O)        0.325     3.976 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.561     4.537    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X59Y36         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.546     8.473    design_2_i/incrust_0/U0/ap_clk
    SLICE_X59Y36         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[9]/C
                         clock pessimism              0.288     8.761    
                         clock uncertainty           -0.215     8.546    
    SLICE_X59Y36         FDRE (Setup_fdre_C_R)       -0.631     7.915    design_2_i/incrust_0/U0/j_0_reg_171_reg[9]
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -4.537    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.058ns (19.594%)  route 4.342ns (80.406%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.267     0.829    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.124     0.953 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.193     2.146    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X66Y16         LUT4 (Prop_lut4_I2_O)        0.153     2.299 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.352     3.651    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X61Y36         LUT5 (Prop_lut5_I0_O)        0.325     3.976 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.530     4.506    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X60Y35         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.548     8.475    design_2_i/incrust_0/U0/ap_clk
    SLICE_X60Y35         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[0]/C
                         clock pessimism              0.288     8.763    
                         clock uncertainty           -0.215     8.548    
    SLICE_X60Y35         FDRE (Setup_fdre_C_R)       -0.631     7.917    design_2_i/incrust_0/U0/j_0_reg_171_reg[0]
  -------------------------------------------------------------------
                         required time                          7.917    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.058ns (19.594%)  route 4.342ns (80.406%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.267     0.829    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.124     0.953 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.193     2.146    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X66Y16         LUT4 (Prop_lut4_I2_O)        0.153     2.299 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.352     3.651    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X61Y36         LUT5 (Prop_lut5_I0_O)        0.325     3.976 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.530     4.506    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X60Y35         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.548     8.475    design_2_i/incrust_0/U0/ap_clk
    SLICE_X60Y35         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[1]/C
                         clock pessimism              0.288     8.763    
                         clock uncertainty           -0.215     8.548    
    SLICE_X60Y35         FDRE (Setup_fdre_C_R)       -0.631     7.917    design_2_i/incrust_0/U0/j_0_reg_171_reg[1]
  -------------------------------------------------------------------
                         required time                          7.917    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.058ns (19.594%)  route 4.342ns (80.406%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.267     0.829    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.124     0.953 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.193     2.146    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X66Y16         LUT4 (Prop_lut4_I2_O)        0.153     2.299 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.352     3.651    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X61Y36         LUT5 (Prop_lut5_I0_O)        0.325     3.976 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.530     4.506    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X60Y35         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.548     8.475    design_2_i/incrust_0/U0/ap_clk
    SLICE_X60Y35         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[2]/C
                         clock pessimism              0.288     8.763    
                         clock uncertainty           -0.215     8.548    
    SLICE_X60Y35         FDRE (Setup_fdre_C_R)       -0.631     7.917    design_2_i/incrust_0/U0/j_0_reg_171_reg[2]
  -------------------------------------------------------------------
                         required time                          7.917    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/j_0_reg_171_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_2_clk_wiz_0_0 rise@10.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 1.058ns (19.594%)  route 4.342ns (80.406%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         1.718    -0.894    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.267     0.829    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.124     0.953 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          1.193     2.146    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X66Y16         LUT4 (Prop_lut4_I2_O)        0.153     2.299 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_378[8]_i_1/O
                         net (fo=11, routed)          1.352     3.651    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]_0[0]
    SLICE_X61Y36         LUT5 (Prop_lut5_I0_O)        0.325     3.976 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/j_0_reg_171[9]_i_1/O
                         net (fo=12, routed)          0.530     4.506    design_2_i/incrust_0/U0/ap_NS_fsm11_out
    SLICE_X60Y35         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       1.548     8.475    design_2_i/incrust_0/U0/ap_clk
    SLICE_X60Y35         FDRE                                         r  design_2_i/incrust_0/U0/j_0_reg_171_reg[3]/C
                         clock pessimism              0.288     8.763    
                         clock uncertainty           -0.215     8.548    
    SLICE_X60Y35         FDRE (Setup_fdre_C_R)       -0.631     7.917    design_2_i/incrust_0/U0/j_0_reg_171_reg[3]
  -------------------------------------------------------------------
                         required time                          7.917    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                  3.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.186ns (20.066%)  route 0.741ns (79.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.575    -0.604    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.741     0.278    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X81Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.323 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1/O
                         net (fo=1, routed)           0.000     0.323    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1_n_1
    SLICE_X81Y23         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.840    -0.845    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X81Y23         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                         clock pessimism              0.556    -0.289    
                         clock uncertainty            0.215    -0.075    
    SLICE_X81Y23         FDRE (Hold_fdre_C_D)         0.091     0.016    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.186ns (19.895%)  route 0.749ns (80.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.575    -0.604    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.749     0.286    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X80Y24         LUT5 (Prop_lut5_I2_O)        0.045     0.331 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.331    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_1
    SLICE_X80Y24         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.839    -0.846    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X80Y24         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.215    -0.076    
    SLICE_X80Y24         FDRE (Hold_fdre_C_D)         0.091     0.015    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.186ns (19.831%)  route 0.752ns (80.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.575    -0.604    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.752     0.289    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X81Y24         LUT6 (Prop_lut6_I2_O)        0.045     0.334 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.334    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_1
    SLICE_X81Y24         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.839    -0.846    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X81Y24         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.215    -0.076    
    SLICE_X81Y24         FDRE (Hold_fdre_C_D)         0.092     0.016    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.231ns (23.307%)  route 0.760ns (76.693%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.575    -0.604    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.500     0.037    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.045     0.082 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          0.261     0.342    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X74Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.387 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.387    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[0]_i_1_n_1
    SLICE_X74Y15         FDRE                                         r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.847    -0.838    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ap_clk
    SLICE_X74Y15         FDRE                                         r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.215    -0.068    
    SLICE_X74Y15         FDRE (Hold_fdre_C_D)         0.091     0.023    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.231ns (23.284%)  route 0.761ns (76.716%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.575    -0.604    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.500     0.037    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.045     0.082 f  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          0.262     0.343    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X74Y15         LUT5 (Prop_lut5_I3_O)        0.045     0.388 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.388    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[1]_i_1_n_1
    SLICE_X74Y15         FDRE                                         r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.847    -0.838    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ap_clk
    SLICE_X74Y15         FDRE                                         r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.215    -0.068    
    SLICE_X74Y15         FDRE (Hold_fdre_C_D)         0.092     0.024    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.186ns (18.455%)  route 0.822ns (81.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.575    -0.604    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.822     0.359    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X80Y24         LUT4 (Prop_lut4_I2_O)        0.045     0.404 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.404    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_1
    SLICE_X80Y24         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.839    -0.846    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X80Y24         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.215    -0.076    
    SLICE_X80Y24         FDRE (Hold_fdre_C_D)         0.092     0.016    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.186ns (18.320%)  route 0.829ns (81.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.575    -0.604    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.829     0.367    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X80Y24         LUT5 (Prop_lut5_I3_O)        0.045     0.412 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.412    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_1
    SLICE_X80Y24         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.839    -0.846    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X80Y24         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.215    -0.076    
    SLICE_X80Y24         FDRE (Hold_fdre_C_D)         0.092     0.016    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.231ns (21.468%)  route 0.845ns (78.532%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.575    -0.604    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.500     0.037    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.045     0.082 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          0.346     0.427    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X76Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.472 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.472    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[0]_i_1_n_1
    SLICE_X76Y16         FDRE                                         r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.848    -0.837    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ap_clk
    SLICE_X76Y16         FDRE                                         r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.556    -0.281    
                         clock uncertainty            0.215    -0.067    
    SLICE_X76Y16         FDRE (Hold_fdre_C_D)         0.091     0.024    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.186ns (17.253%)  route 0.892ns (82.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.575    -0.604    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.892     0.429    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X80Y24         LUT4 (Prop_lut4_I2_O)        0.045     0.474 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.474    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_1
    SLICE_X80Y24         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.839    -0.846    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X80Y24         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
                         clock pessimism              0.556    -0.290    
                         clock uncertainty            0.215    -0.076    
    SLICE_X80Y24         FDRE (Hold_fdre_C_D)         0.092     0.016    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/incrust_0/U0/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_2_clk_wiz_0_0 rise@0.000ns - clk_25_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.231ns (20.305%)  route 0.907ns (79.695%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    design_2_i/clk_wiz_0/inst/clk_25_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_2_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=423, routed)         0.575    -0.604    design_2_i/video_ctrl/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X83Y26         FDRE                                         r  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.463 f  design_2_i/video_ctrl/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          0.500     0.037    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.045     0.082 f  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=16, routed)          0.407     0.489    design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X66Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.534 r  design_2_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.534    design_2_i/incrust_0/U0/ap_NS_fsm[1]
    SLICE_X66Y16         FDRE                                         r  design_2_i/incrust_0/U0/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk100_zed (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_2_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_2_i/clk_wiz_0/inst/clk_100_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=13511, routed)       0.844    -0.841    design_2_i/incrust_0/U0/ap_clk
    SLICE_X66Y16         FDRE                                         r  design_2_i/incrust_0/U0/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.215    -0.071    
    SLICE_X66Y16         FDRE (Hold_fdre_C_D)         0.120     0.049    design_2_i/incrust_0/U0/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.485    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_2_clk_wiz_0_0
  To Clock:  clk_25_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.612ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.612ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.293ns  (logic 0.518ns (40.060%)  route 0.775ns (59.940%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y10                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X86Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.775     1.293    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X88Y9          FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y9          FDRE (Setup_fdre_C_D)       -0.095     9.905    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                  8.612    

Slack (MET) :             8.675ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.059ns  (logic 0.478ns (45.152%)  route 0.581ns (54.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y10                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X90Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.581     1.059    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X91Y10         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X91Y10         FDRE (Setup_fdre_C_D)       -0.266     9.734    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  8.675    

Slack (MET) :             8.679ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.346%)  route 0.625ns (56.654%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y10                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X86Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.625     1.103    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X86Y9          FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X86Y9          FDRE (Setup_fdre_C_D)       -0.218     9.782    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                  8.679    

Slack (MET) :             8.701ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.252ns  (logic 0.518ns (41.364%)  route 0.734ns (58.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y10                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X86Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.734     1.252    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X86Y8          FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X86Y8          FDRE (Setup_fdre_C_D)       -0.047     9.953    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.252    
  -------------------------------------------------------------------
                         slack                                  8.701    

Slack (MET) :             8.704ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.072ns  (logic 0.478ns (44.581%)  route 0.594ns (55.419%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y10                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X86Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.594     1.072    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X86Y7          FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X86Y7          FDRE (Setup_fdre_C_D)       -0.224     9.776    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                          -1.072    
  -------------------------------------------------------------------
                         slack                                  8.704    

Slack (MET) :             8.712ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.157%)  route 0.599ns (58.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y11                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X87Y11         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.599     1.018    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X89Y11         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y11         FDRE (Setup_fdre_C_D)       -0.270     9.730    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  8.712    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.934ns  (logic 0.478ns (51.157%)  route 0.456ns (48.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y10                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X86Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.456     0.934    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X84Y9          FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y9          FDRE (Setup_fdre_C_D)       -0.267     9.733    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                  8.799    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.936ns  (logic 0.478ns (51.085%)  route 0.458ns (48.915%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y10                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X82Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.458     0.936    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X81Y10         FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X81Y10         FDRE (Setup_fdre_C_D)       -0.265     9.735    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                  8.799    

Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.932ns  (logic 0.478ns (51.269%)  route 0.454ns (48.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y10                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X82Y10         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.454     0.932    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X80Y9          FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X80Y9          FDRE (Setup_fdre_C_D)       -0.266     9.734    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  8.802    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_2_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.169%)  route 0.580ns (52.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y10                                      0.000     0.000 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X82Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.580     1.098    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X81Y9          FDRE                                         r  design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X81Y9          FDRE (Setup_fdre_C_D)       -0.095     9.905    design_2_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  8.807    





