EESchema-LIBRARY Version 2.3  25/11/2010-00:26:50
# Converted with eagle2kicad.ulp Version 0.9
# Device count = 21
#
# Dev Name: LPC1111FHN33
# Package Name: HVQFN33-7X7
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1111FHN33 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC1114FHN33
F0 "IC" -1700 1100 50 H V L B
F1 "LPC1111FHN33" -200 1100 50 H V L B
F2 "lpc1xxx-v6-HVQFN33-7X7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1700 1000 1700 1000
P 2 1 0 0 1700 1000 1700 -1000
P 2 1 0 0 1700 -1000 -1700 -1000
P 2 1 0 0 -1700 -1000 -1700 1000
X PIO0_1/CLKOUT/CT32B0_MAT2 3 -1800 800 100 R 40 40 1 1 B 
X PIO0_2/SSEL/CT16B0_CAP0 8 -1800 700 100 R 40 40 1 1 B 
X PIO0_3 9 -1800 600 100 R 40 40 1 1 B 
X PIO0_4/SCL 10 -1800 500 100 R 40 40 1 1 B 
X PIO0_5/SDA 11 -1800 400 100 R 40 40 1 1 B 
X PIO0_6/SCK0 15 -1800 300 100 R 40 40 1 1 B 
X PIO0_7/CTS 16 -1800 200 100 R 40 40 1 1 B 
X PIO0_8/MISO0/CT16B0_MAT0 17 -1800 100 100 R 40 40 1 1 B 
X PIO0_9/MOSI0/CT16B0_MAT1 18 -1800 0 100 R 40 40 1 1 B 
X PIO1_4/AD5/CT32B1_MAT3/WAKEUP 26 1800 500 100 L 40 40 1 1 B 
X PIO1_5/RTS/CT32B0_CAP0 30 1800 400 100 L 40 40 1 1 B 
X PIO1_6/RXD/CT32B0_MAT0 31 1800 300 100 L 40 40 1 1 B 
X PIO1_7/TXD/CT32B0_MAT1 32 1800 200 100 L 40 40 1 1 B 
X PIO1_8/CT16B1_CAP0 7 1800 100 100 L 40 40 1 1 B 
X PIO1_9/CT16B1_MAT0 12 1800 0 100 L 40 40 1 1 B 
X PIO1_10/AD6/CT16B1_MAT1 20 1800 -100 100 L 40 40 1 1 B 
X PIO1_11/AD7 27 1800 -200 100 L 40 40 1 1 B 
X PIO2_0/DTR 1 1800 -400 100 L 40 40 1 1 B 
X PIO3_2 28 1800 -600 100 L 40 40 1 1 B 
X PIO3_4 13 1800 -700 100 L 40 40 1 1 B 
X PIO3_5 14 1800 -800 100 L 40 40 1 1 B 
X RESET/PIO0_0 2 -1800 900 100 R 40 40 1 1 B 
X SWCLK/PIO0_10/SCK0/CT16B0_MAT2 19 -1800 -100 100 R 40 40 1 1 B 
X SWDIO/PIO1_3/AD4/CT32B1_MAT2 25 1800 600 100 L 40 40 1 1 B 
X TDI/PIO0_11/AD0/CT32B0_MAT3 21 -1800 -200 100 R 40 40 1 1 B 
X TDO/PIO1_1/AD2/CT32B1_MAT0 23 1800 800 100 L 40 40 1 1 B 
X TMS/PIO1_0/AD1/CT32B1_CAP0 22 1800 900 100 L 40 40 1 1 B 
X TRST/PIO1_2/AD3/CT32B1_MAT1 24 1800 700 100 L 40 40 1 1 B 
X VDD(3V3) 29 -1800 -700 100 R 40 40 1 1 W 
X VDD(IO) 6 -1800 -800 100 R 40 40 1 1 W 
X VSS 33 -1800 -900 100 R 40 40 1 1 W 
X XTALIN 4 -1800 -400 100 R 40 40 1 1 I 
X XTALOUT 5 -1800 -500 100 R 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1112FHN33
# Package Name: HVQFN33-7X7
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1112FHN33 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC1114FHN33
F0 "IC" -1700 1100 50 H V L B
F1 "LPC1112FHN33" -200 1100 50 H V L B
F2 "lpc1xxx-v6-HVQFN33-7X7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1700 1000 1700 1000
P 2 1 0 0 1700 1000 1700 -1000
P 2 1 0 0 1700 -1000 -1700 -1000
P 2 1 0 0 -1700 -1000 -1700 1000
X PIO0_1/CLKOUT/CT32B0_MAT2 3 -1800 800 100 R 40 40 1 1 B 
X PIO0_2/SSEL/CT16B0_CAP0 8 -1800 700 100 R 40 40 1 1 B 
X PIO0_3 9 -1800 600 100 R 40 40 1 1 B 
X PIO0_4/SCL 10 -1800 500 100 R 40 40 1 1 B 
X PIO0_5/SDA 11 -1800 400 100 R 40 40 1 1 B 
X PIO0_6/SCK0 15 -1800 300 100 R 40 40 1 1 B 
X PIO0_7/CTS 16 -1800 200 100 R 40 40 1 1 B 
X PIO0_8/MISO0/CT16B0_MAT0 17 -1800 100 100 R 40 40 1 1 B 
X PIO0_9/MOSI0/CT16B0_MAT1 18 -1800 0 100 R 40 40 1 1 B 
X PIO1_4/AD5/CT32B1_MAT3/WAKEUP 26 1800 500 100 L 40 40 1 1 B 
X PIO1_5/RTS/CT32B0_CAP0 30 1800 400 100 L 40 40 1 1 B 
X PIO1_6/RXD/CT32B0_MAT0 31 1800 300 100 L 40 40 1 1 B 
X PIO1_7/TXD/CT32B0_MAT1 32 1800 200 100 L 40 40 1 1 B 
X PIO1_8/CT16B1_CAP0 7 1800 100 100 L 40 40 1 1 B 
X PIO1_9/CT16B1_MAT0 12 1800 0 100 L 40 40 1 1 B 
X PIO1_10/AD6/CT16B1_MAT1 20 1800 -100 100 L 40 40 1 1 B 
X PIO1_11/AD7 27 1800 -200 100 L 40 40 1 1 B 
X PIO2_0/DTR 1 1800 -400 100 L 40 40 1 1 B 
X PIO3_2 28 1800 -600 100 L 40 40 1 1 B 
X PIO3_4 13 1800 -700 100 L 40 40 1 1 B 
X PIO3_5 14 1800 -800 100 L 40 40 1 1 B 
X RESET/PIO0_0 2 -1800 900 100 R 40 40 1 1 B 
X SWCLK/PIO0_10/SCK0/CT16B0_MAT2 19 -1800 -100 100 R 40 40 1 1 B 
X SWDIO/PIO1_3/AD4/CT32B1_MAT2 25 1800 600 100 L 40 40 1 1 B 
X TDI/PIO0_11/AD0/CT32B0_MAT3 21 -1800 -200 100 R 40 40 1 1 B 
X TDO/PIO1_1/AD2/CT32B1_MAT0 23 1800 800 100 L 40 40 1 1 B 
X TMS/PIO1_0/AD1/CT32B1_CAP0 22 1800 900 100 L 40 40 1 1 B 
X TRST/PIO1_2/AD3/CT32B1_MAT1 24 1800 700 100 L 40 40 1 1 B 
X VDD(3V3) 29 -1800 -700 100 R 40 40 1 1 W 
X VDD(IO) 6 -1800 -800 100 R 40 40 1 1 W 
X VSS 33 -1800 -900 100 R 40 40 1 1 W 
X XTALIN 4 -1800 -400 100 R 40 40 1 1 I 
X XTALOUT 5 -1800 -500 100 R 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1113FBD48
# Package Name: LQFP48-7X7
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1113FBD48 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC1313FBD48
F0 "IC" -1800 1800 50 H V L B
F1 "LPC1113FBD48" -500 1800 50 H V L B
F2 "lpc1xxx-v6-LQFP48-7X7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1800 1700 1700 1700
P 2 1 0 0 1700 1700 1700 -1600
P 2 1 0 0 1700 -1600 -1800 -1600
P 2 1 0 0 -1800 -1600 -1800 1700
X PIO0_1/CLKOUT/CT32B0_MAT2/USB_FTOGGLE 4 -1900 1500 100 R 40 40 1 1 B 
X PIO0_2/SSEL/CT16B0_CAP0 10 -1900 1400 100 R 40 40 1 1 B 
X PIO0_3/USB_VBUS 14 -1900 1300 100 R 40 40 1 1 B 
X PIO0_4/SCL 15 -1900 1200 100 R 40 40 1 1 B 
X PIO0_5/SDA 16 -1900 1100 100 R 40 40 1 1 B 
X PIO0_6/USB_CONNECT/SCK 22 -1900 1000 100 R 40 40 1 1 B 
X PIO0_7/CTS 23 -1900 900 100 R 40 40 1 1 B 
X PIO0_8/MISO/CT16B0_MAT0 27 -1900 800 100 R 40 40 1 1 B 
X PIO0_9/MOSI/CT16B0_MAT1/SWO 28 -1900 700 100 R 40 40 1 1 B 
X PIO1_4/AD5/CT32B1_MAT3/WAKEUP 40 1800 1200 100 L 40 40 1 1 B 
X PIO1_5/RTS/CT32B0_CAP0 45 1800 1100 100 L 40 40 1 1 B 
X PIO1_6/RXD/CT32B0_MAT0 46 1800 1000 100 L 40 40 1 1 B 
X PIO1_7/TXD/CT32B0_MAT1 47 1800 900 100 L 40 40 1 1 B 
X PIO1_8/CT16B1_CAP0 9 1800 800 100 L 40 40 1 1 B 
X PIO1_9/CT16B1_MAT0 17 1800 700 100 L 40 40 1 1 B 
X PIO1_10/AD6/CT16B1_MAT1 30 1800 600 100 L 40 40 1 1 B 
X PIO1_11/AD7 42 1800 500 100 L 40 40 1 1 B 
X PIO2_0/DTR 2 1800 300 100 L 40 40 1 1 B 
X PIO2_1/DSR 13 1800 200 100 L 40 40 1 1 B 
X PIO2_2/DCD 26 1800 100 100 L 40 40 1 1 B 
X PIO2_3/RI 38 1800 0 100 L 40 40 1 1 B 
X PIO2_4 19 1800 -100 100 L 40 40 1 1 B 
X PIO2_5 20 1800 -200 100 L 40 40 1 1 B 
X PIO2_6 1 1800 -300 100 L 40 40 1 1 B 
X PIO2_7 11 1800 -400 100 L 40 40 1 1 B 
X PIO2_8 12 1800 -500 100 L 40 40 1 1 B 
X PIO2_9 24 1800 -600 100 L 40 40 1 1 B 
X PIO2_10 25 1800 -700 100 L 40 40 1 1 B 
X PIO2_11/SCK 31 1800 -800 100 L 40 40 1 1 B 
X PIO3_0 36 1800 -1000 100 L 40 40 1 1 B 
X PIO3_1 37 1800 -1100 100 L 40 40 1 1 B 
X PIO3_2 43 1800 -1200 100 L 40 40 1 1 B 
X PIO3_3 48 1800 -1300 100 L 40 40 1 1 B 
X PIO3_4 18 1800 -1400 100 L 40 40 1 1 B 
X PIO3_5 21 1800 -1500 100 L 40 40 1 1 B 
X RESET/PIO0_0 3 -1900 1600 100 R 40 40 1 1 B 
X SWCLK/PIO0_10/SCK/CT16B0_MAT2 29 -1900 600 100 R 40 40 1 1 B 
X SWDIO/PIO1_3/AD4/CT32B1_MAT2 39 1800 1300 100 L 40 40 1 1 B 
X TDI/PIO0_11/AD0/CT32B0_MAT3 32 -1900 500 100 R 40 40 1 1 B 
X TDO/PIO1_1/AD2/CT32B1_MAT0 34 1800 1500 100 L 40 40 1 1 B 
X TMS/PIO1_0/AD1/CT32B1_CAP0 33 1800 1600 100 L 40 40 1 1 B 
X TRST/PIO1_2/AD3/CT32B1_MAT1 35 1800 1400 100 L 40 40 1 1 B 
X VDD(3V3) 44 -1900 -600 100 R 40 40 1 1 W 
X VDD(IO) 8 -1900 -800 100 R 40 40 1 1 W 
X VSS 41 -1900 -1200 100 R 40 40 1 1 W 
X VSSIO 5 -1900 -1000 100 R 40 40 1 1 W 
X XTALIN 6 -1900 -200 100 R 40 40 1 1 I 
X XTALOUT 7 -1900 -300 100 R 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1113FHN33
# Package Name: HVQFN33-7X7
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1113FHN33 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC1114FHN33
F0 "IC" -1700 1100 50 H V L B
F1 "LPC1113FHN33" -200 1100 50 H V L B
F2 "lpc1xxx-v6-HVQFN33-7X7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1700 1000 1700 1000
P 2 1 0 0 1700 1000 1700 -1000
P 2 1 0 0 1700 -1000 -1700 -1000
P 2 1 0 0 -1700 -1000 -1700 1000
X PIO0_1/CLKOUT/CT32B0_MAT2 3 -1800 800 100 R 40 40 1 1 B 
X PIO0_2/SSEL/CT16B0_CAP0 8 -1800 700 100 R 40 40 1 1 B 
X PIO0_3 9 -1800 600 100 R 40 40 1 1 B 
X PIO0_4/SCL 10 -1800 500 100 R 40 40 1 1 B 
X PIO0_5/SDA 11 -1800 400 100 R 40 40 1 1 B 
X PIO0_6/SCK0 15 -1800 300 100 R 40 40 1 1 B 
X PIO0_7/CTS 16 -1800 200 100 R 40 40 1 1 B 
X PIO0_8/MISO0/CT16B0_MAT0 17 -1800 100 100 R 40 40 1 1 B 
X PIO0_9/MOSI0/CT16B0_MAT1 18 -1800 0 100 R 40 40 1 1 B 
X PIO1_4/AD5/CT32B1_MAT3/WAKEUP 26 1800 500 100 L 40 40 1 1 B 
X PIO1_5/RTS/CT32B0_CAP0 30 1800 400 100 L 40 40 1 1 B 
X PIO1_6/RXD/CT32B0_MAT0 31 1800 300 100 L 40 40 1 1 B 
X PIO1_7/TXD/CT32B0_MAT1 32 1800 200 100 L 40 40 1 1 B 
X PIO1_8/CT16B1_CAP0 7 1800 100 100 L 40 40 1 1 B 
X PIO1_9/CT16B1_MAT0 12 1800 0 100 L 40 40 1 1 B 
X PIO1_10/AD6/CT16B1_MAT1 20 1800 -100 100 L 40 40 1 1 B 
X PIO1_11/AD7 27 1800 -200 100 L 40 40 1 1 B 
X PIO2_0/DTR 1 1800 -400 100 L 40 40 1 1 B 
X PIO3_2 28 1800 -600 100 L 40 40 1 1 B 
X PIO3_4 13 1800 -700 100 L 40 40 1 1 B 
X PIO3_5 14 1800 -800 100 L 40 40 1 1 B 
X RESET/PIO0_0 2 -1800 900 100 R 40 40 1 1 B 
X SWCLK/PIO0_10/SCK0/CT16B0_MAT2 19 -1800 -100 100 R 40 40 1 1 B 
X SWDIO/PIO1_3/AD4/CT32B1_MAT2 25 1800 600 100 L 40 40 1 1 B 
X TDI/PIO0_11/AD0/CT32B0_MAT3 21 -1800 -200 100 R 40 40 1 1 B 
X TDO/PIO1_1/AD2/CT32B1_MAT0 23 1800 800 100 L 40 40 1 1 B 
X TMS/PIO1_0/AD1/CT32B1_CAP0 22 1800 900 100 L 40 40 1 1 B 
X TRST/PIO1_2/AD3/CT32B1_MAT1 24 1800 700 100 L 40 40 1 1 B 
X VDD(3V3) 29 -1800 -700 100 R 40 40 1 1 W 
X VDD(IO) 6 -1800 -800 100 R 40 40 1 1 W 
X VSS 33 -1800 -900 100 R 40 40 1 1 W 
X XTALIN 4 -1800 -400 100 R 40 40 1 1 I 
X XTALOUT 5 -1800 -500 100 R 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1114FBD48
# Package Name: LQFP48-7X7
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1114FBD48 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC1313FBD48
F0 "IC" -1800 1800 50 H V L B
F1 "LPC1114FBD48" -500 1800 50 H V L B
F2 "lpc1xxx-v6-LQFP48-7X7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1800 1700 1700 1700
P 2 1 0 0 1700 1700 1700 -1600
P 2 1 0 0 1700 -1600 -1800 -1600
P 2 1 0 0 -1800 -1600 -1800 1700
X PIO0_1/CLKOUT/CT32B0_MAT2/USB_FTOGGLE 4 -1900 1500 100 R 40 40 1 1 B 
X PIO0_2/SSEL/CT16B0_CAP0 10 -1900 1400 100 R 40 40 1 1 B 
X PIO0_3/USB_VBUS 14 -1900 1300 100 R 40 40 1 1 B 
X PIO0_4/SCL 15 -1900 1200 100 R 40 40 1 1 B 
X PIO0_5/SDA 16 -1900 1100 100 R 40 40 1 1 B 
X PIO0_6/USB_CONNECT/SCK 22 -1900 1000 100 R 40 40 1 1 B 
X PIO0_7/CTS 23 -1900 900 100 R 40 40 1 1 B 
X PIO0_8/MISO/CT16B0_MAT0 27 -1900 800 100 R 40 40 1 1 B 
X PIO0_9/MOSI/CT16B0_MAT1/SWO 28 -1900 700 100 R 40 40 1 1 B 
X PIO1_4/AD5/CT32B1_MAT3/WAKEUP 40 1800 1200 100 L 40 40 1 1 B 
X PIO1_5/RTS/CT32B0_CAP0 45 1800 1100 100 L 40 40 1 1 B 
X PIO1_6/RXD/CT32B0_MAT0 46 1800 1000 100 L 40 40 1 1 B 
X PIO1_7/TXD/CT32B0_MAT1 47 1800 900 100 L 40 40 1 1 B 
X PIO1_8/CT16B1_CAP0 9 1800 800 100 L 40 40 1 1 B 
X PIO1_9/CT16B1_MAT0 17 1800 700 100 L 40 40 1 1 B 
X PIO1_10/AD6/CT16B1_MAT1 30 1800 600 100 L 40 40 1 1 B 
X PIO1_11/AD7 42 1800 500 100 L 40 40 1 1 B 
X PIO2_0/DTR 2 1800 300 100 L 40 40 1 1 B 
X PIO2_1/DSR 13 1800 200 100 L 40 40 1 1 B 
X PIO2_2/DCD 26 1800 100 100 L 40 40 1 1 B 
X PIO2_3/RI 38 1800 0 100 L 40 40 1 1 B 
X PIO2_4 19 1800 -100 100 L 40 40 1 1 B 
X PIO2_5 20 1800 -200 100 L 40 40 1 1 B 
X PIO2_6 1 1800 -300 100 L 40 40 1 1 B 
X PIO2_7 11 1800 -400 100 L 40 40 1 1 B 
X PIO2_8 12 1800 -500 100 L 40 40 1 1 B 
X PIO2_9 24 1800 -600 100 L 40 40 1 1 B 
X PIO2_10 25 1800 -700 100 L 40 40 1 1 B 
X PIO2_11/SCK 31 1800 -800 100 L 40 40 1 1 B 
X PIO3_0 36 1800 -1000 100 L 40 40 1 1 B 
X PIO3_1 37 1800 -1100 100 L 40 40 1 1 B 
X PIO3_2 43 1800 -1200 100 L 40 40 1 1 B 
X PIO3_3 48 1800 -1300 100 L 40 40 1 1 B 
X PIO3_4 18 1800 -1400 100 L 40 40 1 1 B 
X PIO3_5 21 1800 -1500 100 L 40 40 1 1 B 
X RESET/PIO0_0 3 -1900 1600 100 R 40 40 1 1 B 
X SWCLK/PIO0_10/SCK/CT16B0_MAT2 29 -1900 600 100 R 40 40 1 1 B 
X SWDIO/PIO1_3/AD4/CT32B1_MAT2 39 1800 1300 100 L 40 40 1 1 B 
X TDI/PIO0_11/AD0/CT32B0_MAT3 32 -1900 500 100 R 40 40 1 1 B 
X TDO/PIO1_1/AD2/CT32B1_MAT0 34 1800 1500 100 L 40 40 1 1 B 
X TMS/PIO1_0/AD1/CT32B1_CAP0 33 1800 1600 100 L 40 40 1 1 B 
X TRST/PIO1_2/AD3/CT32B1_MAT1 35 1800 1400 100 L 40 40 1 1 B 
X VDD(3V3) 44 -1900 -600 100 R 40 40 1 1 W 
X VDD(IO) 8 -1900 -800 100 R 40 40 1 1 W 
X VSS 41 -1900 -1200 100 R 40 40 1 1 W 
X VSSIO 5 -1900 -1000 100 R 40 40 1 1 W 
X XTALIN 6 -1900 -200 100 R 40 40 1 1 I 
X XTALOUT 7 -1900 -300 100 R 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1114FHN33
# Package Name: HVQFN33-7X7
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1114FHN33 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC1114FHN33
F0 "IC" -1700 1100 50 H V L B
F1 "LPC1114FHN33" -200 1100 50 H V L B
F2 "lpc1xxx-v6-HVQFN33-7X7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1700 1000 1700 1000
P 2 1 0 0 1700 1000 1700 -1000
P 2 1 0 0 1700 -1000 -1700 -1000
P 2 1 0 0 -1700 -1000 -1700 1000
X PIO0_1/CLKOUT/CT32B0_MAT2 3 -1800 800 100 R 40 40 1 1 B 
X PIO0_2/SSEL/CT16B0_CAP0 8 -1800 700 100 R 40 40 1 1 B 
X PIO0_3 9 -1800 600 100 R 40 40 1 1 B 
X PIO0_4/SCL 10 -1800 500 100 R 40 40 1 1 B 
X PIO0_5/SDA 11 -1800 400 100 R 40 40 1 1 B 
X PIO0_6/SCK0 15 -1800 300 100 R 40 40 1 1 B 
X PIO0_7/CTS 16 -1800 200 100 R 40 40 1 1 B 
X PIO0_8/MISO0/CT16B0_MAT0 17 -1800 100 100 R 40 40 1 1 B 
X PIO0_9/MOSI0/CT16B0_MAT1 18 -1800 0 100 R 40 40 1 1 B 
X PIO1_4/AD5/CT32B1_MAT3/WAKEUP 26 1800 500 100 L 40 40 1 1 B 
X PIO1_5/RTS/CT32B0_CAP0 30 1800 400 100 L 40 40 1 1 B 
X PIO1_6/RXD/CT32B0_MAT0 31 1800 300 100 L 40 40 1 1 B 
X PIO1_7/TXD/CT32B0_MAT1 32 1800 200 100 L 40 40 1 1 B 
X PIO1_8/CT16B1_CAP0 7 1800 100 100 L 40 40 1 1 B 
X PIO1_9/CT16B1_MAT0 12 1800 0 100 L 40 40 1 1 B 
X PIO1_10/AD6/CT16B1_MAT1 20 1800 -100 100 L 40 40 1 1 B 
X PIO1_11/AD7 27 1800 -200 100 L 40 40 1 1 B 
X PIO2_0/DTR 1 1800 -400 100 L 40 40 1 1 B 
X PIO3_2 28 1800 -600 100 L 40 40 1 1 B 
X PIO3_4 13 1800 -700 100 L 40 40 1 1 B 
X PIO3_5 14 1800 -800 100 L 40 40 1 1 B 
X RESET/PIO0_0 2 -1800 900 100 R 40 40 1 1 B 
X SWCLK/PIO0_10/SCK0/CT16B0_MAT2 19 -1800 -100 100 R 40 40 1 1 B 
X SWDIO/PIO1_3/AD4/CT32B1_MAT2 25 1800 600 100 L 40 40 1 1 B 
X TDI/PIO0_11/AD0/CT32B0_MAT3 21 -1800 -200 100 R 40 40 1 1 B 
X TDO/PIO1_1/AD2/CT32B1_MAT0 23 1800 800 100 L 40 40 1 1 B 
X TMS/PIO1_0/AD1/CT32B1_CAP0 22 1800 900 100 L 40 40 1 1 B 
X TRST/PIO1_2/AD3/CT32B1_MAT1 24 1800 700 100 L 40 40 1 1 B 
X VDD(3V3) 29 -1800 -700 100 R 40 40 1 1 W 
X VDD(IO) 6 -1800 -800 100 R 40 40 1 1 W 
X VSS 33 -1800 -900 100 R 40 40 1 1 W 
X XTALIN 4 -1800 -400 100 R 40 40 1 1 I 
X XTALOUT 5 -1800 -500 100 R 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1311FHN33
# Package Name: HVQFN33-7X7
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1311FHN33 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC1313FHN33
F0 "IC" -1700 1100 50 H V L B
F1 "LPC1311FHN33" -200 1100 50 H V L B
F2 "lpc1xxx-v6-HVQFN33-7X7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1700 1000 1700 1000
P 2 1 0 0 1700 1000 1700 -1000
P 2 1 0 0 1700 -1000 -1700 -1000
P 2 1 0 0 -1700 -1000 -1700 1000
X PIO0_1/CLKOUT/CT32B0_MAT2 3 -1800 800 100 R 40 40 1 1 B 
X PIO0_2/SSEL/CT16B0_CAP0 8 -1800 700 100 R 40 40 1 1 B 
X PIO0_3 9 -1800 600 100 R 40 40 1 1 B 
X PIO0_4/SCL 10 -1800 500 100 R 40 40 1 1 B 
X PIO0_5/SDA 11 -1800 400 100 R 40 40 1 1 B 
X PIO0_6/SCK 15 -1800 300 100 R 40 40 1 1 B 
X PIO0_7/CTS 16 -1800 200 100 R 40 40 1 1 B 
X PIO0_8/MISO/CT16B0_MAT0 17 -1800 100 100 R 40 40 1 1 B 
X PIO0_9/MOSI/CT16B0_MAT1/SWO 18 -1800 0 100 R 40 40 1 1 B 
X PIO1_4/AD5/CT32B1_MAT3/WAKEUP 26 1800 500 100 L 40 40 1 1 B 
X PIO1_5/RTS/CT32B0_CAP0 30 1800 400 100 L 40 40 1 1 B 
X PIO1_6/RXD/CT32B0_MAT0 31 1800 300 100 L 40 40 1 1 B 
X PIO1_7/TXD/CT32B0_MAT1 32 1800 200 100 L 40 40 1 1 B 
X PIO1_8/CT16B1_CAP0 7 1800 100 100 L 40 40 1 1 B 
X PIO1_9/CT16B1_MAT0 12 1800 0 100 L 40 40 1 1 B 
X PIO1_10/AD6/CT16B1_MAT1 20 1800 -100 100 L 40 40 1 1 B 
X PIO1_11/AD7 27 1800 -200 100 L 40 40 1 1 B 
X PIO2_0/DTR 1 1800 -400 100 L 40 40 1 1 B 
X PIO3_2 28 1800 -600 100 L 40 40 1 1 B 
X PIO3_4 13 1800 -700 100 L 40 40 1 1 B 
X PIO3_5 14 1800 -800 100 L 40 40 1 1 B 
X RESET/PIO0_0 2 -1800 900 100 R 40 40 1 1 B 
X SWCLK/PIO0_10/SCK/CT16B0_MAT2 19 -1800 -100 100 R 40 40 1 1 B 
X SWDIO/PIO1_3/AD4/CT32B1_MAT2 25 1800 600 100 L 40 40 1 1 B 
X TDI/PIO0_11/AD0/CT32B0_MAT3 21 -1800 -200 100 R 40 40 1 1 B 
X TDO/PIO1_1/AD2/CT32B1_MAT0 23 1800 800 100 L 40 40 1 1 B 
X TMS/PIO1_0/AD1/CT32B1_CAP0 22 1800 900 100 L 40 40 1 1 B 
X TRST/PIO1_2/AD3/CT32B1_MAT1 24 1800 700 100 L 40 40 1 1 B 
X VDD(3V3) 29 -1800 -700 100 R 40 40 1 1 W 
X VDD(IO) 6 -1800 -800 100 R 40 40 1 1 W 
X VSS 33 -1800 -900 100 R 40 40 1 1 W 
X XTALIN 4 -1800 -400 100 R 40 40 1 1 I 
X XTALOUT 5 -1800 -500 100 R 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1313FBD48
# Package Name: LQFP48-7X7
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1313FBD48 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC1313FBD48
F0 "IC" -1800 1800 50 H V L B
F1 "LPC1313FBD48" -500 1800 50 H V L B
F2 "lpc1xxx-v6-LQFP48-7X7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1800 1700 1700 1700
P 2 1 0 0 1700 1700 1700 -1600
P 2 1 0 0 1700 -1600 -1800 -1600
P 2 1 0 0 -1800 -1600 -1800 1700
X PIO0_1/CLKOUT/CT32B0_MAT2/USB_FTOGGLE 4 -1900 1500 100 R 40 40 1 1 B 
X PIO0_2/SSEL/CT16B0_CAP0 10 -1900 1400 100 R 40 40 1 1 B 
X PIO0_3/USB_VBUS 14 -1900 1300 100 R 40 40 1 1 B 
X PIO0_4/SCL 15 -1900 1200 100 R 40 40 1 1 B 
X PIO0_5/SDA 16 -1900 1100 100 R 40 40 1 1 B 
X PIO0_6/USB_CONNECT/SCK 22 -1900 1000 100 R 40 40 1 1 B 
X PIO0_7/CTS 23 -1900 900 100 R 40 40 1 1 B 
X PIO0_8/MISO/CT16B0_MAT0 27 -1900 800 100 R 40 40 1 1 B 
X PIO0_9/MOSI/CT16B0_MAT1/SWO 28 -1900 700 100 R 40 40 1 1 B 
X PIO1_4/AD5/CT32B1_MAT3/WAKEUP 40 1800 1200 100 L 40 40 1 1 B 
X PIO1_5/RTS/CT32B0_CAP0 45 1800 1100 100 L 40 40 1 1 B 
X PIO1_6/RXD/CT32B0_MAT0 46 1800 1000 100 L 40 40 1 1 B 
X PIO1_7/TXD/CT32B0_MAT1 47 1800 900 100 L 40 40 1 1 B 
X PIO1_8/CT16B1_CAP0 9 1800 800 100 L 40 40 1 1 B 
X PIO1_9/CT16B1_MAT0 17 1800 700 100 L 40 40 1 1 B 
X PIO1_10/AD6/CT16B1_MAT1 30 1800 600 100 L 40 40 1 1 B 
X PIO1_11/AD7 42 1800 500 100 L 40 40 1 1 B 
X PIO2_0/DTR 2 1800 300 100 L 40 40 1 1 B 
X PIO2_1/DSR 13 1800 200 100 L 40 40 1 1 B 
X PIO2_2/DCD 26 1800 100 100 L 40 40 1 1 B 
X PIO2_3/RI 38 1800 0 100 L 40 40 1 1 B 
X PIO2_4 19 1800 -100 100 L 40 40 1 1 B 
X PIO2_5 20 1800 -200 100 L 40 40 1 1 B 
X PIO2_6 1 1800 -300 100 L 40 40 1 1 B 
X PIO2_7 11 1800 -400 100 L 40 40 1 1 B 
X PIO2_8 12 1800 -500 100 L 40 40 1 1 B 
X PIO2_9 24 1800 -600 100 L 40 40 1 1 B 
X PIO2_10 25 1800 -700 100 L 40 40 1 1 B 
X PIO2_11/SCK 31 1800 -800 100 L 40 40 1 1 B 
X PIO3_0 36 1800 -1000 100 L 40 40 1 1 B 
X PIO3_1 37 1800 -1100 100 L 40 40 1 1 B 
X PIO3_2 43 1800 -1200 100 L 40 40 1 1 B 
X PIO3_3 48 1800 -1300 100 L 40 40 1 1 B 
X PIO3_4 18 1800 -1400 100 L 40 40 1 1 B 
X PIO3_5 21 1800 -1500 100 L 40 40 1 1 B 
X RESET/PIO0_0 3 -1900 1600 100 R 40 40 1 1 B 
X SWCLK/PIO0_10/SCK/CT16B0_MAT2 29 -1900 600 100 R 40 40 1 1 B 
X SWDIO/PIO1_3/AD4/CT32B1_MAT2 39 1800 1300 100 L 40 40 1 1 B 
X TDI/PIO0_11/AD0/CT32B0_MAT3 32 -1900 500 100 R 40 40 1 1 B 
X TDO/PIO1_1/AD2/CT32B1_MAT0 34 1800 1500 100 L 40 40 1 1 B 
X TMS/PIO1_0/AD1/CT32B1_CAP0 33 1800 1600 100 L 40 40 1 1 B 
X TRST/PIO1_2/AD3/CT32B1_MAT1 35 1800 1400 100 L 40 40 1 1 B 
X VDD(3V3) 44 -1900 -600 100 R 40 40 1 1 W 
X VDD(IO) 8 -1900 -800 100 R 40 40 1 1 W 
X VSS 41 -1900 -1200 100 R 40 40 1 1 W 
X VSSIO 5 -1900 -1000 100 R 40 40 1 1 W 
X XTALIN 6 -1900 -200 100 R 40 40 1 1 I 
X XTALOUT 7 -1900 -300 100 R 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1313FHN33
# Package Name: HVQFN33-7X7
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1313FHN33 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC1313FHN33
F0 "IC" -1700 1100 50 H V L B
F1 "LPC1313FHN33" -200 1100 50 H V L B
F2 "lpc1xxx-v6-HVQFN33-7X7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1700 1000 1700 1000
P 2 1 0 0 1700 1000 1700 -1000
P 2 1 0 0 1700 -1000 -1700 -1000
P 2 1 0 0 -1700 -1000 -1700 1000
X PIO0_1/CLKOUT/CT32B0_MAT2 3 -1800 800 100 R 40 40 1 1 B 
X PIO0_2/SSEL/CT16B0_CAP0 8 -1800 700 100 R 40 40 1 1 B 
X PIO0_3 9 -1800 600 100 R 40 40 1 1 B 
X PIO0_4/SCL 10 -1800 500 100 R 40 40 1 1 B 
X PIO0_5/SDA 11 -1800 400 100 R 40 40 1 1 B 
X PIO0_6/SCK 15 -1800 300 100 R 40 40 1 1 B 
X PIO0_7/CTS 16 -1800 200 100 R 40 40 1 1 B 
X PIO0_8/MISO/CT16B0_MAT0 17 -1800 100 100 R 40 40 1 1 B 
X PIO0_9/MOSI/CT16B0_MAT1/SWO 18 -1800 0 100 R 40 40 1 1 B 
X PIO1_4/AD5/CT32B1_MAT3/WAKEUP 26 1800 500 100 L 40 40 1 1 B 
X PIO1_5/RTS/CT32B0_CAP0 30 1800 400 100 L 40 40 1 1 B 
X PIO1_6/RXD/CT32B0_MAT0 31 1800 300 100 L 40 40 1 1 B 
X PIO1_7/TXD/CT32B0_MAT1 32 1800 200 100 L 40 40 1 1 B 
X PIO1_8/CT16B1_CAP0 7 1800 100 100 L 40 40 1 1 B 
X PIO1_9/CT16B1_MAT0 12 1800 0 100 L 40 40 1 1 B 
X PIO1_10/AD6/CT16B1_MAT1 20 1800 -100 100 L 40 40 1 1 B 
X PIO1_11/AD7 27 1800 -200 100 L 40 40 1 1 B 
X PIO2_0/DTR 1 1800 -400 100 L 40 40 1 1 B 
X PIO3_2 28 1800 -600 100 L 40 40 1 1 B 
X PIO3_4 13 1800 -700 100 L 40 40 1 1 B 
X PIO3_5 14 1800 -800 100 L 40 40 1 1 B 
X RESET/PIO0_0 2 -1800 900 100 R 40 40 1 1 B 
X SWCLK/PIO0_10/SCK/CT16B0_MAT2 19 -1800 -100 100 R 40 40 1 1 B 
X SWDIO/PIO1_3/AD4/CT32B1_MAT2 25 1800 600 100 L 40 40 1 1 B 
X TDI/PIO0_11/AD0/CT32B0_MAT3 21 -1800 -200 100 R 40 40 1 1 B 
X TDO/PIO1_1/AD2/CT32B1_MAT0 23 1800 800 100 L 40 40 1 1 B 
X TMS/PIO1_0/AD1/CT32B1_CAP0 22 1800 900 100 L 40 40 1 1 B 
X TRST/PIO1_2/AD3/CT32B1_MAT1 24 1800 700 100 L 40 40 1 1 B 
X VDD(3V3) 29 -1800 -700 100 R 40 40 1 1 W 
X VDD(IO) 6 -1800 -800 100 R 40 40 1 1 W 
X VSS 33 -1800 -900 100 R 40 40 1 1 W 
X XTALIN 4 -1800 -400 100 R 40 40 1 1 I 
X XTALOUT 5 -1800 -500 100 R 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1342FHN33
# Package Name: HVQFN33-7X7
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1342FHN33 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC1343FHN33
F0 "IC" -1700 1100 50 H V L B
F1 "LPC1342FHN33" -200 1100 50 H V L B
F2 "lpc1xxx-v6-HVQFN33-7X7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1700 1000 1700 1000
P 2 1 0 0 1700 1000 1700 -1000
P 2 1 0 0 1700 -1000 -1700 -1000
P 2 1 0 0 -1700 -1000 -1700 1000
X PIO0_1/CLKOUT/CT32B0_MAT2/USB_FTOGGLE 3 -1800 800 100 R 40 40 1 1 B 
X PIO0_2/SSEL/CT16B0_CAP0 8 -1800 700 100 R 40 40 1 1 B 
X PIO0_3/USB_VBUS 9 -1800 600 100 R 40 40 1 1 B 
X PIO0_4/SCL 10 -1800 500 100 R 40 40 1 1 B 
X PIO0_5/SDA 11 -1800 400 100 R 40 40 1 1 B 
X PIO0_6/USB_CONNECT/SCK 15 -1800 300 100 R 40 40 1 1 B 
X PIO0_7/CTS 16 -1800 200 100 R 40 40 1 1 B 
X PIO0_8/MISO/CT16B0_MAT0 17 -1800 100 100 R 40 40 1 1 B 
X PIO0_9/MOSI/CT16B0_MAT1/SWO 18 -1800 0 100 R 40 40 1 1 B 
X PIO1_4/AD5/CT32B1_MAT3/WAKEUP 26 1800 500 100 L 40 40 1 1 B 
X PIO1_5/RTS/CT32B0_CAP0 30 1800 400 100 L 40 40 1 1 B 
X PIO1_6/RXD/CT32B0_MAT0 31 1800 300 100 L 40 40 1 1 B 
X PIO1_7/TXD/CT32B0_MAT1 32 1800 200 100 L 40 40 1 1 B 
X PIO1_8/CT16B1_CAP0 7 1800 100 100 L 40 40 1 1 B 
X PIO1_9/CT16B1_MAT0 12 1800 0 100 L 40 40 1 1 B 
X PIO1_10/AD6/CT16B1_MAT1 20 1800 -100 100 L 40 40 1 1 B 
X PIO1_11/AD7 27 1800 -200 100 L 40 40 1 1 B 
X PIO2_0/DTR 1 1800 -400 100 L 40 40 1 1 B 
X PIO3_2 28 1800 -600 100 L 40 40 1 1 B 
X RESET/PIO0_0 2 -1800 900 100 R 40 40 1 1 B 
X SWCLK/PIO0_10/SCK/CT16B0_MAT2 19 -1800 -100 100 R 40 40 1 1 B 
X SWDIO/PIO1_3/AD4/CT32B1_MAT2 25 1800 600 100 L 40 40 1 1 B 
X TDI/PIO0_11/AD0/CT32B0_MAT3 21 -1800 -200 100 R 40 40 1 1 B 
X TDO/PIO1_1/AD2/CT32B1_MAT0 23 1800 800 100 L 40 40 1 1 B 
X TMS/PIO1_0/AD1/CT32B1_CAP0 22 1800 900 100 L 40 40 1 1 B 
X TRST/PIO1_2/AD3/CT32B1_MAT1 24 1800 700 100 L 40 40 1 1 B 
X USB_DM 13 1800 -800 100 L 40 40 1 1 B 
X USB_DP 14 1800 -900 100 L 40 40 1 1 B 
X VDD(3V3) 29 -1800 -700 100 R 40 40 1 1 W 
X VDD(IO) 6 -1800 -800 100 R 40 40 1 1 W 
X VSS 33 -1800 -900 100 R 40 40 1 1 W 
X XTALIN 4 -1800 -400 100 R 40 40 1 1 I 
X XTALOUT 5 -1800 -500 100 R 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1343FBD48
# Package Name: LQFP48-7X7
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1343FBD48 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC1343FBD48
F0 "IC" -1800 1600 50 H V L B
F1 "LPC1343FBD48" -500 1600 50 H V L B
F2 "lpc1xxx-v6-LQFP48-7X7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1800 1500 1700 1500
P 2 1 0 0 1700 1500 1700 -1600
P 2 1 0 0 1700 -1600 -1800 -1600
P 2 1 0 0 -1800 -1600 -1800 1500
X PIO0_1/CLKOUT/CT32B0_MAT2/USB_FTOGGLE 4 -1900 1300 100 R 40 40 1 1 B 
X PIO0_2/SSEL/CT16B0_CAP0 10 -1900 1200 100 R 40 40 1 1 B 
X PIO0_3/USB_VBUS 14 -1900 1100 100 R 40 40 1 1 B 
X PIO0_4/SCL 15 -1900 1000 100 R 40 40 1 1 B 
X PIO0_5/SDA 16 -1900 900 100 R 40 40 1 1 B 
X PIO0_6/USB_CONNECT/SCK 22 -1900 800 100 R 40 40 1 1 B 
X PIO0_7/CTS 23 -1900 700 100 R 40 40 1 1 B 
X PIO0_8/MISO/CT16B0_MAT0 27 -1900 600 100 R 40 40 1 1 B 
X PIO0_9/MOSI/CT16B0_MAT1/SWO 28 -1900 500 100 R 40 40 1 1 B 
X PIO1_4/AD5/CT32B1_MAT3/WAKEUP 40 1800 1000 100 L 40 40 1 1 B 
X PIO1_5/RTS/CT32B0_CAP0 45 1800 900 100 L 40 40 1 1 B 
X PIO1_6/RXD/CT32B0_MAT0 46 1800 800 100 L 40 40 1 1 B 
X PIO1_7/TXD/CT32B0_MAT1 47 1800 700 100 L 40 40 1 1 B 
X PIO1_8/CT16B1_CAP0 9 1800 600 100 L 40 40 1 1 B 
X PIO1_9/CT16B1_MAT0 17 1800 500 100 L 40 40 1 1 B 
X PIO1_10/AD6/CT16B1_MAT1 30 1800 400 100 L 40 40 1 1 B 
X PIO1_11/AD7 42 1800 300 100 L 40 40 1 1 B 
X PIO2_0/DTR 2 1800 100 100 L 40 40 1 1 B 
X PIO2_1/DSR 13 1800 0 100 L 40 40 1 1 B 
X PIO2_2/DCD 26 1800 -100 100 L 40 40 1 1 B 
X PIO2_3/RI 38 1800 -200 100 L 40 40 1 1 B 
X PIO2_4 18 1800 -300 100 L 40 40 1 1 B 
X PIO2_5 21 1800 -400 100 L 40 40 1 1 B 
X PIO2_6 1 1800 -500 100 L 40 40 1 1 B 
X PIO2_7 11 1800 -600 100 L 40 40 1 1 B 
X PIO2_8 12 1800 -700 100 L 40 40 1 1 B 
X PIO2_9 24 1800 -800 100 L 40 40 1 1 B 
X PIO2_10 25 1800 -900 100 L 40 40 1 1 B 
X PIO2_11/SCK 31 1800 -1000 100 L 40 40 1 1 B 
X PIO3_0 36 1800 -1200 100 L 40 40 1 1 B 
X PIO3_1 37 1800 -1300 100 L 40 40 1 1 B 
X PIO3_2 43 1800 -1400 100 L 40 40 1 1 B 
X PIO3_3 48 1800 -1500 100 L 40 40 1 1 B 
X RESET/PIO0_0 3 -1900 1400 100 R 40 40 1 1 B 
X SWCLK/PIO0_10/SCK/CT16B0_MAT2 29 -1900 400 100 R 40 40 1 1 B 
X SWDIO/PIO1_3/AD4/CT32B1_MAT2 39 1800 1100 100 L 40 40 1 1 B 
X TDI/PIO0_11/AD0/CT32B0_MAT3 32 -1900 300 100 R 40 40 1 1 B 
X TDO/PIO1_1/AD2/CT32B1_MAT0 34 1800 1300 100 L 40 40 1 1 B 
X TMS/PIO1_0/AD1/CT32B1_CAP0 33 1800 1400 100 L 40 40 1 1 B 
X TRST/PIO1_2/AD3/CT32B1_MAT1 35 1800 1200 100 L 40 40 1 1 B 
X USB_DM 19 -1900 0 100 R 40 40 1 1 B 
X USB_DP 20 -1900 -100 100 R 40 40 1 1 B 
X VDD(3V3) 44 -1900 -800 100 R 40 40 1 1 W 
X VDD(IO) 8 -1900 -1000 100 R 40 40 1 1 W 
X VSS 41 -1900 -1400 100 R 40 40 1 1 W 
X VSSIO 5 -1900 -1200 100 R 40 40 1 1 W 
X XTALIN 6 -1900 -400 100 R 40 40 1 1 I 
X XTALOUT 7 -1900 -500 100 R 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1343FHN33
# Package Name: HVQFN33-7X7
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1343FHN33 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC1343FHN33
F0 "IC" -1700 1100 50 H V L B
F1 "LPC1343FHN33" -200 1100 50 H V L B
F2 "lpc1xxx-v6-HVQFN33-7X7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1700 1000 1700 1000
P 2 1 0 0 1700 1000 1700 -1000
P 2 1 0 0 1700 -1000 -1700 -1000
P 2 1 0 0 -1700 -1000 -1700 1000
X PIO0_1/CLKOUT/CT32B0_MAT2/USB_FTOGGLE 3 -1800 800 100 R 40 40 1 1 B 
X PIO0_2/SSEL/CT16B0_CAP0 8 -1800 700 100 R 40 40 1 1 B 
X PIO0_3/USB_VBUS 9 -1800 600 100 R 40 40 1 1 B 
X PIO0_4/SCL 10 -1800 500 100 R 40 40 1 1 B 
X PIO0_5/SDA 11 -1800 400 100 R 40 40 1 1 B 
X PIO0_6/USB_CONNECT/SCK 15 -1800 300 100 R 40 40 1 1 B 
X PIO0_7/CTS 16 -1800 200 100 R 40 40 1 1 B 
X PIO0_8/MISO/CT16B0_MAT0 17 -1800 100 100 R 40 40 1 1 B 
X PIO0_9/MOSI/CT16B0_MAT1/SWO 18 -1800 0 100 R 40 40 1 1 B 
X PIO1_4/AD5/CT32B1_MAT3/WAKEUP 26 1800 500 100 L 40 40 1 1 B 
X PIO1_5/RTS/CT32B0_CAP0 30 1800 400 100 L 40 40 1 1 B 
X PIO1_6/RXD/CT32B0_MAT0 31 1800 300 100 L 40 40 1 1 B 
X PIO1_7/TXD/CT32B0_MAT1 32 1800 200 100 L 40 40 1 1 B 
X PIO1_8/CT16B1_CAP0 7 1800 100 100 L 40 40 1 1 B 
X PIO1_9/CT16B1_MAT0 12 1800 0 100 L 40 40 1 1 B 
X PIO1_10/AD6/CT16B1_MAT1 20 1800 -100 100 L 40 40 1 1 B 
X PIO1_11/AD7 27 1800 -200 100 L 40 40 1 1 B 
X PIO2_0/DTR 1 1800 -400 100 L 40 40 1 1 B 
X PIO3_2 28 1800 -600 100 L 40 40 1 1 B 
X RESET/PIO0_0 2 -1800 900 100 R 40 40 1 1 B 
X SWCLK/PIO0_10/SCK/CT16B0_MAT2 19 -1800 -100 100 R 40 40 1 1 B 
X SWDIO/PIO1_3/AD4/CT32B1_MAT2 25 1800 600 100 L 40 40 1 1 B 
X TDI/PIO0_11/AD0/CT32B0_MAT3 21 -1800 -200 100 R 40 40 1 1 B 
X TDO/PIO1_1/AD2/CT32B1_MAT0 23 1800 800 100 L 40 40 1 1 B 
X TMS/PIO1_0/AD1/CT32B1_CAP0 22 1800 900 100 L 40 40 1 1 B 
X TRST/PIO1_2/AD3/CT32B1_MAT1 24 1800 700 100 L 40 40 1 1 B 
X USB_DM 13 1800 -800 100 L 40 40 1 1 B 
X USB_DP 14 1800 -900 100 L 40 40 1 1 B 
X VDD(3V3) 29 -1800 -700 100 R 40 40 1 1 W 
X VDD(IO) 6 -1800 -800 100 R 40 40 1 1 W 
X VSS 33 -1800 -900 100 R 40 40 1 1 W 
X XTALIN 4 -1800 -400 100 R 40 40 1 1 I 
X XTALOUT 5 -1800 -500 100 R 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1751
# Package Name: LQFP80-12X12
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1751 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC175X
F0 "IC" -2300 1250 50 H V L B
F1 "LPC1751" -1000 1250 50 H V L B
F2 "lpc1xxx-v6-LQFP80-12X12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -2400 1200 800 1200
P 2 1 0 0 800 1200 800 -3500
P 2 1 0 0 800 -3500 -2400 -3500
P 2 1 0 0 -2400 -3500 -2400 1200
X P0[0]/RD1/TXD3/SDA1 37 -2500 1100 100 R 40 40 1 1 B 
X P0[1]/TD1/RXD3/SCL1 38 -2500 1000 100 R 40 40 1 1 B 
X P0[2]/TXD0/AD0[7] 79 -2500 900 100 R 40 40 1 1 B 
X P0[3]/RXD0/AD0[6] 80 -2500 800 100 R 40 40 1 1 B 
X P0[6]/I2SRX_SDA/SSEL1/MAT2[0] 64 -2500 700 100 R 40 40 1 1 B 
X P0[7]/I2STX_CLK/SCK1/MAT2[1] 63 -2500 600 100 R 40 40 1 1 B 
X P0[8]/I2STX_WS/MISO1/MAT2[2] 62 -2500 500 100 R 40 40 1 1 B 
X P0[9]/I2STX_SDA/MOSI1/MAT2[3] 61 -2500 400 100 R 40 40 1 1 B 
X P0[10]/TXD2/SDA2/MAT3[0] 39 -2500 300 100 R 40 40 1 1 B 
X P0[11]/RXD2/SCL2/MAT3[1] 40 -2500 200 100 R 40 40 1 1 B 
X P0[15]/TXD1/SCK0/SCK 47 -2500 100 100 R 40 40 1 1 B 
X P0[16]/RXD1/SSEL0/SSEL 48 -2500 0 100 R 40 40 1 1 B 
X P0[17]/CTS1/MISO0/MISO 46 -2500 -100 100 R 40 40 1 1 B 
X P0[18]/DCD1/MOSI0/MOSI 45 -2500 -200 100 R 40 40 1 1 B 
X P0[22]/RTS1/TD1 44 -2500 -300 100 R 40 40 1 1 B 
X P0[25]/AD0[2]/I2SRX_SDA/TXD3 7 -2500 -400 100 R 40 40 1 1 B 
X P0[26]/AD0[3]/AOUT/RXD3 6 -2500 -500 100 R 40 40 1 1 B 
X P0[29]/USB_DPLUS 22 -2500 -600 100 R 40 40 1 1 B 
X P0[30]/USB_DMIN 23 -2500 -700 100 R 40 40 1 1 B 
X P1[0]/ENET_TXD0 76 900 1100 100 L 40 40 1 1 B 
X P1[1]/ENET_TXD1 75 900 1000 100 L 40 40 1 1 B 
X P1[4]/ENET_TX_EN 74 900 900 100 L 40 40 1 1 B 
X P1[8]/ENET_CRS 73 900 800 100 L 40 40 1 1 B 
X P1[9]/ENET_RXD0 72 900 700 100 L 40 40 1 1 B 
X P1[10]/ENET_RXD1 71 900 600 100 L 40 40 1 1 B 
X P1[14]/ENET_RX_ER 70 900 500 100 L 40 40 1 1 B 
X P1[15]/ENET_REF_CLK 69 900 400 100 L 40 40 1 1 B 
X P1[18]/USB_UP_LED/PWM1[1]/CAP1[0] 25 900 300 100 L 40 40 1 1 B 
X P1[19]/MCOA0/USB_PPWR/CAP1[1] 26 900 200 100 L 40 40 1 1 B 
X P1[20]/MCI0/PWM1[2]/SCK0 27 900 100 100 L 40 40 1 1 B 
X P1[22]/MCOB0/USB_PWRD/MAT1[0] 28 900 0 100 L 40 40 1 1 B 
X P1[23]/MCI1/PWM1[4]/MISO0 29 900 -100 100 L 40 40 1 1 B 
X P1[24]/MCI2/PWM1[5]/MOSI0 30 900 -200 100 L 40 40 1 1 B 
X P1[25]/MCOA1/MAT1[1] 31 900 -300 100 L 40 40 1 1 B 
X P1[26]/MCOB1/PWM1[6]/CAP0[0] 32 900 -400 100 L 40 40 1 1 B 
X P1[28]/MCOA2/PCAP1[0]/MAT0[0] 35 900 -500 100 L 40 40 1 1 B 
X P1[29]/MCOB2/PCAP1[1]/MAT0[1] 36 900 -600 100 L 40 40 1 1 B 
X P1[30]/VBUS/AD0[4] 18 900 -700 100 L 40 40 1 1 B 
X P1[31]/SCK1/AD0[5] 17 900 -800 100 L 40 40 1 1 B 
X P2[0]/PWM1[1]/TXD1 60 900 -1000 100 L 40 40 1 1 B 
X P2[1]/PWM1[2]/RXD1 59 900 -1100 100 L 40 40 1 1 B 
X P2[2]/PWM1[3]/CTS1/TRACEDATA[3] 58 900 -1200 100 L 40 40 1 1 B 
X P2[3]/PWM1[4]/DCD1/TRACEDATA[2] 55 900 -1300 100 L 40 40 1 1 B 
X P2[4]/PWM1[5]/DSR1/TRACEDATA[1] 54 900 -1400 100 L 40 40 1 1 B 
X P2[5]/PWM1[6]/DTR1/TRACEDATA[0] 53 900 -1500 100 L 40 40 1 1 B 
X P2[6]/PCAP1[0]/RI1/TRACECLK 52 900 -1600 100 L 40 40 1 1 B 
X P2[7]/RD2/RTS1 51 900 -1700 100 L 40 40 1 1 B 
X P2[8]/TD2/TXD2/ENET_MDC 50 900 -1800 100 L 40 40 1 1 B 
X P2[9]/USB_CONNECT/RXD2/ENET_MDIO 49 900 -1900 100 L 40 40 1 1 B 
X P2[10]/EINT0/NMI 41 900 -2000 100 L 40 40 1 1 B 
X P4[28]/RX_MCLK/MAT2[0]/TXD3 65 900 -2100 100 L 40 40 1 1 B 
X P4[29]/TX_MCLK/MAT2[1]/RXD3 68 900 -2200 100 L 40 40 1 1 B 
X RESET 14 -2500 -900 100 R 40 40 1 1 I 
X RSTOUT 11 -2500 -1000 100 R 40 40 1 1 O 
X RTCX1 13 900 -3000 100 L 40 40 1 1 I 
X RTCX2 15 900 -3100 100 L 40 40 1 1 O 
X TCK/SWDCLK 5 900 -2800 100 L 40 40 1 1 B 
X TDI 2 900 -2500 100 L 40 40 1 1 I 
X TDO/SWO 1 900 -2400 100 L 40 40 1 1 O 
X TMS/SWDIO 3 900 -2600 100 L 40 40 1 1 B 
X TRST 4 900 -2700 100 L 40 40 1 1 B 
X VBAT 16 -2500 -1800 100 R 40 40 1 1 W 
X VDD(3V3)1 21 -2500 -1200 100 R 40 40 1 1 W 
X VDD(3V3)2 42 -2500 -1300 100 R 40 40 1 1 W 
X VDD(3V3)3 56 -2500 -1400 100 R 40 40 1 1 W 
X VDD(3V3)4 77 -2500 -1500 100 R 40 40 1 1 W 
X VDD(REG)(3V3)1 34 -2500 -1600 100 R 40 40 1 1 W 
X VDD(REG)(3V3)2 67 -2500 -1700 100 R 40 40 1 1 W 
X VDDA 8 -2500 -2000 100 R 40 40 1 1 W 
X VREFN 12 -2500 -2400 100 R 40 40 1 1 I 
X VREFP 10 -2500 -2300 100 R 40 40 1 1 I 
X VSS1 24 -2500 -2600 100 R 40 40 1 1 W 
X VSS2 33 -2500 -2700 100 R 40 40 1 1 W 
X VSS3 43 -2500 -2800 100 R 40 40 1 1 W 
X VSS4 57 -2500 -2900 100 R 40 40 1 1 W 
X VSS5 66 -2500 -3000 100 R 40 40 1 1 W 
X VSS6 78 -2500 -3100 100 R 40 40 1 1 W 
X VSSA 9 -2500 -2100 100 R 40 40 1 1 W 
X XTAL1 19 900 -3300 100 L 40 40 1 1 I 
X XTAL2 20 900 -3400 100 L 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1752
# Package Name: LQFP80-12X12
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1752 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC175X
F0 "IC" -2300 1250 50 H V L B
F1 "LPC1752" -1000 1250 50 H V L B
F2 "lpc1xxx-v6-LQFP80-12X12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -2400 1200 800 1200
P 2 1 0 0 800 1200 800 -3500
P 2 1 0 0 800 -3500 -2400 -3500
P 2 1 0 0 -2400 -3500 -2400 1200
X P0[0]/RD1/TXD3/SDA1 37 -2500 1100 100 R 40 40 1 1 B 
X P0[1]/TD1/RXD3/SCL1 38 -2500 1000 100 R 40 40 1 1 B 
X P0[2]/TXD0/AD0[7] 79 -2500 900 100 R 40 40 1 1 B 
X P0[3]/RXD0/AD0[6] 80 -2500 800 100 R 40 40 1 1 B 
X P0[6]/I2SRX_SDA/SSEL1/MAT2[0] 64 -2500 700 100 R 40 40 1 1 B 
X P0[7]/I2STX_CLK/SCK1/MAT2[1] 63 -2500 600 100 R 40 40 1 1 B 
X P0[8]/I2STX_WS/MISO1/MAT2[2] 62 -2500 500 100 R 40 40 1 1 B 
X P0[9]/I2STX_SDA/MOSI1/MAT2[3] 61 -2500 400 100 R 40 40 1 1 B 
X P0[10]/TXD2/SDA2/MAT3[0] 39 -2500 300 100 R 40 40 1 1 B 
X P0[11]/RXD2/SCL2/MAT3[1] 40 -2500 200 100 R 40 40 1 1 B 
X P0[15]/TXD1/SCK0/SCK 47 -2500 100 100 R 40 40 1 1 B 
X P0[16]/RXD1/SSEL0/SSEL 48 -2500 0 100 R 40 40 1 1 B 
X P0[17]/CTS1/MISO0/MISO 46 -2500 -100 100 R 40 40 1 1 B 
X P0[18]/DCD1/MOSI0/MOSI 45 -2500 -200 100 R 40 40 1 1 B 
X P0[22]/RTS1/TD1 44 -2500 -300 100 R 40 40 1 1 B 
X P0[25]/AD0[2]/I2SRX_SDA/TXD3 7 -2500 -400 100 R 40 40 1 1 B 
X P0[26]/AD0[3]/AOUT/RXD3 6 -2500 -500 100 R 40 40 1 1 B 
X P0[29]/USB_DPLUS 22 -2500 -600 100 R 40 40 1 1 B 
X P0[30]/USB_DMIN 23 -2500 -700 100 R 40 40 1 1 B 
X P1[0]/ENET_TXD0 76 900 1100 100 L 40 40 1 1 B 
X P1[1]/ENET_TXD1 75 900 1000 100 L 40 40 1 1 B 
X P1[4]/ENET_TX_EN 74 900 900 100 L 40 40 1 1 B 
X P1[8]/ENET_CRS 73 900 800 100 L 40 40 1 1 B 
X P1[9]/ENET_RXD0 72 900 700 100 L 40 40 1 1 B 
X P1[10]/ENET_RXD1 71 900 600 100 L 40 40 1 1 B 
X P1[14]/ENET_RX_ER 70 900 500 100 L 40 40 1 1 B 
X P1[15]/ENET_REF_CLK 69 900 400 100 L 40 40 1 1 B 
X P1[18]/USB_UP_LED/PWM1[1]/CAP1[0] 25 900 300 100 L 40 40 1 1 B 
X P1[19]/MCOA0/USB_PPWR/CAP1[1] 26 900 200 100 L 40 40 1 1 B 
X P1[20]/MCI0/PWM1[2]/SCK0 27 900 100 100 L 40 40 1 1 B 
X P1[22]/MCOB0/USB_PWRD/MAT1[0] 28 900 0 100 L 40 40 1 1 B 
X P1[23]/MCI1/PWM1[4]/MISO0 29 900 -100 100 L 40 40 1 1 B 
X P1[24]/MCI2/PWM1[5]/MOSI0 30 900 -200 100 L 40 40 1 1 B 
X P1[25]/MCOA1/MAT1[1] 31 900 -300 100 L 40 40 1 1 B 
X P1[26]/MCOB1/PWM1[6]/CAP0[0] 32 900 -400 100 L 40 40 1 1 B 
X P1[28]/MCOA2/PCAP1[0]/MAT0[0] 35 900 -500 100 L 40 40 1 1 B 
X P1[29]/MCOB2/PCAP1[1]/MAT0[1] 36 900 -600 100 L 40 40 1 1 B 
X P1[30]/VBUS/AD0[4] 18 900 -700 100 L 40 40 1 1 B 
X P1[31]/SCK1/AD0[5] 17 900 -800 100 L 40 40 1 1 B 
X P2[0]/PWM1[1]/TXD1 60 900 -1000 100 L 40 40 1 1 B 
X P2[1]/PWM1[2]/RXD1 59 900 -1100 100 L 40 40 1 1 B 
X P2[2]/PWM1[3]/CTS1/TRACEDATA[3] 58 900 -1200 100 L 40 40 1 1 B 
X P2[3]/PWM1[4]/DCD1/TRACEDATA[2] 55 900 -1300 100 L 40 40 1 1 B 
X P2[4]/PWM1[5]/DSR1/TRACEDATA[1] 54 900 -1400 100 L 40 40 1 1 B 
X P2[5]/PWM1[6]/DTR1/TRACEDATA[0] 53 900 -1500 100 L 40 40 1 1 B 
X P2[6]/PCAP1[0]/RI1/TRACECLK 52 900 -1600 100 L 40 40 1 1 B 
X P2[7]/RD2/RTS1 51 900 -1700 100 L 40 40 1 1 B 
X P2[8]/TD2/TXD2/ENET_MDC 50 900 -1800 100 L 40 40 1 1 B 
X P2[9]/USB_CONNECT/RXD2/ENET_MDIO 49 900 -1900 100 L 40 40 1 1 B 
X P2[10]/EINT0/NMI 41 900 -2000 100 L 40 40 1 1 B 
X P4[28]/RX_MCLK/MAT2[0]/TXD3 65 900 -2100 100 L 40 40 1 1 B 
X P4[29]/TX_MCLK/MAT2[1]/RXD3 68 900 -2200 100 L 40 40 1 1 B 
X RESET 14 -2500 -900 100 R 40 40 1 1 I 
X RSTOUT 11 -2500 -1000 100 R 40 40 1 1 O 
X RTCX1 13 900 -3000 100 L 40 40 1 1 I 
X RTCX2 15 900 -3100 100 L 40 40 1 1 O 
X TCK/SWDCLK 5 900 -2800 100 L 40 40 1 1 B 
X TDI 2 900 -2500 100 L 40 40 1 1 I 
X TDO/SWO 1 900 -2400 100 L 40 40 1 1 O 
X TMS/SWDIO 3 900 -2600 100 L 40 40 1 1 B 
X TRST 4 900 -2700 100 L 40 40 1 1 B 
X VBAT 16 -2500 -1800 100 R 40 40 1 1 W 
X VDD(3V3)1 21 -2500 -1200 100 R 40 40 1 1 W 
X VDD(3V3)2 42 -2500 -1300 100 R 40 40 1 1 W 
X VDD(3V3)3 56 -2500 -1400 100 R 40 40 1 1 W 
X VDD(3V3)4 77 -2500 -1500 100 R 40 40 1 1 W 
X VDD(REG)(3V3)1 34 -2500 -1600 100 R 40 40 1 1 W 
X VDD(REG)(3V3)2 67 -2500 -1700 100 R 40 40 1 1 W 
X VDDA 8 -2500 -2000 100 R 40 40 1 1 W 
X VREFN 12 -2500 -2400 100 R 40 40 1 1 I 
X VREFP 10 -2500 -2300 100 R 40 40 1 1 I 
X VSS1 24 -2500 -2600 100 R 40 40 1 1 W 
X VSS2 33 -2500 -2700 100 R 40 40 1 1 W 
X VSS3 43 -2500 -2800 100 R 40 40 1 1 W 
X VSS4 57 -2500 -2900 100 R 40 40 1 1 W 
X VSS5 66 -2500 -3000 100 R 40 40 1 1 W 
X VSS6 78 -2500 -3100 100 R 40 40 1 1 W 
X VSSA 9 -2500 -2100 100 R 40 40 1 1 W 
X XTAL1 19 900 -3300 100 L 40 40 1 1 I 
X XTAL2 20 900 -3400 100 L 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1754
# Package Name: LQFP80-12X12
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1754 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC175X
F0 "IC" -2300 1250 50 H V L B
F1 "LPC1754" -1000 1250 50 H V L B
F2 "lpc1xxx-v6-LQFP80-12X12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -2400 1200 800 1200
P 2 1 0 0 800 1200 800 -3500
P 2 1 0 0 800 -3500 -2400 -3500
P 2 1 0 0 -2400 -3500 -2400 1200
X P0[0]/RD1/TXD3/SDA1 37 -2500 1100 100 R 40 40 1 1 B 
X P0[1]/TD1/RXD3/SCL1 38 -2500 1000 100 R 40 40 1 1 B 
X P0[2]/TXD0/AD0[7] 79 -2500 900 100 R 40 40 1 1 B 
X P0[3]/RXD0/AD0[6] 80 -2500 800 100 R 40 40 1 1 B 
X P0[6]/I2SRX_SDA/SSEL1/MAT2[0] 64 -2500 700 100 R 40 40 1 1 B 
X P0[7]/I2STX_CLK/SCK1/MAT2[1] 63 -2500 600 100 R 40 40 1 1 B 
X P0[8]/I2STX_WS/MISO1/MAT2[2] 62 -2500 500 100 R 40 40 1 1 B 
X P0[9]/I2STX_SDA/MOSI1/MAT2[3] 61 -2500 400 100 R 40 40 1 1 B 
X P0[10]/TXD2/SDA2/MAT3[0] 39 -2500 300 100 R 40 40 1 1 B 
X P0[11]/RXD2/SCL2/MAT3[1] 40 -2500 200 100 R 40 40 1 1 B 
X P0[15]/TXD1/SCK0/SCK 47 -2500 100 100 R 40 40 1 1 B 
X P0[16]/RXD1/SSEL0/SSEL 48 -2500 0 100 R 40 40 1 1 B 
X P0[17]/CTS1/MISO0/MISO 46 -2500 -100 100 R 40 40 1 1 B 
X P0[18]/DCD1/MOSI0/MOSI 45 -2500 -200 100 R 40 40 1 1 B 
X P0[22]/RTS1/TD1 44 -2500 -300 100 R 40 40 1 1 B 
X P0[25]/AD0[2]/I2SRX_SDA/TXD3 7 -2500 -400 100 R 40 40 1 1 B 
X P0[26]/AD0[3]/AOUT/RXD3 6 -2500 -500 100 R 40 40 1 1 B 
X P0[29]/USB_DPLUS 22 -2500 -600 100 R 40 40 1 1 B 
X P0[30]/USB_DMIN 23 -2500 -700 100 R 40 40 1 1 B 
X P1[0]/ENET_TXD0 76 900 1100 100 L 40 40 1 1 B 
X P1[1]/ENET_TXD1 75 900 1000 100 L 40 40 1 1 B 
X P1[4]/ENET_TX_EN 74 900 900 100 L 40 40 1 1 B 
X P1[8]/ENET_CRS 73 900 800 100 L 40 40 1 1 B 
X P1[9]/ENET_RXD0 72 900 700 100 L 40 40 1 1 B 
X P1[10]/ENET_RXD1 71 900 600 100 L 40 40 1 1 B 
X P1[14]/ENET_RX_ER 70 900 500 100 L 40 40 1 1 B 
X P1[15]/ENET_REF_CLK 69 900 400 100 L 40 40 1 1 B 
X P1[18]/USB_UP_LED/PWM1[1]/CAP1[0] 25 900 300 100 L 40 40 1 1 B 
X P1[19]/MCOA0/USB_PPWR/CAP1[1] 26 900 200 100 L 40 40 1 1 B 
X P1[20]/MCI0/PWM1[2]/SCK0 27 900 100 100 L 40 40 1 1 B 
X P1[22]/MCOB0/USB_PWRD/MAT1[0] 28 900 0 100 L 40 40 1 1 B 
X P1[23]/MCI1/PWM1[4]/MISO0 29 900 -100 100 L 40 40 1 1 B 
X P1[24]/MCI2/PWM1[5]/MOSI0 30 900 -200 100 L 40 40 1 1 B 
X P1[25]/MCOA1/MAT1[1] 31 900 -300 100 L 40 40 1 1 B 
X P1[26]/MCOB1/PWM1[6]/CAP0[0] 32 900 -400 100 L 40 40 1 1 B 
X P1[28]/MCOA2/PCAP1[0]/MAT0[0] 35 900 -500 100 L 40 40 1 1 B 
X P1[29]/MCOB2/PCAP1[1]/MAT0[1] 36 900 -600 100 L 40 40 1 1 B 
X P1[30]/VBUS/AD0[4] 18 900 -700 100 L 40 40 1 1 B 
X P1[31]/SCK1/AD0[5] 17 900 -800 100 L 40 40 1 1 B 
X P2[0]/PWM1[1]/TXD1 60 900 -1000 100 L 40 40 1 1 B 
X P2[1]/PWM1[2]/RXD1 59 900 -1100 100 L 40 40 1 1 B 
X P2[2]/PWM1[3]/CTS1/TRACEDATA[3] 58 900 -1200 100 L 40 40 1 1 B 
X P2[3]/PWM1[4]/DCD1/TRACEDATA[2] 55 900 -1300 100 L 40 40 1 1 B 
X P2[4]/PWM1[5]/DSR1/TRACEDATA[1] 54 900 -1400 100 L 40 40 1 1 B 
X P2[5]/PWM1[6]/DTR1/TRACEDATA[0] 53 900 -1500 100 L 40 40 1 1 B 
X P2[6]/PCAP1[0]/RI1/TRACECLK 52 900 -1600 100 L 40 40 1 1 B 
X P2[7]/RD2/RTS1 51 900 -1700 100 L 40 40 1 1 B 
X P2[8]/TD2/TXD2/ENET_MDC 50 900 -1800 100 L 40 40 1 1 B 
X P2[9]/USB_CONNECT/RXD2/ENET_MDIO 49 900 -1900 100 L 40 40 1 1 B 
X P2[10]/EINT0/NMI 41 900 -2000 100 L 40 40 1 1 B 
X P4[28]/RX_MCLK/MAT2[0]/TXD3 65 900 -2100 100 L 40 40 1 1 B 
X P4[29]/TX_MCLK/MAT2[1]/RXD3 68 900 -2200 100 L 40 40 1 1 B 
X RESET 14 -2500 -900 100 R 40 40 1 1 I 
X RSTOUT 11 -2500 -1000 100 R 40 40 1 1 O 
X RTCX1 13 900 -3000 100 L 40 40 1 1 I 
X RTCX2 15 900 -3100 100 L 40 40 1 1 O 
X TCK/SWDCLK 5 900 -2800 100 L 40 40 1 1 B 
X TDI 2 900 -2500 100 L 40 40 1 1 I 
X TDO/SWO 1 900 -2400 100 L 40 40 1 1 O 
X TMS/SWDIO 3 900 -2600 100 L 40 40 1 1 B 
X TRST 4 900 -2700 100 L 40 40 1 1 B 
X VBAT 16 -2500 -1800 100 R 40 40 1 1 W 
X VDD(3V3)1 21 -2500 -1200 100 R 40 40 1 1 W 
X VDD(3V3)2 42 -2500 -1300 100 R 40 40 1 1 W 
X VDD(3V3)3 56 -2500 -1400 100 R 40 40 1 1 W 
X VDD(3V3)4 77 -2500 -1500 100 R 40 40 1 1 W 
X VDD(REG)(3V3)1 34 -2500 -1600 100 R 40 40 1 1 W 
X VDD(REG)(3V3)2 67 -2500 -1700 100 R 40 40 1 1 W 
X VDDA 8 -2500 -2000 100 R 40 40 1 1 W 
X VREFN 12 -2500 -2400 100 R 40 40 1 1 I 
X VREFP 10 -2500 -2300 100 R 40 40 1 1 I 
X VSS1 24 -2500 -2600 100 R 40 40 1 1 W 
X VSS2 33 -2500 -2700 100 R 40 40 1 1 W 
X VSS3 43 -2500 -2800 100 R 40 40 1 1 W 
X VSS4 57 -2500 -2900 100 R 40 40 1 1 W 
X VSS5 66 -2500 -3000 100 R 40 40 1 1 W 
X VSS6 78 -2500 -3100 100 R 40 40 1 1 W 
X VSSA 9 -2500 -2100 100 R 40 40 1 1 W 
X XTAL1 19 900 -3300 100 L 40 40 1 1 I 
X XTAL2 20 900 -3400 100 L 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1756
# Package Name: LQFP80-12X12
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1756 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC175X
F0 "IC" -2300 1250 50 H V L B
F1 "LPC1756" -1000 1250 50 H V L B
F2 "lpc1xxx-v6-LQFP80-12X12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -2400 1200 800 1200
P 2 1 0 0 800 1200 800 -3500
P 2 1 0 0 800 -3500 -2400 -3500
P 2 1 0 0 -2400 -3500 -2400 1200
X P0[0]/RD1/TXD3/SDA1 37 -2500 1100 100 R 40 40 1 1 B 
X P0[1]/TD1/RXD3/SCL1 38 -2500 1000 100 R 40 40 1 1 B 
X P0[2]/TXD0/AD0[7] 79 -2500 900 100 R 40 40 1 1 B 
X P0[3]/RXD0/AD0[6] 80 -2500 800 100 R 40 40 1 1 B 
X P0[6]/I2SRX_SDA/SSEL1/MAT2[0] 64 -2500 700 100 R 40 40 1 1 B 
X P0[7]/I2STX_CLK/SCK1/MAT2[1] 63 -2500 600 100 R 40 40 1 1 B 
X P0[8]/I2STX_WS/MISO1/MAT2[2] 62 -2500 500 100 R 40 40 1 1 B 
X P0[9]/I2STX_SDA/MOSI1/MAT2[3] 61 -2500 400 100 R 40 40 1 1 B 
X P0[10]/TXD2/SDA2/MAT3[0] 39 -2500 300 100 R 40 40 1 1 B 
X P0[11]/RXD2/SCL2/MAT3[1] 40 -2500 200 100 R 40 40 1 1 B 
X P0[15]/TXD1/SCK0/SCK 47 -2500 100 100 R 40 40 1 1 B 
X P0[16]/RXD1/SSEL0/SSEL 48 -2500 0 100 R 40 40 1 1 B 
X P0[17]/CTS1/MISO0/MISO 46 -2500 -100 100 R 40 40 1 1 B 
X P0[18]/DCD1/MOSI0/MOSI 45 -2500 -200 100 R 40 40 1 1 B 
X P0[22]/RTS1/TD1 44 -2500 -300 100 R 40 40 1 1 B 
X P0[25]/AD0[2]/I2SRX_SDA/TXD3 7 -2500 -400 100 R 40 40 1 1 B 
X P0[26]/AD0[3]/AOUT/RXD3 6 -2500 -500 100 R 40 40 1 1 B 
X P0[29]/USB_DPLUS 22 -2500 -600 100 R 40 40 1 1 B 
X P0[30]/USB_DMIN 23 -2500 -700 100 R 40 40 1 1 B 
X P1[0]/ENET_TXD0 76 900 1100 100 L 40 40 1 1 B 
X P1[1]/ENET_TXD1 75 900 1000 100 L 40 40 1 1 B 
X P1[4]/ENET_TX_EN 74 900 900 100 L 40 40 1 1 B 
X P1[8]/ENET_CRS 73 900 800 100 L 40 40 1 1 B 
X P1[9]/ENET_RXD0 72 900 700 100 L 40 40 1 1 B 
X P1[10]/ENET_RXD1 71 900 600 100 L 40 40 1 1 B 
X P1[14]/ENET_RX_ER 70 900 500 100 L 40 40 1 1 B 
X P1[15]/ENET_REF_CLK 69 900 400 100 L 40 40 1 1 B 
X P1[18]/USB_UP_LED/PWM1[1]/CAP1[0] 25 900 300 100 L 40 40 1 1 B 
X P1[19]/MCOA0/USB_PPWR/CAP1[1] 26 900 200 100 L 40 40 1 1 B 
X P1[20]/MCI0/PWM1[2]/SCK0 27 900 100 100 L 40 40 1 1 B 
X P1[22]/MCOB0/USB_PWRD/MAT1[0] 28 900 0 100 L 40 40 1 1 B 
X P1[23]/MCI1/PWM1[4]/MISO0 29 900 -100 100 L 40 40 1 1 B 
X P1[24]/MCI2/PWM1[5]/MOSI0 30 900 -200 100 L 40 40 1 1 B 
X P1[25]/MCOA1/MAT1[1] 31 900 -300 100 L 40 40 1 1 B 
X P1[26]/MCOB1/PWM1[6]/CAP0[0] 32 900 -400 100 L 40 40 1 1 B 
X P1[28]/MCOA2/PCAP1[0]/MAT0[0] 35 900 -500 100 L 40 40 1 1 B 
X P1[29]/MCOB2/PCAP1[1]/MAT0[1] 36 900 -600 100 L 40 40 1 1 B 
X P1[30]/VBUS/AD0[4] 18 900 -700 100 L 40 40 1 1 B 
X P1[31]/SCK1/AD0[5] 17 900 -800 100 L 40 40 1 1 B 
X P2[0]/PWM1[1]/TXD1 60 900 -1000 100 L 40 40 1 1 B 
X P2[1]/PWM1[2]/RXD1 59 900 -1100 100 L 40 40 1 1 B 
X P2[2]/PWM1[3]/CTS1/TRACEDATA[3] 58 900 -1200 100 L 40 40 1 1 B 
X P2[3]/PWM1[4]/DCD1/TRACEDATA[2] 55 900 -1300 100 L 40 40 1 1 B 
X P2[4]/PWM1[5]/DSR1/TRACEDATA[1] 54 900 -1400 100 L 40 40 1 1 B 
X P2[5]/PWM1[6]/DTR1/TRACEDATA[0] 53 900 -1500 100 L 40 40 1 1 B 
X P2[6]/PCAP1[0]/RI1/TRACECLK 52 900 -1600 100 L 40 40 1 1 B 
X P2[7]/RD2/RTS1 51 900 -1700 100 L 40 40 1 1 B 
X P2[8]/TD2/TXD2/ENET_MDC 50 900 -1800 100 L 40 40 1 1 B 
X P2[9]/USB_CONNECT/RXD2/ENET_MDIO 49 900 -1900 100 L 40 40 1 1 B 
X P2[10]/EINT0/NMI 41 900 -2000 100 L 40 40 1 1 B 
X P4[28]/RX_MCLK/MAT2[0]/TXD3 65 900 -2100 100 L 40 40 1 1 B 
X P4[29]/TX_MCLK/MAT2[1]/RXD3 68 900 -2200 100 L 40 40 1 1 B 
X RESET 14 -2500 -900 100 R 40 40 1 1 I 
X RSTOUT 11 -2500 -1000 100 R 40 40 1 1 O 
X RTCX1 13 900 -3000 100 L 40 40 1 1 I 
X RTCX2 15 900 -3100 100 L 40 40 1 1 O 
X TCK/SWDCLK 5 900 -2800 100 L 40 40 1 1 B 
X TDI 2 900 -2500 100 L 40 40 1 1 I 
X TDO/SWO 1 900 -2400 100 L 40 40 1 1 O 
X TMS/SWDIO 3 900 -2600 100 L 40 40 1 1 B 
X TRST 4 900 -2700 100 L 40 40 1 1 B 
X VBAT 16 -2500 -1800 100 R 40 40 1 1 W 
X VDD(3V3)1 21 -2500 -1200 100 R 40 40 1 1 W 
X VDD(3V3)2 42 -2500 -1300 100 R 40 40 1 1 W 
X VDD(3V3)3 56 -2500 -1400 100 R 40 40 1 1 W 
X VDD(3V3)4 77 -2500 -1500 100 R 40 40 1 1 W 
X VDD(REG)(3V3)1 34 -2500 -1600 100 R 40 40 1 1 W 
X VDD(REG)(3V3)2 67 -2500 -1700 100 R 40 40 1 1 W 
X VDDA 8 -2500 -2000 100 R 40 40 1 1 W 
X VREFN 12 -2500 -2400 100 R 40 40 1 1 I 
X VREFP 10 -2500 -2300 100 R 40 40 1 1 I 
X VSS1 24 -2500 -2600 100 R 40 40 1 1 W 
X VSS2 33 -2500 -2700 100 R 40 40 1 1 W 
X VSS3 43 -2500 -2800 100 R 40 40 1 1 W 
X VSS4 57 -2500 -2900 100 R 40 40 1 1 W 
X VSS5 66 -2500 -3000 100 R 40 40 1 1 W 
X VSS6 78 -2500 -3100 100 R 40 40 1 1 W 
X VSSA 9 -2500 -2100 100 R 40 40 1 1 W 
X XTAL1 19 900 -3300 100 L 40 40 1 1 I 
X XTAL2 20 900 -3400 100 L 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1758
# Package Name: LQFP80-12X12
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1758 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC175X
F0 "IC" -2300 1250 50 H V L B
F1 "LPC1758" -1000 1250 50 H V L B
F2 "lpc1xxx-v6-LQFP80-12X12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -2400 1200 800 1200
P 2 1 0 0 800 1200 800 -3500
P 2 1 0 0 800 -3500 -2400 -3500
P 2 1 0 0 -2400 -3500 -2400 1200
X P0[0]/RD1/TXD3/SDA1 37 -2500 1100 100 R 40 40 1 1 B 
X P0[1]/TD1/RXD3/SCL1 38 -2500 1000 100 R 40 40 1 1 B 
X P0[2]/TXD0/AD0[7] 79 -2500 900 100 R 40 40 1 1 B 
X P0[3]/RXD0/AD0[6] 80 -2500 800 100 R 40 40 1 1 B 
X P0[6]/I2SRX_SDA/SSEL1/MAT2[0] 64 -2500 700 100 R 40 40 1 1 B 
X P0[7]/I2STX_CLK/SCK1/MAT2[1] 63 -2500 600 100 R 40 40 1 1 B 
X P0[8]/I2STX_WS/MISO1/MAT2[2] 62 -2500 500 100 R 40 40 1 1 B 
X P0[9]/I2STX_SDA/MOSI1/MAT2[3] 61 -2500 400 100 R 40 40 1 1 B 
X P0[10]/TXD2/SDA2/MAT3[0] 39 -2500 300 100 R 40 40 1 1 B 
X P0[11]/RXD2/SCL2/MAT3[1] 40 -2500 200 100 R 40 40 1 1 B 
X P0[15]/TXD1/SCK0/SCK 47 -2500 100 100 R 40 40 1 1 B 
X P0[16]/RXD1/SSEL0/SSEL 48 -2500 0 100 R 40 40 1 1 B 
X P0[17]/CTS1/MISO0/MISO 46 -2500 -100 100 R 40 40 1 1 B 
X P0[18]/DCD1/MOSI0/MOSI 45 -2500 -200 100 R 40 40 1 1 B 
X P0[22]/RTS1/TD1 44 -2500 -300 100 R 40 40 1 1 B 
X P0[25]/AD0[2]/I2SRX_SDA/TXD3 7 -2500 -400 100 R 40 40 1 1 B 
X P0[26]/AD0[3]/AOUT/RXD3 6 -2500 -500 100 R 40 40 1 1 B 
X P0[29]/USB_DPLUS 22 -2500 -600 100 R 40 40 1 1 B 
X P0[30]/USB_DMIN 23 -2500 -700 100 R 40 40 1 1 B 
X P1[0]/ENET_TXD0 76 900 1100 100 L 40 40 1 1 B 
X P1[1]/ENET_TXD1 75 900 1000 100 L 40 40 1 1 B 
X P1[4]/ENET_TX_EN 74 900 900 100 L 40 40 1 1 B 
X P1[8]/ENET_CRS 73 900 800 100 L 40 40 1 1 B 
X P1[9]/ENET_RXD0 72 900 700 100 L 40 40 1 1 B 
X P1[10]/ENET_RXD1 71 900 600 100 L 40 40 1 1 B 
X P1[14]/ENET_RX_ER 70 900 500 100 L 40 40 1 1 B 
X P1[15]/ENET_REF_CLK 69 900 400 100 L 40 40 1 1 B 
X P1[18]/USB_UP_LED/PWM1[1]/CAP1[0] 25 900 300 100 L 40 40 1 1 B 
X P1[19]/MCOA0/USB_PPWR/CAP1[1] 26 900 200 100 L 40 40 1 1 B 
X P1[20]/MCI0/PWM1[2]/SCK0 27 900 100 100 L 40 40 1 1 B 
X P1[22]/MCOB0/USB_PWRD/MAT1[0] 28 900 0 100 L 40 40 1 1 B 
X P1[23]/MCI1/PWM1[4]/MISO0 29 900 -100 100 L 40 40 1 1 B 
X P1[24]/MCI2/PWM1[5]/MOSI0 30 900 -200 100 L 40 40 1 1 B 
X P1[25]/MCOA1/MAT1[1] 31 900 -300 100 L 40 40 1 1 B 
X P1[26]/MCOB1/PWM1[6]/CAP0[0] 32 900 -400 100 L 40 40 1 1 B 
X P1[28]/MCOA2/PCAP1[0]/MAT0[0] 35 900 -500 100 L 40 40 1 1 B 
X P1[29]/MCOB2/PCAP1[1]/MAT0[1] 36 900 -600 100 L 40 40 1 1 B 
X P1[30]/VBUS/AD0[4] 18 900 -700 100 L 40 40 1 1 B 
X P1[31]/SCK1/AD0[5] 17 900 -800 100 L 40 40 1 1 B 
X P2[0]/PWM1[1]/TXD1 60 900 -1000 100 L 40 40 1 1 B 
X P2[1]/PWM1[2]/RXD1 59 900 -1100 100 L 40 40 1 1 B 
X P2[2]/PWM1[3]/CTS1/TRACEDATA[3] 58 900 -1200 100 L 40 40 1 1 B 
X P2[3]/PWM1[4]/DCD1/TRACEDATA[2] 55 900 -1300 100 L 40 40 1 1 B 
X P2[4]/PWM1[5]/DSR1/TRACEDATA[1] 54 900 -1400 100 L 40 40 1 1 B 
X P2[5]/PWM1[6]/DTR1/TRACEDATA[0] 53 900 -1500 100 L 40 40 1 1 B 
X P2[6]/PCAP1[0]/RI1/TRACECLK 52 900 -1600 100 L 40 40 1 1 B 
X P2[7]/RD2/RTS1 51 900 -1700 100 L 40 40 1 1 B 
X P2[8]/TD2/TXD2/ENET_MDC 50 900 -1800 100 L 40 40 1 1 B 
X P2[9]/USB_CONNECT/RXD2/ENET_MDIO 49 900 -1900 100 L 40 40 1 1 B 
X P2[10]/EINT0/NMI 41 900 -2000 100 L 40 40 1 1 B 
X P4[28]/RX_MCLK/MAT2[0]/TXD3 65 900 -2100 100 L 40 40 1 1 B 
X P4[29]/TX_MCLK/MAT2[1]/RXD3 68 900 -2200 100 L 40 40 1 1 B 
X RESET 14 -2500 -900 100 R 40 40 1 1 I 
X RSTOUT 11 -2500 -1000 100 R 40 40 1 1 O 
X RTCX1 13 900 -3000 100 L 40 40 1 1 I 
X RTCX2 15 900 -3100 100 L 40 40 1 1 O 
X TCK/SWDCLK 5 900 -2800 100 L 40 40 1 1 B 
X TDI 2 900 -2500 100 L 40 40 1 1 I 
X TDO/SWO 1 900 -2400 100 L 40 40 1 1 O 
X TMS/SWDIO 3 900 -2600 100 L 40 40 1 1 B 
X TRST 4 900 -2700 100 L 40 40 1 1 B 
X VBAT 16 -2500 -1800 100 R 40 40 1 1 W 
X VDD(3V3)1 21 -2500 -1200 100 R 40 40 1 1 W 
X VDD(3V3)2 42 -2500 -1300 100 R 40 40 1 1 W 
X VDD(3V3)3 56 -2500 -1400 100 R 40 40 1 1 W 
X VDD(3V3)4 77 -2500 -1500 100 R 40 40 1 1 W 
X VDD(REG)(3V3)1 34 -2500 -1600 100 R 40 40 1 1 W 
X VDD(REG)(3V3)2 67 -2500 -1700 100 R 40 40 1 1 W 
X VDDA 8 -2500 -2000 100 R 40 40 1 1 W 
X VREFN 12 -2500 -2400 100 R 40 40 1 1 I 
X VREFP 10 -2500 -2300 100 R 40 40 1 1 I 
X VSS1 24 -2500 -2600 100 R 40 40 1 1 W 
X VSS2 33 -2500 -2700 100 R 40 40 1 1 W 
X VSS3 43 -2500 -2800 100 R 40 40 1 1 W 
X VSS4 57 -2500 -2900 100 R 40 40 1 1 W 
X VSS5 66 -2500 -3000 100 R 40 40 1 1 W 
X VSS6 78 -2500 -3100 100 R 40 40 1 1 W 
X VSSA 9 -2500 -2100 100 R 40 40 1 1 W 
X XTAL1 19 900 -3300 100 L 40 40 1 1 I 
X XTAL2 20 900 -3400 100 L 40 40 1 1 O 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1764
# Package Name: LQFP100-14X14
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1764 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC176X
F0 "IC" -910 1850 50 H V L B
F1 "LPC1764" -2300 1850 50 H V L B
F2 "lpc1xxx-v6-LQFP100-14X14" 0 150 50 H I C C
DRAW
P 2 1 0 0 -2400 1800 900 1800
P 2 1 0 0 900 -4300 -2400 -4300
P 2 1 0 0 -2400 -4300 -2400 1800
P 2 1 0 0 900 1800 900 -4300
X NC 13 1000 -4200 100 L 40 40 1 1 B 
X P0[0]/RD1/TXD3/SDA1 46 -2500 1700 100 R 40 40 1 1 B 
X P0[1]/TD1/RXD3/SCL1 47 -2500 1600 100 R 40 40 1 1 B 
X P0[2]/TXD0/AD0[7] 98 -2500 1500 100 R 40 40 1 1 B 
X P0[3]/RXD0/AD0[6] 99 -2500 1400 100 R 40 40 1 1 B 
X P0[4]/I2SRX_CLK/RD2/CAP2[0] 81 -2500 1300 100 R 40 40 1 1 B 
X P0[5]/I2SRX_WS/TD2/CAP2[1] 80 -2500 1200 100 R 40 40 1 1 B 
X P0[6]/I2SRX_SDA/SSEL1/MAT2[0] 79 -2500 1100 100 R 40 40 1 1 B 
X P0[7]/I2STX_CLK/SCK1/MAT2[1] 78 -2500 1000 100 R 40 40 1 1 B 
X P0[8]/I2STX_WS/MISO1/MAT2[2] 77 -2500 900 100 R 40 40 1 1 B 
X P0[9]/I2STX_SDA/MOSI1/MAT2[3] 76 -2500 800 100 R 40 40 1 1 B 
X P0[10]/TXD2/SDA2/MAT3[0] 48 -2500 700 100 R 40 40 1 1 B 
X P0[11]/RXD2/SCL2/MAT3[1] 49 -2500 600 100 R 40 40 1 1 B 
X P0[15]/TXD1/SCK0/SCK 62 -2500 500 100 R 40 40 1 1 B 
X P0[16]/RXD1/SSEL0/SSEL 63 -2500 400 100 R 40 40 1 1 B 
X P0[17]/CTS1/MISO0/MISO 61 -2500 300 100 R 40 40 1 1 B 
X P0[18]/DCD1/MOSI0/MOSI 60 -2500 200 100 R 40 40 1 1 B 
X P0[19]/DSR1/SDA1 59 -2500 100 100 R 40 40 1 1 B 
X P0[20]/DTR1/SCL1 58 -2500 0 100 R 40 40 1 1 B 
X P0[21]/RI1/RD1 57 -2500 -100 100 R 40 40 1 1 B 
X P0[22]/RTS1/TD1 56 -2500 -200 100 R 40 40 1 1 B 
X P0[23]/AD0[0]/I2SRX_CLK/CAP3[0] 9 -2500 -300 100 R 40 40 1 1 B 
X P0[24]/AD0[1]/I2SRX_WS/CAP3[1] 8 -2500 -400 100 R 40 40 1 1 B 
X P0[25]/AD0[2]/I2SRX_SDA/TXD3 7 -2500 -500 100 R 40 40 1 1 B 
X P0[26]/AD0[3]/AOUT/RXD3 6 -2500 -600 100 R 40 40 1 1 B 
X P0[27]/SDA0/USB_SDA 25 -2500 -700 100 R 40 40 1 1 B 
X P0[28]/SCL0/USB_SCL 24 -2500 -800 100 R 40 40 1 1 B 
X P0[29]/USB_DPLUS 29 -2500 -900 100 R 40 40 1 1 B 
X P0[30]/USB_DMINUS 30 -2500 -1000 100 R 40 40 1 1 B 
X P1[0]/ENET_TXD0 95 1000 1700 100 L 40 40 1 1 B 
X P1[1]/ENET_TXD1 94 1000 1600 100 L 40 40 1 1 B 
X P1[4]/ENET_TX_EN 93 1000 1500 100 L 40 40 1 1 B 
X P1[8]/ENET_CRS 92 1000 1400 100 L 40 40 1 1 B 
X P1[9]/ENET_RXD0 91 1000 1300 100 L 40 40 1 1 B 
X P1[10]/ENET_RXD1 90 1000 1200 100 L 40 40 1 1 B 
X P1[14]/ENET_RX_ER 89 1000 1100 100 L 40 40 1 1 B 
X P1[15]/ENET_REF_CLK 88 1000 1000 100 L 40 40 1 1 B 
X P1[16]/ENET_MDC 87 1000 900 100 L 40 40 1 1 B 
X P1[17]/ENET_MDIO 86 1000 800 100 L 40 40 1 1 B 
X P1[18]/USB_UP_LED/PWM1[1]/CAP1[0] 32 1000 700 100 L 40 40 1 1 B 
X P1[19]/MCOA0/USB_PPWR/CAP1[1] 33 1000 600 100 L 40 40 1 1 B 
X P1[20]/MCI0/PWM1[2]/SCK0 34 1000 500 100 L 40 40 1 1 B 
X P1[21]/MCABORT/PWM1[3]/SSEL0 35 1000 400 100 L 40 40 1 1 B 
X P1[22]/MCOB0/USB_PWRD/MAT1[0] 36 1000 300 100 L 40 40 1 1 B 
X P1[23]/MCI1/PWM1[4]/MISO0 37 1000 200 100 L 40 40 1 1 B 
X P1[24]/MCI2/PWM1[5]/MOSI0 38 1000 100 100 L 40 40 1 1 B 
X P1[25]/MCOA1/MAT1[1] 39 1000 0 100 L 40 40 1 1 B 
X P1[26]/MCOB1/PWM1[6]/CAP0[0] 40 1000 -100 100 L 40 40 1 1 B 
X P1[27]/CLKOUT/USB_OVRCR/CAP0[1] 43 1000 -200 100 L 40 40 1 1 B 
X P1[28]/MCOA2/PCAP1[0]/MAT0[0] 44 1000 -300 100 L 40 40 1 1 B 
X P1[29]/MCOB2/PCAP1[1]/MAT0[1] 45 1000 -400 100 L 40 40 1 1 B 
X P1[30]/VBUS/AD0[4] 21 1000 -500 100 L 40 40 1 1 B 
X P1[31]/SCK1/AD0[5] 20 1000 -600 100 L 40 40 1 1 B 
X P2[0]/PWM1[1]/TXD1 75 1000 -800 100 L 40 40 1 1 B 
X P2[1]/PWM1[2]/RXD1 74 1000 -900 100 L 40 40 1 1 B 
X P2[2]/PWM1[3]/CTS1/TRACEDATA[3] 73 1000 -1000 100 L 40 40 1 1 B 
X P2[3]/PWM1[4]/DCD1/TRACEDATA[2] 70 1000 -1100 100 L 40 40 1 1 B 
X P2[4]/PWM1[5]/DSR1/TRACEDATA[1] 69 1000 -1200 100 L 40 40 1 1 B 
X P2[5]/PWM1[6]/DTR1/TRACEDATA[0] 68 1000 -1300 100 L 40 40 1 1 B 
X P2[6]/PCAP1[0]/RI1/TRACECLK 67 1000 -1400 100 L 40 40 1 1 B 
X P2[7]/RD2/RTS1 66 1000 -1500 100 L 40 40 1 1 B 
X P2[8]/TD2/TXD2/ENET_MDC 65 1000 -1600 100 L 40 40 1 1 B 
X P2[9]/USB_CONNECT/RXD2/ENET_MDIO 64 1000 -1700 100 L 40 40 1 1 B 
X P2[10]/EINT0/NMI 53 1000 -1800 100 L 40 40 1 1 B 
X P2[11]/EINT1/I2STX_CLK 52 1000 -1900 100 L 40 40 1 1 B 
X P2[12]/EINT2/I2STX_WS 51 1000 -2000 100 L 40 40 1 1 B 
X P2[13]/EINT3/I2STX_SDA 50 1000 -2100 100 L 40 40 1 1 B 
X P3[25]/MAT0[0]/PWM1[2] 27 1000 -2300 100 L 40 40 1 1 B 
X P3[26]/STCLK/MAT0[1]/PWM1[3] 26 1000 -2400 100 L 40 40 1 1 B 
X P4[28]/RX_MCLK/MAT2[0]/TXD3 82 1000 -2600 100 L 40 40 1 1 B 
X P4[29]/TX_MCLK/MAT2[1]/RXD3 85 1000 -2700 100 L 40 40 1 1 B 
X RESET 17 -2500 -1200 100 R 40 40 1 1 B 
X RSTOUT 14 -2500 -1300 100 R 40 40 1 1 B 
X RTCK 100 -2500 -4200 100 R 40 40 1 1 B 
X RTCX1 16 1000 -2900 100 L 40 40 1 1 B 
X RTCX2 18 1000 -3000 100 L 40 40 1 1 B 
X TCK/SWDCLK 5 -2500 -4100 100 R 40 40 1 1 B 
X TDI 2 -2500 -3800 100 R 40 40 1 1 B 
X TDO/SWO 1 -2500 -3700 100 R 40 40 1 1 B 
X TMS/SWDIO 3 -2500 -3900 100 R 40 40 1 1 B 
X TRST 4 -2500 -4000 100 R 40 40 1 1 B 
X VBAT 19 -2500 -2200 100 R 40 40 1 1 B 
X VDD(3V3)1 28 -2500 -1500 100 R 40 40 1 1 B 
X VDD(3V3)2 54 -2500 -1600 100 R 40 40 1 1 B 
X VDD(3V3)3 71 -2500 -1700 100 R 40 40 1 1 B 
X VDD(3V3)4 96 -2500 -1800 100 R 40 40 1 1 B 
X VDD(REG)(3V3)1 42 -2500 -1900 100 R 40 40 1 1 B 
X VDD(REG)(3V3)2 84 -2500 -2000 100 R 40 40 1 1 B 
X VDDA 10 -2500 -2400 100 R 40 40 1 1 B 
X VREFN 15 -2500 -2800 100 R 40 40 1 1 B 
X VREFP 12 -2500 -2700 100 R 40 40 1 1 B 
X VSS1 31 -2500 -3000 100 R 40 40 1 1 B 
X VSS2 41 -2500 -3100 100 R 40 40 1 1 B 
X VSS3 55 -2500 -3200 100 R 40 40 1 1 B 
X VSS4 72 -2500 -3300 100 R 40 40 1 1 B 
X VSS5 97 -2500 -3400 100 R 40 40 1 1 B 
X VSS6 83 -2500 -3500 100 R 40 40 1 1 B 
X VSSA 11 -2500 -2500 100 R 40 40 1 1 B 
X XTAL1 22 1000 -3200 100 L 40 40 1 1 B 
X XTAL2 23 1000 -3300 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1765
# Package Name: LQFP100-14X14
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1765 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC176X
F0 "IC" -910 1850 50 H V L B
F1 "LPC1765" -2300 1850 50 H V L B
F2 "lpc1xxx-v6-LQFP100-14X14" 0 150 50 H I C C
DRAW
P 2 1 0 0 -2400 1800 900 1800
P 2 1 0 0 900 -4300 -2400 -4300
P 2 1 0 0 -2400 -4300 -2400 1800
P 2 1 0 0 900 1800 900 -4300
X NC 13 1000 -4200 100 L 40 40 1 1 B 
X P0[0]/RD1/TXD3/SDA1 46 -2500 1700 100 R 40 40 1 1 B 
X P0[1]/TD1/RXD3/SCL1 47 -2500 1600 100 R 40 40 1 1 B 
X P0[2]/TXD0/AD0[7] 98 -2500 1500 100 R 40 40 1 1 B 
X P0[3]/RXD0/AD0[6] 99 -2500 1400 100 R 40 40 1 1 B 
X P0[4]/I2SRX_CLK/RD2/CAP2[0] 81 -2500 1300 100 R 40 40 1 1 B 
X P0[5]/I2SRX_WS/TD2/CAP2[1] 80 -2500 1200 100 R 40 40 1 1 B 
X P0[6]/I2SRX_SDA/SSEL1/MAT2[0] 79 -2500 1100 100 R 40 40 1 1 B 
X P0[7]/I2STX_CLK/SCK1/MAT2[1] 78 -2500 1000 100 R 40 40 1 1 B 
X P0[8]/I2STX_WS/MISO1/MAT2[2] 77 -2500 900 100 R 40 40 1 1 B 
X P0[9]/I2STX_SDA/MOSI1/MAT2[3] 76 -2500 800 100 R 40 40 1 1 B 
X P0[10]/TXD2/SDA2/MAT3[0] 48 -2500 700 100 R 40 40 1 1 B 
X P0[11]/RXD2/SCL2/MAT3[1] 49 -2500 600 100 R 40 40 1 1 B 
X P0[15]/TXD1/SCK0/SCK 62 -2500 500 100 R 40 40 1 1 B 
X P0[16]/RXD1/SSEL0/SSEL 63 -2500 400 100 R 40 40 1 1 B 
X P0[17]/CTS1/MISO0/MISO 61 -2500 300 100 R 40 40 1 1 B 
X P0[18]/DCD1/MOSI0/MOSI 60 -2500 200 100 R 40 40 1 1 B 
X P0[19]/DSR1/SDA1 59 -2500 100 100 R 40 40 1 1 B 
X P0[20]/DTR1/SCL1 58 -2500 0 100 R 40 40 1 1 B 
X P0[21]/RI1/RD1 57 -2500 -100 100 R 40 40 1 1 B 
X P0[22]/RTS1/TD1 56 -2500 -200 100 R 40 40 1 1 B 
X P0[23]/AD0[0]/I2SRX_CLK/CAP3[0] 9 -2500 -300 100 R 40 40 1 1 B 
X P0[24]/AD0[1]/I2SRX_WS/CAP3[1] 8 -2500 -400 100 R 40 40 1 1 B 
X P0[25]/AD0[2]/I2SRX_SDA/TXD3 7 -2500 -500 100 R 40 40 1 1 B 
X P0[26]/AD0[3]/AOUT/RXD3 6 -2500 -600 100 R 40 40 1 1 B 
X P0[27]/SDA0/USB_SDA 25 -2500 -700 100 R 40 40 1 1 B 
X P0[28]/SCL0/USB_SCL 24 -2500 -800 100 R 40 40 1 1 B 
X P0[29]/USB_DPLUS 29 -2500 -900 100 R 40 40 1 1 B 
X P0[30]/USB_DMINUS 30 -2500 -1000 100 R 40 40 1 1 B 
X P1[0]/ENET_TXD0 95 1000 1700 100 L 40 40 1 1 B 
X P1[1]/ENET_TXD1 94 1000 1600 100 L 40 40 1 1 B 
X P1[4]/ENET_TX_EN 93 1000 1500 100 L 40 40 1 1 B 
X P1[8]/ENET_CRS 92 1000 1400 100 L 40 40 1 1 B 
X P1[9]/ENET_RXD0 91 1000 1300 100 L 40 40 1 1 B 
X P1[10]/ENET_RXD1 90 1000 1200 100 L 40 40 1 1 B 
X P1[14]/ENET_RX_ER 89 1000 1100 100 L 40 40 1 1 B 
X P1[15]/ENET_REF_CLK 88 1000 1000 100 L 40 40 1 1 B 
X P1[16]/ENET_MDC 87 1000 900 100 L 40 40 1 1 B 
X P1[17]/ENET_MDIO 86 1000 800 100 L 40 40 1 1 B 
X P1[18]/USB_UP_LED/PWM1[1]/CAP1[0] 32 1000 700 100 L 40 40 1 1 B 
X P1[19]/MCOA0/USB_PPWR/CAP1[1] 33 1000 600 100 L 40 40 1 1 B 
X P1[20]/MCI0/PWM1[2]/SCK0 34 1000 500 100 L 40 40 1 1 B 
X P1[21]/MCABORT/PWM1[3]/SSEL0 35 1000 400 100 L 40 40 1 1 B 
X P1[22]/MCOB0/USB_PWRD/MAT1[0] 36 1000 300 100 L 40 40 1 1 B 
X P1[23]/MCI1/PWM1[4]/MISO0 37 1000 200 100 L 40 40 1 1 B 
X P1[24]/MCI2/PWM1[5]/MOSI0 38 1000 100 100 L 40 40 1 1 B 
X P1[25]/MCOA1/MAT1[1] 39 1000 0 100 L 40 40 1 1 B 
X P1[26]/MCOB1/PWM1[6]/CAP0[0] 40 1000 -100 100 L 40 40 1 1 B 
X P1[27]/CLKOUT/USB_OVRCR/CAP0[1] 43 1000 -200 100 L 40 40 1 1 B 
X P1[28]/MCOA2/PCAP1[0]/MAT0[0] 44 1000 -300 100 L 40 40 1 1 B 
X P1[29]/MCOB2/PCAP1[1]/MAT0[1] 45 1000 -400 100 L 40 40 1 1 B 
X P1[30]/VBUS/AD0[4] 21 1000 -500 100 L 40 40 1 1 B 
X P1[31]/SCK1/AD0[5] 20 1000 -600 100 L 40 40 1 1 B 
X P2[0]/PWM1[1]/TXD1 75 1000 -800 100 L 40 40 1 1 B 
X P2[1]/PWM1[2]/RXD1 74 1000 -900 100 L 40 40 1 1 B 
X P2[2]/PWM1[3]/CTS1/TRACEDATA[3] 73 1000 -1000 100 L 40 40 1 1 B 
X P2[3]/PWM1[4]/DCD1/TRACEDATA[2] 70 1000 -1100 100 L 40 40 1 1 B 
X P2[4]/PWM1[5]/DSR1/TRACEDATA[1] 69 1000 -1200 100 L 40 40 1 1 B 
X P2[5]/PWM1[6]/DTR1/TRACEDATA[0] 68 1000 -1300 100 L 40 40 1 1 B 
X P2[6]/PCAP1[0]/RI1/TRACECLK 67 1000 -1400 100 L 40 40 1 1 B 
X P2[7]/RD2/RTS1 66 1000 -1500 100 L 40 40 1 1 B 
X P2[8]/TD2/TXD2/ENET_MDC 65 1000 -1600 100 L 40 40 1 1 B 
X P2[9]/USB_CONNECT/RXD2/ENET_MDIO 64 1000 -1700 100 L 40 40 1 1 B 
X P2[10]/EINT0/NMI 53 1000 -1800 100 L 40 40 1 1 B 
X P2[11]/EINT1/I2STX_CLK 52 1000 -1900 100 L 40 40 1 1 B 
X P2[12]/EINT2/I2STX_WS 51 1000 -2000 100 L 40 40 1 1 B 
X P2[13]/EINT3/I2STX_SDA 50 1000 -2100 100 L 40 40 1 1 B 
X P3[25]/MAT0[0]/PWM1[2] 27 1000 -2300 100 L 40 40 1 1 B 
X P3[26]/STCLK/MAT0[1]/PWM1[3] 26 1000 -2400 100 L 40 40 1 1 B 
X P4[28]/RX_MCLK/MAT2[0]/TXD3 82 1000 -2600 100 L 40 40 1 1 B 
X P4[29]/TX_MCLK/MAT2[1]/RXD3 85 1000 -2700 100 L 40 40 1 1 B 
X RESET 17 -2500 -1200 100 R 40 40 1 1 B 
X RSTOUT 14 -2500 -1300 100 R 40 40 1 1 B 
X RTCK 100 -2500 -4200 100 R 40 40 1 1 B 
X RTCX1 16 1000 -2900 100 L 40 40 1 1 B 
X RTCX2 18 1000 -3000 100 L 40 40 1 1 B 
X TCK/SWDCLK 5 -2500 -4100 100 R 40 40 1 1 B 
X TDI 2 -2500 -3800 100 R 40 40 1 1 B 
X TDO/SWO 1 -2500 -3700 100 R 40 40 1 1 B 
X TMS/SWDIO 3 -2500 -3900 100 R 40 40 1 1 B 
X TRST 4 -2500 -4000 100 R 40 40 1 1 B 
X VBAT 19 -2500 -2200 100 R 40 40 1 1 B 
X VDD(3V3)1 28 -2500 -1500 100 R 40 40 1 1 B 
X VDD(3V3)2 54 -2500 -1600 100 R 40 40 1 1 B 
X VDD(3V3)3 71 -2500 -1700 100 R 40 40 1 1 B 
X VDD(3V3)4 96 -2500 -1800 100 R 40 40 1 1 B 
X VDD(REG)(3V3)1 42 -2500 -1900 100 R 40 40 1 1 B 
X VDD(REG)(3V3)2 84 -2500 -2000 100 R 40 40 1 1 B 
X VDDA 10 -2500 -2400 100 R 40 40 1 1 B 
X VREFN 15 -2500 -2800 100 R 40 40 1 1 B 
X VREFP 12 -2500 -2700 100 R 40 40 1 1 B 
X VSS1 31 -2500 -3000 100 R 40 40 1 1 B 
X VSS2 41 -2500 -3100 100 R 40 40 1 1 B 
X VSS3 55 -2500 -3200 100 R 40 40 1 1 B 
X VSS4 72 -2500 -3300 100 R 40 40 1 1 B 
X VSS5 97 -2500 -3400 100 R 40 40 1 1 B 
X VSS6 83 -2500 -3500 100 R 40 40 1 1 B 
X VSSA 11 -2500 -2500 100 R 40 40 1 1 B 
X XTAL1 22 1000 -3200 100 L 40 40 1 1 B 
X XTAL2 23 1000 -3300 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1766
# Package Name: LQFP100-14X14
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1766 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC176X
F0 "IC" -910 1850 50 H V L B
F1 "LPC1766" -2300 1850 50 H V L B
F2 "lpc1xxx-v6-LQFP100-14X14" 0 150 50 H I C C
DRAW
P 2 1 0 0 -2400 1800 900 1800
P 2 1 0 0 900 -4300 -2400 -4300
P 2 1 0 0 -2400 -4300 -2400 1800
P 2 1 0 0 900 1800 900 -4300
X NC 13 1000 -4200 100 L 40 40 1 1 B 
X P0[0]/RD1/TXD3/SDA1 46 -2500 1700 100 R 40 40 1 1 B 
X P0[1]/TD1/RXD3/SCL1 47 -2500 1600 100 R 40 40 1 1 B 
X P0[2]/TXD0/AD0[7] 98 -2500 1500 100 R 40 40 1 1 B 
X P0[3]/RXD0/AD0[6] 99 -2500 1400 100 R 40 40 1 1 B 
X P0[4]/I2SRX_CLK/RD2/CAP2[0] 81 -2500 1300 100 R 40 40 1 1 B 
X P0[5]/I2SRX_WS/TD2/CAP2[1] 80 -2500 1200 100 R 40 40 1 1 B 
X P0[6]/I2SRX_SDA/SSEL1/MAT2[0] 79 -2500 1100 100 R 40 40 1 1 B 
X P0[7]/I2STX_CLK/SCK1/MAT2[1] 78 -2500 1000 100 R 40 40 1 1 B 
X P0[8]/I2STX_WS/MISO1/MAT2[2] 77 -2500 900 100 R 40 40 1 1 B 
X P0[9]/I2STX_SDA/MOSI1/MAT2[3] 76 -2500 800 100 R 40 40 1 1 B 
X P0[10]/TXD2/SDA2/MAT3[0] 48 -2500 700 100 R 40 40 1 1 B 
X P0[11]/RXD2/SCL2/MAT3[1] 49 -2500 600 100 R 40 40 1 1 B 
X P0[15]/TXD1/SCK0/SCK 62 -2500 500 100 R 40 40 1 1 B 
X P0[16]/RXD1/SSEL0/SSEL 63 -2500 400 100 R 40 40 1 1 B 
X P0[17]/CTS1/MISO0/MISO 61 -2500 300 100 R 40 40 1 1 B 
X P0[18]/DCD1/MOSI0/MOSI 60 -2500 200 100 R 40 40 1 1 B 
X P0[19]/DSR1/SDA1 59 -2500 100 100 R 40 40 1 1 B 
X P0[20]/DTR1/SCL1 58 -2500 0 100 R 40 40 1 1 B 
X P0[21]/RI1/RD1 57 -2500 -100 100 R 40 40 1 1 B 
X P0[22]/RTS1/TD1 56 -2500 -200 100 R 40 40 1 1 B 
X P0[23]/AD0[0]/I2SRX_CLK/CAP3[0] 9 -2500 -300 100 R 40 40 1 1 B 
X P0[24]/AD0[1]/I2SRX_WS/CAP3[1] 8 -2500 -400 100 R 40 40 1 1 B 
X P0[25]/AD0[2]/I2SRX_SDA/TXD3 7 -2500 -500 100 R 40 40 1 1 B 
X P0[26]/AD0[3]/AOUT/RXD3 6 -2500 -600 100 R 40 40 1 1 B 
X P0[27]/SDA0/USB_SDA 25 -2500 -700 100 R 40 40 1 1 B 
X P0[28]/SCL0/USB_SCL 24 -2500 -800 100 R 40 40 1 1 B 
X P0[29]/USB_DPLUS 29 -2500 -900 100 R 40 40 1 1 B 
X P0[30]/USB_DMINUS 30 -2500 -1000 100 R 40 40 1 1 B 
X P1[0]/ENET_TXD0 95 1000 1700 100 L 40 40 1 1 B 
X P1[1]/ENET_TXD1 94 1000 1600 100 L 40 40 1 1 B 
X P1[4]/ENET_TX_EN 93 1000 1500 100 L 40 40 1 1 B 
X P1[8]/ENET_CRS 92 1000 1400 100 L 40 40 1 1 B 
X P1[9]/ENET_RXD0 91 1000 1300 100 L 40 40 1 1 B 
X P1[10]/ENET_RXD1 90 1000 1200 100 L 40 40 1 1 B 
X P1[14]/ENET_RX_ER 89 1000 1100 100 L 40 40 1 1 B 
X P1[15]/ENET_REF_CLK 88 1000 1000 100 L 40 40 1 1 B 
X P1[16]/ENET_MDC 87 1000 900 100 L 40 40 1 1 B 
X P1[17]/ENET_MDIO 86 1000 800 100 L 40 40 1 1 B 
X P1[18]/USB_UP_LED/PWM1[1]/CAP1[0] 32 1000 700 100 L 40 40 1 1 B 
X P1[19]/MCOA0/USB_PPWR/CAP1[1] 33 1000 600 100 L 40 40 1 1 B 
X P1[20]/MCI0/PWM1[2]/SCK0 34 1000 500 100 L 40 40 1 1 B 
X P1[21]/MCABORT/PWM1[3]/SSEL0 35 1000 400 100 L 40 40 1 1 B 
X P1[22]/MCOB0/USB_PWRD/MAT1[0] 36 1000 300 100 L 40 40 1 1 B 
X P1[23]/MCI1/PWM1[4]/MISO0 37 1000 200 100 L 40 40 1 1 B 
X P1[24]/MCI2/PWM1[5]/MOSI0 38 1000 100 100 L 40 40 1 1 B 
X P1[25]/MCOA1/MAT1[1] 39 1000 0 100 L 40 40 1 1 B 
X P1[26]/MCOB1/PWM1[6]/CAP0[0] 40 1000 -100 100 L 40 40 1 1 B 
X P1[27]/CLKOUT/USB_OVRCR/CAP0[1] 43 1000 -200 100 L 40 40 1 1 B 
X P1[28]/MCOA2/PCAP1[0]/MAT0[0] 44 1000 -300 100 L 40 40 1 1 B 
X P1[29]/MCOB2/PCAP1[1]/MAT0[1] 45 1000 -400 100 L 40 40 1 1 B 
X P1[30]/VBUS/AD0[4] 21 1000 -500 100 L 40 40 1 1 B 
X P1[31]/SCK1/AD0[5] 20 1000 -600 100 L 40 40 1 1 B 
X P2[0]/PWM1[1]/TXD1 75 1000 -800 100 L 40 40 1 1 B 
X P2[1]/PWM1[2]/RXD1 74 1000 -900 100 L 40 40 1 1 B 
X P2[2]/PWM1[3]/CTS1/TRACEDATA[3] 73 1000 -1000 100 L 40 40 1 1 B 
X P2[3]/PWM1[4]/DCD1/TRACEDATA[2] 70 1000 -1100 100 L 40 40 1 1 B 
X P2[4]/PWM1[5]/DSR1/TRACEDATA[1] 69 1000 -1200 100 L 40 40 1 1 B 
X P2[5]/PWM1[6]/DTR1/TRACEDATA[0] 68 1000 -1300 100 L 40 40 1 1 B 
X P2[6]/PCAP1[0]/RI1/TRACECLK 67 1000 -1400 100 L 40 40 1 1 B 
X P2[7]/RD2/RTS1 66 1000 -1500 100 L 40 40 1 1 B 
X P2[8]/TD2/TXD2/ENET_MDC 65 1000 -1600 100 L 40 40 1 1 B 
X P2[9]/USB_CONNECT/RXD2/ENET_MDIO 64 1000 -1700 100 L 40 40 1 1 B 
X P2[10]/EINT0/NMI 53 1000 -1800 100 L 40 40 1 1 B 
X P2[11]/EINT1/I2STX_CLK 52 1000 -1900 100 L 40 40 1 1 B 
X P2[12]/EINT2/I2STX_WS 51 1000 -2000 100 L 40 40 1 1 B 
X P2[13]/EINT3/I2STX_SDA 50 1000 -2100 100 L 40 40 1 1 B 
X P3[25]/MAT0[0]/PWM1[2] 27 1000 -2300 100 L 40 40 1 1 B 
X P3[26]/STCLK/MAT0[1]/PWM1[3] 26 1000 -2400 100 L 40 40 1 1 B 
X P4[28]/RX_MCLK/MAT2[0]/TXD3 82 1000 -2600 100 L 40 40 1 1 B 
X P4[29]/TX_MCLK/MAT2[1]/RXD3 85 1000 -2700 100 L 40 40 1 1 B 
X RESET 17 -2500 -1200 100 R 40 40 1 1 B 
X RSTOUT 14 -2500 -1300 100 R 40 40 1 1 B 
X RTCK 100 -2500 -4200 100 R 40 40 1 1 B 
X RTCX1 16 1000 -2900 100 L 40 40 1 1 B 
X RTCX2 18 1000 -3000 100 L 40 40 1 1 B 
X TCK/SWDCLK 5 -2500 -4100 100 R 40 40 1 1 B 
X TDI 2 -2500 -3800 100 R 40 40 1 1 B 
X TDO/SWO 1 -2500 -3700 100 R 40 40 1 1 B 
X TMS/SWDIO 3 -2500 -3900 100 R 40 40 1 1 B 
X TRST 4 -2500 -4000 100 R 40 40 1 1 B 
X VBAT 19 -2500 -2200 100 R 40 40 1 1 B 
X VDD(3V3)1 28 -2500 -1500 100 R 40 40 1 1 B 
X VDD(3V3)2 54 -2500 -1600 100 R 40 40 1 1 B 
X VDD(3V3)3 71 -2500 -1700 100 R 40 40 1 1 B 
X VDD(3V3)4 96 -2500 -1800 100 R 40 40 1 1 B 
X VDD(REG)(3V3)1 42 -2500 -1900 100 R 40 40 1 1 B 
X VDD(REG)(3V3)2 84 -2500 -2000 100 R 40 40 1 1 B 
X VDDA 10 -2500 -2400 100 R 40 40 1 1 B 
X VREFN 15 -2500 -2800 100 R 40 40 1 1 B 
X VREFP 12 -2500 -2700 100 R 40 40 1 1 B 
X VSS1 31 -2500 -3000 100 R 40 40 1 1 B 
X VSS2 41 -2500 -3100 100 R 40 40 1 1 B 
X VSS3 55 -2500 -3200 100 R 40 40 1 1 B 
X VSS4 72 -2500 -3300 100 R 40 40 1 1 B 
X VSS5 97 -2500 -3400 100 R 40 40 1 1 B 
X VSS6 83 -2500 -3500 100 R 40 40 1 1 B 
X VSSA 11 -2500 -2500 100 R 40 40 1 1 B 
X XTAL1 22 1000 -3200 100 L 40 40 1 1 B 
X XTAL2 23 1000 -3300 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: LPC1768
# Package Name: LQFP100-14X14
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF LPC1768 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: LPC176X
F0 "IC" -910 1850 50 H V L B
F1 "LPC1768" -2300 1850 50 H V L B
F2 "lpc1xxx-v6-LQFP100-14X14" 0 150 50 H I C C
DRAW
P 2 1 0 0 -2400 1800 900 1800
P 2 1 0 0 900 -4300 -2400 -4300
P 2 1 0 0 -2400 -4300 -2400 1800
P 2 1 0 0 900 1800 900 -4300
X NC 13 1000 -4200 100 L 40 40 1 1 B 
X P0[0]/RD1/TXD3/SDA1 46 -2500 1700 100 R 40 40 1 1 B 
X P0[1]/TD1/RXD3/SCL1 47 -2500 1600 100 R 40 40 1 1 B 
X P0[2]/TXD0/AD0[7] 98 -2500 1500 100 R 40 40 1 1 B 
X P0[3]/RXD0/AD0[6] 99 -2500 1400 100 R 40 40 1 1 B 
X P0[4]/I2SRX_CLK/RD2/CAP2[0] 81 -2500 1300 100 R 40 40 1 1 B 
X P0[5]/I2SRX_WS/TD2/CAP2[1] 80 -2500 1200 100 R 40 40 1 1 B 
X P0[6]/I2SRX_SDA/SSEL1/MAT2[0] 79 -2500 1100 100 R 40 40 1 1 B 
X P0[7]/I2STX_CLK/SCK1/MAT2[1] 78 -2500 1000 100 R 40 40 1 1 B 
X P0[8]/I2STX_WS/MISO1/MAT2[2] 77 -2500 900 100 R 40 40 1 1 B 
X P0[9]/I2STX_SDA/MOSI1/MAT2[3] 76 -2500 800 100 R 40 40 1 1 B 
X P0[10]/TXD2/SDA2/MAT3[0] 48 -2500 700 100 R 40 40 1 1 B 
X P0[11]/RXD2/SCL2/MAT3[1] 49 -2500 600 100 R 40 40 1 1 B 
X P0[15]/TXD1/SCK0/SCK 62 -2500 500 100 R 40 40 1 1 B 
X P0[16]/RXD1/SSEL0/SSEL 63 -2500 400 100 R 40 40 1 1 B 
X P0[17]/CTS1/MISO0/MISO 61 -2500 300 100 R 40 40 1 1 B 
X P0[18]/DCD1/MOSI0/MOSI 60 -2500 200 100 R 40 40 1 1 B 
X P0[19]/DSR1/SDA1 59 -2500 100 100 R 40 40 1 1 B 
X P0[20]/DTR1/SCL1 58 -2500 0 100 R 40 40 1 1 B 
X P0[21]/RI1/RD1 57 -2500 -100 100 R 40 40 1 1 B 
X P0[22]/RTS1/TD1 56 -2500 -200 100 R 40 40 1 1 B 
X P0[23]/AD0[0]/I2SRX_CLK/CAP3[0] 9 -2500 -300 100 R 40 40 1 1 B 
X P0[24]/AD0[1]/I2SRX_WS/CAP3[1] 8 -2500 -400 100 R 40 40 1 1 B 
X P0[25]/AD0[2]/I2SRX_SDA/TXD3 7 -2500 -500 100 R 40 40 1 1 B 
X P0[26]/AD0[3]/AOUT/RXD3 6 -2500 -600 100 R 40 40 1 1 B 
X P0[27]/SDA0/USB_SDA 25 -2500 -700 100 R 40 40 1 1 B 
X P0[28]/SCL0/USB_SCL 24 -2500 -800 100 R 40 40 1 1 B 
X P0[29]/USB_DPLUS 29 -2500 -900 100 R 40 40 1 1 B 
X P0[30]/USB_DMINUS 30 -2500 -1000 100 R 40 40 1 1 B 
X P1[0]/ENET_TXD0 95 1000 1700 100 L 40 40 1 1 B 
X P1[1]/ENET_TXD1 94 1000 1600 100 L 40 40 1 1 B 
X P1[4]/ENET_TX_EN 93 1000 1500 100 L 40 40 1 1 B 
X P1[8]/ENET_CRS 92 1000 1400 100 L 40 40 1 1 B 
X P1[9]/ENET_RXD0 91 1000 1300 100 L 40 40 1 1 B 
X P1[10]/ENET_RXD1 90 1000 1200 100 L 40 40 1 1 B 
X P1[14]/ENET_RX_ER 89 1000 1100 100 L 40 40 1 1 B 
X P1[15]/ENET_REF_CLK 88 1000 1000 100 L 40 40 1 1 B 
X P1[16]/ENET_MDC 87 1000 900 100 L 40 40 1 1 B 
X P1[17]/ENET_MDIO 86 1000 800 100 L 40 40 1 1 B 
X P1[18]/USB_UP_LED/PWM1[1]/CAP1[0] 32 1000 700 100 L 40 40 1 1 B 
X P1[19]/MCOA0/USB_PPWR/CAP1[1] 33 1000 600 100 L 40 40 1 1 B 
X P1[20]/MCI0/PWM1[2]/SCK0 34 1000 500 100 L 40 40 1 1 B 
X P1[21]/MCABORT/PWM1[3]/SSEL0 35 1000 400 100 L 40 40 1 1 B 
X P1[22]/MCOB0/USB_PWRD/MAT1[0] 36 1000 300 100 L 40 40 1 1 B 
X P1[23]/MCI1/PWM1[4]/MISO0 37 1000 200 100 L 40 40 1 1 B 
X P1[24]/MCI2/PWM1[5]/MOSI0 38 1000 100 100 L 40 40 1 1 B 
X P1[25]/MCOA1/MAT1[1] 39 1000 0 100 L 40 40 1 1 B 
X P1[26]/MCOB1/PWM1[6]/CAP0[0] 40 1000 -100 100 L 40 40 1 1 B 
X P1[27]/CLKOUT/USB_OVRCR/CAP0[1] 43 1000 -200 100 L 40 40 1 1 B 
X P1[28]/MCOA2/PCAP1[0]/MAT0[0] 44 1000 -300 100 L 40 40 1 1 B 
X P1[29]/MCOB2/PCAP1[1]/MAT0[1] 45 1000 -400 100 L 40 40 1 1 B 
X P1[30]/VBUS/AD0[4] 21 1000 -500 100 L 40 40 1 1 B 
X P1[31]/SCK1/AD0[5] 20 1000 -600 100 L 40 40 1 1 B 
X P2[0]/PWM1[1]/TXD1 75 1000 -800 100 L 40 40 1 1 B 
X P2[1]/PWM1[2]/RXD1 74 1000 -900 100 L 40 40 1 1 B 
X P2[2]/PWM1[3]/CTS1/TRACEDATA[3] 73 1000 -1000 100 L 40 40 1 1 B 
X P2[3]/PWM1[4]/DCD1/TRACEDATA[2] 70 1000 -1100 100 L 40 40 1 1 B 
X P2[4]/PWM1[5]/DSR1/TRACEDATA[1] 69 1000 -1200 100 L 40 40 1 1 B 
X P2[5]/PWM1[6]/DTR1/TRACEDATA[0] 68 1000 -1300 100 L 40 40 1 1 B 
X P2[6]/PCAP1[0]/RI1/TRACECLK 67 1000 -1400 100 L 40 40 1 1 B 
X P2[7]/RD2/RTS1 66 1000 -1500 100 L 40 40 1 1 B 
X P2[8]/TD2/TXD2/ENET_MDC 65 1000 -1600 100 L 40 40 1 1 B 
X P2[9]/USB_CONNECT/RXD2/ENET_MDIO 64 1000 -1700 100 L 40 40 1 1 B 
X P2[10]/EINT0/NMI 53 1000 -1800 100 L 40 40 1 1 B 
X P2[11]/EINT1/I2STX_CLK 52 1000 -1900 100 L 40 40 1 1 B 
X P2[12]/EINT2/I2STX_WS 51 1000 -2000 100 L 40 40 1 1 B 
X P2[13]/EINT3/I2STX_SDA 50 1000 -2100 100 L 40 40 1 1 B 
X P3[25]/MAT0[0]/PWM1[2] 27 1000 -2300 100 L 40 40 1 1 B 
X P3[26]/STCLK/MAT0[1]/PWM1[3] 26 1000 -2400 100 L 40 40 1 1 B 
X P4[28]/RX_MCLK/MAT2[0]/TXD3 82 1000 -2600 100 L 40 40 1 1 B 
X P4[29]/TX_MCLK/MAT2[1]/RXD3 85 1000 -2700 100 L 40 40 1 1 B 
X RESET 17 -2500 -1200 100 R 40 40 1 1 B 
X RSTOUT 14 -2500 -1300 100 R 40 40 1 1 B 
X RTCK 100 -2500 -4200 100 R 40 40 1 1 B 
X RTCX1 16 1000 -2900 100 L 40 40 1 1 B 
X RTCX2 18 1000 -3000 100 L 40 40 1 1 B 
X TCK/SWDCLK 5 -2500 -4100 100 R 40 40 1 1 B 
X TDI 2 -2500 -3800 100 R 40 40 1 1 B 
X TDO/SWO 1 -2500 -3700 100 R 40 40 1 1 B 
X TMS/SWDIO 3 -2500 -3900 100 R 40 40 1 1 B 
X TRST 4 -2500 -4000 100 R 40 40 1 1 B 
X VBAT 19 -2500 -2200 100 R 40 40 1 1 B 
X VDD(3V3)1 28 -2500 -1500 100 R 40 40 1 1 B 
X VDD(3V3)2 54 -2500 -1600 100 R 40 40 1 1 B 
X VDD(3V3)3 71 -2500 -1700 100 R 40 40 1 1 B 
X VDD(3V3)4 96 -2500 -1800 100 R 40 40 1 1 B 
X VDD(REG)(3V3)1 42 -2500 -1900 100 R 40 40 1 1 B 
X VDD(REG)(3V3)2 84 -2500 -2000 100 R 40 40 1 1 B 
X VDDA 10 -2500 -2400 100 R 40 40 1 1 B 
X VREFN 15 -2500 -2800 100 R 40 40 1 1 B 
X VREFP 12 -2500 -2700 100 R 40 40 1 1 B 
X VSS1 31 -2500 -3000 100 R 40 40 1 1 B 
X VSS2 41 -2500 -3100 100 R 40 40 1 1 B 
X VSS3 55 -2500 -3200 100 R 40 40 1 1 B 
X VSS4 72 -2500 -3300 100 R 40 40 1 1 B 
X VSS5 97 -2500 -3400 100 R 40 40 1 1 B 
X VSS6 83 -2500 -3500 100 R 40 40 1 1 B 
X VSSA 11 -2500 -2500 100 R 40 40 1 1 B 
X XTAL1 22 1000 -3200 100 L 40 40 1 1 B 
X XTAL2 23 1000 -3300 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF

#End Library
