# SYNCHROUS_FIFO_PROJECT

ðŸš€Project Overview

This project implements and verifies a Synchronous FIFO (First-In-First-Out) Buffer using Verilog. The FIFO is designed to efficiently manage data flow between different modules operating under the same clock domain.

ðŸ”¹Features

âœ… Parameterized FIFO depth and width

âœ… Fully synchronous design (single clock domain)

âœ… Handshake signals: Full, Empty, Read Enable, Write Enable

âœ… Robust testbench for functional verification


ðŸ”¹Project Structure

ðŸŽ¯design.sv â€“ RTL implementation of the synchronous FIFO

ðŸŽ¯testbench.sv â€“ Testbench for functional verification

ðŸŽ¯README.md â€“ Project documentation


ðŸ”¹Verification Approach

ðŸŽ¯Stimulus generation using Verilog

ðŸŽ¯Edge case testing (Full, Empty, Overflow, Underflow)

ðŸŽ¯Functional correctness verification

ðŸ“º Project Demo ðŸŽ¥ Watch the full project in action: (https://youtu.be/P2ioWDvbDwE)

ðŸ“© Connect With Me ðŸ’¡ LinkedIn Profile : https://www.linkedin.com/in/anurag-dubey-5b280b235/


ðŸ“Œ Contributions & Issues

Feel free to fork, improve, and report issues! ðŸš€



