Part unknown { Name A1 }
Part unknown { Name A2 }
Part unknown { Name A3 }
Part unknown { Name C1 }
Part unknown { Name C2 }
Part unknown { Name CE1 }
Part unknown { Name CE2 }
Part unknown { Name Cout }
Part unknown { Name Q1 }
Part unknown { Name Q2 }
Part unknown { Name R1 }
Part unknown { Name R2 }
Part unknown { Name R3 }
Part unknown { Name R4 }
Part unknown { Name R5 }
Part unknown { Name R8 }
Part unknown { Name RC1 }
Part unknown { Name RC2 }
Part unknown { Name RE1 }
Part unknown { Name RE2 }
Part unknown { Name RL }
Part none { Name VCC }
Part none { Name Vinput }
Signal "GND"
  { CE1-1 CE2-1 R2-1 R4-1 RE1-1 RE2-1 RL-1 VCC-2 Vinput-2 }
Signal "VColl2"
  { Cout-1 Q2-3 RC2-1 }
Signal "Vbase1"
  { C1-2 Q1-2 R1-1 R2-2 }
Signal "Vbase2"
  { C2-2 Q2-2 R3-1 R4-2 }
Signal "Vcc"
  { R1-2 R3-2 RC1-2 RC2-2 VCC-1 }
Signal "Vcoll1"
  { Q1-3 R8-1 RC1-1 }
Signal "Vem1"
  { CE1-2 Q1-1 RE1-2 }
Signal "Vem2"
  { CE2-2 Q2-1 RE2-2 }
Signal "Vin"
  { R5-1 Vinput-1 }
Signal "Vout"
  { Cout-2 RL-2 }
Signal "unnamed_net1"
  { C1-1 R5-2 }
Signal "unnamed_net2"
  { C2-1 R8-2 }
