<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>Thumb2InstrInfo.cpp source code [llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='Thumb2InstrInfo.cpp.html'>Thumb2InstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- Thumb2InstrInfo.cpp - Thumb-2 Instruction Information --------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Thumb-2 implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="Thumb2InstrInfo.h.html">"Thumb2InstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="ARMMachineFunctionInfo.h.html">"ARMMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="MCTargetDesc/ARMAddressingModes.h.html">"MCTargetDesc/ARMAddressingModes.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="37">37</th><td><dfn class="tu decl def" id="OldT2IfCvt" title='OldT2IfCvt' data-type='cl::opt&lt;bool&gt;' data-ref="OldT2IfCvt">OldT2IfCvt</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"old-thumb2-ifcvt"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="38">38</th><td>           <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Use old-style Thumb2 if-conversion heuristics"</q>),</td></tr>
<tr><th id="39">39</th><td>           <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo">Thumb2InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm15Thumb2InstrInfoC1ERKNS_12ARMSubtargetE" title='llvm::Thumb2InstrInfo::Thumb2InstrInfo' data-ref="_ZN4llvm15Thumb2InstrInfoC1ERKNS_12ARMSubtargetE">Thumb2InstrInfo</dfn>(<em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="1STI">STI</dfn>)</td></tr>
<tr><th id="42">42</th><td>    : <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a><a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm16ARMBaseInstrInfoC1ERKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::ARMBaseInstrInfo' data-ref="_ZN4llvm16ARMBaseInstrInfoC1ERKNS_12ARMSubtargetE">(</a><a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI">STI</a>) {}</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i class="doc">/// Return the noop instruction to use for a noop.</i></td></tr>
<tr><th id="45">45</th><td><em>void</em> <a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo">Thumb2InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Thumb2InstrInfo7getNoopERNS_6MCInstE" title='llvm::Thumb2InstrInfo::getNoop' data-ref="_ZNK4llvm15Thumb2InstrInfo7getNoopERNS_6MCInstE">getNoop</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="2NopInst" title='NopInst' data-type='llvm::MCInst &amp;' data-ref="2NopInst">NopInst</dfn>) <em>const</em> {</td></tr>
<tr><th id="46">46</th><td>  NopInst.setOpcode(<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::tHINT);</td></tr>
<tr><th id="47">47</th><td>  <a class="local col2 ref" href="#2NopInst" title='NopInst' data-ref="2NopInst">NopInst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<var>0</var>));</td></tr>
<tr><th id="48">48</th><td>  <a class="local col2 ref" href="#2NopInst" title='NopInst' data-ref="2NopInst">NopInst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>));</td></tr>
<tr><th id="49">49</th><td>  <a class="local col2 ref" href="#2NopInst" title='NopInst' data-ref="2NopInst">NopInst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<var>0</var>));</td></tr>
<tr><th id="50">50</th><td>}</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><em>unsigned</em> <a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo">Thumb2InstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15Thumb2InstrInfo18getUnindexedOpcodeEj" title='llvm::Thumb2InstrInfo::getUnindexedOpcode' data-ref="_ZNK4llvm15Thumb2InstrInfo18getUnindexedOpcodeEj">getUnindexedOpcode</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3Opc" title='Opc' data-type='unsigned int' data-ref="3Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="53">53</th><td>  <i>// FIXME</i></td></tr>
<tr><th id="54">54</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="55">55</th><td>}</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><em>void</em></td></tr>
<tr><th id="58">58</th><td><a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo">Thumb2InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Thumb2InstrInfo23ReplaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE" title='llvm::Thumb2InstrInfo::ReplaceTailWithBranchTo' data-ref="_ZNK4llvm15Thumb2InstrInfo23ReplaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE">ReplaceTailWithBranchTo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="4Tail" title='Tail' data-type='MachineBasicBlock::iterator' data-ref="4Tail">Tail</dfn>,</td></tr>
<tr><th id="59">59</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="5NewDest" title='NewDest' data-type='llvm::MachineBasicBlock *' data-ref="5NewDest">NewDest</dfn>) <em>const</em> {</td></tr>
<tr><th id="60">60</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="6MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="6MBB">MBB</dfn> = <a class="local col4 ref" href="#4Tail" title='Tail' data-ref="4Tail">Tail</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="61">61</th><td>  <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="local col7 decl" id="7AFI" title='AFI' data-type='llvm::ARMFunctionInfo *' data-ref="7AFI">AFI</dfn> = <a class="local col6 ref" href="#6MBB" title='MBB' data-ref="6MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="62">62</th><td>  <b>if</b> (!<a class="local col7 ref" href="#7AFI" title='AFI' data-ref="7AFI">AFI</a>-&gt;<a class="ref" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo11hasITBlocksEv" title='llvm::ARMFunctionInfo::hasITBlocks' data-ref="_ZNK4llvm15ARMFunctionInfo11hasITBlocksEv">hasITBlocks</a>() || <a class="local col4 ref" href="#4Tail" title='Tail' data-ref="4Tail">Tail</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>()) {</td></tr>
<tr><th id="63">63</th><td>    TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">ReplaceTailWithBranchTo</span>(Tail, NewDest);</td></tr>
<tr><th id="64">64</th><td>    <b>return</b>;</td></tr>
<tr><th id="65">65</th><td>  }</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <i>// If the first instruction of Tail is predicated, we may have to update</i></td></tr>
<tr><th id="68">68</th><td><i>  // the IT instruction.</i></td></tr>
<tr><th id="69">69</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="8PredReg" title='PredReg' data-type='unsigned int' data-ref="8PredReg">PredReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="70">70</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col9 decl" id="9CC" title='CC' data-type='ARMCC::CondCodes' data-ref="9CC">CC</dfn> = <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj">getInstrPredicate</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#4Tail" title='Tail' data-ref="4Tail">Tail</a>, <span class='refarg'><a class="local col8 ref" href="#8PredReg" title='PredReg' data-ref="8PredReg">PredReg</a></span>);</td></tr>
<tr><th id="71">71</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="10MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="10MBBI">MBBI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#4Tail" title='Tail' data-ref="4Tail">Tail</a>;</td></tr>
<tr><th id="72">72</th><td>  <b>if</b> (<a class="local col9 ref" href="#9CC" title='CC' data-ref="9CC">CC</a> != <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>)</td></tr>
<tr><th id="73">73</th><td>    <i>// Expecting at least the t2IT instruction before it.</i></td></tr>
<tr><th id="74">74</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col0 ref" href="#10MBBI" title='MBBI' data-ref="10MBBI">MBBI</a>;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <i>// Actually replace the tail.</i></td></tr>
<tr><th id="77">77</th><td>  TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument">ReplaceTailWithBranchTo</span>(Tail, NewDest);</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <i>// Fix up IT.</i></td></tr>
<tr><th id="80">80</th><td>  <b>if</b> (<a class="local col9 ref" href="#9CC" title='CC' data-ref="9CC">CC</a> != <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>) {</td></tr>
<tr><th id="81">81</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="11E" title='E' data-type='MachineBasicBlock::iterator' data-ref="11E">E</dfn> = <a class="local col6 ref" href="#6MBB" title='MBB' data-ref="6MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="82">82</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="12Count" title='Count' data-type='unsigned int' data-ref="12Count">Count</dfn> = <var>4</var>; <i>// At most 4 instructions in an IT block.</i></td></tr>
<tr><th id="83">83</th><td>    <b>while</b> (<a class="local col2 ref" href="#12Count" title='Count' data-ref="12Count">Count</a> &amp;&amp; <a class="local col0 ref" href="#10MBBI" title='MBBI' data-ref="10MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#11E" title='E' data-ref="11E">E</a>) {</td></tr>
<tr><th id="84">84</th><td>      <b>if</b> (<a class="local col0 ref" href="#10MBBI" title='MBBI' data-ref="10MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="85">85</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col0 ref" href="#10MBBI" title='MBBI' data-ref="10MBBI">MBBI</a>;</td></tr>
<tr><th id="86">86</th><td>        <b>continue</b>;</td></tr>
<tr><th id="87">87</th><td>      }</td></tr>
<tr><th id="88">88</th><td>      <b>if</b> (MBBI-&gt;getOpcode() == <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2IT) {</td></tr>
<tr><th id="89">89</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="13Mask" title='Mask' data-type='unsigned int' data-ref="13Mask">Mask</dfn> = <a class="local col0 ref" href="#10MBBI" title='MBBI' data-ref="10MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="90">90</th><td>        <b>if</b> (<a class="local col2 ref" href="#12Count" title='Count' data-ref="12Count">Count</a> == <var>4</var>)</td></tr>
<tr><th id="91">91</th><td>          <a class="local col0 ref" href="#10MBBI" title='MBBI' data-ref="10MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="92">92</th><td>        <b>else</b> {</td></tr>
<tr><th id="93">93</th><td>          <em>unsigned</em> <dfn class="local col4 decl" id="14MaskOn" title='MaskOn' data-type='unsigned int' data-ref="14MaskOn">MaskOn</dfn> = <var>1</var> &lt;&lt; <a class="local col2 ref" href="#12Count" title='Count' data-ref="12Count">Count</a>;</td></tr>
<tr><th id="94">94</th><td>          <em>unsigned</em> <dfn class="local col5 decl" id="15MaskOff" title='MaskOff' data-type='unsigned int' data-ref="15MaskOff">MaskOff</dfn> = ~(<a class="local col4 ref" href="#14MaskOn" title='MaskOn' data-ref="14MaskOn">MaskOn</a> - <var>1</var>);</td></tr>
<tr><th id="95">95</th><td>          <a class="local col0 ref" href="#10MBBI" title='MBBI' data-ref="10MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>((<a class="local col3 ref" href="#13Mask" title='Mask' data-ref="13Mask">Mask</a> &amp; <a class="local col5 ref" href="#15MaskOff" title='MaskOff' data-ref="15MaskOff">MaskOff</a>) | <a class="local col4 ref" href="#14MaskOn" title='MaskOn' data-ref="14MaskOn">MaskOn</a>);</td></tr>
<tr><th id="96">96</th><td>        }</td></tr>
<tr><th id="97">97</th><td>        <b>return</b>;</td></tr>
<tr><th id="98">98</th><td>      }</td></tr>
<tr><th id="99">99</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col0 ref" href="#10MBBI" title='MBBI' data-ref="10MBBI">MBBI</a>;</td></tr>
<tr><th id="100">100</th><td>      --<a class="local col2 ref" href="#12Count" title='Count' data-ref="12Count">Count</a>;</td></tr>
<tr><th id="101">101</th><td>    }</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>    <i>// Ctrl flow can reach here if branch folding is run before IT block</i></td></tr>
<tr><th id="104">104</th><td><i>    // formation pass.</i></td></tr>
<tr><th id="105">105</th><td>  }</td></tr>
<tr><th id="106">106</th><td>}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><em>bool</em></td></tr>
<tr><th id="109">109</th><td><a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo">Thumb2InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Thumb2InstrInfo19isLegalToSplitMBBAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Thumb2InstrInfo::isLegalToSplitMBBAt' data-ref="_ZNK4llvm15Thumb2InstrInfo19isLegalToSplitMBBAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">isLegalToSplitMBBAt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="16MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="16MBB">MBB</dfn>,</td></tr>
<tr><th id="110">110</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="17MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="17MBBI">MBBI</dfn>) <em>const</em> {</td></tr>
<tr><th id="111">111</th><td>  <b>while</b> (<a class="local col7 ref" href="#17MBBI" title='MBBI' data-ref="17MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="112">112</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#17MBBI" title='MBBI' data-ref="17MBBI">MBBI</a>;</td></tr>
<tr><th id="113">113</th><td>    <b>if</b> (<a class="local col7 ref" href="#17MBBI" title='MBBI' data-ref="17MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#16MBB" title='MBB' data-ref="16MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="114">114</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="115">115</th><td>  }</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="18PredReg" title='PredReg' data-type='unsigned int' data-ref="18PredReg">PredReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="118">118</th><td>  <b>return</b> <a class="ref" href="#_ZN4llvm19getITInstrPredicateERKNS_12MachineInstrERj" title='llvm::getITInstrPredicate' data-ref="_ZN4llvm19getITInstrPredicateERKNS_12MachineInstrERj">getITInstrPredicate</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#17MBBI" title='MBBI' data-ref="17MBBI">MBBI</a>, <span class='refarg'><a class="local col8 ref" href="#18PredReg" title='PredReg' data-ref="18PredReg">PredReg</a></span>) == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>;</td></tr>
<tr><th id="119">119</th><td>}</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><em>void</em> <a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo">Thumb2InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Thumb2InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::Thumb2InstrInfo::copyPhysReg' data-ref="_ZNK4llvm15Thumb2InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="19MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="19MBB">MBB</dfn>,</td></tr>
<tr><th id="122">122</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="20I" title='I' data-type='MachineBasicBlock::iterator' data-ref="20I">I</dfn>,</td></tr>
<tr><th id="123">123</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="21DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="21DL">DL</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="22DestReg" title='DestReg' data-type='unsigned int' data-ref="22DestReg">DestReg</dfn>,</td></tr>
<tr><th id="124">124</th><td>                                  <em>unsigned</em> <dfn class="local col3 decl" id="23SrcReg" title='SrcReg' data-type='unsigned int' data-ref="23SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col4 decl" id="24KillSrc" title='KillSrc' data-type='bool' data-ref="24KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="125">125</th><td>  <i>// Handle SPR, DPR, and QPR copies.</i></td></tr>
<tr><th id="126">126</th><td>  <b>if</b> (!<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::GPRRegClass.contains(DestReg, SrcReg))</td></tr>
<tr><th id="127">127</th><td>    <b>return</b> ARMBaseInstrInfo::<span class='error' title="cannot initialize object parameter of type &apos;const llvm::ARMBaseInstrInfo&apos; with an expression of type &apos;const llvm::Thumb2InstrInfo&apos;">copyPhysReg</span>(MBB, I, DL, DestReg, SrcReg, KillSrc);</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::tMOVr), DestReg)</td></tr>
<tr><th id="130">130</th><td>      .addReg(SrcReg, getKillRegState(KillSrc))</td></tr>
<tr><th id="131">131</th><td>      .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="132">132</th><td>}</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><em>void</em> <a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo">Thumb2InstrInfo</a>::</td></tr>
<tr><th id="135">135</th><td><dfn class="decl def" id="_ZNK4llvm15Thumb2InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegist753977" title='llvm::Thumb2InstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm15Thumb2InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegist753977">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="25MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="25MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="26I" title='I' data-type='MachineBasicBlock::iterator' data-ref="26I">I</dfn>,</td></tr>
<tr><th id="136">136</th><td>                    <em>unsigned</em> <dfn class="local col7 decl" id="27SrcReg" title='SrcReg' data-type='unsigned int' data-ref="27SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="28isKill" title='isKill' data-type='bool' data-ref="28isKill">isKill</dfn>, <em>int</em> <dfn class="local col9 decl" id="29FI" title='FI' data-type='int' data-ref="29FI">FI</dfn>,</td></tr>
<tr><th id="137">137</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="30RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="30RC">RC</dfn>,</td></tr>
<tr><th id="138">138</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="31TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="31TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="139">139</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col2 decl" id="32DL" title='DL' data-type='llvm::DebugLoc' data-ref="32DL">DL</dfn>;</td></tr>
<tr><th id="140">140</th><td>  <b>if</b> (<a class="local col6 ref" href="#26I" title='I' data-ref="26I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="local col2 ref" href="#32DL" title='DL' data-ref="32DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col6 ref" href="#26I" title='I' data-ref="26I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="33MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="33MF">MF</dfn> = *<a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="143">143</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="34MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="34MFI">MFI</dfn> = <a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="144">144</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col5 decl" id="35MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="35MMO">MMO</dfn> = <a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="145">145</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF">MF</a></span>, <a class="local col9 ref" href="#29FI" title='FI' data-ref="29FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>,</td></tr>
<tr><th id="146">146</th><td>      <a class="local col4 ref" href="#34MFI" title='MFI' data-ref="34MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col9 ref" href="#29FI" title='FI' data-ref="29FI">FI</a>), <a class="local col4 ref" href="#34MFI" title='MFI' data-ref="34MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col9 ref" href="#29FI" title='FI' data-ref="29FI">FI</a>));</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <b>if</b> (<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::GPRRegClass.hasSubClassEq(RC)) {</td></tr>
<tr><th id="149">149</th><td>    BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRi12))</td></tr>
<tr><th id="150">150</th><td>        .addReg(SrcReg, getKillRegState(isKill))</td></tr>
<tr><th id="151">151</th><td>        .addFrameIndex(FI)</td></tr>
<tr><th id="152">152</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="153">153</th><td>        .addMemOperand(MMO)</td></tr>
<tr><th id="154">154</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="155">155</th><td>    <b>return</b>;</td></tr>
<tr><th id="156">156</th><td>  }</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <b>if</b> (<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::GPRPairRegClass.hasSubClassEq(RC)) {</td></tr>
<tr><th id="159">159</th><td>    <i>// Thumb2 STRD expects its dest-registers to be in rGPR. Not a problem for</i></td></tr>
<tr><th id="160">160</th><td><i>    // gsub_0, but needs an extra constraint for gsub_1 (which could be sp</i></td></tr>
<tr><th id="161">161</th><td><i>    // otherwise).</i></td></tr>
<tr><th id="162">162</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#27SrcReg" title='SrcReg' data-ref="27SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="163">163</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col6 decl" id="36MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="36MRI">MRI</dfn> = &amp;<a class="local col3 ref" href="#33MF" title='MF' data-ref="33MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="164">164</th><td>      MRI-&gt;constrainRegClass(SrcReg, &amp;<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::GPRPair_with_gsub_1_in_GPRwithAPSRnospRegClass);</td></tr>
<tr><th id="165">165</th><td>    }</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="37MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="37MIB">MIB</dfn> = BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRDi8));</td></tr>
<tr><th id="168">168</th><td>    AddDReg(MIB, SrcReg, <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::gsub_0, getKillRegState(isKill), TRI);</td></tr>
<tr><th id="169">169</th><td>    AddDReg(MIB, SrcReg, <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::gsub_1, <var>0</var>, TRI);</td></tr>
<tr><th id="170">170</th><td>    MIB.addFrameIndex(FI).addImm(<var>0</var>).addMemOperand(MMO).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="171">171</th><td>    <b>return</b>;</td></tr>
<tr><th id="172">172</th><td>  }</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  ARMBaseInstrInfo::<span class='error' title="cannot initialize object parameter of type &apos;const llvm::ARMBaseInstrInfo&apos; with an expression of type &apos;const llvm::Thumb2InstrInfo&apos;">storeRegToStackSlot</span>(MBB, I, SrcReg, isKill, FI, RC, TRI);</td></tr>
<tr><th id="175">175</th><td>}</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><em>void</em> <a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo">Thumb2InstrInfo</a>::</td></tr>
<tr><th id="178">178</th><td><dfn class="decl def" id="_ZNK4llvm15Thumb2InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegist13427022" title='llvm::Thumb2InstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm15Thumb2InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegist13427022">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="38MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="38MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="39I" title='I' data-type='MachineBasicBlock::iterator' data-ref="39I">I</dfn>,</td></tr>
<tr><th id="179">179</th><td>                     <em>unsigned</em> <dfn class="local col0 decl" id="40DestReg" title='DestReg' data-type='unsigned int' data-ref="40DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col1 decl" id="41FI" title='FI' data-type='int' data-ref="41FI">FI</dfn>,</td></tr>
<tr><th id="180">180</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="42RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="42RC">RC</dfn>,</td></tr>
<tr><th id="181">181</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="43TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="43TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="182">182</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="44MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="44MF">MF</dfn> = *<a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="183">183</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col5 decl" id="45MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="45MFI">MFI</dfn> = <a class="local col4 ref" href="#44MF" title='MF' data-ref="44MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="184">184</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="46MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="46MMO">MMO</dfn> = <a class="local col4 ref" href="#44MF" title='MF' data-ref="44MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="185">185</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col4 ref" href="#44MF" title='MF' data-ref="44MF">MF</a></span>, <a class="local col1 ref" href="#41FI" title='FI' data-ref="41FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>,</td></tr>
<tr><th id="186">186</th><td>      <a class="local col5 ref" href="#45MFI" title='MFI' data-ref="45MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col1 ref" href="#41FI" title='FI' data-ref="41FI">FI</a>), <a class="local col5 ref" href="#45MFI" title='MFI' data-ref="45MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col1 ref" href="#41FI" title='FI' data-ref="41FI">FI</a>));</td></tr>
<tr><th id="187">187</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col7 decl" id="47DL" title='DL' data-type='llvm::DebugLoc' data-ref="47DL">DL</dfn>;</td></tr>
<tr><th id="188">188</th><td>  <b>if</b> (<a class="local col9 ref" href="#39I" title='I' data-ref="39I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#38MBB" title='MBB' data-ref="38MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="local col7 ref" href="#47DL" title='DL' data-ref="47DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col9 ref" href="#39I" title='I' data-ref="39I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <b>if</b> (<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::GPRRegClass.hasSubClassEq(RC)) {</td></tr>
<tr><th id="191">191</th><td>    BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRi12), DestReg)</td></tr>
<tr><th id="192">192</th><td>        .addFrameIndex(FI)</td></tr>
<tr><th id="193">193</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="194">194</th><td>        .addMemOperand(MMO)</td></tr>
<tr><th id="195">195</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="196">196</th><td>    <b>return</b>;</td></tr>
<tr><th id="197">197</th><td>  }</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <b>if</b> (<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::GPRPairRegClass.hasSubClassEq(RC)) {</td></tr>
<tr><th id="200">200</th><td>    <i>// Thumb2 LDRD expects its dest-registers to be in rGPR. Not a problem for</i></td></tr>
<tr><th id="201">201</th><td><i>    // gsub_0, but needs an extra constraint for gsub_1 (which could be sp</i></td></tr>
<tr><th id="202">202</th><td><i>    // otherwise).</i></td></tr>
<tr><th id="203">203</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#40DestReg" title='DestReg' data-ref="40DestReg">DestReg</a>)) {</td></tr>
<tr><th id="204">204</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col8 decl" id="48MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="48MRI">MRI</dfn> = &amp;<a class="local col4 ref" href="#44MF" title='MF' data-ref="44MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="205">205</th><td>      MRI-&gt;constrainRegClass(DestReg,</td></tr>
<tr><th id="206">206</th><td>                             &amp;<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::GPRPair_with_gsub_1_in_GPRwithAPSRnospRegClass);</td></tr>
<tr><th id="207">207</th><td>    }</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="49MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="49MIB">MIB</dfn> = BuildMI(MBB, I, DL, get(<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRDi8));</td></tr>
<tr><th id="210">210</th><td>    AddDReg(MIB, DestReg, <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::gsub_0, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="211">211</th><td>    AddDReg(MIB, DestReg, <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::gsub_1, RegState::DefineNoRead, TRI);</td></tr>
<tr><th id="212">212</th><td>    MIB.addFrameIndex(FI).addImm(<var>0</var>).addMemOperand(MMO).add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col0 ref" href="#40DestReg" title='DestReg' data-ref="40DestReg">DestReg</a>))</td></tr>
<tr><th id="215">215</th><td>      <a class="local col9 ref" href="#49MIB" title='MIB' data-ref="49MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#40DestReg" title='DestReg' data-ref="40DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="216">216</th><td>    <b>return</b>;</td></tr>
<tr><th id="217">217</th><td>  }</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>  ARMBaseInstrInfo::<span class='error' title="cannot initialize object parameter of type &apos;const llvm::ARMBaseInstrInfo&apos; with an expression of type &apos;const llvm::Thumb2InstrInfo&apos;">loadRegFromStackSlot</span>(MBB, I, DestReg, FI, RC, TRI);</td></tr>
<tr><th id="220">220</th><td>}</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><em>void</em> <a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo">Thumb2InstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15Thumb2InstrInfo20expandLoadStackGuardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Thumb2InstrInfo::expandLoadStackGuard' data-ref="_ZNK4llvm15Thumb2InstrInfo20expandLoadStackGuardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandLoadStackGuard</dfn>(</td></tr>
<tr><th id="223">223</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="50MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="50MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="224">224</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="51MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="51MF">MF</dfn> = *<a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="225">225</th><td>  <b>if</b> (MF.getTarget().isPositionIndependent())</td></tr>
<tr><th id="226">226</th><td>    expandLoadStackGuardBase(MI, <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2MOV_ga_pcrel, <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRi12);</td></tr>
<tr><th id="227">227</th><td>  <b>else</b></td></tr>
<tr><th id="228">228</th><td>    expandLoadStackGuardBase(MI, <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2MOVi32imm, <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRi12);</td></tr>
<tr><th id="229">229</th><td>}</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><em>void</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCode7593364" title='llvm::emitT2RegPlusImmediate' data-ref="_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiNS_5ARMCC9CondCode7593364">emitT2RegPlusImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="52MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="52MBB">MBB</dfn>,</td></tr>
<tr><th id="232">232</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col3 decl" id="53MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="53MBBI">MBBI</dfn>,</td></tr>
<tr><th id="233">233</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="54dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="54dl">dl</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="55DestReg" title='DestReg' data-type='unsigned int' data-ref="55DestReg">DestReg</dfn>,</td></tr>
<tr><th id="234">234</th><td>                                  <em>unsigned</em> <dfn class="local col6 decl" id="56BaseReg" title='BaseReg' data-type='unsigned int' data-ref="56BaseReg">BaseReg</dfn>, <em>int</em> <dfn class="local col7 decl" id="57NumBytes" title='NumBytes' data-type='int' data-ref="57NumBytes">NumBytes</dfn>,</td></tr>
<tr><th id="235">235</th><td>                                  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col8 decl" id="58Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="58Pred">Pred</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="59PredReg" title='PredReg' data-type='unsigned int' data-ref="59PredReg">PredReg</dfn>,</td></tr>
<tr><th id="236">236</th><td>                                  <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col0 decl" id="60TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="60TII">TII</dfn>,</td></tr>
<tr><th id="237">237</th><td>                                  <em>unsigned</em> <dfn class="local col1 decl" id="61MIFlags" title='MIFlags' data-type='unsigned int' data-ref="61MIFlags">MIFlags</dfn>) {</td></tr>
<tr><th id="238">238</th><td>  <b>if</b> (<a class="local col7 ref" href="#57NumBytes" title='NumBytes' data-ref="57NumBytes">NumBytes</a> == <var>0</var> &amp;&amp; <a class="local col5 ref" href="#55DestReg" title='DestReg' data-ref="55DestReg">DestReg</a> != <a class="local col6 ref" href="#56BaseReg" title='BaseReg' data-ref="56BaseReg">BaseReg</a>) {</td></tr>
<tr><th id="239">239</th><td>    BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::tMOVr), DestReg)</td></tr>
<tr><th id="240">240</th><td>      .addReg(BaseReg, RegState::Kill)</td></tr>
<tr><th id="241">241</th><td>      .addImm((<em>unsigned</em>)Pred).addReg(PredReg).setMIFlags(MIFlags);</td></tr>
<tr><th id="242">242</th><td>    <b>return</b>;</td></tr>
<tr><th id="243">243</th><td>  }</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>  <em>bool</em> <dfn class="local col2 decl" id="62isSub" title='isSub' data-type='bool' data-ref="62isSub">isSub</dfn> = <a class="local col7 ref" href="#57NumBytes" title='NumBytes' data-ref="57NumBytes">NumBytes</a> &lt; <var>0</var>;</td></tr>
<tr><th id="246">246</th><td>  <b>if</b> (<a class="local col2 ref" href="#62isSub" title='isSub' data-ref="62isSub">isSub</a>) <a class="local col7 ref" href="#57NumBytes" title='NumBytes' data-ref="57NumBytes">NumBytes</a> = -<a class="local col7 ref" href="#57NumBytes" title='NumBytes' data-ref="57NumBytes">NumBytes</a>;</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <i>// If profitable, use a movw or movt to materialize the offset.</i></td></tr>
<tr><th id="249">249</th><td><i>  // FIXME: Use the scavenger to grab a scratch register.</i></td></tr>
<tr><th id="250">250</th><td>  <b>if</b> (DestReg != <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::SP &amp;&amp; DestReg != BaseReg &amp;&amp;</td></tr>
<tr><th id="251">251</th><td>      NumBytes &gt;= <var>4096</var> &amp;&amp;</td></tr>
<tr><th id="252">252</th><td>      ARM_AM::getT2SOImmVal(NumBytes) == -<var>1</var>) {</td></tr>
<tr><th id="253">253</th><td>    <em>bool</em> <dfn class="local col3 decl" id="63Fits" title='Fits' data-type='bool' data-ref="63Fits">Fits</dfn> = <b>false</b>;</td></tr>
<tr><th id="254">254</th><td>    <b>if</b> (<a class="local col7 ref" href="#57NumBytes" title='NumBytes' data-ref="57NumBytes">NumBytes</a> &lt; <var>65536</var>) {</td></tr>
<tr><th id="255">255</th><td>      <i>// Use a movw to materialize the 16-bit constant.</i></td></tr>
<tr><th id="256">256</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2MOVi16), DestReg)</td></tr>
<tr><th id="257">257</th><td>        .addImm(NumBytes)</td></tr>
<tr><th id="258">258</th><td>        .addImm((<em>unsigned</em>)Pred).addReg(PredReg).setMIFlags(MIFlags);</td></tr>
<tr><th id="259">259</th><td>      <a class="local col3 ref" href="#63Fits" title='Fits' data-ref="63Fits">Fits</a> = <b>true</b>;</td></tr>
<tr><th id="260">260</th><td>    } <b>else</b> <b>if</b> ((<a class="local col7 ref" href="#57NumBytes" title='NumBytes' data-ref="57NumBytes">NumBytes</a> &amp; <var>0xffff</var>) == <var>0</var>) {</td></tr>
<tr><th id="261">261</th><td>      <i>// Use a movt to materialize the 32-bit constant.</i></td></tr>
<tr><th id="262">262</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2MOVTi16), DestReg)</td></tr>
<tr><th id="263">263</th><td>        .addReg(DestReg)</td></tr>
<tr><th id="264">264</th><td>        .addImm(NumBytes &gt;&gt; <var>16</var>)</td></tr>
<tr><th id="265">265</th><td>        .addImm((<em>unsigned</em>)Pred).addReg(PredReg).setMIFlags(MIFlags);</td></tr>
<tr><th id="266">266</th><td>      <a class="local col3 ref" href="#63Fits" title='Fits' data-ref="63Fits">Fits</a> = <b>true</b>;</td></tr>
<tr><th id="267">267</th><td>    }</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>    <b>if</b> (<a class="local col3 ref" href="#63Fits" title='Fits' data-ref="63Fits">Fits</a>) {</td></tr>
<tr><th id="270">270</th><td>      <b>if</b> (<a class="local col2 ref" href="#62isSub" title='isSub' data-ref="62isSub">isSub</a>) {</td></tr>
<tr><th id="271">271</th><td>        BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2SUBrr), DestReg)</td></tr>
<tr><th id="272">272</th><td>            .addReg(BaseReg)</td></tr>
<tr><th id="273">273</th><td>            .addReg(DestReg, RegState::Kill)</td></tr>
<tr><th id="274">274</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(Pred, PredReg))</td></tr>
<tr><th id="275">275</th><td>            .add(condCodeOp())</td></tr>
<tr><th id="276">276</th><td>            .setMIFlags(MIFlags);</td></tr>
<tr><th id="277">277</th><td>      } <b>else</b> {</td></tr>
<tr><th id="278">278</th><td>        <i>// Here we know that DestReg is not SP but we do not</i></td></tr>
<tr><th id="279">279</th><td><i>        // know anything about BaseReg. t2ADDrr is an invalid</i></td></tr>
<tr><th id="280">280</th><td><i>        // instruction is SP is used as the second argument, but</i></td></tr>
<tr><th id="281">281</th><td><i>        // is fine if SP is the first argument. To be sure we</i></td></tr>
<tr><th id="282">282</th><td><i>        // do not generate invalid encoding, put BaseReg first.</i></td></tr>
<tr><th id="283">283</th><td>        BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2ADDrr), DestReg)</td></tr>
<tr><th id="284">284</th><td>            .addReg(BaseReg)</td></tr>
<tr><th id="285">285</th><td>            .addReg(DestReg, RegState::Kill)</td></tr>
<tr><th id="286">286</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(Pred, PredReg))</td></tr>
<tr><th id="287">287</th><td>            .add(condCodeOp())</td></tr>
<tr><th id="288">288</th><td>            .setMIFlags(MIFlags);</td></tr>
<tr><th id="289">289</th><td>      }</td></tr>
<tr><th id="290">290</th><td>      <b>return</b>;</td></tr>
<tr><th id="291">291</th><td>    }</td></tr>
<tr><th id="292">292</th><td>  }</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <b>while</b> (<a class="local col7 ref" href="#57NumBytes" title='NumBytes' data-ref="57NumBytes">NumBytes</a>) {</td></tr>
<tr><th id="295">295</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="64ThisVal" title='ThisVal' data-type='unsigned int' data-ref="64ThisVal">ThisVal</dfn> = <a class="local col7 ref" href="#57NumBytes" title='NumBytes' data-ref="57NumBytes">NumBytes</a>;</td></tr>
<tr><th id="296">296</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="65Opc" title='Opc' data-type='unsigned int' data-ref="65Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="297">297</th><td>    <b>if</b> (DestReg == <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::SP &amp;&amp; BaseReg != <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::SP) {</td></tr>
<tr><th id="298">298</th><td>      <i>// mov sp, rn. Note t2MOVr cannot be used.</i></td></tr>
<tr><th id="299">299</th><td>      BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::tMOVr), DestReg)</td></tr>
<tr><th id="300">300</th><td>          .addReg(BaseReg)</td></tr>
<tr><th id="301">301</th><td>          .setMIFlags(MIFlags)</td></tr>
<tr><th id="302">302</th><td>          .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="303">303</th><td>      BaseReg = <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::SP;</td></tr>
<tr><th id="304">304</th><td>      <b>continue</b>;</td></tr>
<tr><th id="305">305</th><td>    }</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>    <em>bool</em> <dfn class="local col6 decl" id="66HasCCOut" title='HasCCOut' data-type='bool' data-ref="66HasCCOut">HasCCOut</dfn> = <b>true</b>;</td></tr>
<tr><th id="308">308</th><td>    <b>if</b> (BaseReg == <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::SP) {</td></tr>
<tr><th id="309">309</th><td>      <i>// sub sp, sp, #imm7</i></td></tr>
<tr><th id="310">310</th><td>      <b>if</b> (DestReg == <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::SP &amp;&amp; (ThisVal &lt; ((<var>1</var> &lt;&lt; <var>7</var>)-<var>1</var>) * <var>4</var>)) {</td></tr>
<tr><th id="311">311</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((ThisVal &amp; 3) == 0 &amp;&amp; &quot;Stack update is not multiple of 4?&quot;) ? void (0) : __assert_fail (&quot;(ThisVal &amp; 3) == 0 &amp;&amp; \&quot;Stack update is not multiple of 4?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp&quot;, 311, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col4 ref" href="#64ThisVal" title='ThisVal' data-ref="64ThisVal">ThisVal</a> &amp; <var>3</var>) == <var>0</var> &amp;&amp; <q>"Stack update is not multiple of 4?"</q>);</td></tr>
<tr><th id="312">312</th><td>        Opc = isSub ? <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::tSUBspi : <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::tADDspi;</td></tr>
<tr><th id="313">313</th><td>        BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opc), DestReg)</td></tr>
<tr><th id="314">314</th><td>            .addReg(BaseReg)</td></tr>
<tr><th id="315">315</th><td>            .addImm(ThisVal / <var>4</var>)</td></tr>
<tr><th id="316">316</th><td>            .setMIFlags(MIFlags)</td></tr>
<tr><th id="317">317</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="318">318</th><td>        <a class="local col7 ref" href="#57NumBytes" title='NumBytes' data-ref="57NumBytes">NumBytes</a> = <var>0</var>;</td></tr>
<tr><th id="319">319</th><td>        <b>continue</b>;</td></tr>
<tr><th id="320">320</th><td>      }</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>      <i>// sub rd, sp, so_imm</i></td></tr>
<tr><th id="323">323</th><td>      Opc = isSub ? <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2SUBri : <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2ADDri;</td></tr>
<tr><th id="324">324</th><td>      <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col7 ref" href="#57NumBytes" title='NumBytes' data-ref="57NumBytes">NumBytes</a>) != -<var>1</var>) {</td></tr>
<tr><th id="325">325</th><td>        <a class="local col7 ref" href="#57NumBytes" title='NumBytes' data-ref="57NumBytes">NumBytes</a> = <var>0</var>;</td></tr>
<tr><th id="326">326</th><td>      } <b>else</b> {</td></tr>
<tr><th id="327">327</th><td>        <i>// FIXME: Move this to ARMAddressingModes.h?</i></td></tr>
<tr><th id="328">328</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="67RotAmt" title='RotAmt' data-type='unsigned int' data-ref="67RotAmt">RotAmt</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE" title='llvm::countLeadingZeros' data-ref="_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE">countLeadingZeros</a>(<a class="local col4 ref" href="#64ThisVal" title='ThisVal' data-ref="64ThisVal">ThisVal</a>);</td></tr>
<tr><th id="329">329</th><td>        <a class="local col4 ref" href="#64ThisVal" title='ThisVal' data-ref="64ThisVal">ThisVal</a> = <a class="local col4 ref" href="#64ThisVal" title='ThisVal' data-ref="64ThisVal">ThisVal</a> &amp; <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(<var>0xff000000U</var>, <a class="local col7 ref" href="#67RotAmt" title='RotAmt' data-ref="67RotAmt">RotAmt</a>);</td></tr>
<tr><th id="330">330</th><td>        <a class="local col7 ref" href="#57NumBytes" title='NumBytes' data-ref="57NumBytes">NumBytes</a> &amp;= ~<a class="local col4 ref" href="#64ThisVal" title='ThisVal' data-ref="64ThisVal">ThisVal</a>;</td></tr>
<tr><th id="331">331</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ARM_AM::getT2SOImmVal(ThisVal) != -1 &amp;&amp; &quot;Bit extraction didn&apos;t work?&quot;) ? void (0) : __assert_fail (&quot;ARM_AM::getT2SOImmVal(ThisVal) != -1 &amp;&amp; \&quot;Bit extraction didn&apos;t work?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp&quot;, 332, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(ARM_AM::<a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col4 ref" href="#64ThisVal" title='ThisVal' data-ref="64ThisVal">ThisVal</a>) != -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="332">332</th><td>               <q>"Bit extraction didn't work?"</q>);</td></tr>
<tr><th id="333">333</th><td>      }</td></tr>
<tr><th id="334">334</th><td>    } <b>else</b> {</td></tr>
<tr><th id="335">335</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DestReg != ARM::SP &amp;&amp; BaseReg != ARM::SP) ? void (0) : __assert_fail (&quot;DestReg != ARM::SP &amp;&amp; BaseReg != ARM::SP&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp&quot;, 335, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(DestReg != <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::SP &amp;&amp; BaseReg != <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::SP);</td></tr>
<tr><th id="336">336</th><td>      Opc = isSub ? <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2SUBri : <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2ADDri;</td></tr>
<tr><th id="337">337</th><td>      <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col7 ref" href="#57NumBytes" title='NumBytes' data-ref="57NumBytes">NumBytes</a>) != -<var>1</var>) {</td></tr>
<tr><th id="338">338</th><td>        <a class="local col7 ref" href="#57NumBytes" title='NumBytes' data-ref="57NumBytes">NumBytes</a> = <var>0</var>;</td></tr>
<tr><th id="339">339</th><td>      } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#64ThisVal" title='ThisVal' data-ref="64ThisVal">ThisVal</a> &lt; <var>4096</var>) {</td></tr>
<tr><th id="340">340</th><td>        Opc = isSub ? <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2SUBri12 : <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2ADDri12;</td></tr>
<tr><th id="341">341</th><td>        <a class="local col6 ref" href="#66HasCCOut" title='HasCCOut' data-ref="66HasCCOut">HasCCOut</a> = <b>false</b>;</td></tr>
<tr><th id="342">342</th><td>        <a class="local col7 ref" href="#57NumBytes" title='NumBytes' data-ref="57NumBytes">NumBytes</a> = <var>0</var>;</td></tr>
<tr><th id="343">343</th><td>      } <b>else</b> {</td></tr>
<tr><th id="344">344</th><td>        <i>// FIXME: Move this to ARMAddressingModes.h?</i></td></tr>
<tr><th id="345">345</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="68RotAmt" title='RotAmt' data-type='unsigned int' data-ref="68RotAmt">RotAmt</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE" title='llvm::countLeadingZeros' data-ref="_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE">countLeadingZeros</a>(<a class="local col4 ref" href="#64ThisVal" title='ThisVal' data-ref="64ThisVal">ThisVal</a>);</td></tr>
<tr><th id="346">346</th><td>        <a class="local col4 ref" href="#64ThisVal" title='ThisVal' data-ref="64ThisVal">ThisVal</a> = <a class="local col4 ref" href="#64ThisVal" title='ThisVal' data-ref="64ThisVal">ThisVal</a> &amp; <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(<var>0xff000000U</var>, <a class="local col8 ref" href="#68RotAmt" title='RotAmt' data-ref="68RotAmt">RotAmt</a>);</td></tr>
<tr><th id="347">347</th><td>        <a class="local col7 ref" href="#57NumBytes" title='NumBytes' data-ref="57NumBytes">NumBytes</a> &amp;= ~<a class="local col4 ref" href="#64ThisVal" title='ThisVal' data-ref="64ThisVal">ThisVal</a>;</td></tr>
<tr><th id="348">348</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ARM_AM::getT2SOImmVal(ThisVal) != -1 &amp;&amp; &quot;Bit extraction didn&apos;t work?&quot;) ? void (0) : __assert_fail (&quot;ARM_AM::getT2SOImmVal(ThisVal) != -1 &amp;&amp; \&quot;Bit extraction didn&apos;t work?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp&quot;, 349, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(ARM_AM::<a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col4 ref" href="#64ThisVal" title='ThisVal' data-ref="64ThisVal">ThisVal</a>) != -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="349">349</th><td>               <q>"Bit extraction didn't work?"</q>);</td></tr>
<tr><th id="350">350</th><td>      }</td></tr>
<tr><th id="351">351</th><td>    }</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>    <i>// Build the new ADD / SUB.</i></td></tr>
<tr><th id="354">354</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="69MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="69MIB">MIB</dfn> = BuildMI(MBB, MBBI, dl, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(Opc), DestReg)</td></tr>
<tr><th id="355">355</th><td>                                  .addReg(BaseReg, RegState::Kill)</td></tr>
<tr><th id="356">356</th><td>                                  .addImm(ThisVal)</td></tr>
<tr><th id="357">357</th><td>                                  .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="358">358</th><td>                                  .setMIFlags(MIFlags);</td></tr>
<tr><th id="359">359</th><td>    <b>if</b> (<a class="local col6 ref" href="#66HasCCOut" title='HasCCOut' data-ref="66HasCCOut">HasCCOut</a>)</td></tr>
<tr><th id="360">360</th><td>      <a class="local col9 ref" href="#69MIB" title='MIB' data-ref="69MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>    <a class="local col6 ref" href="#56BaseReg" title='BaseReg' data-ref="56BaseReg">BaseReg</a> = <a class="local col5 ref" href="#55DestReg" title='DestReg' data-ref="55DestReg">DestReg</a>;</td></tr>
<tr><th id="363">363</th><td>  }</td></tr>
<tr><th id="364">364</th><td>}</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><em>static</em> <em>unsigned</em></td></tr>
<tr><th id="367">367</th><td><dfn class="tu decl def" id="_ZL20negativeOffsetOpcodej" title='negativeOffsetOpcode' data-type='unsigned int negativeOffsetOpcode(unsigned int opcode)' data-ref="_ZL20negativeOffsetOpcodej">negativeOffsetOpcode</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="70opcode" title='opcode' data-type='unsigned int' data-ref="70opcode">opcode</dfn>)</td></tr>
<tr><th id="368">368</th><td>{</td></tr>
<tr><th id="369">369</th><td>  <b>switch</b> (<a class="local col0 ref" href="#70opcode" title='opcode' data-ref="70opcode">opcode</a>) {</td></tr>
<tr><th id="370">370</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRi12:   <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRi8;</td></tr>
<tr><th id="371">371</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRHi12:  <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRHi8;</td></tr>
<tr><th id="372">372</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRBi12:  <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRBi8;</td></tr>
<tr><th id="373">373</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSHi12: <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSHi8;</td></tr>
<tr><th id="374">374</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSBi12: <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSBi8;</td></tr>
<tr><th id="375">375</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRi12:   <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRi8;</td></tr>
<tr><th id="376">376</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRBi12:  <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRBi8;</td></tr>
<tr><th id="377">377</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRHi12:  <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRHi8;</td></tr>
<tr><th id="378">378</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2PLDi12:   <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2PLDi8;</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRi8:</td></tr>
<tr><th id="381">381</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRHi8:</td></tr>
<tr><th id="382">382</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRBi8:</td></tr>
<tr><th id="383">383</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSHi8:</td></tr>
<tr><th id="384">384</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSBi8:</td></tr>
<tr><th id="385">385</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRi8:</td></tr>
<tr><th id="386">386</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRBi8:</td></tr>
<tr><th id="387">387</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRHi8:</td></tr>
<tr><th id="388">388</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2PLDi8:</td></tr>
<tr><th id="389">389</th><td>    <b>return</b> opcode;</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <b>default</b>:</td></tr>
<tr><th id="392">392</th><td>    <b>break</b>;</td></tr>
<tr><th id="393">393</th><td>  }</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="396">396</th><td>}</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><em>static</em> <em>unsigned</em></td></tr>
<tr><th id="399">399</th><td><dfn class="tu decl def" id="_ZL20positiveOffsetOpcodej" title='positiveOffsetOpcode' data-type='unsigned int positiveOffsetOpcode(unsigned int opcode)' data-ref="_ZL20positiveOffsetOpcodej">positiveOffsetOpcode</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="71opcode" title='opcode' data-type='unsigned int' data-ref="71opcode">opcode</dfn>)</td></tr>
<tr><th id="400">400</th><td>{</td></tr>
<tr><th id="401">401</th><td>  <b>switch</b> (<a class="local col1 ref" href="#71opcode" title='opcode' data-ref="71opcode">opcode</a>) {</td></tr>
<tr><th id="402">402</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRi8:   <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRi12;</td></tr>
<tr><th id="403">403</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRHi8:  <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRHi12;</td></tr>
<tr><th id="404">404</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRBi8:  <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRBi12;</td></tr>
<tr><th id="405">405</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSHi8: <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSHi12;</td></tr>
<tr><th id="406">406</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSBi8: <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSBi12;</td></tr>
<tr><th id="407">407</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRi8:   <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRi12;</td></tr>
<tr><th id="408">408</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRBi8:  <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRBi12;</td></tr>
<tr><th id="409">409</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRHi8:  <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRHi12;</td></tr>
<tr><th id="410">410</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2PLDi8:   <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2PLDi12;</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRi12:</td></tr>
<tr><th id="413">413</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRHi12:</td></tr>
<tr><th id="414">414</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRBi12:</td></tr>
<tr><th id="415">415</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSHi12:</td></tr>
<tr><th id="416">416</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSBi12:</td></tr>
<tr><th id="417">417</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRi12:</td></tr>
<tr><th id="418">418</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRBi12:</td></tr>
<tr><th id="419">419</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRHi12:</td></tr>
<tr><th id="420">420</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2PLDi12:</td></tr>
<tr><th id="421">421</th><td>    <b>return</b> opcode;</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>  <b>default</b>:</td></tr>
<tr><th id="424">424</th><td>    <b>break</b>;</td></tr>
<tr><th id="425">425</th><td>  }</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="428">428</th><td>}</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td><em>static</em> <em>unsigned</em></td></tr>
<tr><th id="431">431</th><td><dfn class="tu decl def" id="_ZL21immediateOffsetOpcodej" title='immediateOffsetOpcode' data-type='unsigned int immediateOffsetOpcode(unsigned int opcode)' data-ref="_ZL21immediateOffsetOpcodej">immediateOffsetOpcode</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="72opcode" title='opcode' data-type='unsigned int' data-ref="72opcode">opcode</dfn>)</td></tr>
<tr><th id="432">432</th><td>{</td></tr>
<tr><th id="433">433</th><td>  <b>switch</b> (<a class="local col2 ref" href="#72opcode" title='opcode' data-ref="72opcode">opcode</a>) {</td></tr>
<tr><th id="434">434</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRs:   <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRi12;</td></tr>
<tr><th id="435">435</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRHs:  <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRHi12;</td></tr>
<tr><th id="436">436</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRBs:  <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRBi12;</td></tr>
<tr><th id="437">437</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSHs: <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSHi12;</td></tr>
<tr><th id="438">438</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSBs: <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSBi12;</td></tr>
<tr><th id="439">439</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRs:   <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRi12;</td></tr>
<tr><th id="440">440</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRBs:  <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRBi12;</td></tr>
<tr><th id="441">441</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRHs:  <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRHi12;</td></tr>
<tr><th id="442">442</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2PLDs:   <b>return</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2PLDi12;</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRi12:</td></tr>
<tr><th id="445">445</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRHi12:</td></tr>
<tr><th id="446">446</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRBi12:</td></tr>
<tr><th id="447">447</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSHi12:</td></tr>
<tr><th id="448">448</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSBi12:</td></tr>
<tr><th id="449">449</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRi12:</td></tr>
<tr><th id="450">450</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRBi12:</td></tr>
<tr><th id="451">451</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRHi12:</td></tr>
<tr><th id="452">452</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2PLDi12:</td></tr>
<tr><th id="453">453</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRi8:</td></tr>
<tr><th id="454">454</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRHi8:</td></tr>
<tr><th id="455">455</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRBi8:</td></tr>
<tr><th id="456">456</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSHi8:</td></tr>
<tr><th id="457">457</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2LDRSBi8:</td></tr>
<tr><th id="458">458</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRi8:</td></tr>
<tr><th id="459">459</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRBi8:</td></tr>
<tr><th id="460">460</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2STRHi8:</td></tr>
<tr><th id="461">461</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2PLDi8:</td></tr>
<tr><th id="462">462</th><td>    <b>return</b> opcode;</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <b>default</b>:</td></tr>
<tr><th id="465">465</th><td>    <b>break</b>;</td></tr>
<tr><th id="466">466</th><td>  }</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="469">469</th><td>}</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><em>bool</em> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE" title='llvm::rewriteT2FrameIndex' data-ref="_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjjRiRKNS_16ARMBaseInstrInfoE">rewriteT2FrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="73MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="73MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="74FrameRegIdx" title='FrameRegIdx' data-type='unsigned int' data-ref="74FrameRegIdx">FrameRegIdx</dfn>,</td></tr>
<tr><th id="472">472</th><td>                               <em>unsigned</em> <dfn class="local col5 decl" id="75FrameReg" title='FrameReg' data-type='unsigned int' data-ref="75FrameReg">FrameReg</dfn>, <em>int</em> &amp;<dfn class="local col6 decl" id="76Offset" title='Offset' data-type='int &amp;' data-ref="76Offset">Offset</dfn>,</td></tr>
<tr><th id="473">473</th><td>                               <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col7 decl" id="77TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="77TII">TII</dfn>) {</td></tr>
<tr><th id="474">474</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="78Opcode" title='Opcode' data-type='unsigned int' data-ref="78Opcode">Opcode</dfn> = <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="475">475</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="79Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="79Desc">Desc</dfn> = <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="476">476</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="80AddrMode" title='AddrMode' data-type='unsigned int' data-ref="80AddrMode">AddrMode</dfn> = (<a class="local col9 ref" href="#79Desc" title='Desc' data-ref="79Desc">Desc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrModeMask" title='llvm::ARMII::AddrModeMask' data-ref="llvm::ARMII::AddrModeMask">AddrModeMask</a>);</td></tr>
<tr><th id="477">477</th><td>  <em>bool</em> <dfn class="local col1 decl" id="81isSub" title='isSub' data-type='bool' data-ref="81isSub">isSub</dfn> = <b>false</b>;</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <i>// Memory operands in inline assembly always use AddrModeT2_i12.</i></td></tr>
<tr><th id="480">480</th><td>  <b>if</b> (Opcode == <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::INLINEASM || Opcode == <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::INLINEASM_BR)</td></tr>
<tr><th id="481">481</th><td>    <a class="local col0 ref" href="#80AddrMode" title='AddrMode' data-ref="80AddrMode">AddrMode</a> = <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT2_i12" title='llvm::ARMII::AddrMode::AddrModeT2_i12' data-ref="llvm::ARMII::AddrMode::AddrModeT2_i12">AddrModeT2_i12</a>; <i>// FIXME. mode for thumb2?</i></td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>  <b>if</b> (Opcode == <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2ADDri || Opcode == <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2ADDri12) {</td></tr>
<tr><th id="484">484</th><td>    <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> += <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="82PredReg" title='PredReg' data-type='unsigned int' data-ref="82PredReg">PredReg</dfn>;</td></tr>
<tr><th id="487">487</th><td>    <b>if</b> (Offset == <var>0</var> &amp;&amp; getInstrPredicate(MI, PredReg) == ARMCC::AL &amp;&amp;</td></tr>
<tr><th id="488">488</th><td>        !MI.definesRegister(<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::CPSR)) {</td></tr>
<tr><th id="489">489</th><td>      <i>// Turn it into a move.</i></td></tr>
<tr><th id="490">490</th><td>      MI.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::tMOVr));</td></tr>
<tr><th id="491">491</th><td>      <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col5 ref" href="#75FrameReg" title='FrameReg' data-ref="75FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="492">492</th><td>      <i>// Remove offset and remaining explicit predicate operands.</i></td></tr>
<tr><th id="493">493</th><td>      <b>do</b> <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a>+<var>1</var>);</td></tr>
<tr><th id="494">494</th><td>      <b>while</b> (<a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &gt; <a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a>+<var>1</var>);</td></tr>
<tr><th id="495">495</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="83MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="83MIB">MIB</dfn><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE">(</a>*<a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), &amp;<a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>);</td></tr>
<tr><th id="496">496</th><td>      MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="497">497</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="498">498</th><td>    }</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>    <em>bool</em> <dfn class="local col4 decl" id="84HasCCOut" title='HasCCOut' data-type='bool' data-ref="84HasCCOut">HasCCOut</dfn> = Opcode != <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2ADDri12;</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>    <b>if</b> (<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="503">503</th><td>      <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> = -<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a>;</td></tr>
<tr><th id="504">504</th><td>      <a class="local col1 ref" href="#81isSub" title='isSub' data-ref="81isSub">isSub</a> = <b>true</b>;</td></tr>
<tr><th id="505">505</th><td>      MI.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2SUBri));</td></tr>
<tr><th id="506">506</th><td>    } <b>else</b> {</td></tr>
<tr><th id="507">507</th><td>      MI.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(<span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2ADDri));</td></tr>
<tr><th id="508">508</th><td>    }</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>    <i>// Common case: small offset, fits into instruction.</i></td></tr>
<tr><th id="511">511</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a>) != -<var>1</var>) {</td></tr>
<tr><th id="512">512</th><td>      <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col5 ref" href="#75FrameReg" title='FrameReg' data-ref="75FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="513">513</th><td>      <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a>);</td></tr>
<tr><th id="514">514</th><td>      <i>// Add cc_out operand if the original instruction did not have one.</i></td></tr>
<tr><th id="515">515</th><td>      <b>if</b> (!<a class="local col4 ref" href="#84HasCCOut" title='HasCCOut' data-ref="84HasCCOut">HasCCOut</a>)</td></tr>
<tr><th id="516">516</th><td>        <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<var>0</var>, <b>false</b>));</td></tr>
<tr><th id="517">517</th><td>      <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="518">518</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="519">519</th><td>    }</td></tr>
<tr><th id="520">520</th><td>    <i>// Another common case: imm12.</i></td></tr>
<tr><th id="521">521</th><td>    <b>if</b> (<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> &lt; <var>4096</var> &amp;&amp;</td></tr>
<tr><th id="522">522</th><td>        (!<a class="local col4 ref" href="#84HasCCOut" title='HasCCOut' data-ref="84HasCCOut">HasCCOut</a> || <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>()-<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <var>0</var>)) {</td></tr>
<tr><th id="523">523</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="85NewOpc" title='NewOpc' data-type='unsigned int' data-ref="85NewOpc">NewOpc</dfn> = isSub ? <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2SUBri12 : <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2ADDri12;</td></tr>
<tr><th id="524">524</th><td>      MI.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="525">525</th><td>      <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col5 ref" href="#75FrameReg" title='FrameReg' data-ref="75FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="526">526</th><td>      <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a>);</td></tr>
<tr><th id="527">527</th><td>      <i>// Remove the cc_out operand.</i></td></tr>
<tr><th id="528">528</th><td>      <b>if</b> (<a class="local col4 ref" href="#84HasCCOut" title='HasCCOut' data-ref="84HasCCOut">HasCCOut</a>)</td></tr>
<tr><th id="529">529</th><td>        <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>()-<var>1</var>);</td></tr>
<tr><th id="530">530</th><td>      <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="531">531</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="532">532</th><td>    }</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>    <i>// Otherwise, extract 8 adjacent bits from the immediate into this</i></td></tr>
<tr><th id="535">535</th><td><i>    // t2ADDri/t2SUBri.</i></td></tr>
<tr><th id="536">536</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="86RotAmt" title='RotAmt' data-type='unsigned int' data-ref="86RotAmt">RotAmt</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE" title='llvm::countLeadingZeros' data-ref="_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE">countLeadingZeros</a>&lt;<em>unsigned</em>&gt;(<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a>);</td></tr>
<tr><th id="537">537</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="87ThisImmVal" title='ThisImmVal' data-type='unsigned int' data-ref="87ThisImmVal">ThisImmVal</dfn> = <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> &amp; <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM6rotr32Ejj" title='llvm::ARM_AM::rotr32' data-ref="_ZN4llvm6ARM_AM6rotr32Ejj">rotr32</a>(<var>0xff000000U</var>, <a class="local col6 ref" href="#86RotAmt" title='RotAmt' data-ref="86RotAmt">RotAmt</a>);</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>    <i>// We will handle these bits from offset, clear them.</i></td></tr>
<tr><th id="540">540</th><td>    <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> &amp;= ~<a class="local col7 ref" href="#87ThisImmVal" title='ThisImmVal' data-ref="87ThisImmVal">ThisImmVal</a>;</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ARM_AM::getT2SOImmVal(ThisImmVal) != -1 &amp;&amp; &quot;Bit extraction didn&apos;t work?&quot;) ? void (0) : __assert_fail (&quot;ARM_AM::getT2SOImmVal(ThisImmVal) != -1 &amp;&amp; \&quot;Bit extraction didn&apos;t work?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp&quot;, 543, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(ARM_AM::<a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM13getT2SOImmValEj" title='llvm::ARM_AM::getT2SOImmVal' data-ref="_ZN4llvm6ARM_AM13getT2SOImmValEj">getT2SOImmVal</a>(<a class="local col7 ref" href="#87ThisImmVal" title='ThisImmVal' data-ref="87ThisImmVal">ThisImmVal</a>) != -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="543">543</th><td>           <q>"Bit extraction didn't work?"</q>);</td></tr>
<tr><th id="544">544</th><td>    <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col7 ref" href="#87ThisImmVal" title='ThisImmVal' data-ref="87ThisImmVal">ThisImmVal</a>);</td></tr>
<tr><th id="545">545</th><td>    <i>// Add cc_out operand if the original instruction did not have one.</i></td></tr>
<tr><th id="546">546</th><td>    <b>if</b> (!<a class="local col4 ref" href="#84HasCCOut" title='HasCCOut' data-ref="84HasCCOut">HasCCOut</a>)</td></tr>
<tr><th id="547">547</th><td>      <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<var>0</var>, <b>false</b>));</td></tr>
<tr><th id="548">548</th><td>  } <b>else</b> {</td></tr>
<tr><th id="549">549</th><td>    <i>// AddrMode4 and AddrMode6 cannot handle any offset.</i></td></tr>
<tr><th id="550">550</th><td>    <b>if</b> (<a class="local col0 ref" href="#80AddrMode" title='AddrMode' data-ref="80AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode4" title='llvm::ARMII::AddrMode::AddrMode4' data-ref="llvm::ARMII::AddrMode::AddrMode4">AddrMode4</a> || <a class="local col0 ref" href="#80AddrMode" title='AddrMode' data-ref="80AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode6" title='llvm::ARMII::AddrMode::AddrMode6' data-ref="llvm::ARMII::AddrMode::AddrMode6">AddrMode6</a>)</td></tr>
<tr><th id="551">551</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>    <i>// AddrModeT2_so cannot handle any offset. If there is no offset</i></td></tr>
<tr><th id="554">554</th><td><i>    // register then we change to an immediate version.</i></td></tr>
<tr><th id="555">555</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="88NewOpc" title='NewOpc' data-type='unsigned int' data-ref="88NewOpc">NewOpc</dfn> = <a class="local col8 ref" href="#78Opcode" title='Opcode' data-ref="78Opcode">Opcode</a>;</td></tr>
<tr><th id="556">556</th><td>    <b>if</b> (<a class="local col0 ref" href="#80AddrMode" title='AddrMode' data-ref="80AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT2_so" title='llvm::ARMII::AddrMode::AddrModeT2_so' data-ref="llvm::ARMII::AddrMode::AddrModeT2_so">AddrModeT2_so</a>) {</td></tr>
<tr><th id="557">557</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="89OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="89OffsetReg">OffsetReg</dfn> = <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="558">558</th><td>      <b>if</b> (<a class="local col9 ref" href="#89OffsetReg" title='OffsetReg' data-ref="89OffsetReg">OffsetReg</a> != <var>0</var>) {</td></tr>
<tr><th id="559">559</th><td>        <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col5 ref" href="#75FrameReg" title='FrameReg' data-ref="75FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="560">560</th><td>        <b>return</b> <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> == <var>0</var>;</td></tr>
<tr><th id="561">561</th><td>      }</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>      <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a>+<var>1</var>);</td></tr>
<tr><th id="564">564</th><td>      <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<var>0</var>);</td></tr>
<tr><th id="565">565</th><td>      <a class="local col8 ref" href="#88NewOpc" title='NewOpc' data-ref="88NewOpc">NewOpc</a> = <a class="tu ref" href="#_ZL21immediateOffsetOpcodej" title='immediateOffsetOpcode' data-use='c' data-ref="_ZL21immediateOffsetOpcodej">immediateOffsetOpcode</a>(<a class="local col8 ref" href="#78Opcode" title='Opcode' data-ref="78Opcode">Opcode</a>);</td></tr>
<tr><th id="566">566</th><td>      <a class="local col0 ref" href="#80AddrMode" title='AddrMode' data-ref="80AddrMode">AddrMode</a> = <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT2_i12" title='llvm::ARMII::AddrMode::AddrModeT2_i12' data-ref="llvm::ARMII::AddrMode::AddrModeT2_i12">AddrModeT2_i12</a>;</td></tr>
<tr><th id="567">567</th><td>    }</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="90NumBits" title='NumBits' data-type='unsigned int' data-ref="90NumBits">NumBits</dfn> = <var>0</var>;</td></tr>
<tr><th id="570">570</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="91Scale" title='Scale' data-type='unsigned int' data-ref="91Scale">Scale</dfn> = <var>1</var>;</td></tr>
<tr><th id="571">571</th><td>    <b>if</b> (<a class="local col0 ref" href="#80AddrMode" title='AddrMode' data-ref="80AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT2_i8" title='llvm::ARMII::AddrMode::AddrModeT2_i8' data-ref="llvm::ARMII::AddrMode::AddrModeT2_i8">AddrModeT2_i8</a> || <a class="local col0 ref" href="#80AddrMode" title='AddrMode' data-ref="80AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT2_i12" title='llvm::ARMII::AddrMode::AddrModeT2_i12' data-ref="llvm::ARMII::AddrMode::AddrModeT2_i12">AddrModeT2_i12</a>) {</td></tr>
<tr><th id="572">572</th><td>      <i>// i8 supports only negative, and i12 supports only positive, so</i></td></tr>
<tr><th id="573">573</th><td><i>      // based on Offset sign convert Opcode to the appropriate</i></td></tr>
<tr><th id="574">574</th><td><i>      // instruction</i></td></tr>
<tr><th id="575">575</th><td>      <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> += <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="576">576</th><td>      <b>if</b> (<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="577">577</th><td>        <a class="local col8 ref" href="#88NewOpc" title='NewOpc' data-ref="88NewOpc">NewOpc</a> = <a class="tu ref" href="#_ZL20negativeOffsetOpcodej" title='negativeOffsetOpcode' data-use='c' data-ref="_ZL20negativeOffsetOpcodej">negativeOffsetOpcode</a>(<a class="local col8 ref" href="#78Opcode" title='Opcode' data-ref="78Opcode">Opcode</a>);</td></tr>
<tr><th id="578">578</th><td>        <a class="local col0 ref" href="#90NumBits" title='NumBits' data-ref="90NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="579">579</th><td>        <a class="local col1 ref" href="#81isSub" title='isSub' data-ref="81isSub">isSub</a> = <b>true</b>;</td></tr>
<tr><th id="580">580</th><td>        <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> = -<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a>;</td></tr>
<tr><th id="581">581</th><td>      } <b>else</b> {</td></tr>
<tr><th id="582">582</th><td>        <a class="local col8 ref" href="#88NewOpc" title='NewOpc' data-ref="88NewOpc">NewOpc</a> = <a class="tu ref" href="#_ZL20positiveOffsetOpcodej" title='positiveOffsetOpcode' data-use='c' data-ref="_ZL20positiveOffsetOpcodej">positiveOffsetOpcode</a>(<a class="local col8 ref" href="#78Opcode" title='Opcode' data-ref="78Opcode">Opcode</a>);</td></tr>
<tr><th id="583">583</th><td>        <a class="local col0 ref" href="#90NumBits" title='NumBits' data-ref="90NumBits">NumBits</a> = <var>12</var>;</td></tr>
<tr><th id="584">584</th><td>      }</td></tr>
<tr><th id="585">585</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#80AddrMode" title='AddrMode' data-ref="80AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode5" title='llvm::ARMII::AddrMode::AddrMode5' data-ref="llvm::ARMII::AddrMode::AddrMode5">AddrMode5</a>) {</td></tr>
<tr><th id="586">586</th><td>      <i>// VFP address mode.</i></td></tr>
<tr><th id="587">587</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="92OffOp" title='OffOp' data-type='const llvm::MachineOperand &amp;' data-ref="92OffOp">OffOp</dfn> = <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a>+<var>1</var>);</td></tr>
<tr><th id="588">588</th><td>      <em>int</em> <dfn class="local col3 decl" id="93InstrOffs" title='InstrOffs' data-type='int' data-ref="93InstrOffs">InstrOffs</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM5OffsetEj" title='llvm::ARM_AM::getAM5Offset' data-ref="_ZN4llvm6ARM_AM12getAM5OffsetEj">getAM5Offset</a>(<a class="local col2 ref" href="#92OffOp" title='OffOp' data-ref="92OffOp">OffOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="589">589</th><td>      <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM8getAM5OpEj" title='llvm::ARM_AM::getAM5Op' data-ref="_ZN4llvm6ARM_AM8getAM5OpEj">getAM5Op</a>(<a class="local col2 ref" href="#92OffOp" title='OffOp' data-ref="92OffOp">OffOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>)</td></tr>
<tr><th id="590">590</th><td>        <a class="local col3 ref" href="#93InstrOffs" title='InstrOffs' data-ref="93InstrOffs">InstrOffs</a> *= -<var>1</var>;</td></tr>
<tr><th id="591">591</th><td>      <a class="local col0 ref" href="#90NumBits" title='NumBits' data-ref="90NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="592">592</th><td>      <a class="local col1 ref" href="#91Scale" title='Scale' data-ref="91Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="593">593</th><td>      <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> += <a class="local col3 ref" href="#93InstrOffs" title='InstrOffs' data-ref="93InstrOffs">InstrOffs</a> * <var>4</var>;</td></tr>
<tr><th id="594">594</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Offset &amp; (Scale-1)) == 0 &amp;&amp; &quot;Can&apos;t encode this offset!&quot;) ? void (0) : __assert_fail (&quot;(Offset &amp; (Scale-1)) == 0 &amp;&amp; \&quot;Can&apos;t encode this offset!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp&quot;, 594, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> &amp; (<a class="local col1 ref" href="#91Scale" title='Scale' data-ref="91Scale">Scale</a>-<var>1</var>)) == <var>0</var> &amp;&amp; <q>"Can't encode this offset!"</q>);</td></tr>
<tr><th id="595">595</th><td>      <b>if</b> (<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="596">596</th><td>        <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> = -<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a>;</td></tr>
<tr><th id="597">597</th><td>        <a class="local col1 ref" href="#81isSub" title='isSub' data-ref="81isSub">isSub</a> = <b>true</b>;</td></tr>
<tr><th id="598">598</th><td>      }</td></tr>
<tr><th id="599">599</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#80AddrMode" title='AddrMode' data-ref="80AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode5FP16" title='llvm::ARMII::AddrMode::AddrMode5FP16' data-ref="llvm::ARMII::AddrMode::AddrMode5FP16">AddrMode5FP16</a>) {</td></tr>
<tr><th id="600">600</th><td>      <i>// VFP address mode.</i></td></tr>
<tr><th id="601">601</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="94OffOp" title='OffOp' data-type='const llvm::MachineOperand &amp;' data-ref="94OffOp">OffOp</dfn> = <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a>+<var>1</var>);</td></tr>
<tr><th id="602">602</th><td>      <em>int</em> <dfn class="local col5 decl" id="95InstrOffs" title='InstrOffs' data-type='int' data-ref="95InstrOffs">InstrOffs</dfn> = <span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM16getAM5FP16OffsetEj" title='llvm::ARM_AM::getAM5FP16Offset' data-ref="_ZN4llvm6ARM_AM16getAM5FP16OffsetEj">getAM5FP16Offset</a>(<a class="local col4 ref" href="#94OffOp" title='OffOp' data-ref="94OffOp">OffOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="603">603</th><td>      <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM12getAM5FP16OpEj" title='llvm::ARM_AM::getAM5FP16Op' data-ref="_ZN4llvm6ARM_AM12getAM5FP16OpEj">getAM5FP16Op</a>(<a class="local col4 ref" href="#94OffOp" title='OffOp' data-ref="94OffOp">OffOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) == <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::AddrOpc::sub" title='llvm::ARM_AM::AddrOpc::sub' data-ref="llvm::ARM_AM::AddrOpc::sub">sub</a>)</td></tr>
<tr><th id="604">604</th><td>        <a class="local col5 ref" href="#95InstrOffs" title='InstrOffs' data-ref="95InstrOffs">InstrOffs</a> *= -<var>1</var>;</td></tr>
<tr><th id="605">605</th><td>      <a class="local col0 ref" href="#90NumBits" title='NumBits' data-ref="90NumBits">NumBits</a> = <var>8</var>;</td></tr>
<tr><th id="606">606</th><td>      <a class="local col1 ref" href="#91Scale" title='Scale' data-ref="91Scale">Scale</a> = <var>2</var>;</td></tr>
<tr><th id="607">607</th><td>      <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> += <a class="local col5 ref" href="#95InstrOffs" title='InstrOffs' data-ref="95InstrOffs">InstrOffs</a> * <var>2</var>;</td></tr>
<tr><th id="608">608</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Offset &amp; (Scale-1)) == 0 &amp;&amp; &quot;Can&apos;t encode this offset!&quot;) ? void (0) : __assert_fail (&quot;(Offset &amp; (Scale-1)) == 0 &amp;&amp; \&quot;Can&apos;t encode this offset!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp&quot;, 608, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> &amp; (<a class="local col1 ref" href="#91Scale" title='Scale' data-ref="91Scale">Scale</a>-<var>1</var>)) == <var>0</var> &amp;&amp; <q>"Can't encode this offset!"</q>);</td></tr>
<tr><th id="609">609</th><td>      <b>if</b> (<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="610">610</th><td>        <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> = -<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a>;</td></tr>
<tr><th id="611">611</th><td>        <a class="local col1 ref" href="#81isSub" title='isSub' data-ref="81isSub">isSub</a> = <b>true</b>;</td></tr>
<tr><th id="612">612</th><td>      }</td></tr>
<tr><th id="613">613</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#80AddrMode" title='AddrMode' data-ref="80AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT2_i7s4" title='llvm::ARMII::AddrMode::AddrModeT2_i7s4' data-ref="llvm::ARMII::AddrMode::AddrModeT2_i7s4">AddrModeT2_i7s4</a>) {</td></tr>
<tr><th id="614">614</th><td>      <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> += <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="615">615</th><td>      <a class="local col0 ref" href="#90NumBits" title='NumBits' data-ref="90NumBits">NumBits</a> = <var>9</var>; <i>// 7 bits scaled by 4</i></td></tr>
<tr><th id="616">616</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="96OffsetMask" title='OffsetMask' data-type='unsigned int' data-ref="96OffsetMask">OffsetMask</dfn> = <var>0x3</var>;</td></tr>
<tr><th id="617">617</th><td>      <i>// MCInst operand expects already scaled value.</i></td></tr>
<tr><th id="618">618</th><td>      <a class="local col1 ref" href="#91Scale" title='Scale' data-ref="91Scale">Scale</a> = <var>1</var>;</td></tr>
<tr><th id="619">619</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Offset &amp; OffsetMask) == 0 &amp;&amp; &quot;Can&apos;t encode this offset!&quot;) ? void (0) : __assert_fail (&quot;(Offset &amp; OffsetMask) == 0 &amp;&amp; \&quot;Can&apos;t encode this offset!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp&quot;, 619, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> &amp; <a class="local col6 ref" href="#96OffsetMask" title='OffsetMask' data-ref="96OffsetMask">OffsetMask</a>) == <var>0</var> &amp;&amp; <q>"Can't encode this offset!"</q>);</td></tr>
<tr><th id="620">620</th><td>      (<em>void</em>)<a class="local col6 ref" href="#96OffsetMask" title='OffsetMask' data-ref="96OffsetMask">OffsetMask</a>; <i>// squash unused-variable warning at -NDEBUG</i></td></tr>
<tr><th id="621">621</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#80AddrMode" title='AddrMode' data-ref="80AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT2_i8s4" title='llvm::ARMII::AddrMode::AddrModeT2_i8s4' data-ref="llvm::ARMII::AddrMode::AddrModeT2_i8s4">AddrModeT2_i8s4</a>) {</td></tr>
<tr><th id="622">622</th><td>      <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> += <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <var>4</var>;</td></tr>
<tr><th id="623">623</th><td>      <a class="local col0 ref" href="#90NumBits" title='NumBits' data-ref="90NumBits">NumBits</a> = <var>10</var>; <i>// 8 bits scaled by 4</i></td></tr>
<tr><th id="624">624</th><td>      <i>// MCInst operand expects already scaled value.</i></td></tr>
<tr><th id="625">625</th><td>      <a class="local col1 ref" href="#91Scale" title='Scale' data-ref="91Scale">Scale</a> = <var>1</var>;</td></tr>
<tr><th id="626">626</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Offset &amp; 3) == 0 &amp;&amp; &quot;Can&apos;t encode this offset!&quot;) ? void (0) : __assert_fail (&quot;(Offset &amp; 3) == 0 &amp;&amp; \&quot;Can&apos;t encode this offset!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp&quot;, 626, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> &amp; <var>3</var>) == <var>0</var> &amp;&amp; <q>"Can't encode this offset!"</q>);</td></tr>
<tr><th id="627">627</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#80AddrMode" title='AddrMode' data-ref="80AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrModeT2_ldrex" title='llvm::ARMII::AddrMode::AddrModeT2_ldrex' data-ref="llvm::ARMII::AddrMode::AddrModeT2_ldrex">AddrModeT2_ldrex</a>) {</td></tr>
<tr><th id="628">628</th><td>      <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> += <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <var>4</var>;</td></tr>
<tr><th id="629">629</th><td>      <a class="local col0 ref" href="#90NumBits" title='NumBits' data-ref="90NumBits">NumBits</a> = <var>8</var>; <i>// 8 bits scaled by 4</i></td></tr>
<tr><th id="630">630</th><td>      <a class="local col1 ref" href="#91Scale" title='Scale' data-ref="91Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="631">631</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Offset &amp; 3) == 0 &amp;&amp; &quot;Can&apos;t encode this offset!&quot;) ? void (0) : __assert_fail (&quot;(Offset &amp; 3) == 0 &amp;&amp; \&quot;Can&apos;t encode this offset!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp&quot;, 631, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> &amp; <var>3</var>) == <var>0</var> &amp;&amp; <q>"Can't encode this offset!"</q>);</td></tr>
<tr><th id="632">632</th><td>    } <b>else</b> {</td></tr>
<tr><th id="633">633</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported addressing mode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp&quot;, 633)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported addressing mode!"</q>);</td></tr>
<tr><th id="634">634</th><td>    }</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td>    <b>if</b> (NewOpc != Opcode)</td></tr>
<tr><th id="637">637</th><td>      MI.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(NewOpc));</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="97ImmOp" title='ImmOp' data-type='llvm::MachineOperand &amp;' data-ref="97ImmOp">ImmOp</dfn> = <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a>+<var>1</var>);</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>    <i>// Attempt to fold address computation</i></td></tr>
<tr><th id="642">642</th><td><i>    // Common case: small offset, fits into instruction.</i></td></tr>
<tr><th id="643">643</th><td>    <em>int</em> <dfn class="local col8 decl" id="98ImmedOffset" title='ImmedOffset' data-type='int' data-ref="98ImmedOffset">ImmedOffset</dfn> = <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> / <a class="local col1 ref" href="#91Scale" title='Scale' data-ref="91Scale">Scale</a>;</td></tr>
<tr><th id="644">644</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="99Mask" title='Mask' data-type='unsigned int' data-ref="99Mask">Mask</dfn> = (<var>1</var> &lt;&lt; <a class="local col0 ref" href="#90NumBits" title='NumBits' data-ref="90NumBits">NumBits</a>) - <var>1</var>;</td></tr>
<tr><th id="645">645</th><td>    <b>if</b> ((<em>unsigned</em>)<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> &lt;= <a class="local col9 ref" href="#99Mask" title='Mask' data-ref="99Mask">Mask</a> * <a class="local col1 ref" href="#91Scale" title='Scale' data-ref="91Scale">Scale</a>) {</td></tr>
<tr><th id="646">646</th><td>      <i>// Replace the FrameIndex with fp/sp</i></td></tr>
<tr><th id="647">647</th><td>      <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74FrameRegIdx" title='FrameRegIdx' data-ref="74FrameRegIdx">FrameRegIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col5 ref" href="#75FrameReg" title='FrameReg' data-ref="75FrameReg">FrameReg</a>, <b>false</b>);</td></tr>
<tr><th id="648">648</th><td>      <b>if</b> (<a class="local col1 ref" href="#81isSub" title='isSub' data-ref="81isSub">isSub</a>) {</td></tr>
<tr><th id="649">649</th><td>        <b>if</b> (<a class="local col0 ref" href="#80AddrMode" title='AddrMode' data-ref="80AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode5" title='llvm::ARMII::AddrMode::AddrMode5' data-ref="llvm::ARMII::AddrMode::AddrMode5">AddrMode5</a> || <a class="local col0 ref" href="#80AddrMode" title='AddrMode' data-ref="80AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode5FP16" title='llvm::ARMII::AddrMode::AddrMode5FP16' data-ref="llvm::ARMII::AddrMode::AddrMode5FP16">AddrMode5FP16</a>)</td></tr>
<tr><th id="650">650</th><td>          <i>// FIXME: Not consistent.</i></td></tr>
<tr><th id="651">651</th><td>          <a class="local col8 ref" href="#98ImmedOffset" title='ImmedOffset' data-ref="98ImmedOffset">ImmedOffset</a> |= <var>1</var> &lt;&lt; <a class="local col0 ref" href="#90NumBits" title='NumBits' data-ref="90NumBits">NumBits</a>;</td></tr>
<tr><th id="652">652</th><td>        <b>else</b></td></tr>
<tr><th id="653">653</th><td>          <a class="local col8 ref" href="#98ImmedOffset" title='ImmedOffset' data-ref="98ImmedOffset">ImmedOffset</a> = -<a class="local col8 ref" href="#98ImmedOffset" title='ImmedOffset' data-ref="98ImmedOffset">ImmedOffset</a>;</td></tr>
<tr><th id="654">654</th><td>      }</td></tr>
<tr><th id="655">655</th><td>      <a class="local col7 ref" href="#97ImmOp" title='ImmOp' data-ref="97ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col8 ref" href="#98ImmedOffset" title='ImmedOffset' data-ref="98ImmedOffset">ImmedOffset</a>);</td></tr>
<tr><th id="656">656</th><td>      <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> = <var>0</var>;</td></tr>
<tr><th id="657">657</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="658">658</th><td>    }</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>    <i>// Otherwise, offset doesn't fit. Pull in what we can to simplify</i></td></tr>
<tr><th id="661">661</th><td>    <a class="local col8 ref" href="#98ImmedOffset" title='ImmedOffset' data-ref="98ImmedOffset">ImmedOffset</a> = <a class="local col8 ref" href="#98ImmedOffset" title='ImmedOffset' data-ref="98ImmedOffset">ImmedOffset</a> &amp; <a class="local col9 ref" href="#99Mask" title='Mask' data-ref="99Mask">Mask</a>;</td></tr>
<tr><th id="662">662</th><td>    <b>if</b> (<a class="local col1 ref" href="#81isSub" title='isSub' data-ref="81isSub">isSub</a>) {</td></tr>
<tr><th id="663">663</th><td>      <b>if</b> (<a class="local col0 ref" href="#80AddrMode" title='AddrMode' data-ref="80AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode5" title='llvm::ARMII::AddrMode::AddrMode5' data-ref="llvm::ARMII::AddrMode::AddrMode5">AddrMode5</a> || <a class="local col0 ref" href="#80AddrMode" title='AddrMode' data-ref="80AddrMode">AddrMode</a> == <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::AddrMode::AddrMode5FP16" title='llvm::ARMII::AddrMode::AddrMode5FP16' data-ref="llvm::ARMII::AddrMode::AddrMode5FP16">AddrMode5FP16</a>)</td></tr>
<tr><th id="664">664</th><td>        <i>// FIXME: Not consistent.</i></td></tr>
<tr><th id="665">665</th><td>        <a class="local col8 ref" href="#98ImmedOffset" title='ImmedOffset' data-ref="98ImmedOffset">ImmedOffset</a> |= <var>1</var> &lt;&lt; <a class="local col0 ref" href="#90NumBits" title='NumBits' data-ref="90NumBits">NumBits</a>;</td></tr>
<tr><th id="666">666</th><td>      <b>else</b> {</td></tr>
<tr><th id="667">667</th><td>        <a class="local col8 ref" href="#98ImmedOffset" title='ImmedOffset' data-ref="98ImmedOffset">ImmedOffset</a> = -<a class="local col8 ref" href="#98ImmedOffset" title='ImmedOffset' data-ref="98ImmedOffset">ImmedOffset</a>;</td></tr>
<tr><th id="668">668</th><td>        <b>if</b> (ImmedOffset == <var>0</var>)</td></tr>
<tr><th id="669">669</th><td>          <i>// Change the opcode back if the encoded offset is zero.</i></td></tr>
<tr><th id="670">670</th><td>          MI.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::ARMBaseInstrInfo&apos;">get</span>(positiveOffsetOpcode(NewOpc)));</td></tr>
<tr><th id="671">671</th><td>      }</td></tr>
<tr><th id="672">672</th><td>    }</td></tr>
<tr><th id="673">673</th><td>    <a class="local col7 ref" href="#97ImmOp" title='ImmOp' data-ref="97ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col8 ref" href="#98ImmedOffset" title='ImmedOffset' data-ref="98ImmedOffset">ImmedOffset</a>);</td></tr>
<tr><th id="674">674</th><td>    <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> &amp;= ~(<a class="local col9 ref" href="#99Mask" title='Mask' data-ref="99Mask">Mask</a>*<a class="local col1 ref" href="#91Scale" title='Scale' data-ref="91Scale">Scale</a>);</td></tr>
<tr><th id="675">675</th><td>  }</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>  <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> = (<a class="local col1 ref" href="#81isSub" title='isSub' data-ref="81isSub">isSub</a>) ? -<a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> : <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a>;</td></tr>
<tr><th id="678">678</th><td>  <b>return</b> <a class="local col6 ref" href="#76Offset" title='Offset' data-ref="76Offset">Offset</a> == <var>0</var>;</td></tr>
<tr><th id="679">679</th><td>}</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td><span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm19getITInstrPredicateERKNS_12MachineInstrERj" title='llvm::getITInstrPredicate' data-ref="_ZN4llvm19getITInstrPredicateERKNS_12MachineInstrERj">getITInstrPredicate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="100MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="100MI">MI</dfn>,</td></tr>
<tr><th id="682">682</th><td>                                           <em>unsigned</em> &amp;<dfn class="local col1 decl" id="101PredReg" title='PredReg' data-type='unsigned int &amp;' data-ref="101PredReg">PredReg</dfn>) {</td></tr>
<tr><th id="683">683</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="102Opc" title='Opc' data-type='unsigned int' data-ref="102Opc">Opc</dfn> = <a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="684">684</th><td>  <b>if</b> (Opc == <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::tBcc || Opc == <span class='error' title="use of undeclared identifier &apos;ARM&apos;">ARM</span>::t2Bcc)</td></tr>
<tr><th id="685">685</th><td>    <b>return</b> <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>;</td></tr>
<tr><th id="686">686</th><td>  <b>return</b> <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj">getInstrPredicate</a>(<a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#101PredReg" title='PredReg' data-ref="101PredReg">PredReg</a></span>);</td></tr>
<tr><th id="687">687</th><td>}</td></tr>
<tr><th id="688">688</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
