Slack (VIOLATED) :        -5.723ns  (required time - arrival time)
  Source:                 BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/current_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BOXED/TiReXCORE/CONTROL_PATH/curr_character_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        9.722ns  (logic 1.854ns (19.070%)  route 7.868ns (80.930%))
  Logic Levels:           17  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 8.198 - 4.000 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1458, routed)        1.396     4.501    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/clk
    SLICE_X14Y64         FDCE                                         r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/current_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y64         FDCE (Prop_fdce_C_Q)         0.308     4.809 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/current_pointer_reg[2]/Q
                         net (fo=50, routed)          0.976     5.785    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/current_pointer_reg_n_0_[2]
    SLICE_X14Y60         LUT6 (Prop_lut6_I2_O)        0.053     5.838 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/ram_addr[0]_i_9/O
                         net (fo=6, routed)           0.576     6.414    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/ram_addr[0]_i_9_n_0
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.053     6.467 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/reload_bram[0]_INST_0_i_829/O
                         net (fo=126, routed)         0.489     6.956    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/buf_reg[6][0]_1
    SLICE_X13Y63         LUT3 (Prop_lut3_I1_O)        0.053     7.009 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/reload_bram[0]_INST_0_i_593/O
                         net (fo=112, routed)         1.122     8.131    BOXED/RAMDATA/reload_bram[0]_INST_0_i_152_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I2_O)        0.053     8.184 f  BOXED/RAMDATA/reload_bram[0]_INST_0_i_750/O
                         net (fo=1, routed)           0.000     8.184    BOXED/RAMDATA/reload_bram[0]_INST_0_i_750_n_0
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I1_O)      0.129     8.313 f  BOXED/RAMDATA/reload_bram[0]_INST_0_i_415/O
                         net (fo=3, routed)           0.899     9.212    BOXED/RAMDATA/reload_bram[0]_INST_0_i_415_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I0_O)        0.153     9.365 r  BOXED/RAMDATA/reload_bram[0]_INST_0_i_194/O
                         net (fo=1, routed)           0.443     9.808    BOXED/TiReXCORE/CONTROL_PATH/reload_bram[0]_INST_0_i_20_2
    SLICE_X6Y64          LUT4 (Prop_lut4_I3_O)        0.053     9.861 f  BOXED/TiReXCORE/CONTROL_PATH/reload_bram[0]_INST_0_i_70/O
                         net (fo=1, routed)           0.837    10.699    BOXED/TiReXCORE/CONTROL_PATH/reload_bram[0]_INST_0_i_70_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I2_O)        0.053    10.752 r  BOXED/TiReXCORE/CONTROL_PATH/reload_bram[0]_INST_0_i_20/O
                         net (fo=1, routed)           0.725    11.477    BOXED/TiReXCORE/CONTROL_PATH/reload_bram[0]_INST_0_i_20_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.053    11.530 f  BOXED/TiReXCORE/CONTROL_PATH/reload_bram[0]_INST_0_i_4/O
                         net (fo=6, routed)           0.452    11.983    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/enable_comparators_i_reg[2]
    SLICE_X6Y64          LUT5 (Prop_lut5_I2_O)        0.053    12.036 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/reload_bram[0]_INST_0_i_1/O
                         net (fo=64, routed)          0.527    12.563    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/reload_bram[0]_INST_0_i_1_n_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I4_O)        0.053    12.616 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i[3]_i_10_comp/O
                         net (fo=1, routed)           0.000    12.616    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i[3]_i_10_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.940 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.940    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i_reg[3]_i_8_n_0
    SLICE_X9Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.998 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.998    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i_reg[7]_i_5_n_0
    SLICE_X9Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.056 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.056    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i_reg[11]_i_5_n_0
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    13.195 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i_reg[13]_i_18/O[0]
                         net (fo=2, routed)           0.355    13.550    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER_n_120
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.155    13.705 r  BOXED/TiReXCORE/CONTROL_PATH/curr_character_reg[12]_i_3/O
                         net (fo=1, routed)           0.465    14.170    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_reg_reg[12]_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I3_O)        0.053    14.223 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    14.223    BOXED/TiReXCORE/CONTROL_PATH/curr_character_reg[12]
    SLICE_X8Y72          FDCE                                         r  BOXED/TiReXCORE/CONTROL_PATH/curr_character_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    P23                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     4.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     6.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1458, routed)        1.276     8.198    BOXED/TiReXCORE/CONTROL_PATH/clk
    SLICE_X8Y72          FDCE                                         r  BOXED/TiReXCORE/CONTROL_PATH/curr_character_reg_reg[12]/C
                         clock pessimism              0.265     8.463    
                         clock uncertainty           -0.035     8.428    
    SLICE_X8Y72          FDCE (Setup_fdce_C_D)        0.073     8.501    BOXED/TiReXCORE/CONTROL_PATH/curr_character_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.501    
                         arrival time                         -14.223    
  -------------------------------------------------------------------
                         slack                                 -5.723    




