$date
	Sat Dec 11 02:34:40 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FFD_enable_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ en $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
1"
x!
$end
#1
0"
#2
1"
#3
0"
0$
#4
0!
1"
#5
0"
#6
1"
1$
#7
0"
#8
1"
#9
0"
0$
1#
#10
0!
1"
0#
#11
0"
1#
#12
1!
1"
1$
#13
0"
0#
#14
1"
1#
#15
0"
0$
#16
1"
#17
0"
#18
1"
1$
#19
0"
#20
1"
#21
0"
0$
#22
1"
#23
0"
#24
1"
1$
#25
0"
#26
1"
0#
#27
0"
1#
0$
#28
1"
#29
0"
0#
#30
1"
1#
1$
#31
0"
0#
#32
1"
1#
#33
0"
0#
0$
#34
0!
1"
#35
0"
#36
1"
1$
#37
0"
#38
1"
#39
0"
0$
#40
1!
1"
1#
#41
0"
#42
1"
1$
#43
0"
#44
1"
#45
0"
0$
#46
1"
#47
0"
#48
1"
1$
