// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.3
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dataflow_out_channel_1 (
        m_axi_weights_AWVALID,
        m_axi_weights_AWREADY,
        m_axi_weights_AWADDR,
        m_axi_weights_AWID,
        m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT,
        m_axi_weights_AWQOS,
        m_axi_weights_AWREGION,
        m_axi_weights_AWUSER,
        m_axi_weights_WVALID,
        m_axi_weights_WREADY,
        m_axi_weights_WDATA,
        m_axi_weights_WSTRB,
        m_axi_weights_WLAST,
        m_axi_weights_WID,
        m_axi_weights_WUSER,
        m_axi_weights_ARVALID,
        m_axi_weights_ARREADY,
        m_axi_weights_ARADDR,
        m_axi_weights_ARID,
        m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT,
        m_axi_weights_ARQOS,
        m_axi_weights_ARREGION,
        m_axi_weights_ARUSER,
        m_axi_weights_RVALID,
        m_axi_weights_RREADY,
        m_axi_weights_RDATA,
        m_axi_weights_RLAST,
        m_axi_weights_RID,
        m_axi_weights_RUSER,
        m_axi_weights_RRESP,
        m_axi_weights_BVALID,
        m_axi_weights_BREADY,
        m_axi_weights_BRESP,
        m_axi_weights_BID,
        m_axi_weights_BUSER,
        weights_offset,
        image_offset,
        curr_layer_in_w,
        curr_layer_in_h,
        curr_layer_out_w,
        curr_layer_out_h,
        curr_layer_in_ch,
        curr_layer_out_ch,
        curr_layer_ker_w,
        curr_layer_ker_h,
        curr_layer_str_w,
        curr_layer_str_h,
        out_offset,
        to_r,
        row,
        col,
        partial_outputfm_0_V_address0,
        partial_outputfm_0_V_ce0,
        partial_outputfm_0_V_d0,
        partial_outputfm_0_V_q0,
        partial_outputfm_0_V_we0,
        partial_outputfm_0_V_address1,
        partial_outputfm_0_V_ce1,
        partial_outputfm_0_V_d1,
        partial_outputfm_0_V_q1,
        partial_outputfm_0_V_we1,
        partial_outputfm_1_V_address0,
        partial_outputfm_1_V_ce0,
        partial_outputfm_1_V_d0,
        partial_outputfm_1_V_q0,
        partial_outputfm_1_V_we0,
        partial_outputfm_1_V_address1,
        partial_outputfm_1_V_ce1,
        partial_outputfm_1_V_d1,
        partial_outputfm_1_V_q1,
        partial_outputfm_1_V_we1,
        partial_outputfm_2_V_address0,
        partial_outputfm_2_V_ce0,
        partial_outputfm_2_V_d0,
        partial_outputfm_2_V_q0,
        partial_outputfm_2_V_we0,
        partial_outputfm_2_V_address1,
        partial_outputfm_2_V_ce1,
        partial_outputfm_2_V_d1,
        partial_outputfm_2_V_q1,
        partial_outputfm_2_V_we1,
        partial_outputfm_3_V_address0,
        partial_outputfm_3_V_ce0,
        partial_outputfm_3_V_d0,
        partial_outputfm_3_V_q0,
        partial_outputfm_3_V_we0,
        partial_outputfm_3_V_address1,
        partial_outputfm_3_V_ce1,
        partial_outputfm_3_V_d1,
        partial_outputfm_3_V_q1,
        partial_outputfm_3_V_we1,
        partial_outputfm_4_V_address0,
        partial_outputfm_4_V_ce0,
        partial_outputfm_4_V_d0,
        partial_outputfm_4_V_q0,
        partial_outputfm_4_V_we0,
        partial_outputfm_4_V_address1,
        partial_outputfm_4_V_ce1,
        partial_outputfm_4_V_d1,
        partial_outputfm_4_V_q1,
        partial_outputfm_4_V_we1,
        partial_outputfm_5_V_address0,
        partial_outputfm_5_V_ce0,
        partial_outputfm_5_V_d0,
        partial_outputfm_5_V_q0,
        partial_outputfm_5_V_we0,
        partial_outputfm_5_V_address1,
        partial_outputfm_5_V_ce1,
        partial_outputfm_5_V_d1,
        partial_outputfm_5_V_q1,
        partial_outputfm_5_V_we1,
        partial_outputfm_6_V_address0,
        partial_outputfm_6_V_ce0,
        partial_outputfm_6_V_d0,
        partial_outputfm_6_V_q0,
        partial_outputfm_6_V_we0,
        partial_outputfm_6_V_address1,
        partial_outputfm_6_V_ce1,
        partial_outputfm_6_V_d1,
        partial_outputfm_6_V_q1,
        partial_outputfm_6_V_we1,
        partial_outputfm_7_V_address0,
        partial_outputfm_7_V_ce0,
        partial_outputfm_7_V_d0,
        partial_outputfm_7_V_q0,
        partial_outputfm_7_V_we0,
        partial_outputfm_7_V_address1,
        partial_outputfm_7_V_ce1,
        partial_outputfm_7_V_d1,
        partial_outputfm_7_V_q1,
        partial_outputfm_7_V_we1,
        partial_outputfm_8_V_address0,
        partial_outputfm_8_V_ce0,
        partial_outputfm_8_V_d0,
        partial_outputfm_8_V_q0,
        partial_outputfm_8_V_we0,
        partial_outputfm_8_V_address1,
        partial_outputfm_8_V_ce1,
        partial_outputfm_8_V_d1,
        partial_outputfm_8_V_q1,
        partial_outputfm_8_V_we1,
        partial_outputfm_9_V_address0,
        partial_outputfm_9_V_ce0,
        partial_outputfm_9_V_d0,
        partial_outputfm_9_V_q0,
        partial_outputfm_9_V_we0,
        partial_outputfm_9_V_address1,
        partial_outputfm_9_V_ce1,
        partial_outputfm_9_V_d1,
        partial_outputfm_9_V_q1,
        partial_outputfm_9_V_we1,
        partial_outputfm_10_V_address0,
        partial_outputfm_10_V_ce0,
        partial_outputfm_10_V_d0,
        partial_outputfm_10_V_q0,
        partial_outputfm_10_V_we0,
        partial_outputfm_10_V_address1,
        partial_outputfm_10_V_ce1,
        partial_outputfm_10_V_d1,
        partial_outputfm_10_V_q1,
        partial_outputfm_10_V_we1,
        partial_outputfm_11_V_address0,
        partial_outputfm_11_V_ce0,
        partial_outputfm_11_V_d0,
        partial_outputfm_11_V_q0,
        partial_outputfm_11_V_we0,
        partial_outputfm_11_V_address1,
        partial_outputfm_11_V_ce1,
        partial_outputfm_11_V_d1,
        partial_outputfm_11_V_q1,
        partial_outputfm_11_V_we1,
        partial_outputfm_12_V_address0,
        partial_outputfm_12_V_ce0,
        partial_outputfm_12_V_d0,
        partial_outputfm_12_V_q0,
        partial_outputfm_12_V_we0,
        partial_outputfm_12_V_address1,
        partial_outputfm_12_V_ce1,
        partial_outputfm_12_V_d1,
        partial_outputfm_12_V_q1,
        partial_outputfm_12_V_we1,
        partial_outputfm_13_V_address0,
        partial_outputfm_13_V_ce0,
        partial_outputfm_13_V_d0,
        partial_outputfm_13_V_q0,
        partial_outputfm_13_V_we0,
        partial_outputfm_13_V_address1,
        partial_outputfm_13_V_ce1,
        partial_outputfm_13_V_d1,
        partial_outputfm_13_V_q1,
        partial_outputfm_13_V_we1,
        partial_outputfm_14_V_address0,
        partial_outputfm_14_V_ce0,
        partial_outputfm_14_V_d0,
        partial_outputfm_14_V_q0,
        partial_outputfm_14_V_we0,
        partial_outputfm_14_V_address1,
        partial_outputfm_14_V_ce1,
        partial_outputfm_14_V_d1,
        partial_outputfm_14_V_q1,
        partial_outputfm_14_V_we1,
        partial_outputfm_15_V_address0,
        partial_outputfm_15_V_ce0,
        partial_outputfm_15_V_d0,
        partial_outputfm_15_V_q0,
        partial_outputfm_15_V_we0,
        partial_outputfm_15_V_address1,
        partial_outputfm_15_V_ce1,
        partial_outputfm_15_V_d1,
        partial_outputfm_15_V_q1,
        partial_outputfm_15_V_we1,
        partial_outputfm_16_V_address0,
        partial_outputfm_16_V_ce0,
        partial_outputfm_16_V_d0,
        partial_outputfm_16_V_q0,
        partial_outputfm_16_V_we0,
        partial_outputfm_16_V_address1,
        partial_outputfm_16_V_ce1,
        partial_outputfm_16_V_d1,
        partial_outputfm_16_V_q1,
        partial_outputfm_16_V_we1,
        partial_outputfm_17_V_address0,
        partial_outputfm_17_V_ce0,
        partial_outputfm_17_V_d0,
        partial_outputfm_17_V_q0,
        partial_outputfm_17_V_we0,
        partial_outputfm_17_V_address1,
        partial_outputfm_17_V_ce1,
        partial_outputfm_17_V_d1,
        partial_outputfm_17_V_q1,
        partial_outputfm_17_V_we1,
        partial_outputfm_18_V_address0,
        partial_outputfm_18_V_ce0,
        partial_outputfm_18_V_d0,
        partial_outputfm_18_V_q0,
        partial_outputfm_18_V_we0,
        partial_outputfm_18_V_address1,
        partial_outputfm_18_V_ce1,
        partial_outputfm_18_V_d1,
        partial_outputfm_18_V_q1,
        partial_outputfm_18_V_we1,
        partial_outputfm_19_V_address0,
        partial_outputfm_19_V_ce0,
        partial_outputfm_19_V_d0,
        partial_outputfm_19_V_q0,
        partial_outputfm_19_V_we0,
        partial_outputfm_19_V_address1,
        partial_outputfm_19_V_ce1,
        partial_outputfm_19_V_d1,
        partial_outputfm_19_V_q1,
        partial_outputfm_19_V_we1,
        partial_outputfm_20_V_address0,
        partial_outputfm_20_V_ce0,
        partial_outputfm_20_V_d0,
        partial_outputfm_20_V_q0,
        partial_outputfm_20_V_we0,
        partial_outputfm_20_V_address1,
        partial_outputfm_20_V_ce1,
        partial_outputfm_20_V_d1,
        partial_outputfm_20_V_q1,
        partial_outputfm_20_V_we1,
        partial_outputfm_21_V_address0,
        partial_outputfm_21_V_ce0,
        partial_outputfm_21_V_d0,
        partial_outputfm_21_V_q0,
        partial_outputfm_21_V_we0,
        partial_outputfm_21_V_address1,
        partial_outputfm_21_V_ce1,
        partial_outputfm_21_V_d1,
        partial_outputfm_21_V_q1,
        partial_outputfm_21_V_we1,
        partial_outputfm_22_V_address0,
        partial_outputfm_22_V_ce0,
        partial_outputfm_22_V_d0,
        partial_outputfm_22_V_q0,
        partial_outputfm_22_V_we0,
        partial_outputfm_22_V_address1,
        partial_outputfm_22_V_ce1,
        partial_outputfm_22_V_d1,
        partial_outputfm_22_V_q1,
        partial_outputfm_22_V_we1,
        partial_outputfm_23_V_address0,
        partial_outputfm_23_V_ce0,
        partial_outputfm_23_V_d0,
        partial_outputfm_23_V_q0,
        partial_outputfm_23_V_we0,
        partial_outputfm_23_V_address1,
        partial_outputfm_23_V_ce1,
        partial_outputfm_23_V_d1,
        partial_outputfm_23_V_q1,
        partial_outputfm_23_V_we1,
        partial_outputfm_24_V_address0,
        partial_outputfm_24_V_ce0,
        partial_outputfm_24_V_d0,
        partial_outputfm_24_V_q0,
        partial_outputfm_24_V_we0,
        partial_outputfm_24_V_address1,
        partial_outputfm_24_V_ce1,
        partial_outputfm_24_V_d1,
        partial_outputfm_24_V_q1,
        partial_outputfm_24_V_we1,
        partial_outputfm_25_V_address0,
        partial_outputfm_25_V_ce0,
        partial_outputfm_25_V_d0,
        partial_outputfm_25_V_q0,
        partial_outputfm_25_V_we0,
        partial_outputfm_25_V_address1,
        partial_outputfm_25_V_ce1,
        partial_outputfm_25_V_d1,
        partial_outputfm_25_V_q1,
        partial_outputfm_25_V_we1,
        partial_outputfm_26_V_address0,
        partial_outputfm_26_V_ce0,
        partial_outputfm_26_V_d0,
        partial_outputfm_26_V_q0,
        partial_outputfm_26_V_we0,
        partial_outputfm_26_V_address1,
        partial_outputfm_26_V_ce1,
        partial_outputfm_26_V_d1,
        partial_outputfm_26_V_q1,
        partial_outputfm_26_V_we1,
        partial_outputfm_27_V_address0,
        partial_outputfm_27_V_ce0,
        partial_outputfm_27_V_d0,
        partial_outputfm_27_V_q0,
        partial_outputfm_27_V_we0,
        partial_outputfm_27_V_address1,
        partial_outputfm_27_V_ce1,
        partial_outputfm_27_V_d1,
        partial_outputfm_27_V_q1,
        partial_outputfm_27_V_we1,
        biasbuf_V_address0,
        biasbuf_V_ce0,
        biasbuf_V_d0,
        biasbuf_V_q0,
        biasbuf_V_we0,
        biasbuf_V_address1,
        biasbuf_V_ce1,
        biasbuf_V_d1,
        biasbuf_V_q1,
        biasbuf_V_we1,
        ap_clk,
        ap_rst,
        curr_layer_in_ch_ap_vld,
        weights_offset_ap_vld,
        image_offset_ap_vld,
        curr_layer_in_w_ap_vld,
        curr_layer_in_h_ap_vld,
        curr_layer_out_w_ap_vld,
        curr_layer_out_h_ap_vld,
        curr_layer_out_ch_ap_vld,
        curr_layer_ker_w_ap_vld,
        curr_layer_ker_h_ap_vld,
        curr_layer_str_w_ap_vld,
        curr_layer_str_h_ap_vld,
        to_r_ap_vld,
        row_ap_vld,
        col_ap_vld,
        out_offset_ap_vld,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_weights_AWVALID;
input   m_axi_weights_AWREADY;
output  [31:0] m_axi_weights_AWADDR;
output  [0:0] m_axi_weights_AWID;
output  [31:0] m_axi_weights_AWLEN;
output  [2:0] m_axi_weights_AWSIZE;
output  [1:0] m_axi_weights_AWBURST;
output  [1:0] m_axi_weights_AWLOCK;
output  [3:0] m_axi_weights_AWCACHE;
output  [2:0] m_axi_weights_AWPROT;
output  [3:0] m_axi_weights_AWQOS;
output  [3:0] m_axi_weights_AWREGION;
output  [0:0] m_axi_weights_AWUSER;
output   m_axi_weights_WVALID;
input   m_axi_weights_WREADY;
output  [31:0] m_axi_weights_WDATA;
output  [3:0] m_axi_weights_WSTRB;
output   m_axi_weights_WLAST;
output  [0:0] m_axi_weights_WID;
output  [0:0] m_axi_weights_WUSER;
output   m_axi_weights_ARVALID;
input   m_axi_weights_ARREADY;
output  [31:0] m_axi_weights_ARADDR;
output  [0:0] m_axi_weights_ARID;
output  [31:0] m_axi_weights_ARLEN;
output  [2:0] m_axi_weights_ARSIZE;
output  [1:0] m_axi_weights_ARBURST;
output  [1:0] m_axi_weights_ARLOCK;
output  [3:0] m_axi_weights_ARCACHE;
output  [2:0] m_axi_weights_ARPROT;
output  [3:0] m_axi_weights_ARQOS;
output  [3:0] m_axi_weights_ARREGION;
output  [0:0] m_axi_weights_ARUSER;
input   m_axi_weights_RVALID;
output   m_axi_weights_RREADY;
input  [31:0] m_axi_weights_RDATA;
input   m_axi_weights_RLAST;
input  [0:0] m_axi_weights_RID;
input  [0:0] m_axi_weights_RUSER;
input  [1:0] m_axi_weights_RRESP;
input   m_axi_weights_BVALID;
output   m_axi_weights_BREADY;
input  [1:0] m_axi_weights_BRESP;
input  [0:0] m_axi_weights_BID;
input  [0:0] m_axi_weights_BUSER;
input  [29:0] weights_offset;
input  [29:0] image_offset;
input  [15:0] curr_layer_in_w;
input  [15:0] curr_layer_in_h;
input  [15:0] curr_layer_out_w;
input  [15:0] curr_layer_out_h;
input  [15:0] curr_layer_in_ch;
input  [15:0] curr_layer_out_ch;
input  [15:0] curr_layer_ker_w;
input  [15:0] curr_layer_ker_h;
input  [15:0] curr_layer_str_w;
input  [15:0] curr_layer_str_h;
input  [29:0] out_offset;
input  [31:0] to_r;
input  [31:0] row;
input  [31:0] col;
output  [9:0] partial_outputfm_0_V_address0;
output   partial_outputfm_0_V_ce0;
output  [47:0] partial_outputfm_0_V_d0;
input  [47:0] partial_outputfm_0_V_q0;
output   partial_outputfm_0_V_we0;
output  [9:0] partial_outputfm_0_V_address1;
output   partial_outputfm_0_V_ce1;
output  [47:0] partial_outputfm_0_V_d1;
input  [47:0] partial_outputfm_0_V_q1;
output   partial_outputfm_0_V_we1;
output  [9:0] partial_outputfm_1_V_address0;
output   partial_outputfm_1_V_ce0;
output  [47:0] partial_outputfm_1_V_d0;
input  [47:0] partial_outputfm_1_V_q0;
output   partial_outputfm_1_V_we0;
output  [9:0] partial_outputfm_1_V_address1;
output   partial_outputfm_1_V_ce1;
output  [47:0] partial_outputfm_1_V_d1;
input  [47:0] partial_outputfm_1_V_q1;
output   partial_outputfm_1_V_we1;
output  [9:0] partial_outputfm_2_V_address0;
output   partial_outputfm_2_V_ce0;
output  [47:0] partial_outputfm_2_V_d0;
input  [47:0] partial_outputfm_2_V_q0;
output   partial_outputfm_2_V_we0;
output  [9:0] partial_outputfm_2_V_address1;
output   partial_outputfm_2_V_ce1;
output  [47:0] partial_outputfm_2_V_d1;
input  [47:0] partial_outputfm_2_V_q1;
output   partial_outputfm_2_V_we1;
output  [9:0] partial_outputfm_3_V_address0;
output   partial_outputfm_3_V_ce0;
output  [47:0] partial_outputfm_3_V_d0;
input  [47:0] partial_outputfm_3_V_q0;
output   partial_outputfm_3_V_we0;
output  [9:0] partial_outputfm_3_V_address1;
output   partial_outputfm_3_V_ce1;
output  [47:0] partial_outputfm_3_V_d1;
input  [47:0] partial_outputfm_3_V_q1;
output   partial_outputfm_3_V_we1;
output  [9:0] partial_outputfm_4_V_address0;
output   partial_outputfm_4_V_ce0;
output  [47:0] partial_outputfm_4_V_d0;
input  [47:0] partial_outputfm_4_V_q0;
output   partial_outputfm_4_V_we0;
output  [9:0] partial_outputfm_4_V_address1;
output   partial_outputfm_4_V_ce1;
output  [47:0] partial_outputfm_4_V_d1;
input  [47:0] partial_outputfm_4_V_q1;
output   partial_outputfm_4_V_we1;
output  [9:0] partial_outputfm_5_V_address0;
output   partial_outputfm_5_V_ce0;
output  [47:0] partial_outputfm_5_V_d0;
input  [47:0] partial_outputfm_5_V_q0;
output   partial_outputfm_5_V_we0;
output  [9:0] partial_outputfm_5_V_address1;
output   partial_outputfm_5_V_ce1;
output  [47:0] partial_outputfm_5_V_d1;
input  [47:0] partial_outputfm_5_V_q1;
output   partial_outputfm_5_V_we1;
output  [9:0] partial_outputfm_6_V_address0;
output   partial_outputfm_6_V_ce0;
output  [47:0] partial_outputfm_6_V_d0;
input  [47:0] partial_outputfm_6_V_q0;
output   partial_outputfm_6_V_we0;
output  [9:0] partial_outputfm_6_V_address1;
output   partial_outputfm_6_V_ce1;
output  [47:0] partial_outputfm_6_V_d1;
input  [47:0] partial_outputfm_6_V_q1;
output   partial_outputfm_6_V_we1;
output  [9:0] partial_outputfm_7_V_address0;
output   partial_outputfm_7_V_ce0;
output  [47:0] partial_outputfm_7_V_d0;
input  [47:0] partial_outputfm_7_V_q0;
output   partial_outputfm_7_V_we0;
output  [9:0] partial_outputfm_7_V_address1;
output   partial_outputfm_7_V_ce1;
output  [47:0] partial_outputfm_7_V_d1;
input  [47:0] partial_outputfm_7_V_q1;
output   partial_outputfm_7_V_we1;
output  [9:0] partial_outputfm_8_V_address0;
output   partial_outputfm_8_V_ce0;
output  [47:0] partial_outputfm_8_V_d0;
input  [47:0] partial_outputfm_8_V_q0;
output   partial_outputfm_8_V_we0;
output  [9:0] partial_outputfm_8_V_address1;
output   partial_outputfm_8_V_ce1;
output  [47:0] partial_outputfm_8_V_d1;
input  [47:0] partial_outputfm_8_V_q1;
output   partial_outputfm_8_V_we1;
output  [9:0] partial_outputfm_9_V_address0;
output   partial_outputfm_9_V_ce0;
output  [47:0] partial_outputfm_9_V_d0;
input  [47:0] partial_outputfm_9_V_q0;
output   partial_outputfm_9_V_we0;
output  [9:0] partial_outputfm_9_V_address1;
output   partial_outputfm_9_V_ce1;
output  [47:0] partial_outputfm_9_V_d1;
input  [47:0] partial_outputfm_9_V_q1;
output   partial_outputfm_9_V_we1;
output  [9:0] partial_outputfm_10_V_address0;
output   partial_outputfm_10_V_ce0;
output  [47:0] partial_outputfm_10_V_d0;
input  [47:0] partial_outputfm_10_V_q0;
output   partial_outputfm_10_V_we0;
output  [9:0] partial_outputfm_10_V_address1;
output   partial_outputfm_10_V_ce1;
output  [47:0] partial_outputfm_10_V_d1;
input  [47:0] partial_outputfm_10_V_q1;
output   partial_outputfm_10_V_we1;
output  [9:0] partial_outputfm_11_V_address0;
output   partial_outputfm_11_V_ce0;
output  [47:0] partial_outputfm_11_V_d0;
input  [47:0] partial_outputfm_11_V_q0;
output   partial_outputfm_11_V_we0;
output  [9:0] partial_outputfm_11_V_address1;
output   partial_outputfm_11_V_ce1;
output  [47:0] partial_outputfm_11_V_d1;
input  [47:0] partial_outputfm_11_V_q1;
output   partial_outputfm_11_V_we1;
output  [9:0] partial_outputfm_12_V_address0;
output   partial_outputfm_12_V_ce0;
output  [47:0] partial_outputfm_12_V_d0;
input  [47:0] partial_outputfm_12_V_q0;
output   partial_outputfm_12_V_we0;
output  [9:0] partial_outputfm_12_V_address1;
output   partial_outputfm_12_V_ce1;
output  [47:0] partial_outputfm_12_V_d1;
input  [47:0] partial_outputfm_12_V_q1;
output   partial_outputfm_12_V_we1;
output  [9:0] partial_outputfm_13_V_address0;
output   partial_outputfm_13_V_ce0;
output  [47:0] partial_outputfm_13_V_d0;
input  [47:0] partial_outputfm_13_V_q0;
output   partial_outputfm_13_V_we0;
output  [9:0] partial_outputfm_13_V_address1;
output   partial_outputfm_13_V_ce1;
output  [47:0] partial_outputfm_13_V_d1;
input  [47:0] partial_outputfm_13_V_q1;
output   partial_outputfm_13_V_we1;
output  [9:0] partial_outputfm_14_V_address0;
output   partial_outputfm_14_V_ce0;
output  [47:0] partial_outputfm_14_V_d0;
input  [47:0] partial_outputfm_14_V_q0;
output   partial_outputfm_14_V_we0;
output  [9:0] partial_outputfm_14_V_address1;
output   partial_outputfm_14_V_ce1;
output  [47:0] partial_outputfm_14_V_d1;
input  [47:0] partial_outputfm_14_V_q1;
output   partial_outputfm_14_V_we1;
output  [9:0] partial_outputfm_15_V_address0;
output   partial_outputfm_15_V_ce0;
output  [47:0] partial_outputfm_15_V_d0;
input  [47:0] partial_outputfm_15_V_q0;
output   partial_outputfm_15_V_we0;
output  [9:0] partial_outputfm_15_V_address1;
output   partial_outputfm_15_V_ce1;
output  [47:0] partial_outputfm_15_V_d1;
input  [47:0] partial_outputfm_15_V_q1;
output   partial_outputfm_15_V_we1;
output  [9:0] partial_outputfm_16_V_address0;
output   partial_outputfm_16_V_ce0;
output  [47:0] partial_outputfm_16_V_d0;
input  [47:0] partial_outputfm_16_V_q0;
output   partial_outputfm_16_V_we0;
output  [9:0] partial_outputfm_16_V_address1;
output   partial_outputfm_16_V_ce1;
output  [47:0] partial_outputfm_16_V_d1;
input  [47:0] partial_outputfm_16_V_q1;
output   partial_outputfm_16_V_we1;
output  [9:0] partial_outputfm_17_V_address0;
output   partial_outputfm_17_V_ce0;
output  [47:0] partial_outputfm_17_V_d0;
input  [47:0] partial_outputfm_17_V_q0;
output   partial_outputfm_17_V_we0;
output  [9:0] partial_outputfm_17_V_address1;
output   partial_outputfm_17_V_ce1;
output  [47:0] partial_outputfm_17_V_d1;
input  [47:0] partial_outputfm_17_V_q1;
output   partial_outputfm_17_V_we1;
output  [9:0] partial_outputfm_18_V_address0;
output   partial_outputfm_18_V_ce0;
output  [47:0] partial_outputfm_18_V_d0;
input  [47:0] partial_outputfm_18_V_q0;
output   partial_outputfm_18_V_we0;
output  [9:0] partial_outputfm_18_V_address1;
output   partial_outputfm_18_V_ce1;
output  [47:0] partial_outputfm_18_V_d1;
input  [47:0] partial_outputfm_18_V_q1;
output   partial_outputfm_18_V_we1;
output  [9:0] partial_outputfm_19_V_address0;
output   partial_outputfm_19_V_ce0;
output  [47:0] partial_outputfm_19_V_d0;
input  [47:0] partial_outputfm_19_V_q0;
output   partial_outputfm_19_V_we0;
output  [9:0] partial_outputfm_19_V_address1;
output   partial_outputfm_19_V_ce1;
output  [47:0] partial_outputfm_19_V_d1;
input  [47:0] partial_outputfm_19_V_q1;
output   partial_outputfm_19_V_we1;
output  [9:0] partial_outputfm_20_V_address0;
output   partial_outputfm_20_V_ce0;
output  [47:0] partial_outputfm_20_V_d0;
input  [47:0] partial_outputfm_20_V_q0;
output   partial_outputfm_20_V_we0;
output  [9:0] partial_outputfm_20_V_address1;
output   partial_outputfm_20_V_ce1;
output  [47:0] partial_outputfm_20_V_d1;
input  [47:0] partial_outputfm_20_V_q1;
output   partial_outputfm_20_V_we1;
output  [9:0] partial_outputfm_21_V_address0;
output   partial_outputfm_21_V_ce0;
output  [47:0] partial_outputfm_21_V_d0;
input  [47:0] partial_outputfm_21_V_q0;
output   partial_outputfm_21_V_we0;
output  [9:0] partial_outputfm_21_V_address1;
output   partial_outputfm_21_V_ce1;
output  [47:0] partial_outputfm_21_V_d1;
input  [47:0] partial_outputfm_21_V_q1;
output   partial_outputfm_21_V_we1;
output  [9:0] partial_outputfm_22_V_address0;
output   partial_outputfm_22_V_ce0;
output  [47:0] partial_outputfm_22_V_d0;
input  [47:0] partial_outputfm_22_V_q0;
output   partial_outputfm_22_V_we0;
output  [9:0] partial_outputfm_22_V_address1;
output   partial_outputfm_22_V_ce1;
output  [47:0] partial_outputfm_22_V_d1;
input  [47:0] partial_outputfm_22_V_q1;
output   partial_outputfm_22_V_we1;
output  [9:0] partial_outputfm_23_V_address0;
output   partial_outputfm_23_V_ce0;
output  [47:0] partial_outputfm_23_V_d0;
input  [47:0] partial_outputfm_23_V_q0;
output   partial_outputfm_23_V_we0;
output  [9:0] partial_outputfm_23_V_address1;
output   partial_outputfm_23_V_ce1;
output  [47:0] partial_outputfm_23_V_d1;
input  [47:0] partial_outputfm_23_V_q1;
output   partial_outputfm_23_V_we1;
output  [9:0] partial_outputfm_24_V_address0;
output   partial_outputfm_24_V_ce0;
output  [47:0] partial_outputfm_24_V_d0;
input  [47:0] partial_outputfm_24_V_q0;
output   partial_outputfm_24_V_we0;
output  [9:0] partial_outputfm_24_V_address1;
output   partial_outputfm_24_V_ce1;
output  [47:0] partial_outputfm_24_V_d1;
input  [47:0] partial_outputfm_24_V_q1;
output   partial_outputfm_24_V_we1;
output  [9:0] partial_outputfm_25_V_address0;
output   partial_outputfm_25_V_ce0;
output  [47:0] partial_outputfm_25_V_d0;
input  [47:0] partial_outputfm_25_V_q0;
output   partial_outputfm_25_V_we0;
output  [9:0] partial_outputfm_25_V_address1;
output   partial_outputfm_25_V_ce1;
output  [47:0] partial_outputfm_25_V_d1;
input  [47:0] partial_outputfm_25_V_q1;
output   partial_outputfm_25_V_we1;
output  [9:0] partial_outputfm_26_V_address0;
output   partial_outputfm_26_V_ce0;
output  [47:0] partial_outputfm_26_V_d0;
input  [47:0] partial_outputfm_26_V_q0;
output   partial_outputfm_26_V_we0;
output  [9:0] partial_outputfm_26_V_address1;
output   partial_outputfm_26_V_ce1;
output  [47:0] partial_outputfm_26_V_d1;
input  [47:0] partial_outputfm_26_V_q1;
output   partial_outputfm_26_V_we1;
output  [9:0] partial_outputfm_27_V_address0;
output   partial_outputfm_27_V_ce0;
output  [47:0] partial_outputfm_27_V_d0;
input  [47:0] partial_outputfm_27_V_q0;
output   partial_outputfm_27_V_we0;
output  [9:0] partial_outputfm_27_V_address1;
output   partial_outputfm_27_V_ce1;
output  [47:0] partial_outputfm_27_V_d1;
input  [47:0] partial_outputfm_27_V_q1;
output   partial_outputfm_27_V_we1;
output  [6:0] biasbuf_V_address0;
output   biasbuf_V_ce0;
output  [47:0] biasbuf_V_d0;
input  [47:0] biasbuf_V_q0;
output   biasbuf_V_we0;
output  [6:0] biasbuf_V_address1;
output   biasbuf_V_ce1;
output  [47:0] biasbuf_V_d1;
input  [47:0] biasbuf_V_q1;
output   biasbuf_V_we1;
input   ap_clk;
input   ap_rst;
input   curr_layer_in_ch_ap_vld;
input   weights_offset_ap_vld;
input   image_offset_ap_vld;
input   curr_layer_in_w_ap_vld;
input   curr_layer_in_h_ap_vld;
input   curr_layer_out_w_ap_vld;
input   curr_layer_out_h_ap_vld;
input   curr_layer_out_ch_ap_vld;
input   curr_layer_ker_w_ap_vld;
input   curr_layer_ker_h_ap_vld;
input   curr_layer_str_w_ap_vld;
input   curr_layer_str_h_ap_vld;
input   to_r_ap_vld;
input   row_ap_vld;
input   col_ap_vld;
input   out_offset_ap_vld;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    dataflow_out_channel_U0_ap_start;
wire    dataflow_out_channel_U0_ap_done;
wire    dataflow_out_channel_U0_ap_continue;
wire    dataflow_out_channel_U0_ap_idle;
wire    dataflow_out_channel_U0_ap_ready;
wire    dataflow_out_channel_U0_m_axi_weights_AWVALID;
wire   [31:0] dataflow_out_channel_U0_m_axi_weights_AWADDR;
wire   [0:0] dataflow_out_channel_U0_m_axi_weights_AWID;
wire   [31:0] dataflow_out_channel_U0_m_axi_weights_AWLEN;
wire   [2:0] dataflow_out_channel_U0_m_axi_weights_AWSIZE;
wire   [1:0] dataflow_out_channel_U0_m_axi_weights_AWBURST;
wire   [1:0] dataflow_out_channel_U0_m_axi_weights_AWLOCK;
wire   [3:0] dataflow_out_channel_U0_m_axi_weights_AWCACHE;
wire   [2:0] dataflow_out_channel_U0_m_axi_weights_AWPROT;
wire   [3:0] dataflow_out_channel_U0_m_axi_weights_AWQOS;
wire   [3:0] dataflow_out_channel_U0_m_axi_weights_AWREGION;
wire   [0:0] dataflow_out_channel_U0_m_axi_weights_AWUSER;
wire    dataflow_out_channel_U0_m_axi_weights_WVALID;
wire   [31:0] dataflow_out_channel_U0_m_axi_weights_WDATA;
wire   [3:0] dataflow_out_channel_U0_m_axi_weights_WSTRB;
wire    dataflow_out_channel_U0_m_axi_weights_WLAST;
wire   [0:0] dataflow_out_channel_U0_m_axi_weights_WID;
wire   [0:0] dataflow_out_channel_U0_m_axi_weights_WUSER;
wire    dataflow_out_channel_U0_m_axi_weights_ARVALID;
wire   [31:0] dataflow_out_channel_U0_m_axi_weights_ARADDR;
wire   [0:0] dataflow_out_channel_U0_m_axi_weights_ARID;
wire   [31:0] dataflow_out_channel_U0_m_axi_weights_ARLEN;
wire   [2:0] dataflow_out_channel_U0_m_axi_weights_ARSIZE;
wire   [1:0] dataflow_out_channel_U0_m_axi_weights_ARBURST;
wire   [1:0] dataflow_out_channel_U0_m_axi_weights_ARLOCK;
wire   [3:0] dataflow_out_channel_U0_m_axi_weights_ARCACHE;
wire   [2:0] dataflow_out_channel_U0_m_axi_weights_ARPROT;
wire   [3:0] dataflow_out_channel_U0_m_axi_weights_ARQOS;
wire   [3:0] dataflow_out_channel_U0_m_axi_weights_ARREGION;
wire   [0:0] dataflow_out_channel_U0_m_axi_weights_ARUSER;
wire    dataflow_out_channel_U0_m_axi_weights_RREADY;
wire    dataflow_out_channel_U0_m_axi_weights_BREADY;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_0_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_0_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_0_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_0_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_0_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_0_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_1_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_1_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_1_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_1_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_1_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_1_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_2_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_2_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_2_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_2_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_2_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_2_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_3_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_3_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_3_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_3_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_3_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_3_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_4_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_4_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_4_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_4_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_4_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_4_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_5_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_5_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_5_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_5_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_5_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_5_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_6_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_6_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_6_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_6_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_6_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_6_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_7_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_7_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_7_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_7_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_7_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_7_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_8_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_8_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_8_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_8_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_8_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_8_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_9_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_9_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_9_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_9_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_9_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_9_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_10_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_10_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_10_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_10_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_10_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_10_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_11_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_11_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_11_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_11_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_11_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_11_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_12_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_12_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_12_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_12_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_12_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_12_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_13_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_13_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_13_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_13_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_13_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_13_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_14_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_14_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_14_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_14_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_14_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_14_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_15_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_15_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_15_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_15_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_15_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_15_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_16_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_16_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_16_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_16_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_16_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_16_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_17_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_17_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_17_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_17_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_17_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_17_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_18_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_18_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_18_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_18_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_18_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_18_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_19_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_19_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_19_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_19_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_19_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_19_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_20_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_20_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_20_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_20_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_20_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_20_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_21_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_21_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_21_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_21_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_21_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_21_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_22_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_22_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_22_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_22_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_22_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_22_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_23_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_23_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_23_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_23_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_23_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_23_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_24_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_24_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_24_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_24_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_24_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_24_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_25_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_25_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_25_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_25_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_25_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_25_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_26_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_26_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_26_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_26_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_26_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_26_V_d1;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_27_V_address0;
wire    dataflow_out_channel_U0_partial_outputfm_27_V_ce0;
wire   [9:0] dataflow_out_channel_U0_partial_outputfm_27_V_address1;
wire    dataflow_out_channel_U0_partial_outputfm_27_V_ce1;
wire    dataflow_out_channel_U0_partial_outputfm_27_V_we1;
wire   [47:0] dataflow_out_channel_U0_partial_outputfm_27_V_d1;
wire   [15:0] dataflow_out_channel_U0_curr_layer_out_w_c_din;
wire    dataflow_out_channel_U0_curr_layer_out_w_c_write;
wire   [15:0] dataflow_out_channel_U0_curr_layer_out_h_c_din;
wire    dataflow_out_channel_U0_curr_layer_out_h_c_write;
wire   [15:0] dataflow_out_channel_U0_curr_layer_out_ch_c_din;
wire    dataflow_out_channel_U0_curr_layer_out_ch_c_write;
wire   [31:0] dataflow_out_channel_U0_to_c_din;
wire    dataflow_out_channel_U0_to_c_write;
wire   [31:0] dataflow_out_channel_U0_row_c_din;
wire    dataflow_out_channel_U0_row_c_write;
wire   [31:0] dataflow_out_channel_U0_col_c_din;
wire    dataflow_out_channel_U0_col_c_write;
wire   [29:0] dataflow_out_channel_U0_out_offset_out_din;
wire    dataflow_out_channel_U0_out_offset_out_write;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_0_address0;
wire    dataflow_out_channel_U0_outputfm_V_0_ce0;
wire    dataflow_out_channel_U0_outputfm_V_0_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_0_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_1_address0;
wire    dataflow_out_channel_U0_outputfm_V_1_ce0;
wire    dataflow_out_channel_U0_outputfm_V_1_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_1_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_2_address0;
wire    dataflow_out_channel_U0_outputfm_V_2_ce0;
wire    dataflow_out_channel_U0_outputfm_V_2_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_2_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_3_address0;
wire    dataflow_out_channel_U0_outputfm_V_3_ce0;
wire    dataflow_out_channel_U0_outputfm_V_3_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_3_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_4_address0;
wire    dataflow_out_channel_U0_outputfm_V_4_ce0;
wire    dataflow_out_channel_U0_outputfm_V_4_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_4_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_5_address0;
wire    dataflow_out_channel_U0_outputfm_V_5_ce0;
wire    dataflow_out_channel_U0_outputfm_V_5_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_5_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_6_address0;
wire    dataflow_out_channel_U0_outputfm_V_6_ce0;
wire    dataflow_out_channel_U0_outputfm_V_6_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_6_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_7_address0;
wire    dataflow_out_channel_U0_outputfm_V_7_ce0;
wire    dataflow_out_channel_U0_outputfm_V_7_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_7_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_8_address0;
wire    dataflow_out_channel_U0_outputfm_V_8_ce0;
wire    dataflow_out_channel_U0_outputfm_V_8_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_8_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_9_address0;
wire    dataflow_out_channel_U0_outputfm_V_9_ce0;
wire    dataflow_out_channel_U0_outputfm_V_9_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_9_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_10_address0;
wire    dataflow_out_channel_U0_outputfm_V_10_ce0;
wire    dataflow_out_channel_U0_outputfm_V_10_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_10_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_11_address0;
wire    dataflow_out_channel_U0_outputfm_V_11_ce0;
wire    dataflow_out_channel_U0_outputfm_V_11_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_11_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_12_address0;
wire    dataflow_out_channel_U0_outputfm_V_12_ce0;
wire    dataflow_out_channel_U0_outputfm_V_12_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_12_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_13_address0;
wire    dataflow_out_channel_U0_outputfm_V_13_ce0;
wire    dataflow_out_channel_U0_outputfm_V_13_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_13_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_14_address0;
wire    dataflow_out_channel_U0_outputfm_V_14_ce0;
wire    dataflow_out_channel_U0_outputfm_V_14_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_14_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_15_address0;
wire    dataflow_out_channel_U0_outputfm_V_15_ce0;
wire    dataflow_out_channel_U0_outputfm_V_15_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_15_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_16_address0;
wire    dataflow_out_channel_U0_outputfm_V_16_ce0;
wire    dataflow_out_channel_U0_outputfm_V_16_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_16_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_17_address0;
wire    dataflow_out_channel_U0_outputfm_V_17_ce0;
wire    dataflow_out_channel_U0_outputfm_V_17_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_17_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_18_address0;
wire    dataflow_out_channel_U0_outputfm_V_18_ce0;
wire    dataflow_out_channel_U0_outputfm_V_18_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_18_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_19_address0;
wire    dataflow_out_channel_U0_outputfm_V_19_ce0;
wire    dataflow_out_channel_U0_outputfm_V_19_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_19_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_20_address0;
wire    dataflow_out_channel_U0_outputfm_V_20_ce0;
wire    dataflow_out_channel_U0_outputfm_V_20_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_20_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_21_address0;
wire    dataflow_out_channel_U0_outputfm_V_21_ce0;
wire    dataflow_out_channel_U0_outputfm_V_21_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_21_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_22_address0;
wire    dataflow_out_channel_U0_outputfm_V_22_ce0;
wire    dataflow_out_channel_U0_outputfm_V_22_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_22_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_23_address0;
wire    dataflow_out_channel_U0_outputfm_V_23_ce0;
wire    dataflow_out_channel_U0_outputfm_V_23_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_23_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_24_address0;
wire    dataflow_out_channel_U0_outputfm_V_24_ce0;
wire    dataflow_out_channel_U0_outputfm_V_24_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_24_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_25_address0;
wire    dataflow_out_channel_U0_outputfm_V_25_ce0;
wire    dataflow_out_channel_U0_outputfm_V_25_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_25_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_26_address0;
wire    dataflow_out_channel_U0_outputfm_V_26_ce0;
wire    dataflow_out_channel_U0_outputfm_V_26_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_26_d0;
wire   [9:0] dataflow_out_channel_U0_outputfm_V_27_address0;
wire    dataflow_out_channel_U0_outputfm_V_27_ce0;
wire    dataflow_out_channel_U0_outputfm_V_27_we0;
wire   [47:0] dataflow_out_channel_U0_outputfm_V_27_d0;
wire    ap_channel_done_outputfm_V_27;
wire    dataflow_out_channel_U0_outputfm_V_27_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_27;
wire    ap_sync_channel_write_outputfm_V_27;
wire    ap_channel_done_outputfm_V_26;
wire    dataflow_out_channel_U0_outputfm_V_26_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_26;
wire    ap_sync_channel_write_outputfm_V_26;
wire    ap_channel_done_outputfm_V_25;
wire    dataflow_out_channel_U0_outputfm_V_25_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_25;
wire    ap_sync_channel_write_outputfm_V_25;
wire    ap_channel_done_outputfm_V_24;
wire    dataflow_out_channel_U0_outputfm_V_24_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_24;
wire    ap_sync_channel_write_outputfm_V_24;
wire    ap_channel_done_outputfm_V_23;
wire    dataflow_out_channel_U0_outputfm_V_23_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_23;
wire    ap_sync_channel_write_outputfm_V_23;
wire    ap_channel_done_outputfm_V_22;
wire    dataflow_out_channel_U0_outputfm_V_22_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_22;
wire    ap_sync_channel_write_outputfm_V_22;
wire    ap_channel_done_outputfm_V_21;
wire    dataflow_out_channel_U0_outputfm_V_21_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_21;
wire    ap_sync_channel_write_outputfm_V_21;
wire    ap_channel_done_outputfm_V_20;
wire    dataflow_out_channel_U0_outputfm_V_20_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_20;
wire    ap_sync_channel_write_outputfm_V_20;
wire    ap_channel_done_outputfm_V_19;
wire    dataflow_out_channel_U0_outputfm_V_19_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_19;
wire    ap_sync_channel_write_outputfm_V_19;
wire    ap_channel_done_outputfm_V_18;
wire    dataflow_out_channel_U0_outputfm_V_18_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_18;
wire    ap_sync_channel_write_outputfm_V_18;
wire    ap_channel_done_outputfm_V_17;
wire    dataflow_out_channel_U0_outputfm_V_17_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_17;
wire    ap_sync_channel_write_outputfm_V_17;
wire    ap_channel_done_outputfm_V_16;
wire    dataflow_out_channel_U0_outputfm_V_16_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_16;
wire    ap_sync_channel_write_outputfm_V_16;
wire    ap_channel_done_outputfm_V_15;
wire    dataflow_out_channel_U0_outputfm_V_15_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_15;
wire    ap_sync_channel_write_outputfm_V_15;
wire    ap_channel_done_outputfm_V_14;
wire    dataflow_out_channel_U0_outputfm_V_14_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_14;
wire    ap_sync_channel_write_outputfm_V_14;
wire    ap_channel_done_outputfm_V_13;
wire    dataflow_out_channel_U0_outputfm_V_13_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_13;
wire    ap_sync_channel_write_outputfm_V_13;
wire    ap_channel_done_outputfm_V_12;
wire    dataflow_out_channel_U0_outputfm_V_12_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_12;
wire    ap_sync_channel_write_outputfm_V_12;
wire    ap_channel_done_outputfm_V_11;
wire    dataflow_out_channel_U0_outputfm_V_11_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_11;
wire    ap_sync_channel_write_outputfm_V_11;
wire    ap_channel_done_outputfm_V_10;
wire    dataflow_out_channel_U0_outputfm_V_10_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_10;
wire    ap_sync_channel_write_outputfm_V_10;
wire    ap_channel_done_outputfm_V_9;
wire    dataflow_out_channel_U0_outputfm_V_9_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_9;
wire    ap_sync_channel_write_outputfm_V_9;
wire    ap_channel_done_outputfm_V_8;
wire    dataflow_out_channel_U0_outputfm_V_8_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_8;
wire    ap_sync_channel_write_outputfm_V_8;
wire    ap_channel_done_outputfm_V_7;
wire    dataflow_out_channel_U0_outputfm_V_7_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_7;
wire    ap_sync_channel_write_outputfm_V_7;
wire    ap_channel_done_outputfm_V_6;
wire    dataflow_out_channel_U0_outputfm_V_6_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_6;
wire    ap_sync_channel_write_outputfm_V_6;
wire    ap_channel_done_outputfm_V_5;
wire    dataflow_out_channel_U0_outputfm_V_5_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_5;
wire    ap_sync_channel_write_outputfm_V_5;
wire    ap_channel_done_outputfm_V_4;
wire    dataflow_out_channel_U0_outputfm_V_4_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_4;
wire    ap_sync_channel_write_outputfm_V_4;
wire    ap_channel_done_outputfm_V_3;
wire    dataflow_out_channel_U0_outputfm_V_3_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_3;
wire    ap_sync_channel_write_outputfm_V_3;
wire    ap_channel_done_outputfm_V_2;
wire    dataflow_out_channel_U0_outputfm_V_2_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_2;
wire    ap_sync_channel_write_outputfm_V_2;
wire    ap_channel_done_outputfm_V_1;
wire    dataflow_out_channel_U0_outputfm_V_1_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_1;
wire    ap_sync_channel_write_outputfm_V_1;
wire    ap_channel_done_outputfm_V_0;
wire    dataflow_out_channel_U0_outputfm_V_0_full_n;
reg    ap_sync_reg_channel_write_outputfm_V_0;
wire    ap_sync_channel_write_outputfm_V_0;
wire    write_output_U0_ap_start;
wire    write_output_U0_ap_done;
wire    write_output_U0_ap_continue;
wire    write_output_U0_ap_idle;
wire    write_output_U0_ap_ready;
wire    write_output_U0_curr_layer_out_w_c_read;
wire    write_output_U0_curr_layer_out_h_c_read;
wire    write_output_U0_curr_layer_out_ch_c_read;
wire    write_output_U0_m_axi_out_r_AWVALID;
wire   [31:0] write_output_U0_m_axi_out_r_AWADDR;
wire   [0:0] write_output_U0_m_axi_out_r_AWID;
wire   [31:0] write_output_U0_m_axi_out_r_AWLEN;
wire   [2:0] write_output_U0_m_axi_out_r_AWSIZE;
wire   [1:0] write_output_U0_m_axi_out_r_AWBURST;
wire   [1:0] write_output_U0_m_axi_out_r_AWLOCK;
wire   [3:0] write_output_U0_m_axi_out_r_AWCACHE;
wire   [2:0] write_output_U0_m_axi_out_r_AWPROT;
wire   [3:0] write_output_U0_m_axi_out_r_AWQOS;
wire   [3:0] write_output_U0_m_axi_out_r_AWREGION;
wire   [0:0] write_output_U0_m_axi_out_r_AWUSER;
wire    write_output_U0_m_axi_out_r_WVALID;
wire   [31:0] write_output_U0_m_axi_out_r_WDATA;
wire   [3:0] write_output_U0_m_axi_out_r_WSTRB;
wire    write_output_U0_m_axi_out_r_WLAST;
wire   [0:0] write_output_U0_m_axi_out_r_WID;
wire   [0:0] write_output_U0_m_axi_out_r_WUSER;
wire    write_output_U0_m_axi_out_r_ARVALID;
wire   [31:0] write_output_U0_m_axi_out_r_ARADDR;
wire   [0:0] write_output_U0_m_axi_out_r_ARID;
wire   [31:0] write_output_U0_m_axi_out_r_ARLEN;
wire   [2:0] write_output_U0_m_axi_out_r_ARSIZE;
wire   [1:0] write_output_U0_m_axi_out_r_ARBURST;
wire   [1:0] write_output_U0_m_axi_out_r_ARLOCK;
wire   [3:0] write_output_U0_m_axi_out_r_ARCACHE;
wire   [2:0] write_output_U0_m_axi_out_r_ARPROT;
wire   [3:0] write_output_U0_m_axi_out_r_ARQOS;
wire   [3:0] write_output_U0_m_axi_out_r_ARREGION;
wire   [0:0] write_output_U0_m_axi_out_r_ARUSER;
wire    write_output_U0_m_axi_out_r_RREADY;
wire    write_output_U0_m_axi_out_r_BREADY;
wire    write_output_U0_out_offset_read;
wire    write_output_U0_to_c_read;
wire    write_output_U0_row_c_read;
wire    write_output_U0_col_c_read;
wire   [6:0] write_output_U0_biasbuf_V_address0;
wire    write_output_U0_biasbuf_V_ce0;
wire   [9:0] write_output_U0_outputfm_V_0_address0;
wire    write_output_U0_outputfm_V_0_ce0;
wire   [9:0] write_output_U0_outputfm_V_1_address0;
wire    write_output_U0_outputfm_V_1_ce0;
wire   [9:0] write_output_U0_outputfm_V_10_address0;
wire    write_output_U0_outputfm_V_10_ce0;
wire   [9:0] write_output_U0_outputfm_V_11_address0;
wire    write_output_U0_outputfm_V_11_ce0;
wire   [9:0] write_output_U0_outputfm_V_12_address0;
wire    write_output_U0_outputfm_V_12_ce0;
wire   [9:0] write_output_U0_outputfm_V_13_address0;
wire    write_output_U0_outputfm_V_13_ce0;
wire   [9:0] write_output_U0_outputfm_V_14_address0;
wire    write_output_U0_outputfm_V_14_ce0;
wire   [9:0] write_output_U0_outputfm_V_15_address0;
wire    write_output_U0_outputfm_V_15_ce0;
wire   [9:0] write_output_U0_outputfm_V_16_address0;
wire    write_output_U0_outputfm_V_16_ce0;
wire   [9:0] write_output_U0_outputfm_V_17_address0;
wire    write_output_U0_outputfm_V_17_ce0;
wire   [9:0] write_output_U0_outputfm_V_18_address0;
wire    write_output_U0_outputfm_V_18_ce0;
wire   [9:0] write_output_U0_outputfm_V_19_address0;
wire    write_output_U0_outputfm_V_19_ce0;
wire   [9:0] write_output_U0_outputfm_V_2_address0;
wire    write_output_U0_outputfm_V_2_ce0;
wire   [9:0] write_output_U0_outputfm_V_20_address0;
wire    write_output_U0_outputfm_V_20_ce0;
wire   [9:0] write_output_U0_outputfm_V_21_address0;
wire    write_output_U0_outputfm_V_21_ce0;
wire   [9:0] write_output_U0_outputfm_V_22_address0;
wire    write_output_U0_outputfm_V_22_ce0;
wire   [9:0] write_output_U0_outputfm_V_23_address0;
wire    write_output_U0_outputfm_V_23_ce0;
wire   [9:0] write_output_U0_outputfm_V_24_address0;
wire    write_output_U0_outputfm_V_24_ce0;
wire   [9:0] write_output_U0_outputfm_V_25_address0;
wire    write_output_U0_outputfm_V_25_ce0;
wire   [9:0] write_output_U0_outputfm_V_26_address0;
wire    write_output_U0_outputfm_V_26_ce0;
wire   [9:0] write_output_U0_outputfm_V_27_address0;
wire    write_output_U0_outputfm_V_27_ce0;
wire   [9:0] write_output_U0_outputfm_V_3_address0;
wire    write_output_U0_outputfm_V_3_ce0;
wire   [9:0] write_output_U0_outputfm_V_4_address0;
wire    write_output_U0_outputfm_V_4_ce0;
wire   [9:0] write_output_U0_outputfm_V_5_address0;
wire    write_output_U0_outputfm_V_5_ce0;
wire   [9:0] write_output_U0_outputfm_V_6_address0;
wire    write_output_U0_outputfm_V_6_ce0;
wire   [9:0] write_output_U0_outputfm_V_7_address0;
wire    write_output_U0_outputfm_V_7_ce0;
wire   [9:0] write_output_U0_outputfm_V_8_address0;
wire    write_output_U0_outputfm_V_8_ce0;
wire   [9:0] write_output_U0_outputfm_V_9_address0;
wire    write_output_U0_outputfm_V_9_ce0;
wire    ap_sync_continue;
wire   [47:0] outputfm_V_0_i_q0;
wire   [47:0] outputfm_V_0_t_q0;
wire    outputfm_V_0_i_full_n;
wire    outputfm_V_0_t_empty_n;
wire   [47:0] outputfm_V_1_i_q0;
wire   [47:0] outputfm_V_1_t_q0;
wire    outputfm_V_1_i_full_n;
wire    outputfm_V_1_t_empty_n;
wire   [47:0] outputfm_V_2_i_q0;
wire   [47:0] outputfm_V_2_t_q0;
wire    outputfm_V_2_i_full_n;
wire    outputfm_V_2_t_empty_n;
wire   [47:0] outputfm_V_3_i_q0;
wire   [47:0] outputfm_V_3_t_q0;
wire    outputfm_V_3_i_full_n;
wire    outputfm_V_3_t_empty_n;
wire   [47:0] outputfm_V_4_i_q0;
wire   [47:0] outputfm_V_4_t_q0;
wire    outputfm_V_4_i_full_n;
wire    outputfm_V_4_t_empty_n;
wire   [47:0] outputfm_V_5_i_q0;
wire   [47:0] outputfm_V_5_t_q0;
wire    outputfm_V_5_i_full_n;
wire    outputfm_V_5_t_empty_n;
wire   [47:0] outputfm_V_6_i_q0;
wire   [47:0] outputfm_V_6_t_q0;
wire    outputfm_V_6_i_full_n;
wire    outputfm_V_6_t_empty_n;
wire   [47:0] outputfm_V_7_i_q0;
wire   [47:0] outputfm_V_7_t_q0;
wire    outputfm_V_7_i_full_n;
wire    outputfm_V_7_t_empty_n;
wire   [47:0] outputfm_V_8_i_q0;
wire   [47:0] outputfm_V_8_t_q0;
wire    outputfm_V_8_i_full_n;
wire    outputfm_V_8_t_empty_n;
wire   [47:0] outputfm_V_9_i_q0;
wire   [47:0] outputfm_V_9_t_q0;
wire    outputfm_V_9_i_full_n;
wire    outputfm_V_9_t_empty_n;
wire   [47:0] outputfm_V_10_i_q0;
wire   [47:0] outputfm_V_10_t_q0;
wire    outputfm_V_10_i_full_n;
wire    outputfm_V_10_t_empty_n;
wire   [47:0] outputfm_V_11_i_q0;
wire   [47:0] outputfm_V_11_t_q0;
wire    outputfm_V_11_i_full_n;
wire    outputfm_V_11_t_empty_n;
wire   [47:0] outputfm_V_12_i_q0;
wire   [47:0] outputfm_V_12_t_q0;
wire    outputfm_V_12_i_full_n;
wire    outputfm_V_12_t_empty_n;
wire   [47:0] outputfm_V_13_i_q0;
wire   [47:0] outputfm_V_13_t_q0;
wire    outputfm_V_13_i_full_n;
wire    outputfm_V_13_t_empty_n;
wire   [47:0] outputfm_V_14_i_q0;
wire   [47:0] outputfm_V_14_t_q0;
wire    outputfm_V_14_i_full_n;
wire    outputfm_V_14_t_empty_n;
wire   [47:0] outputfm_V_15_i_q0;
wire   [47:0] outputfm_V_15_t_q0;
wire    outputfm_V_15_i_full_n;
wire    outputfm_V_15_t_empty_n;
wire   [47:0] outputfm_V_16_i_q0;
wire   [47:0] outputfm_V_16_t_q0;
wire    outputfm_V_16_i_full_n;
wire    outputfm_V_16_t_empty_n;
wire   [47:0] outputfm_V_17_i_q0;
wire   [47:0] outputfm_V_17_t_q0;
wire    outputfm_V_17_i_full_n;
wire    outputfm_V_17_t_empty_n;
wire   [47:0] outputfm_V_18_i_q0;
wire   [47:0] outputfm_V_18_t_q0;
wire    outputfm_V_18_i_full_n;
wire    outputfm_V_18_t_empty_n;
wire   [47:0] outputfm_V_19_i_q0;
wire   [47:0] outputfm_V_19_t_q0;
wire    outputfm_V_19_i_full_n;
wire    outputfm_V_19_t_empty_n;
wire   [47:0] outputfm_V_20_i_q0;
wire   [47:0] outputfm_V_20_t_q0;
wire    outputfm_V_20_i_full_n;
wire    outputfm_V_20_t_empty_n;
wire   [47:0] outputfm_V_21_i_q0;
wire   [47:0] outputfm_V_21_t_q0;
wire    outputfm_V_21_i_full_n;
wire    outputfm_V_21_t_empty_n;
wire   [47:0] outputfm_V_22_i_q0;
wire   [47:0] outputfm_V_22_t_q0;
wire    outputfm_V_22_i_full_n;
wire    outputfm_V_22_t_empty_n;
wire   [47:0] outputfm_V_23_i_q0;
wire   [47:0] outputfm_V_23_t_q0;
wire    outputfm_V_23_i_full_n;
wire    outputfm_V_23_t_empty_n;
wire   [47:0] outputfm_V_24_i_q0;
wire   [47:0] outputfm_V_24_t_q0;
wire    outputfm_V_24_i_full_n;
wire    outputfm_V_24_t_empty_n;
wire   [47:0] outputfm_V_25_i_q0;
wire   [47:0] outputfm_V_25_t_q0;
wire    outputfm_V_25_i_full_n;
wire    outputfm_V_25_t_empty_n;
wire   [47:0] outputfm_V_26_i_q0;
wire   [47:0] outputfm_V_26_t_q0;
wire    outputfm_V_26_i_full_n;
wire    outputfm_V_26_t_empty_n;
wire   [47:0] outputfm_V_27_i_q0;
wire   [47:0] outputfm_V_27_t_q0;
wire    outputfm_V_27_i_full_n;
wire    outputfm_V_27_t_empty_n;
wire    curr_layer_out_w_c_full_n;
wire   [15:0] curr_layer_out_w_c_dout;
wire    curr_layer_out_w_c_empty_n;
wire    curr_layer_out_h_c_full_n;
wire   [15:0] curr_layer_out_h_c_dout;
wire    curr_layer_out_h_c_empty_n;
wire    curr_layer_out_ch_c_full_n;
wire   [15:0] curr_layer_out_ch_c_dout;
wire    curr_layer_out_ch_c_empty_n;
wire    to_c_full_n;
wire   [31:0] to_c_dout;
wire    to_c_empty_n;
wire    row_c_full_n;
wire   [31:0] row_c_dout;
wire    row_c_empty_n;
wire    col_c_full_n;
wire   [31:0] col_c_dout;
wire    col_c_empty_n;
wire    out_offset_c_full_n;
wire   [29:0] out_offset_c_dout;
wire    out_offset_c_empty_n;
wire    ap_sync_done;
reg    ap_reg_write_output_U0_ap_done;
reg    ap_reg_dataflow_out_channel_U0_ap_done;
wire    ap_sync_ready;
reg    ap_sync_reg_dataflow_out_channel_U0_ap_ready;
wire    ap_sync_dataflow_out_channel_U0_ap_ready;
reg   [1:0] dataflow_out_channel_U0_ap_ready_count;
reg    ap_sync_reg_write_output_U0_ap_ready;
wire    ap_sync_write_output_U0_ap_ready;
reg   [1:0] write_output_U0_ap_ready_count;
wire    dataflow_out_channel_U0_start_full_n;
wire    dataflow_out_channel_U0_start_write;
wire    write_output_U0_start_full_n;
wire    write_output_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_outputfm_V_27 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_26 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_25 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_24 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_23 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_22 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_21 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_20 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_19 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_18 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_17 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_16 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_15 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_14 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_13 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_12 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_11 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_10 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_9 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_8 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_outputfm_V_0 = 1'b0;
#0 ap_reg_write_output_U0_ap_done = 1'b0;
#0 ap_reg_dataflow_out_channel_U0_ap_done = 1'b0;
#0 ap_sync_reg_dataflow_out_channel_U0_ap_ready = 1'b0;
#0 dataflow_out_channel_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_write_output_U0_ap_ready = 1'b0;
#0 write_output_U0_ap_ready_count = 2'd0;
end

dataflow_out_channel dataflow_out_channel_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dataflow_out_channel_U0_ap_start),
    .ap_done(dataflow_out_channel_U0_ap_done),
    .ap_continue(dataflow_out_channel_U0_ap_continue),
    .ap_idle(dataflow_out_channel_U0_ap_idle),
    .ap_ready(dataflow_out_channel_U0_ap_ready),
    .curr_layer_in_ch(curr_layer_in_ch),
    .m_axi_weights_AWVALID(dataflow_out_channel_U0_m_axi_weights_AWVALID),
    .m_axi_weights_AWREADY(1'b0),
    .m_axi_weights_AWADDR(dataflow_out_channel_U0_m_axi_weights_AWADDR),
    .m_axi_weights_AWID(dataflow_out_channel_U0_m_axi_weights_AWID),
    .m_axi_weights_AWLEN(dataflow_out_channel_U0_m_axi_weights_AWLEN),
    .m_axi_weights_AWSIZE(dataflow_out_channel_U0_m_axi_weights_AWSIZE),
    .m_axi_weights_AWBURST(dataflow_out_channel_U0_m_axi_weights_AWBURST),
    .m_axi_weights_AWLOCK(dataflow_out_channel_U0_m_axi_weights_AWLOCK),
    .m_axi_weights_AWCACHE(dataflow_out_channel_U0_m_axi_weights_AWCACHE),
    .m_axi_weights_AWPROT(dataflow_out_channel_U0_m_axi_weights_AWPROT),
    .m_axi_weights_AWQOS(dataflow_out_channel_U0_m_axi_weights_AWQOS),
    .m_axi_weights_AWREGION(dataflow_out_channel_U0_m_axi_weights_AWREGION),
    .m_axi_weights_AWUSER(dataflow_out_channel_U0_m_axi_weights_AWUSER),
    .m_axi_weights_WVALID(dataflow_out_channel_U0_m_axi_weights_WVALID),
    .m_axi_weights_WREADY(1'b0),
    .m_axi_weights_WDATA(dataflow_out_channel_U0_m_axi_weights_WDATA),
    .m_axi_weights_WSTRB(dataflow_out_channel_U0_m_axi_weights_WSTRB),
    .m_axi_weights_WLAST(dataflow_out_channel_U0_m_axi_weights_WLAST),
    .m_axi_weights_WID(dataflow_out_channel_U0_m_axi_weights_WID),
    .m_axi_weights_WUSER(dataflow_out_channel_U0_m_axi_weights_WUSER),
    .m_axi_weights_ARVALID(dataflow_out_channel_U0_m_axi_weights_ARVALID),
    .m_axi_weights_ARREADY(m_axi_weights_ARREADY),
    .m_axi_weights_ARADDR(dataflow_out_channel_U0_m_axi_weights_ARADDR),
    .m_axi_weights_ARID(dataflow_out_channel_U0_m_axi_weights_ARID),
    .m_axi_weights_ARLEN(dataflow_out_channel_U0_m_axi_weights_ARLEN),
    .m_axi_weights_ARSIZE(dataflow_out_channel_U0_m_axi_weights_ARSIZE),
    .m_axi_weights_ARBURST(dataflow_out_channel_U0_m_axi_weights_ARBURST),
    .m_axi_weights_ARLOCK(dataflow_out_channel_U0_m_axi_weights_ARLOCK),
    .m_axi_weights_ARCACHE(dataflow_out_channel_U0_m_axi_weights_ARCACHE),
    .m_axi_weights_ARPROT(dataflow_out_channel_U0_m_axi_weights_ARPROT),
    .m_axi_weights_ARQOS(dataflow_out_channel_U0_m_axi_weights_ARQOS),
    .m_axi_weights_ARREGION(dataflow_out_channel_U0_m_axi_weights_ARREGION),
    .m_axi_weights_ARUSER(dataflow_out_channel_U0_m_axi_weights_ARUSER),
    .m_axi_weights_RVALID(m_axi_weights_RVALID),
    .m_axi_weights_RREADY(dataflow_out_channel_U0_m_axi_weights_RREADY),
    .m_axi_weights_RDATA(m_axi_weights_RDATA),
    .m_axi_weights_RLAST(m_axi_weights_RLAST),
    .m_axi_weights_RID(m_axi_weights_RID),
    .m_axi_weights_RUSER(m_axi_weights_RUSER),
    .m_axi_weights_RRESP(m_axi_weights_RRESP),
    .m_axi_weights_BVALID(1'b0),
    .m_axi_weights_BREADY(dataflow_out_channel_U0_m_axi_weights_BREADY),
    .m_axi_weights_BRESP(2'd0),
    .m_axi_weights_BID(1'd0),
    .m_axi_weights_BUSER(1'd0),
    .weights_offset(weights_offset),
    .image_offset(image_offset),
    .curr_layer_in_w(curr_layer_in_w),
    .curr_layer_in_h(curr_layer_in_h),
    .curr_layer_out_w(curr_layer_out_w),
    .curr_layer_out_h(curr_layer_out_h),
    .curr_layer_out_ch(curr_layer_out_ch),
    .curr_layer_ker_w(curr_layer_ker_w),
    .curr_layer_ker_h(curr_layer_ker_h),
    .curr_layer_str_w(curr_layer_str_w),
    .curr_layer_str_h(curr_layer_str_h),
    .to_r(to_r),
    .row(row),
    .col(col),
    .partial_outputfm_0_V_address0(dataflow_out_channel_U0_partial_outputfm_0_V_address0),
    .partial_outputfm_0_V_ce0(dataflow_out_channel_U0_partial_outputfm_0_V_ce0),
    .partial_outputfm_0_V_q0(partial_outputfm_0_V_q0),
    .partial_outputfm_0_V_address1(dataflow_out_channel_U0_partial_outputfm_0_V_address1),
    .partial_outputfm_0_V_ce1(dataflow_out_channel_U0_partial_outputfm_0_V_ce1),
    .partial_outputfm_0_V_we1(dataflow_out_channel_U0_partial_outputfm_0_V_we1),
    .partial_outputfm_0_V_d1(dataflow_out_channel_U0_partial_outputfm_0_V_d1),
    .partial_outputfm_1_V_address0(dataflow_out_channel_U0_partial_outputfm_1_V_address0),
    .partial_outputfm_1_V_ce0(dataflow_out_channel_U0_partial_outputfm_1_V_ce0),
    .partial_outputfm_1_V_q0(partial_outputfm_1_V_q0),
    .partial_outputfm_1_V_address1(dataflow_out_channel_U0_partial_outputfm_1_V_address1),
    .partial_outputfm_1_V_ce1(dataflow_out_channel_U0_partial_outputfm_1_V_ce1),
    .partial_outputfm_1_V_we1(dataflow_out_channel_U0_partial_outputfm_1_V_we1),
    .partial_outputfm_1_V_d1(dataflow_out_channel_U0_partial_outputfm_1_V_d1),
    .partial_outputfm_2_V_address0(dataflow_out_channel_U0_partial_outputfm_2_V_address0),
    .partial_outputfm_2_V_ce0(dataflow_out_channel_U0_partial_outputfm_2_V_ce0),
    .partial_outputfm_2_V_q0(partial_outputfm_2_V_q0),
    .partial_outputfm_2_V_address1(dataflow_out_channel_U0_partial_outputfm_2_V_address1),
    .partial_outputfm_2_V_ce1(dataflow_out_channel_U0_partial_outputfm_2_V_ce1),
    .partial_outputfm_2_V_we1(dataflow_out_channel_U0_partial_outputfm_2_V_we1),
    .partial_outputfm_2_V_d1(dataflow_out_channel_U0_partial_outputfm_2_V_d1),
    .partial_outputfm_3_V_address0(dataflow_out_channel_U0_partial_outputfm_3_V_address0),
    .partial_outputfm_3_V_ce0(dataflow_out_channel_U0_partial_outputfm_3_V_ce0),
    .partial_outputfm_3_V_q0(partial_outputfm_3_V_q0),
    .partial_outputfm_3_V_address1(dataflow_out_channel_U0_partial_outputfm_3_V_address1),
    .partial_outputfm_3_V_ce1(dataflow_out_channel_U0_partial_outputfm_3_V_ce1),
    .partial_outputfm_3_V_we1(dataflow_out_channel_U0_partial_outputfm_3_V_we1),
    .partial_outputfm_3_V_d1(dataflow_out_channel_U0_partial_outputfm_3_V_d1),
    .partial_outputfm_4_V_address0(dataflow_out_channel_U0_partial_outputfm_4_V_address0),
    .partial_outputfm_4_V_ce0(dataflow_out_channel_U0_partial_outputfm_4_V_ce0),
    .partial_outputfm_4_V_q0(partial_outputfm_4_V_q0),
    .partial_outputfm_4_V_address1(dataflow_out_channel_U0_partial_outputfm_4_V_address1),
    .partial_outputfm_4_V_ce1(dataflow_out_channel_U0_partial_outputfm_4_V_ce1),
    .partial_outputfm_4_V_we1(dataflow_out_channel_U0_partial_outputfm_4_V_we1),
    .partial_outputfm_4_V_d1(dataflow_out_channel_U0_partial_outputfm_4_V_d1),
    .partial_outputfm_5_V_address0(dataflow_out_channel_U0_partial_outputfm_5_V_address0),
    .partial_outputfm_5_V_ce0(dataflow_out_channel_U0_partial_outputfm_5_V_ce0),
    .partial_outputfm_5_V_q0(partial_outputfm_5_V_q0),
    .partial_outputfm_5_V_address1(dataflow_out_channel_U0_partial_outputfm_5_V_address1),
    .partial_outputfm_5_V_ce1(dataflow_out_channel_U0_partial_outputfm_5_V_ce1),
    .partial_outputfm_5_V_we1(dataflow_out_channel_U0_partial_outputfm_5_V_we1),
    .partial_outputfm_5_V_d1(dataflow_out_channel_U0_partial_outputfm_5_V_d1),
    .partial_outputfm_6_V_address0(dataflow_out_channel_U0_partial_outputfm_6_V_address0),
    .partial_outputfm_6_V_ce0(dataflow_out_channel_U0_partial_outputfm_6_V_ce0),
    .partial_outputfm_6_V_q0(partial_outputfm_6_V_q0),
    .partial_outputfm_6_V_address1(dataflow_out_channel_U0_partial_outputfm_6_V_address1),
    .partial_outputfm_6_V_ce1(dataflow_out_channel_U0_partial_outputfm_6_V_ce1),
    .partial_outputfm_6_V_we1(dataflow_out_channel_U0_partial_outputfm_6_V_we1),
    .partial_outputfm_6_V_d1(dataflow_out_channel_U0_partial_outputfm_6_V_d1),
    .partial_outputfm_7_V_address0(dataflow_out_channel_U0_partial_outputfm_7_V_address0),
    .partial_outputfm_7_V_ce0(dataflow_out_channel_U0_partial_outputfm_7_V_ce0),
    .partial_outputfm_7_V_q0(partial_outputfm_7_V_q0),
    .partial_outputfm_7_V_address1(dataflow_out_channel_U0_partial_outputfm_7_V_address1),
    .partial_outputfm_7_V_ce1(dataflow_out_channel_U0_partial_outputfm_7_V_ce1),
    .partial_outputfm_7_V_we1(dataflow_out_channel_U0_partial_outputfm_7_V_we1),
    .partial_outputfm_7_V_d1(dataflow_out_channel_U0_partial_outputfm_7_V_d1),
    .partial_outputfm_8_V_address0(dataflow_out_channel_U0_partial_outputfm_8_V_address0),
    .partial_outputfm_8_V_ce0(dataflow_out_channel_U0_partial_outputfm_8_V_ce0),
    .partial_outputfm_8_V_q0(partial_outputfm_8_V_q0),
    .partial_outputfm_8_V_address1(dataflow_out_channel_U0_partial_outputfm_8_V_address1),
    .partial_outputfm_8_V_ce1(dataflow_out_channel_U0_partial_outputfm_8_V_ce1),
    .partial_outputfm_8_V_we1(dataflow_out_channel_U0_partial_outputfm_8_V_we1),
    .partial_outputfm_8_V_d1(dataflow_out_channel_U0_partial_outputfm_8_V_d1),
    .partial_outputfm_9_V_address0(dataflow_out_channel_U0_partial_outputfm_9_V_address0),
    .partial_outputfm_9_V_ce0(dataflow_out_channel_U0_partial_outputfm_9_V_ce0),
    .partial_outputfm_9_V_q0(partial_outputfm_9_V_q0),
    .partial_outputfm_9_V_address1(dataflow_out_channel_U0_partial_outputfm_9_V_address1),
    .partial_outputfm_9_V_ce1(dataflow_out_channel_U0_partial_outputfm_9_V_ce1),
    .partial_outputfm_9_V_we1(dataflow_out_channel_U0_partial_outputfm_9_V_we1),
    .partial_outputfm_9_V_d1(dataflow_out_channel_U0_partial_outputfm_9_V_d1),
    .partial_outputfm_10_V_address0(dataflow_out_channel_U0_partial_outputfm_10_V_address0),
    .partial_outputfm_10_V_ce0(dataflow_out_channel_U0_partial_outputfm_10_V_ce0),
    .partial_outputfm_10_V_q0(partial_outputfm_10_V_q0),
    .partial_outputfm_10_V_address1(dataflow_out_channel_U0_partial_outputfm_10_V_address1),
    .partial_outputfm_10_V_ce1(dataflow_out_channel_U0_partial_outputfm_10_V_ce1),
    .partial_outputfm_10_V_we1(dataflow_out_channel_U0_partial_outputfm_10_V_we1),
    .partial_outputfm_10_V_d1(dataflow_out_channel_U0_partial_outputfm_10_V_d1),
    .partial_outputfm_11_V_address0(dataflow_out_channel_U0_partial_outputfm_11_V_address0),
    .partial_outputfm_11_V_ce0(dataflow_out_channel_U0_partial_outputfm_11_V_ce0),
    .partial_outputfm_11_V_q0(partial_outputfm_11_V_q0),
    .partial_outputfm_11_V_address1(dataflow_out_channel_U0_partial_outputfm_11_V_address1),
    .partial_outputfm_11_V_ce1(dataflow_out_channel_U0_partial_outputfm_11_V_ce1),
    .partial_outputfm_11_V_we1(dataflow_out_channel_U0_partial_outputfm_11_V_we1),
    .partial_outputfm_11_V_d1(dataflow_out_channel_U0_partial_outputfm_11_V_d1),
    .partial_outputfm_12_V_address0(dataflow_out_channel_U0_partial_outputfm_12_V_address0),
    .partial_outputfm_12_V_ce0(dataflow_out_channel_U0_partial_outputfm_12_V_ce0),
    .partial_outputfm_12_V_q0(partial_outputfm_12_V_q0),
    .partial_outputfm_12_V_address1(dataflow_out_channel_U0_partial_outputfm_12_V_address1),
    .partial_outputfm_12_V_ce1(dataflow_out_channel_U0_partial_outputfm_12_V_ce1),
    .partial_outputfm_12_V_we1(dataflow_out_channel_U0_partial_outputfm_12_V_we1),
    .partial_outputfm_12_V_d1(dataflow_out_channel_U0_partial_outputfm_12_V_d1),
    .partial_outputfm_13_V_address0(dataflow_out_channel_U0_partial_outputfm_13_V_address0),
    .partial_outputfm_13_V_ce0(dataflow_out_channel_U0_partial_outputfm_13_V_ce0),
    .partial_outputfm_13_V_q0(partial_outputfm_13_V_q0),
    .partial_outputfm_13_V_address1(dataflow_out_channel_U0_partial_outputfm_13_V_address1),
    .partial_outputfm_13_V_ce1(dataflow_out_channel_U0_partial_outputfm_13_V_ce1),
    .partial_outputfm_13_V_we1(dataflow_out_channel_U0_partial_outputfm_13_V_we1),
    .partial_outputfm_13_V_d1(dataflow_out_channel_U0_partial_outputfm_13_V_d1),
    .partial_outputfm_14_V_address0(dataflow_out_channel_U0_partial_outputfm_14_V_address0),
    .partial_outputfm_14_V_ce0(dataflow_out_channel_U0_partial_outputfm_14_V_ce0),
    .partial_outputfm_14_V_q0(partial_outputfm_14_V_q0),
    .partial_outputfm_14_V_address1(dataflow_out_channel_U0_partial_outputfm_14_V_address1),
    .partial_outputfm_14_V_ce1(dataflow_out_channel_U0_partial_outputfm_14_V_ce1),
    .partial_outputfm_14_V_we1(dataflow_out_channel_U0_partial_outputfm_14_V_we1),
    .partial_outputfm_14_V_d1(dataflow_out_channel_U0_partial_outputfm_14_V_d1),
    .partial_outputfm_15_V_address0(dataflow_out_channel_U0_partial_outputfm_15_V_address0),
    .partial_outputfm_15_V_ce0(dataflow_out_channel_U0_partial_outputfm_15_V_ce0),
    .partial_outputfm_15_V_q0(partial_outputfm_15_V_q0),
    .partial_outputfm_15_V_address1(dataflow_out_channel_U0_partial_outputfm_15_V_address1),
    .partial_outputfm_15_V_ce1(dataflow_out_channel_U0_partial_outputfm_15_V_ce1),
    .partial_outputfm_15_V_we1(dataflow_out_channel_U0_partial_outputfm_15_V_we1),
    .partial_outputfm_15_V_d1(dataflow_out_channel_U0_partial_outputfm_15_V_d1),
    .partial_outputfm_16_V_address0(dataflow_out_channel_U0_partial_outputfm_16_V_address0),
    .partial_outputfm_16_V_ce0(dataflow_out_channel_U0_partial_outputfm_16_V_ce0),
    .partial_outputfm_16_V_q0(partial_outputfm_16_V_q0),
    .partial_outputfm_16_V_address1(dataflow_out_channel_U0_partial_outputfm_16_V_address1),
    .partial_outputfm_16_V_ce1(dataflow_out_channel_U0_partial_outputfm_16_V_ce1),
    .partial_outputfm_16_V_we1(dataflow_out_channel_U0_partial_outputfm_16_V_we1),
    .partial_outputfm_16_V_d1(dataflow_out_channel_U0_partial_outputfm_16_V_d1),
    .partial_outputfm_17_V_address0(dataflow_out_channel_U0_partial_outputfm_17_V_address0),
    .partial_outputfm_17_V_ce0(dataflow_out_channel_U0_partial_outputfm_17_V_ce0),
    .partial_outputfm_17_V_q0(partial_outputfm_17_V_q0),
    .partial_outputfm_17_V_address1(dataflow_out_channel_U0_partial_outputfm_17_V_address1),
    .partial_outputfm_17_V_ce1(dataflow_out_channel_U0_partial_outputfm_17_V_ce1),
    .partial_outputfm_17_V_we1(dataflow_out_channel_U0_partial_outputfm_17_V_we1),
    .partial_outputfm_17_V_d1(dataflow_out_channel_U0_partial_outputfm_17_V_d1),
    .partial_outputfm_18_V_address0(dataflow_out_channel_U0_partial_outputfm_18_V_address0),
    .partial_outputfm_18_V_ce0(dataflow_out_channel_U0_partial_outputfm_18_V_ce0),
    .partial_outputfm_18_V_q0(partial_outputfm_18_V_q0),
    .partial_outputfm_18_V_address1(dataflow_out_channel_U0_partial_outputfm_18_V_address1),
    .partial_outputfm_18_V_ce1(dataflow_out_channel_U0_partial_outputfm_18_V_ce1),
    .partial_outputfm_18_V_we1(dataflow_out_channel_U0_partial_outputfm_18_V_we1),
    .partial_outputfm_18_V_d1(dataflow_out_channel_U0_partial_outputfm_18_V_d1),
    .partial_outputfm_19_V_address0(dataflow_out_channel_U0_partial_outputfm_19_V_address0),
    .partial_outputfm_19_V_ce0(dataflow_out_channel_U0_partial_outputfm_19_V_ce0),
    .partial_outputfm_19_V_q0(partial_outputfm_19_V_q0),
    .partial_outputfm_19_V_address1(dataflow_out_channel_U0_partial_outputfm_19_V_address1),
    .partial_outputfm_19_V_ce1(dataflow_out_channel_U0_partial_outputfm_19_V_ce1),
    .partial_outputfm_19_V_we1(dataflow_out_channel_U0_partial_outputfm_19_V_we1),
    .partial_outputfm_19_V_d1(dataflow_out_channel_U0_partial_outputfm_19_V_d1),
    .partial_outputfm_20_V_address0(dataflow_out_channel_U0_partial_outputfm_20_V_address0),
    .partial_outputfm_20_V_ce0(dataflow_out_channel_U0_partial_outputfm_20_V_ce0),
    .partial_outputfm_20_V_q0(partial_outputfm_20_V_q0),
    .partial_outputfm_20_V_address1(dataflow_out_channel_U0_partial_outputfm_20_V_address1),
    .partial_outputfm_20_V_ce1(dataflow_out_channel_U0_partial_outputfm_20_V_ce1),
    .partial_outputfm_20_V_we1(dataflow_out_channel_U0_partial_outputfm_20_V_we1),
    .partial_outputfm_20_V_d1(dataflow_out_channel_U0_partial_outputfm_20_V_d1),
    .partial_outputfm_21_V_address0(dataflow_out_channel_U0_partial_outputfm_21_V_address0),
    .partial_outputfm_21_V_ce0(dataflow_out_channel_U0_partial_outputfm_21_V_ce0),
    .partial_outputfm_21_V_q0(partial_outputfm_21_V_q0),
    .partial_outputfm_21_V_address1(dataflow_out_channel_U0_partial_outputfm_21_V_address1),
    .partial_outputfm_21_V_ce1(dataflow_out_channel_U0_partial_outputfm_21_V_ce1),
    .partial_outputfm_21_V_we1(dataflow_out_channel_U0_partial_outputfm_21_V_we1),
    .partial_outputfm_21_V_d1(dataflow_out_channel_U0_partial_outputfm_21_V_d1),
    .partial_outputfm_22_V_address0(dataflow_out_channel_U0_partial_outputfm_22_V_address0),
    .partial_outputfm_22_V_ce0(dataflow_out_channel_U0_partial_outputfm_22_V_ce0),
    .partial_outputfm_22_V_q0(partial_outputfm_22_V_q0),
    .partial_outputfm_22_V_address1(dataflow_out_channel_U0_partial_outputfm_22_V_address1),
    .partial_outputfm_22_V_ce1(dataflow_out_channel_U0_partial_outputfm_22_V_ce1),
    .partial_outputfm_22_V_we1(dataflow_out_channel_U0_partial_outputfm_22_V_we1),
    .partial_outputfm_22_V_d1(dataflow_out_channel_U0_partial_outputfm_22_V_d1),
    .partial_outputfm_23_V_address0(dataflow_out_channel_U0_partial_outputfm_23_V_address0),
    .partial_outputfm_23_V_ce0(dataflow_out_channel_U0_partial_outputfm_23_V_ce0),
    .partial_outputfm_23_V_q0(partial_outputfm_23_V_q0),
    .partial_outputfm_23_V_address1(dataflow_out_channel_U0_partial_outputfm_23_V_address1),
    .partial_outputfm_23_V_ce1(dataflow_out_channel_U0_partial_outputfm_23_V_ce1),
    .partial_outputfm_23_V_we1(dataflow_out_channel_U0_partial_outputfm_23_V_we1),
    .partial_outputfm_23_V_d1(dataflow_out_channel_U0_partial_outputfm_23_V_d1),
    .partial_outputfm_24_V_address0(dataflow_out_channel_U0_partial_outputfm_24_V_address0),
    .partial_outputfm_24_V_ce0(dataflow_out_channel_U0_partial_outputfm_24_V_ce0),
    .partial_outputfm_24_V_q0(partial_outputfm_24_V_q0),
    .partial_outputfm_24_V_address1(dataflow_out_channel_U0_partial_outputfm_24_V_address1),
    .partial_outputfm_24_V_ce1(dataflow_out_channel_U0_partial_outputfm_24_V_ce1),
    .partial_outputfm_24_V_we1(dataflow_out_channel_U0_partial_outputfm_24_V_we1),
    .partial_outputfm_24_V_d1(dataflow_out_channel_U0_partial_outputfm_24_V_d1),
    .partial_outputfm_25_V_address0(dataflow_out_channel_U0_partial_outputfm_25_V_address0),
    .partial_outputfm_25_V_ce0(dataflow_out_channel_U0_partial_outputfm_25_V_ce0),
    .partial_outputfm_25_V_q0(partial_outputfm_25_V_q0),
    .partial_outputfm_25_V_address1(dataflow_out_channel_U0_partial_outputfm_25_V_address1),
    .partial_outputfm_25_V_ce1(dataflow_out_channel_U0_partial_outputfm_25_V_ce1),
    .partial_outputfm_25_V_we1(dataflow_out_channel_U0_partial_outputfm_25_V_we1),
    .partial_outputfm_25_V_d1(dataflow_out_channel_U0_partial_outputfm_25_V_d1),
    .partial_outputfm_26_V_address0(dataflow_out_channel_U0_partial_outputfm_26_V_address0),
    .partial_outputfm_26_V_ce0(dataflow_out_channel_U0_partial_outputfm_26_V_ce0),
    .partial_outputfm_26_V_q0(partial_outputfm_26_V_q0),
    .partial_outputfm_26_V_address1(dataflow_out_channel_U0_partial_outputfm_26_V_address1),
    .partial_outputfm_26_V_ce1(dataflow_out_channel_U0_partial_outputfm_26_V_ce1),
    .partial_outputfm_26_V_we1(dataflow_out_channel_U0_partial_outputfm_26_V_we1),
    .partial_outputfm_26_V_d1(dataflow_out_channel_U0_partial_outputfm_26_V_d1),
    .partial_outputfm_27_V_address0(dataflow_out_channel_U0_partial_outputfm_27_V_address0),
    .partial_outputfm_27_V_ce0(dataflow_out_channel_U0_partial_outputfm_27_V_ce0),
    .partial_outputfm_27_V_q0(partial_outputfm_27_V_q0),
    .partial_outputfm_27_V_address1(dataflow_out_channel_U0_partial_outputfm_27_V_address1),
    .partial_outputfm_27_V_ce1(dataflow_out_channel_U0_partial_outputfm_27_V_ce1),
    .partial_outputfm_27_V_we1(dataflow_out_channel_U0_partial_outputfm_27_V_we1),
    .partial_outputfm_27_V_d1(dataflow_out_channel_U0_partial_outputfm_27_V_d1),
    .curr_layer_out_w_c_din(dataflow_out_channel_U0_curr_layer_out_w_c_din),
    .curr_layer_out_w_c_full_n(curr_layer_out_w_c_full_n),
    .curr_layer_out_w_c_write(dataflow_out_channel_U0_curr_layer_out_w_c_write),
    .curr_layer_out_h_c_din(dataflow_out_channel_U0_curr_layer_out_h_c_din),
    .curr_layer_out_h_c_full_n(curr_layer_out_h_c_full_n),
    .curr_layer_out_h_c_write(dataflow_out_channel_U0_curr_layer_out_h_c_write),
    .curr_layer_out_ch_c_din(dataflow_out_channel_U0_curr_layer_out_ch_c_din),
    .curr_layer_out_ch_c_full_n(curr_layer_out_ch_c_full_n),
    .curr_layer_out_ch_c_write(dataflow_out_channel_U0_curr_layer_out_ch_c_write),
    .to_c_din(dataflow_out_channel_U0_to_c_din),
    .to_c_full_n(to_c_full_n),
    .to_c_write(dataflow_out_channel_U0_to_c_write),
    .row_c_din(dataflow_out_channel_U0_row_c_din),
    .row_c_full_n(row_c_full_n),
    .row_c_write(dataflow_out_channel_U0_row_c_write),
    .col_c_din(dataflow_out_channel_U0_col_c_din),
    .col_c_full_n(col_c_full_n),
    .col_c_write(dataflow_out_channel_U0_col_c_write),
    .out_offset(out_offset),
    .out_offset_out_din(dataflow_out_channel_U0_out_offset_out_din),
    .out_offset_out_full_n(out_offset_c_full_n),
    .out_offset_out_write(dataflow_out_channel_U0_out_offset_out_write),
    .outputfm_V_0_address0(dataflow_out_channel_U0_outputfm_V_0_address0),
    .outputfm_V_0_ce0(dataflow_out_channel_U0_outputfm_V_0_ce0),
    .outputfm_V_0_we0(dataflow_out_channel_U0_outputfm_V_0_we0),
    .outputfm_V_0_d0(dataflow_out_channel_U0_outputfm_V_0_d0),
    .outputfm_V_1_address0(dataflow_out_channel_U0_outputfm_V_1_address0),
    .outputfm_V_1_ce0(dataflow_out_channel_U0_outputfm_V_1_ce0),
    .outputfm_V_1_we0(dataflow_out_channel_U0_outputfm_V_1_we0),
    .outputfm_V_1_d0(dataflow_out_channel_U0_outputfm_V_1_d0),
    .outputfm_V_2_address0(dataflow_out_channel_U0_outputfm_V_2_address0),
    .outputfm_V_2_ce0(dataflow_out_channel_U0_outputfm_V_2_ce0),
    .outputfm_V_2_we0(dataflow_out_channel_U0_outputfm_V_2_we0),
    .outputfm_V_2_d0(dataflow_out_channel_U0_outputfm_V_2_d0),
    .outputfm_V_3_address0(dataflow_out_channel_U0_outputfm_V_3_address0),
    .outputfm_V_3_ce0(dataflow_out_channel_U0_outputfm_V_3_ce0),
    .outputfm_V_3_we0(dataflow_out_channel_U0_outputfm_V_3_we0),
    .outputfm_V_3_d0(dataflow_out_channel_U0_outputfm_V_3_d0),
    .outputfm_V_4_address0(dataflow_out_channel_U0_outputfm_V_4_address0),
    .outputfm_V_4_ce0(dataflow_out_channel_U0_outputfm_V_4_ce0),
    .outputfm_V_4_we0(dataflow_out_channel_U0_outputfm_V_4_we0),
    .outputfm_V_4_d0(dataflow_out_channel_U0_outputfm_V_4_d0),
    .outputfm_V_5_address0(dataflow_out_channel_U0_outputfm_V_5_address0),
    .outputfm_V_5_ce0(dataflow_out_channel_U0_outputfm_V_5_ce0),
    .outputfm_V_5_we0(dataflow_out_channel_U0_outputfm_V_5_we0),
    .outputfm_V_5_d0(dataflow_out_channel_U0_outputfm_V_5_d0),
    .outputfm_V_6_address0(dataflow_out_channel_U0_outputfm_V_6_address0),
    .outputfm_V_6_ce0(dataflow_out_channel_U0_outputfm_V_6_ce0),
    .outputfm_V_6_we0(dataflow_out_channel_U0_outputfm_V_6_we0),
    .outputfm_V_6_d0(dataflow_out_channel_U0_outputfm_V_6_d0),
    .outputfm_V_7_address0(dataflow_out_channel_U0_outputfm_V_7_address0),
    .outputfm_V_7_ce0(dataflow_out_channel_U0_outputfm_V_7_ce0),
    .outputfm_V_7_we0(dataflow_out_channel_U0_outputfm_V_7_we0),
    .outputfm_V_7_d0(dataflow_out_channel_U0_outputfm_V_7_d0),
    .outputfm_V_8_address0(dataflow_out_channel_U0_outputfm_V_8_address0),
    .outputfm_V_8_ce0(dataflow_out_channel_U0_outputfm_V_8_ce0),
    .outputfm_V_8_we0(dataflow_out_channel_U0_outputfm_V_8_we0),
    .outputfm_V_8_d0(dataflow_out_channel_U0_outputfm_V_8_d0),
    .outputfm_V_9_address0(dataflow_out_channel_U0_outputfm_V_9_address0),
    .outputfm_V_9_ce0(dataflow_out_channel_U0_outputfm_V_9_ce0),
    .outputfm_V_9_we0(dataflow_out_channel_U0_outputfm_V_9_we0),
    .outputfm_V_9_d0(dataflow_out_channel_U0_outputfm_V_9_d0),
    .outputfm_V_10_address0(dataflow_out_channel_U0_outputfm_V_10_address0),
    .outputfm_V_10_ce0(dataflow_out_channel_U0_outputfm_V_10_ce0),
    .outputfm_V_10_we0(dataflow_out_channel_U0_outputfm_V_10_we0),
    .outputfm_V_10_d0(dataflow_out_channel_U0_outputfm_V_10_d0),
    .outputfm_V_11_address0(dataflow_out_channel_U0_outputfm_V_11_address0),
    .outputfm_V_11_ce0(dataflow_out_channel_U0_outputfm_V_11_ce0),
    .outputfm_V_11_we0(dataflow_out_channel_U0_outputfm_V_11_we0),
    .outputfm_V_11_d0(dataflow_out_channel_U0_outputfm_V_11_d0),
    .outputfm_V_12_address0(dataflow_out_channel_U0_outputfm_V_12_address0),
    .outputfm_V_12_ce0(dataflow_out_channel_U0_outputfm_V_12_ce0),
    .outputfm_V_12_we0(dataflow_out_channel_U0_outputfm_V_12_we0),
    .outputfm_V_12_d0(dataflow_out_channel_U0_outputfm_V_12_d0),
    .outputfm_V_13_address0(dataflow_out_channel_U0_outputfm_V_13_address0),
    .outputfm_V_13_ce0(dataflow_out_channel_U0_outputfm_V_13_ce0),
    .outputfm_V_13_we0(dataflow_out_channel_U0_outputfm_V_13_we0),
    .outputfm_V_13_d0(dataflow_out_channel_U0_outputfm_V_13_d0),
    .outputfm_V_14_address0(dataflow_out_channel_U0_outputfm_V_14_address0),
    .outputfm_V_14_ce0(dataflow_out_channel_U0_outputfm_V_14_ce0),
    .outputfm_V_14_we0(dataflow_out_channel_U0_outputfm_V_14_we0),
    .outputfm_V_14_d0(dataflow_out_channel_U0_outputfm_V_14_d0),
    .outputfm_V_15_address0(dataflow_out_channel_U0_outputfm_V_15_address0),
    .outputfm_V_15_ce0(dataflow_out_channel_U0_outputfm_V_15_ce0),
    .outputfm_V_15_we0(dataflow_out_channel_U0_outputfm_V_15_we0),
    .outputfm_V_15_d0(dataflow_out_channel_U0_outputfm_V_15_d0),
    .outputfm_V_16_address0(dataflow_out_channel_U0_outputfm_V_16_address0),
    .outputfm_V_16_ce0(dataflow_out_channel_U0_outputfm_V_16_ce0),
    .outputfm_V_16_we0(dataflow_out_channel_U0_outputfm_V_16_we0),
    .outputfm_V_16_d0(dataflow_out_channel_U0_outputfm_V_16_d0),
    .outputfm_V_17_address0(dataflow_out_channel_U0_outputfm_V_17_address0),
    .outputfm_V_17_ce0(dataflow_out_channel_U0_outputfm_V_17_ce0),
    .outputfm_V_17_we0(dataflow_out_channel_U0_outputfm_V_17_we0),
    .outputfm_V_17_d0(dataflow_out_channel_U0_outputfm_V_17_d0),
    .outputfm_V_18_address0(dataflow_out_channel_U0_outputfm_V_18_address0),
    .outputfm_V_18_ce0(dataflow_out_channel_U0_outputfm_V_18_ce0),
    .outputfm_V_18_we0(dataflow_out_channel_U0_outputfm_V_18_we0),
    .outputfm_V_18_d0(dataflow_out_channel_U0_outputfm_V_18_d0),
    .outputfm_V_19_address0(dataflow_out_channel_U0_outputfm_V_19_address0),
    .outputfm_V_19_ce0(dataflow_out_channel_U0_outputfm_V_19_ce0),
    .outputfm_V_19_we0(dataflow_out_channel_U0_outputfm_V_19_we0),
    .outputfm_V_19_d0(dataflow_out_channel_U0_outputfm_V_19_d0),
    .outputfm_V_20_address0(dataflow_out_channel_U0_outputfm_V_20_address0),
    .outputfm_V_20_ce0(dataflow_out_channel_U0_outputfm_V_20_ce0),
    .outputfm_V_20_we0(dataflow_out_channel_U0_outputfm_V_20_we0),
    .outputfm_V_20_d0(dataflow_out_channel_U0_outputfm_V_20_d0),
    .outputfm_V_21_address0(dataflow_out_channel_U0_outputfm_V_21_address0),
    .outputfm_V_21_ce0(dataflow_out_channel_U0_outputfm_V_21_ce0),
    .outputfm_V_21_we0(dataflow_out_channel_U0_outputfm_V_21_we0),
    .outputfm_V_21_d0(dataflow_out_channel_U0_outputfm_V_21_d0),
    .outputfm_V_22_address0(dataflow_out_channel_U0_outputfm_V_22_address0),
    .outputfm_V_22_ce0(dataflow_out_channel_U0_outputfm_V_22_ce0),
    .outputfm_V_22_we0(dataflow_out_channel_U0_outputfm_V_22_we0),
    .outputfm_V_22_d0(dataflow_out_channel_U0_outputfm_V_22_d0),
    .outputfm_V_23_address0(dataflow_out_channel_U0_outputfm_V_23_address0),
    .outputfm_V_23_ce0(dataflow_out_channel_U0_outputfm_V_23_ce0),
    .outputfm_V_23_we0(dataflow_out_channel_U0_outputfm_V_23_we0),
    .outputfm_V_23_d0(dataflow_out_channel_U0_outputfm_V_23_d0),
    .outputfm_V_24_address0(dataflow_out_channel_U0_outputfm_V_24_address0),
    .outputfm_V_24_ce0(dataflow_out_channel_U0_outputfm_V_24_ce0),
    .outputfm_V_24_we0(dataflow_out_channel_U0_outputfm_V_24_we0),
    .outputfm_V_24_d0(dataflow_out_channel_U0_outputfm_V_24_d0),
    .outputfm_V_25_address0(dataflow_out_channel_U0_outputfm_V_25_address0),
    .outputfm_V_25_ce0(dataflow_out_channel_U0_outputfm_V_25_ce0),
    .outputfm_V_25_we0(dataflow_out_channel_U0_outputfm_V_25_we0),
    .outputfm_V_25_d0(dataflow_out_channel_U0_outputfm_V_25_d0),
    .outputfm_V_26_address0(dataflow_out_channel_U0_outputfm_V_26_address0),
    .outputfm_V_26_ce0(dataflow_out_channel_U0_outputfm_V_26_ce0),
    .outputfm_V_26_we0(dataflow_out_channel_U0_outputfm_V_26_we0),
    .outputfm_V_26_d0(dataflow_out_channel_U0_outputfm_V_26_d0),
    .outputfm_V_27_address0(dataflow_out_channel_U0_outputfm_V_27_address0),
    .outputfm_V_27_ce0(dataflow_out_channel_U0_outputfm_V_27_ce0),
    .outputfm_V_27_we0(dataflow_out_channel_U0_outputfm_V_27_we0),
    .outputfm_V_27_d0(dataflow_out_channel_U0_outputfm_V_27_d0)
);

write_output write_output_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(write_output_U0_ap_start),
    .ap_done(write_output_U0_ap_done),
    .ap_continue(write_output_U0_ap_continue),
    .ap_idle(write_output_U0_ap_idle),
    .ap_ready(write_output_U0_ap_ready),
    .curr_layer_out_w_c_dout(curr_layer_out_w_c_dout),
    .curr_layer_out_w_c_empty_n(curr_layer_out_w_c_empty_n),
    .curr_layer_out_w_c_read(write_output_U0_curr_layer_out_w_c_read),
    .curr_layer_out_h_c_dout(curr_layer_out_h_c_dout),
    .curr_layer_out_h_c_empty_n(curr_layer_out_h_c_empty_n),
    .curr_layer_out_h_c_read(write_output_U0_curr_layer_out_h_c_read),
    .curr_layer_out_ch_c_dout(curr_layer_out_ch_c_dout),
    .curr_layer_out_ch_c_empty_n(curr_layer_out_ch_c_empty_n),
    .curr_layer_out_ch_c_read(write_output_U0_curr_layer_out_ch_c_read),
    .m_axi_out_r_AWVALID(write_output_U0_m_axi_out_r_AWVALID),
    .m_axi_out_r_AWREADY(m_axi_weights_AWREADY),
    .m_axi_out_r_AWADDR(write_output_U0_m_axi_out_r_AWADDR),
    .m_axi_out_r_AWID(write_output_U0_m_axi_out_r_AWID),
    .m_axi_out_r_AWLEN(write_output_U0_m_axi_out_r_AWLEN),
    .m_axi_out_r_AWSIZE(write_output_U0_m_axi_out_r_AWSIZE),
    .m_axi_out_r_AWBURST(write_output_U0_m_axi_out_r_AWBURST),
    .m_axi_out_r_AWLOCK(write_output_U0_m_axi_out_r_AWLOCK),
    .m_axi_out_r_AWCACHE(write_output_U0_m_axi_out_r_AWCACHE),
    .m_axi_out_r_AWPROT(write_output_U0_m_axi_out_r_AWPROT),
    .m_axi_out_r_AWQOS(write_output_U0_m_axi_out_r_AWQOS),
    .m_axi_out_r_AWREGION(write_output_U0_m_axi_out_r_AWREGION),
    .m_axi_out_r_AWUSER(write_output_U0_m_axi_out_r_AWUSER),
    .m_axi_out_r_WVALID(write_output_U0_m_axi_out_r_WVALID),
    .m_axi_out_r_WREADY(m_axi_weights_WREADY),
    .m_axi_out_r_WDATA(write_output_U0_m_axi_out_r_WDATA),
    .m_axi_out_r_WSTRB(write_output_U0_m_axi_out_r_WSTRB),
    .m_axi_out_r_WLAST(write_output_U0_m_axi_out_r_WLAST),
    .m_axi_out_r_WID(write_output_U0_m_axi_out_r_WID),
    .m_axi_out_r_WUSER(write_output_U0_m_axi_out_r_WUSER),
    .m_axi_out_r_ARVALID(write_output_U0_m_axi_out_r_ARVALID),
    .m_axi_out_r_ARREADY(1'b0),
    .m_axi_out_r_ARADDR(write_output_U0_m_axi_out_r_ARADDR),
    .m_axi_out_r_ARID(write_output_U0_m_axi_out_r_ARID),
    .m_axi_out_r_ARLEN(write_output_U0_m_axi_out_r_ARLEN),
    .m_axi_out_r_ARSIZE(write_output_U0_m_axi_out_r_ARSIZE),
    .m_axi_out_r_ARBURST(write_output_U0_m_axi_out_r_ARBURST),
    .m_axi_out_r_ARLOCK(write_output_U0_m_axi_out_r_ARLOCK),
    .m_axi_out_r_ARCACHE(write_output_U0_m_axi_out_r_ARCACHE),
    .m_axi_out_r_ARPROT(write_output_U0_m_axi_out_r_ARPROT),
    .m_axi_out_r_ARQOS(write_output_U0_m_axi_out_r_ARQOS),
    .m_axi_out_r_ARREGION(write_output_U0_m_axi_out_r_ARREGION),
    .m_axi_out_r_ARUSER(write_output_U0_m_axi_out_r_ARUSER),
    .m_axi_out_r_RVALID(1'b0),
    .m_axi_out_r_RREADY(write_output_U0_m_axi_out_r_RREADY),
    .m_axi_out_r_RDATA(32'd0),
    .m_axi_out_r_RLAST(1'b0),
    .m_axi_out_r_RID(1'd0),
    .m_axi_out_r_RUSER(1'd0),
    .m_axi_out_r_RRESP(2'd0),
    .m_axi_out_r_BVALID(m_axi_weights_BVALID),
    .m_axi_out_r_BREADY(write_output_U0_m_axi_out_r_BREADY),
    .m_axi_out_r_BRESP(m_axi_weights_BRESP),
    .m_axi_out_r_BID(m_axi_weights_BID),
    .m_axi_out_r_BUSER(m_axi_weights_BUSER),
    .out_offset_dout(out_offset_c_dout),
    .out_offset_empty_n(out_offset_c_empty_n),
    .out_offset_read(write_output_U0_out_offset_read),
    .to_c_dout(to_c_dout),
    .to_c_empty_n(to_c_empty_n),
    .to_c_read(write_output_U0_to_c_read),
    .row_c_dout(row_c_dout),
    .row_c_empty_n(row_c_empty_n),
    .row_c_read(write_output_U0_row_c_read),
    .col_c_dout(col_c_dout),
    .col_c_empty_n(col_c_empty_n),
    .col_c_read(write_output_U0_col_c_read),
    .biasbuf_V_address0(write_output_U0_biasbuf_V_address0),
    .biasbuf_V_ce0(write_output_U0_biasbuf_V_ce0),
    .biasbuf_V_q0(biasbuf_V_q0),
    .outputfm_V_0_address0(write_output_U0_outputfm_V_0_address0),
    .outputfm_V_0_ce0(write_output_U0_outputfm_V_0_ce0),
    .outputfm_V_0_q0(outputfm_V_0_t_q0),
    .outputfm_V_1_address0(write_output_U0_outputfm_V_1_address0),
    .outputfm_V_1_ce0(write_output_U0_outputfm_V_1_ce0),
    .outputfm_V_1_q0(outputfm_V_1_t_q0),
    .outputfm_V_10_address0(write_output_U0_outputfm_V_10_address0),
    .outputfm_V_10_ce0(write_output_U0_outputfm_V_10_ce0),
    .outputfm_V_10_q0(outputfm_V_10_t_q0),
    .outputfm_V_11_address0(write_output_U0_outputfm_V_11_address0),
    .outputfm_V_11_ce0(write_output_U0_outputfm_V_11_ce0),
    .outputfm_V_11_q0(outputfm_V_11_t_q0),
    .outputfm_V_12_address0(write_output_U0_outputfm_V_12_address0),
    .outputfm_V_12_ce0(write_output_U0_outputfm_V_12_ce0),
    .outputfm_V_12_q0(outputfm_V_12_t_q0),
    .outputfm_V_13_address0(write_output_U0_outputfm_V_13_address0),
    .outputfm_V_13_ce0(write_output_U0_outputfm_V_13_ce0),
    .outputfm_V_13_q0(outputfm_V_13_t_q0),
    .outputfm_V_14_address0(write_output_U0_outputfm_V_14_address0),
    .outputfm_V_14_ce0(write_output_U0_outputfm_V_14_ce0),
    .outputfm_V_14_q0(outputfm_V_14_t_q0),
    .outputfm_V_15_address0(write_output_U0_outputfm_V_15_address0),
    .outputfm_V_15_ce0(write_output_U0_outputfm_V_15_ce0),
    .outputfm_V_15_q0(outputfm_V_15_t_q0),
    .outputfm_V_16_address0(write_output_U0_outputfm_V_16_address0),
    .outputfm_V_16_ce0(write_output_U0_outputfm_V_16_ce0),
    .outputfm_V_16_q0(outputfm_V_16_t_q0),
    .outputfm_V_17_address0(write_output_U0_outputfm_V_17_address0),
    .outputfm_V_17_ce0(write_output_U0_outputfm_V_17_ce0),
    .outputfm_V_17_q0(outputfm_V_17_t_q0),
    .outputfm_V_18_address0(write_output_U0_outputfm_V_18_address0),
    .outputfm_V_18_ce0(write_output_U0_outputfm_V_18_ce0),
    .outputfm_V_18_q0(outputfm_V_18_t_q0),
    .outputfm_V_19_address0(write_output_U0_outputfm_V_19_address0),
    .outputfm_V_19_ce0(write_output_U0_outputfm_V_19_ce0),
    .outputfm_V_19_q0(outputfm_V_19_t_q0),
    .outputfm_V_2_address0(write_output_U0_outputfm_V_2_address0),
    .outputfm_V_2_ce0(write_output_U0_outputfm_V_2_ce0),
    .outputfm_V_2_q0(outputfm_V_2_t_q0),
    .outputfm_V_20_address0(write_output_U0_outputfm_V_20_address0),
    .outputfm_V_20_ce0(write_output_U0_outputfm_V_20_ce0),
    .outputfm_V_20_q0(outputfm_V_20_t_q0),
    .outputfm_V_21_address0(write_output_U0_outputfm_V_21_address0),
    .outputfm_V_21_ce0(write_output_U0_outputfm_V_21_ce0),
    .outputfm_V_21_q0(outputfm_V_21_t_q0),
    .outputfm_V_22_address0(write_output_U0_outputfm_V_22_address0),
    .outputfm_V_22_ce0(write_output_U0_outputfm_V_22_ce0),
    .outputfm_V_22_q0(outputfm_V_22_t_q0),
    .outputfm_V_23_address0(write_output_U0_outputfm_V_23_address0),
    .outputfm_V_23_ce0(write_output_U0_outputfm_V_23_ce0),
    .outputfm_V_23_q0(outputfm_V_23_t_q0),
    .outputfm_V_24_address0(write_output_U0_outputfm_V_24_address0),
    .outputfm_V_24_ce0(write_output_U0_outputfm_V_24_ce0),
    .outputfm_V_24_q0(outputfm_V_24_t_q0),
    .outputfm_V_25_address0(write_output_U0_outputfm_V_25_address0),
    .outputfm_V_25_ce0(write_output_U0_outputfm_V_25_ce0),
    .outputfm_V_25_q0(outputfm_V_25_t_q0),
    .outputfm_V_26_address0(write_output_U0_outputfm_V_26_address0),
    .outputfm_V_26_ce0(write_output_U0_outputfm_V_26_ce0),
    .outputfm_V_26_q0(outputfm_V_26_t_q0),
    .outputfm_V_27_address0(write_output_U0_outputfm_V_27_address0),
    .outputfm_V_27_ce0(write_output_U0_outputfm_V_27_ce0),
    .outputfm_V_27_q0(outputfm_V_27_t_q0),
    .outputfm_V_3_address0(write_output_U0_outputfm_V_3_address0),
    .outputfm_V_3_ce0(write_output_U0_outputfm_V_3_ce0),
    .outputfm_V_3_q0(outputfm_V_3_t_q0),
    .outputfm_V_4_address0(write_output_U0_outputfm_V_4_address0),
    .outputfm_V_4_ce0(write_output_U0_outputfm_V_4_ce0),
    .outputfm_V_4_q0(outputfm_V_4_t_q0),
    .outputfm_V_5_address0(write_output_U0_outputfm_V_5_address0),
    .outputfm_V_5_ce0(write_output_U0_outputfm_V_5_ce0),
    .outputfm_V_5_q0(outputfm_V_5_t_q0),
    .outputfm_V_6_address0(write_output_U0_outputfm_V_6_address0),
    .outputfm_V_6_ce0(write_output_U0_outputfm_V_6_ce0),
    .outputfm_V_6_q0(outputfm_V_6_t_q0),
    .outputfm_V_7_address0(write_output_U0_outputfm_V_7_address0),
    .outputfm_V_7_ce0(write_output_U0_outputfm_V_7_ce0),
    .outputfm_V_7_q0(outputfm_V_7_t_q0),
    .outputfm_V_8_address0(write_output_U0_outputfm_V_8_address0),
    .outputfm_V_8_ce0(write_output_U0_outputfm_V_8_ce0),
    .outputfm_V_8_q0(outputfm_V_8_t_q0),
    .outputfm_V_9_address0(write_output_U0_outputfm_V_9_address0),
    .outputfm_V_9_ce0(write_output_U0_outputfm_V_9_ce0),
    .outputfm_V_9_q0(outputfm_V_9_t_q0)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_0_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_0_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_0_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_0_d0),
    .i_q0(outputfm_V_0_i_q0),
    .t_address0(write_output_U0_outputfm_V_0_address0),
    .t_ce0(write_output_U0_outputfm_V_0_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_0_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_0_i_full_n),
    .i_write(ap_channel_done_outputfm_V_0),
    .t_empty_n(outputfm_V_0_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_1_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_1_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_1_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_1_d0),
    .i_q0(outputfm_V_1_i_q0),
    .t_address0(write_output_U0_outputfm_V_1_address0),
    .t_ce0(write_output_U0_outputfm_V_1_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_1_i_full_n),
    .i_write(ap_channel_done_outputfm_V_1),
    .t_empty_n(outputfm_V_1_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_2_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_2_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_2_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_2_d0),
    .i_q0(outputfm_V_2_i_q0),
    .t_address0(write_output_U0_outputfm_V_2_address0),
    .t_ce0(write_output_U0_outputfm_V_2_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_2_i_full_n),
    .i_write(ap_channel_done_outputfm_V_2),
    .t_empty_n(outputfm_V_2_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_3_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_3_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_3_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_3_d0),
    .i_q0(outputfm_V_3_i_q0),
    .t_address0(write_output_U0_outputfm_V_3_address0),
    .t_ce0(write_output_U0_outputfm_V_3_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_3_i_full_n),
    .i_write(ap_channel_done_outputfm_V_3),
    .t_empty_n(outputfm_V_3_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_4_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_4_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_4_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_4_d0),
    .i_q0(outputfm_V_4_i_q0),
    .t_address0(write_output_U0_outputfm_V_4_address0),
    .t_ce0(write_output_U0_outputfm_V_4_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_4_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_4_i_full_n),
    .i_write(ap_channel_done_outputfm_V_4),
    .t_empty_n(outputfm_V_4_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_5_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_5_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_5_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_5_d0),
    .i_q0(outputfm_V_5_i_q0),
    .t_address0(write_output_U0_outputfm_V_5_address0),
    .t_ce0(write_output_U0_outputfm_V_5_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_5_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_5_i_full_n),
    .i_write(ap_channel_done_outputfm_V_5),
    .t_empty_n(outputfm_V_5_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_6_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_6_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_6_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_6_d0),
    .i_q0(outputfm_V_6_i_q0),
    .t_address0(write_output_U0_outputfm_V_6_address0),
    .t_ce0(write_output_U0_outputfm_V_6_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_6_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_6_i_full_n),
    .i_write(ap_channel_done_outputfm_V_6),
    .t_empty_n(outputfm_V_6_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_7_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_7_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_7_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_7_d0),
    .i_q0(outputfm_V_7_i_q0),
    .t_address0(write_output_U0_outputfm_V_7_address0),
    .t_ce0(write_output_U0_outputfm_V_7_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_7_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_7_i_full_n),
    .i_write(ap_channel_done_outputfm_V_7),
    .t_empty_n(outputfm_V_7_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_8_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_8_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_8_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_8_d0),
    .i_q0(outputfm_V_8_i_q0),
    .t_address0(write_output_U0_outputfm_V_8_address0),
    .t_ce0(write_output_U0_outputfm_V_8_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_8_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_8_i_full_n),
    .i_write(ap_channel_done_outputfm_V_8),
    .t_empty_n(outputfm_V_8_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_9_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_9_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_9_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_9_d0),
    .i_q0(outputfm_V_9_i_q0),
    .t_address0(write_output_U0_outputfm_V_9_address0),
    .t_ce0(write_output_U0_outputfm_V_9_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_9_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_9_i_full_n),
    .i_write(ap_channel_done_outputfm_V_9),
    .t_empty_n(outputfm_V_9_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_10_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_10_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_10_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_10_d0),
    .i_q0(outputfm_V_10_i_q0),
    .t_address0(write_output_U0_outputfm_V_10_address0),
    .t_ce0(write_output_U0_outputfm_V_10_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_10_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_10_i_full_n),
    .i_write(ap_channel_done_outputfm_V_10),
    .t_empty_n(outputfm_V_10_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_11_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_11_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_11_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_11_d0),
    .i_q0(outputfm_V_11_i_q0),
    .t_address0(write_output_U0_outputfm_V_11_address0),
    .t_ce0(write_output_U0_outputfm_V_11_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_11_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_11_i_full_n),
    .i_write(ap_channel_done_outputfm_V_11),
    .t_empty_n(outputfm_V_11_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_12_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_12_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_12_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_12_d0),
    .i_q0(outputfm_V_12_i_q0),
    .t_address0(write_output_U0_outputfm_V_12_address0),
    .t_ce0(write_output_U0_outputfm_V_12_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_12_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_12_i_full_n),
    .i_write(ap_channel_done_outputfm_V_12),
    .t_empty_n(outputfm_V_12_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_13_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_13_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_13_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_13_d0),
    .i_q0(outputfm_V_13_i_q0),
    .t_address0(write_output_U0_outputfm_V_13_address0),
    .t_ce0(write_output_U0_outputfm_V_13_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_13_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_13_i_full_n),
    .i_write(ap_channel_done_outputfm_V_13),
    .t_empty_n(outputfm_V_13_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_14_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_14_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_14_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_14_d0),
    .i_q0(outputfm_V_14_i_q0),
    .t_address0(write_output_U0_outputfm_V_14_address0),
    .t_ce0(write_output_U0_outputfm_V_14_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_14_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_14_i_full_n),
    .i_write(ap_channel_done_outputfm_V_14),
    .t_empty_n(outputfm_V_14_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_15_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_15_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_15_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_15_d0),
    .i_q0(outputfm_V_15_i_q0),
    .t_address0(write_output_U0_outputfm_V_15_address0),
    .t_ce0(write_output_U0_outputfm_V_15_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_15_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_15_i_full_n),
    .i_write(ap_channel_done_outputfm_V_15),
    .t_empty_n(outputfm_V_15_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_16_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_16_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_16_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_16_d0),
    .i_q0(outputfm_V_16_i_q0),
    .t_address0(write_output_U0_outputfm_V_16_address0),
    .t_ce0(write_output_U0_outputfm_V_16_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_16_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_16_i_full_n),
    .i_write(ap_channel_done_outputfm_V_16),
    .t_empty_n(outputfm_V_16_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_17_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_17_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_17_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_17_d0),
    .i_q0(outputfm_V_17_i_q0),
    .t_address0(write_output_U0_outputfm_V_17_address0),
    .t_ce0(write_output_U0_outputfm_V_17_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_17_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_17_i_full_n),
    .i_write(ap_channel_done_outputfm_V_17),
    .t_empty_n(outputfm_V_17_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_18_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_18_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_18_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_18_d0),
    .i_q0(outputfm_V_18_i_q0),
    .t_address0(write_output_U0_outputfm_V_18_address0),
    .t_ce0(write_output_U0_outputfm_V_18_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_18_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_18_i_full_n),
    .i_write(ap_channel_done_outputfm_V_18),
    .t_empty_n(outputfm_V_18_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_19_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_19_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_19_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_19_d0),
    .i_q0(outputfm_V_19_i_q0),
    .t_address0(write_output_U0_outputfm_V_19_address0),
    .t_ce0(write_output_U0_outputfm_V_19_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_19_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_19_i_full_n),
    .i_write(ap_channel_done_outputfm_V_19),
    .t_empty_n(outputfm_V_19_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_20_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_20_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_20_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_20_d0),
    .i_q0(outputfm_V_20_i_q0),
    .t_address0(write_output_U0_outputfm_V_20_address0),
    .t_ce0(write_output_U0_outputfm_V_20_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_20_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_20_i_full_n),
    .i_write(ap_channel_done_outputfm_V_20),
    .t_empty_n(outputfm_V_20_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_21_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_21_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_21_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_21_d0),
    .i_q0(outputfm_V_21_i_q0),
    .t_address0(write_output_U0_outputfm_V_21_address0),
    .t_ce0(write_output_U0_outputfm_V_21_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_21_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_21_i_full_n),
    .i_write(ap_channel_done_outputfm_V_21),
    .t_empty_n(outputfm_V_21_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_22_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_22_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_22_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_22_d0),
    .i_q0(outputfm_V_22_i_q0),
    .t_address0(write_output_U0_outputfm_V_22_address0),
    .t_ce0(write_output_U0_outputfm_V_22_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_22_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_22_i_full_n),
    .i_write(ap_channel_done_outputfm_V_22),
    .t_empty_n(outputfm_V_22_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_23_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_23_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_23_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_23_d0),
    .i_q0(outputfm_V_23_i_q0),
    .t_address0(write_output_U0_outputfm_V_23_address0),
    .t_ce0(write_output_U0_outputfm_V_23_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_23_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_23_i_full_n),
    .i_write(ap_channel_done_outputfm_V_23),
    .t_empty_n(outputfm_V_23_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_24_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_24_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_24_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_24_d0),
    .i_q0(outputfm_V_24_i_q0),
    .t_address0(write_output_U0_outputfm_V_24_address0),
    .t_ce0(write_output_U0_outputfm_V_24_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_24_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_24_i_full_n),
    .i_write(ap_channel_done_outputfm_V_24),
    .t_empty_n(outputfm_V_24_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_25_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_25_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_25_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_25_d0),
    .i_q0(outputfm_V_25_i_q0),
    .t_address0(write_output_U0_outputfm_V_25_address0),
    .t_ce0(write_output_U0_outputfm_V_25_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_25_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_25_i_full_n),
    .i_write(ap_channel_done_outputfm_V_25),
    .t_empty_n(outputfm_V_25_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_26_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_26_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_26_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_26_d0),
    .i_q0(outputfm_V_26_i_q0),
    .t_address0(write_output_U0_outputfm_V_26_address0),
    .t_ce0(write_output_U0_outputfm_V_26_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_26_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_26_i_full_n),
    .i_write(ap_channel_done_outputfm_V_26),
    .t_empty_n(outputfm_V_26_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

dataflow_out_chanbNq #(
    .DataWidth( 48 ),
    .AddressRange( 875 ),
    .AddressWidth( 10 ))
outputfm_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dataflow_out_channel_U0_outputfm_V_27_address0),
    .i_ce0(dataflow_out_channel_U0_outputfm_V_27_ce0),
    .i_we0(dataflow_out_channel_U0_outputfm_V_27_we0),
    .i_d0(dataflow_out_channel_U0_outputfm_V_27_d0),
    .i_q0(outputfm_V_27_i_q0),
    .t_address0(write_output_U0_outputfm_V_27_address0),
    .t_ce0(write_output_U0_outputfm_V_27_ce0),
    .t_we0(1'b0),
    .t_d0(48'd0),
    .t_q0(outputfm_V_27_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(outputfm_V_27_i_full_n),
    .i_write(ap_channel_done_outputfm_V_27),
    .t_empty_n(outputfm_V_27_t_empty_n),
    .t_read(write_output_U0_ap_ready)
);

fifo_w16_d1_A_x curr_layer_out_w_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_out_channel_U0_curr_layer_out_w_c_din),
    .if_full_n(curr_layer_out_w_c_full_n),
    .if_write(dataflow_out_channel_U0_curr_layer_out_w_c_write),
    .if_dout(curr_layer_out_w_c_dout),
    .if_empty_n(curr_layer_out_w_c_empty_n),
    .if_read(write_output_U0_curr_layer_out_w_c_read)
);

fifo_w16_d1_A_x curr_layer_out_h_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_out_channel_U0_curr_layer_out_h_c_din),
    .if_full_n(curr_layer_out_h_c_full_n),
    .if_write(dataflow_out_channel_U0_curr_layer_out_h_c_write),
    .if_dout(curr_layer_out_h_c_dout),
    .if_empty_n(curr_layer_out_h_c_empty_n),
    .if_read(write_output_U0_curr_layer_out_h_c_read)
);

fifo_w16_d1_A_x curr_layer_out_ch_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_out_channel_U0_curr_layer_out_ch_c_din),
    .if_full_n(curr_layer_out_ch_c_full_n),
    .if_write(dataflow_out_channel_U0_curr_layer_out_ch_c_write),
    .if_dout(curr_layer_out_ch_c_dout),
    .if_empty_n(curr_layer_out_ch_c_empty_n),
    .if_read(write_output_U0_curr_layer_out_ch_c_read)
);

fifo_w32_d1_A_x to_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_out_channel_U0_to_c_din),
    .if_full_n(to_c_full_n),
    .if_write(dataflow_out_channel_U0_to_c_write),
    .if_dout(to_c_dout),
    .if_empty_n(to_c_empty_n),
    .if_read(write_output_U0_to_c_read)
);

fifo_w32_d1_A_x row_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_out_channel_U0_row_c_din),
    .if_full_n(row_c_full_n),
    .if_write(dataflow_out_channel_U0_row_c_write),
    .if_dout(row_c_dout),
    .if_empty_n(row_c_empty_n),
    .if_read(write_output_U0_row_c_read)
);

fifo_w32_d1_A_x col_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_out_channel_U0_col_c_din),
    .if_full_n(col_c_full_n),
    .if_write(dataflow_out_channel_U0_col_c_write),
    .if_dout(col_c_dout),
    .if_empty_n(col_c_empty_n),
    .if_read(write_output_U0_col_c_read)
);

fifo_w30_d1_A out_offset_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_out_channel_U0_out_offset_out_din),
    .if_full_n(out_offset_c_full_n),
    .if_write(dataflow_out_channel_U0_out_offset_out_write),
    .if_dout(out_offset_c_dout),
    .if_empty_n(out_offset_c_empty_n),
    .if_read(write_output_U0_out_offset_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_dataflow_out_channel_U0_ap_done <= 1'b0;
    end else begin
        if ((1'b1 == ap_sync_done)) begin
            ap_reg_dataflow_out_channel_U0_ap_done <= 1'b0;
        end else begin
            ap_reg_dataflow_out_channel_U0_ap_done <= (dataflow_out_channel_U0_ap_done | ap_reg_dataflow_out_channel_U0_ap_done);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_write_output_U0_ap_done <= 1'b0;
    end else begin
        if ((1'b1 == ap_sync_done)) begin
            ap_reg_write_output_U0_ap_done <= 1'b0;
        end else begin
            ap_reg_write_output_U0_ap_done <= (write_output_U0_ap_done | ap_reg_write_output_U0_ap_done);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_0 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_0 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_0 <= ap_sync_channel_write_outputfm_V_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_1 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_1 <= ap_sync_channel_write_outputfm_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_10 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_10 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_10 <= ap_sync_channel_write_outputfm_V_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_11 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_11 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_11 <= ap_sync_channel_write_outputfm_V_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_12 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_12 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_12 <= ap_sync_channel_write_outputfm_V_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_13 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_13 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_13 <= ap_sync_channel_write_outputfm_V_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_14 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_14 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_14 <= ap_sync_channel_write_outputfm_V_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_15 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_15 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_15 <= ap_sync_channel_write_outputfm_V_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_16 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_16 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_16 <= ap_sync_channel_write_outputfm_V_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_17 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_17 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_17 <= ap_sync_channel_write_outputfm_V_17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_18 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_18 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_18 <= ap_sync_channel_write_outputfm_V_18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_19 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_19 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_19 <= ap_sync_channel_write_outputfm_V_19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_2 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_2 <= ap_sync_channel_write_outputfm_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_20 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_20 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_20 <= ap_sync_channel_write_outputfm_V_20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_21 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_21 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_21 <= ap_sync_channel_write_outputfm_V_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_22 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_22 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_22 <= ap_sync_channel_write_outputfm_V_22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_23 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_23 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_23 <= ap_sync_channel_write_outputfm_V_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_24 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_24 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_24 <= ap_sync_channel_write_outputfm_V_24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_25 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_25 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_25 <= ap_sync_channel_write_outputfm_V_25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_26 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_26 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_26 <= ap_sync_channel_write_outputfm_V_26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_27 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_27 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_27 <= ap_sync_channel_write_outputfm_V_27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_3 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_3 <= ap_sync_channel_write_outputfm_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_4 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_4 <= ap_sync_channel_write_outputfm_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_5 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_5 <= ap_sync_channel_write_outputfm_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_6 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_6 <= ap_sync_channel_write_outputfm_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_7 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_7 <= ap_sync_channel_write_outputfm_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_8 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_8 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_8 <= ap_sync_channel_write_outputfm_V_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_outputfm_V_9 <= 1'b0;
    end else begin
        if ((1'b1 == (dataflow_out_channel_U0_ap_done & dataflow_out_channel_U0_ap_continue))) begin
            ap_sync_reg_channel_write_outputfm_V_9 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_outputfm_V_9 <= ap_sync_channel_write_outputfm_V_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_dataflow_out_channel_U0_ap_ready <= 1'b0;
    end else begin
        if ((1'b1 == (ap_sync_ready & ap_start))) begin
            ap_sync_reg_dataflow_out_channel_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_dataflow_out_channel_U0_ap_ready <= ap_sync_dataflow_out_channel_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_write_output_U0_ap_ready <= 1'b0;
    end else begin
        if ((1'b1 == (ap_sync_ready & ap_start))) begin
            ap_sync_reg_write_output_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_write_output_U0_ap_ready <= ap_sync_write_output_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sync_ready) & (1'b0 == dataflow_out_channel_U0_ap_ready))) begin
        dataflow_out_channel_U0_ap_ready_count <= (dataflow_out_channel_U0_ap_ready_count - 2'd1);
    end else if (((1'b0 == ap_sync_ready) & (dataflow_out_channel_U0_ap_ready == 1'b1))) begin
        dataflow_out_channel_U0_ap_ready_count <= (dataflow_out_channel_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sync_ready) & (1'b0 == write_output_U0_ap_ready))) begin
        write_output_U0_ap_ready_count <= (write_output_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == write_output_U0_ap_ready) & (1'b0 == ap_sync_ready))) begin
        write_output_U0_ap_ready_count <= (write_output_U0_ap_ready_count + 2'd1);
    end
end

assign ap_channel_done_outputfm_V_0 = ((ap_sync_reg_channel_write_outputfm_V_0 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_1 = ((ap_sync_reg_channel_write_outputfm_V_1 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_10 = ((ap_sync_reg_channel_write_outputfm_V_10 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_11 = ((ap_sync_reg_channel_write_outputfm_V_11 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_12 = ((ap_sync_reg_channel_write_outputfm_V_12 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_13 = ((ap_sync_reg_channel_write_outputfm_V_13 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_14 = ((ap_sync_reg_channel_write_outputfm_V_14 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_15 = ((ap_sync_reg_channel_write_outputfm_V_15 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_16 = ((ap_sync_reg_channel_write_outputfm_V_16 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_17 = ((ap_sync_reg_channel_write_outputfm_V_17 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_18 = ((ap_sync_reg_channel_write_outputfm_V_18 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_19 = ((ap_sync_reg_channel_write_outputfm_V_19 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_2 = ((ap_sync_reg_channel_write_outputfm_V_2 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_20 = ((ap_sync_reg_channel_write_outputfm_V_20 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_21 = ((ap_sync_reg_channel_write_outputfm_V_21 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_22 = ((ap_sync_reg_channel_write_outputfm_V_22 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_23 = ((ap_sync_reg_channel_write_outputfm_V_23 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_24 = ((ap_sync_reg_channel_write_outputfm_V_24 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_25 = ((ap_sync_reg_channel_write_outputfm_V_25 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_26 = ((ap_sync_reg_channel_write_outputfm_V_26 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_27 = ((ap_sync_reg_channel_write_outputfm_V_27 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_3 = ((ap_sync_reg_channel_write_outputfm_V_3 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_4 = ((ap_sync_reg_channel_write_outputfm_V_4 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_5 = ((ap_sync_reg_channel_write_outputfm_V_5 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_6 = ((ap_sync_reg_channel_write_outputfm_V_6 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_7 = ((ap_sync_reg_channel_write_outputfm_V_7 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_8 = ((ap_sync_reg_channel_write_outputfm_V_8 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_channel_done_outputfm_V_9 = ((ap_sync_reg_channel_write_outputfm_V_9 ^ 1'b1) & dataflow_out_channel_U0_ap_done);

assign ap_done = ap_sync_done;

assign ap_idle = (write_output_U0_ap_idle & (outputfm_V_27_t_empty_n ^ 1'b1) & (outputfm_V_26_t_empty_n ^ 1'b1) & (outputfm_V_25_t_empty_n ^ 1'b1) & (outputfm_V_24_t_empty_n ^ 1'b1) & (outputfm_V_23_t_empty_n ^ 1'b1) & (outputfm_V_22_t_empty_n ^ 1'b1) & (outputfm_V_21_t_empty_n ^ 1'b1) & (outputfm_V_20_t_empty_n ^ 1'b1) & (outputfm_V_19_t_empty_n ^ 1'b1) & (outputfm_V_18_t_empty_n ^ 1'b1) & (outputfm_V_17_t_empty_n ^ 1'b1) & (outputfm_V_16_t_empty_n ^ 1'b1) & (outputfm_V_15_t_empty_n ^ 1'b1) & (outputfm_V_14_t_empty_n ^ 1'b1) & (outputfm_V_13_t_empty_n ^ 1'b1) & (outputfm_V_12_t_empty_n ^ 1'b1) & (outputfm_V_11_t_empty_n ^ 1'b1) & (outputfm_V_10_t_empty_n ^ 1'b1) & (outputfm_V_9_t_empty_n ^ 1'b1) & (outputfm_V_8_t_empty_n ^ 1'b1) & (outputfm_V_7_t_empty_n ^ 1'b1) & (outputfm_V_6_t_empty_n ^ 1'b1) & (outputfm_V_5_t_empty_n ^ 1'b1) & (outputfm_V_4_t_empty_n ^ 1'b1) & (outputfm_V_3_t_empty_n ^ 1'b1) & (outputfm_V_2_t_empty_n ^ 1'b1) & (outputfm_V_1_t_empty_n ^ 1'b1) & (outputfm_V_0_t_empty_n ^ 1'b1) & dataflow_out_channel_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_channel_write_outputfm_V_0 = ((dataflow_out_channel_U0_outputfm_V_0_full_n & ap_channel_done_outputfm_V_0) | ap_sync_reg_channel_write_outputfm_V_0);

assign ap_sync_channel_write_outputfm_V_1 = ((dataflow_out_channel_U0_outputfm_V_1_full_n & ap_channel_done_outputfm_V_1) | ap_sync_reg_channel_write_outputfm_V_1);

assign ap_sync_channel_write_outputfm_V_10 = ((dataflow_out_channel_U0_outputfm_V_10_full_n & ap_channel_done_outputfm_V_10) | ap_sync_reg_channel_write_outputfm_V_10);

assign ap_sync_channel_write_outputfm_V_11 = ((dataflow_out_channel_U0_outputfm_V_11_full_n & ap_channel_done_outputfm_V_11) | ap_sync_reg_channel_write_outputfm_V_11);

assign ap_sync_channel_write_outputfm_V_12 = ((dataflow_out_channel_U0_outputfm_V_12_full_n & ap_channel_done_outputfm_V_12) | ap_sync_reg_channel_write_outputfm_V_12);

assign ap_sync_channel_write_outputfm_V_13 = ((dataflow_out_channel_U0_outputfm_V_13_full_n & ap_channel_done_outputfm_V_13) | ap_sync_reg_channel_write_outputfm_V_13);

assign ap_sync_channel_write_outputfm_V_14 = ((dataflow_out_channel_U0_outputfm_V_14_full_n & ap_channel_done_outputfm_V_14) | ap_sync_reg_channel_write_outputfm_V_14);

assign ap_sync_channel_write_outputfm_V_15 = ((dataflow_out_channel_U0_outputfm_V_15_full_n & ap_channel_done_outputfm_V_15) | ap_sync_reg_channel_write_outputfm_V_15);

assign ap_sync_channel_write_outputfm_V_16 = ((dataflow_out_channel_U0_outputfm_V_16_full_n & ap_channel_done_outputfm_V_16) | ap_sync_reg_channel_write_outputfm_V_16);

assign ap_sync_channel_write_outputfm_V_17 = ((dataflow_out_channel_U0_outputfm_V_17_full_n & ap_channel_done_outputfm_V_17) | ap_sync_reg_channel_write_outputfm_V_17);

assign ap_sync_channel_write_outputfm_V_18 = ((dataflow_out_channel_U0_outputfm_V_18_full_n & ap_channel_done_outputfm_V_18) | ap_sync_reg_channel_write_outputfm_V_18);

assign ap_sync_channel_write_outputfm_V_19 = ((dataflow_out_channel_U0_outputfm_V_19_full_n & ap_channel_done_outputfm_V_19) | ap_sync_reg_channel_write_outputfm_V_19);

assign ap_sync_channel_write_outputfm_V_2 = ((dataflow_out_channel_U0_outputfm_V_2_full_n & ap_channel_done_outputfm_V_2) | ap_sync_reg_channel_write_outputfm_V_2);

assign ap_sync_channel_write_outputfm_V_20 = ((dataflow_out_channel_U0_outputfm_V_20_full_n & ap_channel_done_outputfm_V_20) | ap_sync_reg_channel_write_outputfm_V_20);

assign ap_sync_channel_write_outputfm_V_21 = ((dataflow_out_channel_U0_outputfm_V_21_full_n & ap_channel_done_outputfm_V_21) | ap_sync_reg_channel_write_outputfm_V_21);

assign ap_sync_channel_write_outputfm_V_22 = ((dataflow_out_channel_U0_outputfm_V_22_full_n & ap_channel_done_outputfm_V_22) | ap_sync_reg_channel_write_outputfm_V_22);

assign ap_sync_channel_write_outputfm_V_23 = ((dataflow_out_channel_U0_outputfm_V_23_full_n & ap_channel_done_outputfm_V_23) | ap_sync_reg_channel_write_outputfm_V_23);

assign ap_sync_channel_write_outputfm_V_24 = ((dataflow_out_channel_U0_outputfm_V_24_full_n & ap_channel_done_outputfm_V_24) | ap_sync_reg_channel_write_outputfm_V_24);

assign ap_sync_channel_write_outputfm_V_25 = ((dataflow_out_channel_U0_outputfm_V_25_full_n & ap_channel_done_outputfm_V_25) | ap_sync_reg_channel_write_outputfm_V_25);

assign ap_sync_channel_write_outputfm_V_26 = ((dataflow_out_channel_U0_outputfm_V_26_full_n & ap_channel_done_outputfm_V_26) | ap_sync_reg_channel_write_outputfm_V_26);

assign ap_sync_channel_write_outputfm_V_27 = ((dataflow_out_channel_U0_outputfm_V_27_full_n & ap_channel_done_outputfm_V_27) | ap_sync_reg_channel_write_outputfm_V_27);

assign ap_sync_channel_write_outputfm_V_3 = ((dataflow_out_channel_U0_outputfm_V_3_full_n & ap_channel_done_outputfm_V_3) | ap_sync_reg_channel_write_outputfm_V_3);

assign ap_sync_channel_write_outputfm_V_4 = ((dataflow_out_channel_U0_outputfm_V_4_full_n & ap_channel_done_outputfm_V_4) | ap_sync_reg_channel_write_outputfm_V_4);

assign ap_sync_channel_write_outputfm_V_5 = ((dataflow_out_channel_U0_outputfm_V_5_full_n & ap_channel_done_outputfm_V_5) | ap_sync_reg_channel_write_outputfm_V_5);

assign ap_sync_channel_write_outputfm_V_6 = ((dataflow_out_channel_U0_outputfm_V_6_full_n & ap_channel_done_outputfm_V_6) | ap_sync_reg_channel_write_outputfm_V_6);

assign ap_sync_channel_write_outputfm_V_7 = ((dataflow_out_channel_U0_outputfm_V_7_full_n & ap_channel_done_outputfm_V_7) | ap_sync_reg_channel_write_outputfm_V_7);

assign ap_sync_channel_write_outputfm_V_8 = ((dataflow_out_channel_U0_outputfm_V_8_full_n & ap_channel_done_outputfm_V_8) | ap_sync_reg_channel_write_outputfm_V_8);

assign ap_sync_channel_write_outputfm_V_9 = ((dataflow_out_channel_U0_outputfm_V_9_full_n & ap_channel_done_outputfm_V_9) | ap_sync_reg_channel_write_outputfm_V_9);

assign ap_sync_continue = ap_continue;

assign ap_sync_dataflow_out_channel_U0_ap_ready = (dataflow_out_channel_U0_ap_ready | ap_sync_reg_dataflow_out_channel_U0_ap_ready);

assign ap_sync_done = (ap_reg_write_output_U0_ap_done & ap_reg_dataflow_out_channel_U0_ap_done);

assign ap_sync_ready = (ap_sync_write_output_U0_ap_ready & ap_sync_dataflow_out_channel_U0_ap_ready);

assign ap_sync_write_output_U0_ap_ready = (write_output_U0_ap_ready | ap_sync_reg_write_output_U0_ap_ready);

assign biasbuf_V_address0 = write_output_U0_biasbuf_V_address0;

assign biasbuf_V_address1 = 7'd0;

assign biasbuf_V_ce0 = write_output_U0_biasbuf_V_ce0;

assign biasbuf_V_ce1 = 1'b0;

assign biasbuf_V_d0 = 48'd0;

assign biasbuf_V_d1 = 48'd0;

assign biasbuf_V_we0 = 1'b0;

assign biasbuf_V_we1 = 1'b0;

assign dataflow_out_channel_U0_ap_continue = (ap_sync_channel_write_outputfm_V_9 & ap_sync_channel_write_outputfm_V_8 & ap_sync_channel_write_outputfm_V_7 & ap_sync_channel_write_outputfm_V_6 & ap_sync_channel_write_outputfm_V_5 & ap_sync_channel_write_outputfm_V_4 & ap_sync_channel_write_outputfm_V_3 & ap_sync_channel_write_outputfm_V_27 & ap_sync_channel_write_outputfm_V_26 & ap_sync_channel_write_outputfm_V_25 & ap_sync_channel_write_outputfm_V_24 & ap_sync_channel_write_outputfm_V_23 & ap_sync_channel_write_outputfm_V_22 & ap_sync_channel_write_outputfm_V_21 & ap_sync_channel_write_outputfm_V_20 & ap_sync_channel_write_outputfm_V_2 & ap_sync_channel_write_outputfm_V_19 & ap_sync_channel_write_outputfm_V_18 & ap_sync_channel_write_outputfm_V_17 & ap_sync_channel_write_outputfm_V_16 & ap_sync_channel_write_outputfm_V_15 & ap_sync_channel_write_outputfm_V_14 & ap_sync_channel_write_outputfm_V_13 & ap_sync_channel_write_outputfm_V_12 & ap_sync_channel_write_outputfm_V_11 & ap_sync_channel_write_outputfm_V_10 & ap_sync_channel_write_outputfm_V_1 & ap_sync_channel_write_outputfm_V_0);

assign dataflow_out_channel_U0_ap_start = ((ap_sync_reg_dataflow_out_channel_U0_ap_ready ^ 1'b1) & ap_start);

assign dataflow_out_channel_U0_outputfm_V_0_full_n = outputfm_V_0_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_10_full_n = outputfm_V_10_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_11_full_n = outputfm_V_11_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_12_full_n = outputfm_V_12_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_13_full_n = outputfm_V_13_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_14_full_n = outputfm_V_14_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_15_full_n = outputfm_V_15_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_16_full_n = outputfm_V_16_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_17_full_n = outputfm_V_17_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_18_full_n = outputfm_V_18_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_19_full_n = outputfm_V_19_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_1_full_n = outputfm_V_1_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_20_full_n = outputfm_V_20_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_21_full_n = outputfm_V_21_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_22_full_n = outputfm_V_22_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_23_full_n = outputfm_V_23_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_24_full_n = outputfm_V_24_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_25_full_n = outputfm_V_25_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_26_full_n = outputfm_V_26_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_27_full_n = outputfm_V_27_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_2_full_n = outputfm_V_2_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_3_full_n = outputfm_V_3_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_4_full_n = outputfm_V_4_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_5_full_n = outputfm_V_5_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_6_full_n = outputfm_V_6_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_7_full_n = outputfm_V_7_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_8_full_n = outputfm_V_8_i_full_n;

assign dataflow_out_channel_U0_outputfm_V_9_full_n = outputfm_V_9_i_full_n;

assign dataflow_out_channel_U0_start_full_n = 1'b0;

assign dataflow_out_channel_U0_start_write = 1'b0;

assign m_axi_weights_ARADDR = dataflow_out_channel_U0_m_axi_weights_ARADDR;

assign m_axi_weights_ARBURST = dataflow_out_channel_U0_m_axi_weights_ARBURST;

assign m_axi_weights_ARCACHE = dataflow_out_channel_U0_m_axi_weights_ARCACHE;

assign m_axi_weights_ARID = dataflow_out_channel_U0_m_axi_weights_ARID;

assign m_axi_weights_ARLEN = dataflow_out_channel_U0_m_axi_weights_ARLEN;

assign m_axi_weights_ARLOCK = dataflow_out_channel_U0_m_axi_weights_ARLOCK;

assign m_axi_weights_ARPROT = dataflow_out_channel_U0_m_axi_weights_ARPROT;

assign m_axi_weights_ARQOS = dataflow_out_channel_U0_m_axi_weights_ARQOS;

assign m_axi_weights_ARREGION = dataflow_out_channel_U0_m_axi_weights_ARREGION;

assign m_axi_weights_ARSIZE = dataflow_out_channel_U0_m_axi_weights_ARSIZE;

assign m_axi_weights_ARUSER = dataflow_out_channel_U0_m_axi_weights_ARUSER;

assign m_axi_weights_ARVALID = dataflow_out_channel_U0_m_axi_weights_ARVALID;

assign m_axi_weights_AWADDR = write_output_U0_m_axi_out_r_AWADDR;

assign m_axi_weights_AWBURST = write_output_U0_m_axi_out_r_AWBURST;

assign m_axi_weights_AWCACHE = write_output_U0_m_axi_out_r_AWCACHE;

assign m_axi_weights_AWID = write_output_U0_m_axi_out_r_AWID;

assign m_axi_weights_AWLEN = write_output_U0_m_axi_out_r_AWLEN;

assign m_axi_weights_AWLOCK = write_output_U0_m_axi_out_r_AWLOCK;

assign m_axi_weights_AWPROT = write_output_U0_m_axi_out_r_AWPROT;

assign m_axi_weights_AWQOS = write_output_U0_m_axi_out_r_AWQOS;

assign m_axi_weights_AWREGION = write_output_U0_m_axi_out_r_AWREGION;

assign m_axi_weights_AWSIZE = write_output_U0_m_axi_out_r_AWSIZE;

assign m_axi_weights_AWUSER = write_output_U0_m_axi_out_r_AWUSER;

assign m_axi_weights_AWVALID = write_output_U0_m_axi_out_r_AWVALID;

assign m_axi_weights_BREADY = write_output_U0_m_axi_out_r_BREADY;

assign m_axi_weights_RREADY = dataflow_out_channel_U0_m_axi_weights_RREADY;

assign m_axi_weights_WDATA = write_output_U0_m_axi_out_r_WDATA;

assign m_axi_weights_WID = write_output_U0_m_axi_out_r_WID;

assign m_axi_weights_WLAST = write_output_U0_m_axi_out_r_WLAST;

assign m_axi_weights_WSTRB = write_output_U0_m_axi_out_r_WSTRB;

assign m_axi_weights_WUSER = write_output_U0_m_axi_out_r_WUSER;

assign m_axi_weights_WVALID = write_output_U0_m_axi_out_r_WVALID;

assign partial_outputfm_0_V_address0 = dataflow_out_channel_U0_partial_outputfm_0_V_address0;

assign partial_outputfm_0_V_address1 = dataflow_out_channel_U0_partial_outputfm_0_V_address1;

assign partial_outputfm_0_V_ce0 = dataflow_out_channel_U0_partial_outputfm_0_V_ce0;

assign partial_outputfm_0_V_ce1 = dataflow_out_channel_U0_partial_outputfm_0_V_ce1;

assign partial_outputfm_0_V_d0 = 48'd0;

assign partial_outputfm_0_V_d1 = dataflow_out_channel_U0_partial_outputfm_0_V_d1;

assign partial_outputfm_0_V_we0 = 1'b0;

assign partial_outputfm_0_V_we1 = dataflow_out_channel_U0_partial_outputfm_0_V_we1;

assign partial_outputfm_10_V_address0 = dataflow_out_channel_U0_partial_outputfm_10_V_address0;

assign partial_outputfm_10_V_address1 = dataflow_out_channel_U0_partial_outputfm_10_V_address1;

assign partial_outputfm_10_V_ce0 = dataflow_out_channel_U0_partial_outputfm_10_V_ce0;

assign partial_outputfm_10_V_ce1 = dataflow_out_channel_U0_partial_outputfm_10_V_ce1;

assign partial_outputfm_10_V_d0 = 48'd0;

assign partial_outputfm_10_V_d1 = dataflow_out_channel_U0_partial_outputfm_10_V_d1;

assign partial_outputfm_10_V_we0 = 1'b0;

assign partial_outputfm_10_V_we1 = dataflow_out_channel_U0_partial_outputfm_10_V_we1;

assign partial_outputfm_11_V_address0 = dataflow_out_channel_U0_partial_outputfm_11_V_address0;

assign partial_outputfm_11_V_address1 = dataflow_out_channel_U0_partial_outputfm_11_V_address1;

assign partial_outputfm_11_V_ce0 = dataflow_out_channel_U0_partial_outputfm_11_V_ce0;

assign partial_outputfm_11_V_ce1 = dataflow_out_channel_U0_partial_outputfm_11_V_ce1;

assign partial_outputfm_11_V_d0 = 48'd0;

assign partial_outputfm_11_V_d1 = dataflow_out_channel_U0_partial_outputfm_11_V_d1;

assign partial_outputfm_11_V_we0 = 1'b0;

assign partial_outputfm_11_V_we1 = dataflow_out_channel_U0_partial_outputfm_11_V_we1;

assign partial_outputfm_12_V_address0 = dataflow_out_channel_U0_partial_outputfm_12_V_address0;

assign partial_outputfm_12_V_address1 = dataflow_out_channel_U0_partial_outputfm_12_V_address1;

assign partial_outputfm_12_V_ce0 = dataflow_out_channel_U0_partial_outputfm_12_V_ce0;

assign partial_outputfm_12_V_ce1 = dataflow_out_channel_U0_partial_outputfm_12_V_ce1;

assign partial_outputfm_12_V_d0 = 48'd0;

assign partial_outputfm_12_V_d1 = dataflow_out_channel_U0_partial_outputfm_12_V_d1;

assign partial_outputfm_12_V_we0 = 1'b0;

assign partial_outputfm_12_V_we1 = dataflow_out_channel_U0_partial_outputfm_12_V_we1;

assign partial_outputfm_13_V_address0 = dataflow_out_channel_U0_partial_outputfm_13_V_address0;

assign partial_outputfm_13_V_address1 = dataflow_out_channel_U0_partial_outputfm_13_V_address1;

assign partial_outputfm_13_V_ce0 = dataflow_out_channel_U0_partial_outputfm_13_V_ce0;

assign partial_outputfm_13_V_ce1 = dataflow_out_channel_U0_partial_outputfm_13_V_ce1;

assign partial_outputfm_13_V_d0 = 48'd0;

assign partial_outputfm_13_V_d1 = dataflow_out_channel_U0_partial_outputfm_13_V_d1;

assign partial_outputfm_13_V_we0 = 1'b0;

assign partial_outputfm_13_V_we1 = dataflow_out_channel_U0_partial_outputfm_13_V_we1;

assign partial_outputfm_14_V_address0 = dataflow_out_channel_U0_partial_outputfm_14_V_address0;

assign partial_outputfm_14_V_address1 = dataflow_out_channel_U0_partial_outputfm_14_V_address1;

assign partial_outputfm_14_V_ce0 = dataflow_out_channel_U0_partial_outputfm_14_V_ce0;

assign partial_outputfm_14_V_ce1 = dataflow_out_channel_U0_partial_outputfm_14_V_ce1;

assign partial_outputfm_14_V_d0 = 48'd0;

assign partial_outputfm_14_V_d1 = dataflow_out_channel_U0_partial_outputfm_14_V_d1;

assign partial_outputfm_14_V_we0 = 1'b0;

assign partial_outputfm_14_V_we1 = dataflow_out_channel_U0_partial_outputfm_14_V_we1;

assign partial_outputfm_15_V_address0 = dataflow_out_channel_U0_partial_outputfm_15_V_address0;

assign partial_outputfm_15_V_address1 = dataflow_out_channel_U0_partial_outputfm_15_V_address1;

assign partial_outputfm_15_V_ce0 = dataflow_out_channel_U0_partial_outputfm_15_V_ce0;

assign partial_outputfm_15_V_ce1 = dataflow_out_channel_U0_partial_outputfm_15_V_ce1;

assign partial_outputfm_15_V_d0 = 48'd0;

assign partial_outputfm_15_V_d1 = dataflow_out_channel_U0_partial_outputfm_15_V_d1;

assign partial_outputfm_15_V_we0 = 1'b0;

assign partial_outputfm_15_V_we1 = dataflow_out_channel_U0_partial_outputfm_15_V_we1;

assign partial_outputfm_16_V_address0 = dataflow_out_channel_U0_partial_outputfm_16_V_address0;

assign partial_outputfm_16_V_address1 = dataflow_out_channel_U0_partial_outputfm_16_V_address1;

assign partial_outputfm_16_V_ce0 = dataflow_out_channel_U0_partial_outputfm_16_V_ce0;

assign partial_outputfm_16_V_ce1 = dataflow_out_channel_U0_partial_outputfm_16_V_ce1;

assign partial_outputfm_16_V_d0 = 48'd0;

assign partial_outputfm_16_V_d1 = dataflow_out_channel_U0_partial_outputfm_16_V_d1;

assign partial_outputfm_16_V_we0 = 1'b0;

assign partial_outputfm_16_V_we1 = dataflow_out_channel_U0_partial_outputfm_16_V_we1;

assign partial_outputfm_17_V_address0 = dataflow_out_channel_U0_partial_outputfm_17_V_address0;

assign partial_outputfm_17_V_address1 = dataflow_out_channel_U0_partial_outputfm_17_V_address1;

assign partial_outputfm_17_V_ce0 = dataflow_out_channel_U0_partial_outputfm_17_V_ce0;

assign partial_outputfm_17_V_ce1 = dataflow_out_channel_U0_partial_outputfm_17_V_ce1;

assign partial_outputfm_17_V_d0 = 48'd0;

assign partial_outputfm_17_V_d1 = dataflow_out_channel_U0_partial_outputfm_17_V_d1;

assign partial_outputfm_17_V_we0 = 1'b0;

assign partial_outputfm_17_V_we1 = dataflow_out_channel_U0_partial_outputfm_17_V_we1;

assign partial_outputfm_18_V_address0 = dataflow_out_channel_U0_partial_outputfm_18_V_address0;

assign partial_outputfm_18_V_address1 = dataflow_out_channel_U0_partial_outputfm_18_V_address1;

assign partial_outputfm_18_V_ce0 = dataflow_out_channel_U0_partial_outputfm_18_V_ce0;

assign partial_outputfm_18_V_ce1 = dataflow_out_channel_U0_partial_outputfm_18_V_ce1;

assign partial_outputfm_18_V_d0 = 48'd0;

assign partial_outputfm_18_V_d1 = dataflow_out_channel_U0_partial_outputfm_18_V_d1;

assign partial_outputfm_18_V_we0 = 1'b0;

assign partial_outputfm_18_V_we1 = dataflow_out_channel_U0_partial_outputfm_18_V_we1;

assign partial_outputfm_19_V_address0 = dataflow_out_channel_U0_partial_outputfm_19_V_address0;

assign partial_outputfm_19_V_address1 = dataflow_out_channel_U0_partial_outputfm_19_V_address1;

assign partial_outputfm_19_V_ce0 = dataflow_out_channel_U0_partial_outputfm_19_V_ce0;

assign partial_outputfm_19_V_ce1 = dataflow_out_channel_U0_partial_outputfm_19_V_ce1;

assign partial_outputfm_19_V_d0 = 48'd0;

assign partial_outputfm_19_V_d1 = dataflow_out_channel_U0_partial_outputfm_19_V_d1;

assign partial_outputfm_19_V_we0 = 1'b0;

assign partial_outputfm_19_V_we1 = dataflow_out_channel_U0_partial_outputfm_19_V_we1;

assign partial_outputfm_1_V_address0 = dataflow_out_channel_U0_partial_outputfm_1_V_address0;

assign partial_outputfm_1_V_address1 = dataflow_out_channel_U0_partial_outputfm_1_V_address1;

assign partial_outputfm_1_V_ce0 = dataflow_out_channel_U0_partial_outputfm_1_V_ce0;

assign partial_outputfm_1_V_ce1 = dataflow_out_channel_U0_partial_outputfm_1_V_ce1;

assign partial_outputfm_1_V_d0 = 48'd0;

assign partial_outputfm_1_V_d1 = dataflow_out_channel_U0_partial_outputfm_1_V_d1;

assign partial_outputfm_1_V_we0 = 1'b0;

assign partial_outputfm_1_V_we1 = dataflow_out_channel_U0_partial_outputfm_1_V_we1;

assign partial_outputfm_20_V_address0 = dataflow_out_channel_U0_partial_outputfm_20_V_address0;

assign partial_outputfm_20_V_address1 = dataflow_out_channel_U0_partial_outputfm_20_V_address1;

assign partial_outputfm_20_V_ce0 = dataflow_out_channel_U0_partial_outputfm_20_V_ce0;

assign partial_outputfm_20_V_ce1 = dataflow_out_channel_U0_partial_outputfm_20_V_ce1;

assign partial_outputfm_20_V_d0 = 48'd0;

assign partial_outputfm_20_V_d1 = dataflow_out_channel_U0_partial_outputfm_20_V_d1;

assign partial_outputfm_20_V_we0 = 1'b0;

assign partial_outputfm_20_V_we1 = dataflow_out_channel_U0_partial_outputfm_20_V_we1;

assign partial_outputfm_21_V_address0 = dataflow_out_channel_U0_partial_outputfm_21_V_address0;

assign partial_outputfm_21_V_address1 = dataflow_out_channel_U0_partial_outputfm_21_V_address1;

assign partial_outputfm_21_V_ce0 = dataflow_out_channel_U0_partial_outputfm_21_V_ce0;

assign partial_outputfm_21_V_ce1 = dataflow_out_channel_U0_partial_outputfm_21_V_ce1;

assign partial_outputfm_21_V_d0 = 48'd0;

assign partial_outputfm_21_V_d1 = dataflow_out_channel_U0_partial_outputfm_21_V_d1;

assign partial_outputfm_21_V_we0 = 1'b0;

assign partial_outputfm_21_V_we1 = dataflow_out_channel_U0_partial_outputfm_21_V_we1;

assign partial_outputfm_22_V_address0 = dataflow_out_channel_U0_partial_outputfm_22_V_address0;

assign partial_outputfm_22_V_address1 = dataflow_out_channel_U0_partial_outputfm_22_V_address1;

assign partial_outputfm_22_V_ce0 = dataflow_out_channel_U0_partial_outputfm_22_V_ce0;

assign partial_outputfm_22_V_ce1 = dataflow_out_channel_U0_partial_outputfm_22_V_ce1;

assign partial_outputfm_22_V_d0 = 48'd0;

assign partial_outputfm_22_V_d1 = dataflow_out_channel_U0_partial_outputfm_22_V_d1;

assign partial_outputfm_22_V_we0 = 1'b0;

assign partial_outputfm_22_V_we1 = dataflow_out_channel_U0_partial_outputfm_22_V_we1;

assign partial_outputfm_23_V_address0 = dataflow_out_channel_U0_partial_outputfm_23_V_address0;

assign partial_outputfm_23_V_address1 = dataflow_out_channel_U0_partial_outputfm_23_V_address1;

assign partial_outputfm_23_V_ce0 = dataflow_out_channel_U0_partial_outputfm_23_V_ce0;

assign partial_outputfm_23_V_ce1 = dataflow_out_channel_U0_partial_outputfm_23_V_ce1;

assign partial_outputfm_23_V_d0 = 48'd0;

assign partial_outputfm_23_V_d1 = dataflow_out_channel_U0_partial_outputfm_23_V_d1;

assign partial_outputfm_23_V_we0 = 1'b0;

assign partial_outputfm_23_V_we1 = dataflow_out_channel_U0_partial_outputfm_23_V_we1;

assign partial_outputfm_24_V_address0 = dataflow_out_channel_U0_partial_outputfm_24_V_address0;

assign partial_outputfm_24_V_address1 = dataflow_out_channel_U0_partial_outputfm_24_V_address1;

assign partial_outputfm_24_V_ce0 = dataflow_out_channel_U0_partial_outputfm_24_V_ce0;

assign partial_outputfm_24_V_ce1 = dataflow_out_channel_U0_partial_outputfm_24_V_ce1;

assign partial_outputfm_24_V_d0 = 48'd0;

assign partial_outputfm_24_V_d1 = dataflow_out_channel_U0_partial_outputfm_24_V_d1;

assign partial_outputfm_24_V_we0 = 1'b0;

assign partial_outputfm_24_V_we1 = dataflow_out_channel_U0_partial_outputfm_24_V_we1;

assign partial_outputfm_25_V_address0 = dataflow_out_channel_U0_partial_outputfm_25_V_address0;

assign partial_outputfm_25_V_address1 = dataflow_out_channel_U0_partial_outputfm_25_V_address1;

assign partial_outputfm_25_V_ce0 = dataflow_out_channel_U0_partial_outputfm_25_V_ce0;

assign partial_outputfm_25_V_ce1 = dataflow_out_channel_U0_partial_outputfm_25_V_ce1;

assign partial_outputfm_25_V_d0 = 48'd0;

assign partial_outputfm_25_V_d1 = dataflow_out_channel_U0_partial_outputfm_25_V_d1;

assign partial_outputfm_25_V_we0 = 1'b0;

assign partial_outputfm_25_V_we1 = dataflow_out_channel_U0_partial_outputfm_25_V_we1;

assign partial_outputfm_26_V_address0 = dataflow_out_channel_U0_partial_outputfm_26_V_address0;

assign partial_outputfm_26_V_address1 = dataflow_out_channel_U0_partial_outputfm_26_V_address1;

assign partial_outputfm_26_V_ce0 = dataflow_out_channel_U0_partial_outputfm_26_V_ce0;

assign partial_outputfm_26_V_ce1 = dataflow_out_channel_U0_partial_outputfm_26_V_ce1;

assign partial_outputfm_26_V_d0 = 48'd0;

assign partial_outputfm_26_V_d1 = dataflow_out_channel_U0_partial_outputfm_26_V_d1;

assign partial_outputfm_26_V_we0 = 1'b0;

assign partial_outputfm_26_V_we1 = dataflow_out_channel_U0_partial_outputfm_26_V_we1;

assign partial_outputfm_27_V_address0 = dataflow_out_channel_U0_partial_outputfm_27_V_address0;

assign partial_outputfm_27_V_address1 = dataflow_out_channel_U0_partial_outputfm_27_V_address1;

assign partial_outputfm_27_V_ce0 = dataflow_out_channel_U0_partial_outputfm_27_V_ce0;

assign partial_outputfm_27_V_ce1 = dataflow_out_channel_U0_partial_outputfm_27_V_ce1;

assign partial_outputfm_27_V_d0 = 48'd0;

assign partial_outputfm_27_V_d1 = dataflow_out_channel_U0_partial_outputfm_27_V_d1;

assign partial_outputfm_27_V_we0 = 1'b0;

assign partial_outputfm_27_V_we1 = dataflow_out_channel_U0_partial_outputfm_27_V_we1;

assign partial_outputfm_2_V_address0 = dataflow_out_channel_U0_partial_outputfm_2_V_address0;

assign partial_outputfm_2_V_address1 = dataflow_out_channel_U0_partial_outputfm_2_V_address1;

assign partial_outputfm_2_V_ce0 = dataflow_out_channel_U0_partial_outputfm_2_V_ce0;

assign partial_outputfm_2_V_ce1 = dataflow_out_channel_U0_partial_outputfm_2_V_ce1;

assign partial_outputfm_2_V_d0 = 48'd0;

assign partial_outputfm_2_V_d1 = dataflow_out_channel_U0_partial_outputfm_2_V_d1;

assign partial_outputfm_2_V_we0 = 1'b0;

assign partial_outputfm_2_V_we1 = dataflow_out_channel_U0_partial_outputfm_2_V_we1;

assign partial_outputfm_3_V_address0 = dataflow_out_channel_U0_partial_outputfm_3_V_address0;

assign partial_outputfm_3_V_address1 = dataflow_out_channel_U0_partial_outputfm_3_V_address1;

assign partial_outputfm_3_V_ce0 = dataflow_out_channel_U0_partial_outputfm_3_V_ce0;

assign partial_outputfm_3_V_ce1 = dataflow_out_channel_U0_partial_outputfm_3_V_ce1;

assign partial_outputfm_3_V_d0 = 48'd0;

assign partial_outputfm_3_V_d1 = dataflow_out_channel_U0_partial_outputfm_3_V_d1;

assign partial_outputfm_3_V_we0 = 1'b0;

assign partial_outputfm_3_V_we1 = dataflow_out_channel_U0_partial_outputfm_3_V_we1;

assign partial_outputfm_4_V_address0 = dataflow_out_channel_U0_partial_outputfm_4_V_address0;

assign partial_outputfm_4_V_address1 = dataflow_out_channel_U0_partial_outputfm_4_V_address1;

assign partial_outputfm_4_V_ce0 = dataflow_out_channel_U0_partial_outputfm_4_V_ce0;

assign partial_outputfm_4_V_ce1 = dataflow_out_channel_U0_partial_outputfm_4_V_ce1;

assign partial_outputfm_4_V_d0 = 48'd0;

assign partial_outputfm_4_V_d1 = dataflow_out_channel_U0_partial_outputfm_4_V_d1;

assign partial_outputfm_4_V_we0 = 1'b0;

assign partial_outputfm_4_V_we1 = dataflow_out_channel_U0_partial_outputfm_4_V_we1;

assign partial_outputfm_5_V_address0 = dataflow_out_channel_U0_partial_outputfm_5_V_address0;

assign partial_outputfm_5_V_address1 = dataflow_out_channel_U0_partial_outputfm_5_V_address1;

assign partial_outputfm_5_V_ce0 = dataflow_out_channel_U0_partial_outputfm_5_V_ce0;

assign partial_outputfm_5_V_ce1 = dataflow_out_channel_U0_partial_outputfm_5_V_ce1;

assign partial_outputfm_5_V_d0 = 48'd0;

assign partial_outputfm_5_V_d1 = dataflow_out_channel_U0_partial_outputfm_5_V_d1;

assign partial_outputfm_5_V_we0 = 1'b0;

assign partial_outputfm_5_V_we1 = dataflow_out_channel_U0_partial_outputfm_5_V_we1;

assign partial_outputfm_6_V_address0 = dataflow_out_channel_U0_partial_outputfm_6_V_address0;

assign partial_outputfm_6_V_address1 = dataflow_out_channel_U0_partial_outputfm_6_V_address1;

assign partial_outputfm_6_V_ce0 = dataflow_out_channel_U0_partial_outputfm_6_V_ce0;

assign partial_outputfm_6_V_ce1 = dataflow_out_channel_U0_partial_outputfm_6_V_ce1;

assign partial_outputfm_6_V_d0 = 48'd0;

assign partial_outputfm_6_V_d1 = dataflow_out_channel_U0_partial_outputfm_6_V_d1;

assign partial_outputfm_6_V_we0 = 1'b0;

assign partial_outputfm_6_V_we1 = dataflow_out_channel_U0_partial_outputfm_6_V_we1;

assign partial_outputfm_7_V_address0 = dataflow_out_channel_U0_partial_outputfm_7_V_address0;

assign partial_outputfm_7_V_address1 = dataflow_out_channel_U0_partial_outputfm_7_V_address1;

assign partial_outputfm_7_V_ce0 = dataflow_out_channel_U0_partial_outputfm_7_V_ce0;

assign partial_outputfm_7_V_ce1 = dataflow_out_channel_U0_partial_outputfm_7_V_ce1;

assign partial_outputfm_7_V_d0 = 48'd0;

assign partial_outputfm_7_V_d1 = dataflow_out_channel_U0_partial_outputfm_7_V_d1;

assign partial_outputfm_7_V_we0 = 1'b0;

assign partial_outputfm_7_V_we1 = dataflow_out_channel_U0_partial_outputfm_7_V_we1;

assign partial_outputfm_8_V_address0 = dataflow_out_channel_U0_partial_outputfm_8_V_address0;

assign partial_outputfm_8_V_address1 = dataflow_out_channel_U0_partial_outputfm_8_V_address1;

assign partial_outputfm_8_V_ce0 = dataflow_out_channel_U0_partial_outputfm_8_V_ce0;

assign partial_outputfm_8_V_ce1 = dataflow_out_channel_U0_partial_outputfm_8_V_ce1;

assign partial_outputfm_8_V_d0 = 48'd0;

assign partial_outputfm_8_V_d1 = dataflow_out_channel_U0_partial_outputfm_8_V_d1;

assign partial_outputfm_8_V_we0 = 1'b0;

assign partial_outputfm_8_V_we1 = dataflow_out_channel_U0_partial_outputfm_8_V_we1;

assign partial_outputfm_9_V_address0 = dataflow_out_channel_U0_partial_outputfm_9_V_address0;

assign partial_outputfm_9_V_address1 = dataflow_out_channel_U0_partial_outputfm_9_V_address1;

assign partial_outputfm_9_V_ce0 = dataflow_out_channel_U0_partial_outputfm_9_V_ce0;

assign partial_outputfm_9_V_ce1 = dataflow_out_channel_U0_partial_outputfm_9_V_ce1;

assign partial_outputfm_9_V_d0 = 48'd0;

assign partial_outputfm_9_V_d1 = dataflow_out_channel_U0_partial_outputfm_9_V_d1;

assign partial_outputfm_9_V_we0 = 1'b0;

assign partial_outputfm_9_V_we1 = dataflow_out_channel_U0_partial_outputfm_9_V_we1;

assign write_output_U0_ap_continue = ap_continue;

assign write_output_U0_ap_start = (outputfm_V_9_t_empty_n & outputfm_V_8_t_empty_n & outputfm_V_7_t_empty_n & outputfm_V_6_t_empty_n & outputfm_V_5_t_empty_n & outputfm_V_4_t_empty_n & outputfm_V_3_t_empty_n & outputfm_V_2_t_empty_n & outputfm_V_27_t_empty_n & outputfm_V_26_t_empty_n & outputfm_V_25_t_empty_n & outputfm_V_24_t_empty_n & outputfm_V_23_t_empty_n & outputfm_V_22_t_empty_n & outputfm_V_21_t_empty_n & outputfm_V_20_t_empty_n & outputfm_V_1_t_empty_n & outputfm_V_19_t_empty_n & outputfm_V_18_t_empty_n & outputfm_V_17_t_empty_n & outputfm_V_16_t_empty_n & outputfm_V_15_t_empty_n & outputfm_V_14_t_empty_n & outputfm_V_13_t_empty_n & outputfm_V_12_t_empty_n & outputfm_V_11_t_empty_n & outputfm_V_10_t_empty_n & outputfm_V_0_t_empty_n & (ap_sync_reg_write_output_U0_ap_ready ^ 1'b1) & ap_start);

assign write_output_U0_start_full_n = 1'b0;

assign write_output_U0_start_write = 1'b0;

endmodule //dataflow_out_channel_1
