{
  "design": {
    "design_info": {
      "boundary_crc": "0x3B3470C0ED937418",
      "device": "xc7z030sbg485-1",
      "name": "design_1",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "ad_converter": "",
      "array_resize_0": "",
      "array_resize_1": "",
      "array_resize_2": "",
      "array_resize_3": "",
      "bidir_io_port_0": "",
      "da_converter": "",
      "encoder_interface": "",
      "relay": "",
      "signalinverter": "",
      "util_vector_logic_1": "",
      "converter_1": {
        "AD_filter_block": "",
        "driver_interface": "",
        "synch_sampling_reg": "",
        "util_vector_logic_0": "",
        "CurrentRef": "",
        "switching_event_counter": "",
        "Moving_integral": "",
        "moving_integral_reg": "",
        "Hysteresis_control": "",
        "pwm": "",
        "util_vector_logic_1": "",
        "Tripping": "",
        "moving_integral_latch": "",
        "synch_sampling_latch": "",
        "util_reduced_logic_0": "",
        "util_reduced_logic_1": "",
        "xlconcat_2": "",
        "xlconcat_8": "",
        "xlconcat_3": "",
        "xlconcat_4": "",
        "xlconcat_5": "",
        "xlconcat_6": "",
        "xlconcat_7": "",
        "xlconstant_3": "",
        "xlconstant_5": "",
        "xlconstant_8": "",
        "xlconstant_6": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "extract_and_zeropad_gate_sigs": {
          "xlslice_2": "",
          "xlslice_3": "",
          "xlslice_4": "",
          "xlconstant_7": "",
          "xlconcat_0": ""
        },
        "xlslice_3": "",
        "xlslice_4": "",
        "xlconcat_9": "",
        "signal_operasjon_blokk_1": "",
        "signal_operasjon_blokk_2": "",
        "signal_operasjon_blokk_3": "",
        "blankingtimecorr_0": ""
      },
      "converter_2": {
        "AD_filter_block": "",
        "driver_interface": "",
        "synch_sampling_reg": "",
        "util_vector_logic_0": "",
        "CurrentRef": "",
        "switching_event_counter": "",
        "Moving_integral": "",
        "moving_integral_reg": "",
        "Hysteresis_control": "",
        "pwm": "",
        "util_vector_logic_1": "",
        "Tripping": "",
        "moving_integral_latch": "",
        "synch_sampling_latch": "",
        "util_reduced_logic_0": "",
        "util_reduced_logic_1": "",
        "xlconcat_2": "",
        "xlconcat_3": "",
        "xlconcat_4": "",
        "xlconcat_5": "",
        "xlconcat_6": "",
        "xlconcat_7": "",
        "xlconcat_8": "",
        "xlconstant_3": "",
        "xlconstant_5": "",
        "xlconstant_6": "",
        "xlconstant_7": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "extract_and_zeropad_gate_sigs": {
          "xlslice_2": "",
          "xlslice_3": "",
          "xlslice_4": "",
          "xlconstant_7": "",
          "xlconcat_0": ""
        },
        "xlslice_3": "",
        "xlslice_4": "",
        "xlconcat_10": "",
        "signal_operasjon_blokk_1": "",
        "signal_operasjon_blokk_2": "",
        "signal_operasjon_blokk_3": "",
        "blankingtimecorr_0": "",
        "xlslice_2": ""
      },
      "axi_gpio_1": "",
      "axi_interconnect_0": {
        "xbar": "",
        "tier2_xbar_0": "",
        "tier2_xbar_1": "",
        "tier2_xbar_2": "",
        "tier2_xbar_3": "",
        "tier2_xbar_4": "",
        "i00_couplers": {},
        "i01_couplers": {},
        "i02_couplers": {},
        "i03_couplers": {},
        "i04_couplers": {},
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {},
        "m12_couplers": {},
        "m13_couplers": {},
        "m14_couplers": {},
        "m15_couplers": {},
        "m16_couplers": {},
        "m17_couplers": {},
        "m18_couplers": {},
        "m19_couplers": {},
        "m20_couplers": {},
        "m21_couplers": {},
        "m22_couplers": {},
        "m23_couplers": {},
        "m24_couplers": {},
        "m25_couplers": {},
        "m26_couplers": {},
        "m27_couplers": {},
        "m28_couplers": {},
        "m29_couplers": {},
        "m30_couplers": {},
        "m31_couplers": {},
        "m32_couplers": {},
        "m33_couplers": {},
        "m34_couplers": {},
        "m35_couplers": {},
        "m36_couplers": {},
        "m37_couplers": {},
        "m38_couplers": {}
      },
      "irq_xlconcat_0": "",
      "processing_system7_0": "",
      "rst_ps7_0_100M": "",
      "signal_in": "",
      "testled": "",
      "xadc_wiz_0": "",
      "xadcmuxslice": "",
      "xlconcat_0": "",
      "xlconcat_1": "",
      "xlconcat_2": "",
      "xlconcat_4": "",
      "xlconcat_5": "",
      "xlconcat_6": "",
      "xlconcat_7": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconstant_3": "",
      "xlconstant_2": "",
      "xlconstant_4": "",
      "multiplexer_0": "",
      "xlconstant_5": "",
      "register_emu_out": "",
      "register_mux_out": "",
      "xlconcat_3": "",
      "register_emu_input": "",
      "xlconcat_8": "",
      "c_shift_ram_0": "",
      "c_shift_ram_1": "",
      "c_shift_ram_2": "",
      "array_resize_4": "",
      "xlconcat_10": "",
      "util_vector_logic_2": "",
      "xlconcat_11": "",
      "emu_dc_0": "",
      "ENDAT22_S_1": "",
      "axi_apb_bridge_0": "",
      "xlconstant_6": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "Vaux0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux8": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vp_Vn": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "ad_sdio": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "gpio1_d": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "ENC_P": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "ENC_ERR": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "SIG_D": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "ad_d_n": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "ad_d_p": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "ad_dcon": {
        "direction": "I"
      },
      "ad_dcop": {
        "direction": "I"
      },
      "ad_fcon": {
        "direction": "I"
      },
      "ad_fcop": {
        "direction": "I"
      },
      "TEST": {
        "direction": "O",
        "left": "4",
        "right": "0"
      },
      "da_a_b": {
        "direction": "O"
      },
      "da_ab_cs": {
        "direction": "O"
      },
      "da_cd_cs": {
        "direction": "O"
      },
      "da_d": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "DRIVER2_OK": {
        "direction": "I"
      },
      "DRIVER2_T": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "ENC_LED": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "ad_sclk": {
        "direction": "O"
      },
      "ad_scsb": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "RELAY": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "SIG_R_PU": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "LED_ALARM": {
        "direction": "O"
      },
      "LVCT_OE_N": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "XADC_MUX": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "DRIVER1_RESET": {
        "direction": "O"
      },
      "DRIVER1_ENABLE": {
        "direction": "O"
      },
      "DRIVER1_D": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "PILOT_SIGNAL": {
        "direction": "O"
      },
      "DRIVER1_T": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "DRIVER1_OK": {
        "direction": "I"
      },
      "HW_INTERLOCK": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "DRIVER2_ENABLE": {
        "direction": "O"
      },
      "DRIVER2_D": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "DRIVER2_RESET": {
        "direction": "O"
      },
      "RS485_SDIN": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "RS485_SDOUT": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "RS485_SCLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "RS485_SOEN": {
        "type": "ce",
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "ad_converter": {
        "vlnv": "sintef.no:user:ad_converter_serial_receiver:1.0",
        "xci_name": "design_1_ad_converter_0",
        "parameters": {
          "AD_SIGNAL_IOBDELAY_VALUE": {
            "value": "22"
          }
        }
      },
      "array_resize_0": {
        "vlnv": "sintef.no:user:array_resize:1.0",
        "xci_name": "design_1_array_resize_0_0",
        "parameters": {
          "NUMBER_OF_ELEMENTS": {
            "value": "10"
          },
          "SHIFT_TO_TOP": {
            "value": "1"
          },
          "WIDTH_IN": {
            "value": "24"
          },
          "WIDTH_OUT": {
            "value": "16"
          }
        }
      },
      "array_resize_1": {
        "vlnv": "sintef.no:user:array_resize:1.0",
        "xci_name": "design_1_array_resize_1_0",
        "parameters": {
          "NUMBER_OF_ELEMENTS": {
            "value": "6"
          },
          "SHIFT_TO_TOP": {
            "value": "1"
          },
          "WIDTH_IN": {
            "value": "14"
          },
          "WIDTH_OUT": {
            "value": "16"
          }
        }
      },
      "array_resize_2": {
        "vlnv": "sintef.no:user:array_resize:1.0",
        "xci_name": "design_1_array_resize_2_0",
        "parameters": {
          "NUMBER_OF_ELEMENTS": {
            "value": "8"
          },
          "SHIFT_TO_TOP": {
            "value": "1"
          },
          "WIDTH_IN": {
            "value": "13"
          },
          "WIDTH_OUT": {
            "value": "16"
          }
        }
      },
      "array_resize_3": {
        "vlnv": "sintef.no:user:array_resize:1.0",
        "xci_name": "design_1_array_resize_3_0",
        "parameters": {
          "NUMBER_OF_ELEMENTS": {
            "value": "8"
          },
          "SHIFT_TO_TOP": {
            "value": "1"
          },
          "WIDTH_IN": {
            "value": "13"
          },
          "WIDTH_OUT": {
            "value": "16"
          }
        }
      },
      "bidir_io_port_0": {
        "vlnv": "sintef.no:user:bidir_io_port:1.0",
        "xci_name": "design_1_bidir_io_port_0_0"
      },
      "da_converter": {
        "vlnv": "sintef.no:user:da_converter_interface:1.0",
        "xci_name": "design_1_da_converter_0",
        "parameters": {
          "NUMBER_OF_SIGNAL_SOURCES": {
            "value": "48"
          },
          "USE_SCALING": {
            "value": "1"
          },
          "WIDTH_IN": {
            "value": "16"
          }
        }
      },
      "encoder_interface": {
        "vlnv": "sintef.no:user:incremental_encoder_interface:1.0",
        "xci_name": "design_1_encoder_interface_0"
      },
      "relay": {
        "vlnv": "sintef.no:user:register_array:1.0",
        "xci_name": "design_1_relay_0",
        "parameters": {
          "NUMBER_OF_REGISTERS": {
            "value": "1"
          },
          "REGISTER_WIDTH": {
            "value": "4"
          }
        }
      },
      "signalinverter": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_signalinverter_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "6"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_1_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "converter_1": {
        "interface_ports": {
          "AD_Filter_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "Driver_interface_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SynchSampling_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "CurrentRef_AXI3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SwitchingCounter_AXI4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AD_Integrator_AXI5": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "Sampled_Integral_AXI6": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "HysteresisCon_AXI7": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "PWM_AXI8": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "voltage_estimator_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "TripLimit_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "AD_signal_in_new": {
            "direction": "I"
          },
          "AD_filtered": {
            "type": "data",
            "direction": "O",
            "left": "51",
            "right": "0"
          },
          "S_AXI_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "driver_status": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "driver_ok": {
            "direction": "I"
          },
          "driver_enable": {
            "direction": "O"
          },
          "driver_signals": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "driver_reset": {
            "direction": "O"
          },
          "hw_interlock_in": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "FCLK_Reset": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "hysteresis_error": {
            "direction": "O",
            "left": "41",
            "right": "0"
          },
          "AD_integral": {
            "direction": "O",
            "left": "119",
            "right": "0"
          },
          "Intr": {
            "direction": "O"
          },
          "pilot_signal": {
            "direction": "O"
          },
          "watchdog_expired": {
            "direction": "O"
          },
          "AD": {
            "direction": "I",
            "left": "51",
            "right": "0"
          },
          "Synch_sampling": {
            "direction": "O",
            "left": "51",
            "right": "0"
          },
          "watchdog_exp_in": {
            "direction": "I"
          },
          "pwm_synch_out": {
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        },
        "components": {
          "AD_filter_block": {
            "vlnv": "sintef.no:user:filter_block:1.0",
            "xci_name": "design_1_AD_filter_block_1",
            "parameters": {
              "NUMBER_OF_CHANNELS": {
                "value": "4"
              },
              "SIGNAL_IN_WIDTH": {
                "value": "13"
              },
              "SIGNAL_OUT_WIDTH": {
                "value": "13"
              }
            }
          },
          "driver_interface": {
            "vlnv": "sintef.no:user:driver_interface:1.0",
            "xci_name": "design_1_driver_interface_0",
            "parameters": {
              "NUMBER_OF_DISABLE_IN_SIGNALS": {
                "value": "4"
              },
              "NUMBER_OF_SIGNAL_SOURCES": {
                "value": "2"
              },
              "USE_WATCHDOG_TIMER": {
                "value": "1"
              }
            }
          },
          "synch_sampling_reg": {
            "vlnv": "sintef.no:user:register_array:1.0",
            "xci_name": "design_1_synch_sampling_reg_1",
            "parameters": {
              "NUMBER_OF_REGISTERS": {
                "value": "4"
              },
              "REGISTER_WIDTH": {
                "value": "13"
              },
              "REG_SIGNED": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_1",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "CurrentRef": {
            "vlnv": "sintef.no:user:register_array:1.0",
            "xci_name": "design_1_CurrentRef_0",
            "parameters": {
              "NUMBER_OF_REGISTERS": {
                "value": "3"
              },
              "REGISTER_WIDTH": {
                "value": "13"
              },
              "REG_SIGNED": {
                "value": "1"
              }
            }
          },
          "switching_event_counter": {
            "vlnv": "sintef.no:user:switching_event_counter:1.0",
            "xci_name": "design_1_switching_event_counter_0",
            "parameters": {
              "NUMBER_OF_CHANNELS": {
                "value": "6"
              }
            }
          },
          "Moving_integral": {
            "vlnv": "sintef.no:user:filter_block:1.0",
            "xci_name": "design_1_accumulator_1",
            "parameters": {
              "NUMBER_OF_CHANNELS": {
                "value": "8"
              },
              "OPERATION_MODE": {
                "value": "0"
              },
              "SIGNAL_IN_WIDTH": {
                "value": "13"
              },
              "SIGNAL_OUT_WIDTH": {
                "value": "24"
              }
            }
          },
          "moving_integral_reg": {
            "vlnv": "sintef.no:user:register_array:1.0",
            "xci_name": "design_1_moving_integral_reg_1",
            "parameters": {
              "NUMBER_OF_REGISTERS": {
                "value": "8"
              },
              "REGISTER_WIDTH": {
                "value": "24"
              },
              "REG_SIGNED": {
                "value": "1"
              }
            }
          },
          "Hysteresis_control": {
            "vlnv": "sintef.no:user:comparator_limiter_block:1.0",
            "xci_name": "design_1_Hysteresis_control_0",
            "parameters": {
              "NUMBER_OF_CHANNELS": {
                "value": "3"
              },
              "READ_CLIPPED_SIGNALS": {
                "value": "0"
              },
              "WIDTH_IN": {
                "value": "14"
              },
              "WIDTH_OUT": {
                "value": "13"
              }
            }
          },
          "pwm": {
            "vlnv": "sintef.no:user:pulse_width_modulator:1.0",
            "xci_name": "design_1_pwm_0",
            "parameters": {
              "HYSTERESIS_DEFAULT_VALUE": {
                "value": "0"
              },
              "INTERRUPT_DIVISOR_WIDTH": {
                "value": "8"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_2",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "Tripping": {
            "vlnv": "sintef.no:user:comparator_limiter_block:1.0",
            "xci_name": "design_1_Hysteresis_control_1",
            "parameters": {
              "NUMBER_OF_CHANNELS": {
                "value": "4"
              },
              "READ_CLIPPED_SIGNALS": {
                "value": "0"
              },
              "REFERENCE_SELECTOR": {
                "value": "0"
              },
              "REGISTER_CLEAR_MASK": {
                "value": "0x00000000"
              },
              "REGISTER_SET_MASK": {
                "value": "0x00000003"
              },
              "SEPARATE_REFERENCES": {
                "value": "1"
              },
              "WIDTH_IN": {
                "value": "13"
              },
              "WIDTH_OUT": {
                "value": "13"
              }
            }
          },
          "moving_integral_latch": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "design_1_moving_integral_latch_2",
            "parameters": {
              "AsyncInitVal": {
                "value": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
              },
              "CE": {
                "value": "true"
              },
              "DefaultData": {
                "value": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
              },
              "Depth": {
                "value": "1"
              },
              "Width": {
                "value": "192"
              }
            }
          },
          "synch_sampling_latch": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "design_1_synch_sampling_latch_1",
            "parameters": {
              "AsyncInitVal": {
                "value": "0000000000000000000000000000000000000000000000000000"
              },
              "CE": {
                "value": "true"
              },
              "DefaultData": {
                "value": "0000000000000000000000000000000000000000000000000000"
              },
              "Depth": {
                "value": "1"
              },
              "Width": {
                "value": "52"
              }
            }
          },
          "util_reduced_logic_0": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "design_1_util_reduced_logic_0_1",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_reduced_logic_1": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "design_1_util_reduced_logic_0_2",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              },
              "C_SIZE": {
                "value": "3"
              }
            }
          },
          "xlconcat_2": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_2_2",
            "parameters": {
              "dout_width": {
                "value": "6"
              }
            }
          },
          "xlconcat_8": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_2_4",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN1_WIDTH": {
                "value": "1"
              },
              "NUM_PORTS": {
                "value": "4"
              },
              "dout_width": {
                "value": "4"
              }
            }
          },
          "xlconcat_3": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_3_1",
            "parameters": {
              "NUM_PORTS": {
                "value": "3"
              },
              "dout_width": {
                "value": "42"
              }
            }
          },
          "xlconcat_4": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_4_2",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              },
              "dout_width": {
                "value": "26"
              }
            }
          },
          "xlconcat_5": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_5_2",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              },
              "dout_width": {
                "value": "26"
              }
            }
          },
          "xlconcat_6": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_6_2",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              },
              "dout_width": {
                "value": "26"
              }
            }
          },
          "xlconcat_7": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_7_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "52"
              },
              "IN1_WIDTH": {
                "value": "39"
              },
              "IN2_WIDTH": {
                "value": "13"
              },
              "NUM_PORTS": {
                "value": "3"
              },
              "dout_width": {
                "value": "104"
              }
            }
          },
          "xlconstant_3": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_3_2",
            "parameters": {
              "CONST_VAL": {
                "value": "1"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconstant_5": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_5_2",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "192"
              }
            }
          },
          "xlconstant_8": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_6_0",
            "parameters": {
              "CONST_VAL": {
                "value": "2"
              },
              "CONST_WIDTH": {
                "value": "2"
              }
            }
          },
          "xlconstant_6": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_6_1",
            "parameters": {
              "CONST_VAL": {
                "value": "1"
              },
              "CONST_WIDTH": {
                "value": "13"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_0_0",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "3"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_0_1",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "extract_and_zeropad_gate_sigs": {
            "ports": {
              "driver_signals": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "dout": {
                "direction": "O",
                "left": "38",
                "right": "0"
              }
            },
            "components": {
              "xlslice_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_0_3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "6"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_2_2",
                "parameters": {
                  "DIN_FROM": {
                    "value": "3"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DIN_WIDTH": {
                    "value": "6"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_3_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "5"
                  },
                  "DIN_TO": {
                    "value": "5"
                  },
                  "DIN_WIDTH": {
                    "value": "6"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconstant_7": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_5_3",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_0_1",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "6"
                  }
                }
              }
            },
            "nets": {
              "xlslice_2_Dout": {
                "ports": [
                  "xlslice_2/Dout",
                  "xlconcat_0/In0"
                ]
              },
              "xlslice_3_Dout": {
                "ports": [
                  "xlslice_3/Dout",
                  "xlconcat_0/In2"
                ]
              },
              "xlslice_4_Dout": {
                "ports": [
                  "xlslice_4/Dout",
                  "xlconcat_0/In4"
                ]
              },
              "xlconstant_7_dout": {
                "ports": [
                  "xlconstant_7/dout",
                  "xlconcat_0/In1",
                  "xlconcat_0/In5",
                  "xlconcat_0/In3"
                ]
              },
              "driver_interface_2_driver_signals": {
                "ports": [
                  "driver_signals",
                  "xlslice_3/Din",
                  "xlslice_4/Din",
                  "xlslice_2/Din"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "xlconcat_0/dout",
                  "dout"
                ]
              }
            }
          },
          "xlslice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_2_4",
            "parameters": {
              "DIN_FROM": {
                "value": "191"
              },
              "DIN_TO": {
                "value": "168"
              },
              "DIN_WIDTH": {
                "value": "192"
              },
              "DOUT_WIDTH": {
                "value": "24"
              }
            }
          },
          "xlslice_4": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_3_2",
            "parameters": {
              "DIN_FROM": {
                "value": "95"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "192"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconcat_9": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_8_1",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              },
              "dout_width": {
                "value": "120"
              }
            }
          },
          "signal_operasjon_blokk_1": {
            "vlnv": "sintef.no:user:signal_operasjon_blokk:2.0",
            "xci_name": "design_1_signal_operasjon_blokk_1_1",
            "parameters": {
              "BREDDE_INN": {
                "value": "13"
              },
              "BREDDE_UT": {
                "value": "14"
              },
              "FORTEGN": {
                "value": "1"
              }
            }
          },
          "signal_operasjon_blokk_2": {
            "vlnv": "sintef.no:user:signal_operasjon_blokk:2.0",
            "xci_name": "design_1_signal_operasjon_blokk_2_1",
            "parameters": {
              "BREDDE_INN": {
                "value": "13"
              },
              "BREDDE_UT": {
                "value": "14"
              },
              "FORTEGN": {
                "value": "1"
              }
            }
          },
          "signal_operasjon_blokk_3": {
            "vlnv": "sintef.no:user:signal_operasjon_blokk:2.0",
            "xci_name": "design_1_signal_operasjon_blokk_3_1",
            "parameters": {
              "BREDDE_INN": {
                "value": "13"
              },
              "BREDDE_UT": {
                "value": "14"
              },
              "FORTEGN": {
                "value": "1"
              }
            }
          },
          "blankingtimecorr_0": {
            "vlnv": "User_Company:SysGen:blankingtimecorr:1.0",
            "xci_name": "design_1_blankingtimecorr_0_2"
          }
        },
        "interface_nets": {
          "axi_interconnect_0_M15_AXI": {
            "interface_ports": [
              "CurrentRef_AXI3",
              "CurrentRef/S_AXI"
            ]
          },
          "axi_interconnect_0_M17_AXI": {
            "interface_ports": [
              "AD_Filter_AXI",
              "AD_filter_block/S_AXI"
            ]
          },
          "axi_interconnect_0_M09_AXI": {
            "interface_ports": [
              "Driver_interface_AXI1",
              "driver_interface/S_AXI"
            ]
          },
          "TripLimit_AXI_1": {
            "interface_ports": [
              "TripLimit_AXI",
              "Tripping/S_AXI"
            ]
          },
          "axi_interconnect_0_M14_AXI": {
            "interface_ports": [
              "HysteresisCon_AXI7",
              "Hysteresis_control/S_AXI"
            ]
          },
          "axi_interconnect_0_M18_AXI": {
            "interface_ports": [
              "Sampled_Integral_AXI6",
              "moving_integral_reg/S_AXI"
            ]
          },
          "axi_interconnect_0_M16_AXI": {
            "interface_ports": [
              "SwitchingCounter_AXI4",
              "switching_event_counter/S_AXI"
            ]
          },
          "axi_interconnect_0_M05_AXI": {
            "interface_ports": [
              "AD_Integrator_AXI5",
              "Moving_integral/S_AXI"
            ]
          },
          "axi_interconnect_0_M19_AXI": {
            "interface_ports": [
              "SynchSampling_AXI2",
              "synch_sampling_reg/S_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "voltage_estimator_axi",
              "blankingtimecorr_0/blankingtimecorr_s_axi"
            ]
          },
          "axi_interconnect_0_M13_AXI": {
            "interface_ports": [
              "PWM_AXI8",
              "pwm/S_AXI"
            ]
          }
        },
        "nets": {
          "AD_filter_block_signal_out_a": {
            "ports": [
              "AD_filter_block/signal_out_a",
              "xlconcat_6/In1"
            ]
          },
          "AD_filter_block_signal_out_b": {
            "ports": [
              "AD_filter_block/signal_out_b",
              "xlconcat_5/In1"
            ]
          },
          "AD_filter_block_signal_out_c": {
            "ports": [
              "AD_filter_block/signal_out_c",
              "xlconcat_4/In1"
            ]
          },
          "xlconcat_2_dout": {
            "ports": [
              "xlconcat_2/dout",
              "driver_interface/driver_signal_in"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "signal_operasjon_blokk_1/reset_h",
              "signal_operasjon_blokk_2/reset_h",
              "signal_operasjon_blokk_3/reset_h"
            ]
          },
          "register_array_0_register_array_write_vec": {
            "ports": [
              "CurrentRef/register_array_write_vec",
              "CurrentRef/register_array_read_vec"
            ]
          },
          "register_array_0_register_write_a": {
            "ports": [
              "CurrentRef/register_write_a",
              "xlconcat_6/In0"
            ]
          },
          "register_array_0_register_write_b": {
            "ports": [
              "CurrentRef/register_write_b",
              "xlconcat_5/In0"
            ]
          },
          "register_array_0_register_write_c": {
            "ports": [
              "CurrentRef/register_write_c",
              "xlconcat_4/In0"
            ]
          },
          "pwm_2_pwm_out": {
            "ports": [
              "pwm/pwm_out",
              "xlconcat_2/In0"
            ]
          },
          "comparator_limiter_block_0_flipflop_out": {
            "ports": [
              "Hysteresis_control/flipflop_out",
              "xlconcat_2/In1"
            ]
          },
          "signal_operasjon_blokk_1_ut": {
            "ports": [
              "signal_operasjon_blokk_1/ut",
              "xlconcat_3/In0"
            ]
          },
          "signal_operasjon_blokk_2_ut": {
            "ports": [
              "signal_operasjon_blokk_2/ut",
              "xlconcat_3/In1"
            ]
          },
          "signal_operasjon_blokk_3_ut": {
            "ports": [
              "signal_operasjon_blokk_3/ut",
              "xlconcat_3/In2"
            ]
          },
          "xlconcat_6_dout": {
            "ports": [
              "xlconcat_6/dout",
              "signal_operasjon_blokk_1/inn"
            ]
          },
          "xlconcat_4_dout": {
            "ports": [
              "xlconcat_4/dout",
              "signal_operasjon_blokk_3/inn"
            ]
          },
          "xlconcat_5_dout": {
            "ports": [
              "xlconcat_5/dout",
              "signal_operasjon_blokk_2/inn"
            ]
          },
          "xlconcat_7_dout": {
            "ports": [
              "xlconcat_7/dout",
              "Moving_integral/signal_in"
            ]
          },
          "ad_converter_serial_receiver_0_ad_signal_new_busclk": {
            "ports": [
              "AD_signal_in_new",
              "Moving_integral/signal_in_new",
              "AD_filter_block/signal_in_new"
            ]
          },
          "ad_converter_ad_signal_out": {
            "ports": [
              "AD",
              "AD_filter_block/signal_in",
              "xlconcat_7/In0"
            ]
          },
          "filter_block_1_signal_out": {
            "ports": [
              "AD_filter_block/signal_out",
              "AD_filtered",
              "Tripping/signal_in",
              "synch_sampling_latch/D"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "S_AXI_ACLK",
              "Moving_integral/S_AXI_ACLK",
              "Hysteresis_control/S_AXI_ACLK",
              "driver_interface/S_AXI_ACLK",
              "moving_integral_reg/S_AXI_ACLK",
              "pwm/S_AXI_ACLK",
              "CurrentRef/S_AXI_ACLK",
              "switching_event_counter/S_AXI_ACLK",
              "synch_sampling_reg/S_AXI_ACLK",
              "AD_filter_block/S_AXI_ACLK",
              "Tripping/S_AXI_ACLK",
              "moving_integral_latch/CLK",
              "synch_sampling_latch/CLK",
              "blankingtimecorr_0/clk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "S_AXI_ARESETN",
              "Moving_integral/S_AXI_ARESETN",
              "Hysteresis_control/S_AXI_ARESETN",
              "driver_interface/S_AXI_ARESETN",
              "moving_integral_reg/S_AXI_ARESETN",
              "pwm/S_AXI_ARESETN",
              "CurrentRef/S_AXI_ARESETN",
              "switching_event_counter/S_AXI_ARESETN",
              "synch_sampling_reg/S_AXI_ARESETN",
              "AD_filter_block/S_AXI_ARESETN",
              "Tripping/S_AXI_ARESETN",
              "blankingtimecorr_0/blankingtimecorr_aresetn"
            ]
          },
          "driver_status_2": {
            "ports": [
              "driver_status",
              "driver_interface/driver_status"
            ]
          },
          "driver_ok_2": {
            "ports": [
              "driver_ok",
              "driver_interface/driver_ok"
            ]
          },
          "driver_interface_2_driver_enable": {
            "ports": [
              "driver_interface/driver_enable",
              "driver_enable"
            ]
          },
          "driver_interface_2_driver_signals": {
            "ports": [
              "driver_interface/driver_signals",
              "driver_signals",
              "switching_event_counter/signal_in",
              "extract_and_zeropad_gate_sigs/driver_signals",
              "blankingtimecorr_0/driver_signals"
            ]
          },
          "driver_interface_2_driver_reset": {
            "ports": [
              "driver_interface/driver_reset",
              "driver_reset"
            ]
          },
          "driver_interface_1_watchdog_expired": {
            "ports": [
              "hw_interlock_in",
              "util_vector_logic_1/Op1"
            ]
          },
          "synch_sampling_Q": {
            "ports": [
              "synch_sampling_latch/Q",
              "Synch_sampling",
              "synch_sampling_reg/register_array_read_vec"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "FCLK_Reset",
              "util_vector_logic_0/Op1"
            ]
          },
          "util_reduced_logic_0_Res": {
            "ports": [
              "util_reduced_logic_0/Res",
              "Moving_integral/signal_load",
              "moving_integral_latch/CE",
              "synch_sampling_latch/CE"
            ]
          },
          "xlconcat_3_dout": {
            "ports": [
              "xlconcat_3/dout",
              "hysteresis_error",
              "Hysteresis_control/signal_in"
            ]
          },
          "filter_block_0_signal_out": {
            "ports": [
              "Moving_integral/signal_out",
              "moving_integral_latch/D",
              "xlslice_3/Din",
              "xlslice_4/Din"
            ]
          },
          "moving_integral_latch_Q": {
            "ports": [
              "moving_integral_latch/Q",
              "moving_integral_reg/register_array_read_vec"
            ]
          },
          "xlconstant_3_dout": {
            "ports": [
              "xlconstant_3/dout",
              "Hysteresis_control/new_in",
              "Tripping/new_in"
            ]
          },
          "pwm_2_intr": {
            "ports": [
              "pwm/intr",
              "Intr",
              "util_reduced_logic_0/Op1",
              "blankingtimecorr_0/intr"
            ]
          },
          "driver_interface_2_pilot_signal": {
            "ports": [
              "driver_interface/pilot_signal",
              "pilot_signal"
            ]
          },
          "driver_interface_2_watchdog_expired": {
            "ports": [
              "driver_interface/watchdog_expired",
              "watchdog_expired"
            ]
          },
          "xlconstant_5_dout": {
            "ports": [
              "xlconstant_5/dout",
              "Moving_integral/signal_load_value"
            ]
          },
          "xlconcat_8_dout": {
            "ports": [
              "xlconcat_8/dout",
              "driver_interface/disable_in"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "xlconcat_8/In0"
            ]
          },
          "util_reduced_logic_1_Res": {
            "ports": [
              "util_reduced_logic_1/Res",
              "xlconcat_8/In1"
            ]
          },
          "Tripping_flipflop_out": {
            "ports": [
              "Tripping/flipflop_out",
              "xlslice_0/Din",
              "xlslice_1/Din"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "util_reduced_logic_1/Op1"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "xlconcat_8/In2"
            ]
          },
          "watchdog_exp_in_1": {
            "ports": [
              "watchdog_exp_in",
              "xlconcat_8/In3"
            ]
          },
          "xlconstant_8_dout": {
            "ports": [
              "xlconstant_8/dout",
              "signal_operasjon_blokk_1/pluss_minus",
              "signal_operasjon_blokk_2/pluss_minus",
              "signal_operasjon_blokk_3/pluss_minus"
            ]
          },
          "xlconstant_6_dout": {
            "ports": [
              "xlconstant_6/dout",
              "xlconcat_7/In2"
            ]
          },
          "xlslice_4_Dout": {
            "ports": [
              "xlslice_4/Dout",
              "xlconcat_9/In0"
            ]
          },
          "xlslice_3_Dout": {
            "ports": [
              "xlslice_3/Dout",
              "xlconcat_9/In1"
            ]
          },
          "xlconcat_9_dout": {
            "ports": [
              "xlconcat_9/dout",
              "AD_integral"
            ]
          },
          "extract_and_zeropad_gate_sigs_dout": {
            "ports": [
              "extract_and_zeropad_gate_sigs/dout",
              "xlconcat_7/In1"
            ]
          },
          "pwm_synch_out": {
            "ports": [
              "pwm/synch_out",
              "pwm_synch_out"
            ]
          }
        }
      },
      "converter_2": {
        "interface_ports": {
          "AD_Filter_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "Driver_interface_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SynchSampling_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "CurrentRef_AXI3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SwitchingCounter_AXI4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AD_Integrator_AXI5": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "Sampled_Integral_AXI6": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "HysteresisCon_AXI7": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "PWM_AXI8": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "voltage_estimator_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "TripLimit_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "AD_signal_in_new": {
            "direction": "I"
          },
          "AD_filtered": {
            "type": "data",
            "direction": "O",
            "left": "51",
            "right": "0"
          },
          "S_AXI_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "driver_status": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "driver_ok": {
            "direction": "I"
          },
          "driver_enable": {
            "direction": "O"
          },
          "driver_signals": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "driver_reset": {
            "direction": "O"
          },
          "hw_interlock_in": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "FCLK_Reset": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "hysteresis_error": {
            "direction": "O",
            "left": "41",
            "right": "0"
          },
          "AD_integral": {
            "direction": "O",
            "left": "119",
            "right": "0"
          },
          "Intr": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "pilot_signal": {
            "direction": "O"
          },
          "watchdog_expired": {
            "direction": "O"
          },
          "AD": {
            "direction": "I",
            "left": "51",
            "right": "0"
          },
          "Synch_sampling": {
            "direction": "O",
            "left": "51",
            "right": "0"
          },
          "watchdog_exp_in": {
            "direction": "I"
          },
          "pwm_sync_input": {
            "direction": "I",
            "left": "2",
            "right": "0"
          }
        },
        "components": {
          "AD_filter_block": {
            "vlnv": "sintef.no:user:filter_block:1.0",
            "xci_name": "design_1_AD_filter_block_2",
            "parameters": {
              "NUMBER_OF_CHANNELS": {
                "value": "4"
              },
              "SIGNAL_IN_WIDTH": {
                "value": "13"
              },
              "SIGNAL_OUT_WIDTH": {
                "value": "13"
              }
            }
          },
          "driver_interface": {
            "vlnv": "sintef.no:user:driver_interface:1.0",
            "xci_name": "design_1_driver_interface_1",
            "parameters": {
              "NUMBER_OF_DISABLE_IN_SIGNALS": {
                "value": "4"
              },
              "NUMBER_OF_SIGNAL_SOURCES": {
                "value": "2"
              },
              "USE_WATCHDOG_TIMER": {
                "value": "1"
              }
            }
          },
          "synch_sampling_reg": {
            "vlnv": "sintef.no:user:register_array:1.0",
            "xci_name": "design_1_synch_sampling_reg_2",
            "parameters": {
              "NUMBER_OF_REGISTERS": {
                "value": "4"
              },
              "REGISTER_WIDTH": {
                "value": "13"
              },
              "REG_SIGNED": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_4",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "CurrentRef": {
            "vlnv": "sintef.no:user:register_array:1.0",
            "xci_name": "design_1_CurrentRef_1",
            "parameters": {
              "NUMBER_OF_REGISTERS": {
                "value": "3"
              },
              "REGISTER_WIDTH": {
                "value": "13"
              },
              "REG_SIGNED": {
                "value": "1"
              }
            }
          },
          "switching_event_counter": {
            "vlnv": "sintef.no:user:switching_event_counter:1.0",
            "xci_name": "design_1_switching_event_counter_1",
            "parameters": {
              "NUMBER_OF_CHANNELS": {
                "value": "6"
              }
            }
          },
          "Moving_integral": {
            "vlnv": "sintef.no:user:filter_block:1.0",
            "xci_name": "design_1_Moving_integral_0",
            "parameters": {
              "NUMBER_OF_CHANNELS": {
                "value": "8"
              },
              "OPERATION_MODE": {
                "value": "0"
              },
              "SIGNAL_IN_WIDTH": {
                "value": "13"
              },
              "SIGNAL_OUT_WIDTH": {
                "value": "24"
              }
            }
          },
          "moving_integral_reg": {
            "vlnv": "sintef.no:user:register_array:1.0",
            "xci_name": "design_1_moving_integral_reg_2",
            "parameters": {
              "NUMBER_OF_REGISTERS": {
                "value": "8"
              },
              "REGISTER_WIDTH": {
                "value": "24"
              },
              "REG_SIGNED": {
                "value": "1"
              }
            }
          },
          "Hysteresis_control": {
            "vlnv": "sintef.no:user:comparator_limiter_block:1.0",
            "xci_name": "design_1_Hysteresis_control_2",
            "parameters": {
              "NUMBER_OF_CHANNELS": {
                "value": "3"
              },
              "READ_CLIPPED_SIGNALS": {
                "value": "0"
              },
              "REGISTER_CLEAR_MASK": {
                "value": "0x00000001"
              },
              "REGISTER_SET_MASK": {
                "value": "0x00000002"
              },
              "SEPARATE_REFERENCES": {
                "value": "0"
              },
              "WIDTH_IN": {
                "value": "14"
              },
              "WIDTH_OUT": {
                "value": "13"
              }
            }
          },
          "pwm": {
            "vlnv": "sintef.no:user:pulse_width_modulator:1.0",
            "xci_name": "design_1_pwm_1",
            "parameters": {
              "HYSTERESIS_DEFAULT_VALUE": {
                "value": "0"
              },
              "INTERRUPT_DIVISOR_WIDTH": {
                "value": "8"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_1",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "Tripping": {
            "vlnv": "sintef.no:user:comparator_limiter_block:1.0",
            "xci_name": "design_1_Tripping_0",
            "parameters": {
              "NUMBER_OF_CHANNELS": {
                "value": "4"
              },
              "READ_CLIPPED_SIGNALS": {
                "value": "0"
              },
              "REFERENCE_SELECTOR": {
                "value": "0"
              },
              "REGISTER_CLEAR_MASK": {
                "value": "0x00000000"
              },
              "REGISTER_SET_MASK": {
                "value": "0x00000003"
              },
              "SEPARATE_REFERENCES": {
                "value": "1"
              },
              "WIDTH_IN": {
                "value": "13"
              },
              "WIDTH_OUT": {
                "value": "13"
              }
            }
          },
          "moving_integral_latch": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "design_1_moving_integral_latch_0",
            "parameters": {
              "AsyncInitVal": {
                "value": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
              },
              "CE": {
                "value": "true"
              },
              "DefaultData": {
                "value": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
              },
              "Depth": {
                "value": "1"
              },
              "Width": {
                "value": "192"
              }
            }
          },
          "synch_sampling_latch": {
            "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
            "xci_name": "design_1_synch_sampling_latch_2",
            "parameters": {
              "AsyncInitVal": {
                "value": "0000000000000000000000000000000000000000000000000000"
              },
              "CE": {
                "value": "true"
              },
              "DefaultData": {
                "value": "0000000000000000000000000000000000000000000000000000"
              },
              "Depth": {
                "value": "1"
              },
              "Width": {
                "value": "52"
              }
            }
          },
          "util_reduced_logic_0": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "design_1_util_reduced_logic_0_3",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_reduced_logic_1": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "design_1_util_reduced_logic_1_0",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              },
              "C_SIZE": {
                "value": "3"
              }
            }
          },
          "xlconcat_2": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_2_5",
            "parameters": {
              "dout_width": {
                "value": "6"
              }
            }
          },
          "xlconcat_3": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_3_2",
            "parameters": {
              "NUM_PORTS": {
                "value": "3"
              },
              "dout_width": {
                "value": "42"
              }
            }
          },
          "xlconcat_4": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_4_3",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              },
              "dout_width": {
                "value": "26"
              }
            }
          },
          "xlconcat_5": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_5_3",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              },
              "dout_width": {
                "value": "26"
              }
            }
          },
          "xlconcat_6": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_6_3",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              },
              "dout_width": {
                "value": "26"
              }
            }
          },
          "xlconcat_7": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_7_2",
            "parameters": {
              "IN0_WIDTH": {
                "value": "52"
              },
              "IN1_WIDTH": {
                "value": "39"
              },
              "IN2_WIDTH": {
                "value": "13"
              },
              "NUM_PORTS": {
                "value": "3"
              },
              "dout_width": {
                "value": "104"
              }
            }
          },
          "xlconcat_8": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_8_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN1_WIDTH": {
                "value": "1"
              },
              "NUM_PORTS": {
                "value": "4"
              },
              "dout_width": {
                "value": "4"
              }
            }
          },
          "xlconstant_3": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_3_0",
            "parameters": {
              "CONST_VAL": {
                "value": "1"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconstant_5": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_5_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "192"
              }
            }
          },
          "xlconstant_6": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_6_2",
            "parameters": {
              "CONST_VAL": {
                "value": "1"
              },
              "CONST_WIDTH": {
                "value": "13"
              }
            }
          },
          "xlconstant_7": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_6_3",
            "parameters": {
              "CONST_VAL": {
                "value": "2"
              },
              "CONST_WIDTH": {
                "value": "2"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_0_2",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "3"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_1_0",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "extract_and_zeropad_gate_sigs": {
            "ports": {
              "driver_signals": {
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "dout": {
                "direction": "O",
                "left": "38",
                "right": "0"
              }
            },
            "components": {
              "xlslice_2": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_2_3",
                "parameters": {
                  "DIN_FROM": {
                    "value": "1"
                  },
                  "DIN_TO": {
                    "value": "1"
                  },
                  "DIN_WIDTH": {
                    "value": "6"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_3": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_3_1",
                "parameters": {
                  "DIN_FROM": {
                    "value": "3"
                  },
                  "DIN_TO": {
                    "value": "3"
                  },
                  "DIN_WIDTH": {
                    "value": "6"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlslice_4": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "design_1_xlslice_4_0",
                "parameters": {
                  "DIN_FROM": {
                    "value": "5"
                  },
                  "DIN_TO": {
                    "value": "5"
                  },
                  "DIN_WIDTH": {
                    "value": "6"
                  },
                  "DOUT_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "xlconstant_7": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_1_xlconstant_7_1",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "12"
                  }
                }
              },
              "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "design_1_xlconcat_0_3",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "6"
                  }
                }
              }
            },
            "nets": {
              "xlslice_2_Dout": {
                "ports": [
                  "xlslice_2/Dout",
                  "xlconcat_0/In0"
                ]
              },
              "xlslice_3_Dout": {
                "ports": [
                  "xlslice_3/Dout",
                  "xlconcat_0/In2"
                ]
              },
              "xlslice_4_Dout": {
                "ports": [
                  "xlslice_4/Dout",
                  "xlconcat_0/In4"
                ]
              },
              "xlconstant_7_dout": {
                "ports": [
                  "xlconstant_7/dout",
                  "xlconcat_0/In1",
                  "xlconcat_0/In5",
                  "xlconcat_0/In3"
                ]
              },
              "driver_interface_2_driver_signals": {
                "ports": [
                  "driver_signals",
                  "xlslice_3/Din",
                  "xlslice_4/Din",
                  "xlslice_2/Din"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "xlconcat_0/dout",
                  "dout"
                ]
              }
            }
          },
          "xlslice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_3_3",
            "parameters": {
              "DIN_FROM": {
                "value": "191"
              },
              "DIN_TO": {
                "value": "168"
              },
              "DIN_WIDTH": {
                "value": "192"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_4": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_4_1",
            "parameters": {
              "DIN_FROM": {
                "value": "95"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "192"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconcat_10": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_9_1",
            "parameters": {
              "NUM_PORTS": {
                "value": "2"
              },
              "dout_width": {
                "value": "120"
              }
            }
          },
          "signal_operasjon_blokk_1": {
            "vlnv": "sintef.no:user:signal_operasjon_blokk:2.0",
            "xci_name": "design_1_signal_operasjon_blokk_1_2",
            "parameters": {
              "BREDDE_INN": {
                "value": "13"
              },
              "BREDDE_UT": {
                "value": "14"
              },
              "FORTEGN": {
                "value": "1"
              }
            }
          },
          "signal_operasjon_blokk_2": {
            "vlnv": "sintef.no:user:signal_operasjon_blokk:2.0",
            "xci_name": "design_1_signal_operasjon_blokk_2_2",
            "parameters": {
              "BREDDE_INN": {
                "value": "13"
              },
              "BREDDE_UT": {
                "value": "14"
              },
              "FORTEGN": {
                "value": "1"
              }
            }
          },
          "signal_operasjon_blokk_3": {
            "vlnv": "sintef.no:user:signal_operasjon_blokk:2.0",
            "xci_name": "design_1_signal_operasjon_blokk_3_2",
            "parameters": {
              "BREDDE_INN": {
                "value": "13"
              },
              "BREDDE_UT": {
                "value": "14"
              },
              "FORTEGN": {
                "value": "1"
              }
            }
          },
          "blankingtimecorr_0": {
            "vlnv": "User_Company:SysGen:blankingtimecorr:1.0",
            "xci_name": "design_1_blankingtimecorr_0_0"
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "design_1_xlslice_2_5",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "3"
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_M16_AXI": {
            "interface_ports": [
              "SwitchingCounter_AXI4",
              "switching_event_counter/S_AXI"
            ]
          },
          "axi_interconnect_0_M14_AXI": {
            "interface_ports": [
              "HysteresisCon_AXI7",
              "Hysteresis_control/S_AXI"
            ]
          },
          "axi_interconnect_0_M09_AXI": {
            "interface_ports": [
              "Driver_interface_AXI1",
              "driver_interface/S_AXI"
            ]
          },
          "axi_interconnect_0_M17_AXI": {
            "interface_ports": [
              "AD_Filter_AXI",
              "AD_filter_block/S_AXI"
            ]
          },
          "axi_interconnect_0_M15_AXI": {
            "interface_ports": [
              "CurrentRef_AXI3",
              "CurrentRef/S_AXI"
            ]
          },
          "axi_interconnect_0_M18_AXI": {
            "interface_ports": [
              "Sampled_Integral_AXI6",
              "moving_integral_reg/S_AXI"
            ]
          },
          "axi_interconnect_0_M19_AXI": {
            "interface_ports": [
              "SynchSampling_AXI2",
              "synch_sampling_reg/S_AXI"
            ]
          },
          "axi_interconnect_0_M13_AXI": {
            "interface_ports": [
              "PWM_AXI8",
              "pwm/S_AXI"
            ]
          },
          "TripLimit_AXI_1": {
            "interface_ports": [
              "TripLimit_AXI",
              "Tripping/S_AXI"
            ]
          },
          "axi_interconnect_0_M05_AXI": {
            "interface_ports": [
              "AD_Integrator_AXI5",
              "Moving_integral/S_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "voltage_estimator_axi",
              "blankingtimecorr_0/blankingtimecorr_s_axi"
            ]
          }
        },
        "nets": {
          "AD_filter_block_signal_out_a": {
            "ports": [
              "AD_filter_block/signal_out_a",
              "xlconcat_6/In1"
            ]
          },
          "AD_filter_block_signal_out_b": {
            "ports": [
              "AD_filter_block/signal_out_b",
              "xlconcat_5/In1"
            ]
          },
          "AD_filter_block_signal_out_c": {
            "ports": [
              "AD_filter_block/signal_out_c",
              "xlconcat_4/In1"
            ]
          },
          "xlconcat_2_dout": {
            "ports": [
              "xlconcat_2/dout",
              "driver_interface/driver_signal_in"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "signal_operasjon_blokk_1/reset_h",
              "signal_operasjon_blokk_2/reset_h",
              "signal_operasjon_blokk_3/reset_h"
            ]
          },
          "register_array_0_register_array_write_vec": {
            "ports": [
              "CurrentRef/register_array_write_vec",
              "CurrentRef/register_array_read_vec"
            ]
          },
          "register_array_0_register_write_a": {
            "ports": [
              "CurrentRef/register_write_a",
              "xlconcat_6/In0"
            ]
          },
          "register_array_0_register_write_b": {
            "ports": [
              "CurrentRef/register_write_b",
              "xlconcat_5/In0"
            ]
          },
          "register_array_0_register_write_c": {
            "ports": [
              "CurrentRef/register_write_c",
              "xlconcat_4/In0"
            ]
          },
          "pwm_2_pwm_out": {
            "ports": [
              "pwm/pwm_out",
              "xlconcat_2/In0"
            ]
          },
          "comparator_limiter_block_0_flipflop_out": {
            "ports": [
              "Hysteresis_control/flipflop_out",
              "xlconcat_2/In1"
            ]
          },
          "signal_operasjon_blokk_1_ut": {
            "ports": [
              "signal_operasjon_blokk_1/ut",
              "xlconcat_3/In0"
            ]
          },
          "signal_operasjon_blokk_2_ut": {
            "ports": [
              "signal_operasjon_blokk_2/ut",
              "xlconcat_3/In1"
            ]
          },
          "signal_operasjon_blokk_3_ut": {
            "ports": [
              "signal_operasjon_blokk_3/ut",
              "xlconcat_3/In2"
            ]
          },
          "xlconcat_6_dout": {
            "ports": [
              "xlconcat_6/dout",
              "signal_operasjon_blokk_1/inn"
            ]
          },
          "xlconcat_4_dout": {
            "ports": [
              "xlconcat_4/dout",
              "signal_operasjon_blokk_3/inn"
            ]
          },
          "xlconcat_5_dout": {
            "ports": [
              "xlconcat_5/dout",
              "signal_operasjon_blokk_2/inn"
            ]
          },
          "xlconcat_7_dout": {
            "ports": [
              "xlconcat_7/dout",
              "Moving_integral/signal_in"
            ]
          },
          "ad_converter_serial_receiver_0_ad_signal_new_busclk": {
            "ports": [
              "AD_signal_in_new",
              "Moving_integral/signal_in_new",
              "AD_filter_block/signal_in_new"
            ]
          },
          "ad_converter_ad_signal_out": {
            "ports": [
              "AD",
              "AD_filter_block/signal_in",
              "xlconcat_7/In0"
            ]
          },
          "filter_block_1_signal_out": {
            "ports": [
              "AD_filter_block/signal_out",
              "AD_filtered",
              "Tripping/signal_in",
              "synch_sampling_latch/D"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "S_AXI_ACLK",
              "Moving_integral/S_AXI_ACLK",
              "Hysteresis_control/S_AXI_ACLK",
              "driver_interface/S_AXI_ACLK",
              "moving_integral_reg/S_AXI_ACLK",
              "pwm/S_AXI_ACLK",
              "CurrentRef/S_AXI_ACLK",
              "switching_event_counter/S_AXI_ACLK",
              "synch_sampling_reg/S_AXI_ACLK",
              "AD_filter_block/S_AXI_ACLK",
              "Tripping/S_AXI_ACLK",
              "moving_integral_latch/CLK",
              "synch_sampling_latch/CLK",
              "blankingtimecorr_0/clk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "S_AXI_ARESETN",
              "Moving_integral/S_AXI_ARESETN",
              "Hysteresis_control/S_AXI_ARESETN",
              "driver_interface/S_AXI_ARESETN",
              "moving_integral_reg/S_AXI_ARESETN",
              "pwm/S_AXI_ARESETN",
              "CurrentRef/S_AXI_ARESETN",
              "switching_event_counter/S_AXI_ARESETN",
              "synch_sampling_reg/S_AXI_ARESETN",
              "AD_filter_block/S_AXI_ARESETN",
              "Tripping/S_AXI_ARESETN",
              "blankingtimecorr_0/blankingtimecorr_aresetn"
            ]
          },
          "driver_status_2": {
            "ports": [
              "driver_status",
              "driver_interface/driver_status"
            ]
          },
          "driver_ok_2": {
            "ports": [
              "driver_ok",
              "driver_interface/driver_ok"
            ]
          },
          "driver_interface_2_driver_enable": {
            "ports": [
              "driver_interface/driver_enable",
              "driver_enable"
            ]
          },
          "driver_interface_2_driver_signals": {
            "ports": [
              "driver_interface/driver_signals",
              "driver_signals",
              "switching_event_counter/signal_in",
              "extract_and_zeropad_gate_sigs/driver_signals",
              "blankingtimecorr_0/driver_signals"
            ]
          },
          "driver_interface_2_driver_reset": {
            "ports": [
              "driver_interface/driver_reset",
              "driver_reset"
            ]
          },
          "driver_interface_1_watchdog_expired": {
            "ports": [
              "hw_interlock_in",
              "util_vector_logic_1/Op1"
            ]
          },
          "synch_sampling_Q": {
            "ports": [
              "synch_sampling_latch/Q",
              "Synch_sampling",
              "synch_sampling_reg/register_array_read_vec"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "FCLK_Reset",
              "util_vector_logic_0/Op1"
            ]
          },
          "util_reduced_logic_0_Res": {
            "ports": [
              "util_reduced_logic_0/Res",
              "Moving_integral/signal_load",
              "moving_integral_latch/CE",
              "synch_sampling_latch/CE"
            ]
          },
          "xlconcat_3_dout": {
            "ports": [
              "xlconcat_3/dout",
              "hysteresis_error",
              "Hysteresis_control/signal_in"
            ]
          },
          "filter_block_0_signal_out": {
            "ports": [
              "Moving_integral/signal_out",
              "moving_integral_latch/D",
              "xlslice_3/Din",
              "xlslice_4/Din"
            ]
          },
          "moving_integral_latch_Q": {
            "ports": [
              "moving_integral_latch/Q",
              "moving_integral_reg/register_array_read_vec"
            ]
          },
          "xlconstant_3_dout": {
            "ports": [
              "xlconstant_3/dout",
              "Hysteresis_control/new_in",
              "Tripping/new_in"
            ]
          },
          "pwm_2_intr": {
            "ports": [
              "pwm/intr",
              "Intr",
              "util_reduced_logic_0/Op1",
              "blankingtimecorr_0/intr"
            ]
          },
          "driver_interface_2_pilot_signal": {
            "ports": [
              "driver_interface/pilot_signal",
              "pilot_signal"
            ]
          },
          "driver_interface_2_watchdog_expired": {
            "ports": [
              "driver_interface/watchdog_expired",
              "watchdog_expired"
            ]
          },
          "xlconstant_5_dout": {
            "ports": [
              "xlconstant_5/dout",
              "Moving_integral/signal_load_value"
            ]
          },
          "xlconcat_8_dout": {
            "ports": [
              "xlconcat_8/dout",
              "driver_interface/disable_in"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "xlconcat_8/In0"
            ]
          },
          "util_reduced_logic_1_Res": {
            "ports": [
              "util_reduced_logic_1/Res",
              "xlconcat_8/In1"
            ]
          },
          "Tripping_flipflop_out": {
            "ports": [
              "Tripping/flipflop_out",
              "xlslice_0/Din",
              "xlslice_1/Din"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "util_reduced_logic_1/Op1"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "xlconcat_8/In2"
            ]
          },
          "watchdog_exp_in_1": {
            "ports": [
              "watchdog_exp_in",
              "xlconcat_8/In3"
            ]
          },
          "xlconstant_7_dout": {
            "ports": [
              "xlconstant_7/dout",
              "signal_operasjon_blokk_1/pluss_minus",
              "signal_operasjon_blokk_2/pluss_minus",
              "signal_operasjon_blokk_3/pluss_minus"
            ]
          },
          "xlconstant_6_dout": {
            "ports": [
              "xlconstant_6/dout",
              "xlconcat_7/In2"
            ]
          },
          "extract_and_zeropad_gate_sigs_dout": {
            "ports": [
              "extract_and_zeropad_gate_sigs/dout",
              "xlconcat_7/In1"
            ]
          },
          "xlconcat_10_dout": {
            "ports": [
              "xlconcat_10/dout",
              "AD_integral"
            ]
          },
          "xlslice_4_Dout": {
            "ports": [
              "xlslice_4/Dout",
              "xlconcat_10/In0"
            ]
          },
          "xlslice_3_Dout": {
            "ports": [
              "xlslice_3/Dout",
              "xlconcat_10/In1"
            ]
          },
          "pwm_sync_input_1": {
            "ports": [
              "pwm_sync_input",
              "xlslice_2/Din"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "pwm/synch_in"
            ]
          }
        }
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_1_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "0"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "39"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M17_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M18_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M19_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M20_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M21_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M22_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M23_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M24_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M25_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M26_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M27_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M28_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M29_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M30_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M31_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M32_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M33_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M34_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M35_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M36_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M37_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M38_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M15_ARESETN"
              }
            }
          },
          "M15_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M16_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M16_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M16_ARESETN"
              }
            }
          },
          "M16_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M17_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M17_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M17_ARESETN"
              }
            }
          },
          "M17_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M18_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M18_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M18_ARESETN"
              }
            }
          },
          "M18_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M19_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M19_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M19_ARESETN"
              }
            }
          },
          "M19_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M20_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M20_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M20_ARESETN"
              }
            }
          },
          "M20_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M21_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M21_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M21_ARESETN"
              }
            }
          },
          "M21_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M22_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M22_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M22_ARESETN"
              }
            }
          },
          "M22_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M23_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M23_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M23_ARESETN"
              }
            }
          },
          "M23_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M24_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M24_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M24_ARESETN"
              }
            }
          },
          "M24_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M25_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M25_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M25_ARESETN"
              }
            }
          },
          "M25_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M26_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M26_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M26_ARESETN"
              }
            }
          },
          "M26_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M27_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M27_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M27_ARESETN"
              }
            }
          },
          "M27_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M28_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M28_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M28_ARESETN"
              }
            }
          },
          "M28_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M29_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M29_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M29_ARESETN"
              }
            }
          },
          "M29_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M30_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M30_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M30_ARESETN"
              }
            }
          },
          "M30_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M31_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M31_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M31_ARESETN"
              }
            }
          },
          "M31_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M32_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M32_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M32_ARESETN"
              }
            }
          },
          "M32_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M33_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M33_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M33_ARESETN"
              }
            }
          },
          "M33_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M34_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M34_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M34_ARESETN"
              }
            }
          },
          "M34_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M35_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M35_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M35_ARESETN"
              }
            }
          },
          "M35_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M36_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M36_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M36_ARESETN"
              }
            }
          },
          "M36_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M37_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M37_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M37_ARESETN"
              }
            }
          },
          "M37_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M38_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M38_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M38_ARESETN"
              }
            }
          },
          "M38_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "tier2_xbar_0": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            }
          },
          "tier2_xbar_1": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_1_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            }
          },
          "tier2_xbar_2": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_2_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            }
          },
          "tier2_xbar_3": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_3_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            }
          },
          "tier2_xbar_4": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_tier2_xbar_4_0",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              }
            }
          },
          "i00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i00_couplers_to_i00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i01_couplers_to_i01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i02_couplers_to_i02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i03_couplers_to_i03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i04_couplers_to_i04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m13_couplers_to_m13_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m14_couplers_to_m14_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m15_couplers_to_m15_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m16_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m16_couplers_to_m16_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m17_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m17_couplers_to_m17_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m18_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m18_couplers_to_m18_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m19_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m19_couplers_to_m19_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m20_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m20_couplers_to_m20_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m21_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m21_couplers_to_m21_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m22_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m22_couplers_to_m22_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m23_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m23_couplers_to_m23_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m24_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m24_couplers_to_m24_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m25_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m25_couplers_to_m25_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m26_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m26_couplers_to_m26_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m27_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m27_couplers_to_m27_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m28_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m28_couplers_to_m28_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m29_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m29_couplers_to_m29_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m30_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m30_couplers_to_m30_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m31_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m31_couplers_to_m31_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m32_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m32_couplers_to_m32_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m33_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m33_couplers_to_m33_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m34_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m34_couplers_to_m34_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m35_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m35_couplers_to_m35_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m36_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m36_couplers_to_m36_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m37_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m37_couplers_to_m37_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m38_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m38_couplers_to_m38_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m38_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M38_AXI",
              "m38_couplers/M_AXI"
            ]
          },
          "tier2_xbar_4_to_m38_couplers": {
            "interface_ports": [
              "tier2_xbar_4/M06_AXI",
              "m38_couplers/S_AXI"
            ]
          },
          "tier2_xbar_4_to_m37_couplers": {
            "interface_ports": [
              "tier2_xbar_4/M05_AXI",
              "m37_couplers/S_AXI"
            ]
          },
          "m37_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M37_AXI",
              "m37_couplers/M_AXI"
            ]
          },
          "tier2_xbar_4_to_m36_couplers": {
            "interface_ports": [
              "tier2_xbar_4/M04_AXI",
              "m36_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m03_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m04_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m05_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m06_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m07_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m23_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M23_AXI",
              "m23_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m23_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M07_AXI",
              "m23_couplers/S_AXI"
            ]
          },
          "m24_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M24_AXI",
              "m24_couplers/M_AXI"
            ]
          },
          "tier2_xbar_3_to_m24_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M00_AXI",
              "m24_couplers/S_AXI"
            ]
          },
          "m25_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M25_AXI",
              "m25_couplers/M_AXI"
            ]
          },
          "tier2_xbar_3_to_m25_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M01_AXI",
              "m25_couplers/S_AXI"
            ]
          },
          "m26_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M26_AXI",
              "m26_couplers/M_AXI"
            ]
          },
          "m27_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M27_AXI",
              "m27_couplers/M_AXI"
            ]
          },
          "tier2_xbar_3_to_m26_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M02_AXI",
              "m26_couplers/S_AXI"
            ]
          },
          "tier2_xbar_3_to_m27_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M03_AXI",
              "m27_couplers/S_AXI"
            ]
          },
          "m28_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M28_AXI",
              "m28_couplers/M_AXI"
            ]
          },
          "tier2_xbar_3_to_m28_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M04_AXI",
              "m28_couplers/S_AXI"
            ]
          },
          "m29_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M29_AXI",
              "m29_couplers/M_AXI"
            ]
          },
          "tier2_xbar_3_to_m29_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M05_AXI",
              "m29_couplers/S_AXI"
            ]
          },
          "m35_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M35_AXI",
              "m35_couplers/M_AXI"
            ]
          },
          "tier2_xbar_4_to_m35_couplers": {
            "interface_ports": [
              "tier2_xbar_4/M03_AXI",
              "m35_couplers/S_AXI"
            ]
          },
          "m36_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M36_AXI",
              "m36_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m02_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_i00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "i00_couplers/S_AXI"
            ]
          },
          "i00_couplers_to_tier2_xbar_0": {
            "interface_ports": [
              "i00_couplers/M_AXI",
              "tier2_xbar_0/S00_AXI"
            ]
          },
          "xbar_to_i01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "i01_couplers/S_AXI"
            ]
          },
          "xbar_to_i02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "i02_couplers/S_AXI"
            ]
          },
          "i01_couplers_to_tier2_xbar_1": {
            "interface_ports": [
              "i01_couplers/M_AXI",
              "tier2_xbar_1/S00_AXI"
            ]
          },
          "xbar_to_i03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "i03_couplers/S_AXI"
            ]
          },
          "i02_couplers_to_tier2_xbar_2": {
            "interface_ports": [
              "i02_couplers/M_AXI",
              "tier2_xbar_2/S00_AXI"
            ]
          },
          "i03_couplers_to_tier2_xbar_3": {
            "interface_ports": [
              "i03_couplers/M_AXI",
              "tier2_xbar_3/S00_AXI"
            ]
          },
          "xbar_to_i04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "i04_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "i04_couplers_to_tier2_xbar_4": {
            "interface_ports": [
              "i04_couplers/M_AXI",
              "tier2_xbar_4/S00_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m00_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m01_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m11_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M03_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "m12_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m08_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M00_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "m09_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m09_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M01_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "m10_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m10_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M02_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "m11_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "m22_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M22_AXI",
              "m22_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m12_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M04_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "m13_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m13_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M05_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "m14_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m14_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M06_AXI",
              "m14_couplers/S_AXI"
            ]
          },
          "m15_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M15_AXI",
              "m15_couplers/M_AXI"
            ]
          },
          "m16_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M16_AXI",
              "m16_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m15_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M07_AXI",
              "m15_couplers/S_AXI"
            ]
          },
          "m17_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M17_AXI",
              "m17_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m16_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M00_AXI",
              "m16_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m17_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M01_AXI",
              "m17_couplers/S_AXI"
            ]
          },
          "m18_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M18_AXI",
              "m18_couplers/M_AXI"
            ]
          },
          "m19_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M19_AXI",
              "m19_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m18_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M02_AXI",
              "m18_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m19_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M03_AXI",
              "m19_couplers/S_AXI"
            ]
          },
          "m20_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M20_AXI",
              "m20_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m20_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M04_AXI",
              "m20_couplers/S_AXI"
            ]
          },
          "m21_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M21_AXI",
              "m21_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m21_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M05_AXI",
              "m21_couplers/S_AXI"
            ]
          },
          "m30_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M30_AXI",
              "m30_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m22_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M06_AXI",
              "m22_couplers/S_AXI"
            ]
          },
          "tier2_xbar_3_to_m30_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M06_AXI",
              "m30_couplers/S_AXI"
            ]
          },
          "m31_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M31_AXI",
              "m31_couplers/M_AXI"
            ]
          },
          "tier2_xbar_3_to_m31_couplers": {
            "interface_ports": [
              "tier2_xbar_3/M07_AXI",
              "m31_couplers/S_AXI"
            ]
          },
          "m32_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M32_AXI",
              "m32_couplers/M_AXI"
            ]
          },
          "tier2_xbar_4_to_m32_couplers": {
            "interface_ports": [
              "tier2_xbar_4/M00_AXI",
              "m32_couplers/S_AXI"
            ]
          },
          "m33_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M33_AXI",
              "m33_couplers/M_AXI"
            ]
          },
          "tier2_xbar_4_to_m33_couplers": {
            "interface_ports": [
              "tier2_xbar_4/M01_AXI",
              "m33_couplers/S_AXI"
            ]
          },
          "m34_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M34_AXI",
              "m34_couplers/M_AXI"
            ]
          },
          "tier2_xbar_4_to_m34_couplers": {
            "interface_ports": [
              "tier2_xbar_4/M02_AXI",
              "m34_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "tier2_xbar_0/aclk",
              "tier2_xbar_1/aclk",
              "tier2_xbar_2/aclk",
              "tier2_xbar_3/aclk",
              "tier2_xbar_4/aclk",
              "i00_couplers/S_ACLK",
              "i00_couplers/M_ACLK",
              "i01_couplers/S_ACLK",
              "i01_couplers/M_ACLK",
              "i02_couplers/S_ACLK",
              "i02_couplers/M_ACLK",
              "i03_couplers/S_ACLK",
              "i03_couplers/M_ACLK",
              "i04_couplers/S_ACLK",
              "i04_couplers/M_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK",
              "m15_couplers/S_ACLK",
              "m16_couplers/S_ACLK",
              "m17_couplers/S_ACLK",
              "m18_couplers/S_ACLK",
              "m19_couplers/S_ACLK",
              "m20_couplers/S_ACLK",
              "m21_couplers/S_ACLK",
              "m22_couplers/S_ACLK",
              "m23_couplers/S_ACLK",
              "m24_couplers/S_ACLK",
              "m25_couplers/S_ACLK",
              "m26_couplers/S_ACLK",
              "m27_couplers/S_ACLK",
              "m28_couplers/S_ACLK",
              "m29_couplers/S_ACLK",
              "m30_couplers/S_ACLK",
              "m31_couplers/S_ACLK",
              "m32_couplers/S_ACLK",
              "m33_couplers/S_ACLK",
              "m34_couplers/S_ACLK",
              "m35_couplers/S_ACLK",
              "m36_couplers/S_ACLK",
              "m37_couplers/S_ACLK",
              "m38_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "tier2_xbar_0/aresetn",
              "tier2_xbar_1/aresetn",
              "tier2_xbar_2/aresetn",
              "tier2_xbar_3/aresetn",
              "tier2_xbar_4/aresetn",
              "i00_couplers/S_ARESETN",
              "i00_couplers/M_ARESETN",
              "i01_couplers/S_ARESETN",
              "i01_couplers/M_ARESETN",
              "i02_couplers/S_ARESETN",
              "i02_couplers/M_ARESETN",
              "i03_couplers/S_ARESETN",
              "i03_couplers/M_ARESETN",
              "i04_couplers/S_ARESETN",
              "i04_couplers/M_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN",
              "m15_couplers/S_ARESETN",
              "m16_couplers/S_ARESETN",
              "m17_couplers/S_ARESETN",
              "m18_couplers/S_ARESETN",
              "m19_couplers/S_ARESETN",
              "m20_couplers/S_ARESETN",
              "m21_couplers/S_ARESETN",
              "m22_couplers/S_ARESETN",
              "m23_couplers/S_ARESETN",
              "m24_couplers/S_ARESETN",
              "m25_couplers/S_ARESETN",
              "m26_couplers/S_ARESETN",
              "m27_couplers/S_ARESETN",
              "m28_couplers/S_ARESETN",
              "m29_couplers/S_ARESETN",
              "m30_couplers/S_ARESETN",
              "m31_couplers/S_ARESETN",
              "m32_couplers/S_ARESETN",
              "m33_couplers/S_ARESETN",
              "m34_couplers/S_ARESETN",
              "m35_couplers/S_ARESETN",
              "m36_couplers/S_ARESETN",
              "m37_couplers/S_ARESETN",
              "m38_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          },
          "M12_ACLK_1": {
            "ports": [
              "M12_ACLK",
              "m12_couplers/M_ACLK"
            ]
          },
          "M12_ARESETN_1": {
            "ports": [
              "M12_ARESETN",
              "m12_couplers/M_ARESETN"
            ]
          },
          "M13_ACLK_1": {
            "ports": [
              "M13_ACLK",
              "m13_couplers/M_ACLK"
            ]
          },
          "M13_ARESETN_1": {
            "ports": [
              "M13_ARESETN",
              "m13_couplers/M_ARESETN"
            ]
          },
          "M14_ACLK_1": {
            "ports": [
              "M14_ACLK",
              "m14_couplers/M_ACLK"
            ]
          },
          "M14_ARESETN_1": {
            "ports": [
              "M14_ARESETN",
              "m14_couplers/M_ARESETN"
            ]
          },
          "M15_ACLK_1": {
            "ports": [
              "M15_ACLK",
              "m15_couplers/M_ACLK"
            ]
          },
          "M15_ARESETN_1": {
            "ports": [
              "M15_ARESETN",
              "m15_couplers/M_ARESETN"
            ]
          },
          "M16_ACLK_1": {
            "ports": [
              "M16_ACLK",
              "m16_couplers/M_ACLK"
            ]
          },
          "M16_ARESETN_1": {
            "ports": [
              "M16_ARESETN",
              "m16_couplers/M_ARESETN"
            ]
          },
          "M17_ACLK_1": {
            "ports": [
              "M17_ACLK",
              "m17_couplers/M_ACLK"
            ]
          },
          "M17_ARESETN_1": {
            "ports": [
              "M17_ARESETN",
              "m17_couplers/M_ARESETN"
            ]
          },
          "M18_ACLK_1": {
            "ports": [
              "M18_ACLK",
              "m18_couplers/M_ACLK"
            ]
          },
          "M18_ARESETN_1": {
            "ports": [
              "M18_ARESETN",
              "m18_couplers/M_ARESETN"
            ]
          },
          "M19_ACLK_1": {
            "ports": [
              "M19_ACLK",
              "m19_couplers/M_ACLK"
            ]
          },
          "M19_ARESETN_1": {
            "ports": [
              "M19_ARESETN",
              "m19_couplers/M_ARESETN"
            ]
          },
          "M20_ACLK_1": {
            "ports": [
              "M20_ACLK",
              "m20_couplers/M_ACLK"
            ]
          },
          "M20_ARESETN_1": {
            "ports": [
              "M20_ARESETN",
              "m20_couplers/M_ARESETN"
            ]
          },
          "M21_ACLK_1": {
            "ports": [
              "M21_ACLK",
              "m21_couplers/M_ACLK"
            ]
          },
          "M21_ARESETN_1": {
            "ports": [
              "M21_ARESETN",
              "m21_couplers/M_ARESETN"
            ]
          },
          "M22_ACLK_1": {
            "ports": [
              "M22_ACLK",
              "m22_couplers/M_ACLK"
            ]
          },
          "M22_ARESETN_1": {
            "ports": [
              "M22_ARESETN",
              "m22_couplers/M_ARESETN"
            ]
          },
          "M23_ACLK_1": {
            "ports": [
              "M23_ACLK",
              "m23_couplers/M_ACLK"
            ]
          },
          "M23_ARESETN_1": {
            "ports": [
              "M23_ARESETN",
              "m23_couplers/M_ARESETN"
            ]
          },
          "M24_ACLK_1": {
            "ports": [
              "M24_ACLK",
              "m24_couplers/M_ACLK"
            ]
          },
          "M24_ARESETN_1": {
            "ports": [
              "M24_ARESETN",
              "m24_couplers/M_ARESETN"
            ]
          },
          "M25_ACLK_1": {
            "ports": [
              "M25_ACLK",
              "m25_couplers/M_ACLK"
            ]
          },
          "M25_ARESETN_1": {
            "ports": [
              "M25_ARESETN",
              "m25_couplers/M_ARESETN"
            ]
          },
          "M26_ACLK_1": {
            "ports": [
              "M26_ACLK",
              "m26_couplers/M_ACLK"
            ]
          },
          "M26_ARESETN_1": {
            "ports": [
              "M26_ARESETN",
              "m26_couplers/M_ARESETN"
            ]
          },
          "M27_ACLK_1": {
            "ports": [
              "M27_ACLK",
              "m27_couplers/M_ACLK"
            ]
          },
          "M27_ARESETN_1": {
            "ports": [
              "M27_ARESETN",
              "m27_couplers/M_ARESETN"
            ]
          },
          "M28_ACLK_1": {
            "ports": [
              "M28_ACLK",
              "m28_couplers/M_ACLK"
            ]
          },
          "M28_ARESETN_1": {
            "ports": [
              "M28_ARESETN",
              "m28_couplers/M_ARESETN"
            ]
          },
          "M29_ACLK_1": {
            "ports": [
              "M29_ACLK",
              "m29_couplers/M_ACLK"
            ]
          },
          "M29_ARESETN_1": {
            "ports": [
              "M29_ARESETN",
              "m29_couplers/M_ARESETN"
            ]
          },
          "M30_ACLK_1": {
            "ports": [
              "M30_ACLK",
              "m30_couplers/M_ACLK"
            ]
          },
          "M30_ARESETN_1": {
            "ports": [
              "M30_ARESETN",
              "m30_couplers/M_ARESETN"
            ]
          },
          "M31_ACLK_1": {
            "ports": [
              "M31_ACLK",
              "m31_couplers/M_ACLK"
            ]
          },
          "M31_ARESETN_1": {
            "ports": [
              "M31_ARESETN",
              "m31_couplers/M_ARESETN"
            ]
          },
          "M32_ACLK_1": {
            "ports": [
              "M32_ACLK",
              "m32_couplers/M_ACLK"
            ]
          },
          "M32_ARESETN_1": {
            "ports": [
              "M32_ARESETN",
              "m32_couplers/M_ARESETN"
            ]
          },
          "M33_ACLK_1": {
            "ports": [
              "M33_ACLK",
              "m33_couplers/M_ACLK"
            ]
          },
          "M33_ARESETN_1": {
            "ports": [
              "M33_ARESETN",
              "m33_couplers/M_ARESETN"
            ]
          },
          "M34_ACLK_1": {
            "ports": [
              "M34_ACLK",
              "m34_couplers/M_ACLK"
            ]
          },
          "M34_ARESETN_1": {
            "ports": [
              "M34_ARESETN",
              "m34_couplers/M_ARESETN"
            ]
          },
          "M35_ACLK_1": {
            "ports": [
              "M35_ACLK",
              "m35_couplers/M_ACLK"
            ]
          },
          "M35_ARESETN_1": {
            "ports": [
              "M35_ARESETN",
              "m35_couplers/M_ARESETN"
            ]
          },
          "M36_ACLK_1": {
            "ports": [
              "M36_ACLK",
              "m36_couplers/M_ACLK"
            ]
          },
          "M36_ARESETN_1": {
            "ports": [
              "M36_ARESETN",
              "m36_couplers/M_ARESETN"
            ]
          },
          "M37_ACLK_1": {
            "ports": [
              "M37_ACLK",
              "m37_couplers/M_ACLK"
            ]
          },
          "M37_ARESETN_1": {
            "ports": [
              "M37_ARESETN",
              "m37_couplers/M_ARESETN"
            ]
          },
          "M38_ACLK_1": {
            "ports": [
              "M38_ACLK",
              "m38_couplers/M_ACLK"
            ]
          },
          "M38_ARESETN_1": {
            "ports": [
              "M38_ARESETN",
              "m38_couplers/M_ARESETN"
            ]
          }
        }
      },
      "irq_xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_irq_xlconcat_0_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_1_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "25.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "667"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_BASEADDR": {
            "value": "0xE0009000"
          },
          "PCW_CAN1_CAN1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_CAN1_GRP_CLK_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_HIGHADDR": {
            "value": "0xE0009FFF"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "200000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "1"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "1"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "1"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "0"
          },
          "PCW_EN_SDIO1": {
            "value": "1"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "1"
          },
          "PCW_EN_SPI1": {
            "value": "1"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "1"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#USB Reset#Quad SPI Flash#GPIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SPI 0#SPI 0#SPI 0#GPIO#GPIO#SPI 0#GPIO#GPIO#CAN 1#CAN 1#UART 0#UART 0#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#reset#qspi_fbclk#gpio[9]#data[0]#cmd#clk#data[1]#data[2]#data[3]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#sclk#miso#ss[0]#gpio[43]#gpio[44]#mosi#gpio[46]#gpio[47]#tx#rx#rx#tx#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_CAN1_INTR": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_GPIO_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO1_INTR": {
            "value": "0"
          },
          "PCW_P2F_SPI0_INTR": {
            "value": "0"
          },
          "PCW_P2F_SPI1_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART0_INTR": {
            "value": "0"
          },
          "PCW_P2F_USB0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.301"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.308"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.357"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.361"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.033"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.029"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.057"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.038"
          },
          "PCW_PACKAGE_NAME": {
            "value": "sbg485"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "part0"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SD1_GRP_CD_ENABLE": {
            "value": "0"
          },
          "PCW_SD1_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD1_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD1_SD1_IO": {
            "value": "MIO 10 .. 15"
          },
          "PCW_SDIO1_BASEADDR": {
            "value": "0xE0101000"
          },
          "PCW_SDIO1_HIGHADDR": {
            "value": "0xE0101FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "25"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_BASEADDR": {
            "value": "0xE0006000"
          },
          "PCW_SPI0_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_SPI0_GRP_SS2_ENABLE": {
            "value": "0"
          },
          "PCW_SPI0_HIGHADDR": {
            "value": "0xE0006FFF"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SPI0_SPI0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SPI1_BASEADDR": {
            "value": "0xE0007000"
          },
          "PCW_SPI1_HIGHADDR": {
            "value": "0xE0007FFF"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SPI1_SPI1_IO": {
            "value": "EMIO"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666666"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_BASEADDR": {
            "value": "0xE0104000"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_HIGHADDR": {
            "value": "0xE0104fff"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_TTC0_TTC0_IO": {
            "value": "EMIO"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART0_BASEADDR": {
            "value": "0xE0000000"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_HIGHADDR": {
            "value": "0xE0000FFF"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 50 .. 51"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.240"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.238"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.283"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.284"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "33.621"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "73.818"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "33.621"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "73.818"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "48.166"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "73.818"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "48.166"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "73.818"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "38.200"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "78.217"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "38.692"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "70.543"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "38.778"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "76.039"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "38.635"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "96.0285"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.036"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.036"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.058"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.057"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "38.671"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "71.836"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "38.635"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "87.0105"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "38.671"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "93.232"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "38.679"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "100.6725"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333333"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3 (Low Voltage)"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 7"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        }
      },
      "rst_ps7_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_ps7_0_100M_0"
      },
      "signal_in": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_signal_in_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "0"
          },
          "C_GPIO2_WIDTH": {
            "value": "6"
          },
          "C_GPIO_WIDTH": {
            "value": "6"
          },
          "C_IS_DUAL": {
            "value": "1"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "testled": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_testled_0",
        "parameters": {
          "C_GPIO_WIDTH": {
            "value": "5"
          },
          "C_IS_DUAL": {
            "value": "0"
          }
        }
      },
      "xadc_wiz_0": {
        "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
        "xci_name": "design_1_xadc_wiz_0_0",
        "parameters": {
          "CHANNEL_ENABLE_VAUXP0_VAUXN0": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VAUXP8_VAUXN8": {
            "value": "true"
          },
          "CHANNEL_ENABLE_VP_VN": {
            "value": "false"
          },
          "ENABLE_EXTERNAL_MUX": {
            "value": "true"
          },
          "ENABLE_RESET": {
            "value": "false"
          },
          "EXTERNAL_MUX_CHANNEL": {
            "value": "VAUXP0_VAUXN0"
          },
          "INTERFACE_SELECTION": {
            "value": "Enable_AXI"
          },
          "SEQUENCER_MODE": {
            "value": "Off"
          },
          "SINGLE_CHANNEL_SELECTION": {
            "value": "VP_VN"
          },
          "XADC_STARUP_SELECTION": {
            "value": "simultaneous_sampling"
          }
        }
      },
      "xadcmuxslice": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xadcmuxslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "5"
          },
          "DOUT_WIDTH": {
            "value": "2"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_0",
        "parameters": {
          "dout_width": {
            "value": "4"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_1_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "6"
          },
          "dout_width": {
            "value": "768"
          }
        }
      },
      "xlconcat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_1_1",
        "parameters": {
          "IN0_WIDTH": {
            "value": "13"
          },
          "IN1_WIDTH": {
            "value": "13"
          },
          "IN2_WIDTH": {
            "value": "13"
          },
          "IN3_WIDTH": {
            "value": "13"
          },
          "IN4_WIDTH": {
            "value": "13"
          },
          "IN5_WIDTH": {
            "value": "13"
          },
          "IN6_WIDTH": {
            "value": "13"
          },
          "IN7_WIDTH": {
            "value": "13"
          },
          "NUM_PORTS": {
            "value": "8"
          },
          "dout_width": {
            "value": "104"
          }
        }
      },
      "xlconcat_4": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_1_2",
        "parameters": {
          "IN0_WIDTH": {
            "value": "52"
          },
          "IN1_WIDTH": {
            "value": "52"
          },
          "NUM_PORTS": {
            "value": "2"
          },
          "dout_width": {
            "value": "104"
          }
        }
      },
      "xlconcat_5": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_4_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          },
          "dout_width": {
            "value": "240"
          }
        }
      },
      "xlconcat_6": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_5_1",
        "parameters": {
          "IN0_WIDTH": {
            "value": "52"
          },
          "IN1_WIDTH": {
            "value": "52"
          },
          "NUM_PORTS": {
            "value": "2"
          },
          "dout_width": {
            "value": "104"
          }
        }
      },
      "xlconcat_7": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_6_1",
        "parameters": {
          "IN0_WIDTH": {
            "value": "42"
          },
          "IN1_WIDTH": {
            "value": "42"
          },
          "NUM_PORTS": {
            "value": "2"
          },
          "dout_width": {
            "value": "84"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "-1"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "3"
          }
        }
      },
      "xlconstant_4": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_4_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "multiplexer_0": {
        "vlnv": "ntnu.no:user:multiplexer:1.0",
        "xci_name": "design_1_multiplexer_0_0"
      },
      "xlconstant_5": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_5_4",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "register_emu_out": {
        "vlnv": "sintef.no:user:register_array:1.0",
        "xci_name": "design_1_register_array_0_0",
        "parameters": {
          "NUMBER_OF_REGISTERS": {
            "value": "8"
          },
          "REGISTER_WIDTH": {
            "value": "13"
          },
          "REG_SIGNED": {
            "value": "1"
          }
        }
      },
      "register_mux_out": {
        "vlnv": "sintef.no:user:register_array:1.0",
        "xci_name": "design_1_register_array_1_0",
        "parameters": {
          "NUMBER_OF_REGISTERS": {
            "value": "8"
          },
          "REGISTER_WIDTH": {
            "value": "13"
          },
          "REG_SIGNED": {
            "value": "1"
          }
        }
      },
      "xlconcat_3": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_3_3"
      },
      "register_emu_input": {
        "vlnv": "sintef.no:user:register_array:1.0",
        "xci_name": "design_1_register_emu_out_0",
        "parameters": {
          "NUMBER_OF_REGISTERS": {
            "value": "1"
          },
          "REGISTER_WIDTH": {
            "value": "14"
          },
          "REG_SIGNED": {
            "value": "1"
          }
        }
      },
      "xlconcat_8": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_8_2",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "c_shift_ram_0": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "design_1_c_shift_ram_0_0",
        "parameters": {
          "AsyncInitVal": {
            "value": "00000000000000"
          },
          "CE": {
            "value": "true"
          },
          "DefaultData": {
            "value": "00000000000000"
          },
          "Depth": {
            "value": "1"
          },
          "Width": {
            "value": "14"
          }
        }
      },
      "c_shift_ram_1": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "design_1_c_shift_ram_1_0",
        "parameters": {
          "AsyncInitVal": {
            "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
          },
          "CE": {
            "value": "true"
          },
          "DefaultData": {
            "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
          },
          "Depth": {
            "value": "1"
          },
          "Width": {
            "value": "104"
          }
        }
      },
      "c_shift_ram_2": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "design_1_c_shift_ram_2_0",
        "parameters": {
          "AsyncInitVal": {
            "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
          },
          "CE": {
            "value": "true"
          },
          "DefaultData": {
            "value": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
          },
          "Depth": {
            "value": "1"
          },
          "Width": {
            "value": "104"
          }
        }
      },
      "array_resize_4": {
        "vlnv": "sintef.no:user:array_resize:1.0",
        "xci_name": "design_1_array_resize_3_1",
        "parameters": {
          "NUMBER_OF_ELEMENTS": {
            "value": "8"
          },
          "SHIFT_TO_TOP": {
            "value": "1"
          },
          "WIDTH_IN": {
            "value": "13"
          },
          "WIDTH_OUT": {
            "value": "16"
          }
        }
      },
      "xlconcat_10": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_5_4",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          },
          "dout_width": {
            "value": "104"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_7",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xlconcat_11": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_11_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "8"
          }
        }
      },
      "emu_dc_0": {
        "vlnv": "PESC_NTNU:SysGen:emu_dc:5.16",
        "xci_name": "design_1_emu_dc_0_1"
      },
      "ENDAT22_S_1": {
        "vlnv": "ntnu.no:user:ENDAT22_S:3.8",
        "xci_name": "design_1_ENDAT22_S_0_0"
      },
      "axi_apb_bridge_0": {
        "vlnv": "xilinx.com:ip:axi_apb_bridge:3.0",
        "xci_name": "design_1_axi_apb_bridge_0_0",
        "parameters": {
          "C_APB_NUM_SLAVES": {
            "value": "1"
          }
        }
      },
      "xlconstant_6": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_6_4"
      }
    },
    "interface_nets": {
      "bidir_io_port_0_p_tri": {
        "interface_ports": [
          "ad_sdio",
          "bidir_io_port_0/p_tri"
        ]
      },
      "axi_interconnect_0_M24_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M24_AXI",
          "converter_1/AD_Integrator_AXI5"
        ]
      },
      "axi_interconnect_0_M08_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M08_AXI",
          "converter_1/Driver_interface_AXI1"
        ]
      },
      "axi_interconnect_0_M23_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M23_AXI",
          "converter_1/SwitchingCounter_AXI4"
        ]
      },
      "axi_apb_bridge_0_APB_M": {
        "interface_ports": [
          "ENDAT22_S_1/APB_S",
          "axi_apb_bridge_0/APB_M"
        ]
      },
      "axi_interconnect_0_M37_AXI": {
        "interface_ports": [
          "axi_apb_bridge_0/AXI4_LITE",
          "axi_interconnect_0/M37_AXI"
        ]
      },
      "axi_interconnect_0_M15_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M15_AXI",
          "converter_2/SwitchingCounter_AXI4"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "ad_converter/S_AXI",
          "axi_interconnect_0/M03_AXI"
        ]
      },
      "axi_interconnect_0_M10_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M10_AXI",
          "encoder_interface/S_AXI"
        ]
      },
      "axi_interconnect_0_M25_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M25_AXI",
          "converter_1/Sampled_Integral_AXI6"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "signal_in/S_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "axi_interconnect_0_M05_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M05_AXI",
          "converter_2/AD_Filter_AXI"
        ]
      },
      "axi_interconnect_0_M27_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M27_AXI",
          "converter_1/PWM_AXI8"
        ]
      },
      "axi_interconnect_0_M09_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M09_AXI",
          "converter_2/Driver_interface_AXI1"
        ]
      },
      "axi_interconnect_0_M36_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M36_AXI",
          "register_emu_input/S_AXI"
        ]
      },
      "axi_interconnect_0_M13_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M13_AXI",
          "converter_2/SynchSampling_AXI2"
        ]
      },
      "axi_interconnect_0_M26_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M26_AXI",
          "converter_1/HysteresisCon_AXI7"
        ]
      },
      "axi_interconnect_0_M33_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M33_AXI",
          "emu_dc_0/emu_dc_s_axi"
        ]
      },
      "Vaux0_1": {
        "interface_ports": [
          "Vaux0",
          "xadc_wiz_0/Vaux0"
        ]
      },
      "axi_interconnect_0_M20_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M20_AXI",
          "converter_1/SynchSampling_AXI2"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "processing_system7_0/M_AXI_GP0"
        ]
      },
      "axi_interconnect_0_M18_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M18_AXI",
          "converter_2/HysteresisCon_AXI7"
        ]
      },
      "axi_interconnect_0_M28_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M28_AXI",
          "converter_1/voltage_estimator_axi"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "testled/S_AXI"
        ]
      },
      "axi_interconnect_0_M22_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M22_AXI",
          "converter_1/CurrentRef_AXI3"
        ]
      },
      "axi_interconnect_0_M31_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M31_AXI",
          "converter_2/TripLimit_AXI"
        ]
      },
      "axi_interconnect_0_M16_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M16_AXI",
          "converter_2/AD_Integrator_AXI5"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "da_converter/S_AXI"
        ]
      },
      "Vaux8_1": {
        "interface_ports": [
          "Vaux8",
          "xadc_wiz_0/Vaux8"
        ]
      },
      "axi_interconnect_0_M32_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M32_AXI",
          "multiplexer_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M12_AXI": {
        "interface_ports": [
          "axi_gpio_1/S_AXI",
          "axi_interconnect_0/M12_AXI"
        ]
      },
      "axi_interconnect_0_M21_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M21_AXI",
          "relay/S_AXI"
        ]
      },
      "axi_interconnect_0_M19_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M19_AXI",
          "converter_2/PWM_AXI8"
        ]
      },
      "axi_interconnect_0_M06_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M06_AXI",
          "xadc_wiz_0/s_axi_lite"
        ]
      },
      "axi_gpio_1_GPIO": {
        "interface_ports": [
          "gpio1_d",
          "axi_gpio_1/GPIO"
        ]
      },
      "axi_interconnect_0_M07_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M07_AXI",
          "converter_1/AD_Filter_AXI"
        ]
      },
      "axi_interconnect_0_M29_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M29_AXI",
          "converter_2/voltage_estimator_axi"
        ]
      },
      "Vp_Vn_1": {
        "interface_ports": [
          "Vp_Vn",
          "xadc_wiz_0/Vp_Vn"
        ]
      },
      "axi_interconnect_0_M17_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M17_AXI",
          "converter_2/Sampled_Integral_AXI6"
        ]
      },
      "axi_interconnect_0_M14_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M14_AXI",
          "converter_2/CurrentRef_AXI3"
        ]
      },
      "axi_interconnect_0_M30_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M30_AXI",
          "converter_1/TripLimit_AXI"
        ]
      },
      "axi_interconnect_0_M35_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M35_AXI",
          "register_mux_out/S_AXI"
        ]
      },
      "axi_interconnect_0_M34_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M34_AXI",
          "register_emu_out/S_AXI"
        ]
      }
    },
    "nets": {
      "ENCODER_1": {
        "ports": [
          "ENC_P",
          "encoder_interface/ENCODER"
        ]
      },
      "In0_1": {
        "ports": [
          "ENC_ERR",
          "xlconcat_0/In1"
        ]
      },
      "SIG_D_1": {
        "ports": [
          "SIG_D",
          "signalinverter/Op1"
        ]
      },
      "ad_converter_serial_receiver_0_ad_signal_new_busclk": {
        "ports": [
          "ad_converter/ad_signal_new_busclk",
          "converter_1/AD_signal_in_new",
          "converter_2/AD_signal_in_new"
        ]
      },
      "ad_d_n_1": {
        "ports": [
          "ad_d_n",
          "ad_converter/ad_d_n"
        ]
      },
      "ad_d_p_1": {
        "ports": [
          "ad_d_p",
          "ad_converter/ad_d_p"
        ]
      },
      "ad_dcon_1": {
        "ports": [
          "ad_dcon",
          "ad_converter/ad_dcon"
        ]
      },
      "ad_dcop_1": {
        "ports": [
          "ad_dcop",
          "ad_converter/ad_dcop"
        ]
      },
      "ad_fcon_1": {
        "ports": [
          "ad_fcon",
          "ad_converter/ad_fcon"
        ]
      },
      "ad_fcop_1": {
        "ports": [
          "ad_fcop",
          "ad_converter/ad_fcop"
        ]
      },
      "array_resize_0_array_out": {
        "ports": [
          "xlconcat_1/dout",
          "da_converter/signal_in_a",
          "da_converter/signal_in_b",
          "da_converter/signal_in_c",
          "da_converter/signal_in_d"
        ]
      },
      "array_resize_0_array_out1": {
        "ports": [
          "array_resize_0/array_out",
          "xlconcat_1/In1"
        ]
      },
      "array_resize_1_array_out": {
        "ports": [
          "array_resize_1/array_out",
          "xlconcat_1/In3"
        ]
      },
      "array_resize_2_array_out": {
        "ports": [
          "array_resize_2/array_out",
          "xlconcat_1/In0"
        ]
      },
      "array_resize_3_array_out": {
        "ports": [
          "array_resize_3/array_out",
          "xlconcat_1/In2"
        ]
      },
      "bidir_io_port_0_p_tri_buf_i": {
        "ports": [
          "bidir_io_port_0/p_tri_buf_i",
          "processing_system7_0/SPI1_MISO_I"
        ]
      },
      "da_converter_interface_0_da_a_b": {
        "ports": [
          "da_converter/da_a_b",
          "da_a_b"
        ]
      },
      "da_converter_interface_0_da_ab_cs": {
        "ports": [
          "da_converter/da_ab_cs",
          "da_ab_cs"
        ]
      },
      "da_converter_interface_0_da_cd_cs": {
        "ports": [
          "da_converter/da_cd_cs",
          "da_cd_cs"
        ]
      },
      "da_converter_interface_0_da_d": {
        "ports": [
          "da_converter/da_d",
          "da_d"
        ]
      },
      "incremental_encoder_interface_0_LEDS": {
        "ports": [
          "encoder_interface/LEDS",
          "ENC_LED"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "ad_converter/S_AXI_ACLK",
          "da_converter/S_AXI_ACLK",
          "encoder_interface/S_AXI_ACLK",
          "relay/S_AXI_ACLK",
          "converter_1/S_AXI_ACLK",
          "converter_2/S_AXI_ACLK",
          "axi_gpio_1/s_axi_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/M03_ACLK",
          "axi_interconnect_0/M04_ACLK",
          "axi_interconnect_0/M05_ACLK",
          "axi_interconnect_0/M06_ACLK",
          "axi_interconnect_0/M07_ACLK",
          "axi_interconnect_0/M08_ACLK",
          "axi_interconnect_0/M09_ACLK",
          "axi_interconnect_0/M10_ACLK",
          "axi_interconnect_0/M11_ACLK",
          "axi_interconnect_0/M12_ACLK",
          "axi_interconnect_0/M13_ACLK",
          "axi_interconnect_0/M14_ACLK",
          "axi_interconnect_0/M15_ACLK",
          "axi_interconnect_0/M16_ACLK",
          "axi_interconnect_0/M17_ACLK",
          "axi_interconnect_0/M18_ACLK",
          "axi_interconnect_0/M19_ACLK",
          "axi_interconnect_0/M20_ACLK",
          "axi_interconnect_0/M21_ACLK",
          "axi_interconnect_0/M22_ACLK",
          "axi_interconnect_0/M23_ACLK",
          "axi_interconnect_0/M24_ACLK",
          "axi_interconnect_0/M25_ACLK",
          "axi_interconnect_0/M26_ACLK",
          "axi_interconnect_0/M27_ACLK",
          "axi_interconnect_0/M28_ACLK",
          "axi_interconnect_0/M29_ACLK",
          "axi_interconnect_0/M30_ACLK",
          "axi_interconnect_0/M31_ACLK",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "rst_ps7_0_100M/slowest_sync_clk",
          "signal_in/s_axi_aclk",
          "testled/s_axi_aclk",
          "xadc_wiz_0/s_axi_aclk",
          "multiplexer_0/s_axi_aclk",
          "axi_interconnect_0/M32_ACLK",
          "axi_interconnect_0/M33_ACLK",
          "register_emu_out/S_AXI_ACLK",
          "axi_interconnect_0/M34_ACLK",
          "register_mux_out/S_AXI_ACLK",
          "axi_interconnect_0/M35_ACLK",
          "register_emu_input/S_AXI_ACLK",
          "axi_interconnect_0/M36_ACLK",
          "axi_interconnect_0/M37_ACLK",
          "c_shift_ram_0/CLK",
          "c_shift_ram_1/CLK",
          "c_shift_ram_2/CLK",
          "axi_interconnect_0/M38_ACLK",
          "emu_dc_0/clk",
          "ENDAT22_S_1/clk",
          "axi_apb_bridge_0/s_axi_aclk"
        ]
      },
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "processing_system7_0/FCLK_CLK1",
          "ad_converter/ad_200MHz_delay_ref_clock"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "converter_1/FCLK_Reset",
          "rst_ps7_0_100M/ext_reset_in",
          "converter_2/FCLK_Reset"
        ]
      },
      "processing_system7_0_SPI1_MOSI_O": {
        "ports": [
          "processing_system7_0/SPI1_MOSI_O",
          "util_vector_logic_1/Op1"
        ]
      },
      "processing_system7_0_SPI1_SCLK_O": {
        "ports": [
          "processing_system7_0/SPI1_SCLK_O",
          "ad_sclk"
        ]
      },
      "processing_system7_0_SPI1_SS_O": {
        "ports": [
          "processing_system7_0/SPI1_SS_O",
          "ad_scsb"
        ]
      },
      "relay_register_array_write_vec": {
        "ports": [
          "relay/register_array_write_vec",
          "RELAY",
          "relay/register_array_read_vec"
        ]
      },
      "rst_ps7_0_100M_interconnect_aresetn": {
        "ports": [
          "rst_ps7_0_100M/interconnect_aresetn",
          "axi_interconnect_0/ARESETN"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_100M/peripheral_aresetn",
          "ad_converter/S_AXI_ARESETN",
          "da_converter/S_AXI_ARESETN",
          "encoder_interface/S_AXI_ARESETN",
          "relay/S_AXI_ARESETN",
          "converter_1/S_AXI_ARESETN",
          "converter_2/S_AXI_ARESETN",
          "axi_gpio_1/s_axi_aresetn",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "axi_interconnect_0/M04_ARESETN",
          "axi_interconnect_0/M05_ARESETN",
          "axi_interconnect_0/M06_ARESETN",
          "axi_interconnect_0/M07_ARESETN",
          "axi_interconnect_0/M08_ARESETN",
          "axi_interconnect_0/M09_ARESETN",
          "axi_interconnect_0/M10_ARESETN",
          "axi_interconnect_0/M11_ARESETN",
          "axi_interconnect_0/M12_ARESETN",
          "axi_interconnect_0/M13_ARESETN",
          "axi_interconnect_0/M14_ARESETN",
          "axi_interconnect_0/M15_ARESETN",
          "axi_interconnect_0/M16_ARESETN",
          "axi_interconnect_0/M17_ARESETN",
          "axi_interconnect_0/M18_ARESETN",
          "axi_interconnect_0/M19_ARESETN",
          "axi_interconnect_0/M20_ARESETN",
          "axi_interconnect_0/M21_ARESETN",
          "axi_interconnect_0/M22_ARESETN",
          "axi_interconnect_0/M23_ARESETN",
          "axi_interconnect_0/M24_ARESETN",
          "axi_interconnect_0/M25_ARESETN",
          "axi_interconnect_0/M26_ARESETN",
          "axi_interconnect_0/M27_ARESETN",
          "axi_interconnect_0/M28_ARESETN",
          "axi_interconnect_0/M29_ARESETN",
          "axi_interconnect_0/M30_ARESETN",
          "axi_interconnect_0/M31_ARESETN",
          "signal_in/s_axi_aresetn",
          "testled/s_axi_aresetn",
          "xadc_wiz_0/s_axi_aresetn",
          "multiplexer_0/s_axi_aresetn",
          "axi_interconnect_0/M32_ARESETN",
          "axi_interconnect_0/M33_ARESETN",
          "register_emu_out/S_AXI_ARESETN",
          "axi_interconnect_0/M34_ARESETN",
          "register_mux_out/S_AXI_ARESETN",
          "axi_interconnect_0/M35_ARESETN",
          "register_emu_input/S_AXI_ARESETN",
          "axi_interconnect_0/M36_ARESETN",
          "axi_interconnect_0/M37_ARESETN",
          "axi_interconnect_0/M38_ARESETN",
          "emu_dc_0/emu_dc_aresetn",
          "axi_apb_bridge_0/s_axi_aresetn"
        ]
      },
      "signal_in_gpio2_io_o": {
        "ports": [
          "signal_in/gpio2_io_o",
          "SIG_R_PU",
          "signal_in/gpio2_io_i"
        ]
      },
      "signalinverter_Res": {
        "ports": [
          "signalinverter/Res",
          "signal_in/gpio_io_i"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "bidir_io_port_0/p_tri_buf_t"
        ]
      },
      "xadc_wiz_0_muxaddr_out": {
        "ports": [
          "xadc_wiz_0/muxaddr_out",
          "xadcmuxslice/Din"
        ]
      },
      "xadc_wiz_0_user_temp_alarm_out": {
        "ports": [
          "xadc_wiz_0/user_temp_alarm_out",
          "LED_ALARM"
        ]
      },
      "xlconcat_0_dout1": {
        "ports": [
          "xlconcat_0/dout",
          "encoder_interface/ENCODER_ERR"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "LVCT_OE_N"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "da_converter/signal_in_new"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "xlconcat_0/In0"
        ]
      },
      "xlconstant_4_dout": {
        "ports": [
          "xlconstant_4/dout",
          "bidir_io_port_0/p_tri_buf_o"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xadcmuxslice/Dout",
          "XADC_MUX"
        ]
      },
      "ad_converter_ad_signal_a": {
        "ports": [
          "ad_converter/ad_signal_a",
          "xlconcat_2/In0"
        ]
      },
      "ad_converter_ad_signal_b": {
        "ports": [
          "ad_converter/ad_signal_b",
          "xlconcat_2/In1"
        ]
      },
      "ad_converter_ad_signal_c": {
        "ports": [
          "ad_converter/ad_signal_c",
          "xlconcat_2/In2"
        ]
      },
      "ad_converter_ad_signal_d": {
        "ports": [
          "ad_converter/ad_signal_d",
          "xlconcat_2/In3"
        ]
      },
      "ad_converter_ad_signal_e": {
        "ports": [
          "ad_converter/ad_signal_e",
          "xlconcat_2/In4"
        ]
      },
      "ad_converter_ad_signal_f": {
        "ports": [
          "ad_converter/ad_signal_f",
          "xlconcat_2/In5"
        ]
      },
      "ad_converter_ad_signal_g": {
        "ports": [
          "ad_converter/ad_signal_g",
          "xlconcat_2/In6"
        ]
      },
      "ad_converter_ad_signal_h": {
        "ports": [
          "ad_converter/ad_signal_h",
          "xlconcat_2/In7"
        ]
      },
      "irq_xlconcat_0_dout": {
        "ports": [
          "irq_xlconcat_0/dout",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "xlconcat_4_dout": {
        "ports": [
          "xlconcat_4/dout",
          "array_resize_2/array_in"
        ]
      },
      "xlconcat_5_dout": {
        "ports": [
          "xlconcat_5/dout",
          "array_resize_0/array_in"
        ]
      },
      "xlconcat_6_dout": {
        "ports": [
          "xlconcat_6/dout",
          "array_resize_3/array_in"
        ]
      },
      "xlconcat_7_dout": {
        "ports": [
          "xlconcat_7/dout",
          "array_resize_1/array_in"
        ]
      },
      "converter_1_driver_reset": {
        "ports": [
          "converter_1/driver_reset",
          "DRIVER1_RESET"
        ]
      },
      "converter_1_driver_enable": {
        "ports": [
          "converter_1/driver_enable",
          "multiplexer_0/Driver_Enable_1_i",
          "xlconcat_8/In0",
          "emu_dc_0/enable_con1_in"
        ]
      },
      "converter_1_driver_signals": {
        "ports": [
          "converter_1/driver_signals",
          "DRIVER1_D",
          "xlconcat_8/In2",
          "emu_dc_0/gatesig1_in"
        ]
      },
      "converter_1_pilot_signal": {
        "ports": [
          "converter_1/pilot_signal",
          "PILOT_SIGNAL"
        ]
      },
      "converter_1_AD_integral": {
        "ports": [
          "converter_1/AD_integral",
          "xlconcat_5/In0"
        ]
      },
      "converter_1_AD_filtered": {
        "ports": [
          "converter_1/AD_filtered",
          "xlconcat_4/In0"
        ]
      },
      "converter_1_Synch_sampling1": {
        "ports": [
          "converter_1/Synch_sampling",
          "xlconcat_6/In0"
        ]
      },
      "converter_1_hysteresis_error": {
        "ports": [
          "converter_1/hysteresis_error",
          "xlconcat_7/In0"
        ]
      },
      "converter_1_Intr": {
        "ports": [
          "converter_1/Intr",
          "util_vector_logic_2/Op1",
          "util_vector_logic_2/Op2",
          "irq_xlconcat_0/In0"
        ]
      },
      "converter_1_watchdog_expired": {
        "ports": [
          "converter_1/watchdog_expired",
          "relay/load",
          "converter_2/watchdog_exp_in"
        ]
      },
      "HW_INTERLOCK_1": {
        "ports": [
          "HW_INTERLOCK",
          "converter_1/hw_interlock_in",
          "converter_2/hw_interlock_in"
        ]
      },
      "converter_2_driver_enable": {
        "ports": [
          "converter_2/driver_enable",
          "multiplexer_0/Driver_Enable_2_i",
          "xlconcat_8/In1",
          "emu_dc_0/enable_con2_in"
        ]
      },
      "converter_2_driver_signals": {
        "ports": [
          "converter_2/driver_signals",
          "DRIVER2_D",
          "xlconcat_8/In3",
          "emu_dc_0/gatesig2_in"
        ]
      },
      "converter_2_driver_reset": {
        "ports": [
          "converter_2/driver_reset",
          "DRIVER2_RESET"
        ]
      },
      "converter_2_AD_filtered": {
        "ports": [
          "converter_2/AD_filtered",
          "xlconcat_4/In1"
        ]
      },
      "converter_2_hysteresis_error": {
        "ports": [
          "converter_2/hysteresis_error",
          "xlconcat_7/In1"
        ]
      },
      "converter_2_AD_integral": {
        "ports": [
          "converter_2/AD_integral",
          "xlconcat_5/In1"
        ]
      },
      "converter_2_Synch_sampling": {
        "ports": [
          "converter_2/Synch_sampling",
          "xlconcat_6/In1"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "converter_1/watchdog_exp_in"
        ]
      },
      "xlconstant_5_dout": {
        "ports": [
          "xlconstant_5/dout",
          "multiplexer_0/GND"
        ]
      },
      "multiplexer_0_Driver_Enable_2_o": {
        "ports": [
          "multiplexer_0/Driver_Enable_2_o",
          "DRIVER2_ENABLE"
        ]
      },
      "multiplexer_0_ADC_1": {
        "ports": [
          "multiplexer_0/ADC_1",
          "converter_1/AD",
          "xlconcat_3/In0",
          "xlconcat_10/In0"
        ]
      },
      "multiplexer_0_ADC_2": {
        "ports": [
          "multiplexer_0/ADC_2",
          "converter_2/AD",
          "xlconcat_3/In1",
          "xlconcat_10/In1"
        ]
      },
      "multiplexer_0_Driver_Enable_1_o": {
        "ports": [
          "multiplexer_0/Driver_Enable_1_o",
          "DRIVER1_ENABLE"
        ]
      },
      "xlconcat_2_dout": {
        "ports": [
          "xlconcat_2/dout",
          "multiplexer_0/adc_conv"
        ]
      },
      "xlconcat_3_dout": {
        "ports": [
          "xlconcat_3/dout",
          "c_shift_ram_2/D"
        ]
      },
      "xlconcat_8_dout": {
        "ports": [
          "xlconcat_8/dout",
          "c_shift_ram_0/D"
        ]
      },
      "c_shift_ram_0_Q": {
        "ports": [
          "c_shift_ram_0/Q",
          "register_emu_input/register_array_read_vec"
        ]
      },
      "c_shift_ram_2_Q": {
        "ports": [
          "c_shift_ram_2/Q",
          "register_mux_out/register_array_read_vec"
        ]
      },
      "c_shift_ram_1_Q": {
        "ports": [
          "c_shift_ram_1/Q",
          "register_emu_out/register_array_read_vec"
        ]
      },
      "converter_1_synch_out": {
        "ports": [
          "converter_1/pwm_synch_out",
          "converter_2/pwm_sync_input"
        ]
      },
      "array_resize_4_array_out": {
        "ports": [
          "array_resize_4/array_out",
          "xlconcat_1/In4"
        ]
      },
      "xlconcat_10_dout": {
        "ports": [
          "xlconcat_10/dout",
          "array_resize_4/array_in"
        ]
      },
      "emulator_0_signalbus_out": {
        "ports": [
          "emu_dc_0/signalbus_out",
          "multiplexer_0/emulator_out",
          "c_shift_ram_1/D"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "c_shift_ram_0/CE",
          "c_shift_ram_2/CE",
          "c_shift_ram_1/CE",
          "emu_dc_0/theta_sync_sampl",
          "ENDAT22_S_1/nstr"
        ]
      },
      "testled_gpio_io_o": {
        "ports": [
          "testled/gpio_io_o",
          "TEST"
        ]
      },
      "DRIVER1_T_1": {
        "ports": [
          "DRIVER1_T",
          "converter_1/driver_status"
        ]
      },
      "DRIVER1_OK_1": {
        "ports": [
          "DRIVER1_OK",
          "converter_1/driver_ok"
        ]
      },
      "DRIVER2_OK_1": {
        "ports": [
          "DRIVER2_OK",
          "converter_2/driver_ok"
        ]
      },
      "DRIVER2_T_1": {
        "ports": [
          "DRIVER2_T",
          "converter_2/driver_status"
        ]
      },
      "xlconcat_11_dout": {
        "ports": [
          "xlconcat_11/dout",
          "xlconcat_1/In5"
        ]
      },
      "emu_dc_0_ia_dac": {
        "ports": [
          "emu_dc_0/ia_dac",
          "xlconcat_11/In0"
        ]
      },
      "emu_dc_0_ub0_1_dac": {
        "ports": [
          "emu_dc_0/ub0_1_dac",
          "xlconcat_11/In6"
        ]
      },
      "emu_dc_0_uab_2_dac": {
        "ports": [
          "emu_dc_0/uab_2_dac",
          "xlconcat_11/In5"
        ]
      },
      "emu_dc_0_uab_1_dac": {
        "ports": [
          "emu_dc_0/uab_1_dac",
          "xlconcat_11/In4"
        ]
      },
      "emu_dc_0_ua0_1_dac": {
        "ports": [
          "emu_dc_0/ua0_1_dac",
          "xlconcat_11/In3"
        ]
      },
      "emu_dc_0_theta_el_dac": {
        "ports": [
          "emu_dc_0/theta_el_dac",
          "xlconcat_11/In1"
        ]
      },
      "emu_dc_0_theta_mech_dac": {
        "ports": [
          "emu_dc_0/theta_mech_dac",
          "xlconcat_11/In2"
        ]
      },
      "emu_dc_0_pu_speed_dac": {
        "ports": [
          "emu_dc_0/pu_speed_dac",
          "xlconcat_11/In7"
        ]
      },
      "xlconstant_6_dout": {
        "ports": [
          "xlconstant_6/dout",
          "ENDAT22_S_1/n_int7",
          "ENDAT22_S_1/n_int6",
          "ENDAT22_S_1/n_rs",
          "ENDAT22_S_1/AHB_DEN100"
        ]
      },
      "RS485_SDIN_1": {
        "ports": [
          "RS485_SDIN",
          "ENDAT22_S_1/data_rc"
        ]
      },
      "ENDAT22_S_0_data_dv": {
        "ports": [
          "ENDAT22_S_1/data_dv",
          "RS485_SDOUT"
        ]
      },
      "ENDAT22_S_0_tclk": {
        "ports": [
          "ENDAT22_S_1/tclk",
          "RS485_SCLK"
        ]
      },
      "ENDAT22_S_0_de": {
        "ports": [
          "ENDAT22_S_1/de",
          "RS485_SOEN"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_AD_filter_block_reg0": {
                "address_block": "/converter_1/AD_filter_block/S_AXI/reg0",
                "offset": "0x43C40000",
                "range": "64K"
              },
              "SEG_AD_filter_block_reg01": {
                "address_block": "/converter_2/AD_filter_block/S_AXI/reg0",
                "offset": "0x43C20000",
                "range": "64K"
              },
              "SEG_CurrentRef_reg0": {
                "address_block": "/converter_1/CurrentRef/S_AXI/reg0",
                "offset": "0x43D10000",
                "range": "64K"
              },
              "SEG_CurrentRef_reg01": {
                "address_block": "/converter_2/CurrentRef/S_AXI/reg0",
                "offset": "0x43C90000",
                "range": "64K"
              },
              "SEG_ENDAT22_S_0_endat22_apb_s": {
                "address_block": "/ENDAT22_S_1/APB_S/endat22_apb_s",
                "offset": "0x43E00000",
                "range": "64K"
              },
              "SEG_Hysteresis_control_reg0": {
                "address_block": "/converter_1/Hysteresis_control/S_AXI/reg0",
                "offset": "0x43D50000",
                "range": "64K"
              },
              "SEG_Hysteresis_control_reg01": {
                "address_block": "/converter_2/Hysteresis_control/S_AXI/reg0",
                "offset": "0x43CD0000",
                "range": "64K"
              },
              "SEG_Moving_integral_reg0": {
                "address_block": "/converter_2/Moving_integral/S_AXI/reg0",
                "offset": "0x43CB0000",
                "range": "64K"
              },
              "SEG_Tripping_reg0": {
                "address_block": "/converter_1/Tripping/S_AXI/reg0",
                "offset": "0x43D90000",
                "range": "64K"
              },
              "SEG_Tripping_reg01": {
                "address_block": "/converter_2/Tripping/S_AXI/reg0",
                "offset": "0x43DA0000",
                "range": "64K"
              },
              "SEG_accumulator_reg0": {
                "address_block": "/converter_1/Moving_integral/S_AXI/reg0",
                "offset": "0x43D30000",
                "range": "64K"
              },
              "SEG_ad_converter_serial_receiver_0_reg0": {
                "address_block": "/ad_converter/S_AXI/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/testled/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/signal_in/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg1": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x41230000",
                "range": "64K"
              },
              "SEG_blankingtimecorr_0_reg0": {
                "address_block": "/converter_1/blankingtimecorr_0/blankingtimecorr_s_axi/reg0",
                "offset": "0x43D70000",
                "range": "64K"
              },
              "SEG_blankingtimecorr_0_reg01": {
                "address_block": "/converter_2/blankingtimecorr_0/blankingtimecorr_s_axi/reg0",
                "offset": "0x43D80000",
                "range": "64K"
              },
              "SEG_da_converter_interface_0_reg0": {
                "address_block": "/da_converter/S_AXI/reg0",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_driver_interface_reg0": {
                "address_block": "/converter_1/driver_interface/S_AXI/reg0",
                "offset": "0x43C50000",
                "range": "64K"
              },
              "SEG_driver_interface_reg01": {
                "address_block": "/converter_2/driver_interface/S_AXI/reg0",
                "offset": "0x43C60000",
                "range": "64K"
              },
              "SEG_emu_dc_0_reg0": {
                "address_block": "/emu_dc_0/emu_dc_s_axi/reg0",
                "offset": "0x43DC0000",
                "range": "64K"
              },
              "SEG_incremental_encoder_interface_0_reg0": {
                "address_block": "/encoder_interface/S_AXI/reg0",
                "offset": "0x43C70000",
                "range": "64K"
              },
              "SEG_moving_integral_reg_reg0": {
                "address_block": "/converter_1/moving_integral_reg/S_AXI/reg0",
                "offset": "0x43D40000",
                "range": "64K"
              },
              "SEG_moving_integral_reg_reg01": {
                "address_block": "/converter_2/moving_integral_reg/S_AXI/reg0",
                "offset": "0x43CC0000",
                "range": "64K"
              },
              "SEG_multiplexer_0_S_AXI_reg": {
                "address_block": "/multiplexer_0/S_AXI/S_AXI_reg",
                "offset": "0x43DB0000",
                "range": "64K"
              },
              "SEG_pwm_reg0": {
                "address_block": "/converter_1/pwm/S_AXI/reg0",
                "offset": "0x43D60000",
                "range": "64K"
              },
              "SEG_pwm_reg01": {
                "address_block": "/converter_2/pwm/S_AXI/reg0",
                "offset": "0x43CE0000",
                "range": "64K"
              },
              "SEG_register_array_0_reg0": {
                "address_block": "/register_emu_out/S_AXI/reg0",
                "offset": "0x43DD0000",
                "range": "64K"
              },
              "SEG_register_array_1_reg0": {
                "address_block": "/register_mux_out/S_AXI/reg0",
                "offset": "0x43DE0000",
                "range": "64K"
              },
              "SEG_register_emu_input_reg0": {
                "address_block": "/register_emu_input/S_AXI/reg0",
                "offset": "0x43DF0000",
                "range": "64K"
              },
              "SEG_relay_reg0": {
                "address_block": "/relay/S_AXI/reg0",
                "offset": "0x43D00000",
                "range": "64K"
              },
              "SEG_switching_event_counter_reg0": {
                "address_block": "/converter_1/switching_event_counter/S_AXI/reg0",
                "offset": "0x43D20000",
                "range": "64K"
              },
              "SEG_switching_event_counter_reg01": {
                "address_block": "/converter_2/switching_event_counter/S_AXI/reg0",
                "offset": "0x43CA0000",
                "range": "64K"
              },
              "SEG_synch_sampling_reg_reg0": {
                "address_block": "/converter_2/synch_sampling_reg/S_AXI/reg0",
                "offset": "0x43C80000",
                "range": "64K"
              },
              "SEG_synch_sampling_reg_reg01": {
                "address_block": "/converter_1/synch_sampling_reg/S_AXI/reg0",
                "offset": "0x43CF0000",
                "range": "64K"
              },
              "SEG_xadc_wiz_0_Reg": {
                "address_block": "/xadc_wiz_0/s_axi_lite/Reg",
                "offset": "0x43C30000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}