Return-Path: <linux-crypto+bounces-24897-lists+linux-crypto=lfdr.de@vger.kernel.org>
Delivered-To: lists+linux-crypto@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id fA8ICmx3IWrYGwEAu9opvQ
	(envelope-from <linux-crypto+bounces-24897-lists+linux-crypto=lfdr.de@vger.kernel.org>)
	for <lists+linux-crypto@lfdr.de>; Thu, 04 Jun 2026 15:02:36 +0200
X-Original-To: lists+linux-crypto@lfdr.de
Received: from sto.lore.kernel.org (sto.lore.kernel.org [172.232.135.74])
	by mail.lfdr.de (Postfix) with ESMTPS id 8787864025B
	for <lists+linux-crypto@lfdr.de>; Thu, 04 Jun 2026 15:02:35 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=bootlin.com header.s=dkim header.b=CKB9xoyI;
	spf=pass (mail.lfdr.de: domain of "linux-crypto+bounces-24897-lists+linux-crypto=lfdr.de@vger.kernel.org" designates 172.232.135.74 as permitted sender) smtp.mailfrom="linux-crypto+bounces-24897-lists+linux-crypto=lfdr.de@vger.kernel.org";
	dmarc=pass (policy=reject) header.from=bootlin.com;
	arc=pass ("subspace.kernel.org:s=arc-20240116:i=1")
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sto.lore.kernel.org (Postfix) with ESMTP id 9FFB230243BA
	for <lists+linux-crypto@lfdr.de>; Thu,  4 Jun 2026 13:01:26 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 4D4BB47B429;
	Thu,  4 Jun 2026 13:01:23 +0000 (UTC)
X-Original-To: linux-crypto@vger.kernel.org
Received: from smtpout-03.galae.net (smtpout-03.galae.net [185.246.85.4])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id AB78C248F72
	for <linux-crypto@vger.kernel.org>; Thu,  4 Jun 2026 13:01:18 +0000 (UTC)
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1780578083; cv=none; b=faFsciUv+dzVK2E+33Nnh1B8f5vv9+YzjXaexjqYuqI3SbMyX77wnbOA1uy7NPTqT6ilE96s4QWBnGoJmqnyZ6lo2PLUeMjTN2TQHeUPzZQ4Q0i2VFapUG/94s4+taMRXJ0YJZOAQh4tINC8GBXpaSPChs9RsE/2JLArHF3Yi8Y=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1780578083; c=relaxed/simple;
	bh=F0fDp84KeNv83k8wZElTL8z1h+yIJr7zjUUrqmZSpQk=;
	h=Mime-Version:Content-Type:Date:Message-Id:Cc:Subject:From:To:
	 References:In-Reply-To; b=NU/voUXX3vG13MqMmMhN+GUAhcMuwGqqIDoi2TRhVa1ncmds/02zXSEDAZa4LdrlSo/9weHb9a1kskgtAr4PstRTI6bU8rniSJ7eG5aIiIZKXJw/hnDPGPdSwH6Tx6+7f2qi9xTdg6yMpbXJHauRUrCoJS2RibUbBdj7/FikZGo=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=bootlin.com; spf=pass smtp.mailfrom=bootlin.com; dkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com header.b=CKB9xoyI; arc=none smtp.client-ip=185.246.85.4
Received: from smtpout-01.galae.net (smtpout-01.galae.net [212.83.139.233])
	by smtpout-03.galae.net (Postfix) with ESMTPS id 390EE4E405EE;
	Thu,  4 Jun 2026 13:01:17 +0000 (UTC)
Received: from mail.galae.net (mail.galae.net [212.83.136.155])
	by smtpout-01.galae.net (Postfix) with ESMTPS id 061F85FEF7;
	Thu,  4 Jun 2026 13:01:17 +0000 (UTC)
Received: from [127.0.0.1] (localhost [127.0.0.1]) by localhost (Mailerdaemon) with ESMTPSA id B6990106A1058;
	Thu,  4 Jun 2026 15:01:13 +0200 (CEST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=dkim;
	t=1780578074; h=from:subject:date:message-id:to:cc:mime-version:content-type:
	 content-transfer-encoding:in-reply-to:references;
	bh=3+R+nTDMzB90rXJqG2Taa9uoi7nEHg6+lexjeuWqrwY=;
	b=CKB9xoyIORTPODtTGt/aDzcnaaQNonwQ7Xp37Kc6CHob5O0j3LkNtg06sVNEgpakTwpyHS
	IY4LMgEppIbHASDCHlTFaecF9CEV1o0NFa1HmD1UqFijYI3EXx71SBi3BjV7mHP/Dj5wL8
	+x0U2kcbfnq6/WW6+0XBvL6FdTMIzIafkrQiuMfKS6IiixGkS+ZtSlyB1/jOST75IfbqRM
	CErbatiiYpSIxwOaul17tj9d8CZVVRUvf6rciu+w2ZEO5LUSSKqv24a+G9Hj36vo7Vl9fj
	8DSf87u80QdAMsA02tf4EQZhKkdZgjjRx9c9Ys95mU+LQxcAdWFRzUPyGw5igQ==
Precedence: bulk
X-Mailing-List: linux-crypto@vger.kernel.org
List-Id: <linux-crypto.vger.kernel.org>
List-Subscribe: <mailto:linux-crypto+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-crypto+unsubscribe@vger.kernel.org>
Mime-Version: 1.0
Content-Transfer-Encoding: quoted-printable
Content-Type: text/plain; charset=UTF-8
Date: Thu, 04 Jun 2026 15:01:13 +0200
Message-Id: <DJ0A8YCD7HQ1.8CFGHNKNCEMW@bootlin.com>
Cc: "Thomas Petazzoni" <thomas.petazzoni@bootlin.com>, "Herve Codina"
 <herve.codina@bootlin.com>, <linux-crypto@vger.kernel.org>,
 <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH 27/29] crypto: talitos - Introduce per-SEC-version
 descriptor structures and ops
From: "Paul Louvel" <paul.louvel@bootlin.com>
To: "Christophe Leroy (CS GROUP)" <chleroy@kernel.org>, "Paul Louvel"
 <paul.louvel@bootlin.com>, "Herbert Xu" <herbert@gondor.apana.org.au>,
 "David S. Miller" <davem@davemloft.net>
X-Mailer: aerc 0.21.0-0-g5549850facc2
References: <20260528-7-1-rc1_talitos_cleanup-v1-0-cb1ad6cdea49@bootlin.com>
 <20260528-7-1-rc1_talitos_cleanup-v1-27-cb1ad6cdea49@bootlin.com>
 <a4c06e1e-e9f2-4144-a2c1-68b8a12cd24f@kernel.org>
In-Reply-To: <a4c06e1e-e9f2-4144-a2c1-68b8a12cd24f@kernel.org>
X-Last-TLS-Session-Version: TLSv1.3
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-1.66 / 15.00];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[bootlin.com,reject];
	MV_CASE(0.50)[];
	R_DKIM_ALLOW(-0.20)[bootlin.com:s=dkim];
	R_SPF_ALLOW(-0.20)[+ip4:172.232.135.74:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	TAGGED_FROM(0.00)[bounces-24897-lists,linux-crypto=lfdr.de];
	MIME_TRACE(0.00)[0:+];
	RCVD_TLS_LAST(0.00)[];
	FORGED_SENDER_MAILLIST(0.00)[];
	RECEIVED_HELO_LOCALHOST(0.00)[];
	DKIM_TRACE(0.00)[bootlin.com:+];
	FORWARDED(0.00)[lists@lfdr.de];
	FORGED_SENDER(0.00)[paul.louvel@bootlin.com,linux-crypto@vger.kernel.org];
	FORGED_RECIPIENTS(0.00)[m:thomas.petazzoni@bootlin.com,m:herve.codina@bootlin.com,m:linux-crypto@vger.kernel.org,m:linux-kernel@vger.kernel.org,m:chleroy@kernel.org,m:paul.louvel@bootlin.com,m:herbert@gondor.apana.org.au,m:davem@davemloft.net,s:lists@lfdr.de];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	FROM_HAS_DN(0.00)[];
	ASN(0.00)[asn:63949, ipnet:172.232.128.0/19, country:SG];
	FORGED_SENDER_FORWARDING(0.00)[];
	RCVD_COUNT_FIVE(0.00)[6];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[paul.louvel@bootlin.com,linux-crypto@vger.kernel.org];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	ALIAS_RESOLVED(0.00)[];
	MID_RHS_MATCH_FROM(0.00)[];
	TO_DN_SOME(0.00)[];
	RCPT_COUNT_SEVEN(0.00)[8];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	TAGGED_RCPT(0.00)[linux-crypto];
	DBL_BLOCKED_OPENRESOLVER(0.00)[vger.kernel.org:from_smtp,sto.lore.kernel.org:helo,sto.lore.kernel.org:rdns]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: 8787864025B

On Thu Jun 4, 2026 at 11:57 AM CEST, Christophe Leroy (CS GROUP) wrote:
>
>
> Le 28/05/2026 =C3=A0 11:08, Paul Louvel a =C3=A9crit=C2=A0:
>> The driver used a single shared talitos_desc with overlapping union
>> members and a SEC1-specific "hdr1" hack to handle differences between
>> SEC1 and SEC2 descriptor layouts.
>
> I'd call it a feature not a hack. We have the chance that allthough=20
> different the structures are very close and can be kept common at the=20
> low price of that copy from hdr to hdr1 in talitos submit.
>
>>=20
>> Introduce distinct sec1_talitos_desc/sec2_talitos_desc and
>> sec1_talitos_ptr/sec2_talitos_ptr structures, nested inside a union
>> in talitos_desc/talitos_ptr.
>> Mark them packed to reflect that these structures are used directly by
>> the hardware, even if the structure is naturally aligned.
>>=20
>> Abstract descriptor field access through a new talitos_desc_ops
>> structure (set_hdr, get_hdr, get_hdr_lo, get_ptr), and add get_ptr_value
>> to the existing talitos_ptr_ops.
>
> Too much abstraction and opacity kills readability and maintainability.=
=20
> Especially here your change increases the number of places you have to=20
> break instructions in two lines or more. This really kills readability.
>
> I really prefer reading
>
>    &edesc->desc.ptr[6]
>
> over
>
>    ctx->desc_ops->get_ptr(&edesc->desc, 6)
>

I was reluctant to add this set of changes because of this needed boilerpla=
te.
I did it anyway because I like the clear separation of descriptor / pointer
layouts between the two version.
For example, in SEC2, there is no next descriptor field. With the current c=
ode,
that field is ignored but still exists in the structure. With two different
structures, this difference is immediately visible to the reader without an=
y
further reading.
Of course, it makes no difference to the hardware.

Performance wise, it could be solved with static branching like you suggest=
ed
earlier with a small helper like talitos_get_ptr(). But it would not solve =
the
readability issue you mentionned.

What do you think ?

>
>
>>=20
>> Signed-off-by: Paul Louvel <paul.louvel@bootlin.com>
>> ---
>>   drivers/crypto/talitos/talitos-aead.c     | 76 +++++++++++++++++++----=
--------
>>   drivers/crypto/talitos/talitos-hash.c     | 51 +++++++++++++--------
>>   drivers/crypto/talitos/talitos-sec1.c     | 61 +++++++++++++++++++----=
--
>>   drivers/crypto/talitos/talitos-sec2.c     | 56 ++++++++++++++++++-----
>>   drivers/crypto/talitos/talitos-skcipher.c | 46 +++++++++++--------
>>   drivers/crypto/talitos/talitos.c          |  4 +-
>>   drivers/crypto/talitos/talitos.h          | 60 +++++++++++++++++------=
-
>>   7 files changed, 244 insertions(+), 110 deletions(-)
>>=20
>> diff --git a/drivers/crypto/talitos/talitos-aead.c b/drivers/crypto/tali=
tos/talitos-aead.c
>> index b585abdd2275..d1cec7e4dd3f 100644
>> --- a/drivers/crypto/talitos/talitos-aead.c
>> +++ b/drivers/crypto/talitos/talitos-aead.c
>> @@ -94,12 +94,15 @@ static void ipsec_esp_unmap(struct device *dev,
>>   	unsigned int ivsize =3D crypto_aead_ivsize(aead);
>>   	unsigned int authsize =3D crypto_aead_authsize(aead);
>>   	unsigned int cryptlen =3D areq->cryptlen - (encrypt ? 0 : authsize);
>> -	bool is_ipsec_esp =3D edesc->desc.hdr & DESC_HDR_TYPE_IPSEC_ESP;
>> -	struct talitos_ptr *civ_ptr =3D &edesc->desc.ptr[is_ipsec_esp ? 2 : 3]=
;
>> +	bool is_ipsec_esp =3D ctx->desc_ops->get_hdr(&edesc->desc) &
>> +			    DESC_HDR_TYPE_IPSEC_ESP;
>> +	struct talitos_ptr *civ_ptr =3D
>> +		ctx->desc_ops->get_ptr(&edesc->desc, is_ipsec_esp ? 2 : 3);
>>  =20
>>   	if (is_ipsec_esp)
>> -		unmap_single_talitos_ptr(dev, &edesc->desc.ptr[6],
>> -					 DMA_FROM_DEVICE);
>> +		unmap_single_talitos_ptr(
>> +			dev, ctx->desc_ops->get_ptr(&edesc->desc, 6),
>> +			DMA_FROM_DEVICE);
>>   	unmap_single_talitos_ptr(dev, civ_ptr, DMA_TO_DEVICE);
>>  =20
>>   	talitos_sg_unmap(dev, edesc, areq->src, areq->dst,
>> @@ -171,6 +174,7 @@ static void ipsec_esp_decrypt_hwauth_done(struct dev=
ice *dev,
>>   					  struct talitos_desc *desc,
>>   					  void *context, int err)
>>   {
>> +	struct talitos_ctx *ctx =3D crypto_aead_ctx(crypto_aead_reqtfm(context=
));
>>   	struct aead_request *req =3D context;
>>   	struct talitos_edesc *edesc;
>>  =20
>> @@ -179,8 +183,8 @@ static void ipsec_esp_decrypt_hwauth_done(struct dev=
ice *dev,
>>   	ipsec_esp_unmap(dev, edesc, req, false);
>>  =20
>>   	/* check ICV auth status */
>> -	if (!err && ((desc->hdr_lo & DESC_HDR_LO_ICCR1_MASK) !=3D
>> -		     DESC_HDR_LO_ICCR1_PASS))
>> +	if (!err && ((ctx->desc_ops->get_hdr_lo(desc) &
>> +		      DESC_HDR_LO_ICCR1_MASK) !=3D DESC_HDR_LO_ICCR1_PASS))
>>   		err =3D -EBADMSG;
>>  =20
>>   	kfree(edesc);
>> @@ -210,13 +214,17 @@ static int ipsec_esp(struct talitos_edesc *edesc, =
struct aead_request *areq,
>>   	bool sync_needed =3D false;
>>   	struct talitos_private *priv =3D dev_get_drvdata(dev);
>>   	bool is_sec1 =3D has_ftr_sec1(priv);
>> -	bool is_ipsec_esp =3D desc->hdr & DESC_HDR_TYPE_IPSEC_ESP;
>> -	struct talitos_ptr *civ_ptr =3D &desc->ptr[is_ipsec_esp ? 2 : 3];
>> -	struct talitos_ptr *ckey_ptr =3D &desc->ptr[is_ipsec_esp ? 3 : 2];
>> +	bool is_ipsec_esp =3D ctx->desc_ops->get_hdr(desc) &
>> +			    DESC_HDR_TYPE_IPSEC_ESP;
>> +	struct talitos_ptr *civ_ptr =3D
>> +		ctx->desc_ops->get_ptr(desc, is_ipsec_esp ? 2 : 3);
>> +	struct talitos_ptr *ckey_ptr =3D
>> +		ctx->desc_ops->get_ptr(desc, is_ipsec_esp ? 3 : 2);
>>   	dma_addr_t dma_icv =3D edesc->dma_link_tbl + edesc->dma_len - authsiz=
e;
>>  =20
>>   	/* hmac key */
>> -	ctx->ptr_ops->to_talitos_ptr(&desc->ptr[0], ctx->dma_key, ctx->authkey=
len);
>> +	ctx->ptr_ops->to_talitos_ptr(ctx->desc_ops->get_ptr(desc, 0),
>> +				     ctx->dma_key, ctx->authkeylen);
>>  =20
>>   	sg_count =3D edesc->src_nents ?: 1;
>>   	if (is_sec1 && sg_count > 1)
>> @@ -229,7 +237,8 @@ static int ipsec_esp(struct talitos_edesc *edesc, st=
ruct aead_request *areq,
>>  =20
>>   	/* hmac data */
>>   	ret =3D talitos_sg_map(dev, areq->src, areq->assoclen, edesc,
>> -			     &desc->ptr[1], sg_count, 0, tbl_off);
>> +			     ctx->desc_ops->get_ptr(desc, 1), sg_count, 0,
>> +			     tbl_off);
>>  =20
>>   	if (ret > 1) {
>>   		tbl_off +=3D ret;
>> @@ -249,12 +258,13 @@ static int ipsec_esp(struct talitos_edesc *edesc, =
struct aead_request *areq,
>>   	 * extent is bytes of HMAC postpended to ciphertext,
>>   	 * typically 12 for ipsec
>>   	 */
>> -	if (is_ipsec_esp && (desc->hdr & DESC_HDR_MODE1_MDEU_CICV))
>> +	if (is_ipsec_esp &&
>> +	    (ctx->desc_ops->get_hdr(desc) & DESC_HDR_MODE1_MDEU_CICV))
>>   		elen =3D authsize;
>>  =20
>> -	ret =3D talitos_sg_map_ext(dev, areq->src, cryptlen, edesc, &desc->ptr=
[4],
>> -				 sg_count, areq->assoclen, tbl_off, elen,
>> -				 false, 1);
>> +	ret =3D talitos_sg_map_ext(dev, areq->src, cryptlen, edesc,
>> +				 ctx->desc_ops->get_ptr(desc, 4), sg_count,
>> +				 areq->assoclen, tbl_off, elen, false, 1);
>>  =20
>>   	if (ret > 1) {
>>   		tbl_off +=3D ret;
>> @@ -272,8 +282,9 @@ static int ipsec_esp(struct talitos_edesc *edesc, st=
ruct aead_request *areq,
>>   		elen =3D authsize;
>>   	else
>>   		elen =3D 0;
>> -	ret =3D talitos_sg_map_ext(dev, areq->dst, cryptlen, edesc, &desc->ptr=
[5],
>> -				 sg_count, areq->assoclen, tbl_off, elen,
>> +	ret =3D talitos_sg_map_ext(dev, areq->dst, cryptlen, edesc,
>> +				 ctx->desc_ops->get_ptr(desc, 5), sg_count,
>> +				 areq->assoclen, tbl_off, elen,
>>   				 is_ipsec_esp && !encrypt, 1);
>>   	tbl_off +=3D ret;
>>  =20
>> @@ -286,20 +297,23 @@ static int ipsec_esp(struct talitos_edesc *edesc, =
struct aead_request *areq,
>>  =20
>>   		/* icv data follows link tables */
>>   		ctx->ptr_ops->to_talitos_ptr(tbl_ptr, dma_icv, authsize);
>> -		ctx->ptr_ops->to_talitos_ptr_ext_or(&desc->ptr[5], authsize);
>> +		ctx->ptr_ops->to_talitos_ptr_ext_or(
>> +			ctx->desc_ops->get_ptr(desc, 5), authsize);
>>   		sync_needed =3D true;
>>   	} else if (!encrypt) {
>> -		ctx->ptr_ops->to_talitos_ptr(&desc->ptr[6], dma_icv, authsize);
>> +		ctx->ptr_ops->to_talitos_ptr(ctx->desc_ops->get_ptr(desc, 6),
>> +					     dma_icv, authsize);
>>   		sync_needed =3D true;
>>   	} else if (!is_ipsec_esp) {
>> -		talitos_sg_map(dev, areq->dst, authsize, edesc, &desc->ptr[6],
>> -			       sg_count, areq->assoclen + cryptlen, tbl_off);
>> +		talitos_sg_map(dev, areq->dst, authsize, edesc,
>> +			       ctx->desc_ops->get_ptr(desc, 6), sg_count,
>> +			       areq->assoclen + cryptlen, tbl_off);
>>   	}
>>  =20
>>   	/* iv out */
>>   	if (is_ipsec_esp)
>> -		map_single_talitos_ptr(dev, &desc->ptr[6], ivsize, ctx->iv,
>> -				       DMA_FROM_DEVICE);
>> +		map_single_talitos_ptr(dev, ctx->desc_ops->get_ptr(desc, 6),
>> +				       ivsize, ctx->iv, DMA_FROM_DEVICE);
>>  =20
>>   	if (sync_needed)
>>   		dma_sync_single_for_device(dev, edesc->dma_link_tbl,
>> @@ -341,7 +355,7 @@ static int aead_encrypt(struct aead_request *req)
>>   		return PTR_ERR(edesc);
>>  =20
>>   	/* set encrypt */
>> -	edesc->desc.hdr =3D ctx->desc_hdr_template | DESC_HDR_MODE0_ENCRYPT;
>> +	ctx->desc_ops->set_hdr(&edesc->desc, ctx->desc_hdr_template | DESC_HDR=
_MODE0_ENCRYPT);
>>  =20
>>   	return ipsec_esp(edesc, req, true, ipsec_esp_encrypt_done);
>>   }
>> @@ -354,21 +368,24 @@ static int aead_decrypt(struct aead_request *req)
>>   	struct talitos_private *priv =3D dev_get_drvdata(ctx->dev);
>>   	struct talitos_edesc *edesc;
>>   	void *icvdata;
>> +	__be32 hdr;
>>  =20
>>   	/* allocate extended descriptor */
>>   	edesc =3D aead_edesc_alloc(req, req->iv, 1, false);
>>   	if (IS_ERR(edesc))
>>   		return PTR_ERR(edesc);
>>  =20
>> -	if ((edesc->desc.hdr & DESC_HDR_TYPE_IPSEC_ESP) &&
>> +	hdr =3D ctx->desc_ops->get_hdr(&edesc->desc);
>> +	if ((hdr & DESC_HDR_TYPE_IPSEC_ESP) &&
>>   	    (priv->features & TALITOS_FTR_HW_AUTH_CHECK) &&
>>   	    ((!edesc->src_nents && !edesc->dst_nents) ||
>>   	     priv->features & TALITOS_FTR_SRC_LINK_TBL_LEN_INCLUDES_EXTENT)) =
{
>>  =20
>>   		/* decrypt and check the ICV */
>> -		edesc->desc.hdr =3D ctx->desc_hdr_template |
>> -				  DESC_HDR_DIR_INBOUND |
>> -				  DESC_HDR_MODE1_MDEU_CICV;
>> +		ctx->desc_ops->set_hdr(&edesc->desc,
>> +				       ctx->desc_hdr_template |
>> +					       DESC_HDR_DIR_INBOUND |
>> +					       DESC_HDR_MODE1_MDEU_CICV);
>>  =20
>>   		/* reset integrity check result bits */
>>  =20
>> @@ -377,7 +394,8 @@ static int aead_decrypt(struct aead_request *req)
>>   	}
>>  =20
>>   	/* Have to check the ICV with software */
>> -	edesc->desc.hdr =3D ctx->desc_hdr_template | DESC_HDR_DIR_INBOUND;
>> +	ctx->desc_ops->set_hdr(&edesc->desc,
>> +			       ctx->desc_hdr_template | DESC_HDR_DIR_INBOUND);
>>  =20
>>   	/* stash incoming ICV for later cmp with ICV generated by the h/w */
>>   	icvdata =3D edesc->buf + edesc->dma_len;
>> diff --git a/drivers/crypto/talitos/talitos-hash.c b/drivers/crypto/tali=
tos/talitos-hash.c
>> index 026eebf037f5..fb4d53e2abf8 100644
>> --- a/drivers/crypto/talitos/talitos-hash.c
>> +++ b/drivers/crypto/talitos/talitos-hash.c
>> @@ -44,7 +44,8 @@ static void common_nonsnoop_hash_unmap(struct talitos_=
ctx *ctx,
>>   	struct crypto_ahash *tfm =3D crypto_ahash_reqtfm(areq);
>>   	struct talitos_desc *desc =3D &edesc->desc;
>>  =20
>> -	unmap_single_talitos_ptr(ctx->dev, &desc->ptr[5], DMA_FROM_DEVICE);
>> +	unmap_single_talitos_ptr(ctx->dev, ctx->desc_ops->get_ptr(desc, 5),
>> +				 DMA_FROM_DEVICE);
>>  =20
>>   	if (edesc->last && req_ctx->last_request)
>>   		memcpy(areq->result, req_ctx->hw_context,
>> @@ -54,8 +55,9 @@ static void common_nonsnoop_hash_unmap(struct talitos_=
ctx *ctx,
>>   		talitos_sg_unmap(ctx->dev, edesc, edesc->src, NULL, 0, 0);
>>  =20
>>   	/* When using hashctx-in, must unmap it. */
>> -	if (ctx->ptr_ops->from_talitos_ptr_len(&desc->ptr[1]))
>> -		unmap_single_talitos_ptr(ctx->dev, &desc->ptr[1],
>> +	if (ctx->ptr_ops->from_talitos_ptr_len(ctx->desc_ops->get_ptr(desc, 1)=
))
>> +		unmap_single_talitos_ptr(ctx->dev,
>> +					 ctx->desc_ops->get_ptr(desc, 1),
>>   					 DMA_TO_DEVICE);
>>  =20
>>   	if (edesc->dma_len)
>> @@ -131,7 +133,9 @@ static void talitos_handle_buggy_hash(struct talitos=
_ctx *ctx,
>>   	};
>>  =20
>>   	pr_err_once("Bug in SEC1, padding ourself\n");
>> -	edesc->desc.hdr &=3D ~DESC_HDR_MODE0_MDEU_PAD;
>> +	ctx->desc_ops->set_hdr(&edesc->desc,
>> +			       ctx->desc_ops->get_hdr(&edesc->desc) &
>> +				       ~DESC_HDR_MODE0_MDEU_PAD);
>>   	map_single_talitos_ptr(ctx->dev, ptr, sizeof(padded_hash),
>>   			       (char *)padded_hash, DMA_TO_DEVICE);
>>   }
>> @@ -154,7 +158,8 @@ static void common_nonsnoop_hash(struct talitos_edes=
c *edesc,
>>  =20
>>   	/* hash context in */
>>   	if (!edesc->first || !req_ctx->first_request || req_ctx->swinit) {
>> -		map_single_talitos_ptr_nosync(dev, &desc->ptr[1],
>> +		map_single_talitos_ptr_nosync(dev,
>> +					      ctx->desc_ops->get_ptr(desc, 1),
>>   					      req_ctx->hw_context_size,
>>   					      req_ctx->hw_context,
>>   					      DMA_TO_DEVICE);
>> @@ -165,8 +170,8 @@ static void common_nonsnoop_hash(struct talitos_edes=
c *edesc,
>>  =20
>>   	/* HMAC key */
>>   	if (ctx->keylen)
>> -		ctx->ptr_ops->to_talitos_ptr(&desc->ptr[2], ctx->dma_key,
>> -					     ctx->keylen);
>> +		ctx->ptr_ops->to_talitos_ptr(ctx->desc_ops->get_ptr(desc, 2),
>> +					     ctx->dma_key, ctx->keylen);
>>  =20
>>   	sg_count =3D edesc->src_nents ?: 1;
>>   	if (is_sec1 && sg_count > 1)
>> @@ -177,8 +182,10 @@ static void common_nonsnoop_hash(struct talitos_ede=
sc *edesc,
>>   	/*
>>   	 * data in
>>   	 */
>> -	sg_count =3D talitos_sg_map(dev, edesc->src, length, edesc, &desc->ptr=
[3],
>> -				  sg_count, 0, 0);
>> +	sg_count =3D talitos_sg_map(dev, edesc->src, length, edesc,
>> +				  ctx->desc_ops->get_ptr(desc, 3), sg_count, 0,
>> +				  0);
>> +
>>   	if (sg_count > 1)
>>   		sync_needed =3D true;
>>  =20
>> @@ -186,19 +193,22 @@ static void common_nonsnoop_hash(struct talitos_ed=
esc *edesc,
>>  =20
>>   	/* hash/HMAC out -or- hash context out */
>>   	if (edesc->last && req_ctx->last_request)
>> -		map_single_talitos_ptr(dev, &desc->ptr[5],
>> +		map_single_talitos_ptr(dev, ctx->desc_ops->get_ptr(desc, 5),
>>   				       crypto_ahash_digestsize(tfm),
>>   				       req_ctx->hw_context, DMA_FROM_DEVICE);
>>   	else
>> -		map_single_talitos_ptr_nosync(dev, &desc->ptr[5],
>> +		map_single_talitos_ptr_nosync(dev,
>> +					      ctx->desc_ops->get_ptr(desc, 5),
>>   					      req_ctx->hw_context_size,
>>   					      req_ctx->hw_context,
>>   					      DMA_FROM_DEVICE);
>>  =20
>>   	/* last DWORD empty */
>>  =20
>> -	if (is_sec1 && ctx->ptr_ops->from_talitos_ptr_len(&desc->ptr[3]) =3D=
=3D 0)
>> -		talitos_handle_buggy_hash(ctx, edesc, &desc->ptr[3]);
>> +	if (is_sec1 && ctx->ptr_ops->from_talitos_ptr_len(
>> +			       ctx->desc_ops->get_ptr(desc, 3)) =3D=3D 0)
>> +		talitos_handle_buggy_hash(ctx, edesc,
>> +					  ctx->desc_ops->get_ptr(desc, 3));
>>  =20
>>   	if (sync_needed)
>>   		dma_sync_single_for_device(dev, edesc->dma_link_tbl,
>> @@ -229,6 +239,7 @@ ahash_process_req_prepare(struct ahash_request *areq=
, unsigned int nbytes,
>>   	size_t to_hash_this_desc;
>>   	struct scatterlist *src;
>>   	size_t offset =3D 0;
>> +	__be32 hdr;
>>  =20
>>   	do {
>>   		src =3D scatterwalk_ffwd(tmp, areq->src, offset);
>> @@ -245,19 +256,19 @@ ahash_process_req_prepare(struct ahash_request *ar=
eq, unsigned int nbytes,
>>   		}
>>  =20
>>   		edesc->src =3D scatterwalk_ffwd(edesc->bufsl, areq->src, offset);
>> -		edesc->desc.hdr =3D ctx->desc_hdr_template;
>> +		hdr =3D ctx->desc_hdr_template;
>>   		edesc->first =3D offset =3D=3D 0;
>>   		edesc->last =3D nbytes - to_hash_this_desc =3D=3D 0;
>>  =20
>>   		/* On last one, request SEC to pad; otherwise continue */
>>   		if (req_ctx->last_request && edesc->last)
>> -			edesc->desc.hdr |=3D DESC_HDR_MODE0_MDEU_PAD;
>> +			hdr |=3D DESC_HDR_MODE0_MDEU_PAD;
>>   		else
>> -			edesc->desc.hdr |=3D DESC_HDR_MODE0_MDEU_CONT;
>> +			hdr |=3D DESC_HDR_MODE0_MDEU_CONT;
>>  =20
>>   		/* request SEC to INIT hash. */
>>   		if (req_ctx->first_request && edesc->first && !req_ctx->swinit)
>> -			edesc->desc.hdr |=3D DESC_HDR_MODE0_MDEU_INIT;
>> +			hdr |=3D DESC_HDR_MODE0_MDEU_INIT;
>>  =20
>>   		/*
>>   		 * When the tfm context has a keylen, it's an HMAC.
>> @@ -265,11 +276,13 @@ ahash_process_req_prepare(struct ahash_request *ar=
eq, unsigned int nbytes,
>>   		 */
>>   		if (ctx->keylen && ((req_ctx->first_request && edesc->first) ||
>>   				    (req_ctx->last_request && edesc->last)))
>> -			edesc->desc.hdr |=3D DESC_HDR_MODE0_MDEU_HMAC;
>> +			hdr |=3D DESC_HDR_MODE0_MDEU_HMAC;
>>  =20
>>   		/* clear the DN bit  */
>>   		if (is_sec1 && !edesc->last)
>> -			edesc->desc.hdr &=3D ~DESC_HDR_DONE_NOTIFY;
>> +			hdr &=3D ~DESC_HDR_DONE_NOTIFY;
>> +
>> +		ctx->desc_ops->set_hdr(&edesc->desc, hdr);
>>  =20
>>   		common_nonsnoop_hash(edesc, areq, to_hash_this_desc);
>>  =20
>> diff --git a/drivers/crypto/talitos/talitos-sec1.c b/drivers/crypto/tali=
tos/talitos-sec1.c
>> index ef1bd19b6772..e4f482520372 100644
>> --- a/drivers/crypto/talitos/talitos-sec1.c
>> +++ b/drivers/crypto/talitos/talitos-sec1.c
>> @@ -76,20 +76,20 @@ DEF_TALITOS1_INTERRUPT(4ch, TALITOS1_ISR_4CHDONE, TA=
LITOS1_ISR_4CHERR, 0)
>>   static void sec1_to_talitos_ptr(struct talitos_ptr *ptr, dma_addr_t dm=
a_addr,
>>   				unsigned int len)
>>   {
>> -	ptr->ptr =3D cpu_to_be32(lower_32_bits(dma_addr));
>> -	ptr->len1 =3D cpu_to_be16(len);
>> +	ptr->sec1.ptr =3D cpu_to_be32(lower_32_bits(dma_addr));
>> +	ptr->sec1.len =3D cpu_to_be16(len);
>>   }
>>  =20
>>   static void sec1_copy_talitos_ptr(struct talitos_ptr *dst_ptr,
>>   				  struct talitos_ptr *src_ptr)
>>   {
>> -	dst_ptr->ptr =3D src_ptr->ptr;
>> -	dst_ptr->len1 =3D src_ptr->len1;
>> +	dst_ptr->sec1.ptr =3D src_ptr->sec1.ptr;
>> +	dst_ptr->sec1.len =3D src_ptr->sec1.len;
>>   }
>>  =20
>>   static unsigned short sec1_from_talitos_ptr_len(struct talitos_ptr *pt=
r)
>>   {
>> -	return be16_to_cpu(ptr->len1);
>> +	return be16_to_cpu(ptr->sec1.len);
>>   }
>>  =20
>>   static void sec1_to_talitos_ptr_ext_set(struct talitos_ptr *ptr, u8 va=
l)
>> @@ -100,6 +100,31 @@ static void sec1_to_talitos_ptr_ext_or(struct talit=
os_ptr *ptr, u8 val)
>>   {
>>   }
>>  =20
>> +static __be32 sec1_get_ptr_value(struct talitos_ptr *ptr)
>> +{
>> +	return ptr->sec1.ptr;
>> +}
>> +
>> +static __be32 sec1_get_hdr(struct talitos_desc *desc)
>> +{
>> +	return desc->sec1.hdr;
>> +}
>> +
>> +static __be32 sec1_get_hdr_lo(struct talitos_desc *desc)
>> +{
>> +	return 0;
>> +}
>> +
>> +static void sec1_set_hdr(struct talitos_desc *desc, __be32 val)
>> +{
>> +	desc->sec1.hdr =3D val;
>> +}
>> +
>> +static struct talitos_ptr *sec1_get_ptr(struct talitos_desc *desc, size=
_t idx)
>> +{
>> +	return (struct talitos_ptr *)&desc->sec1.ptr[idx];
>> +}
>> +
>>   static int sec1_reset_device(struct device *dev)
>>   {
>>   	struct talitos_private *priv =3D dev_get_drvdata(dev);
>> @@ -163,9 +188,8 @@ static void sec1_dma_map_request(struct device *dev,
>>   	struct talitos_edesc *prev_edesc =3D NULL;
>>  =20
>>   	while (edesc) {
>> -		edesc->desc.hdr1 =3D edesc->desc.hdr;
>>  =20
>> -		dma_desc =3D dma_map_single(dev, &edesc->desc.hdr1,
>> +		dma_desc =3D dma_map_single(dev, &edesc->desc.sec1.hdr,
>>   					  TALITOS_DESC_SIZE, DMA_BIDIRECTIONAL);
>>  =20
>>   		if (!prev_edesc) {
>> @@ -175,7 +199,7 @@ static void sec1_dma_map_request(struct device *dev,
>>  =20
>>   		/* Chain in any previous descriptors. */
>>  =20
>> -		prev_edesc->desc.next_desc =3D cpu_to_be32(dma_desc);
>> +		prev_edesc->desc.sec1.next_desc =3D cpu_to_be32(dma_desc);
>>  =20
>>   		dma_sync_single_for_device(dev, prev_dma_desc,
>>   					   TALITOS_DESC_SIZE, DMA_TO_DEVICE);
>> @@ -196,7 +220,7 @@ static void sec1_dma_unmap_request(struct device *de=
v,
>>   			 DMA_BIDIRECTIONAL);
>>   	edesc =3D container_of(request->desc, struct talitos_edesc, desc);
>>   	while (edesc->next_desc) {
>> -		dma_unmap_single(dev, be32_to_cpu(edesc->desc.next_desc),
>> +		dma_unmap_single(dev, be32_to_cpu(edesc->desc.sec1.next_desc),
>>   				 TALITOS_DESC_SIZE, DMA_BIDIRECTIONAL);
>>   		edesc =3D edesc->next_desc;
>>   	}
>> @@ -211,14 +235,14 @@ static __be32 sec1_get_request_hdr(struct device *=
dev,
>>   	edesc =3D container_of(request->desc, struct talitos_edesc, desc);
>>   	dma_desc =3D request->dma_desc;
>>   	while (edesc->next_desc) {
>> -		dma_desc =3D be32_to_cpu(edesc->desc.next_desc);
>> +		dma_desc =3D be32_to_cpu(edesc->desc.sec1.next_desc);
>>   		edesc =3D edesc->next_desc;
>>   	}
>>  =20
>>   	dma_sync_single_for_cpu(dev, dma_desc, TALITOS_DESC_SIZE,
>>   				DMA_BIDIRECTIONAL);
>>  =20
>> -	return edesc->desc.hdr1;
>> +	return edesc->desc.sec1.hdr;
>>   }
>>  =20
>>   static __be32 sec1_search_desc_hdr_in_request(struct talitos_request *=
request,
>> @@ -228,12 +252,12 @@ static __be32 sec1_search_desc_hdr_in_request(stru=
ct talitos_request *request,
>>  =20
>>  =20
>>   	if (request->dma_desc =3D=3D cur_desc)
>> -		return request->desc->hdr;
>> +		return request->desc->sec1.hdr;
>>  =20
>>   	edesc =3D container_of(request->desc, struct talitos_edesc, desc);
>>   	while (edesc->next_desc) {
>> -		if (edesc->desc.next_desc =3D=3D cpu_to_be32(cur_desc))
>> -			return edesc->next_desc->desc.hdr1;
>> +		if (edesc->desc.sec1.next_desc =3D=3D cpu_to_be32(cur_desc))
>> +			return edesc->next_desc->desc.sec1.hdr;
>>   		edesc =3D edesc->next_desc;
>>   	}
>>  =20
>> @@ -319,6 +343,14 @@ static const struct talitos_ptr_ops sec1_ptr_ops =
=3D {
>>   	.from_talitos_ptr_len =3D sec1_from_talitos_ptr_len,
>>   	.to_talitos_ptr_ext_set =3D sec1_to_talitos_ptr_ext_set,
>>   	.to_talitos_ptr_ext_or =3D sec1_to_talitos_ptr_ext_or,
>> +	.get_ptr_value =3D sec1_get_ptr_value,
>> +};
>> +
>> +static const struct talitos_desc_ops sec1_desc_ops =3D {
>> +	.set_hdr =3D sec1_set_hdr,
>> +	.get_hdr =3D sec1_get_hdr,
>> +	.get_hdr_lo =3D sec1_get_hdr_lo,
>> +	.get_ptr =3D sec1_get_ptr,
>>   };
>>  =20
>>   static const struct talitos_ops sec1_ops =3D {
>> @@ -337,5 +369,6 @@ static const struct talitos_ops sec1_ops =3D {
>>   void talitos_register_sec1(struct talitos_private *priv)
>>   {
>>   	priv->ops =3D &sec1_ops;
>> +	priv->desc_ops =3D &sec1_desc_ops;
>>   	priv->ptr_ops =3D &sec1_ptr_ops;
>>   }
>> diff --git a/drivers/crypto/talitos/talitos-sec2.c b/drivers/crypto/tali=
tos/talitos-sec2.c
>> index 14f0ca13e6e5..52f783ddc8b6 100644
>> --- a/drivers/crypto/talitos/talitos-sec2.c
>> +++ b/drivers/crypto/talitos/talitos-sec2.c
>> @@ -82,32 +82,57 @@ DEF_TALITOS2_DONE(ch1_3, TALITOS2_ISR_CH_1_3_DONE)
>>   static void sec2_to_talitos_ptr(struct talitos_ptr *ptr, dma_addr_t dm=
a_addr,
>>   				unsigned int len)
>>   {
>> -	ptr->ptr =3D cpu_to_be32(lower_32_bits(dma_addr));
>> -	ptr->len =3D cpu_to_be16(len);
>> -	ptr->eptr =3D upper_32_bits(dma_addr);
>> +	ptr->sec2.ptr =3D cpu_to_be32(lower_32_bits(dma_addr));
>> +	ptr->sec2.len =3D cpu_to_be16(len);
>> +	ptr->sec2.eptr =3D upper_32_bits(dma_addr);
>>   }
>>  =20
>>   static void sec2_copy_talitos_ptr(struct talitos_ptr *dst_ptr,
>>   				  struct talitos_ptr *src_ptr)
>>   {
>> -	dst_ptr->ptr =3D src_ptr->ptr;
>> -	dst_ptr->len =3D src_ptr->len;
>> -	dst_ptr->eptr =3D src_ptr->eptr;
>> +	dst_ptr->sec2.ptr =3D src_ptr->sec2.ptr;
>> +	dst_ptr->sec2.len =3D src_ptr->sec2.len;
>> +	dst_ptr->sec2.eptr =3D src_ptr->sec2.eptr;
>>   }
>>  =20
>>   static unsigned short sec2_from_talitos_ptr_len(struct talitos_ptr *pt=
r)
>>   {
>> -	return be16_to_cpu(ptr->len);
>> +	return be16_to_cpu(ptr->sec2.len);
>>   }
>>  =20
>>   static void sec2_to_talitos_ptr_ext_set(struct talitos_ptr *ptr, u8 va=
l)
>>   {
>> -	ptr->j_extent =3D val;
>> +	ptr->sec2.j_extent =3D val;
>>   }
>>  =20
>>   static void sec2_to_talitos_ptr_ext_or(struct talitos_ptr *ptr, u8 val=
)
>>   {
>> -	ptr->j_extent |=3D val;
>> +	ptr->sec2.j_extent |=3D val;
>> +}
>> +
>> +static __be32 sec2_get_ptr_value(struct talitos_ptr *ptr)
>> +{
>> +	return ptr->sec2.ptr;
>> +}
>> +
>> +static __be32 sec2_get_hdr(struct talitos_desc *desc)
>> +{
>> +	return desc->sec2.hdr;
>> +}
>> +
>> +static __be32 sec2_get_hdr_lo(struct talitos_desc *desc)
>> +{
>> +	return desc->sec2.hdr_lo;
>> +}
>> +
>> +static void sec2_set_hdr(struct talitos_desc *desc, __be32 val)
>> +{
>> +	desc->sec2.hdr =3D val;
>> +}
>> +
>> +static struct talitos_ptr *sec2_get_ptr(struct talitos_desc *desc, size=
_t idx)
>> +{
>> +	return (struct talitos_ptr *)&desc->sec2.ptr[idx];
>>   }
>>  =20
>>   static int sec2_reset_channel(struct device *dev, int ch)
>> @@ -331,14 +356,14 @@ static __be32 sec2_get_request_hdr(struct device *=
dev,
>>   	dma_sync_single_for_cpu(dev, request->dma_desc, TALITOS_DESC_SIZE,
>>   				DMA_BIDIRECTIONAL);
>>  =20
>> -	return request->desc->hdr;
>> +	return request->desc->sec2.hdr;
>>   }
>>  =20
>>   static __be32 sec2_search_desc_hdr_in_request(struct talitos_request *=
request,
>>   					      dma_addr_t cur_desc)
>>   {
>>   	if (request->dma_desc =3D=3D cur_desc)
>> -		return request->desc->hdr;
>> +		return request->desc->sec2.hdr;
>>   	return 0;
>>   }
>>  =20
>> @@ -348,6 +373,14 @@ static const struct talitos_ptr_ops sec2_ptr_ops =
=3D {
>>   	.from_talitos_ptr_len =3D sec2_from_talitos_ptr_len,
>>   	.to_talitos_ptr_ext_set =3D sec2_to_talitos_ptr_ext_set,
>>   	.to_talitos_ptr_ext_or =3D sec2_to_talitos_ptr_ext_or,
>> +	.get_ptr_value =3D sec2_get_ptr_value,
>> +};
>> +
>> +static const struct talitos_desc_ops sec2_desc_ops =3D {
>> +	.set_hdr =3D sec2_set_hdr,
>> +	.get_hdr =3D sec2_get_hdr,
>> +	.get_hdr_lo =3D sec2_get_hdr_lo,
>> +	.get_ptr =3D sec2_get_ptr,
>>   };
>>  =20
>>   static const struct talitos_ops sec2_ops =3D {
>> @@ -366,5 +399,6 @@ static const struct talitos_ops sec2_ops =3D {
>>   void talitos_register_sec2(struct talitos_private *priv)
>>   {
>>   	priv->ops =3D &sec2_ops;
>> +	priv->desc_ops =3D &sec2_desc_ops;
>>   	priv->ptr_ops =3D &sec2_ptr_ops;
>>   }
>> diff --git a/drivers/crypto/talitos/talitos-skcipher.c b/drivers/crypto/=
talitos/talitos-skcipher.c
>> index a96f827c7b93..58ad931ff3a4 100644
>> --- a/drivers/crypto/talitos/talitos-skcipher.c
>> +++ b/drivers/crypto/talitos/talitos-skcipher.c
>> @@ -11,17 +11,21 @@
>>  =20
>>   #include "talitos.h"
>>  =20
>> -static void common_nonsnoop_unmap(struct device *dev,
>> +static void common_nonsnoop_unmap(struct talitos_ctx *ctx,
>>   				  struct talitos_edesc *edesc,
>>   				  struct skcipher_request *areq)
>>   {
>> -	unmap_single_talitos_ptr(dev, &edesc->desc.ptr[5], DMA_FROM_DEVICE);
>> +	unmap_single_talitos_ptr(ctx->dev,
>> +				 ctx->desc_ops->get_ptr(&edesc->desc, 5),
>> +				 DMA_FROM_DEVICE);
>>  =20
>> -	talitos_sg_unmap(dev, edesc, areq->src, areq->dst, areq->cryptlen, 0);
>> -	unmap_single_talitos_ptr(dev, &edesc->desc.ptr[1], DMA_TO_DEVICE);
>> +	talitos_sg_unmap(ctx->dev, edesc, areq->src, areq->dst, areq->cryptlen=
, 0);
>> +	unmap_single_talitos_ptr(ctx->dev,
>> +				 ctx->desc_ops->get_ptr(&edesc->desc, 1),
>> +				 DMA_TO_DEVICE);
>>  =20
>>   	if (edesc->dma_len)
>> -		dma_unmap_single(dev, edesc->dma_link_tbl, edesc->dma_len,
>> +		dma_unmap_single(ctx->dev, edesc->dma_link_tbl, edesc->dma_len,
>>   				 DMA_BIDIRECTIONAL);
>>   }
>>  =20
>> @@ -37,7 +41,7 @@ static void skcipher_done(struct device *dev,
>>  =20
>>   	edesc =3D container_of(desc, struct talitos_edesc, desc);
>>  =20
>> -	common_nonsnoop_unmap(dev, edesc, areq);
>> +	common_nonsnoop_unmap(ctx, edesc, areq);
>>   	memcpy(areq->iv, ctx->iv, ivsize);
>>  =20
>>   	kfree(edesc);
>> @@ -61,16 +65,18 @@ static int common_nonsnoop(struct talitos_edesc *ede=
sc,
>>   	bool sync_needed =3D false;
>>   	struct talitos_private *priv =3D dev_get_drvdata(dev);
>>   	bool is_sec1 =3D has_ftr_sec1(priv);
>> -	bool is_ctr =3D (desc->hdr & DESC_HDR_SEL0_MASK) =3D=3D DESC_HDR_SEL0_=
AESU &&
>> -		      (desc->hdr & DESC_HDR_MODE0_AESU_MASK) =3D=3D DESC_HDR_MODE0_AE=
SU_CTR;
>> +	bool is_ctr =3D (ctx->desc_ops->get_hdr(desc) & DESC_HDR_SEL0_MASK) =
=3D=3D
>> +			      DESC_HDR_SEL0_AESU &&
>> +		      (ctx->desc_ops->get_hdr(desc) &
>> +		       DESC_HDR_MODE0_AESU_MASK) =3D=3D DESC_HDR_MODE0_AESU_CTR;
>>  =20
>>   	/* first DWORD empty */
>>  =20
>>   	/* cipher iv */
>> -	ctx->ptr_ops->to_talitos_ptr(&desc->ptr[1], edesc->iv_dma, ivsize);
>> +	ctx->ptr_ops->to_talitos_ptr(ctx->desc_ops->get_ptr(desc, 1), edesc->i=
v_dma, ivsize);
>>  =20
>>   	/* cipher key */
>> -	ctx->ptr_ops->to_talitos_ptr(&desc->ptr[2], ctx->dma_key, ctx->keylen)=
;
>> +	ctx->ptr_ops->to_talitos_ptr(ctx->desc_ops->get_ptr(desc, 2), ctx->dma=
_key, ctx->keylen);
>>  =20
>>   	sg_count =3D edesc->src_nents ?: 1;
>>   	if (is_sec1 && sg_count > 1)
>> @@ -83,8 +89,9 @@ static int common_nonsnoop(struct talitos_edesc *edesc=
,
>>   	/*
>>   	 * cipher in
>>   	 */
>> -	sg_count =3D talitos_sg_map_ext(dev, areq->src, cryptlen, edesc, &desc=
->ptr[3],
>> -				      sg_count, 0, 0, 0, false, is_ctr ? 16 : 1);
>> +	sg_count =3D talitos_sg_map_ext(dev, areq->src, cryptlen, edesc,
>> +				      ctx->desc_ops->get_ptr(desc, 3), sg_count,
>> +				      0, 0, 0, false, is_ctr ? 16 : 1);
>>   	if (sg_count > 1)
>>   		sync_needed =3D true;
>>  =20
>> @@ -95,14 +102,15 @@ static int common_nonsnoop(struct talitos_edesc *ed=
esc,
>>   			dma_map_sg(dev, areq->dst, sg_count, DMA_FROM_DEVICE);
>>   	}
>>  =20
>> -	ret =3D talitos_sg_map(dev, areq->dst, cryptlen, edesc, &desc->ptr[4],
>> -			     sg_count, 0, (edesc->src_nents + 1));
>> +	ret =3D talitos_sg_map(dev, areq->dst, cryptlen, edesc,
>> +			     ctx->desc_ops->get_ptr(desc, 4), sg_count, 0,
>> +			     (edesc->src_nents + 1));
>>   	if (ret > 1)
>>   		sync_needed =3D true;
>>  =20
>>   	/* iv out */
>> -	map_single_talitos_ptr(dev, &desc->ptr[5], ivsize, ctx->iv,
>> -			       DMA_FROM_DEVICE);
>> +	map_single_talitos_ptr(dev, ctx->desc_ops->get_ptr(desc, 5), ivsize,
>> +			       ctx->iv, DMA_FROM_DEVICE);
>>  =20
>>   	/* last DWORD empty */
>>  =20
>> @@ -112,7 +120,7 @@ static int common_nonsnoop(struct talitos_edesc *ede=
sc,
>>  =20
>>   	ret =3D talitos_submit(dev, ctx->ch, desc, callback, areq);
>>   	if (ret !=3D -EINPROGRESS) {
>> -		common_nonsnoop_unmap(dev, edesc, areq);
>> +		common_nonsnoop_unmap(ctx, edesc, areq);
>>   		kfree(edesc);
>>   	}
>>   	return ret;
>> @@ -191,7 +199,7 @@ static int skcipher_encrypt(struct skcipher_request =
*areq)
>>   		return PTR_ERR(edesc);
>>  =20
>>   	/* set encrypt */
>> -	edesc->desc.hdr =3D ctx->desc_hdr_template | DESC_HDR_MODE0_ENCRYPT;
>> +	ctx->desc_ops->set_hdr(&edesc->desc, ctx->desc_hdr_template | DESC_HDR=
_MODE0_ENCRYPT);
>>  =20
>>   	return common_nonsnoop(edesc, areq, skcipher_done);
>>   }
>> @@ -215,7 +223,7 @@ static int skcipher_decrypt(struct skcipher_request =
*areq)
>>   	if (IS_ERR(edesc))
>>   		return PTR_ERR(edesc);
>>  =20
>> -	edesc->desc.hdr =3D ctx->desc_hdr_template | DESC_HDR_DIR_INBOUND;
>> +	ctx->desc_ops->set_hdr(&edesc->desc, ctx->desc_hdr_template | DESC_HDR=
_DIR_INBOUND);
>>  =20
>>   	return common_nonsnoop(edesc, areq, skcipher_done);
>>   }
>> diff --git a/drivers/crypto/talitos/talitos.c b/drivers/crypto/talitos/t=
alitos.c
>> index 19e63ce6cc3e..a032907e900f 100644
>> --- a/drivers/crypto/talitos/talitos.c
>> +++ b/drivers/crypto/talitos/talitos.c
>> @@ -81,7 +81,7 @@ void unmap_single_talitos_ptr(struct device *dev,
>>   {
>>   	struct talitos_private *priv =3D dev_get_drvdata(dev);
>>  =20
>> -	dma_unmap_single(dev, be32_to_cpu(ptr->ptr),
>> +	dma_unmap_single(dev, be32_to_cpu(priv->ptr_ops->get_ptr_value(ptr)),
>>   			 priv->ptr_ops->from_talitos_ptr_len(ptr), dir);
>>   }
>>  =20
>> @@ -625,6 +625,8 @@ int talitos_init_common(struct talitos_ctx *ctx,
>>  =20
>>   	ctx->ptr_ops =3D priv->ptr_ops;
>>  =20
>> +	ctx->desc_ops =3D priv->desc_ops;
>> +
>>   	return 0;
>>   }
>>  =20
>> diff --git a/drivers/crypto/talitos/talitos.h b/drivers/crypto/talitos/t=
alitos.h
>> index 54e33da03fd0..2107fb1ade5d 100644
>> --- a/drivers/crypto/talitos/talitos.h
>> +++ b/drivers/crypto/talitos/talitos.h
>> @@ -36,33 +36,49 @@
>>   #define TALITOS_MAX_IV_LENGTH		16 /* max of AES_BLOCK_SIZE, DES3_EDE_B=
LOCK_SIZE */
>>  =20
>>   /* descriptor pointer entry */
>> +
>> +struct sec1_talitos_ptr {
>> +	__be16 res;
>> +	__be16 len;
>> +	__be32 ptr;
>> +} __packed;
>> +
>> +struct sec2_talitos_ptr {
>> +	__be16 len;
>> +	u8 j_extent;
>> +	u8 eptr;
>> +	__be32 ptr;
>> +} __packed;
>> +
>>   struct talitos_ptr {
>>   	union {
>> -		struct {		/* SEC2 format */
>> -			__be16 len;     /* length */
>> -			u8 j_extent;    /* jump to sg link table and/or extent*/
>> -			u8 eptr;        /* extended address */
>> -		};
>> -		struct {			/* SEC1 format */
>> -			__be16 res;
>> -			__be16 len1;	/* length */
>> -		};
>> +		struct sec1_talitos_ptr sec1;
>> +		struct sec2_talitos_ptr sec2;
>>   	};
>> -	__be32 ptr;     /* address */
>>   };
>>  =20
>> -/* descriptor */
>> +/* descriptor format */
>> +
>> +struct sec1_talitos_desc {
>> +	__be32 hdr;
>> +	struct sec1_talitos_ptr ptr[7];
>> +	__be32 next_desc;
>> +} __packed;
>> +
>> +struct sec2_talitos_desc {
>> +	__be32 hdr;
>> +	__be32 hdr_lo;
>> +	struct sec2_talitos_ptr ptr[7];
>> +} __packed;
>> +
>>   struct talitos_desc {
>> -	__be32 hdr;                     /* header high bits */
>>   	union {
>> -		__be32 hdr_lo;		/* header low bits */
>> -		__be32 hdr1;		/* header for SEC1 */
>> +		struct sec1_talitos_desc sec1;
>> +		struct sec2_talitos_desc sec2;
>>   	};
>> -	struct talitos_ptr ptr[7];      /* ptr/len pair array */
>> -	__be32 next_desc;		/* next descriptor (SEC1) */
>>   };
>>  =20
>> -#define TALITOS_DESC_SIZE	(sizeof(struct talitos_desc) - sizeof(__be32)=
)
>> +#define TALITOS_DESC_SIZE	sizeof(struct talitos_desc)
>>  =20
>>   /*
>>    * talitos_edesc - s/w-extended descriptor
>> @@ -148,6 +164,14 @@ struct talitos_ptr_ops {
>>   	unsigned short (*from_talitos_ptr_len)(struct talitos_ptr *ptr);
>>   	void (*to_talitos_ptr_ext_set)(struct talitos_ptr *ptr, u8 val);
>>   	void (*to_talitos_ptr_ext_or)(struct talitos_ptr *ptr, u8 val);
>> +	__be32 (*get_ptr_value)(struct talitos_ptr *ptr);
>> +};
>> +
>> +struct talitos_desc_ops {
>> +	void (*set_hdr)(struct talitos_desc *desc, __be32 val);
>> +	__be32 (*get_hdr)(struct talitos_desc *desc);
>> +	__be32 (*get_hdr_lo)(struct talitos_desc *desc);
>> +	struct talitos_ptr *(*get_ptr)(struct talitos_desc *desc, size_t idx);
>>   };
>>  =20
>>   struct talitos_ops {
>> @@ -194,6 +218,7 @@ struct talitos_private {
>>  =20
>>   	const struct talitos_ops *ops;
>>   	const struct talitos_ptr_ops *ptr_ops;
>> +	const struct talitos_desc_ops *desc_ops;
>>  =20
>>   	/* SEC Compatibility info */
>>   	unsigned long features;
>> @@ -225,6 +250,7 @@ struct talitos_private {
>>   struct talitos_ctx {
>>   	struct device *dev;
>>   	const struct talitos_ptr_ops *ptr_ops;
>> +	const struct talitos_desc_ops *desc_ops;
>>   	int ch;
>>   	__be32 desc_hdr_template;
>>   	u8 key[TALITOS_MAX_KEY_SIZE];
>>=20




--=20
Paul Louvel, Bootlin
Embedded Linux and Kernel engineering
https://bootlin.com


