# Universal-Shift-Register
4-bit Universal Shift Register implemented in Verilog using bit-slice architecture
