<dec f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.h' l='76' type='bool llvm::LanaiInstrInfo::getMemOperandWithOffsetWidth(const llvm::MachineInstr &amp; LdSt, const llvm::MachineOperand *&amp; BaseOp, int64_t &amp; Offset, unsigned int &amp; Width, const llvm::TargetRegisterInfo * TRI) const'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='106' u='c' c='_ZNK4llvm14LanaiInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='107' u='c' c='_ZNK4llvm14LanaiInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_'/>
<def f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='757' ll='796' type='bool llvm::LanaiInstrInfo::getMemOperandWithOffsetWidth(const llvm::MachineInstr &amp; LdSt, const llvm::MachineOperand *&amp; BaseOp, int64_t &amp; Offset, unsigned int &amp; Width, const llvm::TargetRegisterInfo * ) const'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='816' u='c' c='_ZNK4llvm14LanaiInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE'/>
