// Generated by CIRCT firtool-1.114.1
module Adder_Dep_8(
  input         clock,
                reset,
                io_a_0_sign,
  input  [7:0]  io_a_0_exponent,
  input  [22:0] io_a_0_mantissa,
  input         io_a_1_sign,
  input  [7:0]  io_a_1_exponent,
  input  [22:0] io_a_1_mantissa,
  output        io_out_0_sign,
  output [7:0]  io_out_0_exponent,
  output [22:0] io_out_0_mantissa
);

  wire        _a_inf_T_1 = io_a_0_mantissa == 23'h0;
  wire        _b_inf_T_1 = io_a_1_mantissa == 23'h0;
  wire        a_inf = (&io_a_0_exponent) & _a_inf_T_1;
  wire        b_inf = (&io_a_1_exponent) & _b_inf_T_1;
  wire        is_nan =
    (&io_a_0_exponent) & (|io_a_0_mantissa) | (&io_a_1_exponent) & (|io_a_1_mantissa)
    | a_inf & b_inf & (io_a_0_sign ^ io_a_1_sign);
  wire        is_inf = (a_inf | b_inf) & ~is_nan;
  wire        is_both_zero =
    ~(|io_a_0_exponent) & _a_inf_T_1 & ~(|io_a_1_exponent) & _b_inf_T_1;
  wire [23:0] a_m = {|io_a_0_exponent, io_a_0_mantissa};
  wire [23:0] b_m = {|io_a_1_exponent, io_a_1_mantissa};
  wire [7:0]  _exp_diff_T = io_a_0_exponent - io_a_1_exponent;
  wire        a_exp_gt = $signed(_exp_diff_T) > -8'sh1;
  wire        a_is_larger =
    io_a_0_exponent == io_a_1_exponent ? io_a_0_mantissa >= io_a_1_mantissa : a_exp_gt;
  wire [7:0]  exp_large = a_exp_gt ? io_a_0_exponent : io_a_1_exponent;
  wire        sign_large = a_is_larger ? io_a_0_sign : io_a_1_sign;
  wire [27:0] _GEN = {1'h0, a_is_larger ? a_m : b_m, 3'h0};
  wire [27:0] _GEN_0 =
    {1'h0,
     {a_is_larger ? b_m : a_m, 3'h0} >> (a_exp_gt ? _exp_diff_T : 8'h0 - _exp_diff_T)};
  wire [27:0] sum =
    sign_large == (sign_large == io_a_0_sign ? io_a_1_sign : io_a_0_sign)
      ? _GEN + _GEN_0
      : _GEN - _GEN_0;
  wire [15:0] _lz_T_9 = {8'h0, sum[15:8]} | {sum[7:0], 8'h0};
  wire [15:0] _lz_T_19 =
    {4'h0, _lz_T_9[15:4] & 12'hF0F} | {_lz_T_9[11:0] & 12'hF0F, 4'h0};
  wire [15:0] _lz_T_29 =
    {2'h0, _lz_T_19[15:2] & 14'h3333} | {_lz_T_19[13:0] & 14'h3333, 2'h0};
  wire [14:0] _lz_T_39 =
    _lz_T_29[15:1] & 15'h5555 | {1'h0, _lz_T_29[12:0] & 13'h1555, 1'h0};
  wire [7:0]  _lz_T_50 = {4'h0, sum[23:20]} | {sum[19:16], 4'h0};
  wire [7:0]  _lz_T_60 = {2'h0, _lz_T_50[7:2] & 6'h33} | {_lz_T_50[5:0] & 6'h33, 2'h0};
  wire [7:0]  _lz_T_70 = {1'h0, _lz_T_60[7:1] & 7'h55} | {_lz_T_60[6:0] & 7'h55, 1'h0};
  wire [4:0]  lz =
    sum[27]
      ? 5'h0
      : sum[26]
          ? 5'h1
          : sum[25]
              ? 5'h2
              : sum[24]
                  ? 5'h3
                  : _lz_T_70[0]
                      ? 5'h4
                      : _lz_T_70[1]
                          ? 5'h5
                          : _lz_T_70[2]
                              ? 5'h6
                              : _lz_T_70[3]
                                  ? 5'h7
                                  : _lz_T_70[4]
                                      ? 5'h8
                                      : _lz_T_70[5]
                                          ? 5'h9
                                          : _lz_T_70[6]
                                              ? 5'hA
                                              : _lz_T_70[7]
                                                  ? 5'hB
                                                  : _lz_T_39[0]
                                                      ? 5'hC
                                                      : _lz_T_39[1]
                                                          ? 5'hD
                                                          : _lz_T_39[2]
                                                              ? 5'hE
                                                              : _lz_T_39[3]
                                                                  ? 5'hF
                                                                  : _lz_T_39[4]
                                                                      ? 5'h10
                                                                      : _lz_T_39[5]
                                                                          ? 5'h11
                                                                          : _lz_T_39[6]
                                                                              ? 5'h12
                                                                              : _lz_T_39[7]
                                                                                  ? 5'h13
                                                                                  : _lz_T_39[8]
                                                                                      ? 5'h14
                                                                                      : _lz_T_39[9]
                                                                                          ? 5'h15
                                                                                          : _lz_T_39[10]
                                                                                              ? 5'h16
                                                                                              : _lz_T_39[11]
                                                                                                  ? 5'h17
                                                                                                  : _lz_T_39[12]
                                                                                                      ? 5'h18
                                                                                                      : _lz_T_39[13]
                                                                                                          ? 5'h19
                                                                                                          : {4'hD,
                                                                                                             ~(_lz_T_39[14])};
  wire        _grs_select_T_1 = lz == 5'h0;
  wire [4:0]  _exp_norm_T_4 = lz - 5'h1;
  wire [58:0] _mantissa_norm_T_6 = {31'h0, sum} << _exp_norm_T_4;
  wire [22:0] mantissa_norm =
    _grs_select_T_1 ? sum[26:4] : (|(lz[4:1])) ? _mantissa_norm_T_6[25:3] : sum[25:3];
  wire [7:0]  exp_norm =
    _grs_select_T_1
      ? exp_large + 8'h1
      : (|(lz[4:1])) ? exp_large - {3'h0, _exp_norm_T_4} : exp_large;
  wire [2:0]  grs_select =
    _grs_select_T_1
      ? mantissa_norm[3:1]
      : lz == 5'h1
          ? mantissa_norm[2:0]
          : lz == 5'h2
              ? {mantissa_norm[1:0], 1'h0}
              : lz == 5'h3 ? {mantissa_norm[0], 2'h0} : mantissa_norm[2:0];
  wire [23:0] round_mant =
    {1'h0, mantissa_norm}
    + {23'h0, grs_select[2] & (grs_select[0] | grs_select[1] | mantissa_norm[0])};
  wire [22:0] final_mant =
    (|(lz[4:2])) ? mantissa_norm : round_mant[23] ? round_mant[23:1] : round_mant[22:0];
  wire [7:0]  final_exp = (|(lz[4:2])) | ~(round_mant[23]) ? exp_norm : exp_norm - 8'h1;
  wire        is_underflow = final_exp == 8'h0;
  assign io_out_0_sign =
    ~is_nan
    & (is_inf
         ? io_a_0_sign
         : is_both_zero ? is_both_zero & io_a_0_sign & io_a_1_sign : sign_large);
  assign io_out_0_exponent =
    is_nan | is_inf
      ? 8'hFF
      : is_both_zero ? 8'h0 : (&final_exp) ? 8'hFF : is_underflow ? 8'h0 : final_exp;
  assign io_out_0_mantissa =
    is_nan
      ? 23'h400000
      : is_inf | is_both_zero | (&final_exp)
          ? 23'h0
          : is_underflow ? {1'h0, final_mant[22:1]} : final_mant;
endmodule

