# 23pa1a04g9_NAGASURESH_T_Y3S1
# ğŸ“˜ CodeCraftRTL Challenges  

## ğŸ“ Assignment Details  
**Submitted by:**  
T Naga Suresh  
**Register No:** 23PA1A04G9  
**Institute:** Vishnu Institute of Technology, Bhimavaram  

---

## ğŸ¯ About CodeCraft Challenges  
These challenges are meant for **basic practice of Verilog HDL coding** for chip design.  

- ğŸ–¥ï¸ Learnersâ€™ task is to **write the Verilog HDL code** and prepare design reports.  
- ğŸ§ª The **testbenches shall be provided** by the SME to learners.  
- ğŸ“‚ Learners must submit a **GitHub repository** with codes organized per challenge.  
- ğŸ“‘ The design report shall **not be handwritten**; it should be a **README file** in the GitHub repo.  

---

## ğŸ† Grading Rubrics  
The grading rubrics shall have the following components:  

- âœ… Number of test cases passed  
- ğŸ“ Code structure, quality, and reusability  
- ğŸ Debugging capability  
- ğŸ“– Design report  

---

## ğŸ“‹ List of Challenges  

| #  | Challenge Title     | Description |
|----|--------------------|-------------|
| 1  | **PulseTracer**     | Detect a single-cycle high pulse from a noisy input |
| 2  | **BitBalancer**     | Count number of 1's in an input stream |
| 3  | **NibbleSwapper**   | Swap upper and lower 4 bits of an 8-bit input |
| 4  | **EvenOddFSM**      | FSM that classifies numbers into even or odd |
| 5  | **GrayCoder**       | Convert binary input to Gray code |
| 6  | **DebouncerLite**   | Implement a simple debouncer for mechanical input |
| 7  | **LightChaser**     | Generate a rotating LED pattern |
| 8  | **SeqCheck**        | Detect three rising edges in five clock cycles |
| 9  | **RotatorUnit**     | Implement a logical/rotate left/right shifter |
| 10 | **EdgeHighlighter** | Generate outputs on rising and falling edges |

---

ğŸš€ This repository will include **Verilog code**, **testbench results**, and **waveforms** for all challenges.
```

Do you want me to save this as a **`README.md` file** and give you the download link?
