Two Decade Counter

This project implements a two-digit (00-99) BCD counter in Verilog. 
It's designed to drive a common-anode, multiplexed 7-segment display, updating the count once per second from a 100MHz clock.
The repository includes the top module, a BCD-to-7-segment decoder, and a complete testbench for verification 
NOTE: (Testbench code may not work directly in the  simulation file because of higher delay in code and bubbled logic at the 7- segment display of Spartan-7 FPGA)

## ðŸŽ¥ Demo Videos: Two-Decade Counter (0â€“99)

### ðŸ”¹ Video 1
[![Video 1](https://img.youtube.com/vi/KdcR2CzPaZE/0.jpg)](https://youtu.be/KdcR2CzPaZE)

### ðŸ”¹ Video 2
[![Video 2](https://img.youtube.com/vi/kFkpY_b4SFY/0.jpg)](https://youtu.be/kFkpY_b4SFY)

### ðŸ”¹ Video 3
[![Video 3](https://img.youtube.com/vi/Kv-dMW-clic/0.jpg)](https://youtu.be/Kv-dMW-clic)
