# Native Backend - Direct Machine Code Generation
#
# Direct x86_64/ARM64/RISC-V machine code generation without LLVM.
# Provides instruction selection, register allocation, and ELF writing.
#
# Supported Architectures:
#   - x86_64: Full instruction set
#   - ARM64 (aarch64): Full instruction set
#   - RISC-V 64: Full instruction set
#
# Public API:
#   - use compiler_core.backend.native.mod.{native_compile_result}
#   - use compiler_core.backend.native.mach_inst.{MachInst}
#   - use compiler_core.backend.native.regalloc.{allocate_registers}
#
# Pipeline:
#   1. MIR â†’ Machine Instructions (isel_*.spl)
#   2. Register Allocation (regalloc.spl)
#   3. Instruction Encoding (encode_*.spl)
#   4. ELF Generation (elf_writer.spl)

# All submodules are automatically available.
