# the Makefile format is "target : dependency"
CC = gcc
INCLUDE_DIR = ./include
CFLAGS = -I$(INCLUDE_DIR)
DEPS = include/foo.h include/bar.h

# make main depend on obj/foo.o and 
main: obj/foo.o obj/bar.o
	$(CC) $(CFLAGS) obj/foo.o obj/bar.o main.c -o main

# The $@ symbol refers to the term on the left of ":".
# The $^ symbol refers to the term on the right of ":".
# Thus "$(CC) $(CFLAGS) -c -o $@ $<" expands out to
# 	$(CC) $(CFLAGS) -c -o obj/*.o src/*.c"
# where * is any file in src/
obj/%.o: src/%.c $(DEPS)
	$(CC) $(CFLAGS) -c -o $@ $<

clean:
	rm -f a.out obj/*.o
