
FirstPrj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081ec  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bb8  080083d4  080083d4  000183d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008f8c  08008f8c  00018f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008f94  08008f94  00018f94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008f98  08008f98  00018f98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001a4  20000000  08008f9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003a5c  200001a4  08009140  000201a4  2**2
                  ALLOC
  8 ._user_heap_stack 00000200  20003c00  08009140  00023c00  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000201a4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000a447  00000000  00000000  000201cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000021e5  00000000  00000000  0002a614  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000948  00000000  00000000  0002c800  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000820  00000000  00000000  0002d148  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004026  00000000  00000000  0002d968  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002a9f  00000000  00000000  0003198e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003442d  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002724  00000000  00000000  000344ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001a4 	.word	0x200001a4
 8000204:	00000000 	.word	0x00000000
 8000208:	080083bc 	.word	0x080083bc

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001a8 	.word	0x200001a8
 8000224:	080083bc 	.word	0x080083bc

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	; 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000366:	f1a4 0401 	sub.w	r4, r4, #1
 800036a:	d1e9      	bne.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f092 0f00 	teq	r2, #0
 8000512:	bf14      	ite	ne
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000528:	e720      	b.n	800036c <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aedc 	beq.w	800031a <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6c1      	b.n	800031a <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__aeabi_d2f>:
 80009bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009c4:	bf24      	itt	cs
 80009c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009ce:	d90d      	bls.n	80009ec <__aeabi_d2f+0x30>
 80009d0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009dc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009e4:	bf08      	it	eq
 80009e6:	f020 0001 	biceq.w	r0, r0, #1
 80009ea:	4770      	bx	lr
 80009ec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009f0:	d121      	bne.n	8000a36 <__aeabi_d2f+0x7a>
 80009f2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009f6:	bfbc      	itt	lt
 80009f8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009fc:	4770      	bxlt	lr
 80009fe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a06:	f1c2 0218 	rsb	r2, r2, #24
 8000a0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a12:	fa20 f002 	lsr.w	r0, r0, r2
 8000a16:	bf18      	it	ne
 8000a18:	f040 0001 	orrne.w	r0, r0, #1
 8000a1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a28:	ea40 000c 	orr.w	r0, r0, ip
 8000a2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a34:	e7cc      	b.n	80009d0 <__aeabi_d2f+0x14>
 8000a36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a3a:	d107      	bne.n	8000a4c <__aeabi_d2f+0x90>
 8000a3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a40:	bf1e      	ittt	ne
 8000a42:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a46:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a4a:	4770      	bxne	lr
 8000a4c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_frsub>:
 8000a5c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a60:	e002      	b.n	8000a68 <__addsf3>
 8000a62:	bf00      	nop

08000a64 <__aeabi_fsub>:
 8000a64:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a68 <__addsf3>:
 8000a68:	0042      	lsls	r2, r0, #1
 8000a6a:	bf1f      	itttt	ne
 8000a6c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a70:	ea92 0f03 	teqne	r2, r3
 8000a74:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a78:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a7c:	d06a      	beq.n	8000b54 <__addsf3+0xec>
 8000a7e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a82:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a86:	bfc1      	itttt	gt
 8000a88:	18d2      	addgt	r2, r2, r3
 8000a8a:	4041      	eorgt	r1, r0
 8000a8c:	4048      	eorgt	r0, r1
 8000a8e:	4041      	eorgt	r1, r0
 8000a90:	bfb8      	it	lt
 8000a92:	425b      	neglt	r3, r3
 8000a94:	2b19      	cmp	r3, #25
 8000a96:	bf88      	it	hi
 8000a98:	4770      	bxhi	lr
 8000a9a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ab2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ab6:	bf18      	it	ne
 8000ab8:	4249      	negne	r1, r1
 8000aba:	ea92 0f03 	teq	r2, r3
 8000abe:	d03f      	beq.n	8000b40 <__addsf3+0xd8>
 8000ac0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ac4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ac8:	eb10 000c 	adds.w	r0, r0, ip
 8000acc:	f1c3 0320 	rsb	r3, r3, #32
 8000ad0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ad4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ad8:	d502      	bpl.n	8000ae0 <__addsf3+0x78>
 8000ada:	4249      	negs	r1, r1
 8000adc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ae0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ae4:	d313      	bcc.n	8000b0e <__addsf3+0xa6>
 8000ae6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000aea:	d306      	bcc.n	8000afa <__addsf3+0x92>
 8000aec:	0840      	lsrs	r0, r0, #1
 8000aee:	ea4f 0131 	mov.w	r1, r1, rrx
 8000af2:	f102 0201 	add.w	r2, r2, #1
 8000af6:	2afe      	cmp	r2, #254	; 0xfe
 8000af8:	d251      	bcs.n	8000b9e <__addsf3+0x136>
 8000afa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000afe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b02:	bf08      	it	eq
 8000b04:	f020 0001 	biceq.w	r0, r0, #1
 8000b08:	ea40 0003 	orr.w	r0, r0, r3
 8000b0c:	4770      	bx	lr
 8000b0e:	0049      	lsls	r1, r1, #1
 8000b10:	eb40 0000 	adc.w	r0, r0, r0
 8000b14:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b18:	f1a2 0201 	sub.w	r2, r2, #1
 8000b1c:	d1ed      	bne.n	8000afa <__addsf3+0x92>
 8000b1e:	fab0 fc80 	clz	ip, r0
 8000b22:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b26:	ebb2 020c 	subs.w	r2, r2, ip
 8000b2a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b2e:	bfaa      	itet	ge
 8000b30:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b34:	4252      	neglt	r2, r2
 8000b36:	4318      	orrge	r0, r3
 8000b38:	bfbc      	itt	lt
 8000b3a:	40d0      	lsrlt	r0, r2
 8000b3c:	4318      	orrlt	r0, r3
 8000b3e:	4770      	bx	lr
 8000b40:	f092 0f00 	teq	r2, #0
 8000b44:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b48:	bf06      	itte	eq
 8000b4a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b4e:	3201      	addeq	r2, #1
 8000b50:	3b01      	subne	r3, #1
 8000b52:	e7b5      	b.n	8000ac0 <__addsf3+0x58>
 8000b54:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b5c:	bf18      	it	ne
 8000b5e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b62:	d021      	beq.n	8000ba8 <__addsf3+0x140>
 8000b64:	ea92 0f03 	teq	r2, r3
 8000b68:	d004      	beq.n	8000b74 <__addsf3+0x10c>
 8000b6a:	f092 0f00 	teq	r2, #0
 8000b6e:	bf08      	it	eq
 8000b70:	4608      	moveq	r0, r1
 8000b72:	4770      	bx	lr
 8000b74:	ea90 0f01 	teq	r0, r1
 8000b78:	bf1c      	itt	ne
 8000b7a:	2000      	movne	r0, #0
 8000b7c:	4770      	bxne	lr
 8000b7e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b82:	d104      	bne.n	8000b8e <__addsf3+0x126>
 8000b84:	0040      	lsls	r0, r0, #1
 8000b86:	bf28      	it	cs
 8000b88:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b8c:	4770      	bx	lr
 8000b8e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b92:	bf3c      	itt	cc
 8000b94:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000b98:	4770      	bxcc	lr
 8000b9a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b9e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba6:	4770      	bx	lr
 8000ba8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bac:	bf16      	itet	ne
 8000bae:	4608      	movne	r0, r1
 8000bb0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bb4:	4601      	movne	r1, r0
 8000bb6:	0242      	lsls	r2, r0, #9
 8000bb8:	bf06      	itte	eq
 8000bba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bbe:	ea90 0f01 	teqeq	r0, r1
 8000bc2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_ui2f>:
 8000bc8:	f04f 0300 	mov.w	r3, #0
 8000bcc:	e004      	b.n	8000bd8 <__aeabi_i2f+0x8>
 8000bce:	bf00      	nop

08000bd0 <__aeabi_i2f>:
 8000bd0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000bd4:	bf48      	it	mi
 8000bd6:	4240      	negmi	r0, r0
 8000bd8:	ea5f 0c00 	movs.w	ip, r0
 8000bdc:	bf08      	it	eq
 8000bde:	4770      	bxeq	lr
 8000be0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000be4:	4601      	mov	r1, r0
 8000be6:	f04f 0000 	mov.w	r0, #0
 8000bea:	e01c      	b.n	8000c26 <__aeabi_l2f+0x2a>

08000bec <__aeabi_ul2f>:
 8000bec:	ea50 0201 	orrs.w	r2, r0, r1
 8000bf0:	bf08      	it	eq
 8000bf2:	4770      	bxeq	lr
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e00a      	b.n	8000c10 <__aeabi_l2f+0x14>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_l2f>:
 8000bfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000c00:	bf08      	it	eq
 8000c02:	4770      	bxeq	lr
 8000c04:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c08:	d502      	bpl.n	8000c10 <__aeabi_l2f+0x14>
 8000c0a:	4240      	negs	r0, r0
 8000c0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c10:	ea5f 0c01 	movs.w	ip, r1
 8000c14:	bf02      	ittt	eq
 8000c16:	4684      	moveq	ip, r0
 8000c18:	4601      	moveq	r1, r0
 8000c1a:	2000      	moveq	r0, #0
 8000c1c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c20:	bf08      	it	eq
 8000c22:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c26:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c2a:	fabc f28c 	clz	r2, ip
 8000c2e:	3a08      	subs	r2, #8
 8000c30:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c34:	db10      	blt.n	8000c58 <__aeabi_l2f+0x5c>
 8000c36:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c40:	f1c2 0220 	rsb	r2, r2, #32
 8000c44:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c48:	fa20 f202 	lsr.w	r2, r0, r2
 8000c4c:	eb43 0002 	adc.w	r0, r3, r2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f102 0220 	add.w	r2, r2, #32
 8000c5c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c60:	f1c2 0220 	rsb	r2, r2, #32
 8000c64:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c68:	fa21 f202 	lsr.w	r2, r1, r2
 8000c6c:	eb43 0002 	adc.w	r0, r3, r2
 8000c70:	bf08      	it	eq
 8000c72:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c76:	4770      	bx	lr

08000c78 <__aeabi_fmul>:
 8000c78:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c7c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c80:	bf1e      	ittt	ne
 8000c82:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c86:	ea92 0f0c 	teqne	r2, ip
 8000c8a:	ea93 0f0c 	teqne	r3, ip
 8000c8e:	d06f      	beq.n	8000d70 <__aeabi_fmul+0xf8>
 8000c90:	441a      	add	r2, r3
 8000c92:	ea80 0c01 	eor.w	ip, r0, r1
 8000c96:	0240      	lsls	r0, r0, #9
 8000c98:	bf18      	it	ne
 8000c9a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000c9e:	d01e      	beq.n	8000cde <__aeabi_fmul+0x66>
 8000ca0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ca4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ca8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cac:	fba0 3101 	umull	r3, r1, r0, r1
 8000cb0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cb4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cb8:	bf3e      	ittt	cc
 8000cba:	0049      	lslcc	r1, r1, #1
 8000cbc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cc0:	005b      	lslcc	r3, r3, #1
 8000cc2:	ea40 0001 	orr.w	r0, r0, r1
 8000cc6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cca:	2afd      	cmp	r2, #253	; 0xfd
 8000ccc:	d81d      	bhi.n	8000d0a <__aeabi_fmul+0x92>
 8000cce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cd2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cd6:	bf08      	it	eq
 8000cd8:	f020 0001 	biceq.w	r0, r0, #1
 8000cdc:	4770      	bx	lr
 8000cde:	f090 0f00 	teq	r0, #0
 8000ce2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ce6:	bf08      	it	eq
 8000ce8:	0249      	lsleq	r1, r1, #9
 8000cea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000cf2:	3a7f      	subs	r2, #127	; 0x7f
 8000cf4:	bfc2      	ittt	gt
 8000cf6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000cfa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000cfe:	4770      	bxgt	lr
 8000d00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d04:	f04f 0300 	mov.w	r3, #0
 8000d08:	3a01      	subs	r2, #1
 8000d0a:	dc5d      	bgt.n	8000dc8 <__aeabi_fmul+0x150>
 8000d0c:	f112 0f19 	cmn.w	r2, #25
 8000d10:	bfdc      	itt	le
 8000d12:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d16:	4770      	bxle	lr
 8000d18:	f1c2 0200 	rsb	r2, r2, #0
 8000d1c:	0041      	lsls	r1, r0, #1
 8000d1e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d22:	f1c2 0220 	rsb	r2, r2, #32
 8000d26:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d2a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d2e:	f140 0000 	adc.w	r0, r0, #0
 8000d32:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d36:	bf08      	it	eq
 8000d38:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d3c:	4770      	bx	lr
 8000d3e:	f092 0f00 	teq	r2, #0
 8000d42:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d46:	bf02      	ittt	eq
 8000d48:	0040      	lsleq	r0, r0, #1
 8000d4a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d4e:	3a01      	subeq	r2, #1
 8000d50:	d0f9      	beq.n	8000d46 <__aeabi_fmul+0xce>
 8000d52:	ea40 000c 	orr.w	r0, r0, ip
 8000d56:	f093 0f00 	teq	r3, #0
 8000d5a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d5e:	bf02      	ittt	eq
 8000d60:	0049      	lsleq	r1, r1, #1
 8000d62:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d66:	3b01      	subeq	r3, #1
 8000d68:	d0f9      	beq.n	8000d5e <__aeabi_fmul+0xe6>
 8000d6a:	ea41 010c 	orr.w	r1, r1, ip
 8000d6e:	e78f      	b.n	8000c90 <__aeabi_fmul+0x18>
 8000d70:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d74:	ea92 0f0c 	teq	r2, ip
 8000d78:	bf18      	it	ne
 8000d7a:	ea93 0f0c 	teqne	r3, ip
 8000d7e:	d00a      	beq.n	8000d96 <__aeabi_fmul+0x11e>
 8000d80:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d84:	bf18      	it	ne
 8000d86:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	d1d8      	bne.n	8000d3e <__aeabi_fmul+0xc6>
 8000d8c:	ea80 0001 	eor.w	r0, r0, r1
 8000d90:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d94:	4770      	bx	lr
 8000d96:	f090 0f00 	teq	r0, #0
 8000d9a:	bf17      	itett	ne
 8000d9c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000da0:	4608      	moveq	r0, r1
 8000da2:	f091 0f00 	teqne	r1, #0
 8000da6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000daa:	d014      	beq.n	8000dd6 <__aeabi_fmul+0x15e>
 8000dac:	ea92 0f0c 	teq	r2, ip
 8000db0:	d101      	bne.n	8000db6 <__aeabi_fmul+0x13e>
 8000db2:	0242      	lsls	r2, r0, #9
 8000db4:	d10f      	bne.n	8000dd6 <__aeabi_fmul+0x15e>
 8000db6:	ea93 0f0c 	teq	r3, ip
 8000dba:	d103      	bne.n	8000dc4 <__aeabi_fmul+0x14c>
 8000dbc:	024b      	lsls	r3, r1, #9
 8000dbe:	bf18      	it	ne
 8000dc0:	4608      	movne	r0, r1
 8000dc2:	d108      	bne.n	8000dd6 <__aeabi_fmul+0x15e>
 8000dc4:	ea80 0001 	eor.w	r0, r0, r1
 8000dc8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dcc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd4:	4770      	bx	lr
 8000dd6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dda:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000dde:	4770      	bx	lr

08000de0 <__aeabi_fdiv>:
 8000de0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000de4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000de8:	bf1e      	ittt	ne
 8000dea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dee:	ea92 0f0c 	teqne	r2, ip
 8000df2:	ea93 0f0c 	teqne	r3, ip
 8000df6:	d069      	beq.n	8000ecc <__aeabi_fdiv+0xec>
 8000df8:	eba2 0203 	sub.w	r2, r2, r3
 8000dfc:	ea80 0c01 	eor.w	ip, r0, r1
 8000e00:	0249      	lsls	r1, r1, #9
 8000e02:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e06:	d037      	beq.n	8000e78 <__aeabi_fdiv+0x98>
 8000e08:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e0c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e10:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e14:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e18:	428b      	cmp	r3, r1
 8000e1a:	bf38      	it	cc
 8000e1c:	005b      	lslcc	r3, r3, #1
 8000e1e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e22:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e26:	428b      	cmp	r3, r1
 8000e28:	bf24      	itt	cs
 8000e2a:	1a5b      	subcs	r3, r3, r1
 8000e2c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e30:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e34:	bf24      	itt	cs
 8000e36:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e3a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e3e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e42:	bf24      	itt	cs
 8000e44:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e48:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e4c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e50:	bf24      	itt	cs
 8000e52:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e56:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e5a:	011b      	lsls	r3, r3, #4
 8000e5c:	bf18      	it	ne
 8000e5e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e62:	d1e0      	bne.n	8000e26 <__aeabi_fdiv+0x46>
 8000e64:	2afd      	cmp	r2, #253	; 0xfd
 8000e66:	f63f af50 	bhi.w	8000d0a <__aeabi_fmul+0x92>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e70:	bf08      	it	eq
 8000e72:	f020 0001 	biceq.w	r0, r0, #1
 8000e76:	4770      	bx	lr
 8000e78:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e7c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e80:	327f      	adds	r2, #127	; 0x7f
 8000e82:	bfc2      	ittt	gt
 8000e84:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e88:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e8c:	4770      	bxgt	lr
 8000e8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e92:	f04f 0300 	mov.w	r3, #0
 8000e96:	3a01      	subs	r2, #1
 8000e98:	e737      	b.n	8000d0a <__aeabi_fmul+0x92>
 8000e9a:	f092 0f00 	teq	r2, #0
 8000e9e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ea2:	bf02      	ittt	eq
 8000ea4:	0040      	lsleq	r0, r0, #1
 8000ea6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eaa:	3a01      	subeq	r2, #1
 8000eac:	d0f9      	beq.n	8000ea2 <__aeabi_fdiv+0xc2>
 8000eae:	ea40 000c 	orr.w	r0, r0, ip
 8000eb2:	f093 0f00 	teq	r3, #0
 8000eb6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000eba:	bf02      	ittt	eq
 8000ebc:	0049      	lsleq	r1, r1, #1
 8000ebe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ec2:	3b01      	subeq	r3, #1
 8000ec4:	d0f9      	beq.n	8000eba <__aeabi_fdiv+0xda>
 8000ec6:	ea41 010c 	orr.w	r1, r1, ip
 8000eca:	e795      	b.n	8000df8 <__aeabi_fdiv+0x18>
 8000ecc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ed0:	ea92 0f0c 	teq	r2, ip
 8000ed4:	d108      	bne.n	8000ee8 <__aeabi_fdiv+0x108>
 8000ed6:	0242      	lsls	r2, r0, #9
 8000ed8:	f47f af7d 	bne.w	8000dd6 <__aeabi_fmul+0x15e>
 8000edc:	ea93 0f0c 	teq	r3, ip
 8000ee0:	f47f af70 	bne.w	8000dc4 <__aeabi_fmul+0x14c>
 8000ee4:	4608      	mov	r0, r1
 8000ee6:	e776      	b.n	8000dd6 <__aeabi_fmul+0x15e>
 8000ee8:	ea93 0f0c 	teq	r3, ip
 8000eec:	d104      	bne.n	8000ef8 <__aeabi_fdiv+0x118>
 8000eee:	024b      	lsls	r3, r1, #9
 8000ef0:	f43f af4c 	beq.w	8000d8c <__aeabi_fmul+0x114>
 8000ef4:	4608      	mov	r0, r1
 8000ef6:	e76e      	b.n	8000dd6 <__aeabi_fmul+0x15e>
 8000ef8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000efc:	bf18      	it	ne
 8000efe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f02:	d1ca      	bne.n	8000e9a <__aeabi_fdiv+0xba>
 8000f04:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f08:	f47f af5c 	bne.w	8000dc4 <__aeabi_fmul+0x14c>
 8000f0c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f10:	f47f af3c 	bne.w	8000d8c <__aeabi_fmul+0x114>
 8000f14:	e75f      	b.n	8000dd6 <__aeabi_fmul+0x15e>
 8000f16:	bf00      	nop

08000f18 <__gesf2>:
 8000f18:	f04f 3cff 	mov.w	ip, #4294967295
 8000f1c:	e006      	b.n	8000f2c <__cmpsf2+0x4>
 8000f1e:	bf00      	nop

08000f20 <__lesf2>:
 8000f20:	f04f 0c01 	mov.w	ip, #1
 8000f24:	e002      	b.n	8000f2c <__cmpsf2+0x4>
 8000f26:	bf00      	nop

08000f28 <__cmpsf2>:
 8000f28:	f04f 0c01 	mov.w	ip, #1
 8000f2c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f30:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f3c:	bf18      	it	ne
 8000f3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f42:	d011      	beq.n	8000f68 <__cmpsf2+0x40>
 8000f44:	b001      	add	sp, #4
 8000f46:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f4a:	bf18      	it	ne
 8000f4c:	ea90 0f01 	teqne	r0, r1
 8000f50:	bf58      	it	pl
 8000f52:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f56:	bf88      	it	hi
 8000f58:	17c8      	asrhi	r0, r1, #31
 8000f5a:	bf38      	it	cc
 8000f5c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f60:	bf18      	it	ne
 8000f62:	f040 0001 	orrne.w	r0, r0, #1
 8000f66:	4770      	bx	lr
 8000f68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f6c:	d102      	bne.n	8000f74 <__cmpsf2+0x4c>
 8000f6e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f72:	d105      	bne.n	8000f80 <__cmpsf2+0x58>
 8000f74:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f78:	d1e4      	bne.n	8000f44 <__cmpsf2+0x1c>
 8000f7a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f7e:	d0e1      	beq.n	8000f44 <__cmpsf2+0x1c>
 8000f80:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <__aeabi_cfrcmple>:
 8000f88:	4684      	mov	ip, r0
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	4661      	mov	r1, ip
 8000f8e:	e7ff      	b.n	8000f90 <__aeabi_cfcmpeq>

08000f90 <__aeabi_cfcmpeq>:
 8000f90:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f92:	f7ff ffc9 	bl	8000f28 <__cmpsf2>
 8000f96:	2800      	cmp	r0, #0
 8000f98:	bf48      	it	mi
 8000f9a:	f110 0f00 	cmnmi.w	r0, #0
 8000f9e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fa0 <__aeabi_fcmpeq>:
 8000fa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fa4:	f7ff fff4 	bl	8000f90 <__aeabi_cfcmpeq>
 8000fa8:	bf0c      	ite	eq
 8000faa:	2001      	moveq	r0, #1
 8000fac:	2000      	movne	r0, #0
 8000fae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_fcmplt>:
 8000fb4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fb8:	f7ff ffea 	bl	8000f90 <__aeabi_cfcmpeq>
 8000fbc:	bf34      	ite	cc
 8000fbe:	2001      	movcc	r0, #1
 8000fc0:	2000      	movcs	r0, #0
 8000fc2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_fcmple>:
 8000fc8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fcc:	f7ff ffe0 	bl	8000f90 <__aeabi_cfcmpeq>
 8000fd0:	bf94      	ite	ls
 8000fd2:	2001      	movls	r0, #1
 8000fd4:	2000      	movhi	r0, #0
 8000fd6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fda:	bf00      	nop

08000fdc <__aeabi_fcmpge>:
 8000fdc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe0:	f7ff ffd2 	bl	8000f88 <__aeabi_cfrcmple>
 8000fe4:	bf94      	ite	ls
 8000fe6:	2001      	movls	r0, #1
 8000fe8:	2000      	movhi	r0, #0
 8000fea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fee:	bf00      	nop

08000ff0 <__aeabi_fcmpgt>:
 8000ff0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff4:	f7ff ffc8 	bl	8000f88 <__aeabi_cfrcmple>
 8000ff8:	bf34      	ite	cc
 8000ffa:	2001      	movcc	r0, #1
 8000ffc:	2000      	movcs	r0, #0
 8000ffe:	f85d fb08 	ldr.w	pc, [sp], #8
 8001002:	bf00      	nop

08001004 <__aeabi_f2iz>:
 8001004:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001008:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800100c:	d30f      	bcc.n	800102e <__aeabi_f2iz+0x2a>
 800100e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001012:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001016:	d90d      	bls.n	8001034 <__aeabi_f2iz+0x30>
 8001018:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800101c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001020:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001024:	fa23 f002 	lsr.w	r0, r3, r2
 8001028:	bf18      	it	ne
 800102a:	4240      	negne	r0, r0
 800102c:	4770      	bx	lr
 800102e:	f04f 0000 	mov.w	r0, #0
 8001032:	4770      	bx	lr
 8001034:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001038:	d101      	bne.n	800103e <__aeabi_f2iz+0x3a>
 800103a:	0242      	lsls	r2, r0, #9
 800103c:	d105      	bne.n	800104a <__aeabi_f2iz+0x46>
 800103e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001042:	bf08      	it	eq
 8001044:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001048:	4770      	bx	lr
 800104a:	f04f 0000 	mov.w	r0, #0
 800104e:	4770      	bx	lr

08001050 <__aeabi_uldivmod>:
 8001050:	b953      	cbnz	r3, 8001068 <__aeabi_uldivmod+0x18>
 8001052:	b94a      	cbnz	r2, 8001068 <__aeabi_uldivmod+0x18>
 8001054:	2900      	cmp	r1, #0
 8001056:	bf08      	it	eq
 8001058:	2800      	cmpeq	r0, #0
 800105a:	bf1c      	itt	ne
 800105c:	f04f 31ff 	movne.w	r1, #4294967295
 8001060:	f04f 30ff 	movne.w	r0, #4294967295
 8001064:	f000 b97a 	b.w	800135c <__aeabi_idiv0>
 8001068:	f1ad 0c08 	sub.w	ip, sp, #8
 800106c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001070:	f000 f806 	bl	8001080 <__udivmoddi4>
 8001074:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001078:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800107c:	b004      	add	sp, #16
 800107e:	4770      	bx	lr

08001080 <__udivmoddi4>:
 8001080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001084:	468c      	mov	ip, r1
 8001086:	460e      	mov	r6, r1
 8001088:	4604      	mov	r4, r0
 800108a:	9d08      	ldr	r5, [sp, #32]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d150      	bne.n	8001132 <__udivmoddi4+0xb2>
 8001090:	428a      	cmp	r2, r1
 8001092:	4617      	mov	r7, r2
 8001094:	d96c      	bls.n	8001170 <__udivmoddi4+0xf0>
 8001096:	fab2 fe82 	clz	lr, r2
 800109a:	f1be 0f00 	cmp.w	lr, #0
 800109e:	d00b      	beq.n	80010b8 <__udivmoddi4+0x38>
 80010a0:	f1ce 0c20 	rsb	ip, lr, #32
 80010a4:	fa01 f60e 	lsl.w	r6, r1, lr
 80010a8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80010ac:	fa02 f70e 	lsl.w	r7, r2, lr
 80010b0:	ea4c 0c06 	orr.w	ip, ip, r6
 80010b4:	fa00 f40e 	lsl.w	r4, r0, lr
 80010b8:	0c3a      	lsrs	r2, r7, #16
 80010ba:	fbbc f9f2 	udiv	r9, ip, r2
 80010be:	b2bb      	uxth	r3, r7
 80010c0:	fb02 cc19 	mls	ip, r2, r9, ip
 80010c4:	fb09 fa03 	mul.w	sl, r9, r3
 80010c8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80010cc:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 80010d0:	45b2      	cmp	sl, r6
 80010d2:	d90a      	bls.n	80010ea <__udivmoddi4+0x6a>
 80010d4:	19f6      	adds	r6, r6, r7
 80010d6:	f109 31ff 	add.w	r1, r9, #4294967295
 80010da:	f080 8125 	bcs.w	8001328 <__udivmoddi4+0x2a8>
 80010de:	45b2      	cmp	sl, r6
 80010e0:	f240 8122 	bls.w	8001328 <__udivmoddi4+0x2a8>
 80010e4:	f1a9 0902 	sub.w	r9, r9, #2
 80010e8:	443e      	add	r6, r7
 80010ea:	eba6 060a 	sub.w	r6, r6, sl
 80010ee:	fbb6 f0f2 	udiv	r0, r6, r2
 80010f2:	fb02 6610 	mls	r6, r2, r0, r6
 80010f6:	fb00 f303 	mul.w	r3, r0, r3
 80010fa:	b2a4      	uxth	r4, r4
 80010fc:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8001100:	42a3      	cmp	r3, r4
 8001102:	d909      	bls.n	8001118 <__udivmoddi4+0x98>
 8001104:	19e4      	adds	r4, r4, r7
 8001106:	f100 32ff 	add.w	r2, r0, #4294967295
 800110a:	f080 810b 	bcs.w	8001324 <__udivmoddi4+0x2a4>
 800110e:	42a3      	cmp	r3, r4
 8001110:	f240 8108 	bls.w	8001324 <__udivmoddi4+0x2a4>
 8001114:	3802      	subs	r0, #2
 8001116:	443c      	add	r4, r7
 8001118:	2100      	movs	r1, #0
 800111a:	1ae4      	subs	r4, r4, r3
 800111c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001120:	2d00      	cmp	r5, #0
 8001122:	d062      	beq.n	80011ea <__udivmoddi4+0x16a>
 8001124:	2300      	movs	r3, #0
 8001126:	fa24 f40e 	lsr.w	r4, r4, lr
 800112a:	602c      	str	r4, [r5, #0]
 800112c:	606b      	str	r3, [r5, #4]
 800112e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001132:	428b      	cmp	r3, r1
 8001134:	d907      	bls.n	8001146 <__udivmoddi4+0xc6>
 8001136:	2d00      	cmp	r5, #0
 8001138:	d055      	beq.n	80011e6 <__udivmoddi4+0x166>
 800113a:	2100      	movs	r1, #0
 800113c:	e885 0041 	stmia.w	r5, {r0, r6}
 8001140:	4608      	mov	r0, r1
 8001142:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001146:	fab3 f183 	clz	r1, r3
 800114a:	2900      	cmp	r1, #0
 800114c:	f040 808f 	bne.w	800126e <__udivmoddi4+0x1ee>
 8001150:	42b3      	cmp	r3, r6
 8001152:	d302      	bcc.n	800115a <__udivmoddi4+0xda>
 8001154:	4282      	cmp	r2, r0
 8001156:	f200 80fc 	bhi.w	8001352 <__udivmoddi4+0x2d2>
 800115a:	1a84      	subs	r4, r0, r2
 800115c:	eb66 0603 	sbc.w	r6, r6, r3
 8001160:	2001      	movs	r0, #1
 8001162:	46b4      	mov	ip, r6
 8001164:	2d00      	cmp	r5, #0
 8001166:	d040      	beq.n	80011ea <__udivmoddi4+0x16a>
 8001168:	e885 1010 	stmia.w	r5, {r4, ip}
 800116c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001170:	b912      	cbnz	r2, 8001178 <__udivmoddi4+0xf8>
 8001172:	2701      	movs	r7, #1
 8001174:	fbb7 f7f2 	udiv	r7, r7, r2
 8001178:	fab7 fe87 	clz	lr, r7
 800117c:	f1be 0f00 	cmp.w	lr, #0
 8001180:	d135      	bne.n	80011ee <__udivmoddi4+0x16e>
 8001182:	2101      	movs	r1, #1
 8001184:	1bf6      	subs	r6, r6, r7
 8001186:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800118a:	fa1f f887 	uxth.w	r8, r7
 800118e:	fbb6 f2fc 	udiv	r2, r6, ip
 8001192:	fb0c 6612 	mls	r6, ip, r2, r6
 8001196:	fb08 f002 	mul.w	r0, r8, r2
 800119a:	0c23      	lsrs	r3, r4, #16
 800119c:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 80011a0:	42b0      	cmp	r0, r6
 80011a2:	d907      	bls.n	80011b4 <__udivmoddi4+0x134>
 80011a4:	19f6      	adds	r6, r6, r7
 80011a6:	f102 33ff 	add.w	r3, r2, #4294967295
 80011aa:	d202      	bcs.n	80011b2 <__udivmoddi4+0x132>
 80011ac:	42b0      	cmp	r0, r6
 80011ae:	f200 80d2 	bhi.w	8001356 <__udivmoddi4+0x2d6>
 80011b2:	461a      	mov	r2, r3
 80011b4:	1a36      	subs	r6, r6, r0
 80011b6:	fbb6 f0fc 	udiv	r0, r6, ip
 80011ba:	fb0c 6610 	mls	r6, ip, r0, r6
 80011be:	fb08 f800 	mul.w	r8, r8, r0
 80011c2:	b2a3      	uxth	r3, r4
 80011c4:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 80011c8:	45a0      	cmp	r8, r4
 80011ca:	d907      	bls.n	80011dc <__udivmoddi4+0x15c>
 80011cc:	19e4      	adds	r4, r4, r7
 80011ce:	f100 33ff 	add.w	r3, r0, #4294967295
 80011d2:	d202      	bcs.n	80011da <__udivmoddi4+0x15a>
 80011d4:	45a0      	cmp	r8, r4
 80011d6:	f200 80b9 	bhi.w	800134c <__udivmoddi4+0x2cc>
 80011da:	4618      	mov	r0, r3
 80011dc:	eba4 0408 	sub.w	r4, r4, r8
 80011e0:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80011e4:	e79c      	b.n	8001120 <__udivmoddi4+0xa0>
 80011e6:	4629      	mov	r1, r5
 80011e8:	4628      	mov	r0, r5
 80011ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011ee:	fa07 f70e 	lsl.w	r7, r7, lr
 80011f2:	f1ce 0320 	rsb	r3, lr, #32
 80011f6:	fa26 f203 	lsr.w	r2, r6, r3
 80011fa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80011fe:	fbb2 f1fc 	udiv	r1, r2, ip
 8001202:	fa1f f887 	uxth.w	r8, r7
 8001206:	fb0c 2211 	mls	r2, ip, r1, r2
 800120a:	fa06 f60e 	lsl.w	r6, r6, lr
 800120e:	fa20 f303 	lsr.w	r3, r0, r3
 8001212:	fb01 f908 	mul.w	r9, r1, r8
 8001216:	4333      	orrs	r3, r6
 8001218:	0c1e      	lsrs	r6, r3, #16
 800121a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 800121e:	45b1      	cmp	r9, r6
 8001220:	fa00 f40e 	lsl.w	r4, r0, lr
 8001224:	d909      	bls.n	800123a <__udivmoddi4+0x1ba>
 8001226:	19f6      	adds	r6, r6, r7
 8001228:	f101 32ff 	add.w	r2, r1, #4294967295
 800122c:	f080 808c 	bcs.w	8001348 <__udivmoddi4+0x2c8>
 8001230:	45b1      	cmp	r9, r6
 8001232:	f240 8089 	bls.w	8001348 <__udivmoddi4+0x2c8>
 8001236:	3902      	subs	r1, #2
 8001238:	443e      	add	r6, r7
 800123a:	eba6 0609 	sub.w	r6, r6, r9
 800123e:	fbb6 f0fc 	udiv	r0, r6, ip
 8001242:	fb0c 6210 	mls	r2, ip, r0, r6
 8001246:	fb00 f908 	mul.w	r9, r0, r8
 800124a:	b29e      	uxth	r6, r3
 800124c:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8001250:	45b1      	cmp	r9, r6
 8001252:	d907      	bls.n	8001264 <__udivmoddi4+0x1e4>
 8001254:	19f6      	adds	r6, r6, r7
 8001256:	f100 33ff 	add.w	r3, r0, #4294967295
 800125a:	d271      	bcs.n	8001340 <__udivmoddi4+0x2c0>
 800125c:	45b1      	cmp	r9, r6
 800125e:	d96f      	bls.n	8001340 <__udivmoddi4+0x2c0>
 8001260:	3802      	subs	r0, #2
 8001262:	443e      	add	r6, r7
 8001264:	eba6 0609 	sub.w	r6, r6, r9
 8001268:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800126c:	e78f      	b.n	800118e <__udivmoddi4+0x10e>
 800126e:	f1c1 0720 	rsb	r7, r1, #32
 8001272:	fa22 f807 	lsr.w	r8, r2, r7
 8001276:	408b      	lsls	r3, r1
 8001278:	ea48 0303 	orr.w	r3, r8, r3
 800127c:	fa26 f407 	lsr.w	r4, r6, r7
 8001280:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8001284:	fbb4 f9fe 	udiv	r9, r4, lr
 8001288:	fa1f fc83 	uxth.w	ip, r3
 800128c:	fb0e 4419 	mls	r4, lr, r9, r4
 8001290:	408e      	lsls	r6, r1
 8001292:	fa20 f807 	lsr.w	r8, r0, r7
 8001296:	fb09 fa0c 	mul.w	sl, r9, ip
 800129a:	ea48 0806 	orr.w	r8, r8, r6
 800129e:	ea4f 4618 	mov.w	r6, r8, lsr #16
 80012a2:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 80012a6:	45a2      	cmp	sl, r4
 80012a8:	fa02 f201 	lsl.w	r2, r2, r1
 80012ac:	fa00 f601 	lsl.w	r6, r0, r1
 80012b0:	d908      	bls.n	80012c4 <__udivmoddi4+0x244>
 80012b2:	18e4      	adds	r4, r4, r3
 80012b4:	f109 30ff 	add.w	r0, r9, #4294967295
 80012b8:	d244      	bcs.n	8001344 <__udivmoddi4+0x2c4>
 80012ba:	45a2      	cmp	sl, r4
 80012bc:	d942      	bls.n	8001344 <__udivmoddi4+0x2c4>
 80012be:	f1a9 0902 	sub.w	r9, r9, #2
 80012c2:	441c      	add	r4, r3
 80012c4:	eba4 040a 	sub.w	r4, r4, sl
 80012c8:	fbb4 f0fe 	udiv	r0, r4, lr
 80012cc:	fb0e 4410 	mls	r4, lr, r0, r4
 80012d0:	fb00 fc0c 	mul.w	ip, r0, ip
 80012d4:	fa1f f888 	uxth.w	r8, r8
 80012d8:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80012dc:	45a4      	cmp	ip, r4
 80012de:	d907      	bls.n	80012f0 <__udivmoddi4+0x270>
 80012e0:	18e4      	adds	r4, r4, r3
 80012e2:	f100 3eff 	add.w	lr, r0, #4294967295
 80012e6:	d229      	bcs.n	800133c <__udivmoddi4+0x2bc>
 80012e8:	45a4      	cmp	ip, r4
 80012ea:	d927      	bls.n	800133c <__udivmoddi4+0x2bc>
 80012ec:	3802      	subs	r0, #2
 80012ee:	441c      	add	r4, r3
 80012f0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80012f4:	fba0 8902 	umull	r8, r9, r0, r2
 80012f8:	eba4 0c0c 	sub.w	ip, r4, ip
 80012fc:	45cc      	cmp	ip, r9
 80012fe:	46c2      	mov	sl, r8
 8001300:	46ce      	mov	lr, r9
 8001302:	d315      	bcc.n	8001330 <__udivmoddi4+0x2b0>
 8001304:	d012      	beq.n	800132c <__udivmoddi4+0x2ac>
 8001306:	b155      	cbz	r5, 800131e <__udivmoddi4+0x29e>
 8001308:	ebb6 030a 	subs.w	r3, r6, sl
 800130c:	eb6c 060e 	sbc.w	r6, ip, lr
 8001310:	fa06 f707 	lsl.w	r7, r6, r7
 8001314:	40cb      	lsrs	r3, r1
 8001316:	431f      	orrs	r7, r3
 8001318:	40ce      	lsrs	r6, r1
 800131a:	602f      	str	r7, [r5, #0]
 800131c:	606e      	str	r6, [r5, #4]
 800131e:	2100      	movs	r1, #0
 8001320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001324:	4610      	mov	r0, r2
 8001326:	e6f7      	b.n	8001118 <__udivmoddi4+0x98>
 8001328:	4689      	mov	r9, r1
 800132a:	e6de      	b.n	80010ea <__udivmoddi4+0x6a>
 800132c:	4546      	cmp	r6, r8
 800132e:	d2ea      	bcs.n	8001306 <__udivmoddi4+0x286>
 8001330:	ebb8 0a02 	subs.w	sl, r8, r2
 8001334:	eb69 0e03 	sbc.w	lr, r9, r3
 8001338:	3801      	subs	r0, #1
 800133a:	e7e4      	b.n	8001306 <__udivmoddi4+0x286>
 800133c:	4670      	mov	r0, lr
 800133e:	e7d7      	b.n	80012f0 <__udivmoddi4+0x270>
 8001340:	4618      	mov	r0, r3
 8001342:	e78f      	b.n	8001264 <__udivmoddi4+0x1e4>
 8001344:	4681      	mov	r9, r0
 8001346:	e7bd      	b.n	80012c4 <__udivmoddi4+0x244>
 8001348:	4611      	mov	r1, r2
 800134a:	e776      	b.n	800123a <__udivmoddi4+0x1ba>
 800134c:	3802      	subs	r0, #2
 800134e:	443c      	add	r4, r7
 8001350:	e744      	b.n	80011dc <__udivmoddi4+0x15c>
 8001352:	4608      	mov	r0, r1
 8001354:	e706      	b.n	8001164 <__udivmoddi4+0xe4>
 8001356:	3a02      	subs	r2, #2
 8001358:	443e      	add	r6, r7
 800135a:	e72b      	b.n	80011b4 <__udivmoddi4+0x134>

0800135c <__aeabi_idiv0>:
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop

08001360 <ADC_Init>:
}
//

//    ( -  )
void ADC_Init(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
	//     
	RCC->CFGR &= ~RCC_CFGR_ADCPRE;
 8001364:	4a3e      	ldr	r2, [pc, #248]	; (8001460 <ADC_Init+0x100>)
 8001366:	4b3e      	ldr	r3, [pc, #248]	; (8001460 <ADC_Init+0x100>)
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800136e:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_ADCPRE_DIV2;
 8001370:	4a3b      	ldr	r2, [pc, #236]	; (8001460 <ADC_Init+0x100>)
 8001372:	4b3b      	ldr	r3, [pc, #236]	; (8001460 <ADC_Init+0x100>)
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	6053      	str	r3, [r2, #4]
	
	//    
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8001378:	4a39      	ldr	r2, [pc, #228]	; (8001460 <ADC_Init+0x100>)
 800137a:	4b39      	ldr	r3, [pc, #228]	; (8001460 <ADC_Init+0x100>)
 800137c:	699b      	ldr	r3, [r3, #24]
 800137e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001382:	6193      	str	r3, [r2, #24]
  
	//     
	ADC1->SR = 0;
 8001384:	4b37      	ldr	r3, [pc, #220]	; (8001464 <ADC_Init+0x104>)
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
	
	ADC1->CR1 = 0;
 800138a:	4b36      	ldr	r3, [pc, #216]	; (8001464 <ADC_Init+0x104>)
 800138c:	2200      	movs	r2, #0
 800138e:	605a      	str	r2, [r3, #4]
	ADC1->CR2 = 0;
 8001390:	4b34      	ldr	r3, [pc, #208]	; (8001464 <ADC_Init+0x104>)
 8001392:	2200      	movs	r2, #0
 8001394:	609a      	str	r2, [r3, #8]
	
	ADC1->SMPR1 = 0;
 8001396:	4b33      	ldr	r3, [pc, #204]	; (8001464 <ADC_Init+0x104>)
 8001398:	2200      	movs	r2, #0
 800139a:	60da      	str	r2, [r3, #12]
	ADC1->SMPR2 = 0;
 800139c:	4b31      	ldr	r3, [pc, #196]	; (8001464 <ADC_Init+0x104>)
 800139e:	2200      	movs	r2, #0
 80013a0:	611a      	str	r2, [r3, #16]
	
	ADC1->JOFR1 = 0;
 80013a2:	4b30      	ldr	r3, [pc, #192]	; (8001464 <ADC_Init+0x104>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	615a      	str	r2, [r3, #20]
	ADC1->JOFR2 = 0;
 80013a8:	4b2e      	ldr	r3, [pc, #184]	; (8001464 <ADC_Init+0x104>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	619a      	str	r2, [r3, #24]
	ADC1->JOFR3 = 0;
 80013ae:	4b2d      	ldr	r3, [pc, #180]	; (8001464 <ADC_Init+0x104>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	61da      	str	r2, [r3, #28]
	ADC1->JOFR4 = 0;
 80013b4:	4b2b      	ldr	r3, [pc, #172]	; (8001464 <ADC_Init+0x104>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	621a      	str	r2, [r3, #32]
	
	ADC1->HTR = 0;
 80013ba:	4b2a      	ldr	r3, [pc, #168]	; (8001464 <ADC_Init+0x104>)
 80013bc:	2200      	movs	r2, #0
 80013be:	625a      	str	r2, [r3, #36]	; 0x24
	ADC1->LTR = 0;
 80013c0:	4b28      	ldr	r3, [pc, #160]	; (8001464 <ADC_Init+0x104>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	629a      	str	r2, [r3, #40]	; 0x28
	
	ADC1->SQR1 = 0;
 80013c6:	4b27      	ldr	r3, [pc, #156]	; (8001464 <ADC_Init+0x104>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	62da      	str	r2, [r3, #44]	; 0x2c
	ADC1->SQR2 = 0;
 80013cc:	4b25      	ldr	r3, [pc, #148]	; (8001464 <ADC_Init+0x104>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	631a      	str	r2, [r3, #48]	; 0x30
	ADC1->SQR3 = 0;
 80013d2:	4b24      	ldr	r3, [pc, #144]	; (8001464 <ADC_Init+0x104>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	635a      	str	r2, [r3, #52]	; 0x34
	
	ADC1->JSQR = 0;
 80013d8:	4b22      	ldr	r3, [pc, #136]	; (8001464 <ADC_Init+0x104>)
 80013da:	2200      	movs	r2, #0
 80013dc:	639a      	str	r2, [r3, #56]	; 0x38
	
	ADC1->JDR1 = 0;
 80013de:	4b21      	ldr	r3, [pc, #132]	; (8001464 <ADC_Init+0x104>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	63da      	str	r2, [r3, #60]	; 0x3c
	ADC1->JDR2 = 0;
 80013e4:	4b1f      	ldr	r3, [pc, #124]	; (8001464 <ADC_Init+0x104>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	641a      	str	r2, [r3, #64]	; 0x40
	ADC1->JDR3 = 0;
 80013ea:	4b1e      	ldr	r3, [pc, #120]	; (8001464 <ADC_Init+0x104>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	645a      	str	r2, [r3, #68]	; 0x44
	ADC1->JDR4 = 0;
 80013f0:	4b1c      	ldr	r3, [pc, #112]	; (8001464 <ADC_Init+0x104>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	649a      	str	r2, [r3, #72]	; 0x48
	
	ADC1->DR = 0;
 80013f6:	4b1b      	ldr	r3, [pc, #108]	; (8001464 <ADC_Init+0x104>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	64da      	str	r2, [r3, #76]	; 0x4c
	
	//    (   )
	ADC1->CR2 |= ADC_CR2_ADON;
 80013fc:	4a19      	ldr	r2, [pc, #100]	; (8001464 <ADC_Init+0x104>)
 80013fe:	4b19      	ldr	r3, [pc, #100]	; (8001464 <ADC_Init+0x104>)
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	f043 0301 	orr.w	r3, r3, #1
 8001406:	6093      	str	r3, [r2, #8]
	
	//    
	ADC1->CR2 |= ADC_CR2_RSTCAL;
 8001408:	4a16      	ldr	r2, [pc, #88]	; (8001464 <ADC_Init+0x104>)
 800140a:	4b16      	ldr	r3, [pc, #88]	; (8001464 <ADC_Init+0x104>)
 800140c:	689b      	ldr	r3, [r3, #8]
 800140e:	f043 0308 	orr.w	r3, r3, #8
 8001412:	6093      	str	r3, [r2, #8]
	
	//      
	while (ADC1->CR2 & ADC_CR2_RSTCAL) {}  //     ADC_CR2_RSTCAL
 8001414:	bf00      	nop
 8001416:	4b13      	ldr	r3, [pc, #76]	; (8001464 <ADC_Init+0x104>)
 8001418:	689b      	ldr	r3, [r3, #8]
 800141a:	f003 0308 	and.w	r3, r3, #8
 800141e:	2b00      	cmp	r3, #0
 8001420:	d1f9      	bne.n	8001416 <ADC_Init+0xb6>
	
	//    (        )
	ADC1->CR2 |= ADC_CR2_CAL;
 8001422:	4a10      	ldr	r2, [pc, #64]	; (8001464 <ADC_Init+0x104>)
 8001424:	4b0f      	ldr	r3, [pc, #60]	; (8001464 <ADC_Init+0x104>)
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	f043 0304 	orr.w	r3, r3, #4
 800142c:	6093      	str	r3, [r2, #8]
	
	//    
	while (ADC1->CR2 & ADC_CR2_CAL) {}  //     ADC_CR2_CAL 
 800142e:	bf00      	nop
 8001430:	4b0c      	ldr	r3, [pc, #48]	; (8001464 <ADC_Init+0x104>)
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	f003 0304 	and.w	r3, r3, #4
 8001438:	2b00      	cmp	r3, #0
 800143a:	d1f9      	bne.n	8001430 <ADC_Init+0xd0>
	
	//      ,    SWSTART   ADC1->CR2 ADC_CR2_ALIGN | 
	ADC1->CR2 |= ( ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_CR2_EXTTRIG );
 800143c:	4a09      	ldr	r2, [pc, #36]	; (8001464 <ADC_Init+0x104>)
 800143e:	4b09      	ldr	r3, [pc, #36]	; (8001464 <ADC_Init+0x104>)
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	f443 13f0 	orr.w	r3, r3, #1966080	; 0x1e0000
 8001446:	6093      	str	r3, [r2, #8]
	
	//        [ 41.5 + 12.5 = 53 ADC ]  10, 11, 12, 13 
	ADC1->SMPR1 |= ( ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP11_2 | ADC_SMPR1_SMP12_2 | ADC_SMPR1_SMP13_2 );
 8001448:	4a06      	ldr	r2, [pc, #24]	; (8001464 <ADC_Init+0x104>)
 800144a:	4b06      	ldr	r3, [pc, #24]	; (8001464 <ADC_Init+0x104>)
 800144c:	68db      	ldr	r3, [r3, #12]
 800144e:	f443 6312 	orr.w	r3, r3, #2336	; 0x920
 8001452:	f043 0304 	orr.w	r3, r3, #4
 8001456:	60d3      	str	r3, [r2, #12]
	
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr
 8001460:	40021000 	.word	0x40021000
 8001464:	40012400 	.word	0x40012400

08001468 <SPI_Init>:

//::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::

//   SPI
void SPI_Init(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0

	//    SPI1   
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 800146c:	4a0f      	ldr	r2, [pc, #60]	; (80014ac <SPI_Init+0x44>)
 800146e:	4b0f      	ldr	r3, [pc, #60]	; (80014ac <SPI_Init+0x44>)
 8001470:	699b      	ldr	r3, [r3, #24]
 8001472:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001476:	6193      	str	r3, [r2, #24]
	
	//  SPI2. 
	//    SPI ,    ( "")
	SPI1->CR1 = 0;
 8001478:	4b0d      	ldr	r3, [pc, #52]	; (80014b0 <SPI_Init+0x48>)
 800147a:	2200      	movs	r2, #0
 800147c:	801a      	strh	r2, [r3, #0]
	SPI1->CR2 = 0;
 800147e:	4b0c      	ldr	r3, [pc, #48]	; (80014b0 <SPI_Init+0x48>)
 8001480:	2200      	movs	r2, #0
 8001482:	809a      	strh	r2, [r3, #4]
	SPI1->DR = 0;
 8001484:	4b0a      	ldr	r3, [pc, #40]	; (80014b0 <SPI_Init+0x48>)
 8001486:	2200      	movs	r2, #0
 8001488:	819a      	strh	r2, [r3, #12]
	// BR[2:0] = 011    16
	// BR[2:0] = 100    32
	// BR[2:0] = 101    64
	// BR[2:0] = 110    128
	// BR[2:0] = 111    256 = SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0 |
	SPI1->CR1 = SPI_CR1_SSM | SPI_CR1_SSI | SPI_CR1_MSTR | SPI_CR1_BR | SPI_CR1_CPHA | SPI_CR1_CPOL; // SPI_CR1_DFF | 
 800148a:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <SPI_Init+0x48>)
 800148c:	f240 323f 	movw	r2, #831	; 0x33f
 8001490:	801a      	strh	r2, [r3, #0]
	
	//   SPI
  SPI1->CR1 |= SPI_CR1_SPE;
 8001492:	4a07      	ldr	r2, [pc, #28]	; (80014b0 <SPI_Init+0x48>)
 8001494:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <SPI_Init+0x48>)
 8001496:	881b      	ldrh	r3, [r3, #0]
 8001498:	b29b      	uxth	r3, r3
 800149a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800149e:	b29b      	uxth	r3, r3
 80014a0:	8013      	strh	r3, [r2, #0]

}
 80014a2:	bf00      	nop
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bc80      	pop	{r7}
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	40021000 	.word	0x40021000
 80014b0:	40013000 	.word	0x40013000

080014b4 <spi_Send>:
//

//     SPI
void spi_Send(uint8_t raw)  
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	71fb      	strb	r3, [r7, #7]
	SPI1->DR = raw;
 80014be:	4b08      	ldr	r3, [pc, #32]	; (80014e0 <spi_Send+0x2c>)
 80014c0:	79fa      	ldrb	r2, [r7, #7]
 80014c2:	b292      	uxth	r2, r2
 80014c4:	819a      	strh	r2, [r3, #12]
	while(SPI1->SR & SPI_SR_BSY) 
 80014c6:	bf00      	nop
 80014c8:	4b05      	ldr	r3, [pc, #20]	; (80014e0 <spi_Send+0x2c>)
 80014ca:	891b      	ldrh	r3, [r3, #8]
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1f8      	bne.n	80014c8 <spi_Send+0x14>
  { 
			 //       (   )
	}
	
}
 80014d6:	bf00      	nop
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	bc80      	pop	{r7}
 80014de:	4770      	bx	lr
 80014e0:	40013000 	.word	0x40013000

080014e4 <glcd_Send>:
//

//  /  GLCD ST7920
void glcd_Send(uint8_t raw, uint8_t cmd)  
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	4603      	mov	r3, r0
 80014ec:	460a      	mov	r2, r1
 80014ee:	71fb      	strb	r3, [r7, #7]
 80014f0:	4613      	mov	r3, r2
 80014f2:	71bb      	strb	r3, [r7, #6]
	uint8_t StartByte = 0;
 80014f4:	2300      	movs	r3, #0
 80014f6:	73fb      	strb	r3, [r7, #15]
	
	//  CS  1 (  /)
	GPIOA->BSRR = GPIO_BSRR_BS4;
 80014f8:	4b11      	ldr	r3, [pc, #68]	; (8001540 <glcd_Send+0x5c>)
 80014fa:	2210      	movs	r2, #16
 80014fc:	611a      	str	r2, [r3, #16]
  
	if (!cmd) { StartByte = 0xF8; } else { StartByte = 0xFA; }
 80014fe:	79bb      	ldrb	r3, [r7, #6]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d102      	bne.n	800150a <glcd_Send+0x26>
 8001504:	23f8      	movs	r3, #248	; 0xf8
 8001506:	73fb      	strb	r3, [r7, #15]
 8001508:	e001      	b.n	800150e <glcd_Send+0x2a>
 800150a:	23fa      	movs	r3, #250	; 0xfa
 800150c:	73fb      	strb	r3, [r7, #15]
  
	//   
	spi_Send(StartByte);
 800150e:	7bfb      	ldrb	r3, [r7, #15]
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff ffcf 	bl	80014b4 <spi_Send>
	
	//    
	spi_Send(raw & 0xF0);
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	f023 030f 	bic.w	r3, r3, #15
 800151c:	b2db      	uxtb	r3, r3
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff ffc8 	bl	80014b4 <spi_Send>
	
	//    
  spi_Send((raw & 0x0F) << 4);
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	011b      	lsls	r3, r3, #4
 8001528:	b2db      	uxtb	r3, r3
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff ffc2 	bl	80014b4 <spi_Send>
	 
	//  CS  0 (  /)
	GPIOA->BRR = GPIO_BRR_BR4;
 8001530:	4b03      	ldr	r3, [pc, #12]	; (8001540 <glcd_Send+0x5c>)
 8001532:	2210      	movs	r2, #16
 8001534:	615a      	str	r2, [r3, #20]
}
 8001536:	bf00      	nop
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	40010800 	.word	0x40010800

08001544 <glcd_Delay>:
//

//  "-"
void glcd_Delay(uint32_t tick)
{ 
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
	uint32_t wait = 0;
 800154c:	2300      	movs	r3, #0
 800154e:	60fb      	str	r3, [r7, #12]
 	tick = tick * 8000;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001556:	fb02 f303 	mul.w	r3, r2, r3
 800155a:	607b      	str	r3, [r7, #4]
	
	while(tick) 
 800155c:	e006      	b.n	800156c <glcd_Delay+0x28>
 {
  __ASM("NOP"); 
 800155e:	bf00      	nop
	wait +=1; 
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	3301      	adds	r3, #1
 8001564:	60fb      	str	r3, [r7, #12]
  tick--;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	3b01      	subs	r3, #1
 800156a:	607b      	str	r3, [r7, #4]
	while(tick) 
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d1f5      	bne.n	800155e <glcd_Delay+0x1a>
 } 
}
 8001572:	bf00      	nop
 8001574:	3714      	adds	r7, #20
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr

0800157c <GLCD_Init>:
//

//   
void GLCD_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
	// LED       -  PA10 -    
	// MOSI (RW) -  PA7 -  
	// Reset     -  PA0 -    
	// CLK (E)   -  PA5 -  
	// CS (RS)   -  PA4 -    
	SPI_Init();
 8001580:	f7ff ff72 	bl	8001468 <SPI_Init>
	glcd_Delay(50);
 8001584:	2032      	movs	r0, #50	; 0x32
 8001586:	f7ff ffdd 	bl	8001544 <glcd_Delay>
	
	//         (  :))
	GPIOA->BRR = ( GPIO_BRR_BR0 | GPIO_BRR_BR10 );
 800158a:	4b0f      	ldr	r3, [pc, #60]	; (80015c8 <GLCD_Init+0x4c>)
 800158c:	f240 4201 	movw	r2, #1025	; 0x401
 8001590:	615a      	str	r2, [r3, #20]
	glcd_Delay(50);
 8001592:	2032      	movs	r0, #50	; 0x32
 8001594:	f7ff ffd6 	bl	8001544 <glcd_Delay>
	GPIOA->BSRR = ( GPIO_BSRR_BS0 );
 8001598:	4b0b      	ldr	r3, [pc, #44]	; (80015c8 <GLCD_Init+0x4c>)
 800159a:	2201      	movs	r2, #1
 800159c:	611a      	str	r2, [r3, #16]
	glcd_Delay(2);
 800159e:	2002      	movs	r0, #2
 80015a0:	f7ff ffd0 	bl	8001544 <glcd_Delay>
	
  glcd_Send(0x30, Command);    //8 ,   .
 80015a4:	2100      	movs	r1, #0
 80015a6:	2030      	movs	r0, #48	; 0x30
 80015a8:	f7ff ff9c 	bl	80014e4 <glcd_Send>
	glcd_Send(0x36, Command);    //. ,  ,  . 
 80015ac:	2100      	movs	r1, #0
 80015ae:	2036      	movs	r0, #54	; 0x36
 80015b0:	f7ff ff98 	bl	80014e4 <glcd_Send>
  glcd_Send(0x01, Command);    //  . 
 80015b4:	2100      	movs	r1, #0
 80015b6:	2001      	movs	r0, #1
 80015b8:	f7ff ff94 	bl	80014e4 <glcd_Send>
	
	glcd_Delay(150);
 80015bc:	2096      	movs	r0, #150	; 0x96
 80015be:	f7ff ffc1 	bl	8001544 <glcd_Delay>
}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40010800 	.word	0x40010800

080015cc <glcd_Buffer_Clear>:
}
//

//    
void glcd_Buffer_Clear(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
  for (int Loop = 0; Loop<1024; Loop++)
 80015d2:	2300      	movs	r3, #0
 80015d4:	607b      	str	r3, [r7, #4]
 80015d6:	e007      	b.n	80015e8 <glcd_Buffer_Clear+0x1c>
  {
    glcd_buff[Loop]=0;
 80015d8:	4a08      	ldr	r2, [pc, #32]	; (80015fc <glcd_Buffer_Clear+0x30>)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4413      	add	r3, r2
 80015de:	2200      	movs	r2, #0
 80015e0:	701a      	strb	r2, [r3, #0]
  for (int Loop = 0; Loop<1024; Loop++)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	3301      	adds	r3, #1
 80015e6:	607b      	str	r3, [r7, #4]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80015ee:	dbf3      	blt.n	80015d8 <glcd_Buffer_Clear+0xc>
  }
}
 80015f0:	bf00      	nop
 80015f2:	370c      	adds	r7, #12
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bc80      	pop	{r7}
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	20000d0c 	.word	0x20000d0c

08001600 <glcd_Show>:
//

//      
void glcd_Show(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
  int LoopDataLCD = 0;                       //     .  0  1024).
 8001606:	2300      	movs	r3, #0
 8001608:	607b      	str	r3, [r7, #4]
  for (char Stroki = 0; Stroki<64; Stroki++) //    .
 800160a:	2300      	movs	r3, #0
 800160c:	70fb      	strb	r3, [r7, #3]
 800160e:	e035      	b.n	800167c <glcd_Show+0x7c>
  {
    if (Stroki<32)                          //     32- ().
 8001610:	78fb      	ldrb	r3, [r7, #3]
 8001612:	2b1f      	cmp	r3, #31
 8001614:	d80c      	bhi.n	8001630 <glcd_Show+0x30>
    { 
      glcd_Send(0x80|Stroki, Command);      //      0..31.
 8001616:	78fb      	ldrb	r3, [r7, #3]
 8001618:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800161c:	b2db      	uxtb	r3, r3
 800161e:	2100      	movs	r1, #0
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff ff5f 	bl	80014e4 <glcd_Send>
      glcd_Send(0x80, Command);   
 8001626:	2100      	movs	r1, #0
 8001628:	2080      	movs	r0, #128	; 0x80
 800162a:	f7ff ff5b 	bl	80014e4 <glcd_Send>
 800162e:	e00d      	b.n	800164c <glcd_Show+0x4c>
    }
    else 
    {
     glcd_Send((0x80|Stroki)-32, Command);     //  2-   ( 31..63.)
 8001630:	78fb      	ldrb	r3, [r7, #3]
 8001632:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001636:	b2db      	uxtb	r3, r3
 8001638:	3b20      	subs	r3, #32
 800163a:	b2db      	uxtb	r3, r3
 800163c:	2100      	movs	r1, #0
 800163e:	4618      	mov	r0, r3
 8001640:	f7ff ff50 	bl	80014e4 <glcd_Send>
      glcd_Send(0x80+8, Command);            //    8-  . 
 8001644:	2100      	movs	r1, #0
 8001646:	2088      	movs	r0, #136	; 0x88
 8001648:	f7ff ff4c 	bl	80014e4 <glcd_Send>
    }                                        //     -32. ..      32,     .
    for (char Stolb = 0; Stolb<16; Stolb++)  //      16 . 
 800164c:	2300      	movs	r3, #0
 800164e:	70bb      	strb	r3, [r7, #2]
 8001650:	e00e      	b.n	8001670 <glcd_Show+0x70>
    {      
      glcd_Send(glcd_buff[LoopDataLCD], Data); 
 8001652:	4a0e      	ldr	r2, [pc, #56]	; (800168c <glcd_Show+0x8c>)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	4413      	add	r3, r2
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	b2db      	uxtb	r3, r3
 800165c:	2101      	movs	r1, #1
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff ff40 	bl	80014e4 <glcd_Send>
      LoopDataLCD++;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	3301      	adds	r3, #1
 8001668:	607b      	str	r3, [r7, #4]
    for (char Stolb = 0; Stolb<16; Stolb++)  //      16 . 
 800166a:	78bb      	ldrb	r3, [r7, #2]
 800166c:	3301      	adds	r3, #1
 800166e:	70bb      	strb	r3, [r7, #2]
 8001670:	78bb      	ldrb	r3, [r7, #2]
 8001672:	2b0f      	cmp	r3, #15
 8001674:	d9ed      	bls.n	8001652 <glcd_Show+0x52>
  for (char Stroki = 0; Stroki<64; Stroki++) //    .
 8001676:	78fb      	ldrb	r3, [r7, #3]
 8001678:	3301      	adds	r3, #1
 800167a:	70fb      	strb	r3, [r7, #3]
 800167c:	78fb      	ldrb	r3, [r7, #3]
 800167e:	2b3f      	cmp	r3, #63	; 0x3f
 8001680:	d9c6      	bls.n	8001610 <glcd_Show+0x10>
    }
  };  
}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	20000d0c 	.word	0x20000d0c

08001690 <glcd_Char>:
//

//     ()  Y(),  
void glcd_Char(uint8_t Symbol, uint8_t X, uint8_t Y, uint8_t type_font)
{
 8001690:	b490      	push	{r4, r7}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	4604      	mov	r4, r0
 8001698:	4608      	mov	r0, r1
 800169a:	4611      	mov	r1, r2
 800169c:	461a      	mov	r2, r3
 800169e:	4623      	mov	r3, r4
 80016a0:	71fb      	strb	r3, [r7, #7]
 80016a2:	4603      	mov	r3, r0
 80016a4:	71bb      	strb	r3, [r7, #6]
 80016a6:	460b      	mov	r3, r1
 80016a8:	717b      	strb	r3, [r7, #5]
 80016aa:	4613      	mov	r3, r2
 80016ac:	713b      	strb	r3, [r7, #4]
  for (unsigned char Strok_Loop = 0; Strok_Loop < 8; Strok_Loop++)
 80016ae:	2300      	movs	r3, #0
 80016b0:	73fb      	strb	r3, [r7, #15]
 80016b2:	e08d      	b.n	80017d0 <glcd_Char+0x140>
  { 
    for (unsigned char Stilb = 0; Stilb < 8; Stilb++)
 80016b4:	2300      	movs	r3, #0
 80016b6:	73bb      	strb	r3, [r7, #14]
 80016b8:	e083      	b.n	80017c2 <glcd_Char+0x132>
    {
      switch  (type_font) //   ?  define  .
 80016ba:	793b      	ldrb	r3, [r7, #4]
 80016bc:	2b03      	cmp	r3, #3
 80016be:	d87d      	bhi.n	80017bc <glcd_Char+0x12c>
 80016c0:	a201      	add	r2, pc, #4	; (adr r2, 80016c8 <glcd_Char+0x38>)
 80016c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016c6:	bf00      	nop
 80016c8:	080016d9 	.word	0x080016d9
 80016cc:	08001713 	.word	0x08001713
 80016d0:	08001757 	.word	0x08001757
 80016d4:	08001779 	.word	0x08001779
      {
        case FonOFF_InversOFF: glcd_buff[X+16*Stilb+(Y*16*8)] |=   Font8x8Table[Symbol] [Stilb];  break;
 80016d8:	79ba      	ldrb	r2, [r7, #6]
 80016da:	7bbb      	ldrb	r3, [r7, #14]
 80016dc:	011b      	lsls	r3, r3, #4
 80016de:	441a      	add	r2, r3
 80016e0:	797b      	ldrb	r3, [r7, #5]
 80016e2:	01db      	lsls	r3, r3, #7
 80016e4:	4413      	add	r3, r2
 80016e6:	79b9      	ldrb	r1, [r7, #6]
 80016e8:	7bba      	ldrb	r2, [r7, #14]
 80016ea:	0112      	lsls	r2, r2, #4
 80016ec:	4411      	add	r1, r2
 80016ee:	797a      	ldrb	r2, [r7, #5]
 80016f0:	01d2      	lsls	r2, r2, #7
 80016f2:	440a      	add	r2, r1
 80016f4:	493b      	ldr	r1, [pc, #236]	; (80017e4 <glcd_Char+0x154>)
 80016f6:	5c8a      	ldrb	r2, [r1, r2]
 80016f8:	b2d1      	uxtb	r1, r2
 80016fa:	79f8      	ldrb	r0, [r7, #7]
 80016fc:	7bba      	ldrb	r2, [r7, #14]
 80016fe:	4c3a      	ldr	r4, [pc, #232]	; (80017e8 <glcd_Char+0x158>)
 8001700:	00c0      	lsls	r0, r0, #3
 8001702:	4420      	add	r0, r4
 8001704:	4402      	add	r2, r0
 8001706:	7812      	ldrb	r2, [r2, #0]
 8001708:	430a      	orrs	r2, r1
 800170a:	b2d1      	uxtb	r1, r2
 800170c:	4a35      	ldr	r2, [pc, #212]	; (80017e4 <glcd_Char+0x154>)
 800170e:	54d1      	strb	r1, [r2, r3]
 8001710:	e054      	b.n	80017bc <glcd_Char+0x12c>
        case FonOFF_InversON:  glcd_buff[X+16*Stilb+(Y*16*8)] &= ~(Font8x8Table[Symbol] [Stilb]); break;
 8001712:	79ba      	ldrb	r2, [r7, #6]
 8001714:	7bbb      	ldrb	r3, [r7, #14]
 8001716:	011b      	lsls	r3, r3, #4
 8001718:	441a      	add	r2, r3
 800171a:	797b      	ldrb	r3, [r7, #5]
 800171c:	01db      	lsls	r3, r3, #7
 800171e:	4413      	add	r3, r2
 8001720:	79b9      	ldrb	r1, [r7, #6]
 8001722:	7bba      	ldrb	r2, [r7, #14]
 8001724:	0112      	lsls	r2, r2, #4
 8001726:	4411      	add	r1, r2
 8001728:	797a      	ldrb	r2, [r7, #5]
 800172a:	01d2      	lsls	r2, r2, #7
 800172c:	440a      	add	r2, r1
 800172e:	492d      	ldr	r1, [pc, #180]	; (80017e4 <glcd_Char+0x154>)
 8001730:	5c8a      	ldrb	r2, [r1, r2]
 8001732:	b2d2      	uxtb	r2, r2
 8001734:	b251      	sxtb	r1, r2
 8001736:	79f8      	ldrb	r0, [r7, #7]
 8001738:	7bba      	ldrb	r2, [r7, #14]
 800173a:	4c2b      	ldr	r4, [pc, #172]	; (80017e8 <glcd_Char+0x158>)
 800173c:	00c0      	lsls	r0, r0, #3
 800173e:	4420      	add	r0, r4
 8001740:	4402      	add	r2, r0
 8001742:	7812      	ldrb	r2, [r2, #0]
 8001744:	b252      	sxtb	r2, r2
 8001746:	43d2      	mvns	r2, r2
 8001748:	b252      	sxtb	r2, r2
 800174a:	400a      	ands	r2, r1
 800174c:	b252      	sxtb	r2, r2
 800174e:	b2d1      	uxtb	r1, r2
 8001750:	4a24      	ldr	r2, [pc, #144]	; (80017e4 <glcd_Char+0x154>)
 8001752:	54d1      	strb	r1, [r2, r3]
 8001754:	e032      	b.n	80017bc <glcd_Char+0x12c>
        case FonON_InversOFF:  glcd_buff[X+16*Stilb+(Y*16*8)] =    Font8x8Table[Symbol] [Stilb];  break;
 8001756:	79ba      	ldrb	r2, [r7, #6]
 8001758:	7bbb      	ldrb	r3, [r7, #14]
 800175a:	011b      	lsls	r3, r3, #4
 800175c:	441a      	add	r2, r3
 800175e:	797b      	ldrb	r3, [r7, #5]
 8001760:	01db      	lsls	r3, r3, #7
 8001762:	4413      	add	r3, r2
 8001764:	79f9      	ldrb	r1, [r7, #7]
 8001766:	7bba      	ldrb	r2, [r7, #14]
 8001768:	481f      	ldr	r0, [pc, #124]	; (80017e8 <glcd_Char+0x158>)
 800176a:	00c9      	lsls	r1, r1, #3
 800176c:	4401      	add	r1, r0
 800176e:	440a      	add	r2, r1
 8001770:	7811      	ldrb	r1, [r2, #0]
 8001772:	4a1c      	ldr	r2, [pc, #112]	; (80017e4 <glcd_Char+0x154>)
 8001774:	54d1      	strb	r1, [r2, r3]
 8001776:	e021      	b.n	80017bc <glcd_Char+0x12c>
        case FonON_InversON:   glcd_buff[X+16*Stilb+(Y*16*8)] |= ~(Font8x8Table[Symbol] [Stilb]); break;
 8001778:	79ba      	ldrb	r2, [r7, #6]
 800177a:	7bbb      	ldrb	r3, [r7, #14]
 800177c:	011b      	lsls	r3, r3, #4
 800177e:	441a      	add	r2, r3
 8001780:	797b      	ldrb	r3, [r7, #5]
 8001782:	01db      	lsls	r3, r3, #7
 8001784:	4413      	add	r3, r2
 8001786:	79b9      	ldrb	r1, [r7, #6]
 8001788:	7bba      	ldrb	r2, [r7, #14]
 800178a:	0112      	lsls	r2, r2, #4
 800178c:	4411      	add	r1, r2
 800178e:	797a      	ldrb	r2, [r7, #5]
 8001790:	01d2      	lsls	r2, r2, #7
 8001792:	440a      	add	r2, r1
 8001794:	4913      	ldr	r1, [pc, #76]	; (80017e4 <glcd_Char+0x154>)
 8001796:	5c8a      	ldrb	r2, [r1, r2]
 8001798:	b2d2      	uxtb	r2, r2
 800179a:	b251      	sxtb	r1, r2
 800179c:	79f8      	ldrb	r0, [r7, #7]
 800179e:	7bba      	ldrb	r2, [r7, #14]
 80017a0:	4c11      	ldr	r4, [pc, #68]	; (80017e8 <glcd_Char+0x158>)
 80017a2:	00c0      	lsls	r0, r0, #3
 80017a4:	4420      	add	r0, r4
 80017a6:	4402      	add	r2, r0
 80017a8:	7812      	ldrb	r2, [r2, #0]
 80017aa:	b252      	sxtb	r2, r2
 80017ac:	43d2      	mvns	r2, r2
 80017ae:	b252      	sxtb	r2, r2
 80017b0:	430a      	orrs	r2, r1
 80017b2:	b252      	sxtb	r2, r2
 80017b4:	b2d1      	uxtb	r1, r2
 80017b6:	4a0b      	ldr	r2, [pc, #44]	; (80017e4 <glcd_Char+0x154>)
 80017b8:	54d1      	strb	r1, [r2, r3]
 80017ba:	bf00      	nop
    for (unsigned char Stilb = 0; Stilb < 8; Stilb++)
 80017bc:	7bbb      	ldrb	r3, [r7, #14]
 80017be:	3301      	adds	r3, #1
 80017c0:	73bb      	strb	r3, [r7, #14]
 80017c2:	7bbb      	ldrb	r3, [r7, #14]
 80017c4:	2b07      	cmp	r3, #7
 80017c6:	f67f af78 	bls.w	80016ba <glcd_Char+0x2a>
  for (unsigned char Strok_Loop = 0; Strok_Loop < 8; Strok_Loop++)
 80017ca:	7bfb      	ldrb	r3, [r7, #15]
 80017cc:	3301      	adds	r3, #1
 80017ce:	73fb      	strb	r3, [r7, #15]
 80017d0:	7bfb      	ldrb	r3, [r7, #15]
 80017d2:	2b07      	cmp	r3, #7
 80017d4:	f67f af6e 	bls.w	80016b4 <glcd_Char+0x24>
      }
    }    
  }
}
 80017d8:	bf00      	nop
 80017da:	3710      	adds	r7, #16
 80017dc:	46bd      	mov	sp, r7
 80017de:	bc90      	pop	{r4, r7}
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	20000d0c 	.word	0x20000d0c
 80017e8:	08008758 	.word	0x08008758

080017ec <glcd_String>:
//

//        .
void glcd_String(char String[], uint8_t X, uint8_t Y, uint8_t type_font)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	4608      	mov	r0, r1
 80017f6:	4611      	mov	r1, r2
 80017f8:	461a      	mov	r2, r3
 80017fa:	4603      	mov	r3, r0
 80017fc:	70fb      	strb	r3, [r7, #3]
 80017fe:	460b      	mov	r3, r1
 8001800:	70bb      	strb	r3, [r7, #2]
 8001802:	4613      	mov	r3, r2
 8001804:	707b      	strb	r3, [r7, #1]
  unsigned char Loop_SM = 0;                         // .
 8001806:	2300      	movs	r3, #0
 8001808:	73fb      	strb	r3, [r7, #15]
  while (String[Loop_SM] != 0x00)           //   .
 800180a:	e048      	b.n	800189e <glcd_String+0xb2>
  {   
    switch  (type_font) //   ?  define  .
 800180c:	787b      	ldrb	r3, [r7, #1]
 800180e:	2b03      	cmp	r3, #3
 8001810:	d832      	bhi.n	8001878 <glcd_String+0x8c>
 8001812:	a201      	add	r2, pc, #4	; (adr r2, 8001818 <glcd_String+0x2c>)
 8001814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001818:	08001829 	.word	0x08001829
 800181c:	0800183d 	.word	0x0800183d
 8001820:	08001851 	.word	0x08001851
 8001824:	08001865 	.word	0x08001865
    {
      case FonOFF_InversOFF: glcd_Char( String[Loop_SM], X, Y, FonOFF_InversOFF ); break;
 8001828:	7bfb      	ldrb	r3, [r7, #15]
 800182a:	687a      	ldr	r2, [r7, #4]
 800182c:	4413      	add	r3, r2
 800182e:	7818      	ldrb	r0, [r3, #0]
 8001830:	78ba      	ldrb	r2, [r7, #2]
 8001832:	78f9      	ldrb	r1, [r7, #3]
 8001834:	2300      	movs	r3, #0
 8001836:	f7ff ff2b 	bl	8001690 <glcd_Char>
 800183a:	e01d      	b.n	8001878 <glcd_String+0x8c>
      case FonOFF_InversON:  glcd_Char( String[Loop_SM], X, Y, FonOFF_InversON ); break;
 800183c:	7bfb      	ldrb	r3, [r7, #15]
 800183e:	687a      	ldr	r2, [r7, #4]
 8001840:	4413      	add	r3, r2
 8001842:	7818      	ldrb	r0, [r3, #0]
 8001844:	78ba      	ldrb	r2, [r7, #2]
 8001846:	78f9      	ldrb	r1, [r7, #3]
 8001848:	2301      	movs	r3, #1
 800184a:	f7ff ff21 	bl	8001690 <glcd_Char>
 800184e:	e013      	b.n	8001878 <glcd_String+0x8c>
      case FonON_InversOFF:  glcd_Char( String[Loop_SM], X, Y, FonON_InversOFF ); break;
 8001850:	7bfb      	ldrb	r3, [r7, #15]
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	4413      	add	r3, r2
 8001856:	7818      	ldrb	r0, [r3, #0]
 8001858:	78ba      	ldrb	r2, [r7, #2]
 800185a:	78f9      	ldrb	r1, [r7, #3]
 800185c:	2302      	movs	r3, #2
 800185e:	f7ff ff17 	bl	8001690 <glcd_Char>
 8001862:	e009      	b.n	8001878 <glcd_String+0x8c>
      case FonON_InversON:   glcd_Char( String[Loop_SM], X, Y, FonON_InversON ); break;
 8001864:	7bfb      	ldrb	r3, [r7, #15]
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	4413      	add	r3, r2
 800186a:	7818      	ldrb	r0, [r3, #0]
 800186c:	78ba      	ldrb	r2, [r7, #2]
 800186e:	78f9      	ldrb	r1, [r7, #3]
 8001870:	2303      	movs	r3, #3
 8001872:	f7ff ff0d 	bl	8001690 <glcd_Char>
 8001876:	bf00      	nop
    }
    
    X++;                        //    .
 8001878:	78fb      	ldrb	r3, [r7, #3]
 800187a:	3301      	adds	r3, #1
 800187c:	70fb      	strb	r3, [r7, #3]
    if (X > 15)                 //     -   .
 800187e:	78fb      	ldrb	r3, [r7, #3]
 8001880:	2b0f      	cmp	r3, #15
 8001882:	d909      	bls.n	8001898 <glcd_String+0xac>
    {
      X = 0; Y++;
 8001884:	2300      	movs	r3, #0
 8001886:	70fb      	strb	r3, [r7, #3]
 8001888:	78bb      	ldrb	r3, [r7, #2]
 800188a:	3301      	adds	r3, #1
 800188c:	70bb      	strb	r3, [r7, #2]
      if (Y == 9) {Y=0;};       //    -  0-.
 800188e:	78bb      	ldrb	r3, [r7, #2]
 8001890:	2b09      	cmp	r3, #9
 8001892:	d101      	bne.n	8001898 <glcd_String+0xac>
 8001894:	2300      	movs	r3, #0
 8001896:	70bb      	strb	r3, [r7, #2]
    }
    Loop_SM++;                  // .
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	3301      	adds	r3, #1
 800189c:	73fb      	strb	r3, [r7, #15]
  while (String[Loop_SM] != 0x00)           //   .
 800189e:	7bfb      	ldrb	r3, [r7, #15]
 80018a0:	687a      	ldr	r2, [r7, #4]
 80018a2:	4413      	add	r3, r2
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d1b0      	bne.n	800180c <glcd_String+0x20>
  }
}
 80018aa:	bf00      	nop
 80018ac:	3710      	adds	r7, #16
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop

080018b4 <GPIO_delay>:

//::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::

//  "-"
void GPIO_delay(uint32_t tick)
{ 
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
// {
//  __ASM("NOP"); 
//	wait +=1; 
//  tick--;
// } 
__ASM("NOP"); __ASM("NOP"); __ASM("NOP"); __ASM("NOP"); __ASM("NOP"); 	
 80018bc:	bf00      	nop
 80018be:	bf00      	nop
 80018c0:	bf00      	nop
 80018c2:	bf00      	nop
 80018c4:	bf00      	nop
}
 80018c6:	bf00      	nop
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc80      	pop	{r7}
 80018ce:	4770      	bx	lr

080018d0 <GPIO_Init>:
//

//   /
void GPIO_Init(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
	//    GPIO   
	//      GPIO   
	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN | RCC_APB2ENR_IOPBEN | RCC_APB2ENR_IOPCEN | RCC_APB2ENR_AFIOEN;
 80018d4:	4a50      	ldr	r2, [pc, #320]	; (8001a18 <GPIO_Init+0x148>)
 80018d6:	4b50      	ldr	r3, [pc, #320]	; (8001a18 <GPIO_Init+0x148>)
 80018d8:	699b      	ldr	r3, [r3, #24]
 80018da:	f043 031d 	orr.w	r3, r3, #29
 80018de:	6193      	str	r3, [r2, #24]
	
	//    JTAG  PB3  PB4 (     PB3  PB4)
	AFIO->MAPR |= AFIO_MAPR_SWJ_CFG_JTAGDISABLE;
 80018e0:	4a4e      	ldr	r2, [pc, #312]	; (8001a1c <GPIO_Init+0x14c>)
 80018e2:	4b4e      	ldr	r3, [pc, #312]	; (8001a1c <GPIO_Init+0x14c>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018ea:	6053      	str	r3, [r2, #4]
	//    -3 :
	// PC6 -  3  1 
	// PC7 -  3  2 
	// PC8 -  3  3 
	// PC9 -  3  4 
	AFIO->MAPR |= AFIO_MAPR_TIM3_REMAP;
 80018ec:	4a4b      	ldr	r2, [pc, #300]	; (8001a1c <GPIO_Init+0x14c>)
 80018ee:	4b4b      	ldr	r3, [pc, #300]	; (8001a1c <GPIO_Init+0x14c>)
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80018f6:	6053      	str	r3, [r2, #4]
	
	// LED  GLCD -  PA10 -    
	GPIOA->CRH &= ~( GPIO_CRH_MODE10 | GPIO_CRH_CNF10);
 80018f8:	4a49      	ldr	r2, [pc, #292]	; (8001a20 <GPIO_Init+0x150>)
 80018fa:	4b49      	ldr	r3, [pc, #292]	; (8001a20 <GPIO_Init+0x150>)
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001902:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= ( GPIO_CRH_MODE10_0 );
 8001904:	4a46      	ldr	r2, [pc, #280]	; (8001a20 <GPIO_Init+0x150>)
 8001906:	4b46      	ldr	r3, [pc, #280]	; (8001a20 <GPIO_Init+0x150>)
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800190e:	6053      	str	r3, [r2, #4]
	// GLCD    SPI1
	// MOSI (RW) -  PA7 -  
	// Reset     -  PA0 -    
	// CLK (E)   -  PA5 -  
	// CS (RS)   -  PA4 -    
	GPIOA->CRL &= ~( GPIO_CRL_MODE0 | GPIO_CRL_MODE4 | GPIO_CRL_MODE5 | GPIO_CRL_MODE7 | GPIO_CRL_CNF0 | GPIO_CRL_CNF4 | GPIO_CRL_CNF5 | GPIO_CRL_CNF7 );
 8001910:	4943      	ldr	r1, [pc, #268]	; (8001a20 <GPIO_Init+0x150>)
 8001912:	4b43      	ldr	r3, [pc, #268]	; (8001a20 <GPIO_Init+0x150>)
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	4b43      	ldr	r3, [pc, #268]	; (8001a24 <GPIO_Init+0x154>)
 8001918:	4013      	ands	r3, r2
 800191a:	600b      	str	r3, [r1, #0]
	GPIOA->CRL |= ( GPIO_CRL_MODE0_0 | GPIO_CRL_MODE4_0 | GPIO_CRL_MODE5_1 | GPIO_CRL_CNF5_1 | GPIO_CRL_MODE7_1 | GPIO_CRL_CNF7_1 );
 800191c:	4940      	ldr	r1, [pc, #256]	; (8001a20 <GPIO_Init+0x150>)
 800191e:	4b40      	ldr	r3, [pc, #256]	; (8001a20 <GPIO_Init+0x150>)
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	4b41      	ldr	r3, [pc, #260]	; (8001a28 <GPIO_Init+0x158>)
 8001924:	4313      	orrs	r3, r2
 8001926:	600b      	str	r3, [r1, #0]
	
	//   0..5 (PB0 - PB5)    Vcc = 6  
	// PB6 - I2C SCL -  , "open drain" , 50MHz
	// PB7 - I2C SDA -  , "open drain" , 50MHz
	GPIOB->CRL &= ~( GPIO_CRL_MODE0 | GPIO_CRL_MODE1 | GPIO_CRL_MODE2 | GPIO_CRL_MODE3 | GPIO_CRL_MODE4 | GPIO_CRL_MODE5 | GPIO_CRL_MODE6 | GPIO_CRL_MODE7 );
 8001928:	4a40      	ldr	r2, [pc, #256]	; (8001a2c <GPIO_Init+0x15c>)
 800192a:	4b40      	ldr	r3, [pc, #256]	; (8001a2c <GPIO_Init+0x15c>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 33cc 	and.w	r3, r3, #3435973836	; 0xcccccccc
 8001932:	6013      	str	r3, [r2, #0]
	GPIOB->CRL &= ~( GPIO_CRL_CNF0 | GPIO_CRL_CNF1 | GPIO_CRL_CNF2 | GPIO_CRL_CNF3 | GPIO_CRL_CNF4 | GPIO_CRL_CNF5 | GPIO_CRL_CNF6 | GPIO_CRL_CNF7 );
 8001934:	4a3d      	ldr	r2, [pc, #244]	; (8001a2c <GPIO_Init+0x15c>)
 8001936:	4b3d      	ldr	r3, [pc, #244]	; (8001a2c <GPIO_Init+0x15c>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 3333 	and.w	r3, r3, #858993459	; 0x33333333
 800193e:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= ( GPIO_CRL_CNF0_1 | GPIO_CRL_CNF1_1 | GPIO_CRL_CNF2_1 | GPIO_CRL_CNF3_1 | GPIO_CRL_CNF4_1 | GPIO_CRL_CNF5_1 | GPIO_CRL_MODE6 | GPIO_CRL_CNF6 | GPIO_CRL_MODE7 | GPIO_CRL_CNF7 );
 8001940:	4a3a      	ldr	r2, [pc, #232]	; (8001a2c <GPIO_Init+0x15c>)
 8001942:	4b3a      	ldr	r3, [pc, #232]	; (8001a2c <GPIO_Init+0x15c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f043 3388 	orr.w	r3, r3, #2290649224	; 0x88888888
 800194a:	f043 43ee 	orr.w	r3, r3, #1996488704	; 0x77000000
 800194e:	6013      	str	r3, [r2, #0]
	GPIOB->ODR |= ( GPIO_ODR_ODR0 | GPIO_ODR_ODR1 | GPIO_ODR_ODR2 | GPIO_ODR_ODR3 | GPIO_ODR_ODR4 | GPIO_ODR_ODR5 );
 8001950:	4a36      	ldr	r2, [pc, #216]	; (8001a2c <GPIO_Init+0x15c>)
 8001952:	4b36      	ldr	r3, [pc, #216]	; (8001a2c <GPIO_Init+0x15c>)
 8001954:	68db      	ldr	r3, [r3, #12]
 8001956:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 800195a:	60d3      	str	r3, [r2, #12]
	
	//   (PB8, PB9, PB12, PB13) = 4 
	GPIOB->CRH &= ~( GPIO_CRH_MODE8 | GPIO_CRH_MODE9 | GPIO_CRH_MODE12 | GPIO_CRH_MODE13 );
 800195c:	4a33      	ldr	r2, [pc, #204]	; (8001a2c <GPIO_Init+0x15c>)
 800195e:	4b33      	ldr	r3, [pc, #204]	; (8001a2c <GPIO_Init+0x15c>)
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f023 1333 	bic.w	r3, r3, #3342387	; 0x330033
 8001966:	6053      	str	r3, [r2, #4]
	GPIOB->CRH &= ~( GPIO_CRH_CNF8 | GPIO_CRH_CNF9 | GPIO_CRH_CNF12 | GPIO_CRH_CNF13 );
 8001968:	4a30      	ldr	r2, [pc, #192]	; (8001a2c <GPIO_Init+0x15c>)
 800196a:	4b30      	ldr	r3, [pc, #192]	; (8001a2c <GPIO_Init+0x15c>)
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	f023 13cc 	bic.w	r3, r3, #13369548	; 0xcc00cc
 8001972:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |= ( GPIO_CRH_MODE8_0 | GPIO_CRH_MODE9_0 | GPIO_CRH_MODE12_0 | GPIO_CRH_MODE13_0 );
 8001974:	4a2d      	ldr	r2, [pc, #180]	; (8001a2c <GPIO_Init+0x15c>)
 8001976:	4b2d      	ldr	r3, [pc, #180]	; (8001a2c <GPIO_Init+0x15c>)
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	f043 1311 	orr.w	r3, r3, #1114129	; 0x110011
 800197e:	6053      	str	r3, [r2, #4]
	//     
	// KI0 = PB14 -     c   Gnd
	// KI1 = PB15 -     c   Gnd
	// KB0 = PC11 -    
	// KB1 = PC12 -    
	GPIOB->CRH &= ~( GPIO_CRH_MODE14 | GPIO_CRH_MODE15 | GPIO_CRH_CNF14 | GPIO_CRH_CNF15 );
 8001980:	4a2a      	ldr	r2, [pc, #168]	; (8001a2c <GPIO_Init+0x15c>)
 8001982:	4b2a      	ldr	r3, [pc, #168]	; (8001a2c <GPIO_Init+0x15c>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800198a:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |= ( GPIO_CRH_CNF14_1 | GPIO_CRH_CNF15_1 );
 800198c:	4a27      	ldr	r2, [pc, #156]	; (8001a2c <GPIO_Init+0x15c>)
 800198e:	4b27      	ldr	r3, [pc, #156]	; (8001a2c <GPIO_Init+0x15c>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f043 4308 	orr.w	r3, r3, #2281701376	; 0x88000000
 8001996:	6053      	str	r3, [r2, #4]
	GPIOB->ODR &= ~( GPIO_ODR_ODR14 | GPIO_ODR_ODR15 );
 8001998:	4a24      	ldr	r2, [pc, #144]	; (8001a2c <GPIO_Init+0x15c>)
 800199a:	4b24      	ldr	r3, [pc, #144]	; (8001a2c <GPIO_Init+0x15c>)
 800199c:	68db      	ldr	r3, [r3, #12]
 800199e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80019a2:	60d3      	str	r3, [r2, #12]
	GPIOC->CRH &= ~( GPIO_CRH_MODE11 | GPIO_CRH_MODE12 | GPIO_CRH_CNF11 | GPIO_CRH_CNF12 );
 80019a4:	4a22      	ldr	r2, [pc, #136]	; (8001a30 <GPIO_Init+0x160>)
 80019a6:	4b22      	ldr	r3, [pc, #136]	; (8001a30 <GPIO_Init+0x160>)
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 80019ae:	6053      	str	r3, [r2, #4]
	GPIOC->CRH |= ( GPIO_CRH_MODE11_0 | GPIO_CRH_MODE12_0 );
 80019b0:	4a1f      	ldr	r2, [pc, #124]	; (8001a30 <GPIO_Init+0x160>)
 80019b2:	4b1f      	ldr	r3, [pc, #124]	; (8001a30 <GPIO_Init+0x160>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f443 3388 	orr.w	r3, r3, #69632	; 0x11000
 80019ba:	6053      	str	r3, [r2, #4]
	//      :
	// PC0 - 1-  ,    AIN_10
	// PC1 - 2-  ,    AIN_11
	// PC2 - 3-  ,    AIN_12
	// PC3 - 4-  ,    AIN_13
	GPIOC->CRL &= ~( GPIO_CRL_MODE0 | GPIO_CRL_MODE1 | GPIO_CRL_MODE2 | GPIO_CRL_MODE3 | GPIO_CRL_CNF0 | GPIO_CRL_CNF1 | GPIO_CRL_CNF2 | GPIO_CRL_CNF3 );
 80019bc:	4a1c      	ldr	r2, [pc, #112]	; (8001a30 <GPIO_Init+0x160>)
 80019be:	4b1c      	ldr	r3, [pc, #112]	; (8001a30 <GPIO_Init+0x160>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	0c1b      	lsrs	r3, r3, #16
 80019c4:	041b      	lsls	r3, r3, #16
 80019c6:	6013      	str	r3, [r2, #0]
		
	// PC4 -    
	// PC5 -    
	GPIOC->CRL &= ~( GPIO_CRL_MODE4 | GPIO_CRL_MODE5 | GPIO_CRL_CNF4 | GPIO_CRL_CNF5 );
 80019c8:	4a19      	ldr	r2, [pc, #100]	; (8001a30 <GPIO_Init+0x160>)
 80019ca:	4b19      	ldr	r3, [pc, #100]	; (8001a30 <GPIO_Init+0x160>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80019d2:	6013      	str	r3, [r2, #0]
	GPIOC->CRL |= ( GPIO_CRL_MODE4_0 | GPIO_CRL_MODE5_0 );
 80019d4:	4a16      	ldr	r2, [pc, #88]	; (8001a30 <GPIO_Init+0x160>)
 80019d6:	4b16      	ldr	r3, [pc, #88]	; (8001a30 <GPIO_Init+0x160>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f443 1388 	orr.w	r3, r3, #1114112	; 0x110000
 80019de:	6013      	str	r3, [r2, #0]
	//       (  ):
	// PC6 -  PWM  ( ),  
	// PC7 -  PWM  ( ),  
	// PC8 -  PWM  ( ),  
	// PC9 -  PWM  ( ),  
	GPIOC->CRL &= ~( GPIO_CRL_CNF6 | GPIO_CRL_MODE6 | GPIO_CRL_CNF7 | GPIO_CRL_MODE7 );
 80019e0:	4a13      	ldr	r2, [pc, #76]	; (8001a30 <GPIO_Init+0x160>)
 80019e2:	4b13      	ldr	r3, [pc, #76]	; (8001a30 <GPIO_Init+0x160>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80019ea:	6013      	str	r3, [r2, #0]
	GPIOC->CRL |= ( GPIO_CRL_CNF6_1 | GPIO_CRL_MODE6 | GPIO_CRL_CNF7_1  | GPIO_CRL_MODE7 );
 80019ec:	4a10      	ldr	r2, [pc, #64]	; (8001a30 <GPIO_Init+0x160>)
 80019ee:	4b10      	ldr	r3, [pc, #64]	; (8001a30 <GPIO_Init+0x160>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f043 433b 	orr.w	r3, r3, #3137339392	; 0xbb000000
 80019f6:	6013      	str	r3, [r2, #0]
	GPIOC->CRH &= ~( GPIO_CRH_CNF8 | GPIO_CRH_MODE8 | GPIO_CRH_CNF9 | GPIO_CRH_MODE9 );
 80019f8:	4a0d      	ldr	r2, [pc, #52]	; (8001a30 <GPIO_Init+0x160>)
 80019fa:	4b0d      	ldr	r3, [pc, #52]	; (8001a30 <GPIO_Init+0x160>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001a02:	6053      	str	r3, [r2, #4]
	GPIOC->CRH |= ( GPIO_CRH_CNF8_1 | GPIO_CRH_MODE8 | GPIO_CRH_CNF9_1  | GPIO_CRH_MODE9 );
 8001a04:	4a0a      	ldr	r2, [pc, #40]	; (8001a30 <GPIO_Init+0x160>)
 8001a06:	4b0a      	ldr	r3, [pc, #40]	; (8001a30 <GPIO_Init+0x160>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f043 03bb 	orr.w	r3, r3, #187	; 0xbb
 8001a0e:	6053      	str	r3, [r2, #4]
		
}
 8001a10:	bf00      	nop
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bc80      	pop	{r7}
 8001a16:	4770      	bx	lr
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	40010000 	.word	0x40010000
 8001a20:	40010800 	.word	0x40010800
 8001a24:	0f00fff0 	.word	0x0f00fff0
 8001a28:	a0a10001 	.word	0xa0a10001
 8001a2c:	40010c00 	.word	0x40010c00
 8001a30:	40011000 	.word	0x40011000

08001a34 <FC_rotate_Fwd>:
//

//  
void FC_rotate_Fwd(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
D0_out_OFF;
 8001a38:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <FC_rotate_Fwd+0x20>)
 8001a3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a3e:	611a      	str	r2, [r3, #16]
GPIO_delay(5);	
 8001a40:	2005      	movs	r0, #5
 8001a42:	f7ff ff37 	bl	80018b4 <GPIO_delay>
D1_out_ON;
 8001a46:	4b03      	ldr	r3, [pc, #12]	; (8001a54 <FC_rotate_Fwd+0x20>)
 8001a48:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a4c:	615a      	str	r2, [r3, #20]
}
 8001a4e:	bf00      	nop
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40010c00 	.word	0x40010c00

08001a58 <FC_rotate_Stop>:
D0_out_ON;	
}

//  
void FC_rotate_Stop(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
D0_out_OFF;
 8001a5c:	4b06      	ldr	r3, [pc, #24]	; (8001a78 <FC_rotate_Stop+0x20>)
 8001a5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a62:	611a      	str	r2, [r3, #16]
D1_out_OFF;
 8001a64:	4b04      	ldr	r3, [pc, #16]	; (8001a78 <FC_rotate_Stop+0x20>)
 8001a66:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a6a:	611a      	str	r2, [r3, #16]
GPIO_delay(5);
 8001a6c:	2005      	movs	r0, #5
 8001a6e:	f7ff ff21 	bl	80018b4 <GPIO_delay>
}	
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40010c00 	.word	0x40010c00

08001a7c <FC_tension_Up>:

//  
void FC_tension_Up(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
D2_out_OFF;
 8001a80:	4b06      	ldr	r3, [pc, #24]	; (8001a9c <FC_tension_Up+0x20>)
 8001a82:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a86:	611a      	str	r2, [r3, #16]
GPIO_delay(5);	
 8001a88:	2005      	movs	r0, #5
 8001a8a:	f7ff ff13 	bl	80018b4 <GPIO_delay>
D3_out_ON;
 8001a8e:	4b03      	ldr	r3, [pc, #12]	; (8001a9c <FC_tension_Up+0x20>)
 8001a90:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a94:	615a      	str	r2, [r3, #20]
}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40010c00 	.word	0x40010c00

08001aa0 <FC_tension_Down>:

//  
void FC_tension_Down(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
D3_out_OFF;
 8001aa4:	4b06      	ldr	r3, [pc, #24]	; (8001ac0 <FC_tension_Down+0x20>)
 8001aa6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001aaa:	611a      	str	r2, [r3, #16]
GPIO_delay(5);	
 8001aac:	2005      	movs	r0, #5
 8001aae:	f7ff ff01 	bl	80018b4 <GPIO_delay>
D2_out_ON;
 8001ab2:	4b03      	ldr	r3, [pc, #12]	; (8001ac0 <FC_tension_Down+0x20>)
 8001ab4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ab8:	615a      	str	r2, [r3, #20]
}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40010c00 	.word	0x40010c00

08001ac4 <FC_tension_Hold>:

//  
void FC_tension_Hold(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
D2_out_OFF;
 8001ac8:	4b06      	ldr	r3, [pc, #24]	; (8001ae4 <FC_tension_Hold+0x20>)
 8001aca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ace:	611a      	str	r2, [r3, #16]
D3_out_OFF;
 8001ad0:	4b04      	ldr	r3, [pc, #16]	; (8001ae4 <FC_tension_Hold+0x20>)
 8001ad2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ad6:	611a      	str	r2, [r3, #16]
GPIO_delay(5);
 8001ad8:	2005      	movs	r0, #5
 8001ada:	f7ff feeb 	bl	80018b4 <GPIO_delay>
}
 8001ade:	bf00      	nop
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40010c00 	.word	0x40010c00

08001ae8 <I2C_delay>:

//::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::

//   
void I2C_delay(uint32_t tick)
{ 
 8001ae8:	b480      	push	{r7}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
	uint32_t wait = 0;
 8001af0:	2300      	movs	r3, #0
 8001af2:	60fb      	str	r3, [r7, #12]
	
	while(tick) 
 8001af4:	e006      	b.n	8001b04 <I2C_delay+0x1c>
 {
  __ASM("NOP"); 
 8001af6:	bf00      	nop
	wait +=1; 
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	3301      	adds	r3, #1
 8001afc:	60fb      	str	r3, [r7, #12]
  tick--;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	3b01      	subs	r3, #1
 8001b02:	607b      	str	r3, [r7, #4]
	while(tick) 
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d1f5      	bne.n	8001af6 <I2C_delay+0xe>
 } 
}
 8001b0a:	bf00      	nop
 8001b0c:	3714      	adds	r7, #20
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr

08001b14 <I2C_GPIO_conf_with_Errata>:
//

//    SDA  SCL  I2C ( Errata .26)
void I2C_GPIO_conf_with_Errata(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
	// PB6 - I2C SCL
	// PB7 - I2C SDA
	GPIOB->CRL &= ~( GPIO_CRL_MODE6 | GPIO_CRL_MODE7 );
 8001b18:	4a45      	ldr	r2, [pc, #276]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001b1a:	4b45      	ldr	r3, [pc, #276]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f023 534c 	bic.w	r3, r3, #855638016	; 0x33000000
 8001b22:	6013      	str	r3, [r2, #0]
	GPIOB->CRL &= ~( GPIO_CRL_CNF6 | GPIO_CRL_CNF7 );
 8001b24:	4a42      	ldr	r2, [pc, #264]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001b26:	4b42      	ldr	r3, [pc, #264]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8001b2e:	6013      	str	r3, [r2, #0]
	
	// General Output Open-Drain High Level
	// High Level
	GPIOB->CRL |= ( GPIO_CRL_MODE6 | GPIO_CRL_CNF6_0 | GPIO_CRL_MODE7 | GPIO_CRL_CNF7_0 );
 8001b30:	4a3f      	ldr	r2, [pc, #252]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001b32:	4b3f      	ldr	r3, [pc, #252]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f043 43ee 	orr.w	r3, r3, #1996488704	; 0x77000000
 8001b3a:	6013      	str	r3, [r2, #0]
	GPIOB->ODR |= ( GPIO_ODR_ODR6 | GPIO_ODR_ODR7 );
 8001b3c:	4a3c      	ldr	r2, [pc, #240]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001b3e:	4b3c      	ldr	r3, [pc, #240]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001b40:	68db      	ldr	r3, [r3, #12]
 8001b42:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001b46:	60d3      	str	r3, [r2, #12]
	
	// Control SDA SCL High Level
	while(!(GPIOB->IDR & (GPIO_IDR_IDR7 | GPIO_IDR_IDR6))) { GPIOC->BSRR = GPIO_BSRR_BS4; }
 8001b48:	e002      	b.n	8001b50 <I2C_GPIO_conf_with_Errata+0x3c>
 8001b4a:	4b3a      	ldr	r3, [pc, #232]	; (8001c34 <I2C_GPIO_conf_with_Errata+0x120>)
 8001b4c:	2210      	movs	r2, #16
 8001b4e:	611a      	str	r2, [r3, #16]
 8001b50:	4b37      	ldr	r3, [pc, #220]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d0f6      	beq.n	8001b4a <I2C_GPIO_conf_with_Errata+0x36>
	GPIOC->BSRR = GPIO_BSRR_BR4;
 8001b5c:	4b35      	ldr	r3, [pc, #212]	; (8001c34 <I2C_GPIO_conf_with_Errata+0x120>)
 8001b5e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001b62:	611a      	str	r2, [r3, #16]
	
	// SDA Low Level
	GPIOB->ODR &= ~( GPIO_ODR_ODR7 );
 8001b64:	4a32      	ldr	r2, [pc, #200]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001b66:	4b32      	ldr	r3, [pc, #200]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001b68:	68db      	ldr	r3, [r3, #12]
 8001b6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b6e:	60d3      	str	r3, [r2, #12]
	
	// Control SDA Low Level
	while(GPIOB->IDR & GPIO_IDR_IDR7) { GPIOC->BSRR = GPIO_BSRR_BS4; }
 8001b70:	e002      	b.n	8001b78 <I2C_GPIO_conf_with_Errata+0x64>
 8001b72:	4b30      	ldr	r3, [pc, #192]	; (8001c34 <I2C_GPIO_conf_with_Errata+0x120>)
 8001b74:	2210      	movs	r2, #16
 8001b76:	611a      	str	r2, [r3, #16]
 8001b78:	4b2d      	ldr	r3, [pc, #180]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d1f6      	bne.n	8001b72 <I2C_GPIO_conf_with_Errata+0x5e>
	GPIOC->BSRR = GPIO_BSRR_BR4;	
 8001b84:	4b2b      	ldr	r3, [pc, #172]	; (8001c34 <I2C_GPIO_conf_with_Errata+0x120>)
 8001b86:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001b8a:	611a      	str	r2, [r3, #16]
	
	// SCL Low Level
	GPIOB->ODR &= ~( GPIO_ODR_ODR6 );
 8001b8c:	4a28      	ldr	r2, [pc, #160]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001b8e:	4b28      	ldr	r3, [pc, #160]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001b90:	68db      	ldr	r3, [r3, #12]
 8001b92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001b96:	60d3      	str	r3, [r2, #12]
	
	// Control SCL Low Level
	while(GPIOB->IDR & GPIO_IDR_IDR6) { GPIOC->BSRR = GPIO_BSRR_BS4; }
 8001b98:	e002      	b.n	8001ba0 <I2C_GPIO_conf_with_Errata+0x8c>
 8001b9a:	4b26      	ldr	r3, [pc, #152]	; (8001c34 <I2C_GPIO_conf_with_Errata+0x120>)
 8001b9c:	2210      	movs	r2, #16
 8001b9e:	611a      	str	r2, [r3, #16]
 8001ba0:	4b23      	ldr	r3, [pc, #140]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d1f6      	bne.n	8001b9a <I2C_GPIO_conf_with_Errata+0x86>
	GPIOC->BSRR = GPIO_BSRR_BR4;
 8001bac:	4b21      	ldr	r3, [pc, #132]	; (8001c34 <I2C_GPIO_conf_with_Errata+0x120>)
 8001bae:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001bb2:	611a      	str	r2, [r3, #16]
	
		// SCL High Level
	GPIOB->ODR |= GPIO_ODR_ODR6;
 8001bb4:	4a1e      	ldr	r2, [pc, #120]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001bb6:	4b1e      	ldr	r3, [pc, #120]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001bb8:	68db      	ldr	r3, [r3, #12]
 8001bba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bbe:	60d3      	str	r3, [r2, #12]
	
	// Control SCL Low Level
	while(!(GPIOB->IDR & GPIO_IDR_IDR6)) { GPIOC->BSRR = GPIO_BSRR_BS4; }
 8001bc0:	e002      	b.n	8001bc8 <I2C_GPIO_conf_with_Errata+0xb4>
 8001bc2:	4b1c      	ldr	r3, [pc, #112]	; (8001c34 <I2C_GPIO_conf_with_Errata+0x120>)
 8001bc4:	2210      	movs	r2, #16
 8001bc6:	611a      	str	r2, [r3, #16]
 8001bc8:	4b19      	ldr	r3, [pc, #100]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d0f6      	beq.n	8001bc2 <I2C_GPIO_conf_with_Errata+0xae>
	GPIOC->BSRR = GPIO_BSRR_BR4;
 8001bd4:	4b17      	ldr	r3, [pc, #92]	; (8001c34 <I2C_GPIO_conf_with_Errata+0x120>)
 8001bd6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001bda:	611a      	str	r2, [r3, #16]
	
	// SDA High Level
	GPIOB->ODR |= GPIO_ODR_ODR7;
 8001bdc:	4a14      	ldr	r2, [pc, #80]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001bde:	4b14      	ldr	r3, [pc, #80]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001be0:	68db      	ldr	r3, [r3, #12]
 8001be2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001be6:	60d3      	str	r3, [r2, #12]
	
	// Control SDA High Level
	while(!(GPIOB->IDR & GPIO_IDR_IDR7)) { GPIOC->BSRR = GPIO_BSRR_BS4; }
 8001be8:	e002      	b.n	8001bf0 <I2C_GPIO_conf_with_Errata+0xdc>
 8001bea:	4b12      	ldr	r3, [pc, #72]	; (8001c34 <I2C_GPIO_conf_with_Errata+0x120>)
 8001bec:	2210      	movs	r2, #16
 8001bee:	611a      	str	r2, [r3, #16]
 8001bf0:	4b0f      	ldr	r3, [pc, #60]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d0f6      	beq.n	8001bea <I2C_GPIO_conf_with_Errata+0xd6>
	GPIOC->BSRR = GPIO_BSRR_BR4;
 8001bfc:	4b0d      	ldr	r3, [pc, #52]	; (8001c34 <I2C_GPIO_conf_with_Errata+0x120>)
 8001bfe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001c02:	611a      	str	r2, [r3, #16]
	
	// PB6 - I2C SCL -  , "open drain" , 50MHz
	// PB7 - I2C SDA -  , "open drain" , 50MHz
	GPIOB->CRL &= ~( GPIO_CRL_MODE6 | GPIO_CRL_MODE7 );
 8001c04:	4a0a      	ldr	r2, [pc, #40]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001c06:	4b0a      	ldr	r3, [pc, #40]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f023 534c 	bic.w	r3, r3, #855638016	; 0x33000000
 8001c0e:	6013      	str	r3, [r2, #0]
	GPIOB->CRL &= ~( GPIO_CRL_CNF6 | GPIO_CRL_CNF7 );
 8001c10:	4a07      	ldr	r2, [pc, #28]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001c12:	4b07      	ldr	r3, [pc, #28]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8001c1a:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= ( GPIO_CRL_MODE6 | GPIO_CRL_CNF6 | GPIO_CRL_MODE7 | GPIO_CRL_CNF7 );	
 8001c1c:	4a04      	ldr	r2, [pc, #16]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001c1e:	4b04      	ldr	r3, [pc, #16]	; (8001c30 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001c26:	6013      	str	r3, [r2, #0]
}
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bc80      	pop	{r7}
 8001c2e:	4770      	bx	lr
 8001c30:	40010c00 	.word	0x40010c00
 8001c34:	40011000 	.word	0x40011000

08001c38 <I2C_Init>:
//

//  I2C ( I2C2)
void I2C_Init(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
	
//    I2C
RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;	
 8001c3c:	4a26      	ldr	r2, [pc, #152]	; (8001cd8 <I2C_Init+0xa0>)
 8001c3e:	4b26      	ldr	r3, [pc, #152]	; (8001cd8 <I2C_Init+0xa0>)
 8001c40:	69db      	ldr	r3, [r3, #28]
 8001c42:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c46:	61d3      	str	r3, [r2, #28]
	
//  I2C
I2C1->CR1 &= ~I2C_CR1_PE;
 8001c48:	4a24      	ldr	r2, [pc, #144]	; (8001cdc <I2C_Init+0xa4>)
 8001c4a:	4b24      	ldr	r3, [pc, #144]	; (8001cdc <I2C_Init+0xa4>)
 8001c4c:	881b      	ldrh	r3, [r3, #0]
 8001c4e:	b29b      	uxth	r3, r3
 8001c50:	f023 0301 	bic.w	r3, r3, #1
 8001c54:	b29b      	uxth	r3, r3
 8001c56:	8013      	strh	r3, [r2, #0]
	
//   
while (I2C1->CR1 & I2C_CR1_PE) {};	
 8001c58:	bf00      	nop
 8001c5a:	4b20      	ldr	r3, [pc, #128]	; (8001cdc <I2C_Init+0xa4>)
 8001c5c:	881b      	ldrh	r3, [r3, #0]
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	f003 0301 	and.w	r3, r3, #1
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d1f8      	bne.n	8001c5a <I2C_Init+0x22>

//    SDA  SCL  I2C ( Errata .26)	
I2C_GPIO_conf_with_Errata();
 8001c68:	f7ff ff54 	bl	8001b14 <I2C_GPIO_conf_with_Errata>

//   I2C
I2C1->CR1 |= I2C_CR1_SWRST;
 8001c6c:	4a1b      	ldr	r2, [pc, #108]	; (8001cdc <I2C_Init+0xa4>)
 8001c6e:	4b1b      	ldr	r3, [pc, #108]	; (8001cdc <I2C_Init+0xa4>)
 8001c70:	881b      	ldrh	r3, [r3, #0]
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001c78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	8013      	strh	r3, [r2, #0]
	
//    I2C
I2C1->CR1 &= ~I2C_CR1_SWRST;
 8001c80:	4a16      	ldr	r2, [pc, #88]	; (8001cdc <I2C_Init+0xa4>)
 8001c82:	4b16      	ldr	r3, [pc, #88]	; (8001cdc <I2C_Init+0xa4>)
 8001c84:	881b      	ldrh	r3, [r3, #0]
 8001c86:	b29b      	uxth	r3, r3
 8001c88:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	8013      	strh	r3, [r2, #0]
	
// !!!!!!!!!    I2C
	
//    I2C = 8 , 1/Fc = 1/8000000 = 125ns
// Standart Mode, 100 kHz = 100 000, 1000ns
I2C1->CCR = 80; //(SystemCoreClock / 100000UL);	
 8001c90:	4b12      	ldr	r3, [pc, #72]	; (8001cdc <I2C_Init+0xa4>)
 8001c92:	2250      	movs	r2, #80	; 0x50
 8001c94:	839a      	strh	r2, [r3, #28]
I2C1->TRISE = 9; // ( 1000ns / 125ns ) + 1
 8001c96:	4b11      	ldr	r3, [pc, #68]	; (8001cdc <I2C_Init+0xa4>)
 8001c98:	2209      	movs	r2, #9
 8001c9a:	841a      	strh	r2, [r3, #32]
	
//     I2C => FREQ[5:0] = 8 (MHz)
//        I2C
I2C1->CR2 = 8;
 8001c9c:	4b0f      	ldr	r3, [pc, #60]	; (8001cdc <I2C_Init+0xa4>)
 8001c9e:	2208      	movs	r2, #8
 8001ca0:	809a      	strh	r2, [r3, #4]
I2C1->CR2 |= I2C_CR2_ITBUFEN;	// I2C_CR2_ITEVTEN | I2C_CR2_ITERREN | 
 8001ca2:	4a0e      	ldr	r2, [pc, #56]	; (8001cdc <I2C_Init+0xa4>)
 8001ca4:	4b0d      	ldr	r3, [pc, #52]	; (8001cdc <I2C_Init+0xa4>)
 8001ca6:	889b      	ldrh	r3, [r3, #4]
 8001ca8:	b29b      	uxth	r3, r3
 8001caa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	8093      	strh	r3, [r2, #4]
	
//    I2C	
I2C1->CR1 |= I2C_CR1_PE;
 8001cb2:	4a0a      	ldr	r2, [pc, #40]	; (8001cdc <I2C_Init+0xa4>)
 8001cb4:	4b09      	ldr	r3, [pc, #36]	; (8001cdc <I2C_Init+0xa4>)
 8001cb6:	881b      	ldrh	r3, [r3, #0]
 8001cb8:	b29b      	uxth	r3, r3
 8001cba:	f043 0301 	orr.w	r3, r3, #1
 8001cbe:	b29b      	uxth	r3, r3
 8001cc0:	8013      	strh	r3, [r2, #0]

//   
while (!(I2C1->CR1 & I2C_CR1_PE)) {};
 8001cc2:	bf00      	nop
 8001cc4:	4b05      	ldr	r3, [pc, #20]	; (8001cdc <I2C_Init+0xa4>)
 8001cc6:	881b      	ldrh	r3, [r3, #0]
 8001cc8:	b29b      	uxth	r3, r3
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d0f8      	beq.n	8001cc4 <I2C_Init+0x8c>
// NVIC_EnableIRQ(I2C1_EV_IRQn);
// NVIC_EnableIRQ(I2C1_ER_IRQn);	

// NVIC_SetPriority(I2C1_EV_IRQn, 0);
// NVIC_SetPriority(I2C1_ER_IRQn, 1); // 7
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	40021000 	.word	0x40021000
 8001cdc:	40005400 	.word	0x40005400

08001ce0 <EEPROM_write_DWord>:
}
//

//     (  , 16, WORD)  EEPROM   I2C
void EEPROM_write_DWord(uint8_t device,  uint8_t cell, uint32_t raw)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b086      	sub	sp, #24
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	603a      	str	r2, [r7, #0]
 8001cea:	71fb      	strb	r3, [r7, #7]
 8001cec:	460b      	mov	r3, r1
 8001cee:	71bb      	strb	r3, [r7, #6]
	uint16_t MSB_h = 0, MSB_l = 0;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	82fb      	strh	r3, [r7, #22]
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	82bb      	strh	r3, [r7, #20]
	uint16_t LSB_h = 0, LSB_l = 0;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	827b      	strh	r3, [r7, #18]
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	823b      	strh	r3, [r7, #16]
	
  uint16_t MSB = ( (raw & 0xFFFF0000) >> 16);
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	0c1b      	lsrs	r3, r3, #16
 8001d04:	81fb      	strh	r3, [r7, #14]
  uint16_t LSB = (raw & 0x0000FFFF);
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	81bb      	strh	r3, [r7, #12]
	
	MSB_h = ( (MSB & 0xFF00) >> 8 );
 8001d0a:	89fb      	ldrh	r3, [r7, #14]
 8001d0c:	0a1b      	lsrs	r3, r3, #8
 8001d0e:	82fb      	strh	r3, [r7, #22]
	MSB_l = ( MSB & 0x00FF );
 8001d10:	89fb      	ldrh	r3, [r7, #14]
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	82bb      	strh	r3, [r7, #20]
	LSB_h = ( (LSB & 0xFF00) >> 8 );
 8001d16:	89bb      	ldrh	r3, [r7, #12]
 8001d18:	0a1b      	lsrs	r3, r3, #8
 8001d1a:	827b      	strh	r3, [r7, #18]
	LSB_l = ( LSB & 0x00FF );
 8001d1c:	89bb      	ldrh	r3, [r7, #12]
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	823b      	strh	r3, [r7, #16]

	//   :)	
	I2C1->CR1 |= I2C_CR1_START;	
 8001d22:	4a3a      	ldr	r2, [pc, #232]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001d24:	4b39      	ldr	r3, [pc, #228]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001d26:	881b      	ldrh	r3, [r3, #0]
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	8013      	strh	r3, [r2, #0]
	
  //  EV5
  //    START BYTE
	while(!( I2C1->SR1 & I2C_SR1_SB )) {}; 
 8001d32:	bf00      	nop
 8001d34:	4b35      	ldr	r3, [pc, #212]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001d36:	8a9b      	ldrh	r3, [r3, #20]
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	f003 0301 	and.w	r3, r3, #1
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d0f8      	beq.n	8001d34 <EEPROM_write_DWord+0x54>
	
	//     SR1
	(void) I2C1->SR1;
 8001d42:	4b32      	ldr	r3, [pc, #200]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001d44:	8a9b      	ldrh	r3, [r3, #20]
	
	//       0   ( )
	I2C1->DR = I2C_Set_Address(device, I2C_MODE_WRITE); 
 8001d46:	4a31      	ldr	r2, [pc, #196]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001d48:	79fb      	ldrb	r3, [r7, #7]
 8001d4a:	b29b      	uxth	r3, r3
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	b29b      	uxth	r3, r3
 8001d50:	8213      	strh	r3, [r2, #16]

	//    ADDR (    )
	while(!( I2C1->SR1 & I2C_SR1_ADDR )) {}; 
 8001d52:	bf00      	nop
 8001d54:	4b2d      	ldr	r3, [pc, #180]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001d56:	8a9b      	ldrh	r3, [r3, #20]
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	f003 0302 	and.w	r3, r3, #2
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d0f8      	beq.n	8001d54 <EEPROM_write_DWord+0x74>
		
	//     SR1  SR2
	(void) I2C1->SR1;
 8001d62:	4b2a      	ldr	r3, [pc, #168]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001d64:	8a9b      	ldrh	r3, [r3, #20]
	(void) I2C1->SR2;
 8001d66:	4b29      	ldr	r3, [pc, #164]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001d68:	8b1b      	ldrh	r3, [r3, #24]
		
	//  EV8
	//     
  while(!(I2C1->SR1 & I2C_SR1_TXE)){};	
 8001d6a:	bf00      	nop
 8001d6c:	4b27      	ldr	r3, [pc, #156]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001d6e:	8a9b      	ldrh	r3, [r3, #20]
 8001d70:	b29b      	uxth	r3, r3
 8001d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d0f8      	beq.n	8001d6c <EEPROM_write_DWord+0x8c>
		
	//    	
	I2C1->DR = cell; 
 8001d7a:	4b24      	ldr	r3, [pc, #144]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001d7c:	79ba      	ldrb	r2, [r7, #6]
 8001d7e:	b292      	uxth	r2, r2
 8001d80:	821a      	strh	r2, [r3, #16]
	
	//  EV8
	//     
  while(!(I2C1->SR1 & I2C_SR1_TXE)){};	
 8001d82:	bf00      	nop
 8001d84:	4b21      	ldr	r3, [pc, #132]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001d86:	8a9b      	ldrh	r3, [r3, #20]
 8001d88:	b29b      	uxth	r3, r3
 8001d8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d0f8      	beq.n	8001d84 <EEPROM_write_DWord+0xa4>
		
	//     MSB
	I2C1->DR = MSB_h;	
 8001d92:	4a1e      	ldr	r2, [pc, #120]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001d94:	8afb      	ldrh	r3, [r7, #22]
 8001d96:	8213      	strh	r3, [r2, #16]

	//  EV8
	//     
  while(!(I2C1->SR1 & I2C_SR1_TXE)){};	
 8001d98:	bf00      	nop
 8001d9a:	4b1c      	ldr	r3, [pc, #112]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001d9c:	8a9b      	ldrh	r3, [r3, #20]
 8001d9e:	b29b      	uxth	r3, r3
 8001da0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d0f8      	beq.n	8001d9a <EEPROM_write_DWord+0xba>
		
	//     MSB
	I2C1->DR = MSB_l;	
 8001da8:	4a18      	ldr	r2, [pc, #96]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001daa:	8abb      	ldrh	r3, [r7, #20]
 8001dac:	8213      	strh	r3, [r2, #16]
		
	//  EV8
	//     
  while(!(I2C1->SR1 & I2C_SR1_TXE)){};	
 8001dae:	bf00      	nop
 8001db0:	4b16      	ldr	r3, [pc, #88]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001db2:	8a9b      	ldrh	r3, [r3, #20]
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d0f8      	beq.n	8001db0 <EEPROM_write_DWord+0xd0>
		
	//     LSB
	I2C1->DR = LSB_h;	
 8001dbe:	4a13      	ldr	r2, [pc, #76]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001dc0:	8a7b      	ldrh	r3, [r7, #18]
 8001dc2:	8213      	strh	r3, [r2, #16]

	//  EV8
	//     
  while(!(I2C1->SR1 & I2C_SR1_TXE)){};	
 8001dc4:	bf00      	nop
 8001dc6:	4b11      	ldr	r3, [pc, #68]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001dc8:	8a9b      	ldrh	r3, [r3, #20]
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d0f8      	beq.n	8001dc6 <EEPROM_write_DWord+0xe6>
		
	//     LSB
	I2C1->DR = LSB_l;			
 8001dd4:	4a0d      	ldr	r2, [pc, #52]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001dd6:	8a3b      	ldrh	r3, [r7, #16]
 8001dd8:	8213      	strh	r3, [r2, #16]

	//     
  while(!(I2C1->SR1 & I2C_SR1_TXE)){};
 8001dda:	bf00      	nop
 8001ddc:	4b0b      	ldr	r3, [pc, #44]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001dde:	8a9b      	ldrh	r3, [r3, #20]
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d0f8      	beq.n	8001ddc <EEPROM_write_DWord+0xfc>
		
	//  	
	I2C1->CR1 |= I2C_CR1_STOP;	
 8001dea:	4a08      	ldr	r2, [pc, #32]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001dec:	4b07      	ldr	r3, [pc, #28]	; (8001e0c <EEPROM_write_DWord+0x12c>)
 8001dee:	881b      	ldrh	r3, [r3, #0]
 8001df0:	b29b      	uxth	r3, r3
 8001df2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	8013      	strh	r3, [r2, #0]
		
	//   	
	I2C_delay(25000);	
 8001dfa:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8001dfe:	f7ff fe73 	bl	8001ae8 <I2C_delay>

}
 8001e02:	bf00      	nop
 8001e04:	3718      	adds	r7, #24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	40005400 	.word	0x40005400

08001e10 <EEPROM_read_word>:
//

//     (s , 16, WORD)  EEPROM   I2C
uint16_t EEPROM_read_word(uint8_t device,  uint8_t cell)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	460a      	mov	r2, r1
 8001e1a:	71fb      	strb	r3, [r7, #7]
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	71bb      	strb	r3, [r7, #6]
	uint16_t data_raw = 0;
 8001e20:	2300      	movs	r3, #0
 8001e22:	81fb      	strh	r3, [r7, #14]
	uint8_t data_raw_low = 0;
 8001e24:	2300      	movs	r3, #0
 8001e26:	737b      	strb	r3, [r7, #13]
	uint8_t data_raw_high = 0;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	733b      	strb	r3, [r7, #12]
	
	//   :)	
	I2C1->CR1 |= I2C_CR1_START;	
 8001e2c:	4a4e      	ldr	r2, [pc, #312]	; (8001f68 <EEPROM_read_word+0x158>)
 8001e2e:	4b4e      	ldr	r3, [pc, #312]	; (8001f68 <EEPROM_read_word+0x158>)
 8001e30:	881b      	ldrh	r3, [r3, #0]
 8001e32:	b29b      	uxth	r3, r3
 8001e34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	8013      	strh	r3, [r2, #0]
	
  //  EV5
  //    START BYTE
	while(!( I2C1->SR1 & I2C_SR1_SB )) {}; 
 8001e3c:	bf00      	nop
 8001e3e:	4b4a      	ldr	r3, [pc, #296]	; (8001f68 <EEPROM_read_word+0x158>)
 8001e40:	8a9b      	ldrh	r3, [r3, #20]
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	f003 0301 	and.w	r3, r3, #1
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d0f8      	beq.n	8001e3e <EEPROM_read_word+0x2e>
	
	//     SR1
	(void) I2C1->SR1;
 8001e4c:	4b46      	ldr	r3, [pc, #280]	; (8001f68 <EEPROM_read_word+0x158>)
 8001e4e:	8a9b      	ldrh	r3, [r3, #20]
	
	//       0   ( )
	I2C1->DR = I2C_Set_Address(device, I2C_MODE_WRITE);
 8001e50:	4a45      	ldr	r2, [pc, #276]	; (8001f68 <EEPROM_read_word+0x158>)
 8001e52:	79fb      	ldrb	r3, [r7, #7]
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	8213      	strh	r3, [r2, #16]
		
	//    ADDR (    )
	while(!( I2C1->SR1 & I2C_SR1_ADDR )) {}; 
 8001e5c:	bf00      	nop
 8001e5e:	4b42      	ldr	r3, [pc, #264]	; (8001f68 <EEPROM_read_word+0x158>)
 8001e60:	8a9b      	ldrh	r3, [r3, #20]
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	f003 0302 	and.w	r3, r3, #2
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d0f8      	beq.n	8001e5e <EEPROM_read_word+0x4e>
		
	//     SR1  SR2
	(void) I2C1->SR1;
 8001e6c:	4b3e      	ldr	r3, [pc, #248]	; (8001f68 <EEPROM_read_word+0x158>)
 8001e6e:	8a9b      	ldrh	r3, [r3, #20]
	(void) I2C1->SR2;	
 8001e70:	4b3d      	ldr	r3, [pc, #244]	; (8001f68 <EEPROM_read_word+0x158>)
 8001e72:	8b1b      	ldrh	r3, [r3, #24]
		
	//  EV8
	//     
  while(!(I2C1->SR1 & I2C_SR1_TXE)){};	
 8001e74:	bf00      	nop
 8001e76:	4b3c      	ldr	r3, [pc, #240]	; (8001f68 <EEPROM_read_word+0x158>)
 8001e78:	8a9b      	ldrh	r3, [r3, #20]
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d0f8      	beq.n	8001e76 <EEPROM_read_word+0x66>
	I2C1->DR = cell;
 8001e84:	4b38      	ldr	r3, [pc, #224]	; (8001f68 <EEPROM_read_word+0x158>)
 8001e86:	79ba      	ldrb	r2, [r7, #6]
 8001e88:	b292      	uxth	r2, r2
 8001e8a:	821a      	strh	r2, [r3, #16]

	//  EV8
	//     
  while(!(I2C1->SR1 & I2C_SR1_TXE)){};
 8001e8c:	bf00      	nop
 8001e8e:	4b36      	ldr	r3, [pc, #216]	; (8001f68 <EEPROM_read_word+0x158>)
 8001e90:	8a9b      	ldrh	r3, [r3, #20]
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d0f8      	beq.n	8001e8e <EEPROM_read_word+0x7e>

	//    :)	
	I2C1->CR1 |= I2C_CR1_START;	
 8001e9c:	4a32      	ldr	r2, [pc, #200]	; (8001f68 <EEPROM_read_word+0x158>)
 8001e9e:	4b32      	ldr	r3, [pc, #200]	; (8001f68 <EEPROM_read_word+0x158>)
 8001ea0:	881b      	ldrh	r3, [r3, #0]
 8001ea2:	b29b      	uxth	r3, r3
 8001ea4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ea8:	b29b      	uxth	r3, r3
 8001eaa:	8013      	strh	r3, [r2, #0]
	
  //  EV5
  //    START BYTE
	while(!( I2C1->SR1 & I2C_SR1_SB )) {}; 
 8001eac:	bf00      	nop
 8001eae:	4b2e      	ldr	r3, [pc, #184]	; (8001f68 <EEPROM_read_word+0x158>)
 8001eb0:	8a9b      	ldrh	r3, [r3, #20]
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	f003 0301 	and.w	r3, r3, #1
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d0f8      	beq.n	8001eae <EEPROM_read_word+0x9e>
	
	//     SR1
	(void) I2C1->SR1;
 8001ebc:	4b2a      	ldr	r3, [pc, #168]	; (8001f68 <EEPROM_read_word+0x158>)
 8001ebe:	8a9b      	ldrh	r3, [r3, #20]
	
	//       0   ( )
	I2C1->DR = I2C_Set_Address(device, I2C_MODE_READ);
 8001ec0:	4a29      	ldr	r2, [pc, #164]	; (8001f68 <EEPROM_read_word+0x158>)
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	b21b      	sxth	r3, r3
 8001ec8:	f043 0301 	orr.w	r3, r3, #1
 8001ecc:	b21b      	sxth	r3, r3
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	8213      	strh	r3, [r2, #16]
		
	// 	
  I2C1->CR1 |= I2C_CR1_ACK | I2C_CR1_POS;		// 1
 8001ed2:	4a25      	ldr	r2, [pc, #148]	; (8001f68 <EEPROM_read_word+0x158>)
 8001ed4:	4b24      	ldr	r3, [pc, #144]	; (8001f68 <EEPROM_read_word+0x158>)
 8001ed6:	881b      	ldrh	r3, [r3, #0]
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	8013      	strh	r3, [r2, #0]
		
	//    ADDR (    )
	while(!( I2C1->SR1 & I2C_SR1_ADDR )) {}; 
 8001ee2:	bf00      	nop
 8001ee4:	4b20      	ldr	r3, [pc, #128]	; (8001f68 <EEPROM_read_word+0x158>)
 8001ee6:	8a9b      	ldrh	r3, [r3, #20]
 8001ee8:	b29b      	uxth	r3, r3
 8001eea:	f003 0302 	and.w	r3, r3, #2
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d0f8      	beq.n	8001ee4 <EEPROM_read_word+0xd4>
		
	//     SR1  SR2
	(void) I2C1->SR1;
 8001ef2:	4b1d      	ldr	r3, [pc, #116]	; (8001f68 <EEPROM_read_word+0x158>)
 8001ef4:	8a9b      	ldrh	r3, [r3, #20]
	(void) I2C1->SR2;		
 8001ef6:	4b1c      	ldr	r3, [pc, #112]	; (8001f68 <EEPROM_read_word+0x158>)
 8001ef8:	8b1b      	ldrh	r3, [r3, #24]
		
	I2C1->CR1 &= ~I2C_CR1_ACK;	 // 2
 8001efa:	4a1b      	ldr	r2, [pc, #108]	; (8001f68 <EEPROM_read_word+0x158>)
 8001efc:	4b1a      	ldr	r3, [pc, #104]	; (8001f68 <EEPROM_read_word+0x158>)
 8001efe:	881b      	ldrh	r3, [r3, #0]
 8001f00:	b29b      	uxth	r3, r3
 8001f02:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	8013      	strh	r3, [r2, #0]
		
	while(!(I2C1->SR1 & I2C_SR1_BTF)){};
 8001f0a:	bf00      	nop
 8001f0c:	4b16      	ldr	r3, [pc, #88]	; (8001f68 <EEPROM_read_word+0x158>)
 8001f0e:	8a9b      	ldrh	r3, [r3, #20]
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	f003 0304 	and.w	r3, r3, #4
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d0f8      	beq.n	8001f0c <EEPROM_read_word+0xfc>

  I2C1->CR1 |= I2C_CR1_STOP;
 8001f1a:	4a13      	ldr	r2, [pc, #76]	; (8001f68 <EEPROM_read_word+0x158>)
 8001f1c:	4b12      	ldr	r3, [pc, #72]	; (8001f68 <EEPROM_read_word+0x158>)
 8001f1e:	881b      	ldrh	r3, [r3, #0]
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	8013      	strh	r3, [r2, #0]

	data_raw_high = I2C1->DR;
 8001f2a:	4b0f      	ldr	r3, [pc, #60]	; (8001f68 <EEPROM_read_word+0x158>)
 8001f2c:	8a1b      	ldrh	r3, [r3, #16]
 8001f2e:	b29b      	uxth	r3, r3
 8001f30:	733b      	strb	r3, [r7, #12]
	data_raw_low = I2C1->DR;	
 8001f32:	4b0d      	ldr	r3, [pc, #52]	; (8001f68 <EEPROM_read_word+0x158>)
 8001f34:	8a1b      	ldrh	r3, [r3, #16]
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	737b      	strb	r3, [r7, #13]

	data_raw = ( (data_raw_high <<8 ) | data_raw_low );	
 8001f3a:	7b3b      	ldrb	r3, [r7, #12]
 8001f3c:	021b      	lsls	r3, r3, #8
 8001f3e:	b21a      	sxth	r2, r3
 8001f40:	7b7b      	ldrb	r3, [r7, #13]
 8001f42:	b21b      	sxth	r3, r3
 8001f44:	4313      	orrs	r3, r2
 8001f46:	b21b      	sxth	r3, r3
 8001f48:	81fb      	strh	r3, [r7, #14]
		
	I2C1->CR1 &= ~( I2C_CR1_ACK | I2C_CR1_POS );	
 8001f4a:	4a07      	ldr	r2, [pc, #28]	; (8001f68 <EEPROM_read_word+0x158>)
 8001f4c:	4b06      	ldr	r3, [pc, #24]	; (8001f68 <EEPROM_read_word+0x158>)
 8001f4e:	881b      	ldrh	r3, [r3, #0]
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	8013      	strh	r3, [r2, #0]

	return data_raw;
 8001f5a:	89fb      	ldrh	r3, [r7, #14]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3714      	adds	r7, #20
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bc80      	pop	{r7}
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	40005400 	.word	0x40005400

08001f6c <EEPROM_read_DWord>:
//

//  32 (Double Word)   EEPROM   I2C
uint32_t EEPROM_read_DWord(uint8_t device, uint8_t cell)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	460a      	mov	r2, r1
 8001f76:	71fb      	strb	r3, [r7, #7]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	71bb      	strb	r3, [r7, #6]
uint16_t LW = 0, HW = 0;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	81fb      	strh	r3, [r7, #14]
 8001f80:	2300      	movs	r3, #0
 8001f82:	81bb      	strh	r3, [r7, #12]
uint32_t raw_out = 0;
 8001f84:	2300      	movs	r3, #0
 8001f86:	60bb      	str	r3, [r7, #8]
	
HW = EEPROM_read_word(device, cell);
 8001f88:	79ba      	ldrb	r2, [r7, #6]
 8001f8a:	79fb      	ldrb	r3, [r7, #7]
 8001f8c:	4611      	mov	r1, r2
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f7ff ff3e 	bl	8001e10 <EEPROM_read_word>
 8001f94:	4603      	mov	r3, r0
 8001f96:	81bb      	strh	r3, [r7, #12]
//I2C_delay(3000);
	
LW = EEPROM_read_word(device, cell + 2);
 8001f98:	79bb      	ldrb	r3, [r7, #6]
 8001f9a:	3302      	adds	r3, #2
 8001f9c:	b2da      	uxtb	r2, r3
 8001f9e:	79fb      	ldrb	r3, [r7, #7]
 8001fa0:	4611      	mov	r1, r2
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7ff ff34 	bl	8001e10 <EEPROM_read_word>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	81fb      	strh	r3, [r7, #14]
//I2C_delay(7500);
	
raw_out = (uint32_t)( (HW << 16) | LW );	
 8001fac:	89bb      	ldrh	r3, [r7, #12]
 8001fae:	041a      	lsls	r2, r3, #16
 8001fb0:	89fb      	ldrh	r3, [r7, #14]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	60bb      	str	r3, [r7, #8]
	
return raw_out;
 8001fb6:	68bb      	ldr	r3, [r7, #8]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3710      	adds	r7, #16
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <K_updatePeriphFreq>:

uint32_t volatile K_EXT_OSC_FREQ = K_STURTUP_EXT_OSC_FREQ; //10MHz
uint32_t volatile K_INT_OSC_FREQ = K_STURTUP_INT_OSC_FREQ; //8MHz
K_CLOC_CONTROL volatile K_CLOCK_CONTROL_STRUCT;

void K_updatePeriphFreq(void){
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0

	K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ = K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ;
 8001fc4:	4b76      	ldr	r3, [pc, #472]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a75      	ldr	r2, [pc, #468]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8001fca:	6053      	str	r3, [r2, #4]

	if(!(RCC->CFGR & RCC_CFGR_HPRE_3)){
 8001fcc:	4b75      	ldr	r3, [pc, #468]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d104      	bne.n	8001fe2 <K_updatePeriphFreq+0x22>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 1;
 8001fd8:	4b71      	ldr	r3, [pc, #452]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	4a70      	ldr	r2, [pc, #448]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8001fde:	6053      	str	r3, [r2, #4]
 8001fe0:	e05e      	b.n	80020a0 <K_updatePeriphFreq+0xe0>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV512)){
 8001fe2:	4b70      	ldr	r3, [pc, #448]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d105      	bne.n	8001ffa <K_updatePeriphFreq+0x3a>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 512;
 8001fee:	4b6c      	ldr	r3, [pc, #432]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	0a5b      	lsrs	r3, r3, #9
 8001ff4:	4a6a      	ldr	r2, [pc, #424]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8001ff6:	6053      	str	r3, [r2, #4]
 8001ff8:	e052      	b.n	80020a0 <K_updatePeriphFreq+0xe0>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV256)){
 8001ffa:	4b6a      	ldr	r3, [pc, #424]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d105      	bne.n	8002012 <K_updatePeriphFreq+0x52>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 256;
 8002006:	4b66      	ldr	r3, [pc, #408]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	0a1b      	lsrs	r3, r3, #8
 800200c:	4a64      	ldr	r2, [pc, #400]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 800200e:	6053      	str	r3, [r2, #4]
 8002010:	e046      	b.n	80020a0 <K_updatePeriphFreq+0xe0>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV128)){
 8002012:	4b64      	ldr	r3, [pc, #400]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f003 03d0 	and.w	r3, r3, #208	; 0xd0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d105      	bne.n	800202a <K_updatePeriphFreq+0x6a>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 128;
 800201e:	4b60      	ldr	r3, [pc, #384]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	09db      	lsrs	r3, r3, #7
 8002024:	4a5e      	ldr	r2, [pc, #376]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002026:	6053      	str	r3, [r2, #4]
 8002028:	e03a      	b.n	80020a0 <K_updatePeriphFreq+0xe0>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV64)){
 800202a:	4b5e      	ldr	r3, [pc, #376]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d105      	bne.n	8002042 <K_updatePeriphFreq+0x82>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 64;
 8002036:	4b5a      	ldr	r3, [pc, #360]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	099b      	lsrs	r3, r3, #6
 800203c:	4a58      	ldr	r2, [pc, #352]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 800203e:	6053      	str	r3, [r2, #4]
 8002040:	e02e      	b.n	80020a0 <K_updatePeriphFreq+0xe0>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV16)){
 8002042:	4b58      	ldr	r3, [pc, #352]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f003 03b0 	and.w	r3, r3, #176	; 0xb0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d105      	bne.n	800205a <K_updatePeriphFreq+0x9a>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 16;
 800204e:	4b54      	ldr	r3, [pc, #336]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	091b      	lsrs	r3, r3, #4
 8002054:	4a52      	ldr	r2, [pc, #328]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002056:	6053      	str	r3, [r2, #4]
 8002058:	e022      	b.n	80020a0 <K_updatePeriphFreq+0xe0>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV8)){
 800205a:	4b52      	ldr	r3, [pc, #328]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d105      	bne.n	8002072 <K_updatePeriphFreq+0xb2>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 8;
 8002066:	4b4e      	ldr	r3, [pc, #312]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	08db      	lsrs	r3, r3, #3
 800206c:	4a4c      	ldr	r2, [pc, #304]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 800206e:	6053      	str	r3, [r2, #4]
 8002070:	e016      	b.n	80020a0 <K_updatePeriphFreq+0xe0>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV4)){
 8002072:	4b4c      	ldr	r3, [pc, #304]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f003 0390 	and.w	r3, r3, #144	; 0x90
 800207a:	2b00      	cmp	r3, #0
 800207c:	d105      	bne.n	800208a <K_updatePeriphFreq+0xca>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 4;
 800207e:	4b48      	ldr	r3, [pc, #288]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	089b      	lsrs	r3, r3, #2
 8002084:	4a46      	ldr	r2, [pc, #280]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002086:	6053      	str	r3, [r2, #4]
 8002088:	e00a      	b.n	80020a0 <K_updatePeriphFreq+0xe0>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV2)){
 800208a:	4b46      	ldr	r3, [pc, #280]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002092:	2b00      	cmp	r3, #0
 8002094:	d104      	bne.n	80020a0 <K_updatePeriphFreq+0xe0>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 2;
 8002096:	4b42      	ldr	r3, [pc, #264]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	085b      	lsrs	r3, r3, #1
 800209c:	4a40      	ldr	r2, [pc, #256]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 800209e:	6053      	str	r3, [r2, #4]
	}
	
	K_CLOCK_CONTROL_STRUCT.K_APB1_FREQ = K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ;
 80020a0:	4b3f      	ldr	r3, [pc, #252]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	4a3e      	ldr	r2, [pc, #248]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 80020a6:	6093      	str	r3, [r2, #8]
	
	if(!(RCC->CFGR & RCC_CFGR_PPRE1_2)){
 80020a8:	4b3e      	ldr	r3, [pc, #248]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d104      	bne.n	80020be <K_updatePeriphFreq+0xfe>
		K_CLOCK_CONTROL_STRUCT.K_APB1_FREQ /= 1;
 80020b4:	4b3a      	ldr	r3, [pc, #232]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	4a39      	ldr	r2, [pc, #228]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 80020ba:	6093      	str	r3, [r2, #8]
 80020bc:	e02e      	b.n	800211c <K_updatePeriphFreq+0x15c>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE1_DIV16)){
 80020be:	4b39      	ldr	r3, [pc, #228]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d105      	bne.n	80020d6 <K_updatePeriphFreq+0x116>
		K_CLOCK_CONTROL_STRUCT.K_APB1_FREQ /= 16;
 80020ca:	4b35      	ldr	r3, [pc, #212]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	091b      	lsrs	r3, r3, #4
 80020d0:	4a33      	ldr	r2, [pc, #204]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 80020d2:	6093      	str	r3, [r2, #8]
 80020d4:	e022      	b.n	800211c <K_updatePeriphFreq+0x15c>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE1_DIV8)){
 80020d6:	4b33      	ldr	r3, [pc, #204]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d105      	bne.n	80020ee <K_updatePeriphFreq+0x12e>
		K_CLOCK_CONTROL_STRUCT.K_APB1_FREQ /= 8;
 80020e2:	4b2f      	ldr	r3, [pc, #188]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	08db      	lsrs	r3, r3, #3
 80020e8:	4a2d      	ldr	r2, [pc, #180]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 80020ea:	6093      	str	r3, [r2, #8]
 80020ec:	e016      	b.n	800211c <K_updatePeriphFreq+0x15c>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE1_DIV4)){
 80020ee:	4b2d      	ldr	r3, [pc, #180]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f403 63a0 	and.w	r3, r3, #1280	; 0x500
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d105      	bne.n	8002106 <K_updatePeriphFreq+0x146>
		K_CLOCK_CONTROL_STRUCT.K_APB1_FREQ /= 4;
 80020fa:	4b29      	ldr	r3, [pc, #164]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	089b      	lsrs	r3, r3, #2
 8002100:	4a27      	ldr	r2, [pc, #156]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002102:	6093      	str	r3, [r2, #8]
 8002104:	e00a      	b.n	800211c <K_updatePeriphFreq+0x15c>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE1_DIV2)){
 8002106:	4b27      	ldr	r3, [pc, #156]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800210e:	2b00      	cmp	r3, #0
 8002110:	d104      	bne.n	800211c <K_updatePeriphFreq+0x15c>
		K_CLOCK_CONTROL_STRUCT.K_APB1_FREQ /= 2;
 8002112:	4b23      	ldr	r3, [pc, #140]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	085b      	lsrs	r3, r3, #1
 8002118:	4a21      	ldr	r2, [pc, #132]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 800211a:	6093      	str	r3, [r2, #8]
	}
	
	K_CLOCK_CONTROL_STRUCT.K_APB2_FREQ = K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ;
 800211c:	4b20      	ldr	r3, [pc, #128]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	4a1f      	ldr	r2, [pc, #124]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002122:	60d3      	str	r3, [r2, #12]
	
	if(!(RCC->CFGR & RCC_CFGR_PPRE2_2)){
 8002124:	4b1f      	ldr	r3, [pc, #124]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800212c:	2b00      	cmp	r3, #0
 800212e:	d104      	bne.n	800213a <K_updatePeriphFreq+0x17a>
		K_CLOCK_CONTROL_STRUCT.K_APB2_FREQ /= 1;
 8002130:	4b1b      	ldr	r3, [pc, #108]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	4a1a      	ldr	r2, [pc, #104]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002136:	60d3      	str	r3, [r2, #12]
		K_CLOCK_CONTROL_STRUCT.K_APB2_FREQ /= 2;
	}


	
}
 8002138:	e02e      	b.n	8002198 <K_updatePeriphFreq+0x1d8>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE2_DIV16)){
 800213a:	4b1a      	ldr	r3, [pc, #104]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002142:	2b00      	cmp	r3, #0
 8002144:	d105      	bne.n	8002152 <K_updatePeriphFreq+0x192>
		K_CLOCK_CONTROL_STRUCT.K_APB2_FREQ /= 16;
 8002146:	4b16      	ldr	r3, [pc, #88]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	091b      	lsrs	r3, r3, #4
 800214c:	4a14      	ldr	r2, [pc, #80]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 800214e:	60d3      	str	r3, [r2, #12]
}
 8002150:	e022      	b.n	8002198 <K_updatePeriphFreq+0x1d8>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE2_DIV8)){
 8002152:	4b14      	ldr	r3, [pc, #80]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d105      	bne.n	800216a <K_updatePeriphFreq+0x1aa>
		K_CLOCK_CONTROL_STRUCT.K_APB2_FREQ /= 8;
 800215e:	4b10      	ldr	r3, [pc, #64]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	08db      	lsrs	r3, r3, #3
 8002164:	4a0e      	ldr	r2, [pc, #56]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002166:	60d3      	str	r3, [r2, #12]
}
 8002168:	e016      	b.n	8002198 <K_updatePeriphFreq+0x1d8>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE2_DIV4)){
 800216a:	4b0e      	ldr	r3, [pc, #56]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f403 5320 	and.w	r3, r3, #10240	; 0x2800
 8002172:	2b00      	cmp	r3, #0
 8002174:	d105      	bne.n	8002182 <K_updatePeriphFreq+0x1c2>
		K_CLOCK_CONTROL_STRUCT.K_APB2_FREQ /= 4;
 8002176:	4b0a      	ldr	r3, [pc, #40]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002178:	68db      	ldr	r3, [r3, #12]
 800217a:	089b      	lsrs	r3, r3, #2
 800217c:	4a08      	ldr	r2, [pc, #32]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 800217e:	60d3      	str	r3, [r2, #12]
}
 8002180:	e00a      	b.n	8002198 <K_updatePeriphFreq+0x1d8>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE2_DIV2)){
 8002182:	4b08      	ldr	r3, [pc, #32]	; (80021a4 <K_updatePeriphFreq+0x1e4>)
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d104      	bne.n	8002198 <K_updatePeriphFreq+0x1d8>
		K_CLOCK_CONTROL_STRUCT.K_APB2_FREQ /= 2;
 800218e:	4b04      	ldr	r3, [pc, #16]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002190:	68db      	ldr	r3, [r3, #12]
 8002192:	085b      	lsrs	r3, r3, #1
 8002194:	4a02      	ldr	r2, [pc, #8]	; (80021a0 <K_updatePeriphFreq+0x1e0>)
 8002196:	60d3      	str	r3, [r2, #12]
}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	bc80      	pop	{r7}
 800219e:	4770      	bx	lr
 80021a0:	2000110c 	.word	0x2000110c
 80021a4:	40021000 	.word	0x40021000

080021a8 <K_SetExtClockPLL>:

void K_SetExtClockPLL(char mult,	//mult - 4, 5, 6, 7, 8, 9, 65 as 6.5 
	char prediv1, // 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
	char prediv2, // 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
	char mult2)										//8, 9, 10, 11, 12, 13, 14, (not 15) 16, 20; if mult2 == 1 (not used) --> prediv2=1
{ 
 80021a8:	b490      	push	{r4, r7}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	4604      	mov	r4, r0
 80021b0:	4608      	mov	r0, r1
 80021b2:	4611      	mov	r1, r2
 80021b4:	461a      	mov	r2, r3
 80021b6:	4623      	mov	r3, r4
 80021b8:	71fb      	strb	r3, [r7, #7]
 80021ba:	4603      	mov	r3, r0
 80021bc:	71bb      	strb	r3, [r7, #6]
 80021be:	460b      	mov	r3, r1
 80021c0:	717b      	strb	r3, [r7, #5]
 80021c2:	4613      	mov	r3, r2
 80021c4:	713b      	strb	r3, [r7, #4]
	
	K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ = K_EXT_OSC_FREQ;
 80021c6:	4b98      	ldr	r3, [pc, #608]	; (8002428 <K_SetExtClockPLL+0x280>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a98      	ldr	r2, [pc, #608]	; (800242c <K_SetExtClockPLL+0x284>)
 80021cc:	6013      	str	r3, [r2, #0]
	
	RCC->CR |= RCC_CR_HSEON; //  
 80021ce:	4a98      	ldr	r2, [pc, #608]	; (8002430 <K_SetExtClockPLL+0x288>)
 80021d0:	4b97      	ldr	r3, [pc, #604]	; (8002430 <K_SetExtClockPLL+0x288>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021d8:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSERDY));// ,       
 80021da:	bf00      	nop
 80021dc:	4b94      	ldr	r3, [pc, #592]	; (8002430 <K_SetExtClockPLL+0x288>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d0f9      	beq.n	80021dc <K_SetExtClockPLL+0x34>
	
	RCC->CR |= RCC_CR_HSION; //  
 80021e8:	4a91      	ldr	r2, [pc, #580]	; (8002430 <K_SetExtClockPLL+0x288>)
 80021ea:	4b91      	ldr	r3, [pc, #580]	; (8002430 <K_SetExtClockPLL+0x288>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f043 0301 	orr.w	r3, r3, #1
 80021f2:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSIRDY));// ,       
 80021f4:	bf00      	nop
 80021f6:	4b8e      	ldr	r3, [pc, #568]	; (8002430 <K_SetExtClockPLL+0x288>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d0f9      	beq.n	80021f6 <K_SetExtClockPLL+0x4e>

	RCC->CFGR &= ~RCC_CFGR_SW;//     (  ),       
 8002202:	4a8b      	ldr	r2, [pc, #556]	; (8002430 <K_SetExtClockPLL+0x288>)
 8002204:	4b8a      	ldr	r3, [pc, #552]	; (8002430 <K_SetExtClockPLL+0x288>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f023 0303 	bic.w	r3, r3, #3
 800220c:	6053      	str	r3, [r2, #4]
	
	RCC->CR &= ~(RCC_CR_PLLON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);//     ,    
 800220e:	4a88      	ldr	r2, [pc, #544]	; (8002430 <K_SetExtClockPLL+0x288>)
 8002210:	4b87      	ldr	r3, [pc, #540]	; (8002430 <K_SetExtClockPLL+0x288>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002218:	6013      	str	r3, [r2, #0]
	
	RCC->CFGR &= ~RCC_CFGR_PLLMULL;// 
 800221a:	4a85      	ldr	r2, [pc, #532]	; (8002430 <K_SetExtClockPLL+0x288>)
 800221c:	4b84      	ldr	r3, [pc, #528]	; (8002430 <K_SetExtClockPLL+0x288>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 8002224:	6053      	str	r3, [r2, #4]
	if(mult == 4){
 8002226:	79fb      	ldrb	r3, [r7, #7]
 8002228:	2b04      	cmp	r3, #4
 800222a:	d10b      	bne.n	8002244 <K_SetExtClockPLL+0x9c>
		RCC->CFGR |= RCC_CFGR_PLLMULL4;
 800222c:	4a80      	ldr	r2, [pc, #512]	; (8002430 <K_SetExtClockPLL+0x288>)
 800222e:	4b80      	ldr	r3, [pc, #512]	; (8002430 <K_SetExtClockPLL+0x288>)
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002236:	6053      	str	r3, [r2, #4]
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 4;
 8002238:	4b7c      	ldr	r3, [pc, #496]	; (800242c <K_SetExtClockPLL+0x284>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	4a7b      	ldr	r2, [pc, #492]	; (800242c <K_SetExtClockPLL+0x284>)
 8002240:	6013      	str	r3, [r2, #0]
 8002242:	e06c      	b.n	800231e <K_SetExtClockPLL+0x176>
	}else if(mult == 5){
 8002244:	79fb      	ldrb	r3, [r7, #7]
 8002246:	2b05      	cmp	r3, #5
 8002248:	d10d      	bne.n	8002266 <K_SetExtClockPLL+0xbe>
		RCC->CFGR |= RCC_CFGR_PLLMULL5;
 800224a:	4a79      	ldr	r2, [pc, #484]	; (8002430 <K_SetExtClockPLL+0x288>)
 800224c:	4b78      	ldr	r3, [pc, #480]	; (8002430 <K_SetExtClockPLL+0x288>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 8002254:	6053      	str	r3, [r2, #4]
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 5;
 8002256:	4b75      	ldr	r3, [pc, #468]	; (800242c <K_SetExtClockPLL+0x284>)
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	4613      	mov	r3, r2
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	4413      	add	r3, r2
 8002260:	4a72      	ldr	r2, [pc, #456]	; (800242c <K_SetExtClockPLL+0x284>)
 8002262:	6013      	str	r3, [r2, #0]
 8002264:	e05b      	b.n	800231e <K_SetExtClockPLL+0x176>
	}else if(mult == 6){
 8002266:	79fb      	ldrb	r3, [r7, #7]
 8002268:	2b06      	cmp	r3, #6
 800226a:	d10f      	bne.n	800228c <K_SetExtClockPLL+0xe4>
		RCC->CFGR |= RCC_CFGR_PLLMULL6;
 800226c:	4a70      	ldr	r2, [pc, #448]	; (8002430 <K_SetExtClockPLL+0x288>)
 800226e:	4b70      	ldr	r3, [pc, #448]	; (8002430 <K_SetExtClockPLL+0x288>)
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002276:	6053      	str	r3, [r2, #4]
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 6;
 8002278:	4b6c      	ldr	r3, [pc, #432]	; (800242c <K_SetExtClockPLL+0x284>)
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	4613      	mov	r3, r2
 800227e:	005b      	lsls	r3, r3, #1
 8002280:	4413      	add	r3, r2
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	461a      	mov	r2, r3
 8002286:	4b69      	ldr	r3, [pc, #420]	; (800242c <K_SetExtClockPLL+0x284>)
 8002288:	601a      	str	r2, [r3, #0]
 800228a:	e048      	b.n	800231e <K_SetExtClockPLL+0x176>
	}else if(mult == 7){
 800228c:	79fb      	ldrb	r3, [r7, #7]
 800228e:	2b07      	cmp	r3, #7
 8002290:	d10d      	bne.n	80022ae <K_SetExtClockPLL+0x106>
		RCC->CFGR |= RCC_CFGR_PLLMULL7;
 8002292:	4a67      	ldr	r2, [pc, #412]	; (8002430 <K_SetExtClockPLL+0x288>)
 8002294:	4b66      	ldr	r3, [pc, #408]	; (8002430 <K_SetExtClockPLL+0x288>)
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f443 13a0 	orr.w	r3, r3, #1310720	; 0x140000
 800229c:	6053      	str	r3, [r2, #4]
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 7;
 800229e:	4b63      	ldr	r3, [pc, #396]	; (800242c <K_SetExtClockPLL+0x284>)
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	4613      	mov	r3, r2
 80022a4:	00db      	lsls	r3, r3, #3
 80022a6:	1a9b      	subs	r3, r3, r2
 80022a8:	4a60      	ldr	r2, [pc, #384]	; (800242c <K_SetExtClockPLL+0x284>)
 80022aa:	6013      	str	r3, [r2, #0]
 80022ac:	e037      	b.n	800231e <K_SetExtClockPLL+0x176>
	}else if(mult == 8){
 80022ae:	79fb      	ldrb	r3, [r7, #7]
 80022b0:	2b08      	cmp	r3, #8
 80022b2:	d10b      	bne.n	80022cc <K_SetExtClockPLL+0x124>
		RCC->CFGR |= RCC_CFGR_PLLMULL8;
 80022b4:	4a5e      	ldr	r2, [pc, #376]	; (8002430 <K_SetExtClockPLL+0x288>)
 80022b6:	4b5e      	ldr	r3, [pc, #376]	; (8002430 <K_SetExtClockPLL+0x288>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f443 13c0 	orr.w	r3, r3, #1572864	; 0x180000
 80022be:	6053      	str	r3, [r2, #4]
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 8;
 80022c0:	4b5a      	ldr	r3, [pc, #360]	; (800242c <K_SetExtClockPLL+0x284>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	00db      	lsls	r3, r3, #3
 80022c6:	4a59      	ldr	r2, [pc, #356]	; (800242c <K_SetExtClockPLL+0x284>)
 80022c8:	6013      	str	r3, [r2, #0]
 80022ca:	e028      	b.n	800231e <K_SetExtClockPLL+0x176>
	}else if(mult == 9){
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	2b09      	cmp	r3, #9
 80022d0:	d10d      	bne.n	80022ee <K_SetExtClockPLL+0x146>
		RCC->CFGR |= RCC_CFGR_PLLMULL9;
 80022d2:	4a57      	ldr	r2, [pc, #348]	; (8002430 <K_SetExtClockPLL+0x288>)
 80022d4:	4b56      	ldr	r3, [pc, #344]	; (8002430 <K_SetExtClockPLL+0x288>)
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f443 13e0 	orr.w	r3, r3, #1835008	; 0x1c0000
 80022dc:	6053      	str	r3, [r2, #4]
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 9;
 80022de:	4b53      	ldr	r3, [pc, #332]	; (800242c <K_SetExtClockPLL+0x284>)
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	4613      	mov	r3, r2
 80022e4:	00db      	lsls	r3, r3, #3
 80022e6:	4413      	add	r3, r2
 80022e8:	4a50      	ldr	r2, [pc, #320]	; (800242c <K_SetExtClockPLL+0x284>)
 80022ea:	6013      	str	r3, [r2, #0]
 80022ec:	e017      	b.n	800231e <K_SetExtClockPLL+0x176>
	}else if(mult == 65){
 80022ee:	79fb      	ldrb	r3, [r7, #7]
 80022f0:	2b41      	cmp	r3, #65	; 0x41
 80022f2:	d114      	bne.n	800231e <K_SetExtClockPLL+0x176>
		RCC->CFGR |= RCC_CFGR_PLLMULL6_5;
 80022f4:	4a4e      	ldr	r2, [pc, #312]	; (8002430 <K_SetExtClockPLL+0x288>)
 80022f6:	4b4e      	ldr	r3, [pc, #312]	; (8002430 <K_SetExtClockPLL+0x288>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f443 1350 	orr.w	r3, r3, #3407872	; 0x340000
 80022fe:	6053      	str	r3, [r2, #4]
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 65;
 8002300:	4b4a      	ldr	r3, [pc, #296]	; (800242c <K_SetExtClockPLL+0x284>)
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	4613      	mov	r3, r2
 8002306:	019b      	lsls	r3, r3, #6
 8002308:	4413      	add	r3, r2
 800230a:	4a48      	ldr	r2, [pc, #288]	; (800242c <K_SetExtClockPLL+0x284>)
 800230c:	6013      	str	r3, [r2, #0]
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 10;
 800230e:	4b47      	ldr	r3, [pc, #284]	; (800242c <K_SetExtClockPLL+0x284>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a48      	ldr	r2, [pc, #288]	; (8002434 <K_SetExtClockPLL+0x28c>)
 8002314:	fba2 2303 	umull	r2, r3, r2, r3
 8002318:	08db      	lsrs	r3, r3, #3
 800231a:	4a44      	ldr	r2, [pc, #272]	; (800242c <K_SetExtClockPLL+0x284>)
 800231c:	6013      	str	r3, [r2, #0]
	}
	


	
	RCC->CFGR &= ~RCC_CFGR_PLLSRC;
 800231e:	4a44      	ldr	r2, [pc, #272]	; (8002430 <K_SetExtClockPLL+0x288>)
 8002320:	4b43      	ldr	r3, [pc, #268]	; (8002430 <K_SetExtClockPLL+0x288>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002328:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_PLLSRC_PREDIV1; //     
 800232a:	4a41      	ldr	r2, [pc, #260]	; (8002430 <K_SetExtClockPLL+0x288>)
 800232c:	4b40      	ldr	r3, [pc, #256]	; (8002430 <K_SetExtClockPLL+0x288>)
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002334:	6053      	str	r3, [r2, #4]

	RCC->CFGR2 &= ~(RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV2);//  prediv1, prediv2
 8002336:	4a3e      	ldr	r2, [pc, #248]	; (8002430 <K_SetExtClockPLL+0x288>)
 8002338:	4b3d      	ldr	r3, [pc, #244]	; (8002430 <K_SetExtClockPLL+0x288>)
 800233a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800233c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002340:	62d3      	str	r3, [r2, #44]	; 0x2c


	RCC->CFGR2 &= ~RCC_CFGR2_PREDIV1SRC; //  prediv1src
 8002342:	4a3b      	ldr	r2, [pc, #236]	; (8002430 <K_SetExtClockPLL+0x288>)
 8002344:	4b3a      	ldr	r3, [pc, #232]	; (8002430 <K_SetExtClockPLL+0x288>)
 8002346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002348:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800234c:	62d3      	str	r3, [r2, #44]	; 0x2c
	if(mult2 == 1){
 800234e:	793b      	ldrb	r3, [r7, #4]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d104      	bne.n	800235e <K_SetExtClockPLL+0x1b6>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1SRC_HSE; //  mult2 == 1, ..  ,     
 8002354:	4a36      	ldr	r2, [pc, #216]	; (8002430 <K_SetExtClockPLL+0x288>)
 8002356:	4b36      	ldr	r3, [pc, #216]	; (8002430 <K_SetExtClockPLL+0x288>)
 8002358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800235a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800235c:	e1d5      	b.n	800270a <K_SetExtClockPLL+0x562>
	}else{
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1SRC_PLL2; //      
 800235e:	4a34      	ldr	r2, [pc, #208]	; (8002430 <K_SetExtClockPLL+0x288>)
 8002360:	4b33      	ldr	r3, [pc, #204]	; (8002430 <K_SetExtClockPLL+0x288>)
 8002362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002364:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002368:	62d3      	str	r3, [r2, #44]	; 0x2c
		
		RCC->CFGR2 &= ~RCC_CFGR2_PLL2MUL; //  pll2
 800236a:	4a31      	ldr	r2, [pc, #196]	; (8002430 <K_SetExtClockPLL+0x288>)
 800236c:	4b30      	ldr	r3, [pc, #192]	; (8002430 <K_SetExtClockPLL+0x288>)
 800236e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002370:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002374:	62d3      	str	r3, [r2, #44]	; 0x2c
		if(mult2 == 8){
 8002376:	793b      	ldrb	r3, [r7, #4]
 8002378:	2b08      	cmp	r3, #8
 800237a:	d10b      	bne.n	8002394 <K_SetExtClockPLL+0x1ec>
			RCC->CFGR2 |= RCC_CFGR2_PLL2MUL8;
 800237c:	4a2c      	ldr	r2, [pc, #176]	; (8002430 <K_SetExtClockPLL+0x288>)
 800237e:	4b2c      	ldr	r3, [pc, #176]	; (8002430 <K_SetExtClockPLL+0x288>)
 8002380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002382:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8002386:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 8;
 8002388:	4b28      	ldr	r3, [pc, #160]	; (800242c <K_SetExtClockPLL+0x284>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	00db      	lsls	r3, r3, #3
 800238e:	4a27      	ldr	r2, [pc, #156]	; (800242c <K_SetExtClockPLL+0x284>)
 8002390:	6013      	str	r3, [r2, #0]
 8002392:	e098      	b.n	80024c6 <K_SetExtClockPLL+0x31e>
		}else if(mult2 == 9){
 8002394:	793b      	ldrb	r3, [r7, #4]
 8002396:	2b09      	cmp	r3, #9
 8002398:	d10d      	bne.n	80023b6 <K_SetExtClockPLL+0x20e>
			RCC->CFGR2 |= RCC_CFGR2_PLL2MUL9;
 800239a:	4a25      	ldr	r2, [pc, #148]	; (8002430 <K_SetExtClockPLL+0x288>)
 800239c:	4b24      	ldr	r3, [pc, #144]	; (8002430 <K_SetExtClockPLL+0x288>)
 800239e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a0:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80023a4:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 9;
 80023a6:	4b21      	ldr	r3, [pc, #132]	; (800242c <K_SetExtClockPLL+0x284>)
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	4613      	mov	r3, r2
 80023ac:	00db      	lsls	r3, r3, #3
 80023ae:	4413      	add	r3, r2
 80023b0:	4a1e      	ldr	r2, [pc, #120]	; (800242c <K_SetExtClockPLL+0x284>)
 80023b2:	6013      	str	r3, [r2, #0]
 80023b4:	e087      	b.n	80024c6 <K_SetExtClockPLL+0x31e>
		}else if(mult2 == 10){
 80023b6:	793b      	ldrb	r3, [r7, #4]
 80023b8:	2b0a      	cmp	r3, #10
 80023ba:	d10f      	bne.n	80023dc <K_SetExtClockPLL+0x234>
			RCC->CFGR2 |= RCC_CFGR2_PLL2MUL10;
 80023bc:	4a1c      	ldr	r2, [pc, #112]	; (8002430 <K_SetExtClockPLL+0x288>)
 80023be:	4b1c      	ldr	r3, [pc, #112]	; (8002430 <K_SetExtClockPLL+0x288>)
 80023c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023c2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023c6:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 10;
 80023c8:	4b18      	ldr	r3, [pc, #96]	; (800242c <K_SetExtClockPLL+0x284>)
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	4613      	mov	r3, r2
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	4413      	add	r3, r2
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	461a      	mov	r2, r3
 80023d6:	4b15      	ldr	r3, [pc, #84]	; (800242c <K_SetExtClockPLL+0x284>)
 80023d8:	601a      	str	r2, [r3, #0]
 80023da:	e074      	b.n	80024c6 <K_SetExtClockPLL+0x31e>
		}else if(mult2 == 11){
 80023dc:	793b      	ldrb	r3, [r7, #4]
 80023de:	2b0b      	cmp	r3, #11
 80023e0:	d10f      	bne.n	8002402 <K_SetExtClockPLL+0x25a>
			RCC->CFGR2 |= RCC_CFGR2_PLL2MUL11;
 80023e2:	4a13      	ldr	r2, [pc, #76]	; (8002430 <K_SetExtClockPLL+0x288>)
 80023e4:	4b12      	ldr	r3, [pc, #72]	; (8002430 <K_SetExtClockPLL+0x288>)
 80023e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e8:	f443 6310 	orr.w	r3, r3, #2304	; 0x900
 80023ec:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 11;
 80023ee:	4b0f      	ldr	r3, [pc, #60]	; (800242c <K_SetExtClockPLL+0x284>)
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	4613      	mov	r3, r2
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	4413      	add	r3, r2
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	4413      	add	r3, r2
 80023fc:	4a0b      	ldr	r2, [pc, #44]	; (800242c <K_SetExtClockPLL+0x284>)
 80023fe:	6013      	str	r3, [r2, #0]
 8002400:	e061      	b.n	80024c6 <K_SetExtClockPLL+0x31e>
		}else if(mult2 == 12){
 8002402:	793b      	ldrb	r3, [r7, #4]
 8002404:	2b0c      	cmp	r3, #12
 8002406:	d117      	bne.n	8002438 <K_SetExtClockPLL+0x290>
			RCC->CFGR2 |= RCC_CFGR2_PLL2MUL12;
 8002408:	4a09      	ldr	r2, [pc, #36]	; (8002430 <K_SetExtClockPLL+0x288>)
 800240a:	4b09      	ldr	r3, [pc, #36]	; (8002430 <K_SetExtClockPLL+0x288>)
 800240c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800240e:	f443 6320 	orr.w	r3, r3, #2560	; 0xa00
 8002412:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 12;
 8002414:	4b05      	ldr	r3, [pc, #20]	; (800242c <K_SetExtClockPLL+0x284>)
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	4613      	mov	r3, r2
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	4413      	add	r3, r2
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	461a      	mov	r2, r3
 8002422:	4b02      	ldr	r3, [pc, #8]	; (800242c <K_SetExtClockPLL+0x284>)
 8002424:	601a      	str	r2, [r3, #0]
 8002426:	e04e      	b.n	80024c6 <K_SetExtClockPLL+0x31e>
 8002428:	20000000 	.word	0x20000000
 800242c:	2000110c 	.word	0x2000110c
 8002430:	40021000 	.word	0x40021000
 8002434:	cccccccd 	.word	0xcccccccd
		}else if(mult2 == 13){
 8002438:	793b      	ldrb	r3, [r7, #4]
 800243a:	2b0d      	cmp	r3, #13
 800243c:	d10f      	bne.n	800245e <K_SetExtClockPLL+0x2b6>
			RCC->CFGR2 |= RCC_CFGR2_PLL2MUL13;
 800243e:	4a91      	ldr	r2, [pc, #580]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 8002440:	4b90      	ldr	r3, [pc, #576]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 8002442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002444:	f443 6330 	orr.w	r3, r3, #2816	; 0xb00
 8002448:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 13;
 800244a:	4b8f      	ldr	r3, [pc, #572]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	4613      	mov	r3, r2
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	4413      	add	r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	4413      	add	r3, r2
 8002458:	4a8b      	ldr	r2, [pc, #556]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 800245a:	6013      	str	r3, [r2, #0]
 800245c:	e033      	b.n	80024c6 <K_SetExtClockPLL+0x31e>
		}else if(mult2 == 14){
 800245e:	793b      	ldrb	r3, [r7, #4]
 8002460:	2b0e      	cmp	r3, #14
 8002462:	d10f      	bne.n	8002484 <K_SetExtClockPLL+0x2dc>
			RCC->CFGR2 |= RCC_CFGR2_PLL2MUL14;
 8002464:	4a87      	ldr	r2, [pc, #540]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 8002466:	4b87      	ldr	r3, [pc, #540]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 8002468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800246a:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 800246e:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 14;
 8002470:	4b85      	ldr	r3, [pc, #532]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	4613      	mov	r3, r2
 8002476:	00db      	lsls	r3, r3, #3
 8002478:	1a9b      	subs	r3, r3, r2
 800247a:	005b      	lsls	r3, r3, #1
 800247c:	461a      	mov	r2, r3
 800247e:	4b82      	ldr	r3, [pc, #520]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 8002480:	601a      	str	r2, [r3, #0]
 8002482:	e020      	b.n	80024c6 <K_SetExtClockPLL+0x31e>
		}else if(mult2 == 16){
 8002484:	793b      	ldrb	r3, [r7, #4]
 8002486:	2b10      	cmp	r3, #16
 8002488:	d10b      	bne.n	80024a2 <K_SetExtClockPLL+0x2fa>
			RCC->CFGR2 |= RCC_CFGR2_PLL2MUL16;
 800248a:	4a7e      	ldr	r2, [pc, #504]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 800248c:	4b7d      	ldr	r3, [pc, #500]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 800248e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002490:	f443 6360 	orr.w	r3, r3, #3584	; 0xe00
 8002494:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 16;
 8002496:	4b7c      	ldr	r3, [pc, #496]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	011b      	lsls	r3, r3, #4
 800249c:	4a7a      	ldr	r2, [pc, #488]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 800249e:	6013      	str	r3, [r2, #0]
 80024a0:	e011      	b.n	80024c6 <K_SetExtClockPLL+0x31e>
		}else if(mult2 == 20){
 80024a2:	793b      	ldrb	r3, [r7, #4]
 80024a4:	2b14      	cmp	r3, #20
 80024a6:	d10e      	bne.n	80024c6 <K_SetExtClockPLL+0x31e>
			RCC->CFGR2 |= RCC_CFGR2_PLL2MUL20;
 80024a8:	4a76      	ldr	r2, [pc, #472]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 80024aa:	4b76      	ldr	r3, [pc, #472]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 80024ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ae:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 80024b2:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 20;
 80024b4:	4b74      	ldr	r3, [pc, #464]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	4613      	mov	r3, r2
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	4413      	add	r3, r2
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	461a      	mov	r2, r3
 80024c2:	4b71      	ldr	r3, [pc, #452]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 80024c4:	601a      	str	r2, [r3, #0]
		}	
		
		if (prediv2 == 1){ //  2
 80024c6:	797b      	ldrb	r3, [r7, #5]
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d108      	bne.n	80024de <K_SetExtClockPLL+0x336>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV1;
 80024cc:	4a6d      	ldr	r2, [pc, #436]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 80024ce:	4b6d      	ldr	r3, [pc, #436]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 80024d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024d2:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 1;
 80024d4:	4b6c      	ldr	r3, [pc, #432]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a6b      	ldr	r2, [pc, #428]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 80024da:	6013      	str	r3, [r2, #0]
 80024dc:	e115      	b.n	800270a <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 2){
 80024de:	797b      	ldrb	r3, [r7, #5]
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d10b      	bne.n	80024fc <K_SetExtClockPLL+0x354>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV2;
 80024e4:	4a67      	ldr	r2, [pc, #412]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 80024e6:	4b67      	ldr	r3, [pc, #412]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 80024e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ea:	f043 0310 	orr.w	r3, r3, #16
 80024ee:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 2;
 80024f0:	4b65      	ldr	r3, [pc, #404]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	085b      	lsrs	r3, r3, #1
 80024f6:	4a64      	ldr	r2, [pc, #400]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 80024f8:	6013      	str	r3, [r2, #0]
 80024fa:	e106      	b.n	800270a <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 3){
 80024fc:	797b      	ldrb	r3, [r7, #5]
 80024fe:	2b03      	cmp	r3, #3
 8002500:	d10e      	bne.n	8002520 <K_SetExtClockPLL+0x378>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV3;
 8002502:	4a60      	ldr	r2, [pc, #384]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 8002504:	4b5f      	ldr	r3, [pc, #380]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 8002506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002508:	f043 0320 	orr.w	r3, r3, #32
 800250c:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 3;
 800250e:	4b5e      	ldr	r3, [pc, #376]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a5e      	ldr	r2, [pc, #376]	; (800268c <K_SetExtClockPLL+0x4e4>)
 8002514:	fba2 2303 	umull	r2, r3, r2, r3
 8002518:	085b      	lsrs	r3, r3, #1
 800251a:	4a5b      	ldr	r2, [pc, #364]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 800251c:	6013      	str	r3, [r2, #0]
 800251e:	e0f4      	b.n	800270a <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 4){
 8002520:	797b      	ldrb	r3, [r7, #5]
 8002522:	2b04      	cmp	r3, #4
 8002524:	d10b      	bne.n	800253e <K_SetExtClockPLL+0x396>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV4;
 8002526:	4a57      	ldr	r2, [pc, #348]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 8002528:	4b56      	ldr	r3, [pc, #344]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 800252a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800252c:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002530:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 4;
 8002532:	4b55      	ldr	r3, [pc, #340]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	089b      	lsrs	r3, r3, #2
 8002538:	4a53      	ldr	r2, [pc, #332]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 800253a:	6013      	str	r3, [r2, #0]
 800253c:	e0e5      	b.n	800270a <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 5){
 800253e:	797b      	ldrb	r3, [r7, #5]
 8002540:	2b05      	cmp	r3, #5
 8002542:	d10e      	bne.n	8002562 <K_SetExtClockPLL+0x3ba>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV5;
 8002544:	4a4f      	ldr	r2, [pc, #316]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 8002546:	4b4f      	ldr	r3, [pc, #316]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 8002548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800254a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800254e:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 5;
 8002550:	4b4d      	ldr	r3, [pc, #308]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a4e      	ldr	r2, [pc, #312]	; (8002690 <K_SetExtClockPLL+0x4e8>)
 8002556:	fba2 2303 	umull	r2, r3, r2, r3
 800255a:	089b      	lsrs	r3, r3, #2
 800255c:	4a4a      	ldr	r2, [pc, #296]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 800255e:	6013      	str	r3, [r2, #0]
 8002560:	e0d3      	b.n	800270a <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 6){
 8002562:	797b      	ldrb	r3, [r7, #5]
 8002564:	2b06      	cmp	r3, #6
 8002566:	d10e      	bne.n	8002586 <K_SetExtClockPLL+0x3de>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV6;
 8002568:	4a46      	ldr	r2, [pc, #280]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 800256a:	4b46      	ldr	r3, [pc, #280]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 800256c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800256e:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8002572:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 6;
 8002574:	4b44      	ldr	r3, [pc, #272]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a44      	ldr	r2, [pc, #272]	; (800268c <K_SetExtClockPLL+0x4e4>)
 800257a:	fba2 2303 	umull	r2, r3, r2, r3
 800257e:	089b      	lsrs	r3, r3, #2
 8002580:	4a41      	ldr	r2, [pc, #260]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 8002582:	6013      	str	r3, [r2, #0]
 8002584:	e0c1      	b.n	800270a <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 7){
 8002586:	797b      	ldrb	r3, [r7, #5]
 8002588:	2b07      	cmp	r3, #7
 800258a:	d111      	bne.n	80025b0 <K_SetExtClockPLL+0x408>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV7;
 800258c:	4a3d      	ldr	r2, [pc, #244]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 800258e:	4b3d      	ldr	r3, [pc, #244]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 8002590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002592:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002596:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 7;
 8002598:	4b3b      	ldr	r3, [pc, #236]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	4b3d      	ldr	r3, [pc, #244]	; (8002694 <K_SetExtClockPLL+0x4ec>)
 800259e:	fba3 1302 	umull	r1, r3, r3, r2
 80025a2:	1ad2      	subs	r2, r2, r3
 80025a4:	0852      	lsrs	r2, r2, #1
 80025a6:	4413      	add	r3, r2
 80025a8:	089b      	lsrs	r3, r3, #2
 80025aa:	4a37      	ldr	r2, [pc, #220]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 80025ac:	6013      	str	r3, [r2, #0]
 80025ae:	e0ac      	b.n	800270a <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 8){
 80025b0:	797b      	ldrb	r3, [r7, #5]
 80025b2:	2b08      	cmp	r3, #8
 80025b4:	d10b      	bne.n	80025ce <K_SetExtClockPLL+0x426>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV8;
 80025b6:	4a33      	ldr	r2, [pc, #204]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 80025b8:	4b32      	ldr	r3, [pc, #200]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 80025ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025bc:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80025c0:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 8;
 80025c2:	4b31      	ldr	r3, [pc, #196]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	08db      	lsrs	r3, r3, #3
 80025c8:	4a2f      	ldr	r2, [pc, #188]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 80025ca:	6013      	str	r3, [r2, #0]
 80025cc:	e09d      	b.n	800270a <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 9){
 80025ce:	797b      	ldrb	r3, [r7, #5]
 80025d0:	2b09      	cmp	r3, #9
 80025d2:	d10e      	bne.n	80025f2 <K_SetExtClockPLL+0x44a>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV9;
 80025d4:	4a2b      	ldr	r2, [pc, #172]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 80025d6:	4b2b      	ldr	r3, [pc, #172]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 80025d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025de:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 9;
 80025e0:	4b29      	ldr	r3, [pc, #164]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a2c      	ldr	r2, [pc, #176]	; (8002698 <K_SetExtClockPLL+0x4f0>)
 80025e6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ea:	085b      	lsrs	r3, r3, #1
 80025ec:	4a26      	ldr	r2, [pc, #152]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 80025ee:	6013      	str	r3, [r2, #0]
 80025f0:	e08b      	b.n	800270a <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 10){
 80025f2:	797b      	ldrb	r3, [r7, #5]
 80025f4:	2b0a      	cmp	r3, #10
 80025f6:	d10e      	bne.n	8002616 <K_SetExtClockPLL+0x46e>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV10;
 80025f8:	4a22      	ldr	r2, [pc, #136]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 80025fa:	4b22      	ldr	r3, [pc, #136]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 80025fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025fe:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8002602:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 10;
 8002604:	4b20      	ldr	r3, [pc, #128]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a21      	ldr	r2, [pc, #132]	; (8002690 <K_SetExtClockPLL+0x4e8>)
 800260a:	fba2 2303 	umull	r2, r3, r2, r3
 800260e:	08db      	lsrs	r3, r3, #3
 8002610:	4a1d      	ldr	r2, [pc, #116]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 8002612:	6013      	str	r3, [r2, #0]
 8002614:	e079      	b.n	800270a <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 11){
 8002616:	797b      	ldrb	r3, [r7, #5]
 8002618:	2b0b      	cmp	r3, #11
 800261a:	d10e      	bne.n	800263a <K_SetExtClockPLL+0x492>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV11;
 800261c:	4a19      	ldr	r2, [pc, #100]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 800261e:	4b19      	ldr	r3, [pc, #100]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 8002620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002622:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8002626:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 11;
 8002628:	4b17      	ldr	r3, [pc, #92]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a1b      	ldr	r2, [pc, #108]	; (800269c <K_SetExtClockPLL+0x4f4>)
 800262e:	fba2 2303 	umull	r2, r3, r2, r3
 8002632:	08db      	lsrs	r3, r3, #3
 8002634:	4a14      	ldr	r2, [pc, #80]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 8002636:	6013      	str	r3, [r2, #0]
 8002638:	e067      	b.n	800270a <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 12){
 800263a:	797b      	ldrb	r3, [r7, #5]
 800263c:	2b0c      	cmp	r3, #12
 800263e:	d10e      	bne.n	800265e <K_SetExtClockPLL+0x4b6>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV12;
 8002640:	4a10      	ldr	r2, [pc, #64]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 8002642:	4b10      	ldr	r3, [pc, #64]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 8002644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002646:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800264a:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 12;
 800264c:	4b0e      	ldr	r3, [pc, #56]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a0e      	ldr	r2, [pc, #56]	; (800268c <K_SetExtClockPLL+0x4e4>)
 8002652:	fba2 2303 	umull	r2, r3, r2, r3
 8002656:	08db      	lsrs	r3, r3, #3
 8002658:	4a0b      	ldr	r2, [pc, #44]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 800265a:	6013      	str	r3, [r2, #0]
 800265c:	e055      	b.n	800270a <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 13){
 800265e:	797b      	ldrb	r3, [r7, #5]
 8002660:	2b0d      	cmp	r3, #13
 8002662:	d11f      	bne.n	80026a4 <K_SetExtClockPLL+0x4fc>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV13;
 8002664:	4a07      	ldr	r2, [pc, #28]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 8002666:	4b07      	ldr	r3, [pc, #28]	; (8002684 <K_SetExtClockPLL+0x4dc>)
 8002668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800266a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800266e:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 13;
 8002670:	4b05      	ldr	r3, [pc, #20]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a0a      	ldr	r2, [pc, #40]	; (80026a0 <K_SetExtClockPLL+0x4f8>)
 8002676:	fba2 2303 	umull	r2, r3, r2, r3
 800267a:	089b      	lsrs	r3, r3, #2
 800267c:	4a02      	ldr	r2, [pc, #8]	; (8002688 <K_SetExtClockPLL+0x4e0>)
 800267e:	6013      	str	r3, [r2, #0]
 8002680:	e043      	b.n	800270a <K_SetExtClockPLL+0x562>
 8002682:	bf00      	nop
 8002684:	40021000 	.word	0x40021000
 8002688:	2000110c 	.word	0x2000110c
 800268c:	aaaaaaab 	.word	0xaaaaaaab
 8002690:	cccccccd 	.word	0xcccccccd
 8002694:	24924925 	.word	0x24924925
 8002698:	38e38e39 	.word	0x38e38e39
 800269c:	ba2e8ba3 	.word	0xba2e8ba3
 80026a0:	4ec4ec4f 	.word	0x4ec4ec4f
		}else if (prediv2 == 14){
 80026a4:	797b      	ldrb	r3, [r7, #5]
 80026a6:	2b0e      	cmp	r3, #14
 80026a8:	d10f      	bne.n	80026ca <K_SetExtClockPLL+0x522>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV14;
 80026aa:	4a90      	ldr	r2, [pc, #576]	; (80028ec <K_SetExtClockPLL+0x744>)
 80026ac:	4b8f      	ldr	r3, [pc, #572]	; (80028ec <K_SetExtClockPLL+0x744>)
 80026ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026b0:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 80026b4:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 14;
 80026b6:	4b8e      	ldr	r3, [pc, #568]	; (80028f0 <K_SetExtClockPLL+0x748>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	085b      	lsrs	r3, r3, #1
 80026bc:	4a8d      	ldr	r2, [pc, #564]	; (80028f4 <K_SetExtClockPLL+0x74c>)
 80026be:	fba2 2303 	umull	r2, r3, r2, r3
 80026c2:	089b      	lsrs	r3, r3, #2
 80026c4:	4a8a      	ldr	r2, [pc, #552]	; (80028f0 <K_SetExtClockPLL+0x748>)
 80026c6:	6013      	str	r3, [r2, #0]
 80026c8:	e01f      	b.n	800270a <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 15){
 80026ca:	797b      	ldrb	r3, [r7, #5]
 80026cc:	2b0f      	cmp	r3, #15
 80026ce:	d10e      	bne.n	80026ee <K_SetExtClockPLL+0x546>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV15;
 80026d0:	4a86      	ldr	r2, [pc, #536]	; (80028ec <K_SetExtClockPLL+0x744>)
 80026d2:	4b86      	ldr	r3, [pc, #536]	; (80028ec <K_SetExtClockPLL+0x744>)
 80026d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026d6:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80026da:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 15;
 80026dc:	4b84      	ldr	r3, [pc, #528]	; (80028f0 <K_SetExtClockPLL+0x748>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a85      	ldr	r2, [pc, #532]	; (80028f8 <K_SetExtClockPLL+0x750>)
 80026e2:	fba2 2303 	umull	r2, r3, r2, r3
 80026e6:	08db      	lsrs	r3, r3, #3
 80026e8:	4a81      	ldr	r2, [pc, #516]	; (80028f0 <K_SetExtClockPLL+0x748>)
 80026ea:	6013      	str	r3, [r2, #0]
 80026ec:	e00d      	b.n	800270a <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 16){
 80026ee:	797b      	ldrb	r3, [r7, #5]
 80026f0:	2b10      	cmp	r3, #16
 80026f2:	d10a      	bne.n	800270a <K_SetExtClockPLL+0x562>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV16;
 80026f4:	4a7d      	ldr	r2, [pc, #500]	; (80028ec <K_SetExtClockPLL+0x744>)
 80026f6:	4b7d      	ldr	r3, [pc, #500]	; (80028ec <K_SetExtClockPLL+0x744>)
 80026f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026fa:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80026fe:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 16;
 8002700:	4b7b      	ldr	r3, [pc, #492]	; (80028f0 <K_SetExtClockPLL+0x748>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	091b      	lsrs	r3, r3, #4
 8002706:	4a7a      	ldr	r2, [pc, #488]	; (80028f0 <K_SetExtClockPLL+0x748>)
 8002708:	6013      	str	r3, [r2, #0]
		
		

	}
	
		if (prediv1 == 1){ 
 800270a:	79bb      	ldrb	r3, [r7, #6]
 800270c:	2b01      	cmp	r3, #1
 800270e:	d108      	bne.n	8002722 <K_SetExtClockPLL+0x57a>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV1;
 8002710:	4a76      	ldr	r2, [pc, #472]	; (80028ec <K_SetExtClockPLL+0x744>)
 8002712:	4b76      	ldr	r3, [pc, #472]	; (80028ec <K_SetExtClockPLL+0x744>)
 8002714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002716:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 1;
 8002718:	4b75      	ldr	r3, [pc, #468]	; (80028f0 <K_SetExtClockPLL+0x748>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a74      	ldr	r2, [pc, #464]	; (80028f0 <K_SetExtClockPLL+0x748>)
 800271e:	6013      	str	r3, [r2, #0]
 8002720:	e11c      	b.n	800295c <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 2){
 8002722:	79bb      	ldrb	r3, [r7, #6]
 8002724:	2b02      	cmp	r3, #2
 8002726:	d10b      	bne.n	8002740 <K_SetExtClockPLL+0x598>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV2;
 8002728:	4a70      	ldr	r2, [pc, #448]	; (80028ec <K_SetExtClockPLL+0x744>)
 800272a:	4b70      	ldr	r3, [pc, #448]	; (80028ec <K_SetExtClockPLL+0x744>)
 800272c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800272e:	f043 0301 	orr.w	r3, r3, #1
 8002732:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 2;
 8002734:	4b6e      	ldr	r3, [pc, #440]	; (80028f0 <K_SetExtClockPLL+0x748>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	085b      	lsrs	r3, r3, #1
 800273a:	4a6d      	ldr	r2, [pc, #436]	; (80028f0 <K_SetExtClockPLL+0x748>)
 800273c:	6013      	str	r3, [r2, #0]
 800273e:	e10d      	b.n	800295c <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 3){
 8002740:	79bb      	ldrb	r3, [r7, #6]
 8002742:	2b03      	cmp	r3, #3
 8002744:	d10e      	bne.n	8002764 <K_SetExtClockPLL+0x5bc>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV3;
 8002746:	4a69      	ldr	r2, [pc, #420]	; (80028ec <K_SetExtClockPLL+0x744>)
 8002748:	4b68      	ldr	r3, [pc, #416]	; (80028ec <K_SetExtClockPLL+0x744>)
 800274a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800274c:	f043 0302 	orr.w	r3, r3, #2
 8002750:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 3;
 8002752:	4b67      	ldr	r3, [pc, #412]	; (80028f0 <K_SetExtClockPLL+0x748>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a69      	ldr	r2, [pc, #420]	; (80028fc <K_SetExtClockPLL+0x754>)
 8002758:	fba2 2303 	umull	r2, r3, r2, r3
 800275c:	085b      	lsrs	r3, r3, #1
 800275e:	4a64      	ldr	r2, [pc, #400]	; (80028f0 <K_SetExtClockPLL+0x748>)
 8002760:	6013      	str	r3, [r2, #0]
 8002762:	e0fb      	b.n	800295c <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 4){
 8002764:	79bb      	ldrb	r3, [r7, #6]
 8002766:	2b04      	cmp	r3, #4
 8002768:	d10b      	bne.n	8002782 <K_SetExtClockPLL+0x5da>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV4;
 800276a:	4a60      	ldr	r2, [pc, #384]	; (80028ec <K_SetExtClockPLL+0x744>)
 800276c:	4b5f      	ldr	r3, [pc, #380]	; (80028ec <K_SetExtClockPLL+0x744>)
 800276e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002770:	f043 0303 	orr.w	r3, r3, #3
 8002774:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 4;
 8002776:	4b5e      	ldr	r3, [pc, #376]	; (80028f0 <K_SetExtClockPLL+0x748>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	089b      	lsrs	r3, r3, #2
 800277c:	4a5c      	ldr	r2, [pc, #368]	; (80028f0 <K_SetExtClockPLL+0x748>)
 800277e:	6013      	str	r3, [r2, #0]
 8002780:	e0ec      	b.n	800295c <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 5){
 8002782:	79bb      	ldrb	r3, [r7, #6]
 8002784:	2b05      	cmp	r3, #5
 8002786:	d10e      	bne.n	80027a6 <K_SetExtClockPLL+0x5fe>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV5; 
 8002788:	4a58      	ldr	r2, [pc, #352]	; (80028ec <K_SetExtClockPLL+0x744>)
 800278a:	4b58      	ldr	r3, [pc, #352]	; (80028ec <K_SetExtClockPLL+0x744>)
 800278c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800278e:	f043 0304 	orr.w	r3, r3, #4
 8002792:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 5;
 8002794:	4b56      	ldr	r3, [pc, #344]	; (80028f0 <K_SetExtClockPLL+0x748>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a59      	ldr	r2, [pc, #356]	; (8002900 <K_SetExtClockPLL+0x758>)
 800279a:	fba2 2303 	umull	r2, r3, r2, r3
 800279e:	089b      	lsrs	r3, r3, #2
 80027a0:	4a53      	ldr	r2, [pc, #332]	; (80028f0 <K_SetExtClockPLL+0x748>)
 80027a2:	6013      	str	r3, [r2, #0]
 80027a4:	e0da      	b.n	800295c <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 6){
 80027a6:	79bb      	ldrb	r3, [r7, #6]
 80027a8:	2b06      	cmp	r3, #6
 80027aa:	d10e      	bne.n	80027ca <K_SetExtClockPLL+0x622>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV6;
 80027ac:	4a4f      	ldr	r2, [pc, #316]	; (80028ec <K_SetExtClockPLL+0x744>)
 80027ae:	4b4f      	ldr	r3, [pc, #316]	; (80028ec <K_SetExtClockPLL+0x744>)
 80027b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b2:	f043 0305 	orr.w	r3, r3, #5
 80027b6:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 6;
 80027b8:	4b4d      	ldr	r3, [pc, #308]	; (80028f0 <K_SetExtClockPLL+0x748>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a4f      	ldr	r2, [pc, #316]	; (80028fc <K_SetExtClockPLL+0x754>)
 80027be:	fba2 2303 	umull	r2, r3, r2, r3
 80027c2:	089b      	lsrs	r3, r3, #2
 80027c4:	4a4a      	ldr	r2, [pc, #296]	; (80028f0 <K_SetExtClockPLL+0x748>)
 80027c6:	6013      	str	r3, [r2, #0]
 80027c8:	e0c8      	b.n	800295c <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 7){
 80027ca:	79bb      	ldrb	r3, [r7, #6]
 80027cc:	2b07      	cmp	r3, #7
 80027ce:	d111      	bne.n	80027f4 <K_SetExtClockPLL+0x64c>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV7;
 80027d0:	4a46      	ldr	r2, [pc, #280]	; (80028ec <K_SetExtClockPLL+0x744>)
 80027d2:	4b46      	ldr	r3, [pc, #280]	; (80028ec <K_SetExtClockPLL+0x744>)
 80027d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d6:	f043 0306 	orr.w	r3, r3, #6
 80027da:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 7;
 80027dc:	4b44      	ldr	r3, [pc, #272]	; (80028f0 <K_SetExtClockPLL+0x748>)
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	4b48      	ldr	r3, [pc, #288]	; (8002904 <K_SetExtClockPLL+0x75c>)
 80027e2:	fba3 1302 	umull	r1, r3, r3, r2
 80027e6:	1ad2      	subs	r2, r2, r3
 80027e8:	0852      	lsrs	r2, r2, #1
 80027ea:	4413      	add	r3, r2
 80027ec:	089b      	lsrs	r3, r3, #2
 80027ee:	4a40      	ldr	r2, [pc, #256]	; (80028f0 <K_SetExtClockPLL+0x748>)
 80027f0:	6013      	str	r3, [r2, #0]
 80027f2:	e0b3      	b.n	800295c <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 8){
 80027f4:	79bb      	ldrb	r3, [r7, #6]
 80027f6:	2b08      	cmp	r3, #8
 80027f8:	d10b      	bne.n	8002812 <K_SetExtClockPLL+0x66a>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV8;
 80027fa:	4a3c      	ldr	r2, [pc, #240]	; (80028ec <K_SetExtClockPLL+0x744>)
 80027fc:	4b3b      	ldr	r3, [pc, #236]	; (80028ec <K_SetExtClockPLL+0x744>)
 80027fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002800:	f043 0307 	orr.w	r3, r3, #7
 8002804:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 8;
 8002806:	4b3a      	ldr	r3, [pc, #232]	; (80028f0 <K_SetExtClockPLL+0x748>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	08db      	lsrs	r3, r3, #3
 800280c:	4a38      	ldr	r2, [pc, #224]	; (80028f0 <K_SetExtClockPLL+0x748>)
 800280e:	6013      	str	r3, [r2, #0]
 8002810:	e0a4      	b.n	800295c <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 9){
 8002812:	79bb      	ldrb	r3, [r7, #6]
 8002814:	2b09      	cmp	r3, #9
 8002816:	d10e      	bne.n	8002836 <K_SetExtClockPLL+0x68e>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV9;
 8002818:	4a34      	ldr	r2, [pc, #208]	; (80028ec <K_SetExtClockPLL+0x744>)
 800281a:	4b34      	ldr	r3, [pc, #208]	; (80028ec <K_SetExtClockPLL+0x744>)
 800281c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800281e:	f043 0308 	orr.w	r3, r3, #8
 8002822:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 9;
 8002824:	4b32      	ldr	r3, [pc, #200]	; (80028f0 <K_SetExtClockPLL+0x748>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a37      	ldr	r2, [pc, #220]	; (8002908 <K_SetExtClockPLL+0x760>)
 800282a:	fba2 2303 	umull	r2, r3, r2, r3
 800282e:	085b      	lsrs	r3, r3, #1
 8002830:	4a2f      	ldr	r2, [pc, #188]	; (80028f0 <K_SetExtClockPLL+0x748>)
 8002832:	6013      	str	r3, [r2, #0]
 8002834:	e092      	b.n	800295c <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 10){
 8002836:	79bb      	ldrb	r3, [r7, #6]
 8002838:	2b0a      	cmp	r3, #10
 800283a:	d10e      	bne.n	800285a <K_SetExtClockPLL+0x6b2>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV10;
 800283c:	4a2b      	ldr	r2, [pc, #172]	; (80028ec <K_SetExtClockPLL+0x744>)
 800283e:	4b2b      	ldr	r3, [pc, #172]	; (80028ec <K_SetExtClockPLL+0x744>)
 8002840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002842:	f043 0309 	orr.w	r3, r3, #9
 8002846:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 10;
 8002848:	4b29      	ldr	r3, [pc, #164]	; (80028f0 <K_SetExtClockPLL+0x748>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a2c      	ldr	r2, [pc, #176]	; (8002900 <K_SetExtClockPLL+0x758>)
 800284e:	fba2 2303 	umull	r2, r3, r2, r3
 8002852:	08db      	lsrs	r3, r3, #3
 8002854:	4a26      	ldr	r2, [pc, #152]	; (80028f0 <K_SetExtClockPLL+0x748>)
 8002856:	6013      	str	r3, [r2, #0]
 8002858:	e080      	b.n	800295c <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 11){
 800285a:	79bb      	ldrb	r3, [r7, #6]
 800285c:	2b0b      	cmp	r3, #11
 800285e:	d10e      	bne.n	800287e <K_SetExtClockPLL+0x6d6>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV11; 
 8002860:	4a22      	ldr	r2, [pc, #136]	; (80028ec <K_SetExtClockPLL+0x744>)
 8002862:	4b22      	ldr	r3, [pc, #136]	; (80028ec <K_SetExtClockPLL+0x744>)
 8002864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002866:	f043 030a 	orr.w	r3, r3, #10
 800286a:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 11;
 800286c:	4b20      	ldr	r3, [pc, #128]	; (80028f0 <K_SetExtClockPLL+0x748>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a26      	ldr	r2, [pc, #152]	; (800290c <K_SetExtClockPLL+0x764>)
 8002872:	fba2 2303 	umull	r2, r3, r2, r3
 8002876:	08db      	lsrs	r3, r3, #3
 8002878:	4a1d      	ldr	r2, [pc, #116]	; (80028f0 <K_SetExtClockPLL+0x748>)
 800287a:	6013      	str	r3, [r2, #0]
 800287c:	e06e      	b.n	800295c <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 12){
 800287e:	79bb      	ldrb	r3, [r7, #6]
 8002880:	2b0c      	cmp	r3, #12
 8002882:	d10e      	bne.n	80028a2 <K_SetExtClockPLL+0x6fa>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV12;
 8002884:	4a19      	ldr	r2, [pc, #100]	; (80028ec <K_SetExtClockPLL+0x744>)
 8002886:	4b19      	ldr	r3, [pc, #100]	; (80028ec <K_SetExtClockPLL+0x744>)
 8002888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800288a:	f043 030b 	orr.w	r3, r3, #11
 800288e:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 12;
 8002890:	4b17      	ldr	r3, [pc, #92]	; (80028f0 <K_SetExtClockPLL+0x748>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a19      	ldr	r2, [pc, #100]	; (80028fc <K_SetExtClockPLL+0x754>)
 8002896:	fba2 2303 	umull	r2, r3, r2, r3
 800289a:	08db      	lsrs	r3, r3, #3
 800289c:	4a14      	ldr	r2, [pc, #80]	; (80028f0 <K_SetExtClockPLL+0x748>)
 800289e:	6013      	str	r3, [r2, #0]
 80028a0:	e05c      	b.n	800295c <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 13){
 80028a2:	79bb      	ldrb	r3, [r7, #6]
 80028a4:	2b0d      	cmp	r3, #13
 80028a6:	d10e      	bne.n	80028c6 <K_SetExtClockPLL+0x71e>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV13;
 80028a8:	4a10      	ldr	r2, [pc, #64]	; (80028ec <K_SetExtClockPLL+0x744>)
 80028aa:	4b10      	ldr	r3, [pc, #64]	; (80028ec <K_SetExtClockPLL+0x744>)
 80028ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ae:	f043 030c 	orr.w	r3, r3, #12
 80028b2:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 13;
 80028b4:	4b0e      	ldr	r3, [pc, #56]	; (80028f0 <K_SetExtClockPLL+0x748>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a15      	ldr	r2, [pc, #84]	; (8002910 <K_SetExtClockPLL+0x768>)
 80028ba:	fba2 2303 	umull	r2, r3, r2, r3
 80028be:	089b      	lsrs	r3, r3, #2
 80028c0:	4a0b      	ldr	r2, [pc, #44]	; (80028f0 <K_SetExtClockPLL+0x748>)
 80028c2:	6013      	str	r3, [r2, #0]
 80028c4:	e04a      	b.n	800295c <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 14){
 80028c6:	79bb      	ldrb	r3, [r7, #6]
 80028c8:	2b0e      	cmp	r3, #14
 80028ca:	d123      	bne.n	8002914 <K_SetExtClockPLL+0x76c>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV14;
 80028cc:	4a07      	ldr	r2, [pc, #28]	; (80028ec <K_SetExtClockPLL+0x744>)
 80028ce:	4b07      	ldr	r3, [pc, #28]	; (80028ec <K_SetExtClockPLL+0x744>)
 80028d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028d2:	f043 030d 	orr.w	r3, r3, #13
 80028d6:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 14;
 80028d8:	4b05      	ldr	r3, [pc, #20]	; (80028f0 <K_SetExtClockPLL+0x748>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	085b      	lsrs	r3, r3, #1
 80028de:	4a05      	ldr	r2, [pc, #20]	; (80028f4 <K_SetExtClockPLL+0x74c>)
 80028e0:	fba2 2303 	umull	r2, r3, r2, r3
 80028e4:	089b      	lsrs	r3, r3, #2
 80028e6:	4a02      	ldr	r2, [pc, #8]	; (80028f0 <K_SetExtClockPLL+0x748>)
 80028e8:	6013      	str	r3, [r2, #0]
 80028ea:	e037      	b.n	800295c <K_SetExtClockPLL+0x7b4>
 80028ec:	40021000 	.word	0x40021000
 80028f0:	2000110c 	.word	0x2000110c
 80028f4:	92492493 	.word	0x92492493
 80028f8:	88888889 	.word	0x88888889
 80028fc:	aaaaaaab 	.word	0xaaaaaaab
 8002900:	cccccccd 	.word	0xcccccccd
 8002904:	24924925 	.word	0x24924925
 8002908:	38e38e39 	.word	0x38e38e39
 800290c:	ba2e8ba3 	.word	0xba2e8ba3
 8002910:	4ec4ec4f 	.word	0x4ec4ec4f
	}else if (prediv1 == 15){
 8002914:	79bb      	ldrb	r3, [r7, #6]
 8002916:	2b0f      	cmp	r3, #15
 8002918:	d10e      	bne.n	8002938 <K_SetExtClockPLL+0x790>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV15;
 800291a:	4a23      	ldr	r2, [pc, #140]	; (80029a8 <K_SetExtClockPLL+0x800>)
 800291c:	4b22      	ldr	r3, [pc, #136]	; (80029a8 <K_SetExtClockPLL+0x800>)
 800291e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002920:	f043 030e 	orr.w	r3, r3, #14
 8002924:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 15;
 8002926:	4b21      	ldr	r3, [pc, #132]	; (80029ac <K_SetExtClockPLL+0x804>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a21      	ldr	r2, [pc, #132]	; (80029b0 <K_SetExtClockPLL+0x808>)
 800292c:	fba2 2303 	umull	r2, r3, r2, r3
 8002930:	08db      	lsrs	r3, r3, #3
 8002932:	4a1e      	ldr	r2, [pc, #120]	; (80029ac <K_SetExtClockPLL+0x804>)
 8002934:	6013      	str	r3, [r2, #0]
 8002936:	e011      	b.n	800295c <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 16){
 8002938:	79bb      	ldrb	r3, [r7, #6]
 800293a:	2b10      	cmp	r3, #16
 800293c:	d10b      	bne.n	8002956 <K_SetExtClockPLL+0x7ae>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV16;
 800293e:	4a1a      	ldr	r2, [pc, #104]	; (80029a8 <K_SetExtClockPLL+0x800>)
 8002940:	4b19      	ldr	r3, [pc, #100]	; (80029a8 <K_SetExtClockPLL+0x800>)
 8002942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002944:	f043 030f 	orr.w	r3, r3, #15
 8002948:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 16;
 800294a:	4b18      	ldr	r3, [pc, #96]	; (80029ac <K_SetExtClockPLL+0x804>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	091b      	lsrs	r3, r3, #4
 8002950:	4a16      	ldr	r2, [pc, #88]	; (80029ac <K_SetExtClockPLL+0x804>)
 8002952:	6013      	str	r3, [r2, #0]
 8002954:	e002      	b.n	800295c <K_SetExtClockPLL+0x7b4>
	}else{
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ = 0;
 8002956:	4b15      	ldr	r3, [pc, #84]	; (80029ac <K_SetExtClockPLL+0x804>)
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]
	}


	RCC->CR |= RCC_CR_PLL2ON;//  pll2
 800295c:	4a12      	ldr	r2, [pc, #72]	; (80029a8 <K_SetExtClockPLL+0x800>)
 800295e:	4b12      	ldr	r3, [pc, #72]	; (80029a8 <K_SetExtClockPLL+0x800>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002966:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLL2RDY));//    
 8002968:	bf00      	nop
 800296a:	4b0f      	ldr	r3, [pc, #60]	; (80029a8 <K_SetExtClockPLL+0x800>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d0f9      	beq.n	800296a <K_SetExtClockPLL+0x7c2>

	
	RCC->CR |= RCC_CR_PLLON;//  pll
 8002976:	4a0c      	ldr	r2, [pc, #48]	; (80029a8 <K_SetExtClockPLL+0x800>)
 8002978:	4b0b      	ldr	r3, [pc, #44]	; (80029a8 <K_SetExtClockPLL+0x800>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002980:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY));//    
 8002982:	bf00      	nop
 8002984:	4b08      	ldr	r3, [pc, #32]	; (80029a8 <K_SetExtClockPLL+0x800>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d0f9      	beq.n	8002984 <K_SetExtClockPLL+0x7dc>

	
	
	RCC->CFGR |= RCC_CFGR_SW_PLL;//      
 8002990:	4a05      	ldr	r2, [pc, #20]	; (80029a8 <K_SetExtClockPLL+0x800>)
 8002992:	4b05      	ldr	r3, [pc, #20]	; (80029a8 <K_SetExtClockPLL+0x800>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f043 0302 	orr.w	r3, r3, #2
 800299a:	6053      	str	r3, [r2, #4]

	
}
 800299c:	bf00      	nop
 800299e:	3708      	adds	r7, #8
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bc90      	pop	{r4, r7}
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	40021000 	.word	0x40021000
 80029ac:	2000110c 	.word	0x2000110c
 80029b0:	88888889 	.word	0x88888889

080029b4 <K_SetExtClockDirect>:


void K_SetExtClockDirect(void)
{ 
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
	RCC->CR |= RCC_CR_HSEON; //  
 80029b8:	4a10      	ldr	r2, [pc, #64]	; (80029fc <K_SetExtClockDirect+0x48>)
 80029ba:	4b10      	ldr	r3, [pc, #64]	; (80029fc <K_SetExtClockDirect+0x48>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029c2:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSERDY));// ,       
 80029c4:	bf00      	nop
 80029c6:	4b0d      	ldr	r3, [pc, #52]	; (80029fc <K_SetExtClockDirect+0x48>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d0f9      	beq.n	80029c6 <K_SetExtClockDirect+0x12>
	
	RCC->CFGR &= ~RCC_CFGR_SW;//     (  )
 80029d2:	4a0a      	ldr	r2, [pc, #40]	; (80029fc <K_SetExtClockDirect+0x48>)
 80029d4:	4b09      	ldr	r3, [pc, #36]	; (80029fc <K_SetExtClockDirect+0x48>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f023 0303 	bic.w	r3, r3, #3
 80029dc:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_SW_HSE;//  
 80029de:	4a07      	ldr	r2, [pc, #28]	; (80029fc <K_SetExtClockDirect+0x48>)
 80029e0:	4b06      	ldr	r3, [pc, #24]	; (80029fc <K_SetExtClockDirect+0x48>)
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f043 0301 	orr.w	r3, r3, #1
 80029e8:	6053      	str	r3, [r2, #4]

	K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ = K_EXT_OSC_FREQ;
 80029ea:	4b05      	ldr	r3, [pc, #20]	; (8002a00 <K_SetExtClockDirect+0x4c>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a05      	ldr	r2, [pc, #20]	; (8002a04 <K_SetExtClockDirect+0x50>)
 80029f0:	6013      	str	r3, [r2, #0]

}
 80029f2:	bf00      	nop
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bc80      	pop	{r7}
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	40021000 	.word	0x40021000
 8002a00:	20000000 	.word	0x20000000
 8002a04:	2000110c 	.word	0x2000110c

08002a08 <K_SetIntClockDirect>:


void K_SetIntClockDirect(void){
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
	RCC->CR |= RCC_CR_HSION; //  
 8002a0c:	4a0f      	ldr	r2, [pc, #60]	; (8002a4c <K_SetIntClockDirect+0x44>)
 8002a0e:	4b0f      	ldr	r3, [pc, #60]	; (8002a4c <K_SetIntClockDirect+0x44>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f043 0301 	orr.w	r3, r3, #1
 8002a16:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSIRDY));// ,       
 8002a18:	bf00      	nop
 8002a1a:	4b0c      	ldr	r3, [pc, #48]	; (8002a4c <K_SetIntClockDirect+0x44>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d0f9      	beq.n	8002a1a <K_SetIntClockDirect+0x12>
	
	RCC->CFGR &= ~RCC_CFGR_SW;//     (  )
 8002a26:	4a09      	ldr	r2, [pc, #36]	; (8002a4c <K_SetIntClockDirect+0x44>)
 8002a28:	4b08      	ldr	r3, [pc, #32]	; (8002a4c <K_SetIntClockDirect+0x44>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f023 0303 	bic.w	r3, r3, #3
 8002a30:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_SWS_HSI;//  
 8002a32:	4a06      	ldr	r2, [pc, #24]	; (8002a4c <K_SetIntClockDirect+0x44>)
 8002a34:	4b05      	ldr	r3, [pc, #20]	; (8002a4c <K_SetIntClockDirect+0x44>)
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	6053      	str	r3, [r2, #4]

	K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ = K_INT_OSC_FREQ;
 8002a3a:	4b05      	ldr	r3, [pc, #20]	; (8002a50 <K_SetIntClockDirect+0x48>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a05      	ldr	r2, [pc, #20]	; (8002a54 <K_SetIntClockDirect+0x4c>)
 8002a40:	6013      	str	r3, [r2, #0]

}
 8002a42:	bf00      	nop
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bc80      	pop	{r7}
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	40021000 	.word	0x40021000
 8002a50:	20000004 	.word	0x20000004
 8002a54:	2000110c 	.word	0x2000110c

08002a58 <K_SetIntClockPLL>:


void K_SetIntClockPLL(char freq)	//freq - 16, 20, 24, 28, 32, 36, 26 MHz
{ 
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	71fb      	strb	r3, [r7, #7]
	RCC->CR |= RCC_CR_HSION; //  
 8002a62:	4a46      	ldr	r2, [pc, #280]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002a64:	4b45      	ldr	r3, [pc, #276]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f043 0301 	orr.w	r3, r3, #1
 8002a6c:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSIRDY));// ,       
 8002a6e:	bf00      	nop
 8002a70:	4b42      	ldr	r3, [pc, #264]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 0302 	and.w	r3, r3, #2
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d0f9      	beq.n	8002a70 <K_SetIntClockPLL+0x18>
	
	RCC->CFGR &= ~RCC_CFGR_SW;//     (  ),       
 8002a7c:	4a3f      	ldr	r2, [pc, #252]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002a7e:	4b3f      	ldr	r3, [pc, #252]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f023 0303 	bic.w	r3, r3, #3
 8002a86:	6053      	str	r3, [r2, #4]
	
	RCC->CR &= ~RCC_CR_PLLON;//   ,     
 8002a88:	4a3c      	ldr	r2, [pc, #240]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002a8a:	4b3c      	ldr	r3, [pc, #240]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a92:	6013      	str	r3, [r2, #0]
	
	RCC->CFGR &= ~RCC_CFGR_PLLSRC;
 8002a94:	4a39      	ldr	r2, [pc, #228]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002a96:	4b39      	ldr	r3, [pc, #228]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a9e:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_PLLSRC_HSI_Div2; //    
 8002aa0:	4a36      	ldr	r2, [pc, #216]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002aa2:	4b36      	ldr	r3, [pc, #216]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	6053      	str	r3, [r2, #4]


	RCC->CFGR &= ~RCC_CFGR_PLLMULL;// 
 8002aa8:	4a34      	ldr	r2, [pc, #208]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002aaa:	4b34      	ldr	r3, [pc, #208]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 8002ab2:	6053      	str	r3, [r2, #4]
	
	if(freq == 16){
 8002ab4:	79fb      	ldrb	r3, [r7, #7]
 8002ab6:	2b10      	cmp	r3, #16
 8002ab8:	d106      	bne.n	8002ac8 <K_SetIntClockPLL+0x70>
		RCC->CFGR |= RCC_CFGR_PLLMULL4;
 8002aba:	4a30      	ldr	r2, [pc, #192]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002abc:	4b2f      	ldr	r3, [pc, #188]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002ac4:	6053      	str	r3, [r2, #4]
 8002ac6:	e03a      	b.n	8002b3e <K_SetIntClockPLL+0xe6>
	}else if(freq == 20){
 8002ac8:	79fb      	ldrb	r3, [r7, #7]
 8002aca:	2b14      	cmp	r3, #20
 8002acc:	d106      	bne.n	8002adc <K_SetIntClockPLL+0x84>
		RCC->CFGR |= RCC_CFGR_PLLMULL5;
 8002ace:	4a2b      	ldr	r2, [pc, #172]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002ad0:	4b2a      	ldr	r3, [pc, #168]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 8002ad8:	6053      	str	r3, [r2, #4]
 8002ada:	e030      	b.n	8002b3e <K_SetIntClockPLL+0xe6>
	}else if(freq == 24){
 8002adc:	79fb      	ldrb	r3, [r7, #7]
 8002ade:	2b18      	cmp	r3, #24
 8002ae0:	d106      	bne.n	8002af0 <K_SetIntClockPLL+0x98>
		RCC->CFGR |= RCC_CFGR_PLLMULL6;
 8002ae2:	4a26      	ldr	r2, [pc, #152]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002ae4:	4b25      	ldr	r3, [pc, #148]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002aec:	6053      	str	r3, [r2, #4]
 8002aee:	e026      	b.n	8002b3e <K_SetIntClockPLL+0xe6>
	}else if(freq == 28){
 8002af0:	79fb      	ldrb	r3, [r7, #7]
 8002af2:	2b1c      	cmp	r3, #28
 8002af4:	d106      	bne.n	8002b04 <K_SetIntClockPLL+0xac>
		RCC->CFGR |= RCC_CFGR_PLLMULL7;
 8002af6:	4a21      	ldr	r2, [pc, #132]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002af8:	4b20      	ldr	r3, [pc, #128]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f443 13a0 	orr.w	r3, r3, #1310720	; 0x140000
 8002b00:	6053      	str	r3, [r2, #4]
 8002b02:	e01c      	b.n	8002b3e <K_SetIntClockPLL+0xe6>
	}else if(freq == 32){
 8002b04:	79fb      	ldrb	r3, [r7, #7]
 8002b06:	2b20      	cmp	r3, #32
 8002b08:	d106      	bne.n	8002b18 <K_SetIntClockPLL+0xc0>
		RCC->CFGR |= RCC_CFGR_PLLMULL8;
 8002b0a:	4a1c      	ldr	r2, [pc, #112]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002b0c:	4b1b      	ldr	r3, [pc, #108]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f443 13c0 	orr.w	r3, r3, #1572864	; 0x180000
 8002b14:	6053      	str	r3, [r2, #4]
 8002b16:	e012      	b.n	8002b3e <K_SetIntClockPLL+0xe6>
	}else if(freq == 36){
 8002b18:	79fb      	ldrb	r3, [r7, #7]
 8002b1a:	2b24      	cmp	r3, #36	; 0x24
 8002b1c:	d106      	bne.n	8002b2c <K_SetIntClockPLL+0xd4>
		RCC->CFGR |= RCC_CFGR_PLLMULL9;
 8002b1e:	4a17      	ldr	r2, [pc, #92]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002b20:	4b16      	ldr	r3, [pc, #88]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f443 13e0 	orr.w	r3, r3, #1835008	; 0x1c0000
 8002b28:	6053      	str	r3, [r2, #4]
 8002b2a:	e008      	b.n	8002b3e <K_SetIntClockPLL+0xe6>
	}else if(freq == 26){
 8002b2c:	79fb      	ldrb	r3, [r7, #7]
 8002b2e:	2b1a      	cmp	r3, #26
 8002b30:	d105      	bne.n	8002b3e <K_SetIntClockPLL+0xe6>
		RCC->CFGR |= RCC_CFGR_PLLMULL6_5;
 8002b32:	4a12      	ldr	r2, [pc, #72]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002b34:	4b11      	ldr	r3, [pc, #68]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f443 1350 	orr.w	r3, r3, #3407872	; 0x340000
 8002b3c:	6053      	str	r3, [r2, #4]
	}
	
	RCC->CR |= RCC_CR_PLLON;// 
 8002b3e:	4a0f      	ldr	r2, [pc, #60]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002b40:	4b0e      	ldr	r3, [pc, #56]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b48:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY));//    
 8002b4a:	bf00      	nop
 8002b4c:	4b0b      	ldr	r3, [pc, #44]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d0f9      	beq.n	8002b4c <K_SetIntClockPLL+0xf4>
	RCC->CFGR |= RCC_CFGR_SW_PLL;//      
 8002b58:	4a08      	ldr	r2, [pc, #32]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002b5a:	4b08      	ldr	r3, [pc, #32]	; (8002b7c <K_SetIntClockPLL+0x124>)
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f043 0302 	orr.w	r3, r3, #2
 8002b62:	6053      	str	r3, [r2, #4]
	
	K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ = freq * 1000000;
 8002b64:	79fb      	ldrb	r3, [r7, #7]
 8002b66:	4a06      	ldr	r2, [pc, #24]	; (8002b80 <K_SetIntClockPLL+0x128>)
 8002b68:	fb02 f303 	mul.w	r3, r2, r3
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	4b05      	ldr	r3, [pc, #20]	; (8002b84 <K_SetIntClockPLL+0x12c>)
 8002b70:	601a      	str	r2, [r3, #0]

}
 8002b72:	bf00      	nop
 8002b74:	370c      	adds	r7, #12
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bc80      	pop	{r7}
 8002b7a:	4770      	bx	lr
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	000f4240 	.word	0x000f4240
 8002b84:	2000110c 	.word	0x2000110c

08002b88 <K_initMCOoutput>:




void K_initMCOoutput(K_MCOSource source){
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	4603      	mov	r3, r0
 8002b90:	71fb      	strb	r3, [r7, #7]

	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN; //   gpioa,    MCO (PA8)
 8002b92:	4a1d      	ldr	r2, [pc, #116]	; (8002c08 <K_initMCOoutput+0x80>)
 8002b94:	4b1c      	ldr	r3, [pc, #112]	; (8002c08 <K_initMCOoutput+0x80>)
 8002b96:	699b      	ldr	r3, [r3, #24]
 8002b98:	f043 0304 	orr.w	r3, r3, #4
 8002b9c:	6193      	str	r3, [r2, #24]
	GPIOA->CRH &= ~(GPIO_CRH_CNF8 | GPIO_CRH_MODE8); //    PA8
 8002b9e:	4a1b      	ldr	r2, [pc, #108]	; (8002c0c <K_initMCOoutput+0x84>)
 8002ba0:	4b1a      	ldr	r3, [pc, #104]	; (8002c0c <K_initMCOoutput+0x84>)
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f023 030f 	bic.w	r3, r3, #15
 8002ba8:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= GPIO_CRH_MODE8 | GPIO_CRH_CNF8_1; //output 50MHz, alternate furction (MCO) push-pull
 8002baa:	4a18      	ldr	r2, [pc, #96]	; (8002c0c <K_initMCOoutput+0x84>)
 8002bac:	4b17      	ldr	r3, [pc, #92]	; (8002c0c <K_initMCOoutput+0x84>)
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f043 030b 	orr.w	r3, r3, #11
 8002bb4:	6053      	str	r3, [r2, #4]

	RCC->CFGR &= ~RCC_CFGR_MCO;
 8002bb6:	4a14      	ldr	r2, [pc, #80]	; (8002c08 <K_initMCOoutput+0x80>)
 8002bb8:	4b13      	ldr	r3, [pc, #76]	; (8002c08 <K_initMCOoutput+0x80>)
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8002bc0:	6053      	str	r3, [r2, #4]
	if(source == mcoHSI){
 8002bc2:	79fb      	ldrb	r3, [r7, #7]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d106      	bne.n	8002bd6 <K_initMCOoutput+0x4e>
		RCC->CFGR |= RCC_CFGR_MCO_HSI;//0b100
 8002bc8:	4a0f      	ldr	r2, [pc, #60]	; (8002c08 <K_initMCOoutput+0x80>)
 8002bca:	4b0f      	ldr	r3, [pc, #60]	; (8002c08 <K_initMCOoutput+0x80>)
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f043 63a0 	orr.w	r3, r3, #83886080	; 0x5000000
 8002bd2:	6053      	str	r3, [r2, #4]
		RCC->CFGR |= RCC_CFGR_MCO_HSE;//0b100
	}else if(source == mcoSYS){
		RCC->CFGR |= RCC_CFGR_MCO_SYSCLK;//0b100
	}

}	
 8002bd4:	e012      	b.n	8002bfc <K_initMCOoutput+0x74>
	}else if(source == mcoHSE){
 8002bd6:	79fb      	ldrb	r3, [r7, #7]
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d106      	bne.n	8002bea <K_initMCOoutput+0x62>
		RCC->CFGR |= RCC_CFGR_MCO_HSE;//0b100
 8002bdc:	4a0a      	ldr	r2, [pc, #40]	; (8002c08 <K_initMCOoutput+0x80>)
 8002bde:	4b0a      	ldr	r3, [pc, #40]	; (8002c08 <K_initMCOoutput+0x80>)
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8002be6:	6053      	str	r3, [r2, #4]
}	
 8002be8:	e008      	b.n	8002bfc <K_initMCOoutput+0x74>
	}else if(source == mcoSYS){
 8002bea:	79fb      	ldrb	r3, [r7, #7]
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d105      	bne.n	8002bfc <K_initMCOoutput+0x74>
		RCC->CFGR |= RCC_CFGR_MCO_SYSCLK;//0b100
 8002bf0:	4a05      	ldr	r2, [pc, #20]	; (8002c08 <K_initMCOoutput+0x80>)
 8002bf2:	4b05      	ldr	r3, [pc, #20]	; (8002c08 <K_initMCOoutput+0x80>)
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002bfa:	6053      	str	r3, [r2, #4]
}	
 8002bfc:	bf00      	nop
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bc80      	pop	{r7}
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	40021000 	.word	0x40021000
 8002c0c:	40010800 	.word	0x40010800

08002c10 <K_setClock>:
	char kPLL2, //1, 8-14, 16, 20 ( kPLL2==1,   PLL2  ,  presc2  )
	char ahbpresc, // 1, 2, 4, 8, 16, (not 32) 64, 128, 256, 512
	char apb1presc, // 1, 2, 4, 8, 16
	char apb2presc, // 1, 2, 4, 8, 16
	char enable_mco) //0 - disable, !0 - enable (sysclock)
{
 8002c10:	b590      	push	{r4, r7, lr}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	4604      	mov	r4, r0
 8002c18:	4608      	mov	r0, r1
 8002c1a:	4611      	mov	r1, r2
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	4623      	mov	r3, r4
 8002c20:	71fb      	strb	r3, [r7, #7]
 8002c22:	4603      	mov	r3, r0
 8002c24:	71bb      	strb	r3, [r7, #6]
 8002c26:	460b      	mov	r3, r1
 8002c28:	717b      	strb	r3, [r7, #5]
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	713b      	strb	r3, [r7, #4]
	
	if(enable_mco){
 8002c2e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d002      	beq.n	8002c3c <K_setClock+0x2c>
		K_initMCOoutput(mcoSYS);
 8002c36:	2002      	movs	r0, #2
 8002c38:	f7ff ffa6 	bl	8002b88 <K_initMCOoutput>
	}
	
	if(kPLL == 1){
 8002c3c:	793b      	ldrb	r3, [r7, #4]
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d108      	bne.n	8002c54 <K_setClock+0x44>
		if(source == cHSI)
 8002c42:	79fb      	ldrb	r3, [r7, #7]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d102      	bne.n	8002c4e <K_setClock+0x3e>
			K_SetIntClockDirect();
 8002c48:	f7ff fede 	bl	8002a08 <K_SetIntClockDirect>
 8002c4c:	e01c      	b.n	8002c88 <K_setClock+0x78>
		else
			K_SetExtClockDirect();
 8002c4e:	f7ff feb1 	bl	80029b4 <K_SetExtClockDirect>
 8002c52:	e019      	b.n	8002c88 <K_setClock+0x78>
	}else	if(source == cHSI){
 8002c54:	79fb      	ldrb	r3, [r7, #7]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d10d      	bne.n	8002c76 <K_setClock+0x66>
		if(kPLL == 65) 
 8002c5a:	793b      	ldrb	r3, [r7, #4]
 8002c5c:	2b41      	cmp	r3, #65	; 0x41
 8002c5e:	d103      	bne.n	8002c68 <K_setClock+0x58>
			K_SetIntClockPLL(4*6.5);
 8002c60:	201a      	movs	r0, #26
 8002c62:	f7ff fef9 	bl	8002a58 <K_SetIntClockPLL>
 8002c66:	e00f      	b.n	8002c88 <K_setClock+0x78>
		else
			K_SetIntClockPLL(4*kPLL);
 8002c68:	793b      	ldrb	r3, [r7, #4]
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7ff fef2 	bl	8002a58 <K_SetIntClockPLL>
 8002c74:	e008      	b.n	8002c88 <K_setClock+0x78>
	}else if(source == cHSE){
 8002c76:	79fb      	ldrb	r3, [r7, #7]
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d105      	bne.n	8002c88 <K_setClock+0x78>
		K_SetExtClockPLL(kPLL, presc1, presc2, kPLL2);
 8002c7c:	7e3b      	ldrb	r3, [r7, #24]
 8002c7e:	797a      	ldrb	r2, [r7, #5]
 8002c80:	79b9      	ldrb	r1, [r7, #6]
 8002c82:	7938      	ldrb	r0, [r7, #4]
 8002c84:	f7ff fa90 	bl	80021a8 <K_SetExtClockPLL>
	}
	
	RCC->CFGR &= ~RCC_CFGR_HPRE;
 8002c88:	4a61      	ldr	r2, [pc, #388]	; (8002e10 <K_setClock+0x200>)
 8002c8a:	4b61      	ldr	r3, [pc, #388]	; (8002e10 <K_setClock+0x200>)
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c92:	6053      	str	r3, [r2, #4]
	if(ahbpresc == 1){
 8002c94:	7f3b      	ldrb	r3, [r7, #28]
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d104      	bne.n	8002ca4 <K_setClock+0x94>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8002c9a:	4a5d      	ldr	r2, [pc, #372]	; (8002e10 <K_setClock+0x200>)
 8002c9c:	4b5c      	ldr	r3, [pc, #368]	; (8002e10 <K_setClock+0x200>)
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	6053      	str	r3, [r2, #4]
 8002ca2:	e03a      	b.n	8002d1a <K_setClock+0x10a>
	}else if(ahbpresc == 2){
 8002ca4:	7f3b      	ldrb	r3, [r7, #28]
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	d106      	bne.n	8002cb8 <K_setClock+0xa8>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV2;
 8002caa:	4a59      	ldr	r2, [pc, #356]	; (8002e10 <K_setClock+0x200>)
 8002cac:	4b58      	ldr	r3, [pc, #352]	; (8002e10 <K_setClock+0x200>)
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cb4:	6053      	str	r3, [r2, #4]
 8002cb6:	e030      	b.n	8002d1a <K_setClock+0x10a>
	}else if(ahbpresc == 4){
 8002cb8:	7f3b      	ldrb	r3, [r7, #28]
 8002cba:	2b04      	cmp	r3, #4
 8002cbc:	d106      	bne.n	8002ccc <K_setClock+0xbc>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV4;
 8002cbe:	4a54      	ldr	r2, [pc, #336]	; (8002e10 <K_setClock+0x200>)
 8002cc0:	4b53      	ldr	r3, [pc, #332]	; (8002e10 <K_setClock+0x200>)
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8002cc8:	6053      	str	r3, [r2, #4]
 8002cca:	e026      	b.n	8002d1a <K_setClock+0x10a>
	}else if(ahbpresc == 8){
 8002ccc:	7f3b      	ldrb	r3, [r7, #28]
 8002cce:	2b08      	cmp	r3, #8
 8002cd0:	d106      	bne.n	8002ce0 <K_setClock+0xd0>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV8;
 8002cd2:	4a4f      	ldr	r2, [pc, #316]	; (8002e10 <K_setClock+0x200>)
 8002cd4:	4b4e      	ldr	r3, [pc, #312]	; (8002e10 <K_setClock+0x200>)
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8002cdc:	6053      	str	r3, [r2, #4]
 8002cde:	e01c      	b.n	8002d1a <K_setClock+0x10a>
	}else if(ahbpresc == 16){
 8002ce0:	7f3b      	ldrb	r3, [r7, #28]
 8002ce2:	2b10      	cmp	r3, #16
 8002ce4:	d106      	bne.n	8002cf4 <K_setClock+0xe4>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV16;
 8002ce6:	4a4a      	ldr	r2, [pc, #296]	; (8002e10 <K_setClock+0x200>)
 8002ce8:	4b49      	ldr	r3, [pc, #292]	; (8002e10 <K_setClock+0x200>)
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8002cf0:	6053      	str	r3, [r2, #4]
 8002cf2:	e012      	b.n	8002d1a <K_setClock+0x10a>
	}else if(ahbpresc == 64){
 8002cf4:	7f3b      	ldrb	r3, [r7, #28]
 8002cf6:	2b40      	cmp	r3, #64	; 0x40
 8002cf8:	d106      	bne.n	8002d08 <K_setClock+0xf8>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV64;
 8002cfa:	4a45      	ldr	r2, [pc, #276]	; (8002e10 <K_setClock+0x200>)
 8002cfc:	4b44      	ldr	r3, [pc, #272]	; (8002e10 <K_setClock+0x200>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002d04:	6053      	str	r3, [r2, #4]
 8002d06:	e008      	b.n	8002d1a <K_setClock+0x10a>
	}else if(ahbpresc == 128){
 8002d08:	7f3b      	ldrb	r3, [r7, #28]
 8002d0a:	2b80      	cmp	r3, #128	; 0x80
 8002d0c:	d105      	bne.n	8002d1a <K_setClock+0x10a>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV128;
 8002d0e:	4a40      	ldr	r2, [pc, #256]	; (8002e10 <K_setClock+0x200>)
 8002d10:	4b3f      	ldr	r3, [pc, #252]	; (8002e10 <K_setClock+0x200>)
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 8002d18:	6053      	str	r3, [r2, #4]
		RCC->CFGR |= RCC_CFGR_HPRE_DIV256;
	}else if(ahbpresc == 512){
		RCC->CFGR |= RCC_CFGR_HPRE_DIV512;
	}	

	RCC->CFGR &= ~RCC_CFGR_PPRE1;
 8002d1a:	4a3d      	ldr	r2, [pc, #244]	; (8002e10 <K_setClock+0x200>)
 8002d1c:	4b3c      	ldr	r3, [pc, #240]	; (8002e10 <K_setClock+0x200>)
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002d24:	6053      	str	r3, [r2, #4]
	if(apb1presc == 1){
 8002d26:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d104      	bne.n	8002d38 <K_setClock+0x128>
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 8002d2e:	4a38      	ldr	r2, [pc, #224]	; (8002e10 <K_setClock+0x200>)
 8002d30:	4b37      	ldr	r3, [pc, #220]	; (8002e10 <K_setClock+0x200>)
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	6053      	str	r3, [r2, #4]
 8002d36:	e02a      	b.n	8002d8e <K_setClock+0x17e>
	}else if(apb1presc == 2){
 8002d38:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d106      	bne.n	8002d4e <K_setClock+0x13e>
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 8002d40:	4a33      	ldr	r2, [pc, #204]	; (8002e10 <K_setClock+0x200>)
 8002d42:	4b33      	ldr	r3, [pc, #204]	; (8002e10 <K_setClock+0x200>)
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d4a:	6053      	str	r3, [r2, #4]
 8002d4c:	e01f      	b.n	8002d8e <K_setClock+0x17e>
	}else if(apb1presc == 4){
 8002d4e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d52:	2b04      	cmp	r3, #4
 8002d54:	d106      	bne.n	8002d64 <K_setClock+0x154>
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8002d56:	4a2e      	ldr	r2, [pc, #184]	; (8002e10 <K_setClock+0x200>)
 8002d58:	4b2d      	ldr	r3, [pc, #180]	; (8002e10 <K_setClock+0x200>)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
 8002d60:	6053      	str	r3, [r2, #4]
 8002d62:	e014      	b.n	8002d8e <K_setClock+0x17e>
	}else if(apb1presc == 8){
 8002d64:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d68:	2b08      	cmp	r3, #8
 8002d6a:	d106      	bne.n	8002d7a <K_setClock+0x16a>
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV8;
 8002d6c:	4a28      	ldr	r2, [pc, #160]	; (8002e10 <K_setClock+0x200>)
 8002d6e:	4b28      	ldr	r3, [pc, #160]	; (8002e10 <K_setClock+0x200>)
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8002d76:	6053      	str	r3, [r2, #4]
 8002d78:	e009      	b.n	8002d8e <K_setClock+0x17e>
	}else if(apb1presc == 16){
 8002d7a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d7e:	2b10      	cmp	r3, #16
 8002d80:	d105      	bne.n	8002d8e <K_setClock+0x17e>
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV16;
 8002d82:	4a23      	ldr	r2, [pc, #140]	; (8002e10 <K_setClock+0x200>)
 8002d84:	4b22      	ldr	r3, [pc, #136]	; (8002e10 <K_setClock+0x200>)
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d8c:	6053      	str	r3, [r2, #4]
	}
	
	RCC->CFGR &= ~RCC_CFGR_PPRE2;
 8002d8e:	4a20      	ldr	r2, [pc, #128]	; (8002e10 <K_setClock+0x200>)
 8002d90:	4b1f      	ldr	r3, [pc, #124]	; (8002e10 <K_setClock+0x200>)
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002d98:	6053      	str	r3, [r2, #4]
	if(apb2presc == 1){
 8002d9a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d104      	bne.n	8002dac <K_setClock+0x19c>
		RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 8002da2:	4a1b      	ldr	r2, [pc, #108]	; (8002e10 <K_setClock+0x200>)
 8002da4:	4b1a      	ldr	r3, [pc, #104]	; (8002e10 <K_setClock+0x200>)
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	6053      	str	r3, [r2, #4]
 8002daa:	e02a      	b.n	8002e02 <K_setClock+0x1f2>
	}else if(apb2presc == 2){
 8002dac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	d106      	bne.n	8002dc2 <K_setClock+0x1b2>
		RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8002db4:	4a16      	ldr	r2, [pc, #88]	; (8002e10 <K_setClock+0x200>)
 8002db6:	4b16      	ldr	r3, [pc, #88]	; (8002e10 <K_setClock+0x200>)
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002dbe:	6053      	str	r3, [r2, #4]
 8002dc0:	e01f      	b.n	8002e02 <K_setClock+0x1f2>
	}else if(apb2presc == 4){
 8002dc2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002dc6:	2b04      	cmp	r3, #4
 8002dc8:	d106      	bne.n	8002dd8 <K_setClock+0x1c8>
		RCC->CFGR |= RCC_CFGR_PPRE2_DIV4;
 8002dca:	4a11      	ldr	r2, [pc, #68]	; (8002e10 <K_setClock+0x200>)
 8002dcc:	4b10      	ldr	r3, [pc, #64]	; (8002e10 <K_setClock+0x200>)
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002dd4:	6053      	str	r3, [r2, #4]
 8002dd6:	e014      	b.n	8002e02 <K_setClock+0x1f2>
	}else if(apb2presc == 8){
 8002dd8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002ddc:	2b08      	cmp	r3, #8
 8002dde:	d106      	bne.n	8002dee <K_setClock+0x1de>
		RCC->CFGR |= RCC_CFGR_PPRE2_DIV8;
 8002de0:	4a0b      	ldr	r2, [pc, #44]	; (8002e10 <K_setClock+0x200>)
 8002de2:	4b0b      	ldr	r3, [pc, #44]	; (8002e10 <K_setClock+0x200>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8002dea:	6053      	str	r3, [r2, #4]
 8002dec:	e009      	b.n	8002e02 <K_setClock+0x1f2>
	}else if(apb2presc == 16){
 8002dee:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002df2:	2b10      	cmp	r3, #16
 8002df4:	d105      	bne.n	8002e02 <K_setClock+0x1f2>
		RCC->CFGR |= RCC_CFGR_PPRE2_DIV16;
 8002df6:	4a06      	ldr	r2, [pc, #24]	; (8002e10 <K_setClock+0x200>)
 8002df8:	4b05      	ldr	r3, [pc, #20]	; (8002e10 <K_setClock+0x200>)
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002e00:	6053      	str	r3, [r2, #4]
	}
	
	
	K_updatePeriphFreq();
 8002e02:	f7ff f8dd 	bl	8001fc0 <K_updatePeriphFreq>
	
}
 8002e06:	bf00      	nop
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd90      	pop	{r4, r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	40021000 	.word	0x40021000

08002e14 <K_setClockHSE_2param>:

void K_setClockHSE_2param(char freq, char mco_en) //freq - 1, 2, 4, 8, 10, 48, 72 [MHz]
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b088      	sub	sp, #32
 8002e18:	af06      	add	r7, sp, #24
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	460a      	mov	r2, r1
 8002e1e:	71fb      	strb	r3, [r7, #7]
 8002e20:	4613      	mov	r3, r2
 8002e22:	71bb      	strb	r3, [r7, #6]
	if(freq == 1){
 8002e24:	79fb      	ldrb	r3, [r7, #7]
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d110      	bne.n	8002e4c <K_setClockHSE_2param+0x38>
		K_setClock(cHSE, 0, 0, 1, 0, 8, 1, 1, mco_en);
 8002e2a:	79bb      	ldrb	r3, [r7, #6]
 8002e2c:	9304      	str	r3, [sp, #16]
 8002e2e:	2301      	movs	r3, #1
 8002e30:	9303      	str	r3, [sp, #12]
 8002e32:	2301      	movs	r3, #1
 8002e34:	9302      	str	r3, [sp, #8]
 8002e36:	2308      	movs	r3, #8
 8002e38:	9301      	str	r3, [sp, #4]
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	9300      	str	r3, [sp, #0]
 8002e3e:	2301      	movs	r3, #1
 8002e40:	2200      	movs	r2, #0
 8002e42:	2100      	movs	r1, #0
 8002e44:	2001      	movs	r0, #1
 8002e46:	f7ff fee3 	bl	8002c10 <K_setClock>
		K_setClock(cHSE, 1, 1, 6, 1, 1, 2, 1, mco_en);
	}else if(freq == 72){
		K_setClock(cHSE, 4, 2, 6, 12, 1, 2, 1, mco_en);
	}		
		
}
 8002e4a:	e076      	b.n	8002f3a <K_setClockHSE_2param+0x126>
	}else if(freq == 2){
 8002e4c:	79fb      	ldrb	r3, [r7, #7]
 8002e4e:	2b02      	cmp	r3, #2
 8002e50:	d110      	bne.n	8002e74 <K_setClockHSE_2param+0x60>
		K_setClock(cHSE, 0, 0, 1, 0, 4, 1, 1, mco_en);
 8002e52:	79bb      	ldrb	r3, [r7, #6]
 8002e54:	9304      	str	r3, [sp, #16]
 8002e56:	2301      	movs	r3, #1
 8002e58:	9303      	str	r3, [sp, #12]
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	9302      	str	r3, [sp, #8]
 8002e5e:	2304      	movs	r3, #4
 8002e60:	9301      	str	r3, [sp, #4]
 8002e62:	2300      	movs	r3, #0
 8002e64:	9300      	str	r3, [sp, #0]
 8002e66:	2301      	movs	r3, #1
 8002e68:	2200      	movs	r2, #0
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	2001      	movs	r0, #1
 8002e6e:	f7ff fecf 	bl	8002c10 <K_setClock>
}
 8002e72:	e062      	b.n	8002f3a <K_setClockHSE_2param+0x126>
	}else if(freq == 4){
 8002e74:	79fb      	ldrb	r3, [r7, #7]
 8002e76:	2b04      	cmp	r3, #4
 8002e78:	d110      	bne.n	8002e9c <K_setClockHSE_2param+0x88>
		K_setClock(cHSE, 0, 0, 1, 0, 2, 1, 1, mco_en);
 8002e7a:	79bb      	ldrb	r3, [r7, #6]
 8002e7c:	9304      	str	r3, [sp, #16]
 8002e7e:	2301      	movs	r3, #1
 8002e80:	9303      	str	r3, [sp, #12]
 8002e82:	2301      	movs	r3, #1
 8002e84:	9302      	str	r3, [sp, #8]
 8002e86:	2302      	movs	r3, #2
 8002e88:	9301      	str	r3, [sp, #4]
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	9300      	str	r3, [sp, #0]
 8002e8e:	2301      	movs	r3, #1
 8002e90:	2200      	movs	r2, #0
 8002e92:	2100      	movs	r1, #0
 8002e94:	2001      	movs	r0, #1
 8002e96:	f7ff febb 	bl	8002c10 <K_setClock>
}
 8002e9a:	e04e      	b.n	8002f3a <K_setClockHSE_2param+0x126>
	}else if(freq == 8){
 8002e9c:	79fb      	ldrb	r3, [r7, #7]
 8002e9e:	2b08      	cmp	r3, #8
 8002ea0:	d110      	bne.n	8002ec4 <K_setClockHSE_2param+0xb0>
		K_setClock(cHSE, 0, 0, 1, 0, 1, 1, 1, mco_en);
 8002ea2:	79bb      	ldrb	r3, [r7, #6]
 8002ea4:	9304      	str	r3, [sp, #16]
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	9303      	str	r3, [sp, #12]
 8002eaa:	2301      	movs	r3, #1
 8002eac:	9302      	str	r3, [sp, #8]
 8002eae:	2301      	movs	r3, #1
 8002eb0:	9301      	str	r3, [sp, #4]
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	9300      	str	r3, [sp, #0]
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	2200      	movs	r2, #0
 8002eba:	2100      	movs	r1, #0
 8002ebc:	2001      	movs	r0, #1
 8002ebe:	f7ff fea7 	bl	8002c10 <K_setClock>
}
 8002ec2:	e03a      	b.n	8002f3a <K_setClockHSE_2param+0x126>
	}else if(freq == 10){
 8002ec4:	79fb      	ldrb	r3, [r7, #7]
 8002ec6:	2b0a      	cmp	r3, #10
 8002ec8:	d110      	bne.n	8002eec <K_setClockHSE_2param+0xd8>
		K_setClock(cHSE, 4, 2, 4, 10, 4, 1, 1, mco_en);
 8002eca:	79bb      	ldrb	r3, [r7, #6]
 8002ecc:	9304      	str	r3, [sp, #16]
 8002ece:	2301      	movs	r3, #1
 8002ed0:	9303      	str	r3, [sp, #12]
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	9302      	str	r3, [sp, #8]
 8002ed6:	2304      	movs	r3, #4
 8002ed8:	9301      	str	r3, [sp, #4]
 8002eda:	230a      	movs	r3, #10
 8002edc:	9300      	str	r3, [sp, #0]
 8002ede:	2304      	movs	r3, #4
 8002ee0:	2202      	movs	r2, #2
 8002ee2:	2104      	movs	r1, #4
 8002ee4:	2001      	movs	r0, #1
 8002ee6:	f7ff fe93 	bl	8002c10 <K_setClock>
}
 8002eea:	e026      	b.n	8002f3a <K_setClockHSE_2param+0x126>
	}else if(freq == 48){
 8002eec:	79fb      	ldrb	r3, [r7, #7]
 8002eee:	2b30      	cmp	r3, #48	; 0x30
 8002ef0:	d110      	bne.n	8002f14 <K_setClockHSE_2param+0x100>
		K_setClock(cHSE, 1, 1, 6, 1, 1, 2, 1, mco_en);
 8002ef2:	79bb      	ldrb	r3, [r7, #6]
 8002ef4:	9304      	str	r3, [sp, #16]
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	9303      	str	r3, [sp, #12]
 8002efa:	2302      	movs	r3, #2
 8002efc:	9302      	str	r3, [sp, #8]
 8002efe:	2301      	movs	r3, #1
 8002f00:	9301      	str	r3, [sp, #4]
 8002f02:	2301      	movs	r3, #1
 8002f04:	9300      	str	r3, [sp, #0]
 8002f06:	2306      	movs	r3, #6
 8002f08:	2201      	movs	r2, #1
 8002f0a:	2101      	movs	r1, #1
 8002f0c:	2001      	movs	r0, #1
 8002f0e:	f7ff fe7f 	bl	8002c10 <K_setClock>
}
 8002f12:	e012      	b.n	8002f3a <K_setClockHSE_2param+0x126>
	}else if(freq == 72){
 8002f14:	79fb      	ldrb	r3, [r7, #7]
 8002f16:	2b48      	cmp	r3, #72	; 0x48
 8002f18:	d10f      	bne.n	8002f3a <K_setClockHSE_2param+0x126>
		K_setClock(cHSE, 4, 2, 6, 12, 1, 2, 1, mco_en);
 8002f1a:	79bb      	ldrb	r3, [r7, #6]
 8002f1c:	9304      	str	r3, [sp, #16]
 8002f1e:	2301      	movs	r3, #1
 8002f20:	9303      	str	r3, [sp, #12]
 8002f22:	2302      	movs	r3, #2
 8002f24:	9302      	str	r3, [sp, #8]
 8002f26:	2301      	movs	r3, #1
 8002f28:	9301      	str	r3, [sp, #4]
 8002f2a:	230c      	movs	r3, #12
 8002f2c:	9300      	str	r3, [sp, #0]
 8002f2e:	2306      	movs	r3, #6
 8002f30:	2202      	movs	r2, #2
 8002f32:	2104      	movs	r1, #4
 8002f34:	2001      	movs	r0, #1
 8002f36:	f7ff fe6b 	bl	8002c10 <K_setClock>
}
 8002f3a:	bf00      	nop
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <K_setClockHSE>:
void K_setClockHSE(char freq)	//freq - 1, 2, 4, 8, 10, 48, 72 [MHz]
{
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b082      	sub	sp, #8
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	4603      	mov	r3, r0
 8002f4a:	71fb      	strb	r3, [r7, #7]
	K_setClockHSE_2param(freq, 0);
 8002f4c:	79fb      	ldrb	r3, [r7, #7]
 8002f4e:	2100      	movs	r1, #0
 8002f50:	4618      	mov	r0, r3
 8002f52:	f7ff ff5f 	bl	8002e14 <K_setClockHSE_2param>
}
 8002f56:	bf00      	nop
 8002f58:	3708      	adds	r7, #8
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}
	...

08002f60 <BDCR_Lock>:

//     

//::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::

void BDCR_Lock(void){
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0
	PWR->CR &= ~PWR_CR_DBP;
 8002f64:	4a04      	ldr	r2, [pc, #16]	; (8002f78 <BDCR_Lock+0x18>)
 8002f66:	4b04      	ldr	r3, [pc, #16]	; (8002f78 <BDCR_Lock+0x18>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f6e:	6013      	str	r3, [r2, #0]
}
 8002f70:	bf00      	nop
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bc80      	pop	{r7}
 8002f76:	4770      	bx	lr
 8002f78:	40007000 	.word	0x40007000

08002f7c <BDCR_UnLock>:
void BDCR_UnLock(void){
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
	PWR->CR |= PWR_CR_DBP;
 8002f80:	4a04      	ldr	r2, [pc, #16]	; (8002f94 <BDCR_UnLock+0x18>)
 8002f82:	4b04      	ldr	r3, [pc, #16]	; (8002f94 <BDCR_UnLock+0x18>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f8a:	6013      	str	r3, [r2, #0]
}
 8002f8c:	bf00      	nop
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bc80      	pop	{r7}
 8002f92:	4770      	bx	lr
 8002f94:	40007000 	.word	0x40007000

08002f98 <BDCR_Init>:

//  Backup Domain Control Registers (BDCR)
void BDCR_Init(void)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	af00      	add	r7, sp, #0
	//RCC->APB1RSTR &= ~( RCC_APB1RSTR_BKPRST | RCC_APB1RSTR_PWRRST );
	RCC->APB1ENR |= ( RCC_APB1ENR_BKPEN | RCC_APB1ENR_PWREN );
 8002f9c:	4a04      	ldr	r2, [pc, #16]	; (8002fb0 <BDCR_Init+0x18>)
 8002f9e:	4b04      	ldr	r3, [pc, #16]	; (8002fb0 <BDCR_Init+0x18>)
 8002fa0:	69db      	ldr	r3, [r3, #28]
 8002fa2:	f043 53c0 	orr.w	r3, r3, #402653184	; 0x18000000
 8002fa6:	61d3      	str	r3, [r2, #28]
	//PWR->CR &= ~PWR_CR_DBP;
}
 8002fa8:	bf00      	nop
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bc80      	pop	{r7}
 8002fae:	4770      	bx	lr
 8002fb0:	40021000 	.word	0x40021000

08002fb4 <BDCR_Write_Word>:
}
//

//     Backup Domain Control Registers (BDCR)
void BDCR_Write_Word(uint16_t BKP_DR, uint16_t raw)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b085      	sub	sp, #20
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	4603      	mov	r3, r0
 8002fbc:	460a      	mov	r2, r1
 8002fbe:	80fb      	strh	r3, [r7, #6]
 8002fc0:	4613      	mov	r3, r2
 8002fc2:	80bb      	strh	r3, [r7, #4]
__IO uint32_t tmp = 0;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	60fb      	str	r3, [r7, #12]
tmp = (uint32_t)BKP_BASE; 
 8002fc8:	4b07      	ldr	r3, [pc, #28]	; (8002fe8 <BDCR_Write_Word+0x34>)
 8002fca:	60fb      	str	r3, [r7, #12]
tmp += BKP_DR;
 8002fcc:	88fa      	ldrh	r2, [r7, #6]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	4413      	add	r3, r2
 8002fd2:	60fb      	str	r3, [r7, #12]
*(__IO uint32_t *) tmp = raw;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	461a      	mov	r2, r3
 8002fd8:	88bb      	ldrh	r3, [r7, #4]
 8002fda:	6013      	str	r3, [r2, #0]
}
 8002fdc:	bf00      	nop
 8002fde:	3714      	adds	r7, #20
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bc80      	pop	{r7}
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	40006c00 	.word	0x40006c00

08002fec <BDCR_Read_Word>:
//

//     Backup Domain Control Registers (BDCR)
uint16_t BDCR_Read_Word(uint16_t BKP_DR)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b085      	sub	sp, #20
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	80fb      	strh	r3, [r7, #6]
__IO uint32_t tmp = 0;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	60fb      	str	r3, [r7, #12]
tmp = (uint32_t)BKP_BASE;
 8002ffa:	4b07      	ldr	r3, [pc, #28]	; (8003018 <BDCR_Read_Word+0x2c>)
 8002ffc:	60fb      	str	r3, [r7, #12]
tmp += BKP_DR;
 8002ffe:	88fa      	ldrh	r2, [r7, #6]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	4413      	add	r3, r2
 8003004:	60fb      	str	r3, [r7, #12]
return (*(__IO uint16_t *) tmp);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	881b      	ldrh	r3, [r3, #0]
 800300a:	b29b      	uxth	r3, r3
}
 800300c:	4618      	mov	r0, r3
 800300e:	3714      	adds	r7, #20
 8003010:	46bd      	mov	sp, r7
 8003012:	bc80      	pop	{r7}
 8003014:	4770      	bx	lr
 8003016:	bf00      	nop
 8003018:	40006c00 	.word	0x40006c00

0800301c <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	4603      	mov	r3, r0
 8003024:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8003026:	4908      	ldr	r1, [pc, #32]	; (8003048 <NVIC_EnableIRQ+0x2c>)
 8003028:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800302c:	095b      	lsrs	r3, r3, #5
 800302e:	79fa      	ldrb	r2, [r7, #7]
 8003030:	f002 021f 	and.w	r2, r2, #31
 8003034:	2001      	movs	r0, #1
 8003036:	fa00 f202 	lsl.w	r2, r0, r2
 800303a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800303e:	bf00      	nop
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr
 8003048:	e000e100 	.word	0xe000e100

0800304c <PWM_Init>:

//::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::

//  
void PWM_Init(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
	//    GPIO   
	//      GPIO   
	RCC->APB2ENR |= RCC_APB2ENR_IOPCEN | RCC_APB2ENR_AFIOEN;
 8003050:	4a41      	ldr	r2, [pc, #260]	; (8003158 <PWM_Init+0x10c>)
 8003052:	4b41      	ldr	r3, [pc, #260]	; (8003158 <PWM_Init+0x10c>)
 8003054:	699b      	ldr	r3, [r3, #24]
 8003056:	f043 0311 	orr.w	r3, r3, #17
 800305a:	6193      	str	r3, [r2, #24]
	
	//  -3   
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;	
 800305c:	4a3e      	ldr	r2, [pc, #248]	; (8003158 <PWM_Init+0x10c>)
 800305e:	4b3e      	ldr	r3, [pc, #248]	; (8003158 <PWM_Init+0x10c>)
 8003060:	69db      	ldr	r3, [r3, #28]
 8003062:	f043 0302 	orr.w	r3, r3, #2
 8003066:	61d3      	str	r3, [r2, #28]

	//  3  -    Ch1, Ch2, Ch3, Ch4
	TIM3->CR1 = 0;
 8003068:	4b3c      	ldr	r3, [pc, #240]	; (800315c <PWM_Init+0x110>)
 800306a:	2200      	movs	r2, #0
 800306c:	801a      	strh	r2, [r3, #0]
	TIM3->CR2 = 0;
 800306e:	4b3b      	ldr	r3, [pc, #236]	; (800315c <PWM_Init+0x110>)
 8003070:	2200      	movs	r2, #0
 8003072:	809a      	strh	r2, [r3, #4]
	TIM3->SR = 0;
 8003074:	4b39      	ldr	r3, [pc, #228]	; (800315c <PWM_Init+0x110>)
 8003076:	2200      	movs	r2, #0
 8003078:	821a      	strh	r2, [r3, #16]
	TIM3->CCER = 0;
 800307a:	4b38      	ldr	r3, [pc, #224]	; (800315c <PWM_Init+0x110>)
 800307c:	2200      	movs	r2, #0
 800307e:	841a      	strh	r2, [r3, #32]
	TIM3->BDTR = 0;
 8003080:	4b36      	ldr	r3, [pc, #216]	; (800315c <PWM_Init+0x110>)
 8003082:	2200      	movs	r2, #0
 8003084:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	TIM3->EGR = 0;
 8003088:	4b34      	ldr	r3, [pc, #208]	; (800315c <PWM_Init+0x110>)
 800308a:	2200      	movs	r2, #0
 800308c:	829a      	strh	r2, [r3, #20]
	TIM3->CCMR1 = 0;
 800308e:	4b33      	ldr	r3, [pc, #204]	; (800315c <PWM_Init+0x110>)
 8003090:	2200      	movs	r2, #0
 8003092:	831a      	strh	r2, [r3, #24]
	TIM3->CCMR2 = 0;
 8003094:	4b31      	ldr	r3, [pc, #196]	; (800315c <PWM_Init+0x110>)
 8003096:	2200      	movs	r2, #0
 8003098:	839a      	strh	r2, [r3, #28]
	TIM3->DIER = 0;
 800309a:	4b30      	ldr	r3, [pc, #192]	; (800315c <PWM_Init+0x110>)
 800309c:	2200      	movs	r2, #0
 800309e:	819a      	strh	r2, [r3, #12]
	
	TIM3->PSC = (SystemCoreClock/1000000L) - 1;
 80030a0:	4a2e      	ldr	r2, [pc, #184]	; (800315c <PWM_Init+0x110>)
 80030a2:	4b2f      	ldr	r3, [pc, #188]	; (8003160 <PWM_Init+0x114>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	492f      	ldr	r1, [pc, #188]	; (8003164 <PWM_Init+0x118>)
 80030a8:	fba1 1303 	umull	r1, r3, r1, r3
 80030ac:	0c9b      	lsrs	r3, r3, #18
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	3b01      	subs	r3, #1
 80030b2:	b29b      	uxth	r3, r3
 80030b4:	8513      	strh	r3, [r2, #40]	; 0x28
	//  3       1000 ,      =10
	TIM3->ARR = 1181;
 80030b6:	4b29      	ldr	r3, [pc, #164]	; (800315c <PWM_Init+0x110>)
 80030b8:	f240 429d 	movw	r2, #1181	; 0x49d
 80030bc:	859a      	strh	r2, [r3, #44]	; 0x2c
	
	// CH1 - PWM Mode 1 
	// CH2 - PWM Mode 1 
	// CH3 - PWM Mode 1 
	// CH4 - PWM Mode 1 
	TIM3->CCMR1 |= ( TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 );
 80030be:	4a27      	ldr	r2, [pc, #156]	; (800315c <PWM_Init+0x110>)
 80030c0:	4b26      	ldr	r3, [pc, #152]	; (800315c <PWM_Init+0x110>)
 80030c2:	8b1b      	ldrh	r3, [r3, #24]
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 80030ca:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	8313      	strh	r3, [r2, #24]
	TIM3->CCMR2 |= ( TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC4M_2 | TIM_CCMR2_OC4M_1 );
 80030d2:	4a22      	ldr	r2, [pc, #136]	; (800315c <PWM_Init+0x110>)
 80030d4:	4b21      	ldr	r3, [pc, #132]	; (800315c <PWM_Init+0x110>)
 80030d6:	8b9b      	ldrh	r3, [r3, #28]
 80030d8:	b29b      	uxth	r3, r3
 80030da:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 80030de:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	8393      	strh	r3, [r2, #28]

//      	(     )
//	TIM3->CCER |= TIM_CCER_CC1P;
	
	TIM3->CCER |= ( TIM_CCER_CC4E | TIM_CCER_CC3E | TIM_CCER_CC2E | TIM_CCER_CC1E );
 80030e6:	4a1d      	ldr	r2, [pc, #116]	; (800315c <PWM_Init+0x110>)
 80030e8:	4b1c      	ldr	r3, [pc, #112]	; (800315c <PWM_Init+0x110>)
 80030ea:	8c1b      	ldrh	r3, [r3, #32]
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 80030f2:	f043 0311 	orr.w	r3, r3, #17
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	8413      	strh	r3, [r2, #32]
	TIM3->BDTR |= TIM_BDTR_MOE;
 80030fa:	4a18      	ldr	r2, [pc, #96]	; (800315c <PWM_Init+0x110>)
 80030fc:	4b17      	ldr	r3, [pc, #92]	; (800315c <PWM_Init+0x110>)
 80030fe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003102:	b29b      	uxth	r3, r3
 8003104:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003108:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800310c:	b29b      	uxth	r3, r3
 800310e:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
	TIM3->DIER |= TIM_DIER_UIE;
 8003112:	4a12      	ldr	r2, [pc, #72]	; (800315c <PWM_Init+0x110>)
 8003114:	4b11      	ldr	r3, [pc, #68]	; (800315c <PWM_Init+0x110>)
 8003116:	899b      	ldrh	r3, [r3, #12]
 8003118:	b29b      	uxth	r3, r3
 800311a:	f043 0301 	orr.w	r3, r3, #1
 800311e:	b29b      	uxth	r3, r3
 8003120:	8193      	strh	r3, [r2, #12]
	TIM3->EGR |= TIM_EGR_UG;
 8003122:	4a0e      	ldr	r2, [pc, #56]	; (800315c <PWM_Init+0x110>)
 8003124:	4b0d      	ldr	r3, [pc, #52]	; (800315c <PWM_Init+0x110>)
 8003126:	8a9b      	ldrh	r3, [r3, #20]
 8003128:	b29b      	uxth	r3, r3
 800312a:	f043 0301 	orr.w	r3, r3, #1
 800312e:	b29b      	uxth	r3, r3
 8003130:	8293      	strh	r3, [r2, #20]
	
	TIM3->CCR1 = 0;
 8003132:	4b0a      	ldr	r3, [pc, #40]	; (800315c <PWM_Init+0x110>)
 8003134:	2200      	movs	r2, #0
 8003136:	869a      	strh	r2, [r3, #52]	; 0x34
	TIM3->CCR2 = 0;
 8003138:	4b08      	ldr	r3, [pc, #32]	; (800315c <PWM_Init+0x110>)
 800313a:	2200      	movs	r2, #0
 800313c:	871a      	strh	r2, [r3, #56]	; 0x38
	TIM3->CCR3 = 0;
 800313e:	4b07      	ldr	r3, [pc, #28]	; (800315c <PWM_Init+0x110>)
 8003140:	2200      	movs	r2, #0
 8003142:	879a      	strh	r2, [r3, #60]	; 0x3c
	TIM3->CCR4 = 0;
 8003144:	4b05      	ldr	r3, [pc, #20]	; (800315c <PWM_Init+0x110>)
 8003146:	2200      	movs	r2, #0
 8003148:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	
	//     -3
	NVIC_EnableIRQ(TIM3_IRQn);	
 800314c:	201d      	movs	r0, #29
 800314e:	f7ff ff65 	bl	800301c <NVIC_EnableIRQ>
}
 8003152:	bf00      	nop
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	40021000 	.word	0x40021000
 800315c:	40000400 	.word	0x40000400
 8003160:	2000013c 	.word	0x2000013c
 8003164:	431bde83 	.word	0x431bde83

08003168 <PWM_Enable>:
//

//  PWM
void PWM_Enable(void)
{
 8003168:	b480      	push	{r7}
 800316a:	af00      	add	r7, sp, #0
  TIM3->SR &= ~TIM_SR_UIF;
 800316c:	4a0d      	ldr	r2, [pc, #52]	; (80031a4 <PWM_Enable+0x3c>)
 800316e:	4b0d      	ldr	r3, [pc, #52]	; (80031a4 <PWM_Enable+0x3c>)
 8003170:	8a1b      	ldrh	r3, [r3, #16]
 8003172:	b29b      	uxth	r3, r3
 8003174:	f023 0301 	bic.w	r3, r3, #1
 8003178:	b29b      	uxth	r3, r3
 800317a:	8213      	strh	r3, [r2, #16]
	TIM3->DIER |= TIM_DIER_UIE;
 800317c:	4a09      	ldr	r2, [pc, #36]	; (80031a4 <PWM_Enable+0x3c>)
 800317e:	4b09      	ldr	r3, [pc, #36]	; (80031a4 <PWM_Enable+0x3c>)
 8003180:	899b      	ldrh	r3, [r3, #12]
 8003182:	b29b      	uxth	r3, r3
 8003184:	f043 0301 	orr.w	r3, r3, #1
 8003188:	b29b      	uxth	r3, r3
 800318a:	8193      	strh	r3, [r2, #12]
	TIM3->CR1 |= TIM_CR1_CEN;
 800318c:	4a05      	ldr	r2, [pc, #20]	; (80031a4 <PWM_Enable+0x3c>)
 800318e:	4b05      	ldr	r3, [pc, #20]	; (80031a4 <PWM_Enable+0x3c>)
 8003190:	881b      	ldrh	r3, [r3, #0]
 8003192:	b29b      	uxth	r3, r3
 8003194:	f043 0301 	orr.w	r3, r3, #1
 8003198:	b29b      	uxth	r3, r3
 800319a:	8013      	strh	r3, [r2, #0]
}
 800319c:	bf00      	nop
 800319e:	46bd      	mov	sp, r7
 80031a0:	bc80      	pop	{r7}
 80031a2:	4770      	bx	lr
 80031a4:	40000400 	.word	0x40000400

080031a8 <PWM_Update>:
}
//

//  - PWM
void PWM_Update(uint8_t Ch, uint16_t CCR)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	4603      	mov	r3, r0
 80031b0:	460a      	mov	r2, r1
 80031b2:	71fb      	strb	r3, [r7, #7]
 80031b4:	4613      	mov	r3, r2
 80031b6:	80bb      	strh	r3, [r7, #4]
	switch(Ch)
 80031b8:	79fb      	ldrb	r3, [r7, #7]
 80031ba:	3b01      	subs	r3, #1
 80031bc:	2b03      	cmp	r3, #3
 80031be:	d81c      	bhi.n	80031fa <PWM_Update+0x52>
 80031c0:	a201      	add	r2, pc, #4	; (adr r2, 80031c8 <PWM_Update+0x20>)
 80031c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031c6:	bf00      	nop
 80031c8:	080031d9 	.word	0x080031d9
 80031cc:	080031e1 	.word	0x080031e1
 80031d0:	080031e9 	.word	0x080031e9
 80031d4:	080031f1 	.word	0x080031f1
  {
	 case 1: { TIM3->CCR1 = CCR; break; }
 80031d8:	4a0f      	ldr	r2, [pc, #60]	; (8003218 <PWM_Update+0x70>)
 80031da:	88bb      	ldrh	r3, [r7, #4]
 80031dc:	8693      	strh	r3, [r2, #52]	; 0x34
 80031de:	e00d      	b.n	80031fc <PWM_Update+0x54>
	 case 2: { TIM3->CCR2 = CCR; break; }
 80031e0:	4a0d      	ldr	r2, [pc, #52]	; (8003218 <PWM_Update+0x70>)
 80031e2:	88bb      	ldrh	r3, [r7, #4]
 80031e4:	8713      	strh	r3, [r2, #56]	; 0x38
 80031e6:	e009      	b.n	80031fc <PWM_Update+0x54>
	 case 3: { TIM3->CCR3 = CCR; break; }
 80031e8:	4a0b      	ldr	r2, [pc, #44]	; (8003218 <PWM_Update+0x70>)
 80031ea:	88bb      	ldrh	r3, [r7, #4]
 80031ec:	8793      	strh	r3, [r2, #60]	; 0x3c
 80031ee:	e005      	b.n	80031fc <PWM_Update+0x54>
	 case 4: { TIM3->CCR4 = CCR; break; }
 80031f0:	4a09      	ldr	r2, [pc, #36]	; (8003218 <PWM_Update+0x70>)
 80031f2:	88bb      	ldrh	r3, [r7, #4]
 80031f4:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
 80031f8:	e000      	b.n	80031fc <PWM_Update+0x54>
	 default: break;
 80031fa:	bf00      	nop
  }
	TIM3->SR &= ~TIM_SR_UIF;
 80031fc:	4a06      	ldr	r2, [pc, #24]	; (8003218 <PWM_Update+0x70>)
 80031fe:	4b06      	ldr	r3, [pc, #24]	; (8003218 <PWM_Update+0x70>)
 8003200:	8a1b      	ldrh	r3, [r3, #16]
 8003202:	b29b      	uxth	r3, r3
 8003204:	f023 0301 	bic.w	r3, r3, #1
 8003208:	b29b      	uxth	r3, r3
 800320a:	8213      	strh	r3, [r2, #16]
}
 800320c:	bf00      	nop
 800320e:	370c      	adds	r7, #12
 8003210:	46bd      	mov	sp, r7
 8003212:	bc80      	pop	{r7}
 8003214:	4770      	bx	lr
 8003216:	bf00      	nop
 8003218:	40000400 	.word	0x40000400

0800321c <__nop>:
#include "stm32f10x.h"
#include "RTC.h"

void __nop(void){
 800321c:	b480      	push	{r7}
 800321e:	af00      	add	r7, sp, #0

}
 8003220:	bf00      	nop
 8003222:	46bd      	mov	sp, r7
 8003224:	bc80      	pop	{r7}
 8003226:	4770      	bx	lr

08003228 <RCC_LSE_Config>:

//::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::

//   BDCR (backup domain control registers)
void RCC_LSE_Config(uint8_t RCC_LSE)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	4603      	mov	r3, r0
 8003230:	71fb      	strb	r3, [r7, #7]
  
  RCC->BDCR = RCC_LSE_OFF;
 8003232:	4b15      	ldr	r3, [pc, #84]	; (8003288 <RCC_LSE_Config+0x60>)
 8003234:	2200      	movs	r2, #0
 8003236:	621a      	str	r2, [r3, #32]
	__nop();__nop();__nop();
 8003238:	f7ff fff0 	bl	800321c <__nop>
 800323c:	f7ff ffee 	bl	800321c <__nop>
 8003240:	f7ff ffec 	bl	800321c <__nop>
	
  RCC->BDCR = RCC_LSE_OFF;
 8003244:	4b10      	ldr	r3, [pc, #64]	; (8003288 <RCC_LSE_Config+0x60>)
 8003246:	2200      	movs	r2, #0
 8003248:	621a      	str	r2, [r3, #32]
	__nop();__nop();__nop();
 800324a:	f7ff ffe7 	bl	800321c <__nop>
 800324e:	f7ff ffe5 	bl	800321c <__nop>
 8003252:	f7ff ffe3 	bl	800321c <__nop>
	
  switch(RCC_LSE)
 8003256:	79fb      	ldrb	r3, [r7, #7]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d002      	beq.n	8003262 <RCC_LSE_Config+0x3a>
 800325c:	2b04      	cmp	r3, #4
 800325e:	d004      	beq.n	800326a <RCC_LSE_Config+0x42>
			{  
				RCC->BDCR = ( RCC_BDCR_LSEON | RCC_BDCR_LSEBYP ); 
				break;
			}			
      
    default: break;      
 8003260:	e007      	b.n	8003272 <RCC_LSE_Config+0x4a>
				RCC->BDCR = RCC_BDCR_LSEON;
 8003262:	4b09      	ldr	r3, [pc, #36]	; (8003288 <RCC_LSE_Config+0x60>)
 8003264:	2201      	movs	r2, #1
 8003266:	621a      	str	r2, [r3, #32]
				break;
 8003268:	e003      	b.n	8003272 <RCC_LSE_Config+0x4a>
				RCC->BDCR = ( RCC_BDCR_LSEON | RCC_BDCR_LSEBYP ); 
 800326a:	4b07      	ldr	r3, [pc, #28]	; (8003288 <RCC_LSE_Config+0x60>)
 800326c:	2205      	movs	r2, #5
 800326e:	621a      	str	r2, [r3, #32]
				break;
 8003270:	bf00      	nop
  }
	
	__nop();__nop();__nop();
 8003272:	f7ff ffd3 	bl	800321c <__nop>
 8003276:	f7ff ffd1 	bl	800321c <__nop>
 800327a:	f7ff ffcf 	bl	800321c <__nop>
}
 800327e:	bf00      	nop
 8003280:	3708      	adds	r7, #8
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	40021000 	.word	0x40021000

0800328c <RTC_SetPrescaler>:
//

//      RTC
void RTC_SetPrescaler(uint32_t PrescalerValue)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  RTC->CRL |= RTC_CRL_CNF;
 8003294:	4a10      	ldr	r2, [pc, #64]	; (80032d8 <RTC_SetPrescaler+0x4c>)
 8003296:	4b10      	ldr	r3, [pc, #64]	; (80032d8 <RTC_SetPrescaler+0x4c>)
 8003298:	889b      	ldrh	r3, [r3, #4]
 800329a:	b29b      	uxth	r3, r3
 800329c:	f043 0310 	orr.w	r3, r3, #16
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	8093      	strh	r3, [r2, #4]
	
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_MASK) >> 16;
 80032a4:	4a0c      	ldr	r2, [pc, #48]	; (80032d8 <RTC_SetPrescaler+0x4c>)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	0c1b      	lsrs	r3, r3, #16
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	f003 030f 	and.w	r3, r3, #15
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	8113      	strh	r3, [r2, #8]
	
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_MASK);
 80032b4:	4b08      	ldr	r3, [pc, #32]	; (80032d8 <RTC_SetPrescaler+0x4c>)
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	b292      	uxth	r2, r2
 80032ba:	819a      	strh	r2, [r3, #12]
	
  RTC->CRL &= (uint16_t)~((uint16_t)RTC_CRL_CNF);
 80032bc:	4a06      	ldr	r2, [pc, #24]	; (80032d8 <RTC_SetPrescaler+0x4c>)
 80032be:	4b06      	ldr	r3, [pc, #24]	; (80032d8 <RTC_SetPrescaler+0x4c>)
 80032c0:	889b      	ldrh	r3, [r3, #4]
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	f023 0310 	bic.w	r3, r3, #16
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	8093      	strh	r3, [r2, #4]
}
 80032cc:	bf00      	nop
 80032ce:	370c      	adds	r7, #12
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bc80      	pop	{r7}
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	40002800 	.word	0x40002800

080032dc <RTC_Init>:
//

//  RTC
uint8_t RTC_Init(void)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	af00      	add	r7, sp, #0
	//         
	RCC->APB1ENR |= ( RCC_APB1ENR_BKPEN | RCC_APB1ENR_PWREN );
 80032e0:	4a29      	ldr	r2, [pc, #164]	; (8003388 <RTC_Init+0xac>)
 80032e2:	4b29      	ldr	r3, [pc, #164]	; (8003388 <RTC_Init+0xac>)
 80032e4:	69db      	ldr	r3, [r3, #28]
 80032e6:	f043 53c0 	orr.w	r3, r3, #402653184	; 0x18000000
 80032ea:	61d3      	str	r3, [r2, #28]
	
	//      
	PWR->CR |= PWR_CR_DBP;
 80032ec:	4a27      	ldr	r2, [pc, #156]	; (800338c <RTC_Init+0xb0>)
 80032ee:	4b27      	ldr	r3, [pc, #156]	; (800338c <RTC_Init+0xb0>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032f6:	6013      	str	r3, [r2, #0]
	
	//  RTC  - 
	if ((RCC->BDCR & RCC_BDCR_RTCEN) != RCC_BDCR_RTCEN)
 80032f8:	4b23      	ldr	r3, [pc, #140]	; (8003388 <RTC_Init+0xac>)
 80032fa:	6a1b      	ldr	r3, [r3, #32]
 80032fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003300:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003304:	d03d      	beq.n	8003382 <RTC_Init+0xa6>
	{
		//     
		RCC->BDCR |= RCC_BDCR_BDRST;
 8003306:	4a20      	ldr	r2, [pc, #128]	; (8003388 <RTC_Init+0xac>)
 8003308:	4b1f      	ldr	r3, [pc, #124]	; (8003388 <RTC_Init+0xac>)
 800330a:	6a1b      	ldr	r3, [r3, #32]
 800330c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003310:	6213      	str	r3, [r2, #32]
		__nop();__nop();__nop();
 8003312:	f7ff ff83 	bl	800321c <__nop>
 8003316:	f7ff ff81 	bl	800321c <__nop>
 800331a:	f7ff ff7f 	bl	800321c <__nop>
		RCC->BDCR &= ~RCC_BDCR_BDRST;
 800331e:	4a1a      	ldr	r2, [pc, #104]	; (8003388 <RTC_Init+0xac>)
 8003320:	4b19      	ldr	r3, [pc, #100]	; (8003388 <RTC_Init+0xac>)
 8003322:	6a1b      	ldr	r3, [r3, #32]
 8003324:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003328:	6213      	str	r3, [r2, #32]
 
		//     32768
		RCC_LSE_Config(RCC_LSE_ON);
 800332a:	2001      	movs	r0, #1
 800332c:	f7ff ff7c 	bl	8003228 <RCC_LSE_Config>
		
		while ((RCC->BDCR & RCC_BDCR_LSERDY) != RCC_BDCR_LSERDY) {}
 8003330:	bf00      	nop
 8003332:	4b15      	ldr	r3, [pc, #84]	; (8003388 <RTC_Init+0xac>)
 8003334:	6a1b      	ldr	r3, [r3, #32]
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	2b02      	cmp	r3, #2
 800333c:	d1f9      	bne.n	8003332 <RTC_Init+0x56>
		RCC->BDCR |= RCC_RTCCLKSource_LSE;
 800333e:	4a12      	ldr	r2, [pc, #72]	; (8003388 <RTC_Init+0xac>)
 8003340:	4b11      	ldr	r3, [pc, #68]	; (8003388 <RTC_Init+0xac>)
 8003342:	6a1b      	ldr	r3, [r3, #32]
 8003344:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003348:	6213      	str	r3, [r2, #32]
			
		//  ,    
		RTC_SetPrescaler(0x7FFF); 
 800334a:	f647 70ff 	movw	r0, #32767	; 0x7fff
 800334e:	f7ff ff9d 	bl	800328c <RTC_SetPrescaler>
 
		//  RTC
		RCC->BDCR |= RCC_BDCR_RTCEN;
 8003352:	4a0d      	ldr	r2, [pc, #52]	; (8003388 <RTC_Init+0xac>)
 8003354:	4b0c      	ldr	r3, [pc, #48]	; (8003388 <RTC_Init+0xac>)
 8003356:	6a1b      	ldr	r3, [r3, #32]
 8003358:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800335c:	6213      	str	r3, [r2, #32]
 
		//  
		RTC->CRL &= ~RTC_CRL_RSF;
 800335e:	4a0c      	ldr	r2, [pc, #48]	; (8003390 <RTC_Init+0xb4>)
 8003360:	4b0b      	ldr	r3, [pc, #44]	; (8003390 <RTC_Init+0xb4>)
 8003362:	889b      	ldrh	r3, [r3, #4]
 8003364:	b29b      	uxth	r3, r3
 8003366:	f023 0308 	bic.w	r3, r3, #8
 800336a:	b29b      	uxth	r3, r3
 800336c:	8093      	strh	r3, [r2, #4]
    while ( (RTC->CRL & RTC_CRL_RSF) == (uint16_t)RESET) {}
 800336e:	bf00      	nop
 8003370:	4b07      	ldr	r3, [pc, #28]	; (8003390 <RTC_Init+0xb4>)
 8003372:	889b      	ldrh	r3, [r3, #4]
 8003374:	b29b      	uxth	r3, r3
 8003376:	f003 0308 	and.w	r3, r3, #8
 800337a:	2b00      	cmp	r3, #0
 800337c:	d0f8      	beq.n	8003370 <RTC_Init+0x94>
			
		return 1;	
 800337e:	2301      	movs	r3, #1
 8003380:	e000      	b.n	8003384 <RTC_Init+0xa8>
	}
return 0;	
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	bd80      	pop	{r7, pc}
 8003388:	40021000 	.word	0x40021000
 800338c:	40007000 	.word	0x40007000
 8003390:	40002800 	.word	0x40002800

08003394 <RTC_GetDateTime>:

//

//     RTC   / (  00:00:00 01.01.1970, .. JD0 = 2440588)
void RTC_GetDateTime(uint32_t RTC_Counter, RTC_Type* RTC_DateTimeStruct) 
{
 8003394:	b590      	push	{r4, r7, lr}
 8003396:	b097      	sub	sp, #92	; 0x5c
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
    unsigned long time;
    unsigned long t1, a, b, c, d, e, m;
    int year = 0;
 800339e:	2300      	movs	r3, #0
 80033a0:	657b      	str	r3, [r7, #84]	; 0x54
    int mon = 0;
 80033a2:	2300      	movs	r3, #0
 80033a4:	653b      	str	r3, [r7, #80]	; 0x50
    int wday = 0;
 80033a6:	2300      	movs	r3, #0
 80033a8:	64fb      	str	r3, [r7, #76]	; 0x4c
    int mday = 0;
 80033aa:	2300      	movs	r3, #0
 80033ac:	64bb      	str	r3, [r7, #72]	; 0x48
    int hour = 0;
 80033ae:	2300      	movs	r3, #0
 80033b0:	647b      	str	r3, [r7, #68]	; 0x44
    int min = 0;
 80033b2:	2300      	movs	r3, #0
 80033b4:	643b      	str	r3, [r7, #64]	; 0x40
    int sec = 0;
 80033b6:	2300      	movs	r3, #0
 80033b8:	63fb      	str	r3, [r7, #60]	; 0x3c
    uint64_t jd = 0;;
 80033ba:	f04f 0300 	mov.w	r3, #0
 80033be:	f04f 0400 	mov.w	r4, #0
 80033c2:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    uint64_t jdn = 0;
 80033c6:	f04f 0300 	mov.w	r3, #0
 80033ca:	f04f 0400 	mov.w	r4, #0
 80033ce:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
 
    jd = ((RTC_Counter+43200)/(86400>>1)) + (2440587<<1) + 1;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f503 4328 	add.w	r3, r3, #43008	; 0xa800
 80033d8:	33c0      	adds	r3, #192	; 0xc0
 80033da:	4a65      	ldr	r2, [pc, #404]	; (8003570 <RTC_GetDateTime+0x1dc>)
 80033dc:	fba2 2303 	umull	r2, r3, r2, r3
 80033e0:	0bda      	lsrs	r2, r3, #15
 80033e2:	4b64      	ldr	r3, [pc, #400]	; (8003574 <RTC_GetDateTime+0x1e0>)
 80033e4:	4413      	add	r3, r2
 80033e6:	f04f 0400 	mov.w	r4, #0
 80033ea:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    jdn = jd>>1;
 80033ee:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 80033f2:	0864      	lsrs	r4, r4, #1
 80033f4:	ea4f 0333 	mov.w	r3, r3, rrx
 80033f8:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
 
    time = RTC_Counter;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	627b      	str	r3, [r7, #36]	; 0x24
    t1 = time/60;
 8003400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003402:	4a5d      	ldr	r2, [pc, #372]	; (8003578 <RTC_GetDateTime+0x1e4>)
 8003404:	fba2 2303 	umull	r2, r3, r2, r3
 8003408:	095b      	lsrs	r3, r3, #5
 800340a:	623b      	str	r3, [r7, #32]
    sec = time - t1*60;
 800340c:	6a3a      	ldr	r2, [r7, #32]
 800340e:	4613      	mov	r3, r2
 8003410:	011b      	lsls	r3, r3, #4
 8003412:	1a9b      	subs	r3, r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	461a      	mov	r2, r3
 8003418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800341a:	1a9b      	subs	r3, r3, r2
 800341c:	63fb      	str	r3, [r7, #60]	; 0x3c
 
    time = t1;
 800341e:	6a3b      	ldr	r3, [r7, #32]
 8003420:	627b      	str	r3, [r7, #36]	; 0x24
    t1 = time/60;
 8003422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003424:	4a54      	ldr	r2, [pc, #336]	; (8003578 <RTC_GetDateTime+0x1e4>)
 8003426:	fba2 2303 	umull	r2, r3, r2, r3
 800342a:	095b      	lsrs	r3, r3, #5
 800342c:	623b      	str	r3, [r7, #32]
    min = time - t1*60;
 800342e:	6a3a      	ldr	r2, [r7, #32]
 8003430:	4613      	mov	r3, r2
 8003432:	011b      	lsls	r3, r3, #4
 8003434:	1a9b      	subs	r3, r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	461a      	mov	r2, r3
 800343a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343c:	1a9b      	subs	r3, r3, r2
 800343e:	643b      	str	r3, [r7, #64]	; 0x40
 
    time = t1;
 8003440:	6a3b      	ldr	r3, [r7, #32]
 8003442:	627b      	str	r3, [r7, #36]	; 0x24
    t1 = time/24;
 8003444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003446:	4a4d      	ldr	r2, [pc, #308]	; (800357c <RTC_GetDateTime+0x1e8>)
 8003448:	fba2 2303 	umull	r2, r3, r2, r3
 800344c:	091b      	lsrs	r3, r3, #4
 800344e:	623b      	str	r3, [r7, #32]
    hour = time - t1*24;
 8003450:	6a3a      	ldr	r2, [r7, #32]
 8003452:	4613      	mov	r3, r2
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	4413      	add	r3, r2
 8003458:	00db      	lsls	r3, r3, #3
 800345a:	461a      	mov	r2, r3
 800345c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800345e:	1a9b      	subs	r3, r3, r2
 8003460:	647b      	str	r3, [r7, #68]	; 0x44
 
    wday = jdn%7;
 8003462:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003466:	f04f 0207 	mov.w	r2, #7
 800346a:	f04f 0300 	mov.w	r3, #0
 800346e:	f7fd fdef 	bl	8001050 <__aeabi_uldivmod>
 8003472:	461c      	mov	r4, r3
 8003474:	4613      	mov	r3, r2
 8003476:	64fb      	str	r3, [r7, #76]	; 0x4c
 
    a = jdn + 32044;
 8003478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800347a:	f503 43fa 	add.w	r3, r3, #32000	; 0x7d00
 800347e:	332c      	adds	r3, #44	; 0x2c
 8003480:	61fb      	str	r3, [r7, #28]
    b = (4*a+3)/146097;
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	3303      	adds	r3, #3
 8003488:	4a3d      	ldr	r2, [pc, #244]	; (8003580 <RTC_GetDateTime+0x1ec>)
 800348a:	fba2 2303 	umull	r2, r3, r2, r3
 800348e:	0bdb      	lsrs	r3, r3, #15
 8003490:	61bb      	str	r3, [r7, #24]
    c = a - (146097*b)/4;
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	4a3b      	ldr	r2, [pc, #236]	; (8003584 <RTC_GetDateTime+0x1f0>)
 8003496:	fb02 f303 	mul.w	r3, r2, r3
 800349a:	089b      	lsrs	r3, r3, #2
 800349c:	69fa      	ldr	r2, [r7, #28]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	617b      	str	r3, [r7, #20]
    d = (4*c+3)/1461;
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	3303      	adds	r3, #3
 80034a8:	4a37      	ldr	r2, [pc, #220]	; (8003588 <RTC_GetDateTime+0x1f4>)
 80034aa:	fba2 2303 	umull	r2, r3, r2, r3
 80034ae:	09db      	lsrs	r3, r3, #7
 80034b0:	613b      	str	r3, [r7, #16]
    e = c - (1461*d)/4;
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	f240 52b5 	movw	r2, #1461	; 0x5b5
 80034b8:	fb02 f303 	mul.w	r3, r2, r3
 80034bc:	089b      	lsrs	r3, r3, #2
 80034be:	697a      	ldr	r2, [r7, #20]
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	60fb      	str	r3, [r7, #12]
    m = (5*e+2)/153;
 80034c4:	68fa      	ldr	r2, [r7, #12]
 80034c6:	4613      	mov	r3, r2
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	4413      	add	r3, r2
 80034cc:	3302      	adds	r3, #2
 80034ce:	4a2f      	ldr	r2, [pc, #188]	; (800358c <RTC_GetDateTime+0x1f8>)
 80034d0:	fba2 2303 	umull	r2, r3, r2, r3
 80034d4:	09db      	lsrs	r3, r3, #7
 80034d6:	60bb      	str	r3, [r7, #8]
    mday = e - (153*m+2)/5 + 1;
 80034d8:	68ba      	ldr	r2, [r7, #8]
 80034da:	4613      	mov	r3, r2
 80034dc:	00db      	lsls	r3, r3, #3
 80034de:	4413      	add	r3, r2
 80034e0:	011a      	lsls	r2, r3, #4
 80034e2:	4413      	add	r3, r2
 80034e4:	3302      	adds	r3, #2
 80034e6:	4a2a      	ldr	r2, [pc, #168]	; (8003590 <RTC_GetDateTime+0x1fc>)
 80034e8:	fba2 2303 	umull	r2, r3, r2, r3
 80034ec:	089b      	lsrs	r3, r3, #2
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	1ad3      	subs	r3, r2, r3
 80034f2:	3301      	adds	r3, #1
 80034f4:	64bb      	str	r3, [r7, #72]	; 0x48
    mon = m + 3 - 12*(m/10);
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	4a25      	ldr	r2, [pc, #148]	; (8003590 <RTC_GetDateTime+0x1fc>)
 80034fa:	fba2 2303 	umull	r2, r3, r2, r3
 80034fe:	08da      	lsrs	r2, r3, #3
 8003500:	4613      	mov	r3, r2
 8003502:	005b      	lsls	r3, r3, #1
 8003504:	4413      	add	r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	461a      	mov	r2, r3
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	1a9b      	subs	r3, r3, r2
 800350e:	3303      	adds	r3, #3
 8003510:	653b      	str	r3, [r7, #80]	; 0x50
    year = 100*b + d - 4800 + (m/10);
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	2264      	movs	r2, #100	; 0x64
 8003516:	fb02 f203 	mul.w	r2, r2, r3
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	441a      	add	r2, r3
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	491b      	ldr	r1, [pc, #108]	; (8003590 <RTC_GetDateTime+0x1fc>)
 8003522:	fba1 1303 	umull	r1, r3, r1, r3
 8003526:	08db      	lsrs	r3, r3, #3
 8003528:	4413      	add	r3, r2
 800352a:	f5a3 5396 	sub.w	r3, r3, #4800	; 0x12c0
 800352e:	657b      	str	r3, [r7, #84]	; 0x54
 
    RTC_DateTimeStruct->RTC_year = year;
 8003530:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003532:	b29a      	uxth	r2, r3
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	80da      	strh	r2, [r3, #6]
    RTC_DateTimeStruct->RTC_month = mon;
 8003538:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800353a:	b2da      	uxtb	r2, r3
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	715a      	strb	r2, [r3, #5]
    RTC_DateTimeStruct->RTC_date = mday;
 8003540:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003542:	b2da      	uxtb	r2, r3
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	70da      	strb	r2, [r3, #3]
    RTC_DateTimeStruct->RTC_hours = hour;
 8003548:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800354a:	b2da      	uxtb	r2, r3
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	701a      	strb	r2, [r3, #0]
    RTC_DateTimeStruct->RTC_minutes = min;
 8003550:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003552:	b2da      	uxtb	r2, r3
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	705a      	strb	r2, [r3, #1]
    RTC_DateTimeStruct->RTC_seconds = sec;
 8003558:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800355a:	b2da      	uxtb	r2, r3
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	709a      	strb	r2, [r3, #2]
    RTC_DateTimeStruct->RTC_wday = wday;
 8003560:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003562:	b2da      	uxtb	r2, r3
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	711a      	strb	r2, [r3, #4]
}
 8003568:	bf00      	nop
 800356a:	375c      	adds	r7, #92	; 0x5c
 800356c:	46bd      	mov	sp, r7
 800356e:	bd90      	pop	{r4, r7, pc}
 8003570:	c22e4507 	.word	0xc22e4507
 8003574:	004a7b17 	.word	0x004a7b17
 8003578:	88888889 	.word	0x88888889
 800357c:	aaaaaaab 	.word	0xaaaaaaab
 8003580:	396b06bd 	.word	0x396b06bd
 8003584:	00023ab1 	.word	0x00023ab1
 8003588:	166db073 	.word	0x166db073
 800358c:	d62b80d7 	.word	0xd62b80d7
 8003590:	cccccccd 	.word	0xcccccccd

08003594 <RTC_GetCounter>:
}
//

//     RTC
uint32_t RTC_GetCounter(void)
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
  uint16_t tmp = 0;
 800359a:	2300      	movs	r3, #0
 800359c:	80fb      	strh	r3, [r7, #6]
  tmp = RTC->CNTL;
 800359e:	4b07      	ldr	r3, [pc, #28]	; (80035bc <RTC_GetCounter+0x28>)
 80035a0:	8b9b      	ldrh	r3, [r3, #28]
 80035a2:	80fb      	strh	r3, [r7, #6]
  return (((uint32_t)RTC->CNTH << 16 ) | tmp) ;
 80035a4:	4b05      	ldr	r3, [pc, #20]	; (80035bc <RTC_GetCounter+0x28>)
 80035a6:	8b1b      	ldrh	r3, [r3, #24]
 80035a8:	b29b      	uxth	r3, r3
 80035aa:	041a      	lsls	r2, r3, #16
 80035ac:	88fb      	ldrh	r3, [r7, #6]
 80035ae:	4313      	orrs	r3, r2
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	370c      	adds	r7, #12
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bc80      	pop	{r7}
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	40002800 	.word	0x40002800

080035c0 <SysTick_Init>:

//::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::

//    ( 1)
void SysTick_Init(void)
{
 80035c0:	b480      	push	{r7}
 80035c2:	af00      	add	r7, sp, #0
	SysTick->VAL = 0;
 80035c4:	4b06      	ldr	r3, [pc, #24]	; (80035e0 <SysTick_Init+0x20>)
 80035c6:	2200      	movs	r2, #0
 80035c8:	609a      	str	r2, [r3, #8]
//	SysTick->LOAD = (SystemCoreClock/6250);//50000); // 6250
// SysTick->CTRL = SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;
	
	SysTick->LOAD = (72000000/1000)-1;
 80035ca:	4b05      	ldr	r3, [pc, #20]	; (80035e0 <SysTick_Init+0x20>)
 80035cc:	4a05      	ldr	r2, [pc, #20]	; (80035e4 <SysTick_Init+0x24>)
 80035ce:	605a      	str	r2, [r3, #4]
//	SysTick->LOAD = (10000000/1000)-1;
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;
 80035d0:	4b03      	ldr	r3, [pc, #12]	; (80035e0 <SysTick_Init+0x20>)
 80035d2:	2207      	movs	r2, #7
 80035d4:	601a      	str	r2, [r3, #0]

//
}
 80035d6:	bf00      	nop
 80035d8:	46bd      	mov	sp, r7
 80035da:	bc80      	pop	{r7}
 80035dc:	4770      	bx	lr
 80035de:	bf00      	nop
 80035e0:	e000e010 	.word	0xe000e010
 80035e4:	0001193f 	.word	0x0001193f

080035e8 <initKeyboard>:
	wait +=1; 
  tick--;
 } 
}

void initKeyboard(void){
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
	keys_state_now = 0;
 80035ec:	4b0a      	ldr	r3, [pc, #40]	; (8003618 <initKeyboard+0x30>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	701a      	strb	r2, [r3, #0]
	keys_state_backward = 0;
 80035f2:	4b0a      	ldr	r3, [pc, #40]	; (800361c <initKeyboard+0x34>)
 80035f4:	2200      	movs	r2, #0
 80035f6:	701a      	strb	r2, [r3, #0]
	red_b_sm.state = yellow_b_sm.state = green_b_sm.state = blue_b_sm.state = NO_PRESS;
 80035f8:	2200      	movs	r2, #0
 80035fa:	4b09      	ldr	r3, [pc, #36]	; (8003620 <initKeyboard+0x38>)
 80035fc:	4611      	mov	r1, r2
 80035fe:	7019      	strb	r1, [r3, #0]
 8003600:	4b08      	ldr	r3, [pc, #32]	; (8003624 <initKeyboard+0x3c>)
 8003602:	4611      	mov	r1, r2
 8003604:	7019      	strb	r1, [r3, #0]
 8003606:	4b08      	ldr	r3, [pc, #32]	; (8003628 <initKeyboard+0x40>)
 8003608:	4611      	mov	r1, r2
 800360a:	7019      	strb	r1, [r3, #0]
 800360c:	4b07      	ldr	r3, [pc, #28]	; (800362c <initKeyboard+0x44>)
 800360e:	701a      	strb	r2, [r3, #0]
}
 8003610:	bf00      	nop
 8003612:	46bd      	mov	sp, r7
 8003614:	bc80      	pop	{r7}
 8003616:	4770      	bx	lr
 8003618:	20001124 	.word	0x20001124
 800361c:	20001125 	.word	0x20001125
 8003620:	20001130 	.word	0x20001130
 8003624:	20001138 	.word	0x20001138
 8003628:	2000111c 	.word	0x2000111c
 800362c:	20001128 	.word	0x20001128

08003630 <scanKey>:



char scanKey(char * ret_value){
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
	static char bt_state_high, bt_state_low, sm = 0;
	if(sm == 0){
 8003638:	4b21      	ldr	r3, [pc, #132]	; (80036c0 <scanKey+0x90>)
 800363a:	781b      	ldrb	r3, [r3, #0]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d103      	bne.n	8003648 <scanKey+0x18>
		GPIOC->BSRR = GPIO_BSRR_BR11 | GPIO_BSRR_BS12;
 8003640:	4b20      	ldr	r3, [pc, #128]	; (80036c4 <scanKey+0x94>)
 8003642:	4a21      	ldr	r2, [pc, #132]	; (80036c8 <scanKey+0x98>)
 8003644:	611a      	str	r2, [r3, #16]
 8003646:	e02f      	b.n	80036a8 <scanKey+0x78>
	}else if(sm == 2){
 8003648:	4b1d      	ldr	r3, [pc, #116]	; (80036c0 <scanKey+0x90>)
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	2b02      	cmp	r3, #2
 800364e:	d10c      	bne.n	800366a <scanKey+0x3a>
		bt_state_low = ((GPIOB->IDR >> 14) & 0x03);
 8003650:	4b1e      	ldr	r3, [pc, #120]	; (80036cc <scanKey+0x9c>)
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	0b9b      	lsrs	r3, r3, #14
 8003656:	b2db      	uxtb	r3, r3
 8003658:	f003 0303 	and.w	r3, r3, #3
 800365c:	b2da      	uxtb	r2, r3
 800365e:	4b1c      	ldr	r3, [pc, #112]	; (80036d0 <scanKey+0xa0>)
 8003660:	701a      	strb	r2, [r3, #0]
		GPIOC->BSRR = GPIO_BSRR_BS11 | GPIO_BSRR_BR12;
 8003662:	4b18      	ldr	r3, [pc, #96]	; (80036c4 <scanKey+0x94>)
 8003664:	4a1b      	ldr	r2, [pc, #108]	; (80036d4 <scanKey+0xa4>)
 8003666:	611a      	str	r2, [r3, #16]
 8003668:	e01e      	b.n	80036a8 <scanKey+0x78>
	}else if(sm == 4){		
 800366a:	4b15      	ldr	r3, [pc, #84]	; (80036c0 <scanKey+0x90>)
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	2b04      	cmp	r3, #4
 8003670:	d11a      	bne.n	80036a8 <scanKey+0x78>
		bt_state_high = ((GPIOB->IDR >> 14) & 0x03)<<2;
 8003672:	4b16      	ldr	r3, [pc, #88]	; (80036cc <scanKey+0x9c>)
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	0b9b      	lsrs	r3, r3, #14
 8003678:	b2db      	uxtb	r3, r3
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	b2db      	uxtb	r3, r3
 800367e:	f003 030c 	and.w	r3, r3, #12
 8003682:	b2da      	uxtb	r2, r3
 8003684:	4b14      	ldr	r3, [pc, #80]	; (80036d8 <scanKey+0xa8>)
 8003686:	701a      	strb	r2, [r3, #0]
		GPIOC->BSRR = GPIO_BSRR_BR11 | GPIO_BSRR_BS12;
 8003688:	4b0e      	ldr	r3, [pc, #56]	; (80036c4 <scanKey+0x94>)
 800368a:	4a0f      	ldr	r2, [pc, #60]	; (80036c8 <scanKey+0x98>)
 800368c:	611a      	str	r2, [r3, #16]
		*ret_value = bt_state_high | bt_state_low;
 800368e:	4b12      	ldr	r3, [pc, #72]	; (80036d8 <scanKey+0xa8>)
 8003690:	781a      	ldrb	r2, [r3, #0]
 8003692:	4b0f      	ldr	r3, [pc, #60]	; (80036d0 <scanKey+0xa0>)
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	4313      	orrs	r3, r2
 8003698:	b2da      	uxtb	r2, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	701a      	strb	r2, [r3, #0]
		sm = 0;
 800369e:	4b08      	ldr	r3, [pc, #32]	; (80036c0 <scanKey+0x90>)
 80036a0:	2200      	movs	r2, #0
 80036a2:	701a      	strb	r2, [r3, #0]
		return 1;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e006      	b.n	80036b6 <scanKey+0x86>
	}
	sm++;
 80036a8:	4b05      	ldr	r3, [pc, #20]	; (80036c0 <scanKey+0x90>)
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	3301      	adds	r3, #1
 80036ae:	b2da      	uxtb	r2, r3
 80036b0:	4b03      	ldr	r3, [pc, #12]	; (80036c0 <scanKey+0x90>)
 80036b2:	701a      	strb	r2, [r3, #0]
	return 0;
 80036b4:	2300      	movs	r3, #0
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	370c      	adds	r7, #12
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bc80      	pop	{r7}
 80036be:	4770      	bx	lr
 80036c0:	200001c0 	.word	0x200001c0
 80036c4:	40011000 	.word	0x40011000
 80036c8:	08001000 	.word	0x08001000
 80036cc:	40010c00 	.word	0x40010c00
 80036d0:	200001c1 	.word	0x200001c1
 80036d4:	10000800 	.word	0x10000800
 80036d8:	200001c2 	.word	0x200001c2

080036dc <stMachineWork>:

EVENT_TYPE stMachineWork(volatile BUTTON_SM *button, char key_value, char key_mask, volatile char *keys_state_backward, volatile  char *keys_state_now){
 80036dc:	b480      	push	{r7}
 80036de:	b085      	sub	sp, #20
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	607b      	str	r3, [r7, #4]
 80036e6:	460b      	mov	r3, r1
 80036e8:	72fb      	strb	r3, [r7, #11]
 80036ea:	4613      	mov	r3, r2
 80036ec:	72bb      	strb	r3, [r7, #10]
	if(button->state == NO_PRESS){
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d122      	bne.n	800373e <stMachineWork+0x62>
		if(key_value){
 80036f8:	7afb      	ldrb	r3, [r7, #11]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d01b      	beq.n	8003736 <stMachineWork+0x5a>
			if(button->t++ > T_CLICK){
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	1c59      	adds	r1, r3, #1
 8003704:	68fa      	ldr	r2, [r7, #12]
 8003706:	6051      	str	r1, [r2, #4]
 8003708:	2b06      	cmp	r3, #6
 800370a:	f240 8087 	bls.w	800381c <stMachineWork+0x140>
				button->state = CLICK;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2201      	movs	r2, #1
 8003712:	701a      	strb	r2, [r3, #0]
				*keys_state_backward |= *keys_state_now |= key_mask;
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	b2da      	uxtb	r2, r3
 800371a:	7abb      	ldrb	r3, [r7, #10]
 800371c:	4313      	orrs	r3, r2
 800371e:	b2db      	uxtb	r3, r3
 8003720:	69ba      	ldr	r2, [r7, #24]
 8003722:	4619      	mov	r1, r3
 8003724:	7011      	strb	r1, [r2, #0]
 8003726:	687a      	ldr	r2, [r7, #4]
 8003728:	7812      	ldrb	r2, [r2, #0]
 800372a:	b2d2      	uxtb	r2, r2
 800372c:	4313      	orrs	r3, r2
 800372e:	b2da      	uxtb	r2, r3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	701a      	strb	r2, [r3, #0]
 8003734:	e072      	b.n	800381c <stMachineWork+0x140>
			}
		}else{
			button->t = 0;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2200      	movs	r2, #0
 800373a:	605a      	str	r2, [r3, #4]
 800373c:	e06e      	b.n	800381c <stMachineWork+0x140>
		}
	}else if(button->state == CLICK){
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	781b      	ldrb	r3, [r3, #0]
 8003742:	b2db      	uxtb	r3, r3
 8003744:	2b01      	cmp	r3, #1
 8003746:	d12f      	bne.n	80037a8 <stMachineWork+0xcc>
		if(key_value){
 8003748:	7afb      	ldrb	r3, [r7, #11]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00a      	beq.n	8003764 <stMachineWork+0x88>
			if(button->t++ > T_PRESS)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	1c59      	adds	r1, r3, #1
 8003754:	68fa      	ldr	r2, [r7, #12]
 8003756:	6051      	str	r1, [r2, #4]
 8003758:	2b97      	cmp	r3, #151	; 0x97
 800375a:	d95f      	bls.n	800381c <stMachineWork+0x140>
				button->state = PRESS;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2202      	movs	r2, #2
 8003760:	701a      	strb	r2, [r3, #0]
 8003762:	e05b      	b.n	800381c <stMachineWork+0x140>
		}else{
			button->state = NO_PRESS;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2200      	movs	r2, #0
 8003768:	701a      	strb	r2, [r3, #0]
			*keys_state_now &= ~key_mask;
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	b2db      	uxtb	r3, r3
 8003770:	b25a      	sxtb	r2, r3
 8003772:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8003776:	43db      	mvns	r3, r3
 8003778:	b25b      	sxtb	r3, r3
 800377a:	4013      	ands	r3, r2
 800377c:	b25b      	sxtb	r3, r3
 800377e:	b2da      	uxtb	r2, r3
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	701a      	strb	r2, [r3, #0]
			if(*keys_state_backward ^ key_mask){					//   -  
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	b2db      	uxtb	r3, r3
 800378a:	7aba      	ldrb	r2, [r7, #10]
 800378c:	429a      	cmp	r2, r3
 800378e:	d006      	beq.n	800379e <stMachineWork+0xc2>
				if(!(*keys_state_now))
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	781b      	ldrb	r3, [r3, #0]
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d140      	bne.n	800381c <stMachineWork+0x140>
					return EVENT_CLICK_SET_OF_BUTTONS;
 800379a:	2300      	movs	r3, #0
 800379c:	e03f      	b.n	800381e <stMachineWork+0x142>
			}else{
				*keys_state_backward = 0;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	701a      	strb	r2, [r3, #0]
				return EVENT_CLICK_BUTTON;
 80037a4:	2302      	movs	r3, #2
 80037a6:	e03a      	b.n	800381e <stMachineWork+0x142>
			}
		}
	}else if(button->state == PRESS){
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d134      	bne.n	800381c <stMachineWork+0x140>
		if(key_value){
 80037b2:	7afb      	ldrb	r3, [r7, #11]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d011      	beq.n	80037dc <stMachineWork+0x100>
			if(button->t++ > T_PRESS_INT){
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	1c59      	adds	r1, r3, #1
 80037be:	68fa      	ldr	r2, [r7, #12]
 80037c0:	6051      	str	r1, [r2, #4]
 80037c2:	2ba1      	cmp	r3, #161	; 0xa1
 80037c4:	d92a      	bls.n	800381c <stMachineWork+0x140>
				button->t = T_PRESS;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2297      	movs	r2, #151	; 0x97
 80037ca:	605a      	str	r2, [r3, #4]
				if(!(*keys_state_backward ^ key_mask)){
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	7aba      	ldrb	r2, [r7, #10]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d121      	bne.n	800381c <stMachineWork+0x140>
					return EVENT_PRESS_BUTTON;
 80037d8:	2301      	movs	r3, #1
 80037da:	e020      	b.n	800381e <stMachineWork+0x142>
				}
			}
		}else{
			button->state = NO_PRESS;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2200      	movs	r2, #0
 80037e0:	701a      	strb	r2, [r3, #0]
			*keys_state_now &= ~key_mask;
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	b25a      	sxtb	r2, r3
 80037ea:	f997 300a 	ldrsb.w	r3, [r7, #10]
 80037ee:	43db      	mvns	r3, r3
 80037f0:	b25b      	sxtb	r3, r3
 80037f2:	4013      	ands	r3, r2
 80037f4:	b25b      	sxtb	r3, r3
 80037f6:	b2da      	uxtb	r2, r3
 80037f8:	69bb      	ldr	r3, [r7, #24]
 80037fa:	701a      	strb	r2, [r3, #0]
			if(*keys_state_backward ^ key_mask){					//   -  
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	b2db      	uxtb	r3, r3
 8003802:	7aba      	ldrb	r2, [r7, #10]
 8003804:	429a      	cmp	r2, r3
 8003806:	d006      	beq.n	8003816 <stMachineWork+0x13a>
				if(!(*keys_state_now))
 8003808:	69bb      	ldr	r3, [r7, #24]
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b00      	cmp	r3, #0
 8003810:	d104      	bne.n	800381c <stMachineWork+0x140>
					return EVENT_CLICK_SET_OF_BUTTONS;
 8003812:	2300      	movs	r3, #0
 8003814:	e003      	b.n	800381e <stMachineWork+0x142>
			}else{
				*keys_state_backward = 0;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	return NO_EVENT;
 800381c:	2303      	movs	r3, #3
}
 800381e:	4618      	mov	r0, r3
 8003820:	3714      	adds	r7, #20
 8003822:	46bd      	mov	sp, r7
 8003824:	bc80      	pop	{r7}
 8003826:	4770      	bx	lr

08003828 <clickSetOfButtons>:


void clickSetOfButtons(volatile char *keys_state_backward){
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
	if(*keys_state_backward == (RED_BUTTON_MASK | GREEN_BUTTON_MASK)){
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	781b      	ldrb	r3, [r3, #0]
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b0c      	cmp	r3, #12
 8003838:	d102      	bne.n	8003840 <clickSetOfButtons+0x18>
		redGreenButtonClickHandler();
 800383a:	f000 f965 	bl	8003b08 <redGreenButtonClickHandler>
	}else if(*keys_state_backward == (GREEN_BUTTON_MASK | BLUE_BUTTON_MASK | RED_BUTTON_MASK)){
		threeButtonClickHandler();
	}else if(*keys_state_backward == (YELLOW_BUTTON_MASK | GREEN_BUTTON_MASK | BLUE_BUTTON_MASK | RED_BUTTON_MASK)){
		threeButtonClickHandler();
	}
}
 800383e:	e046      	b.n	80038ce <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (RED_BUTTON_MASK | YELLOW_BUTTON_MASK)){
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	b2db      	uxtb	r3, r3
 8003846:	2b06      	cmp	r3, #6
 8003848:	d102      	bne.n	8003850 <clickSetOfButtons+0x28>
		redYellowButtonClickHandler();
 800384a:	f001 f86f 	bl	800492c <redYellowButtonClickHandler>
}
 800384e:	e03e      	b.n	80038ce <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (RED_BUTTON_MASK | BLUE_BUTTON_MASK)){
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	781b      	ldrb	r3, [r3, #0]
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b05      	cmp	r3, #5
 8003858:	d102      	bne.n	8003860 <clickSetOfButtons+0x38>
		redBlueButtonClickHandler();
 800385a:	f001 f897 	bl	800498c <redBlueButtonClickHandler>
}
 800385e:	e036      	b.n	80038ce <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (YELLOW_BUTTON_MASK | GREEN_BUTTON_MASK)){
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b0a      	cmp	r3, #10
 8003868:	d102      	bne.n	8003870 <clickSetOfButtons+0x48>
		yellowGreenButtonClickHandler();
 800386a:	f000 f953 	bl	8003b14 <yellowGreenButtonClickHandler>
}
 800386e:	e02e      	b.n	80038ce <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (YELLOW_BUTTON_MASK | BLUE_BUTTON_MASK)){
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	b2db      	uxtb	r3, r3
 8003876:	2b03      	cmp	r3, #3
 8003878:	d102      	bne.n	8003880 <clickSetOfButtons+0x58>
		yellowBlueButtonClickHandler();
 800387a:	f001 f82d 	bl	80048d8 <yellowBlueButtonClickHandler>
}
 800387e:	e026      	b.n	80038ce <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (GREEN_BUTTON_MASK | BLUE_BUTTON_MASK)){
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b09      	cmp	r3, #9
 8003888:	d102      	bne.n	8003890 <clickSetOfButtons+0x68>
		greenBlueButtonClickHandler();
 800388a:	f000 f949 	bl	8003b20 <greenBlueButtonClickHandler>
}
 800388e:	e01e      	b.n	80038ce <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (YELLOW_BUTTON_MASK | GREEN_BUTTON_MASK | RED_BUTTON_MASK)){
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	b2db      	uxtb	r3, r3
 8003896:	2b0e      	cmp	r3, #14
 8003898:	d102      	bne.n	80038a0 <clickSetOfButtons+0x78>
		threeButtonClickHandler();
 800389a:	f001 f87d 	bl	8004998 <threeButtonClickHandler>
}
 800389e:	e016      	b.n	80038ce <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (YELLOW_BUTTON_MASK | BLUE_BUTTON_MASK | RED_BUTTON_MASK)){
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	2b07      	cmp	r3, #7
 80038a8:	d102      	bne.n	80038b0 <clickSetOfButtons+0x88>
		threeButtonClickHandler();
 80038aa:	f001 f875 	bl	8004998 <threeButtonClickHandler>
}
 80038ae:	e00e      	b.n	80038ce <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (GREEN_BUTTON_MASK | BLUE_BUTTON_MASK | RED_BUTTON_MASK)){
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b0d      	cmp	r3, #13
 80038b8:	d102      	bne.n	80038c0 <clickSetOfButtons+0x98>
		threeButtonClickHandler();
 80038ba:	f001 f86d 	bl	8004998 <threeButtonClickHandler>
}
 80038be:	e006      	b.n	80038ce <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (YELLOW_BUTTON_MASK | GREEN_BUTTON_MASK | BLUE_BUTTON_MASK | RED_BUTTON_MASK)){
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	2b0f      	cmp	r3, #15
 80038c8:	d101      	bne.n	80038ce <clickSetOfButtons+0xa6>
		threeButtonClickHandler();
 80038ca:	f001 f865 	bl	8004998 <threeButtonClickHandler>
}
 80038ce:	bf00      	nop
 80038d0:	3708      	adds	r7, #8
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
	...

080038d8 <keyboadrWork>:

void keyboadrWork(void){
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af02      	add	r7, sp, #8

	char b_st;
	if(!scanKey(&b_st))
 80038de:	1dbb      	adds	r3, r7, #6
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7ff fea5 	bl	8003630 <scanKey>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	f000 8087 	beq.w	80039fc <keyboadrWork+0x124>
		return;

	EVENT_TYPE event = NO_EVENT;
 80038ee:	2303      	movs	r3, #3
 80038f0:	71fb      	strb	r3, [r7, #7]
	event = stMachineWork(&red_b_sm, b_st & RED_BUTTON_MASK, RED_BUTTON_MASK, &keys_state_backward, &keys_state_now);
 80038f2:	79bb      	ldrb	r3, [r7, #6]
 80038f4:	f003 0304 	and.w	r3, r3, #4
 80038f8:	b2d9      	uxtb	r1, r3
 80038fa:	4b42      	ldr	r3, [pc, #264]	; (8003a04 <keyboadrWork+0x12c>)
 80038fc:	9300      	str	r3, [sp, #0]
 80038fe:	4b42      	ldr	r3, [pc, #264]	; (8003a08 <keyboadrWork+0x130>)
 8003900:	2204      	movs	r2, #4
 8003902:	4842      	ldr	r0, [pc, #264]	; (8003a0c <keyboadrWork+0x134>)
 8003904:	f7ff feea 	bl	80036dc <stMachineWork>
 8003908:	4603      	mov	r3, r0
 800390a:	71fb      	strb	r3, [r7, #7]
	if(event == EVENT_CLICK_BUTTON){
 800390c:	79fb      	ldrb	r3, [r7, #7]
 800390e:	2b02      	cmp	r3, #2
 8003910:	d102      	bne.n	8003918 <keyboadrWork+0x40>
		redButtonClickHandler();
 8003912:	f000 ff93 	bl	800483c <redButtonClickHandler>
 8003916:	e00b      	b.n	8003930 <keyboadrWork+0x58>
	}else if(event == EVENT_PRESS_BUTTON){
 8003918:	79fb      	ldrb	r3, [r7, #7]
 800391a:	2b01      	cmp	r3, #1
 800391c:	d102      	bne.n	8003924 <keyboadrWork+0x4c>
		redButtonPressHandler();
 800391e:	f000 ffce 	bl	80048be <redButtonPressHandler>
 8003922:	e005      	b.n	8003930 <keyboadrWork+0x58>
	}else if(event == EVENT_CLICK_SET_OF_BUTTONS){
 8003924:	79fb      	ldrb	r3, [r7, #7]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d102      	bne.n	8003930 <keyboadrWork+0x58>
		clickSetOfButtons(&keys_state_backward);
 800392a:	4837      	ldr	r0, [pc, #220]	; (8003a08 <keyboadrWork+0x130>)
 800392c:	f7ff ff7c 	bl	8003828 <clickSetOfButtons>
	}
	
	event = stMachineWork(&green_b_sm, b_st & GREEN_BUTTON_MASK, GREEN_BUTTON_MASK, &keys_state_backward, &keys_state_now);
 8003930:	79bb      	ldrb	r3, [r7, #6]
 8003932:	f003 0308 	and.w	r3, r3, #8
 8003936:	b2d9      	uxtb	r1, r3
 8003938:	4b32      	ldr	r3, [pc, #200]	; (8003a04 <keyboadrWork+0x12c>)
 800393a:	9300      	str	r3, [sp, #0]
 800393c:	4b32      	ldr	r3, [pc, #200]	; (8003a08 <keyboadrWork+0x130>)
 800393e:	2208      	movs	r2, #8
 8003940:	4833      	ldr	r0, [pc, #204]	; (8003a10 <keyboadrWork+0x138>)
 8003942:	f7ff fecb 	bl	80036dc <stMachineWork>
 8003946:	4603      	mov	r3, r0
 8003948:	71fb      	strb	r3, [r7, #7]
	if(event == EVENT_CLICK_BUTTON){
 800394a:	79fb      	ldrb	r3, [r7, #7]
 800394c:	2b02      	cmp	r3, #2
 800394e:	d102      	bne.n	8003956 <keyboadrWork+0x7e>
		greenButtonClickHandler();
 8003950:	f000 ffa0 	bl	8004894 <greenButtonClickHandler>
 8003954:	e00b      	b.n	800396e <keyboadrWork+0x96>
	}else if(event == EVENT_PRESS_BUTTON){
 8003956:	79fb      	ldrb	r3, [r7, #7]
 8003958:	2b01      	cmp	r3, #1
 800395a:	d102      	bne.n	8003962 <keyboadrWork+0x8a>
		greenButtonPressHandler();
 800395c:	f000 ffb5 	bl	80048ca <greenButtonPressHandler>
 8003960:	e005      	b.n	800396e <keyboadrWork+0x96>
	}else if(event == EVENT_CLICK_SET_OF_BUTTONS){
 8003962:	79fb      	ldrb	r3, [r7, #7]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d102      	bne.n	800396e <keyboadrWork+0x96>
		clickSetOfButtons(&keys_state_backward);		
 8003968:	4827      	ldr	r0, [pc, #156]	; (8003a08 <keyboadrWork+0x130>)
 800396a:	f7ff ff5d 	bl	8003828 <clickSetOfButtons>
	}

	event = stMachineWork(&yellow_b_sm, b_st & YELLOW_BUTTON_MASK, YELLOW_BUTTON_MASK, &keys_state_backward, &keys_state_now);
 800396e:	79bb      	ldrb	r3, [r7, #6]
 8003970:	f003 0302 	and.w	r3, r3, #2
 8003974:	b2d9      	uxtb	r1, r3
 8003976:	4b23      	ldr	r3, [pc, #140]	; (8003a04 <keyboadrWork+0x12c>)
 8003978:	9300      	str	r3, [sp, #0]
 800397a:	4b23      	ldr	r3, [pc, #140]	; (8003a08 <keyboadrWork+0x130>)
 800397c:	2202      	movs	r2, #2
 800397e:	4825      	ldr	r0, [pc, #148]	; (8003a14 <keyboadrWork+0x13c>)
 8003980:	f7ff feac 	bl	80036dc <stMachineWork>
 8003984:	4603      	mov	r3, r0
 8003986:	71fb      	strb	r3, [r7, #7]
	if(event == EVENT_CLICK_BUTTON){
 8003988:	79fb      	ldrb	r3, [r7, #7]
 800398a:	2b02      	cmp	r3, #2
 800398c:	d102      	bne.n	8003994 <keyboadrWork+0xbc>
		yellowButtonClickHandler();
 800398e:	f000 ff4e 	bl	800482e <yellowButtonClickHandler>
 8003992:	e00b      	b.n	80039ac <keyboadrWork+0xd4>
	}else if(event == EVENT_PRESS_BUTTON){
 8003994:	79fb      	ldrb	r3, [r7, #7]
 8003996:	2b01      	cmp	r3, #1
 8003998:	d102      	bne.n	80039a0 <keyboadrWork+0xc8>
		yellowButtonPressHandler();
 800399a:	f000 ff89 	bl	80048b0 <yellowButtonPressHandler>
 800399e:	e005      	b.n	80039ac <keyboadrWork+0xd4>
	}else if(event == EVENT_CLICK_SET_OF_BUTTONS){
 80039a0:	79fb      	ldrb	r3, [r7, #7]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d102      	bne.n	80039ac <keyboadrWork+0xd4>
		clickSetOfButtons(&keys_state_backward);
 80039a6:	4818      	ldr	r0, [pc, #96]	; (8003a08 <keyboadrWork+0x130>)
 80039a8:	f7ff ff3e 	bl	8003828 <clickSetOfButtons>
	}

	event = stMachineWork(&blue_b_sm, b_st & BLUE_BUTTON_MASK, BLUE_BUTTON_MASK, &keys_state_backward, &keys_state_now);
 80039ac:	79bb      	ldrb	r3, [r7, #6]
 80039ae:	f003 0301 	and.w	r3, r3, #1
 80039b2:	b2d9      	uxtb	r1, r3
 80039b4:	4b13      	ldr	r3, [pc, #76]	; (8003a04 <keyboadrWork+0x12c>)
 80039b6:	9300      	str	r3, [sp, #0]
 80039b8:	4b13      	ldr	r3, [pc, #76]	; (8003a08 <keyboadrWork+0x130>)
 80039ba:	2201      	movs	r2, #1
 80039bc:	4816      	ldr	r0, [pc, #88]	; (8003a18 <keyboadrWork+0x140>)
 80039be:	f7ff fe8d 	bl	80036dc <stMachineWork>
 80039c2:	4603      	mov	r3, r0
 80039c4:	71fb      	strb	r3, [r7, #7]
	if(event == EVENT_CLICK_BUTTON){
 80039c6:	79fb      	ldrb	r3, [r7, #7]
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d102      	bne.n	80039d2 <keyboadrWork+0xfa>
		blueButtonClickHandler();
 80039cc:	f000 ff28 	bl	8004820 <blueButtonClickHandler>
 80039d0:	e00b      	b.n	80039ea <keyboadrWork+0x112>
	}else if(event == EVENT_PRESS_BUTTON){
 80039d2:	79fb      	ldrb	r3, [r7, #7]
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d102      	bne.n	80039de <keyboadrWork+0x106>
		blueButtonPressHandler();
 80039d8:	f000 ff63 	bl	80048a2 <blueButtonPressHandler>
 80039dc:	e005      	b.n	80039ea <keyboadrWork+0x112>
	}else if(event == EVENT_CLICK_SET_OF_BUTTONS){
 80039de:	79fb      	ldrb	r3, [r7, #7]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d102      	bne.n	80039ea <keyboadrWork+0x112>
		clickSetOfButtons(&keys_state_backward);
 80039e4:	4808      	ldr	r0, [pc, #32]	; (8003a08 <keyboadrWork+0x130>)
 80039e6:	f7ff ff1f 	bl	8003828 <clickSetOfButtons>
	}	
	
	
	if(!keys_state_now) //   ,     
 80039ea:	4b06      	ldr	r3, [pc, #24]	; (8003a04 <keyboadrWork+0x12c>)
 80039ec:	781b      	ldrb	r3, [r3, #0]
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d104      	bne.n	80039fe <keyboadrWork+0x126>
		keys_state_backward = 0;
 80039f4:	4b04      	ldr	r3, [pc, #16]	; (8003a08 <keyboadrWork+0x130>)
 80039f6:	2200      	movs	r2, #0
 80039f8:	701a      	strb	r2, [r3, #0]
 80039fa:	e000      	b.n	80039fe <keyboadrWork+0x126>
		return;
 80039fc:	bf00      	nop
}
 80039fe:	3708      	adds	r7, #8
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	20001124 	.word	0x20001124
 8003a08:	20001125 	.word	0x20001125
 8003a0c:	20001128 	.word	0x20001128
 8003a10:	20001138 	.word	0x20001138
 8003a14:	2000111c 	.word	0x2000111c
 8003a18:	20001130 	.word	0x20001130

08003a1c <keyscan_work>:

void keyscan_work(uint8_t code){
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b082      	sub	sp, #8
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	4603      	mov	r3, r0
 8003a24:	71fb      	strb	r3, [r7, #7]
	static uint8_t last_code = 0;
	if(last_code == 0xf0){ //  ,   
 8003a26:	4b37      	ldr	r3, [pc, #220]	; (8003b04 <keyscan_work+0xe8>)
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	2bf0      	cmp	r3, #240	; 0xf0
 8003a2c:	d063      	beq.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0xE0){ //   ,   
 8003a2e:	79fb      	ldrb	r3, [r7, #7]
 8003a30:	2be0      	cmp	r3, #224	; 0xe0
 8003a32:	d060      	beq.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0x70){//0
 8003a34:	79fb      	ldrb	r3, [r7, #7]
 8003a36:	2b70      	cmp	r3, #112	; 0x70
 8003a38:	d102      	bne.n	8003a40 <keyscan_work+0x24>
	//  
		threeButtonClickHandler();
 8003a3a:	f000 ffad 	bl	8004998 <threeButtonClickHandler>
 8003a3e:	e05a      	b.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0x69){//1
 8003a40:	79fb      	ldrb	r3, [r7, #7]
 8003a42:	2b69      	cmp	r3, #105	; 0x69
 8003a44:	d057      	beq.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0x72){//2
 8003a46:	79fb      	ldrb	r3, [r7, #7]
 8003a48:	2b72      	cmp	r3, #114	; 0x72
 8003a4a:	d103      	bne.n	8003a54 <keyscan_work+0x38>
		screenSM(SCR_COMM_down);
 8003a4c:	2001      	movs	r0, #1
 8003a4e:	f002 f9b3 	bl	8005db8 <screenSM>
 8003a52:	e050      	b.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0x7A){//3
 8003a54:	79fb      	ldrb	r3, [r7, #7]
 8003a56:	2b7a      	cmp	r3, #122	; 0x7a
 8003a58:	d04d      	beq.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0x6B){//4
 8003a5a:	79fb      	ldrb	r3, [r7, #7]
 8003a5c:	2b6b      	cmp	r3, #107	; 0x6b
 8003a5e:	d103      	bne.n	8003a68 <keyscan_work+0x4c>
		screenSM(SCR_COMM_back);
 8003a60:	2003      	movs	r0, #3
 8003a62:	f002 f9a9 	bl	8005db8 <screenSM>
 8003a66:	e046      	b.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0x73){//5
 8003a68:	79fb      	ldrb	r3, [r7, #7]
 8003a6a:	2b73      	cmp	r3, #115	; 0x73
 8003a6c:	d103      	bne.n	8003a76 <keyscan_work+0x5a>
		screenSM(SCR_COMM_select);
 8003a6e:	2002      	movs	r0, #2
 8003a70:	f002 f9a2 	bl	8005db8 <screenSM>
 8003a74:	e03f      	b.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0x74){//6
 8003a76:	79fb      	ldrb	r3, [r7, #7]
 8003a78:	2b74      	cmp	r3, #116	; 0x74
 8003a7a:	d103      	bne.n	8003a84 <keyscan_work+0x68>
		screenSM(SCR_COMM_select);
 8003a7c:	2002      	movs	r0, #2
 8003a7e:	f002 f99b 	bl	8005db8 <screenSM>
 8003a82:	e038      	b.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0x6C){//7
 8003a84:	79fb      	ldrb	r3, [r7, #7]
 8003a86:	2b6c      	cmp	r3, #108	; 0x6c
 8003a88:	d035      	beq.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0x75){//8
 8003a8a:	79fb      	ldrb	r3, [r7, #7]
 8003a8c:	2b75      	cmp	r3, #117	; 0x75
 8003a8e:	d103      	bne.n	8003a98 <keyscan_work+0x7c>
		screenSM(SCR_COMM_up);
 8003a90:	2000      	movs	r0, #0
 8003a92:	f002 f991 	bl	8005db8 <screenSM>
 8003a96:	e02e      	b.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0x7D){//9
 8003a98:	79fb      	ldrb	r3, [r7, #7]
 8003a9a:	2b7d      	cmp	r3, #125	; 0x7d
 8003a9c:	d02b      	beq.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0x71){//.
 8003a9e:	79fb      	ldrb	r3, [r7, #7]
 8003aa0:	2b71      	cmp	r3, #113	; 0x71
 8003aa2:	d028      	beq.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0x79){//+
 8003aa4:	79fb      	ldrb	r3, [r7, #7]
 8003aa6:	2b79      	cmp	r3, #121	; 0x79
 8003aa8:	d102      	bne.n	8003ab0 <keyscan_work+0x94>
	// 
		redYellowButtonClickHandler();
 8003aaa:	f000 ff3f 	bl	800492c <redYellowButtonClickHandler>
 8003aae:	e022      	b.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0x7B){//-
 8003ab0:	79fb      	ldrb	r3, [r7, #7]
 8003ab2:	2b7b      	cmp	r3, #123	; 0x7b
 8003ab4:	d102      	bne.n	8003abc <keyscan_work+0xa0>
	//  
		yellowBlueButtonClickHandler();
 8003ab6:	f000 ff0f 	bl	80048d8 <yellowBlueButtonClickHandler>
 8003aba:	e01c      	b.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0x4A){// "/"
 8003abc:	79fb      	ldrb	r3, [r7, #7]
 8003abe:	2b4a      	cmp	r3, #74	; 0x4a
 8003ac0:	d102      	bne.n	8003ac8 <keyscan_work+0xac>
	//  
		switch_log_state();
 8003ac2:	f000 f97f 	bl	8003dc4 <switch_log_state>
 8003ac6:	e016      	b.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0x7C){// *
 8003ac8:	79fb      	ldrb	r3, [r7, #7]
 8003aca:	2b7c      	cmp	r3, #124	; 0x7c
 8003acc:	d102      	bne.n	8003ad4 <keyscan_work+0xb8>
		// 
		redBlueButtonClickHandler();
 8003ace:	f000 ff5d 	bl	800498c <redBlueButtonClickHandler>
 8003ad2:	e010      	b.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0x77){//NumLock
 8003ad4:	79fb      	ldrb	r3, [r7, #7]
 8003ad6:	2b77      	cmp	r3, #119	; 0x77
 8003ad8:	d102      	bne.n	8003ae0 <keyscan_work+0xc4>
	//  
		switch_mode_puls_state();
 8003ada:	f000 fc7f 	bl	80043dc <switch_mode_puls_state>
 8003ade:	e00a      	b.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0x66){// BackSpace
 8003ae0:	79fb      	ldrb	r3, [r7, #7]
 8003ae2:	2b66      	cmp	r3, #102	; 0x66
 8003ae4:	d102      	bne.n	8003aec <keyscan_work+0xd0>
	//  
		switch_mode_pid_state();
 8003ae6:	f000 fbe5 	bl	80042b4 <switch_mode_pid_state>
 8003aea:	e004      	b.n	8003af6 <keyscan_work+0xda>
	}else if(code == 0x5A){// Enter
 8003aec:	79fb      	ldrb	r3, [r7, #7]
 8003aee:	2b5a      	cmp	r3, #90	; 0x5a
 8003af0:	d101      	bne.n	8003af6 <keyscan_work+0xda>
		// , , 
		redButtonClickHandler();
 8003af2:	f000 fea3 	bl	800483c <redButtonClickHandler>
	}else{
	}
	last_code = code;
 8003af6:	4a03      	ldr	r2, [pc, #12]	; (8003b04 <keyscan_work+0xe8>)
 8003af8:	79fb      	ldrb	r3, [r7, #7]
 8003afa:	7013      	strb	r3, [r2, #0]
}
 8003afc:	bf00      	nop
 8003afe:	3708      	adds	r7, #8
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	200001c3 	.word	0x200001c3

08003b08 <redGreenButtonClickHandler>:
void __attribute__ ((weak)) yellowButtonClickHandler(void){
}
void __attribute__ ((weak)) yellowButtonPressHandler(void){
}

void __attribute__ ((weak)) redGreenButtonClickHandler(void){
 8003b08:	b480      	push	{r7}
 8003b0a:	af00      	add	r7, sp, #0
}
 8003b0c:	bf00      	nop
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bc80      	pop	{r7}
 8003b12:	4770      	bx	lr

08003b14 <yellowGreenButtonClickHandler>:
void __attribute__ ((weak)) redYellowButtonClickHandler(void){
}
void __attribute__ ((weak)) redBlueButtonClickHandler(void){
}

void __attribute__ ((weak)) yellowGreenButtonClickHandler(void){
 8003b14:	b480      	push	{r7}
 8003b16:	af00      	add	r7, sp, #0
}
 8003b18:	bf00      	nop
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bc80      	pop	{r7}
 8003b1e:	4770      	bx	lr

08003b20 <greenBlueButtonClickHandler>:
void __attribute__ ((weak)) yellowBlueButtonClickHandler(void){
}
void __attribute__ ((weak)) greenBlueButtonClickHandler(void){
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
}
 8003b24:	bf00      	nop
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bc80      	pop	{r7}
 8003b2a:	4770      	bx	lr

08003b2c <show_yes_no>:
extern void FC_tension_Hold(void);




void show_yes_no(char * ret, char param){
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	460b      	mov	r3, r1
 8003b36:	70fb      	strb	r3, [r7, #3]
	if(param)
 8003b38:	78fb      	ldrb	r3, [r7, #3]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d006      	beq.n	8003b4c <show_yes_no+0x20>
		sprintf(ret, "");
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a07      	ldr	r2, [pc, #28]	; (8003b60 <show_yes_no+0x34>)
 8003b42:	8811      	ldrh	r1, [r2, #0]
 8003b44:	7892      	ldrb	r2, [r2, #2]
 8003b46:	8019      	strh	r1, [r3, #0]
 8003b48:	709a      	strb	r2, [r3, #2]
	else
		sprintf(ret, "");
}
 8003b4a:	e003      	b.n	8003b54 <show_yes_no+0x28>
		sprintf(ret, "");
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	4a05      	ldr	r2, [pc, #20]	; (8003b64 <show_yes_no+0x38>)
 8003b50:	6810      	ldr	r0, [r2, #0]
 8003b52:	6018      	str	r0, [r3, #0]
}
 8003b54:	bf00      	nop
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bc80      	pop	{r7}
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	080083d4 	.word	0x080083d4
 8003b64:	080083d8 	.word	0x080083d8

08003b68 <show_status>:

void show_status(char * ret){
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]

	if(!Now_Alarm){
 8003b70:	4b15      	ldr	r3, [pc, #84]	; (8003bc8 <show_status+0x60>)
 8003b72:	781b      	ldrb	r3, [r3, #0]
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d117      	bne.n	8003baa <show_status+0x42>
		if(!PWM_Speed_state)
 8003b7a:	4b14      	ldr	r3, [pc, #80]	; (8003bcc <show_status+0x64>)
 8003b7c:	781b      	ldrb	r3, [r3, #0]
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d109      	bne.n	8003b98 <show_status+0x30>
			sprintf(ret, "");
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	4912      	ldr	r1, [pc, #72]	; (8003bd0 <show_status+0x68>)
 8003b88:	461a      	mov	r2, r3
 8003b8a:	460b      	mov	r3, r1
 8003b8c:	cb03      	ldmia	r3!, {r0, r1}
 8003b8e:	6010      	str	r0, [r2, #0]
 8003b90:	6051      	str	r1, [r2, #4]
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	7213      	strb	r3, [r2, #8]
		else
			sprintf(ret, "");
	}else{
		sprintf(ret, "!!!!");
	}
}
 8003b96:	e011      	b.n	8003bbc <show_status+0x54>
			sprintf(ret, "");
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	4a0e      	ldr	r2, [pc, #56]	; (8003bd4 <show_status+0x6c>)
 8003b9c:	6810      	ldr	r0, [r2, #0]
 8003b9e:	6018      	str	r0, [r3, #0]
 8003ba0:	8891      	ldrh	r1, [r2, #4]
 8003ba2:	7992      	ldrb	r2, [r2, #6]
 8003ba4:	8099      	strh	r1, [r3, #4]
 8003ba6:	719a      	strb	r2, [r3, #6]
}
 8003ba8:	e008      	b.n	8003bbc <show_status+0x54>
		sprintf(ret, "!!!!");
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	490a      	ldr	r1, [pc, #40]	; (8003bd8 <show_status+0x70>)
 8003bae:	461a      	mov	r2, r3
 8003bb0:	460b      	mov	r3, r1
 8003bb2:	cb03      	ldmia	r3!, {r0, r1}
 8003bb4:	6010      	str	r0, [r2, #0]
 8003bb6:	6051      	str	r1, [r2, #4]
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	7213      	strb	r3, [r2, #8]
}
 8003bbc:	bf00      	nop
 8003bbe:	370c      	adds	r7, #12
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bc80      	pop	{r7}
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	20000c7d 	.word	0x20000c7d
 8003bcc:	20000cf0 	.word	0x20000cf0
 8003bd0:	080083dc 	.word	0x080083dc
 8003bd4:	080083e8 	.word	0x080083e8
 8003bd8:	080083f0 	.word	0x080083f0

08003bdc <show_alarm>:

void show_alarm(char * ret){
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b082      	sub	sp, #8
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
	ret[0] = 0;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	701a      	strb	r2, [r3, #0]
	if(Now_Alarm)
 8003bea:	4b0a      	ldr	r3, [pc, #40]	; (8003c14 <show_alarm+0x38>)
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d00a      	beq.n	8003c0a <show_alarm+0x2e>
		sprintf(ret, "%s", Global_Caption[Now_Alarm]);
 8003bf4:	4b07      	ldr	r3, [pc, #28]	; (8003c14 <show_alarm+0x38>)
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	4b06      	ldr	r3, [pc, #24]	; (8003c18 <show_alarm+0x3c>)
 8003bfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c02:	4619      	mov	r1, r3
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f003 ffbb 	bl	8007b80 <strcpy>
}
 8003c0a:	bf00      	nop
 8003c0c:	3708      	adds	r7, #8
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	20000c7d 	.word	0x20000c7d
 8003c18:	200000f0 	.word	0x200000f0

08003c1c <show_resurs>:

void show_resurs(char * ret){
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%i", (int)PNP_count);
 8003c24:	4b05      	ldr	r3, [pc, #20]	; (8003c3c <show_resurs+0x20>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	461a      	mov	r2, r3
 8003c2a:	4905      	ldr	r1, [pc, #20]	; (8003c40 <show_resurs+0x24>)
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f003 ff83 	bl	8007b38 <siprintf>
}
 8003c32:	bf00      	nop
 8003c34:	3708      	adds	r7, #8
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	20000ca4 	.word	0x20000ca4
 8003c40:	080083fc 	.word	0x080083fc

08003c44 <show_log_state>:
extern volatile float N;
void show_tenzo(char * ret){
	sprintf(ret, "%i", (int)N);
}

void show_log_state(char * ret){
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%1d", onthefly_log_mode);
 8003c4c:	4b05      	ldr	r3, [pc, #20]	; (8003c64 <show_log_state+0x20>)
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	461a      	mov	r2, r3
 8003c54:	4904      	ldr	r1, [pc, #16]	; (8003c68 <show_log_state+0x24>)
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f003 ff6e 	bl	8007b38 <siprintf>
}
 8003c5c:	bf00      	nop
 8003c5e:	3708      	adds	r7, #8
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	20000c6c 	.word	0x20000c6c
 8003c68:	08008400 	.word	0x08008400

08003c6c <show_save_state>:
void show_save_state(char * ret){
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
	if ((previous_rope_tention_target 	!= rope_tention_target) 	||
 8003c74:	4b15      	ldr	r3, [pc, #84]	; (8003ccc <show_save_state+0x60>)
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	4b15      	ldr	r3, [pc, #84]	; (8003cd0 <show_save_state+0x64>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d113      	bne.n	8003ca8 <show_save_state+0x3c>
			(previous_PWM_Speed 						!= PWM_Speed_Backup) 			||
 8003c80:	4b14      	ldr	r3, [pc, #80]	; (8003cd4 <show_save_state+0x68>)
 8003c82:	881b      	ldrh	r3, [r3, #0]
 8003c84:	b29a      	uxth	r2, r3
 8003c86:	4b14      	ldr	r3, [pc, #80]	; (8003cd8 <show_save_state+0x6c>)
 8003c88:	881b      	ldrh	r3, [r3, #0]
 8003c8a:	b29b      	uxth	r3, r3
	if ((previous_rope_tention_target 	!= rope_tention_target) 	||
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d10b      	bne.n	8003ca8 <show_save_state+0x3c>
			(previous_rope_tension_up_limit != rope_tension_up_limit)	||
 8003c90:	4b12      	ldr	r3, [pc, #72]	; (8003cdc <show_save_state+0x70>)
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	4b12      	ldr	r3, [pc, #72]	; (8003ce0 <show_save_state+0x74>)
 8003c96:	681b      	ldr	r3, [r3, #0]
			(previous_PWM_Speed 						!= PWM_Speed_Backup) 			||
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d105      	bne.n	8003ca8 <show_save_state+0x3c>
			(previous_rope_tension_bottom_limit != rope_tension_bottom_limit)	)
 8003c9c:	4b11      	ldr	r3, [pc, #68]	; (8003ce4 <show_save_state+0x78>)
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	4b11      	ldr	r3, [pc, #68]	; (8003ce8 <show_save_state+0x7c>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
			(previous_rope_tension_up_limit != rope_tension_up_limit)	||
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d006      	beq.n	8003cb6 <show_save_state+0x4a>
	{
		sprintf(ret, "0");
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	4910      	ldr	r1, [pc, #64]	; (8003cec <show_save_state+0x80>)
 8003cac:	461a      	mov	r2, r3
 8003cae:	460b      	mov	r3, r1
 8003cb0:	881b      	ldrh	r3, [r3, #0]
 8003cb2:	8013      	strh	r3, [r2, #0]
 8003cb4:	e005      	b.n	8003cc2 <show_save_state+0x56>
	}else{
		sprintf(ret, "1");
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	490d      	ldr	r1, [pc, #52]	; (8003cf0 <show_save_state+0x84>)
 8003cba:	461a      	mov	r2, r3
 8003cbc:	460b      	mov	r3, r1
 8003cbe:	881b      	ldrh	r3, [r3, #0]
 8003cc0:	8013      	strh	r3, [r2, #0]
	}
}
 8003cc2:	bf00      	nop
 8003cc4:	370c      	adds	r7, #12
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bc80      	pop	{r7}
 8003cca:	4770      	bx	lr
 8003ccc:	2000012c 	.word	0x2000012c
 8003cd0:	20000124 	.word	0x20000124
 8003cd4:	20000cf6 	.word	0x20000cf6
 8003cd8:	20000cf4 	.word	0x20000cf4
 8003cdc:	20000cac 	.word	0x20000cac
 8003ce0:	20000130 	.word	0x20000130
 8003ce4:	20000ca8 	.word	0x20000ca8
 8003ce8:	20000128 	.word	0x20000128
 8003cec:	08008404 	.word	0x08008404
 8003cf0:	08008408 	.word	0x08008408

08003cf4 <show_cur_tension>:

void show_cur_tension(char * ret){
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
//	sprintf(ret, "[%.02f]", N);
	sprintf(ret, "%3d.%1d", ((int)(T*100))/100, 3);
 8003cfc:	4b0c      	ldr	r3, [pc, #48]	; (8003d30 <show_cur_tension+0x3c>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	490c      	ldr	r1, [pc, #48]	; (8003d34 <show_cur_tension+0x40>)
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7fc ffb8 	bl	8000c78 <__aeabi_fmul>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f7fd f97a 	bl	8001004 <__aeabi_f2iz>
 8003d10:	4603      	mov	r3, r0
 8003d12:	4a09      	ldr	r2, [pc, #36]	; (8003d38 <show_cur_tension+0x44>)
 8003d14:	fb82 1203 	smull	r1, r2, r2, r3
 8003d18:	1152      	asrs	r2, r2, #5
 8003d1a:	17db      	asrs	r3, r3, #31
 8003d1c:	1ad2      	subs	r2, r2, r3
 8003d1e:	2303      	movs	r3, #3
 8003d20:	4906      	ldr	r1, [pc, #24]	; (8003d3c <show_cur_tension+0x48>)
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f003 ff08 	bl	8007b38 <siprintf>
}
 8003d28:	bf00      	nop
 8003d2a:	3708      	adds	r7, #8
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	20000cec 	.word	0x20000cec
 8003d34:	42c80000 	.word	0x42c80000
 8003d38:	51eb851f 	.word	0x51eb851f
 8003d3c:	0800840c 	.word	0x0800840c

08003d40 <show_mode>:
void show_mode(char * ret){
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
	if(CURRENT_REG_MODE == PID_REG){
 8003d48:	4b19      	ldr	r3, [pc, #100]	; (8003db0 <show_mode+0x70>)
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d106      	bne.n	8003d60 <show_mode+0x20>
		sprintf(ret, "[]");
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a17      	ldr	r2, [pc, #92]	; (8003db4 <show_mode+0x74>)
 8003d56:	6810      	ldr	r0, [r2, #0]
 8003d58:	6018      	str	r0, [r3, #0]
 8003d5a:	8892      	ldrh	r2, [r2, #4]
 8003d5c:	809a      	strh	r2, [r3, #4]
	}else if(CURRENT_REG_MODE == PULS_REG){
		sprintf(ret, "[]");
	}else if(CURRENT_REG_MODE == LAZY_PID_REG){
		sprintf(ret, "[]");
	}
}
 8003d5e:	e022      	b.n	8003da6 <show_mode+0x66>
	}else if(CURRENT_REG_MODE == NO_REG){
 8003d60:	4b13      	ldr	r3, [pc, #76]	; (8003db0 <show_mode+0x70>)
 8003d62:	781b      	ldrb	r3, [r3, #0]
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d106      	bne.n	8003d78 <show_mode+0x38>
		sprintf(ret, "[OFF]");
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a12      	ldr	r2, [pc, #72]	; (8003db8 <show_mode+0x78>)
 8003d6e:	6810      	ldr	r0, [r2, #0]
 8003d70:	6018      	str	r0, [r3, #0]
 8003d72:	8892      	ldrh	r2, [r2, #4]
 8003d74:	809a      	strh	r2, [r3, #4]
}
 8003d76:	e016      	b.n	8003da6 <show_mode+0x66>
	}else if(CURRENT_REG_MODE == PULS_REG){
 8003d78:	4b0d      	ldr	r3, [pc, #52]	; (8003db0 <show_mode+0x70>)
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	2b03      	cmp	r3, #3
 8003d80:	d106      	bne.n	8003d90 <show_mode+0x50>
		sprintf(ret, "[]");
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a0d      	ldr	r2, [pc, #52]	; (8003dbc <show_mode+0x7c>)
 8003d86:	6810      	ldr	r0, [r2, #0]
 8003d88:	6018      	str	r0, [r3, #0]
 8003d8a:	8892      	ldrh	r2, [r2, #4]
 8003d8c:	809a      	strh	r2, [r3, #4]
}
 8003d8e:	e00a      	b.n	8003da6 <show_mode+0x66>
	}else if(CURRENT_REG_MODE == LAZY_PID_REG){
 8003d90:	4b07      	ldr	r3, [pc, #28]	; (8003db0 <show_mode+0x70>)
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	d105      	bne.n	8003da6 <show_mode+0x66>
		sprintf(ret, "[]");
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a08      	ldr	r2, [pc, #32]	; (8003dc0 <show_mode+0x80>)
 8003d9e:	6810      	ldr	r0, [r2, #0]
 8003da0:	6018      	str	r0, [r3, #0]
 8003da2:	8892      	ldrh	r2, [r2, #4]
 8003da4:	809a      	strh	r2, [r3, #4]
}
 8003da6:	bf00      	nop
 8003da8:	370c      	adds	r7, #12
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bc80      	pop	{r7}
 8003dae:	4770      	bx	lr
 8003db0:	20000c6d 	.word	0x20000c6d
 8003db4:	08008414 	.word	0x08008414
 8003db8:	0800841c 	.word	0x0800841c
 8003dbc:	08008424 	.word	0x08008424
 8003dc0:	0800842c 	.word	0x0800842c

08003dc4 <switch_log_state>:


void switch_log_state(void){
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
	if(!onthefly_log_mode){
 8003dc8:	4b0a      	ldr	r3, [pc, #40]	; (8003df4 <switch_log_state+0x30>)
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d10b      	bne.n	8003dea <switch_log_state+0x26>
		onthefly_log_mode = 1; //  
 8003dd2:	4b08      	ldr	r3, [pc, #32]	; (8003df4 <switch_log_state+0x30>)
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	701a      	strb	r2, [r3, #0]
		usart_buff = "N\n";//    
 8003dd8:	4b07      	ldr	r3, [pc, #28]	; (8003df8 <switch_log_state+0x34>)
 8003dda:	4a08      	ldr	r2, [pc, #32]	; (8003dfc <switch_log_state+0x38>)
 8003ddc:	601a      	str	r2, [r3, #0]
		LOG_PROCESS_ON_FLAG = 1;
 8003dde:	4b08      	ldr	r3, [pc, #32]	; (8003e00 <switch_log_state+0x3c>)
 8003de0:	2201      	movs	r2, #1
 8003de2:	701a      	strb	r2, [r3, #0]
		sendNextByte();
 8003de4:	f002 fdd2 	bl	800698c <sendNextByte>
	}else{
		onthefly_log_mode = 0; //  
	}
	
}
 8003de8:	e002      	b.n	8003df0 <switch_log_state+0x2c>
		onthefly_log_mode = 0; //  
 8003dea:	4b02      	ldr	r3, [pc, #8]	; (8003df4 <switch_log_state+0x30>)
 8003dec:	2200      	movs	r2, #0
 8003dee:	701a      	strb	r2, [r3, #0]
}
 8003df0:	bf00      	nop
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	20000c6c 	.word	0x20000c6c
 8003df8:	20003bf8 	.word	0x20003bf8
 8003dfc:	08008434 	.word	0x08008434
 8003e00:	20000008 	.word	0x20000008

08003e04 <show_log_state_yes_no>:
void show_log_state_yes_no(char * ret){
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
	show_yes_no(ret, onthefly_log_mode);
 8003e0c:	4b05      	ldr	r3, [pc, #20]	; (8003e24 <show_log_state_yes_no+0x20>)
 8003e0e:	781b      	ldrb	r3, [r3, #0]
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	4619      	mov	r1, r3
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	f7ff fe89 	bl	8003b2c <show_yes_no>
}
 8003e1a:	bf00      	nop
 8003e1c:	3708      	adds	r7, #8
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	20000c6c 	.word	0x20000c6c

08003e28 <switch_save_state>:

void switch_save_state(void){
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	af00      	add	r7, sp, #0
	previous_rope_tention_target = rope_tention_target;
 8003e2c:	4b19      	ldr	r3, [pc, #100]	; (8003e94 <switch_save_state+0x6c>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a19      	ldr	r2, [pc, #100]	; (8003e98 <switch_save_state+0x70>)
 8003e32:	6013      	str	r3, [r2, #0]
	previous_PWM_Speed = PWM_Speed_Backup;
 8003e34:	4b19      	ldr	r3, [pc, #100]	; (8003e9c <switch_save_state+0x74>)
 8003e36:	881b      	ldrh	r3, [r3, #0]
 8003e38:	b29a      	uxth	r2, r3
 8003e3a:	4b19      	ldr	r3, [pc, #100]	; (8003ea0 <switch_save_state+0x78>)
 8003e3c:	801a      	strh	r2, [r3, #0]
	previous_rope_tension_up_limit = rope_tension_up_limit;
 8003e3e:	4b19      	ldr	r3, [pc, #100]	; (8003ea4 <switch_save_state+0x7c>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a19      	ldr	r2, [pc, #100]	; (8003ea8 <switch_save_state+0x80>)
 8003e44:	6013      	str	r3, [r2, #0]
	previous_rope_tension_bottom_limit = rope_tension_bottom_limit;
 8003e46:	4b19      	ldr	r3, [pc, #100]	; (8003eac <switch_save_state+0x84>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a19      	ldr	r2, [pc, #100]	; (8003eb0 <switch_save_state+0x88>)
 8003e4c:	6013      	str	r3, [r2, #0]
	
	BDCR_UnLock();
 8003e4e:	f7ff f895 	bl	8002f7c <BDCR_UnLock>
	BDCR_Write_Word(BKP_DR4, previous_rope_tention_target);
 8003e52:	4b11      	ldr	r3, [pc, #68]	; (8003e98 <switch_save_state+0x70>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	4619      	mov	r1, r3
 8003e5a:	2010      	movs	r0, #16
 8003e5c:	f7ff f8aa 	bl	8002fb4 <BDCR_Write_Word>
	BDCR_Write_Word(BKP_DR5, previous_PWM_Speed);
 8003e60:	4b0f      	ldr	r3, [pc, #60]	; (8003ea0 <switch_save_state+0x78>)
 8003e62:	881b      	ldrh	r3, [r3, #0]
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	4619      	mov	r1, r3
 8003e68:	2014      	movs	r0, #20
 8003e6a:	f7ff f8a3 	bl	8002fb4 <BDCR_Write_Word>
	BDCR_Write_Word(BKP_DR6, previous_rope_tension_up_limit);		
 8003e6e:	4b0e      	ldr	r3, [pc, #56]	; (8003ea8 <switch_save_state+0x80>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	4619      	mov	r1, r3
 8003e76:	2018      	movs	r0, #24
 8003e78:	f7ff f89c 	bl	8002fb4 <BDCR_Write_Word>
	BDCR_Write_Word(BKP_DR7, previous_rope_tension_bottom_limit);		
 8003e7c:	4b0c      	ldr	r3, [pc, #48]	; (8003eb0 <switch_save_state+0x88>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	4619      	mov	r1, r3
 8003e84:	201c      	movs	r0, #28
 8003e86:	f7ff f895 	bl	8002fb4 <BDCR_Write_Word>
	BDCR_Lock();
 8003e8a:	f7ff f869 	bl	8002f60 <BDCR_Lock>
}
 8003e8e:	bf00      	nop
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	20000124 	.word	0x20000124
 8003e98:	2000012c 	.word	0x2000012c
 8003e9c:	20000cf4 	.word	0x20000cf4
 8003ea0:	20000cf6 	.word	0x20000cf6
 8003ea4:	20000130 	.word	0x20000130
 8003ea8:	20000cac 	.word	0x20000cac
 8003eac:	20000128 	.word	0x20000128
 8003eb0:	20000ca8 	.word	0x20000ca8

08003eb4 <show_save_state_yes_no>:

void show_save_state_yes_no(char * ret){
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
	if ((previous_rope_tention_target 	!= rope_tention_target) 	||
 8003ebc:	4b11      	ldr	r3, [pc, #68]	; (8003f04 <show_save_state_yes_no+0x50>)
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	4b11      	ldr	r3, [pc, #68]	; (8003f08 <show_save_state_yes_no+0x54>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d10d      	bne.n	8003ee4 <show_save_state_yes_no+0x30>
			(previous_PWM_Speed 						!= PWM_Speed_Backup) 			||
 8003ec8:	4b10      	ldr	r3, [pc, #64]	; (8003f0c <show_save_state_yes_no+0x58>)
 8003eca:	881b      	ldrh	r3, [r3, #0]
 8003ecc:	b29a      	uxth	r2, r3
 8003ece:	4b10      	ldr	r3, [pc, #64]	; (8003f10 <show_save_state_yes_no+0x5c>)
 8003ed0:	881b      	ldrh	r3, [r3, #0]
 8003ed2:	b29b      	uxth	r3, r3
	if ((previous_rope_tention_target 	!= rope_tention_target) 	||
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d105      	bne.n	8003ee4 <show_save_state_yes_no+0x30>
			(previous_rope_tension_up_limit != rope_tension_up_limit)		)
 8003ed8:	4b0e      	ldr	r3, [pc, #56]	; (8003f14 <show_save_state_yes_no+0x60>)
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	4b0e      	ldr	r3, [pc, #56]	; (8003f18 <show_save_state_yes_no+0x64>)
 8003ede:	681b      	ldr	r3, [r3, #0]
			(previous_PWM_Speed 						!= PWM_Speed_Backup) 			||
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d004      	beq.n	8003eee <show_save_state_yes_no+0x3a>
	{
		sprintf(ret, "");
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	4a0d      	ldr	r2, [pc, #52]	; (8003f1c <show_save_state_yes_no+0x68>)
 8003ee8:	6810      	ldr	r0, [r2, #0]
 8003eea:	6018      	str	r0, [r3, #0]
 8003eec:	e005      	b.n	8003efa <show_save_state_yes_no+0x46>
	}else{
		sprintf(ret, "");
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a0b      	ldr	r2, [pc, #44]	; (8003f20 <show_save_state_yes_no+0x6c>)
 8003ef2:	8811      	ldrh	r1, [r2, #0]
 8003ef4:	7892      	ldrb	r2, [r2, #2]
 8003ef6:	8019      	strh	r1, [r3, #0]
 8003ef8:	709a      	strb	r2, [r3, #2]
	}
}	
 8003efa:	bf00      	nop
 8003efc:	370c      	adds	r7, #12
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bc80      	pop	{r7}
 8003f02:	4770      	bx	lr
 8003f04:	2000012c 	.word	0x2000012c
 8003f08:	20000124 	.word	0x20000124
 8003f0c:	20000cf6 	.word	0x20000cf6
 8003f10:	20000cf4 	.word	0x20000cf4
 8003f14:	20000cac 	.word	0x20000cac
 8003f18:	20000130 	.word	0x20000130
 8003f1c:	080083d8 	.word	0x080083d8
 8003f20:	080083d4 	.word	0x080083d4

08003f24 <switch_default_state>:

void switch_default_state(void){
 8003f24:	b580      	push	{r7, lr}
 8003f26:	af00      	add	r7, sp, #0
	PNP_count = 0;
 8003f28:	4b19      	ldr	r3, [pc, #100]	; (8003f90 <switch_default_state+0x6c>)
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	601a      	str	r2, [r3, #0]

	previous_rope_tention_target = rope_tention_target = DEF_TENSION_LIMIT; //14000
 8003f2e:	f243 63b0 	movw	r3, #14000	; 0x36b0
 8003f32:	4a18      	ldr	r2, [pc, #96]	; (8003f94 <switch_default_state+0x70>)
 8003f34:	6013      	str	r3, [r2, #0]
 8003f36:	4a18      	ldr	r2, [pc, #96]	; (8003f98 <switch_default_state+0x74>)
 8003f38:	6013      	str	r3, [r2, #0]
	previous_PWM_Speed = PWM_Speed_Backup = DEF_PWM_SPEED; //50 
 8003f3a:	2132      	movs	r1, #50	; 0x32
 8003f3c:	4b17      	ldr	r3, [pc, #92]	; (8003f9c <switch_default_state+0x78>)
 8003f3e:	460a      	mov	r2, r1
 8003f40:	801a      	strh	r2, [r3, #0]
 8003f42:	4b17      	ldr	r3, [pc, #92]	; (8003fa0 <switch_default_state+0x7c>)
 8003f44:	460a      	mov	r2, r1
 8003f46:	801a      	strh	r2, [r3, #0]
	previous_rope_tension_up_limit = rope_tension_up_limit = DEF_MAX_TENSION_VALUE;//150;
 8003f48:	2396      	movs	r3, #150	; 0x96
 8003f4a:	4a16      	ldr	r2, [pc, #88]	; (8003fa4 <switch_default_state+0x80>)
 8003f4c:	6013      	str	r3, [r2, #0]
 8003f4e:	4a16      	ldr	r2, [pc, #88]	; (8003fa8 <switch_default_state+0x84>)
 8003f50:	6013      	str	r3, [r2, #0]
	
	I2C_update = 1;
 8003f52:	4b16      	ldr	r3, [pc, #88]	; (8003fac <switch_default_state+0x88>)
 8003f54:	2201      	movs	r2, #1
 8003f56:	701a      	strb	r2, [r3, #0]
	
	BDCR_UnLock();
 8003f58:	f7ff f810 	bl	8002f7c <BDCR_UnLock>
	BDCR_Write_Word(BKP_DR4, previous_rope_tention_target);
 8003f5c:	4b0e      	ldr	r3, [pc, #56]	; (8003f98 <switch_default_state+0x74>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	4619      	mov	r1, r3
 8003f64:	2010      	movs	r0, #16
 8003f66:	f7ff f825 	bl	8002fb4 <BDCR_Write_Word>
	BDCR_Write_Word(BKP_DR5, previous_PWM_Speed);
 8003f6a:	4b0d      	ldr	r3, [pc, #52]	; (8003fa0 <switch_default_state+0x7c>)
 8003f6c:	881b      	ldrh	r3, [r3, #0]
 8003f6e:	b29b      	uxth	r3, r3
 8003f70:	4619      	mov	r1, r3
 8003f72:	2014      	movs	r0, #20
 8003f74:	f7ff f81e 	bl	8002fb4 <BDCR_Write_Word>
	BDCR_Write_Word(BKP_DR6, previous_rope_tension_up_limit);
 8003f78:	4b0b      	ldr	r3, [pc, #44]	; (8003fa8 <switch_default_state+0x84>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	4619      	mov	r1, r3
 8003f80:	2018      	movs	r0, #24
 8003f82:	f7ff f817 	bl	8002fb4 <BDCR_Write_Word>

	BDCR_Lock();
 8003f86:	f7fe ffeb 	bl	8002f60 <BDCR_Lock>
}
 8003f8a:	bf00      	nop
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	20000ca4 	.word	0x20000ca4
 8003f94:	20000124 	.word	0x20000124
 8003f98:	2000012c 	.word	0x2000012c
 8003f9c:	20000cf4 	.word	0x20000cf4
 8003fa0:	20000cf6 	.word	0x20000cf6
 8003fa4:	20000130 	.word	0x20000130
 8003fa8:	20000cac 	.word	0x20000cac
 8003fac:	20000c80 	.word	0x20000c80

08003fb0 <show_default_state>:
void show_default_state(char * ret){
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
	if ((rope_tention_target 	!= DEF_TENSION_LIMIT) 	||
 8003fb8:	4b0f      	ldr	r3, [pc, #60]	; (8003ff8 <show_default_state+0x48>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f243 62b0 	movw	r2, #14000	; 0x36b0
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d108      	bne.n	8003fd6 <show_default_state+0x26>
			(PWM_Speed_Backup 						!= DEF_PWM_SPEED) 			||
 8003fc4:	4b0d      	ldr	r3, [pc, #52]	; (8003ffc <show_default_state+0x4c>)
 8003fc6:	881b      	ldrh	r3, [r3, #0]
 8003fc8:	b29b      	uxth	r3, r3
	if ((rope_tention_target 	!= DEF_TENSION_LIMIT) 	||
 8003fca:	2b32      	cmp	r3, #50	; 0x32
 8003fcc:	d103      	bne.n	8003fd6 <show_default_state+0x26>
			(rope_tension_up_limit != DEF_MAX_TENSION_VALUE)		)
 8003fce:	4b0c      	ldr	r3, [pc, #48]	; (8004000 <show_default_state+0x50>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
			(PWM_Speed_Backup 						!= DEF_PWM_SPEED) 			||
 8003fd2:	2b96      	cmp	r3, #150	; 0x96
 8003fd4:	d004      	beq.n	8003fe0 <show_default_state+0x30>
	{
		sprintf(ret, "");
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a0a      	ldr	r2, [pc, #40]	; (8004004 <show_default_state+0x54>)
 8003fda:	6810      	ldr	r0, [r2, #0]
 8003fdc:	6018      	str	r0, [r3, #0]
 8003fde:	e005      	b.n	8003fec <show_default_state+0x3c>
	}else{
		sprintf(ret, "");
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	4a09      	ldr	r2, [pc, #36]	; (8004008 <show_default_state+0x58>)
 8003fe4:	8811      	ldrh	r1, [r2, #0]
 8003fe6:	7892      	ldrb	r2, [r2, #2]
 8003fe8:	8019      	strh	r1, [r3, #0]
 8003fea:	709a      	strb	r2, [r3, #2]
	}
}
 8003fec:	bf00      	nop
 8003fee:	370c      	adds	r7, #12
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bc80      	pop	{r7}
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	20000124 	.word	0x20000124
 8003ffc:	20000cf4 	.word	0x20000cf4
 8004000:	20000130 	.word	0x20000130
 8004004:	080083d8 	.word	0x080083d8
 8004008:	080083d4 	.word	0x080083d4

0800400c <switch_mode_not_reg_state>:

void switch_mode_not_reg_state(void){
 800400c:	b580      	push	{r7, lr}
 800400e:	af00      	add	r7, sp, #0
	CURRENT_REG_MODE = NO_REG;
 8004010:	4b04      	ldr	r3, [pc, #16]	; (8004024 <switch_mode_not_reg_state+0x18>)
 8004012:	2200      	movs	r2, #0
 8004014:	701a      	strb	r2, [r3, #0]
	PWM_tension = 0;
 8004016:	4b04      	ldr	r3, [pc, #16]	; (8004028 <switch_mode_not_reg_state+0x1c>)
 8004018:	2200      	movs	r2, #0
 800401a:	801a      	strh	r2, [r3, #0]
	FC_tension_Hold();
 800401c:	f7fd fd52 	bl	8001ac4 <FC_tension_Hold>
}
 8004020:	bf00      	nop
 8004022:	bd80      	pop	{r7, pc}
 8004024:	20000c6d 	.word	0x20000c6d
 8004028:	20000cf8 	.word	0x20000cf8

0800402c <show_mode_not_reg_state>:
void show_mode_not_reg_state(char * ret){
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
	if(CURRENT_REG_MODE == NO_REG){
 8004034:	4b0a      	ldr	r3, [pc, #40]	; (8004060 <show_mode_not_reg_state+0x34>)
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	b2db      	uxtb	r3, r3
 800403a:	2b00      	cmp	r3, #0
 800403c:	d106      	bne.n	800404c <show_mode_not_reg_state+0x20>
		sprintf(ret, "");
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a08      	ldr	r2, [pc, #32]	; (8004064 <show_mode_not_reg_state+0x38>)
 8004042:	8811      	ldrh	r1, [r2, #0]
 8004044:	7892      	ldrb	r2, [r2, #2]
 8004046:	8019      	strh	r1, [r3, #0]
 8004048:	709a      	strb	r2, [r3, #2]
	}else{
		sprintf(ret, "");
	}
}
 800404a:	e003      	b.n	8004054 <show_mode_not_reg_state+0x28>
		sprintf(ret, "");
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4a06      	ldr	r2, [pc, #24]	; (8004068 <show_mode_not_reg_state+0x3c>)
 8004050:	6810      	ldr	r0, [r2, #0]
 8004052:	6018      	str	r0, [r3, #0]
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	bc80      	pop	{r7}
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	20000c6d 	.word	0x20000c6d
 8004064:	080083d4 	.word	0x080083d4
 8004068:	080083d8 	.word	0x080083d8

0800406c <switch_mode_lazy_pid_state>:
}
void show_mode_lazy_pid_value(char * ret){
	sprintf(ret, "%3d", mode_lazy_pid_struct.mode_lazy_pid_value.current);
}
*/
void switch_mode_lazy_pid_state(void){
 800406c:	b580      	push	{r7, lr}
 800406e:	af00      	add	r7, sp, #0
		if(CURRENT_REG_MODE == LAZY_PID_REG){
 8004070:	4b07      	ldr	r3, [pc, #28]	; (8004090 <switch_mode_lazy_pid_state+0x24>)
 8004072:	781b      	ldrb	r3, [r3, #0]
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b02      	cmp	r3, #2
 8004078:	d102      	bne.n	8004080 <switch_mode_lazy_pid_state+0x14>
			switch_mode_not_reg_state();
 800407a:	f7ff ffc7 	bl	800400c <switch_mode_not_reg_state>
		}else{
			CURRENT_REG_MODE = LAZY_PID_REG;
			K_PWM_tension = 1;
		}
}
 800407e:	e005      	b.n	800408c <switch_mode_lazy_pid_state+0x20>
			CURRENT_REG_MODE = LAZY_PID_REG;
 8004080:	4b03      	ldr	r3, [pc, #12]	; (8004090 <switch_mode_lazy_pid_state+0x24>)
 8004082:	2202      	movs	r2, #2
 8004084:	701a      	strb	r2, [r3, #0]
			K_PWM_tension = 1;
 8004086:	4b03      	ldr	r3, [pc, #12]	; (8004094 <switch_mode_lazy_pid_state+0x28>)
 8004088:	2201      	movs	r2, #1
 800408a:	801a      	strh	r2, [r3, #0]
}
 800408c:	bf00      	nop
 800408e:	bd80      	pop	{r7, pc}
 8004090:	20000c6d 	.word	0x20000c6d
 8004094:	20000138 	.word	0x20000138

08004098 <show_mode_lazy_pid_state>:
void show_mode_lazy_pid_state(char * ret){
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
	if(CURRENT_REG_MODE == LAZY_PID_REG){
 80040a0:	4b0a      	ldr	r3, [pc, #40]	; (80040cc <show_mode_lazy_pid_state+0x34>)
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	2b02      	cmp	r3, #2
 80040a8:	d106      	bne.n	80040b8 <show_mode_lazy_pid_state+0x20>
		sprintf(ret, "");
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a08      	ldr	r2, [pc, #32]	; (80040d0 <show_mode_lazy_pid_state+0x38>)
 80040ae:	8811      	ldrh	r1, [r2, #0]
 80040b0:	7892      	ldrb	r2, [r2, #2]
 80040b2:	8019      	strh	r1, [r3, #0]
 80040b4:	709a      	strb	r2, [r3, #2]
	}else{
		sprintf(ret, "");
	}
}
 80040b6:	e003      	b.n	80040c0 <show_mode_lazy_pid_state+0x28>
		sprintf(ret, "");
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	4a06      	ldr	r2, [pc, #24]	; (80040d4 <show_mode_lazy_pid_state+0x3c>)
 80040bc:	6810      	ldr	r0, [r2, #0]
 80040be:	6018      	str	r0, [r3, #0]
}
 80040c0:	bf00      	nop
 80040c2:	370c      	adds	r7, #12
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bc80      	pop	{r7}
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	20000c6d 	.word	0x20000c6d
 80040d0:	080083d4 	.word	0x080083d4
 80040d4:	080083d8 	.word	0x080083d8

080040d8 <validate_mode_lazy_pid_period>:
void validate_mode_lazy_pid_period(void){
 80040d8:	b480      	push	{r7}
 80040da:	af00      	add	r7, sp, #0
	if(mode_lazy_pid_struct.mode_lazy_pid_period.current > 100) {
 80040dc:	4b08      	ldr	r3, [pc, #32]	; (8004100 <validate_mode_lazy_pid_period+0x28>)
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	2b64      	cmp	r3, #100	; 0x64
 80040e2:	d902      	bls.n	80040ea <validate_mode_lazy_pid_period+0x12>
		mode_lazy_pid_struct.mode_lazy_pid_period.current = 100;
 80040e4:	4b06      	ldr	r3, [pc, #24]	; (8004100 <validate_mode_lazy_pid_period+0x28>)
 80040e6:	2264      	movs	r2, #100	; 0x64
 80040e8:	609a      	str	r2, [r3, #8]
	}
	if(mode_lazy_pid_struct.mode_lazy_pid_period.current < 2) {
 80040ea:	4b05      	ldr	r3, [pc, #20]	; (8004100 <validate_mode_lazy_pid_period+0x28>)
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d802      	bhi.n	80040f8 <validate_mode_lazy_pid_period+0x20>
		mode_lazy_pid_struct.mode_lazy_pid_period.current = 2;
 80040f2:	4b03      	ldr	r3, [pc, #12]	; (8004100 <validate_mode_lazy_pid_period+0x28>)
 80040f4:	2202      	movs	r2, #2
 80040f6:	609a      	str	r2, [r3, #8]
	}
}
 80040f8:	bf00      	nop
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bc80      	pop	{r7}
 80040fe:	4770      	bx	lr
 8004100:	20003b88 	.word	0x20003b88

08004104 <inc_mode_lazy_pid_period>:
void inc_mode_lazy_pid_period(void){
 8004104:	b580      	push	{r7, lr}
 8004106:	af00      	add	r7, sp, #0
	mode_lazy_pid_struct.mode_lazy_pid_period.current++;
 8004108:	4b04      	ldr	r3, [pc, #16]	; (800411c <inc_mode_lazy_pid_period+0x18>)
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	3301      	adds	r3, #1
 800410e:	4a03      	ldr	r2, [pc, #12]	; (800411c <inc_mode_lazy_pid_period+0x18>)
 8004110:	6093      	str	r3, [r2, #8]
	validate_mode_lazy_pid_period();
 8004112:	f7ff ffe1 	bl	80040d8 <validate_mode_lazy_pid_period>
}
 8004116:	bf00      	nop
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	20003b88 	.word	0x20003b88

08004120 <dec_mode_lazy_pid_period>:
void dec_mode_lazy_pid_period(void){
 8004120:	b580      	push	{r7, lr}
 8004122:	af00      	add	r7, sp, #0
	mode_lazy_pid_struct.mode_lazy_pid_period.current--;
 8004124:	4b04      	ldr	r3, [pc, #16]	; (8004138 <dec_mode_lazy_pid_period+0x18>)
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	3b01      	subs	r3, #1
 800412a:	4a03      	ldr	r2, [pc, #12]	; (8004138 <dec_mode_lazy_pid_period+0x18>)
 800412c:	6093      	str	r3, [r2, #8]
	validate_mode_lazy_pid_period();
 800412e:	f7ff ffd3 	bl	80040d8 <validate_mode_lazy_pid_period>
}
 8004132:	bf00      	nop
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	20003b88 	.word	0x20003b88

0800413c <show_mode_lazy_pid_period>:
void show_mode_lazy_pid_period(char * ret){
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%3d", (int)(mode_lazy_pid_struct.mode_lazy_pid_period.current));
 8004144:	4b05      	ldr	r3, [pc, #20]	; (800415c <show_mode_lazy_pid_period+0x20>)
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	461a      	mov	r2, r3
 800414a:	4905      	ldr	r1, [pc, #20]	; (8004160 <show_mode_lazy_pid_period+0x24>)
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f003 fcf3 	bl	8007b38 <siprintf>
}
 8004152:	bf00      	nop
 8004154:	3708      	adds	r7, #8
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	20003b88 	.word	0x20003b88
 8004160:	08008438 	.word	0x08008438

08004164 <validate_mode_lazy_pid_value>:
void validate_mode_lazy_pid_value(void){
 8004164:	b480      	push	{r7}
 8004166:	af00      	add	r7, sp, #0
	if(mode_lazy_pid_struct.mode_lazy_pid_value.current >rope_tension_up_limit*100) {
 8004168:	4b11      	ldr	r3, [pc, #68]	; (80041b0 <validate_mode_lazy_pid_value+0x4c>)
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	4b11      	ldr	r3, [pc, #68]	; (80041b4 <validate_mode_lazy_pid_value+0x50>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2164      	movs	r1, #100	; 0x64
 8004172:	fb01 f303 	mul.w	r3, r1, r3
 8004176:	429a      	cmp	r2, r3
 8004178:	d906      	bls.n	8004188 <validate_mode_lazy_pid_value+0x24>
		mode_lazy_pid_struct.mode_lazy_pid_value.current = rope_tension_up_limit*100;
 800417a:	4b0e      	ldr	r3, [pc, #56]	; (80041b4 <validate_mode_lazy_pid_value+0x50>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	2264      	movs	r2, #100	; 0x64
 8004180:	fb02 f303 	mul.w	r3, r2, r3
 8004184:	4a0a      	ldr	r2, [pc, #40]	; (80041b0 <validate_mode_lazy_pid_value+0x4c>)
 8004186:	6013      	str	r3, [r2, #0]
	}
	if(mode_lazy_pid_struct.mode_lazy_pid_value.current < rope_tension_bottom_limit*100) {
 8004188:	4b09      	ldr	r3, [pc, #36]	; (80041b0 <validate_mode_lazy_pid_value+0x4c>)
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	4b0a      	ldr	r3, [pc, #40]	; (80041b8 <validate_mode_lazy_pid_value+0x54>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	2164      	movs	r1, #100	; 0x64
 8004192:	fb01 f303 	mul.w	r3, r1, r3
 8004196:	429a      	cmp	r2, r3
 8004198:	d206      	bcs.n	80041a8 <validate_mode_lazy_pid_value+0x44>
		mode_lazy_pid_struct.mode_lazy_pid_value.current = rope_tension_bottom_limit*100;
 800419a:	4b07      	ldr	r3, [pc, #28]	; (80041b8 <validate_mode_lazy_pid_value+0x54>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2264      	movs	r2, #100	; 0x64
 80041a0:	fb02 f303 	mul.w	r3, r2, r3
 80041a4:	4a02      	ldr	r2, [pc, #8]	; (80041b0 <validate_mode_lazy_pid_value+0x4c>)
 80041a6:	6013      	str	r3, [r2, #0]
	}
}
 80041a8:	bf00      	nop
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bc80      	pop	{r7}
 80041ae:	4770      	bx	lr
 80041b0:	20003b88 	.word	0x20003b88
 80041b4:	20000130 	.word	0x20000130
 80041b8:	20000128 	.word	0x20000128

080041bc <inc_mode_lazy_pid_value>:
void inc_mode_lazy_pid_value(void){
 80041bc:	b580      	push	{r7, lr}
 80041be:	af00      	add	r7, sp, #0
	mode_lazy_pid_struct.mode_lazy_pid_value.current += 100;
 80041c0:	4b04      	ldr	r3, [pc, #16]	; (80041d4 <inc_mode_lazy_pid_value+0x18>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	3364      	adds	r3, #100	; 0x64
 80041c6:	4a03      	ldr	r2, [pc, #12]	; (80041d4 <inc_mode_lazy_pid_value+0x18>)
 80041c8:	6013      	str	r3, [r2, #0]
	validate_mode_lazy_pid_value();
 80041ca:	f7ff ffcb 	bl	8004164 <validate_mode_lazy_pid_value>
}
 80041ce:	bf00      	nop
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	20003b88 	.word	0x20003b88

080041d8 <dec_mode_lazy_pid_value>:
void dec_mode_lazy_pid_value(void){
 80041d8:	b580      	push	{r7, lr}
 80041da:	af00      	add	r7, sp, #0
	mode_lazy_pid_struct.mode_lazy_pid_value.current -= 100;
 80041dc:	4b04      	ldr	r3, [pc, #16]	; (80041f0 <dec_mode_lazy_pid_value+0x18>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	3b64      	subs	r3, #100	; 0x64
 80041e2:	4a03      	ldr	r2, [pc, #12]	; (80041f0 <dec_mode_lazy_pid_value+0x18>)
 80041e4:	6013      	str	r3, [r2, #0]
	validate_mode_lazy_pid_value();
 80041e6:	f7ff ffbd 	bl	8004164 <validate_mode_lazy_pid_value>
}
 80041ea:	bf00      	nop
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	20003b88 	.word	0x20003b88

080041f4 <show_mode_lazy_pid_value>:
void show_mode_lazy_pid_value(char * ret){
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b082      	sub	sp, #8
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%3d", (int)(mode_lazy_pid_struct.mode_lazy_pid_value.current/100));
 80041fc:	4b07      	ldr	r3, [pc, #28]	; (800421c <show_mode_lazy_pid_value+0x28>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a07      	ldr	r2, [pc, #28]	; (8004220 <show_mode_lazy_pid_value+0x2c>)
 8004202:	fba2 2303 	umull	r2, r3, r2, r3
 8004206:	095b      	lsrs	r3, r3, #5
 8004208:	461a      	mov	r2, r3
 800420a:	4906      	ldr	r1, [pc, #24]	; (8004224 <show_mode_lazy_pid_value+0x30>)
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f003 fc93 	bl	8007b38 <siprintf>
}
 8004212:	bf00      	nop
 8004214:	3708      	adds	r7, #8
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	20003b88 	.word	0x20003b88
 8004220:	51eb851f 	.word	0x51eb851f
 8004224:	08008438 	.word	0x08008438

08004228 <validate_mode_lazy_pid_err>:

void validate_mode_lazy_pid_err(void){
 8004228:	b480      	push	{r7}
 800422a:	af00      	add	r7, sp, #0
	if(mode_lazy_pid_struct.mode_lazy_pid_err.current > 20) {
 800422c:	4b08      	ldr	r3, [pc, #32]	; (8004250 <validate_mode_lazy_pid_err+0x28>)
 800422e:	691b      	ldr	r3, [r3, #16]
 8004230:	2b14      	cmp	r3, #20
 8004232:	d902      	bls.n	800423a <validate_mode_lazy_pid_err+0x12>
		mode_lazy_pid_struct.mode_lazy_pid_err.current = 20;
 8004234:	4b06      	ldr	r3, [pc, #24]	; (8004250 <validate_mode_lazy_pid_err+0x28>)
 8004236:	2214      	movs	r2, #20
 8004238:	611a      	str	r2, [r3, #16]
	}
	if(mode_lazy_pid_struct.mode_lazy_pid_err.current < 1) {
 800423a:	4b05      	ldr	r3, [pc, #20]	; (8004250 <validate_mode_lazy_pid_err+0x28>)
 800423c:	691b      	ldr	r3, [r3, #16]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d102      	bne.n	8004248 <validate_mode_lazy_pid_err+0x20>
		mode_lazy_pid_struct.mode_lazy_pid_err.current = 1;
 8004242:	4b03      	ldr	r3, [pc, #12]	; (8004250 <validate_mode_lazy_pid_err+0x28>)
 8004244:	2201      	movs	r2, #1
 8004246:	611a      	str	r2, [r3, #16]
	}
}
 8004248:	bf00      	nop
 800424a:	46bd      	mov	sp, r7
 800424c:	bc80      	pop	{r7}
 800424e:	4770      	bx	lr
 8004250:	20003b88 	.word	0x20003b88

08004254 <inc_mode_lazy_pid_err>:
void inc_mode_lazy_pid_err(void){
 8004254:	b580      	push	{r7, lr}
 8004256:	af00      	add	r7, sp, #0
	mode_lazy_pid_struct.mode_lazy_pid_err.current += 1;
 8004258:	4b04      	ldr	r3, [pc, #16]	; (800426c <inc_mode_lazy_pid_err+0x18>)
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	3301      	adds	r3, #1
 800425e:	4a03      	ldr	r2, [pc, #12]	; (800426c <inc_mode_lazy_pid_err+0x18>)
 8004260:	6113      	str	r3, [r2, #16]
	validate_mode_lazy_pid_err();
 8004262:	f7ff ffe1 	bl	8004228 <validate_mode_lazy_pid_err>
}
 8004266:	bf00      	nop
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	20003b88 	.word	0x20003b88

08004270 <dec_mode_lazy_pid_err>:
void dec_mode_lazy_pid_err(void){
 8004270:	b580      	push	{r7, lr}
 8004272:	af00      	add	r7, sp, #0
	mode_lazy_pid_struct.mode_lazy_pid_err.current -= 1;
 8004274:	4b04      	ldr	r3, [pc, #16]	; (8004288 <dec_mode_lazy_pid_err+0x18>)
 8004276:	691b      	ldr	r3, [r3, #16]
 8004278:	3b01      	subs	r3, #1
 800427a:	4a03      	ldr	r2, [pc, #12]	; (8004288 <dec_mode_lazy_pid_err+0x18>)
 800427c:	6113      	str	r3, [r2, #16]
	validate_mode_lazy_pid_err();
 800427e:	f7ff ffd3 	bl	8004228 <validate_mode_lazy_pid_err>
}
 8004282:	bf00      	nop
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	20003b88 	.word	0x20003b88

0800428c <show_mode_lazy_pid_err>:
void show_mode_lazy_pid_err(char * ret){
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%3d", (int)(mode_lazy_pid_struct.mode_lazy_pid_err.current));
 8004294:	4b05      	ldr	r3, [pc, #20]	; (80042ac <show_mode_lazy_pid_err+0x20>)
 8004296:	691b      	ldr	r3, [r3, #16]
 8004298:	461a      	mov	r2, r3
 800429a:	4905      	ldr	r1, [pc, #20]	; (80042b0 <show_mode_lazy_pid_err+0x24>)
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f003 fc4b 	bl	8007b38 <siprintf>
}
 80042a2:	bf00      	nop
 80042a4:	3708      	adds	r7, #8
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	20003b88 	.word	0x20003b88
 80042b0:	08008438 	.word	0x08008438

080042b4 <switch_mode_pid_state>:

void switch_mode_pid_state(void){
 80042b4:	b580      	push	{r7, lr}
 80042b6:	af00      	add	r7, sp, #0
		if(CURRENT_REG_MODE == PID_REG){
 80042b8:	4b07      	ldr	r3, [pc, #28]	; (80042d8 <switch_mode_pid_state+0x24>)
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d102      	bne.n	80042c8 <switch_mode_pid_state+0x14>
			switch_mode_not_reg_state();
 80042c2:	f7ff fea3 	bl	800400c <switch_mode_not_reg_state>
		}else{
			CURRENT_REG_MODE = PID_REG;
			K_PWM_tension = 1;
		}
}
 80042c6:	e005      	b.n	80042d4 <switch_mode_pid_state+0x20>
			CURRENT_REG_MODE = PID_REG;
 80042c8:	4b03      	ldr	r3, [pc, #12]	; (80042d8 <switch_mode_pid_state+0x24>)
 80042ca:	2201      	movs	r2, #1
 80042cc:	701a      	strb	r2, [r3, #0]
			K_PWM_tension = 1;
 80042ce:	4b03      	ldr	r3, [pc, #12]	; (80042dc <switch_mode_pid_state+0x28>)
 80042d0:	2201      	movs	r2, #1
 80042d2:	801a      	strh	r2, [r3, #0]
}
 80042d4:	bf00      	nop
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	20000c6d 	.word	0x20000c6d
 80042dc:	20000138 	.word	0x20000138

080042e0 <show_mode_pid_state>:
void show_mode_pid_state(char * ret){
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
	if(CURRENT_REG_MODE == PID_REG){
 80042e8:	4b0a      	ldr	r3, [pc, #40]	; (8004314 <show_mode_pid_state+0x34>)
 80042ea:	781b      	ldrb	r3, [r3, #0]
 80042ec:	b2db      	uxtb	r3, r3
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d106      	bne.n	8004300 <show_mode_pid_state+0x20>
		sprintf(ret, "");
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a08      	ldr	r2, [pc, #32]	; (8004318 <show_mode_pid_state+0x38>)
 80042f6:	8811      	ldrh	r1, [r2, #0]
 80042f8:	7892      	ldrb	r2, [r2, #2]
 80042fa:	8019      	strh	r1, [r3, #0]
 80042fc:	709a      	strb	r2, [r3, #2]
	}else{
		sprintf(ret, "");
	}
}
 80042fe:	e003      	b.n	8004308 <show_mode_pid_state+0x28>
		sprintf(ret, "");
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	4a06      	ldr	r2, [pc, #24]	; (800431c <show_mode_pid_state+0x3c>)
 8004304:	6810      	ldr	r0, [r2, #0]
 8004306:	6018      	str	r0, [r3, #0]
}
 8004308:	bf00      	nop
 800430a:	370c      	adds	r7, #12
 800430c:	46bd      	mov	sp, r7
 800430e:	bc80      	pop	{r7}
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	20000c6d 	.word	0x20000c6d
 8004318:	080083d4 	.word	0x080083d4
 800431c:	080083d8 	.word	0x080083d8

08004320 <inc_mode_pid_value>:
void inc_mode_pid_value(void){
 8004320:	b480      	push	{r7}
 8004322:	af00      	add	r7, sp, #0
	rope_tention_target += 100; 
 8004324:	4b0c      	ldr	r3, [pc, #48]	; (8004358 <inc_mode_pid_value+0x38>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	3364      	adds	r3, #100	; 0x64
 800432a:	4a0b      	ldr	r2, [pc, #44]	; (8004358 <inc_mode_pid_value+0x38>)
 800432c:	6013      	str	r3, [r2, #0]
	if(rope_tention_target >rope_tension_up_limit*100) { rope_tention_target = rope_tension_up_limit*100; } 
 800432e:	4b0b      	ldr	r3, [pc, #44]	; (800435c <inc_mode_pid_value+0x3c>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	2264      	movs	r2, #100	; 0x64
 8004334:	fb02 f203 	mul.w	r2, r2, r3
 8004338:	4b07      	ldr	r3, [pc, #28]	; (8004358 <inc_mode_pid_value+0x38>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	429a      	cmp	r2, r3
 800433e:	d206      	bcs.n	800434e <inc_mode_pid_value+0x2e>
 8004340:	4b06      	ldr	r3, [pc, #24]	; (800435c <inc_mode_pid_value+0x3c>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	2264      	movs	r2, #100	; 0x64
 8004346:	fb02 f303 	mul.w	r3, r2, r3
 800434a:	4a03      	ldr	r2, [pc, #12]	; (8004358 <inc_mode_pid_value+0x38>)
 800434c:	6013      	str	r3, [r2, #0]
}
 800434e:	bf00      	nop
 8004350:	46bd      	mov	sp, r7
 8004352:	bc80      	pop	{r7}
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	20000124 	.word	0x20000124
 800435c:	20000130 	.word	0x20000130

08004360 <dec_mode_pid_value>:
void dec_mode_pid_value(void){
 8004360:	b480      	push	{r7}
 8004362:	af00      	add	r7, sp, #0
	if( rope_tention_target > 100 ) rope_tention_target -= 100; 
 8004364:	4b0e      	ldr	r3, [pc, #56]	; (80043a0 <dec_mode_pid_value+0x40>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	2b64      	cmp	r3, #100	; 0x64
 800436a:	d904      	bls.n	8004376 <dec_mode_pid_value+0x16>
 800436c:	4b0c      	ldr	r3, [pc, #48]	; (80043a0 <dec_mode_pid_value+0x40>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	3b64      	subs	r3, #100	; 0x64
 8004372:	4a0b      	ldr	r2, [pc, #44]	; (80043a0 <dec_mode_pid_value+0x40>)
 8004374:	6013      	str	r3, [r2, #0]
	if(rope_tention_target < rope_tension_bottom_limit*100) { rope_tention_target = rope_tension_bottom_limit*100; }
 8004376:	4b0b      	ldr	r3, [pc, #44]	; (80043a4 <dec_mode_pid_value+0x44>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	2264      	movs	r2, #100	; 0x64
 800437c:	fb02 f203 	mul.w	r2, r2, r3
 8004380:	4b07      	ldr	r3, [pc, #28]	; (80043a0 <dec_mode_pid_value+0x40>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	429a      	cmp	r2, r3
 8004386:	d906      	bls.n	8004396 <dec_mode_pid_value+0x36>
 8004388:	4b06      	ldr	r3, [pc, #24]	; (80043a4 <dec_mode_pid_value+0x44>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	2264      	movs	r2, #100	; 0x64
 800438e:	fb02 f303 	mul.w	r3, r2, r3
 8004392:	4a03      	ldr	r2, [pc, #12]	; (80043a0 <dec_mode_pid_value+0x40>)
 8004394:	6013      	str	r3, [r2, #0]
}
 8004396:	bf00      	nop
 8004398:	46bd      	mov	sp, r7
 800439a:	bc80      	pop	{r7}
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	20000124 	.word	0x20000124
 80043a4:	20000128 	.word	0x20000128

080043a8 <show_mode_pid_value>:
void show_mode_pid_value(char * ret){
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%3d", (int)(rope_tention_target/100));
 80043b0:	4b07      	ldr	r3, [pc, #28]	; (80043d0 <show_mode_pid_value+0x28>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a07      	ldr	r2, [pc, #28]	; (80043d4 <show_mode_pid_value+0x2c>)
 80043b6:	fba2 2303 	umull	r2, r3, r2, r3
 80043ba:	095b      	lsrs	r3, r3, #5
 80043bc:	461a      	mov	r2, r3
 80043be:	4906      	ldr	r1, [pc, #24]	; (80043d8 <show_mode_pid_value+0x30>)
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f003 fbb9 	bl	8007b38 <siprintf>
}
 80043c6:	bf00      	nop
 80043c8:	3708      	adds	r7, #8
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	bf00      	nop
 80043d0:	20000124 	.word	0x20000124
 80043d4:	51eb851f 	.word	0x51eb851f
 80043d8:	08008438 	.word	0x08008438

080043dc <switch_mode_puls_state>:

void switch_mode_puls_state(void){
 80043dc:	b580      	push	{r7, lr}
 80043de:	af00      	add	r7, sp, #0
		if(CURRENT_REG_MODE == PULS_REG){
 80043e0:	4b07      	ldr	r3, [pc, #28]	; (8004400 <switch_mode_puls_state+0x24>)
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	2b03      	cmp	r3, #3
 80043e8:	d102      	bne.n	80043f0 <switch_mode_puls_state+0x14>
			switch_mode_not_reg_state();
 80043ea:	f7ff fe0f 	bl	800400c <switch_mode_not_reg_state>
		}else{
			CURRENT_REG_MODE = PULS_REG;
			K_PWM_tension = 10;
		}
}
 80043ee:	e005      	b.n	80043fc <switch_mode_puls_state+0x20>
			CURRENT_REG_MODE = PULS_REG;
 80043f0:	4b03      	ldr	r3, [pc, #12]	; (8004400 <switch_mode_puls_state+0x24>)
 80043f2:	2203      	movs	r2, #3
 80043f4:	701a      	strb	r2, [r3, #0]
			K_PWM_tension = 10;
 80043f6:	4b03      	ldr	r3, [pc, #12]	; (8004404 <switch_mode_puls_state+0x28>)
 80043f8:	220a      	movs	r2, #10
 80043fa:	801a      	strh	r2, [r3, #0]
}
 80043fc:	bf00      	nop
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	20000c6d 	.word	0x20000c6d
 8004404:	20000138 	.word	0x20000138

08004408 <show_mode_puls_state>:
void show_mode_puls_state(char * ret){
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
	if(CURRENT_REG_MODE == PULS_REG){
 8004410:	4b0a      	ldr	r3, [pc, #40]	; (800443c <show_mode_puls_state+0x34>)
 8004412:	781b      	ldrb	r3, [r3, #0]
 8004414:	b2db      	uxtb	r3, r3
 8004416:	2b03      	cmp	r3, #3
 8004418:	d106      	bne.n	8004428 <show_mode_puls_state+0x20>
		sprintf(ret, "");
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4a08      	ldr	r2, [pc, #32]	; (8004440 <show_mode_puls_state+0x38>)
 800441e:	8811      	ldrh	r1, [r2, #0]
 8004420:	7892      	ldrb	r2, [r2, #2]
 8004422:	8019      	strh	r1, [r3, #0]
 8004424:	709a      	strb	r2, [r3, #2]
	}else{
		sprintf(ret, "");
	}
}
 8004426:	e003      	b.n	8004430 <show_mode_puls_state+0x28>
		sprintf(ret, "");
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	4a06      	ldr	r2, [pc, #24]	; (8004444 <show_mode_puls_state+0x3c>)
 800442c:	6810      	ldr	r0, [r2, #0]
 800442e:	6018      	str	r0, [r3, #0]
}
 8004430:	bf00      	nop
 8004432:	370c      	adds	r7, #12
 8004434:	46bd      	mov	sp, r7
 8004436:	bc80      	pop	{r7}
 8004438:	4770      	bx	lr
 800443a:	bf00      	nop
 800443c:	20000c6d 	.word	0x20000c6d
 8004440:	080083d4 	.word	0x080083d4
 8004444:	080083d8 	.word	0x080083d8

08004448 <inc_mode_puls_from_value>:

void inc_mode_puls_from_value(void){
 8004448:	b480      	push	{r7}
 800444a:	af00      	add	r7, sp, #0
	mode_puls_struct.mode_puls_from_value.current++;
 800444c:	4b09      	ldr	r3, [pc, #36]	; (8004474 <inc_mode_puls_from_value+0x2c>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	3301      	adds	r3, #1
 8004452:	4a08      	ldr	r2, [pc, #32]	; (8004474 <inc_mode_puls_from_value+0x2c>)
 8004454:	6013      	str	r3, [r2, #0]
	if(mode_puls_struct.mode_puls_from_value.current >= mode_puls_struct.mode_puls_to_value.current) 
 8004456:	4b07      	ldr	r3, [pc, #28]	; (8004474 <inc_mode_puls_from_value+0x2c>)
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	4b06      	ldr	r3, [pc, #24]	; (8004474 <inc_mode_puls_from_value+0x2c>)
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	429a      	cmp	r2, r3
 8004460:	d304      	bcc.n	800446c <inc_mode_puls_from_value+0x24>
		mode_puls_struct.mode_puls_from_value.current = mode_puls_struct.mode_puls_to_value.current - 1;	
 8004462:	4b04      	ldr	r3, [pc, #16]	; (8004474 <inc_mode_puls_from_value+0x2c>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	3b01      	subs	r3, #1
 8004468:	4a02      	ldr	r2, [pc, #8]	; (8004474 <inc_mode_puls_from_value+0x2c>)
 800446a:	6013      	str	r3, [r2, #0]
}
 800446c:	bf00      	nop
 800446e:	46bd      	mov	sp, r7
 8004470:	bc80      	pop	{r7}
 8004472:	4770      	bx	lr
 8004474:	20003ba8 	.word	0x20003ba8

08004478 <dec_mode_puls_from_value>:
void dec_mode_puls_from_value(void){
 8004478:	b480      	push	{r7}
 800447a:	af00      	add	r7, sp, #0
	mode_puls_struct.mode_puls_from_value.current--;
 800447c:	4b09      	ldr	r3, [pc, #36]	; (80044a4 <dec_mode_puls_from_value+0x2c>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	3b01      	subs	r3, #1
 8004482:	4a08      	ldr	r2, [pc, #32]	; (80044a4 <dec_mode_puls_from_value+0x2c>)
 8004484:	6013      	str	r3, [r2, #0]
	if(mode_puls_struct.mode_puls_from_value.current <= rope_tension_bottom_limit) 
 8004486:	4b07      	ldr	r3, [pc, #28]	; (80044a4 <dec_mode_puls_from_value+0x2c>)
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	4b07      	ldr	r3, [pc, #28]	; (80044a8 <dec_mode_puls_from_value+0x30>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	429a      	cmp	r2, r3
 8004490:	d803      	bhi.n	800449a <dec_mode_puls_from_value+0x22>
		mode_puls_struct.mode_puls_from_value.current = rope_tension_bottom_limit;	
 8004492:	4b05      	ldr	r3, [pc, #20]	; (80044a8 <dec_mode_puls_from_value+0x30>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a03      	ldr	r2, [pc, #12]	; (80044a4 <dec_mode_puls_from_value+0x2c>)
 8004498:	6013      	str	r3, [r2, #0]
}
 800449a:	bf00      	nop
 800449c:	46bd      	mov	sp, r7
 800449e:	bc80      	pop	{r7}
 80044a0:	4770      	bx	lr
 80044a2:	bf00      	nop
 80044a4:	20003ba8 	.word	0x20003ba8
 80044a8:	20000128 	.word	0x20000128

080044ac <show_mode_puls_from_value>:
void show_mode_puls_from_value(char * ret){
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%3d", (int)(mode_puls_struct.mode_puls_from_value.current));
 80044b4:	4b05      	ldr	r3, [pc, #20]	; (80044cc <show_mode_puls_from_value+0x20>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	461a      	mov	r2, r3
 80044ba:	4905      	ldr	r1, [pc, #20]	; (80044d0 <show_mode_puls_from_value+0x24>)
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f003 fb3b 	bl	8007b38 <siprintf>
}
 80044c2:	bf00      	nop
 80044c4:	3708      	adds	r7, #8
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}
 80044ca:	bf00      	nop
 80044cc:	20003ba8 	.word	0x20003ba8
 80044d0:	08008438 	.word	0x08008438

080044d4 <inc_mode_puls_to_value>:
void inc_mode_puls_to_value(void){
 80044d4:	b480      	push	{r7}
 80044d6:	af00      	add	r7, sp, #0
	mode_puls_struct.mode_puls_to_value.current++;
 80044d8:	4b09      	ldr	r3, [pc, #36]	; (8004500 <inc_mode_puls_to_value+0x2c>)
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	3301      	adds	r3, #1
 80044de:	4a08      	ldr	r2, [pc, #32]	; (8004500 <inc_mode_puls_to_value+0x2c>)
 80044e0:	6093      	str	r3, [r2, #8]
	if(mode_puls_struct.mode_puls_to_value.current >= rope_tension_up_limit) 
 80044e2:	4b07      	ldr	r3, [pc, #28]	; (8004500 <inc_mode_puls_to_value+0x2c>)
 80044e4:	689a      	ldr	r2, [r3, #8]
 80044e6:	4b07      	ldr	r3, [pc, #28]	; (8004504 <inc_mode_puls_to_value+0x30>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d303      	bcc.n	80044f6 <inc_mode_puls_to_value+0x22>
		mode_puls_struct.mode_puls_to_value.current = rope_tension_up_limit;	
 80044ee:	4b05      	ldr	r3, [pc, #20]	; (8004504 <inc_mode_puls_to_value+0x30>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a03      	ldr	r2, [pc, #12]	; (8004500 <inc_mode_puls_to_value+0x2c>)
 80044f4:	6093      	str	r3, [r2, #8]
}
 80044f6:	bf00      	nop
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bc80      	pop	{r7}
 80044fc:	4770      	bx	lr
 80044fe:	bf00      	nop
 8004500:	20003ba8 	.word	0x20003ba8
 8004504:	20000130 	.word	0x20000130

08004508 <dec_mode_puls_to_value>:
void dec_mode_puls_to_value(void){
 8004508:	b480      	push	{r7}
 800450a:	af00      	add	r7, sp, #0
	mode_puls_struct.mode_puls_to_value.current--;
 800450c:	4b09      	ldr	r3, [pc, #36]	; (8004534 <dec_mode_puls_to_value+0x2c>)
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	3b01      	subs	r3, #1
 8004512:	4a08      	ldr	r2, [pc, #32]	; (8004534 <dec_mode_puls_to_value+0x2c>)
 8004514:	6093      	str	r3, [r2, #8]
	if(mode_puls_struct.mode_puls_to_value.current <= mode_puls_struct.mode_puls_from_value.current) 
 8004516:	4b07      	ldr	r3, [pc, #28]	; (8004534 <dec_mode_puls_to_value+0x2c>)
 8004518:	689a      	ldr	r2, [r3, #8]
 800451a:	4b06      	ldr	r3, [pc, #24]	; (8004534 <dec_mode_puls_to_value+0x2c>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	429a      	cmp	r2, r3
 8004520:	d804      	bhi.n	800452c <dec_mode_puls_to_value+0x24>
		mode_puls_struct.mode_puls_to_value.current = mode_puls_struct.mode_puls_from_value.current+1;	
 8004522:	4b04      	ldr	r3, [pc, #16]	; (8004534 <dec_mode_puls_to_value+0x2c>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	3301      	adds	r3, #1
 8004528:	4a02      	ldr	r2, [pc, #8]	; (8004534 <dec_mode_puls_to_value+0x2c>)
 800452a:	6093      	str	r3, [r2, #8]
}
 800452c:	bf00      	nop
 800452e:	46bd      	mov	sp, r7
 8004530:	bc80      	pop	{r7}
 8004532:	4770      	bx	lr
 8004534:	20003ba8 	.word	0x20003ba8

08004538 <show_mode_puls_to_value>:
void show_mode_puls_to_value(char * ret){
 8004538:	b580      	push	{r7, lr}
 800453a:	b082      	sub	sp, #8
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%3d", (int)(mode_puls_struct.mode_puls_to_value.current));
 8004540:	4b05      	ldr	r3, [pc, #20]	; (8004558 <show_mode_puls_to_value+0x20>)
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	461a      	mov	r2, r3
 8004546:	4905      	ldr	r1, [pc, #20]	; (800455c <show_mode_puls_to_value+0x24>)
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f003 faf5 	bl	8007b38 <siprintf>
}
 800454e:	bf00      	nop
 8004550:	3708      	adds	r7, #8
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	20003ba8 	.word	0x20003ba8
 800455c:	08008438 	.word	0x08008438

08004560 <inc_mode_puls_period_value>:
void inc_mode_puls_period_value(void){
 8004560:	b480      	push	{r7}
 8004562:	af00      	add	r7, sp, #0
	mode_puls_struct.mode_puls_period_value.current++;
 8004564:	4b08      	ldr	r3, [pc, #32]	; (8004588 <inc_mode_puls_period_value+0x28>)
 8004566:	691b      	ldr	r3, [r3, #16]
 8004568:	3301      	adds	r3, #1
 800456a:	4a07      	ldr	r2, [pc, #28]	; (8004588 <inc_mode_puls_period_value+0x28>)
 800456c:	6113      	str	r3, [r2, #16]
	if (mode_puls_struct.mode_puls_period_value.current > 300)
 800456e:	4b06      	ldr	r3, [pc, #24]	; (8004588 <inc_mode_puls_period_value+0x28>)
 8004570:	691b      	ldr	r3, [r3, #16]
 8004572:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8004576:	d903      	bls.n	8004580 <inc_mode_puls_period_value+0x20>
		mode_puls_struct.mode_puls_period_value.current = 300;
 8004578:	4b03      	ldr	r3, [pc, #12]	; (8004588 <inc_mode_puls_period_value+0x28>)
 800457a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800457e:	611a      	str	r2, [r3, #16]
}
 8004580:	bf00      	nop
 8004582:	46bd      	mov	sp, r7
 8004584:	bc80      	pop	{r7}
 8004586:	4770      	bx	lr
 8004588:	20003ba8 	.word	0x20003ba8

0800458c <dec_mode_puls_period_value>:
void dec_mode_puls_period_value(void){
 800458c:	b480      	push	{r7}
 800458e:	af00      	add	r7, sp, #0
	mode_puls_struct.mode_puls_period_value.current--;
 8004590:	4b07      	ldr	r3, [pc, #28]	; (80045b0 <dec_mode_puls_period_value+0x24>)
 8004592:	691b      	ldr	r3, [r3, #16]
 8004594:	3b01      	subs	r3, #1
 8004596:	4a06      	ldr	r2, [pc, #24]	; (80045b0 <dec_mode_puls_period_value+0x24>)
 8004598:	6113      	str	r3, [r2, #16]
	if (mode_puls_struct.mode_puls_period_value.current<=1)
 800459a:	4b05      	ldr	r3, [pc, #20]	; (80045b0 <dec_mode_puls_period_value+0x24>)
 800459c:	691b      	ldr	r3, [r3, #16]
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d802      	bhi.n	80045a8 <dec_mode_puls_period_value+0x1c>
		mode_puls_struct.mode_puls_period_value.current = 1;
 80045a2:	4b03      	ldr	r3, [pc, #12]	; (80045b0 <dec_mode_puls_period_value+0x24>)
 80045a4:	2201      	movs	r2, #1
 80045a6:	611a      	str	r2, [r3, #16]
}
 80045a8:	bf00      	nop
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bc80      	pop	{r7}
 80045ae:	4770      	bx	lr
 80045b0:	20003ba8 	.word	0x20003ba8

080045b4 <show_mode_puls_period_value>:
void show_mode_puls_period_value(char * ret){
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b082      	sub	sp, #8
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%3d", (int)(mode_puls_struct.mode_puls_period_value.current));
 80045bc:	4b05      	ldr	r3, [pc, #20]	; (80045d4 <show_mode_puls_period_value+0x20>)
 80045be:	691b      	ldr	r3, [r3, #16]
 80045c0:	461a      	mov	r2, r3
 80045c2:	4905      	ldr	r1, [pc, #20]	; (80045d8 <show_mode_puls_period_value+0x24>)
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	f003 fab7 	bl	8007b38 <siprintf>
}
 80045ca:	bf00      	nop
 80045cc:	3708      	adds	r7, #8
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	20003ba8 	.word	0x20003ba8
 80045d8:	0800843c 	.word	0x0800843c

080045dc <inc_freq>:

void inc_freq(void){
 80045dc:	b580      	push	{r7, lr}
 80045de:	af00      	add	r7, sp, #0
	PWM_Speed_Backup += 1; 
 80045e0:	4b0f      	ldr	r3, [pc, #60]	; (8004620 <inc_freq+0x44>)
 80045e2:	881b      	ldrh	r3, [r3, #0]
 80045e4:	b29b      	uxth	r3, r3
 80045e6:	3301      	adds	r3, #1
 80045e8:	b29a      	uxth	r2, r3
 80045ea:	4b0d      	ldr	r3, [pc, #52]	; (8004620 <inc_freq+0x44>)
 80045ec:	801a      	strh	r2, [r3, #0]
	if(PWM_Speed_Backup>MAX_ROTATION_SPEED) { PWM_Speed_Backup = MAX_ROTATION_SPEED; }
 80045ee:	4b0c      	ldr	r3, [pc, #48]	; (8004620 <inc_freq+0x44>)
 80045f0:	881b      	ldrh	r3, [r3, #0]
 80045f2:	b29b      	uxth	r3, r3
 80045f4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80045f8:	d903      	bls.n	8004602 <inc_freq+0x26>
 80045fa:	4b09      	ldr	r3, [pc, #36]	; (8004620 <inc_freq+0x44>)
 80045fc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004600:	801a      	strh	r2, [r3, #0]
	setFreqAtv12(PWM_Speed_Backup);
 8004602:	4b07      	ldr	r3, [pc, #28]	; (8004620 <inc_freq+0x44>)
 8004604:	881b      	ldrh	r3, [r3, #0]
 8004606:	b29b      	uxth	r3, r3
 8004608:	4618      	mov	r0, r3
 800460a:	f001 ff37 	bl	800647c <setFreqAtv12>
	if(PWM_Speed_state == 1) enableRotation();// ,      
 800460e:	4b05      	ldr	r3, [pc, #20]	; (8004624 <inc_freq+0x48>)
 8004610:	781b      	ldrb	r3, [r3, #0]
 8004612:	b2db      	uxtb	r3, r3
 8004614:	2b01      	cmp	r3, #1
 8004616:	d101      	bne.n	800461c <inc_freq+0x40>
 8004618:	f002 fbca 	bl	8006db0 <enableRotation>
}
 800461c:	bf00      	nop
 800461e:	bd80      	pop	{r7, pc}
 8004620:	20000cf4 	.word	0x20000cf4
 8004624:	20000cf0 	.word	0x20000cf0

08004628 <dec_freq>:
void dec_freq(void){
 8004628:	b580      	push	{r7, lr}
 800462a:	af00      	add	r7, sp, #0
	PWM_Speed_Backup -= 1;  if(PWM_Speed_Backup<1) { PWM_Speed_Backup = 1; }
 800462c:	4b0e      	ldr	r3, [pc, #56]	; (8004668 <dec_freq+0x40>)
 800462e:	881b      	ldrh	r3, [r3, #0]
 8004630:	b29b      	uxth	r3, r3
 8004632:	3b01      	subs	r3, #1
 8004634:	b29a      	uxth	r2, r3
 8004636:	4b0c      	ldr	r3, [pc, #48]	; (8004668 <dec_freq+0x40>)
 8004638:	801a      	strh	r2, [r3, #0]
 800463a:	4b0b      	ldr	r3, [pc, #44]	; (8004668 <dec_freq+0x40>)
 800463c:	881b      	ldrh	r3, [r3, #0]
 800463e:	b29b      	uxth	r3, r3
 8004640:	2b00      	cmp	r3, #0
 8004642:	d102      	bne.n	800464a <dec_freq+0x22>
 8004644:	4b08      	ldr	r3, [pc, #32]	; (8004668 <dec_freq+0x40>)
 8004646:	2201      	movs	r2, #1
 8004648:	801a      	strh	r2, [r3, #0]
	setFreqAtv12(PWM_Speed_Backup);
 800464a:	4b07      	ldr	r3, [pc, #28]	; (8004668 <dec_freq+0x40>)
 800464c:	881b      	ldrh	r3, [r3, #0]
 800464e:	b29b      	uxth	r3, r3
 8004650:	4618      	mov	r0, r3
 8004652:	f001 ff13 	bl	800647c <setFreqAtv12>
	if(PWM_Speed_state == 1) enableRotation();// ,      
 8004656:	4b05      	ldr	r3, [pc, #20]	; (800466c <dec_freq+0x44>)
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	b2db      	uxtb	r3, r3
 800465c:	2b01      	cmp	r3, #1
 800465e:	d101      	bne.n	8004664 <dec_freq+0x3c>
 8004660:	f002 fba6 	bl	8006db0 <enableRotation>
}
 8004664:	bf00      	nop
 8004666:	bd80      	pop	{r7, pc}
 8004668:	20000cf4 	.word	0x20000cf4
 800466c:	20000cf0 	.word	0x20000cf0

08004670 <show_freq>:
void show_freq(char * ret){
 8004670:	b580      	push	{r7, lr}
 8004672:	b082      	sub	sp, #8
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%2d.%1d", PWM_Speed_Backup/10, PWM_Speed_Backup%10);
 8004678:	4b0f      	ldr	r3, [pc, #60]	; (80046b8 <show_freq+0x48>)
 800467a:	881b      	ldrh	r3, [r3, #0]
 800467c:	b29b      	uxth	r3, r3
 800467e:	4a0f      	ldr	r2, [pc, #60]	; (80046bc <show_freq+0x4c>)
 8004680:	fba2 2303 	umull	r2, r3, r2, r3
 8004684:	08db      	lsrs	r3, r3, #3
 8004686:	b29b      	uxth	r3, r3
 8004688:	4618      	mov	r0, r3
 800468a:	4b0b      	ldr	r3, [pc, #44]	; (80046b8 <show_freq+0x48>)
 800468c:	881b      	ldrh	r3, [r3, #0]
 800468e:	b29a      	uxth	r2, r3
 8004690:	4b0a      	ldr	r3, [pc, #40]	; (80046bc <show_freq+0x4c>)
 8004692:	fba3 1302 	umull	r1, r3, r3, r2
 8004696:	08d9      	lsrs	r1, r3, #3
 8004698:	460b      	mov	r3, r1
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	440b      	add	r3, r1
 800469e:	005b      	lsls	r3, r3, #1
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	4602      	mov	r2, r0
 80046a6:	4906      	ldr	r1, [pc, #24]	; (80046c0 <show_freq+0x50>)
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f003 fa45 	bl	8007b38 <siprintf>
}
 80046ae:	bf00      	nop
 80046b0:	3708      	adds	r7, #8
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	20000cf4 	.word	0x20000cf4
 80046bc:	cccccccd 	.word	0xcccccccd
 80046c0:	08008444 	.word	0x08008444

080046c4 <inc_rope_tension_bottom_limit>:



void inc_rope_tension_bottom_limit(void){
 80046c4:	b480      	push	{r7}
 80046c6:	af00      	add	r7, sp, #0
	rope_tension_bottom_limit+=1;
 80046c8:	4b0a      	ldr	r3, [pc, #40]	; (80046f4 <inc_rope_tension_bottom_limit+0x30>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	3301      	adds	r3, #1
 80046ce:	4a09      	ldr	r2, [pc, #36]	; (80046f4 <inc_rope_tension_bottom_limit+0x30>)
 80046d0:	6013      	str	r3, [r2, #0]
	rope_tension_bottom_limit = rope_tension_bottom_limit>rope_tension_up_limit?rope_tension_up_limit:rope_tension_bottom_limit;
 80046d2:	4b08      	ldr	r3, [pc, #32]	; (80046f4 <inc_rope_tension_bottom_limit+0x30>)
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	4b08      	ldr	r3, [pc, #32]	; (80046f8 <inc_rope_tension_bottom_limit+0x34>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d902      	bls.n	80046e4 <inc_rope_tension_bottom_limit+0x20>
 80046de:	4b06      	ldr	r3, [pc, #24]	; (80046f8 <inc_rope_tension_bottom_limit+0x34>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	e001      	b.n	80046e8 <inc_rope_tension_bottom_limit+0x24>
 80046e4:	4b03      	ldr	r3, [pc, #12]	; (80046f4 <inc_rope_tension_bottom_limit+0x30>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a02      	ldr	r2, [pc, #8]	; (80046f4 <inc_rope_tension_bottom_limit+0x30>)
 80046ea:	6013      	str	r3, [r2, #0]
} 
 80046ec:	bf00      	nop
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bc80      	pop	{r7}
 80046f2:	4770      	bx	lr
 80046f4:	20000128 	.word	0x20000128
 80046f8:	20000130 	.word	0x20000130

080046fc <dec_rope_tension_bottom_limit>:
void dec_rope_tension_bottom_limit(void){
 80046fc:	b480      	push	{r7}
 80046fe:	af00      	add	r7, sp, #0
	if(rope_tension_bottom_limit > 1 ) rope_tension_bottom_limit-=1;
 8004700:	4b0b      	ldr	r3, [pc, #44]	; (8004730 <dec_rope_tension_bottom_limit+0x34>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	2b01      	cmp	r3, #1
 8004706:	d904      	bls.n	8004712 <dec_rope_tension_bottom_limit+0x16>
 8004708:	4b09      	ldr	r3, [pc, #36]	; (8004730 <dec_rope_tension_bottom_limit+0x34>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	3b01      	subs	r3, #1
 800470e:	4a08      	ldr	r2, [pc, #32]	; (8004730 <dec_rope_tension_bottom_limit+0x34>)
 8004710:	6013      	str	r3, [r2, #0]
	rope_tension_bottom_limit = rope_tension_bottom_limit<5?5:rope_tension_bottom_limit;
 8004712:	4b07      	ldr	r3, [pc, #28]	; (8004730 <dec_rope_tension_bottom_limit+0x34>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2b04      	cmp	r3, #4
 8004718:	d902      	bls.n	8004720 <dec_rope_tension_bottom_limit+0x24>
 800471a:	4b05      	ldr	r3, [pc, #20]	; (8004730 <dec_rope_tension_bottom_limit+0x34>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	e000      	b.n	8004722 <dec_rope_tension_bottom_limit+0x26>
 8004720:	2305      	movs	r3, #5
 8004722:	4a03      	ldr	r2, [pc, #12]	; (8004730 <dec_rope_tension_bottom_limit+0x34>)
 8004724:	6013      	str	r3, [r2, #0]
}
 8004726:	bf00      	nop
 8004728:	46bd      	mov	sp, r7
 800472a:	bc80      	pop	{r7}
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	20000128 	.word	0x20000128

08004734 <show_rope_tension_bottom_limit>:

void show_rope_tension_bottom_limit(char * ret){
 8004734:	b580      	push	{r7, lr}
 8004736:	b082      	sub	sp, #8
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%3d", (int)(rope_tension_bottom_limit/1));
 800473c:	4b05      	ldr	r3, [pc, #20]	; (8004754 <show_rope_tension_bottom_limit+0x20>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	461a      	mov	r2, r3
 8004742:	4905      	ldr	r1, [pc, #20]	; (8004758 <show_rope_tension_bottom_limit+0x24>)
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	f003 f9f7 	bl	8007b38 <siprintf>
}	
 800474a:	bf00      	nop
 800474c:	3708      	adds	r7, #8
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	20000128 	.word	0x20000128
 8004758:	08008438 	.word	0x08008438

0800475c <inc_rope_tension_up_limit>:

void inc_rope_tension_up_limit(void){
 800475c:	b480      	push	{r7}
 800475e:	af00      	add	r7, sp, #0
	rope_tension_up_limit+=1;
 8004760:	4b0a      	ldr	r3, [pc, #40]	; (800478c <inc_rope_tension_up_limit+0x30>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	3301      	adds	r3, #1
 8004766:	4a09      	ldr	r2, [pc, #36]	; (800478c <inc_rope_tension_up_limit+0x30>)
 8004768:	6013      	str	r3, [r2, #0]
	rope_tension_up_limit = rope_tension_up_limit>300?300:rope_tension_up_limit;
 800476a:	4b08      	ldr	r3, [pc, #32]	; (800478c <inc_rope_tension_up_limit+0x30>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8004772:	d802      	bhi.n	800477a <inc_rope_tension_up_limit+0x1e>
 8004774:	4b05      	ldr	r3, [pc, #20]	; (800478c <inc_rope_tension_up_limit+0x30>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	e001      	b.n	800477e <inc_rope_tension_up_limit+0x22>
 800477a:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800477e:	4a03      	ldr	r2, [pc, #12]	; (800478c <inc_rope_tension_up_limit+0x30>)
 8004780:	6013      	str	r3, [r2, #0]
} 
 8004782:	bf00      	nop
 8004784:	46bd      	mov	sp, r7
 8004786:	bc80      	pop	{r7}
 8004788:	4770      	bx	lr
 800478a:	bf00      	nop
 800478c:	20000130 	.word	0x20000130

08004790 <dec_rope_tension_up_limit>:
void dec_rope_tension_up_limit(void){
 8004790:	b480      	push	{r7}
 8004792:	af00      	add	r7, sp, #0
	if(rope_tension_up_limit>1) rope_tension_up_limit-=1;
 8004794:	4b0c      	ldr	r3, [pc, #48]	; (80047c8 <dec_rope_tension_up_limit+0x38>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	2b01      	cmp	r3, #1
 800479a:	d904      	bls.n	80047a6 <dec_rope_tension_up_limit+0x16>
 800479c:	4b0a      	ldr	r3, [pc, #40]	; (80047c8 <dec_rope_tension_up_limit+0x38>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	3b01      	subs	r3, #1
 80047a2:	4a09      	ldr	r2, [pc, #36]	; (80047c8 <dec_rope_tension_up_limit+0x38>)
 80047a4:	6013      	str	r3, [r2, #0]
	rope_tension_up_limit = rope_tension_up_limit<rope_tension_bottom_limit ? rope_tension_bottom_limit : rope_tension_up_limit;
 80047a6:	4b08      	ldr	r3, [pc, #32]	; (80047c8 <dec_rope_tension_up_limit+0x38>)
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	4b08      	ldr	r3, [pc, #32]	; (80047cc <dec_rope_tension_up_limit+0x3c>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d202      	bcs.n	80047b8 <dec_rope_tension_up_limit+0x28>
 80047b2:	4b06      	ldr	r3, [pc, #24]	; (80047cc <dec_rope_tension_up_limit+0x3c>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	e001      	b.n	80047bc <dec_rope_tension_up_limit+0x2c>
 80047b8:	4b03      	ldr	r3, [pc, #12]	; (80047c8 <dec_rope_tension_up_limit+0x38>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a02      	ldr	r2, [pc, #8]	; (80047c8 <dec_rope_tension_up_limit+0x38>)
 80047be:	6013      	str	r3, [r2, #0]
}
 80047c0:	bf00      	nop
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bc80      	pop	{r7}
 80047c6:	4770      	bx	lr
 80047c8:	20000130 	.word	0x20000130
 80047cc:	20000128 	.word	0x20000128

080047d0 <show_rope_tension_up_limit>:

void show_rope_tension_up_limit(char * ret){
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%3d", (int)(rope_tension_up_limit/1));
 80047d8:	4b05      	ldr	r3, [pc, #20]	; (80047f0 <show_rope_tension_up_limit+0x20>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	461a      	mov	r2, r3
 80047de:	4905      	ldr	r1, [pc, #20]	; (80047f4 <show_rope_tension_up_limit+0x24>)
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	f003 f9a9 	bl	8007b38 <siprintf>
}	
 80047e6:	bf00      	nop
 80047e8:	3708      	adds	r7, #8
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	20000130 	.word	0x20000130
 80047f4:	08008438 	.word	0x08008438

080047f8 <show_up_limit_brackets>:
void show_up_limit_brackets(char * ret){
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b082      	sub	sp, #8
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
	sprintf(ret, "[%3d]", (int)(rope_tension_up_limit/1));
 8004800:	4b05      	ldr	r3, [pc, #20]	; (8004818 <show_up_limit_brackets+0x20>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	461a      	mov	r2, r3
 8004806:	4905      	ldr	r1, [pc, #20]	; (800481c <show_up_limit_brackets+0x24>)
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f003 f995 	bl	8007b38 <siprintf>
}
 800480e:	bf00      	nop
 8004810:	3708      	adds	r7, #8
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	20000130 	.word	0x20000130
 800481c:	0800844c 	.word	0x0800844c

08004820 <blueButtonClickHandler>:


/*   <----KEY CALLBACKS---->   */

void blueButtonClickHandler(void){
 8004820:	b580      	push	{r7, lr}
 8004822:	af00      	add	r7, sp, #0
	screenSM(SCR_COMM_up);
 8004824:	2000      	movs	r0, #0
 8004826:	f001 fac7 	bl	8005db8 <screenSM>
}
 800482a:	bf00      	nop
 800482c:	bd80      	pop	{r7, pc}

0800482e <yellowButtonClickHandler>:

void yellowButtonClickHandler(void){
 800482e:	b580      	push	{r7, lr}
 8004830:	af00      	add	r7, sp, #0
	screenSM(SCR_COMM_down);
 8004832:	2001      	movs	r0, #1
 8004834:	f001 fac0 	bl	8005db8 <screenSM>
}
 8004838:	bf00      	nop
 800483a:	bd80      	pop	{r7, pc}

0800483c <redButtonClickHandler>:



void redButtonClickHandler(void){
 800483c:	b580      	push	{r7, lr}
 800483e:	af00      	add	r7, sp, #0
	if(Now_Alarm){
 8004840:	4b10      	ldr	r3, [pc, #64]	; (8004884 <redButtonClickHandler+0x48>)
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	b2db      	uxtb	r3, r3
 8004846:	2b00      	cmp	r3, #0
 8004848:	d003      	beq.n	8004852 <redButtonClickHandler+0x16>
		Now_Alarm = 0;
 800484a:	4b0e      	ldr	r3, [pc, #56]	; (8004884 <redButtonClickHandler+0x48>)
 800484c:	2200      	movs	r2, #0
 800484e:	701a      	strb	r2, [r3, #0]
		return;
 8004850:	e016      	b.n	8004880 <redButtonClickHandler+0x44>
	}
	if((!PWM_Speed_state)&&(!PWM_Tension_state)) {
 8004852:	4b0d      	ldr	r3, [pc, #52]	; (8004888 <redButtonClickHandler+0x4c>)
 8004854:	781b      	ldrb	r3, [r3, #0]
 8004856:	b2db      	uxtb	r3, r3
 8004858:	2b00      	cmp	r3, #0
 800485a:	d10d      	bne.n	8004878 <redButtonClickHandler+0x3c>
 800485c:	4b0b      	ldr	r3, [pc, #44]	; (800488c <redButtonClickHandler+0x50>)
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	b2db      	uxtb	r3, r3
 8004862:	2b00      	cmp	r3, #0
 8004864:	d108      	bne.n	8004878 <redButtonClickHandler+0x3c>
		enableRotation();
 8004866:	f002 faa3 	bl	8006db0 <enableRotation>
		motor_foult_counter = MOTOR_FOULT_COUNTER_START_VALUE_START;
 800486a:	4b09      	ldr	r3, [pc, #36]	; (8004890 <redButtonClickHandler+0x54>)
 800486c:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8004870:	601a      	str	r2, [r3, #0]
		runAtv12();
 8004872:	f001 fe6f 	bl	8006554 <runAtv12>
 8004876:	e003      	b.n	8004880 <redButtonClickHandler+0x44>
	}else{
		disableRotation();
 8004878:	f002 fabe 	bl	8006df8 <disableRotation>
		stopAtv12();
 800487c:	f001 fe3a 	bl	80064f4 <stopAtv12>
	}
}
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	20000c7d 	.word	0x20000c7d
 8004888:	20000cf0 	.word	0x20000cf0
 800488c:	20000cf1 	.word	0x20000cf1
 8004890:	20000c94 	.word	0x20000c94

08004894 <greenButtonClickHandler>:
void greenButtonClickHandler(void){
 8004894:	b580      	push	{r7, lr}
 8004896:	af00      	add	r7, sp, #0
	screenSM(SCR_COMM_select);
 8004898:	2002      	movs	r0, #2
 800489a:	f001 fa8d 	bl	8005db8 <screenSM>
}
 800489e:	bf00      	nop
 80048a0:	bd80      	pop	{r7, pc}

080048a2 <blueButtonPressHandler>:

void blueButtonPressHandler(void){
 80048a2:	b580      	push	{r7, lr}
 80048a4:	af00      	add	r7, sp, #0
	screenSM(SCR_COMM_up);
 80048a6:	2000      	movs	r0, #0
 80048a8:	f001 fa86 	bl	8005db8 <screenSM>
}
 80048ac:	bf00      	nop
 80048ae:	bd80      	pop	{r7, pc}

080048b0 <yellowButtonPressHandler>:

void yellowButtonPressHandler(void){
 80048b0:	b580      	push	{r7, lr}
 80048b2:	af00      	add	r7, sp, #0
	screenSM(SCR_COMM_down);
 80048b4:	2001      	movs	r0, #1
 80048b6:	f001 fa7f 	bl	8005db8 <screenSM>
}
 80048ba:	bf00      	nop
 80048bc:	bd80      	pop	{r7, pc}

080048be <redButtonPressHandler>:

void redButtonPressHandler(void){
 80048be:	b580      	push	{r7, lr}
 80048c0:	af00      	add	r7, sp, #0
	redButtonClickHandler();
 80048c2:	f7ff ffbb 	bl	800483c <redButtonClickHandler>
}
 80048c6:	bf00      	nop
 80048c8:	bd80      	pop	{r7, pc}

080048ca <greenButtonPressHandler>:

void greenButtonPressHandler(void){
 80048ca:	b580      	push	{r7, lr}
 80048cc:	af00      	add	r7, sp, #0
	screenSM(SCR_COMM_select);
 80048ce:	2002      	movs	r0, #2
 80048d0:	f001 fa72 	bl	8005db8 <screenSM>
}
 80048d4:	bf00      	nop
 80048d6:	bd80      	pop	{r7, pc}

080048d8 <yellowBlueButtonClickHandler>:


void yellowBlueButtonClickHandler(void){
 80048d8:	b580      	push	{r7, lr}
 80048da:	af00      	add	r7, sp, #0
	if(!PWM_Tension_state) { 
 80048dc:	4b10      	ldr	r3, [pc, #64]	; (8004920 <yellowBlueButtonClickHandler+0x48>)
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d112      	bne.n	800490c <yellowBlueButtonClickHandler+0x34>
		switch_mode_not_reg_state();
 80048e6:	f7ff fb91 	bl	800400c <switch_mode_not_reg_state>
		PWM_tension = 4*200/K_PWM_tension; 
 80048ea:	4b0e      	ldr	r3, [pc, #56]	; (8004924 <yellowBlueButtonClickHandler+0x4c>)
 80048ec:	881b      	ldrh	r3, [r3, #0]
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	461a      	mov	r2, r3
 80048f2:	f44f 7348 	mov.w	r3, #800	; 0x320
 80048f6:	fb93 f3f2 	sdiv	r3, r3, r2
 80048fa:	b29a      	uxth	r2, r3
 80048fc:	4b0a      	ldr	r3, [pc, #40]	; (8004928 <yellowBlueButtonClickHandler+0x50>)
 80048fe:	801a      	strh	r2, [r3, #0]
		PWM_Tension_state = 1; 
 8004900:	4b07      	ldr	r3, [pc, #28]	; (8004920 <yellowBlueButtonClickHandler+0x48>)
 8004902:	2201      	movs	r2, #1
 8004904:	701a      	strb	r2, [r3, #0]
		FC_tension_Down(); 
 8004906:	f7fd f8cb 	bl	8001aa0 <FC_tension_Down>
	} else {
		PWM_tension = 0;  
		PWM_Tension_state = 0; 
		FC_tension_Hold(); 
	}
}
 800490a:	e007      	b.n	800491c <yellowBlueButtonClickHandler+0x44>
		PWM_tension = 0;  
 800490c:	4b06      	ldr	r3, [pc, #24]	; (8004928 <yellowBlueButtonClickHandler+0x50>)
 800490e:	2200      	movs	r2, #0
 8004910:	801a      	strh	r2, [r3, #0]
		PWM_Tension_state = 0; 
 8004912:	4b03      	ldr	r3, [pc, #12]	; (8004920 <yellowBlueButtonClickHandler+0x48>)
 8004914:	2200      	movs	r2, #0
 8004916:	701a      	strb	r2, [r3, #0]
		FC_tension_Hold(); 
 8004918:	f7fd f8d4 	bl	8001ac4 <FC_tension_Hold>
}
 800491c:	bf00      	nop
 800491e:	bd80      	pop	{r7, pc}
 8004920:	20000cf1 	.word	0x20000cf1
 8004924:	20000138 	.word	0x20000138
 8004928:	20000cf8 	.word	0x20000cf8

0800492c <redYellowButtonClickHandler>:

void redYellowButtonClickHandler(void){
 800492c:	b580      	push	{r7, lr}
 800492e:	af00      	add	r7, sp, #0
	if(!PWM_Tension_state) { 
 8004930:	4b12      	ldr	r3, [pc, #72]	; (800497c <redYellowButtonClickHandler+0x50>)
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	b2db      	uxtb	r3, r3
 8004936:	2b00      	cmp	r3, #0
 8004938:	d116      	bne.n	8004968 <redYellowButtonClickHandler+0x3c>
		if (Now_Alarm!=8){ 
 800493a:	4b11      	ldr	r3, [pc, #68]	; (8004980 <redYellowButtonClickHandler+0x54>)
 800493c:	781b      	ldrb	r3, [r3, #0]
 800493e:	b2db      	uxtb	r3, r3
 8004940:	2b08      	cmp	r3, #8
 8004942:	d019      	beq.n	8004978 <redYellowButtonClickHandler+0x4c>
			switch_mode_not_reg_state();
 8004944:	f7ff fb62 	bl	800400c <switch_mode_not_reg_state>
			PWM_tension = 200/K_PWM_tension; 
 8004948:	4b0e      	ldr	r3, [pc, #56]	; (8004984 <redYellowButtonClickHandler+0x58>)
 800494a:	881b      	ldrh	r3, [r3, #0]
 800494c:	b29b      	uxth	r3, r3
 800494e:	461a      	mov	r2, r3
 8004950:	23c8      	movs	r3, #200	; 0xc8
 8004952:	fb93 f3f2 	sdiv	r3, r3, r2
 8004956:	b29a      	uxth	r2, r3
 8004958:	4b0b      	ldr	r3, [pc, #44]	; (8004988 <redYellowButtonClickHandler+0x5c>)
 800495a:	801a      	strh	r2, [r3, #0]
			PWM_Tension_state = 1; 
 800495c:	4b07      	ldr	r3, [pc, #28]	; (800497c <redYellowButtonClickHandler+0x50>)
 800495e:	2201      	movs	r2, #1
 8004960:	701a      	strb	r2, [r3, #0]
			FC_tension_Up(); 
 8004962:	f7fd f88b 	bl	8001a7c <FC_tension_Up>
	}else{ 
		PWM_tension = 0;
		PWM_Tension_state = 0;
		FC_tension_Hold();
	}
}
 8004966:	e007      	b.n	8004978 <redYellowButtonClickHandler+0x4c>
		PWM_tension = 0;
 8004968:	4b07      	ldr	r3, [pc, #28]	; (8004988 <redYellowButtonClickHandler+0x5c>)
 800496a:	2200      	movs	r2, #0
 800496c:	801a      	strh	r2, [r3, #0]
		PWM_Tension_state = 0;
 800496e:	4b03      	ldr	r3, [pc, #12]	; (800497c <redYellowButtonClickHandler+0x50>)
 8004970:	2200      	movs	r2, #0
 8004972:	701a      	strb	r2, [r3, #0]
		FC_tension_Hold();
 8004974:	f7fd f8a6 	bl	8001ac4 <FC_tension_Hold>
}
 8004978:	bf00      	nop
 800497a:	bd80      	pop	{r7, pc}
 800497c:	20000cf1 	.word	0x20000cf1
 8004980:	20000c7d 	.word	0x20000c7d
 8004984:	20000138 	.word	0x20000138
 8004988:	20000cf8 	.word	0x20000cf8

0800498c <redBlueButtonClickHandler>:

void redBlueButtonClickHandler(void){ //    
 800498c:	b580      	push	{r7, lr}
 800498e:	af00      	add	r7, sp, #0
	switch_save_state();
 8004990:	f7ff fa4a 	bl	8003e28 <switch_save_state>
}
 8004994:	bf00      	nop
 8004996:	bd80      	pop	{r7, pc}

08004998 <threeButtonClickHandler>:

void threeButtonClickHandler(void){
 8004998:	b580      	push	{r7, lr}
 800499a:	af00      	add	r7, sp, #0
	switch_default_state();
 800499c:	f7ff fac2 	bl	8003f24 <switch_default_state>
}
 80049a0:	bf00      	nop
 80049a2:	bd80      	pop	{r7, pc}

080049a4 <menuInit>:
#include "screen.h"

void menuInit(void){
 80049a4:	b590      	push	{r4, r7, lr}
 80049a6:	b085      	sub	sp, #20
 80049a8:	af04      	add	r7, sp, #16
	static WINDOW_TYPE menu_window[20];
	static ITEM_TYPE item[50];
	static uint32_t item_index = 0;
	static uint32_t obj_index = 0;
	
		initWindow(W(MAIN), "", 0);
 80049aa:	2200      	movs	r2, #0
 80049ac:	49b1      	ldr	r1, [pc, #708]	; (8004c74 <menuInit+0x2d0>)
 80049ae:	48b2      	ldr	r0, [pc, #712]	; (8004c78 <menuInit+0x2d4>)
 80049b0:	f000 ff28 	bl	8005804 <initWindow>
		initWindow(W(DATA_MANAGE), " ", W(MAIN));
 80049b4:	4ab0      	ldr	r2, [pc, #704]	; (8004c78 <menuInit+0x2d4>)
 80049b6:	49b1      	ldr	r1, [pc, #708]	; (8004c7c <menuInit+0x2d8>)
 80049b8:	48b1      	ldr	r0, [pc, #708]	; (8004c80 <menuInit+0x2dc>)
 80049ba:	f000 ff23 	bl	8005804 <initWindow>
		initWindow(W(LIMITS), " ", W(MAIN));
 80049be:	4aae      	ldr	r2, [pc, #696]	; (8004c78 <menuInit+0x2d4>)
 80049c0:	49b0      	ldr	r1, [pc, #704]	; (8004c84 <menuInit+0x2e0>)
 80049c2:	48b1      	ldr	r0, [pc, #708]	; (8004c88 <menuInit+0x2e4>)
 80049c4:	f000 ff1e 	bl	8005804 <initWindow>
		initWindow(W(MODE), " ", W(MAIN));	
 80049c8:	4aab      	ldr	r2, [pc, #684]	; (8004c78 <menuInit+0x2d4>)
 80049ca:	49b0      	ldr	r1, [pc, #704]	; (8004c8c <menuInit+0x2e8>)
 80049cc:	48b0      	ldr	r0, [pc, #704]	; (8004c90 <menuInit+0x2ec>)
 80049ce:	f000 ff19 	bl	8005804 <initWindow>
			initWindow(W(PID_MODE), " ", W(MODE));
 80049d2:	4aaf      	ldr	r2, [pc, #700]	; (8004c90 <menuInit+0x2ec>)
 80049d4:	49af      	ldr	r1, [pc, #700]	; (8004c94 <menuInit+0x2f0>)
 80049d6:	48b0      	ldr	r0, [pc, #704]	; (8004c98 <menuInit+0x2f4>)
 80049d8:	f000 ff14 	bl	8005804 <initWindow>
			initWindow(W(PULS_MODE), " ", W(MODE));
 80049dc:	4aac      	ldr	r2, [pc, #688]	; (8004c90 <menuInit+0x2ec>)
 80049de:	49af      	ldr	r1, [pc, #700]	; (8004c9c <menuInit+0x2f8>)
 80049e0:	48af      	ldr	r0, [pc, #700]	; (8004ca0 <menuInit+0x2fc>)
 80049e2:	f000 ff0f 	bl	8005804 <initWindow>
			initWindow(W(LAZY_PID_MODE), "  ", W(MODE));
 80049e6:	4aaa      	ldr	r2, [pc, #680]	; (8004c90 <menuInit+0x2ec>)
 80049e8:	49ae      	ldr	r1, [pc, #696]	; (8004ca4 <menuInit+0x300>)
 80049ea:	48af      	ldr	r0, [pc, #700]	; (8004ca8 <menuInit+0x304>)
 80049ec:	f000 ff0a 	bl	8005804 <initWindow>


	initItemParameter(&(item[item_index++]), "**", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_status), 0, 0, unvisible_name);
 80049f0:	4bae      	ldr	r3, [pc, #696]	; (8004cac <menuInit+0x308>)
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	1c53      	adds	r3, r2, #1
 80049f6:	49ad      	ldr	r1, [pc, #692]	; (8004cac <menuInit+0x308>)
 80049f8:	600b      	str	r3, [r1, #0]
 80049fa:	4613      	mov	r3, r2
 80049fc:	00db      	lsls	r3, r3, #3
 80049fe:	4413      	add	r3, r2
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	4aab      	ldr	r2, [pc, #684]	; (8004cb0 <menuInit+0x30c>)
 8004a04:	189c      	adds	r4, r3, r2
 8004a06:	4bab      	ldr	r3, [pc, #684]	; (8004cb4 <menuInit+0x310>)
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	1c53      	adds	r3, r2, #1
 8004a0c:	49a9      	ldr	r1, [pc, #676]	; (8004cb4 <menuInit+0x310>)
 8004a0e:	600b      	str	r3, [r1, #0]
 8004a10:	4613      	mov	r3, r2
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	4413      	add	r3, r2
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	4aa7      	ldr	r2, [pc, #668]	; (8004cb8 <menuInit+0x314>)
 8004a1a:	4413      	add	r3, r2
 8004a1c:	49a7      	ldr	r1, [pc, #668]	; (8004cbc <menuInit+0x318>)
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f001 f816 	bl	8005a50 <initObjNotchangeable>
 8004a24:	4602      	mov	r2, r0
 8004a26:	2303      	movs	r3, #3
 8004a28:	9302      	str	r3, [sp, #8]
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	9301      	str	r3, [sp, #4]
 8004a2e:	2300      	movs	r3, #0
 8004a30:	9300      	str	r3, [sp, #0]
 8004a32:	4613      	mov	r3, r2
 8004a34:	4a90      	ldr	r2, [pc, #576]	; (8004c78 <menuInit+0x2d4>)
 8004a36:	49a2      	ldr	r1, [pc, #648]	; (8004cc0 <menuInit+0x31c>)
 8004a38:	4620      	mov	r0, r4
 8004a3a:	f000 ff6d 	bl	8005918 <initItemParameter>
	initItemParameter(&(item[item_index++]), "*alarm*", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_alarm), 0, 1, unvisible_name);  
 8004a3e:	4b9b      	ldr	r3, [pc, #620]	; (8004cac <menuInit+0x308>)
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	1c53      	adds	r3, r2, #1
 8004a44:	4999      	ldr	r1, [pc, #612]	; (8004cac <menuInit+0x308>)
 8004a46:	600b      	str	r3, [r1, #0]
 8004a48:	4613      	mov	r3, r2
 8004a4a:	00db      	lsls	r3, r3, #3
 8004a4c:	4413      	add	r3, r2
 8004a4e:	009b      	lsls	r3, r3, #2
 8004a50:	4a97      	ldr	r2, [pc, #604]	; (8004cb0 <menuInit+0x30c>)
 8004a52:	189c      	adds	r4, r3, r2
 8004a54:	4b97      	ldr	r3, [pc, #604]	; (8004cb4 <menuInit+0x310>)
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	1c53      	adds	r3, r2, #1
 8004a5a:	4996      	ldr	r1, [pc, #600]	; (8004cb4 <menuInit+0x310>)
 8004a5c:	600b      	str	r3, [r1, #0]
 8004a5e:	4613      	mov	r3, r2
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	4413      	add	r3, r2
 8004a64:	009b      	lsls	r3, r3, #2
 8004a66:	4a94      	ldr	r2, [pc, #592]	; (8004cb8 <menuInit+0x314>)
 8004a68:	4413      	add	r3, r2
 8004a6a:	4996      	ldr	r1, [pc, #600]	; (8004cc4 <menuInit+0x320>)
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f000 ffef 	bl	8005a50 <initObjNotchangeable>
 8004a72:	4602      	mov	r2, r0
 8004a74:	2303      	movs	r3, #3
 8004a76:	9302      	str	r3, [sp, #8]
 8004a78:	2301      	movs	r3, #1
 8004a7a:	9301      	str	r3, [sp, #4]
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	9300      	str	r3, [sp, #0]
 8004a80:	4613      	mov	r3, r2
 8004a82:	4a7d      	ldr	r2, [pc, #500]	; (8004c78 <menuInit+0x2d4>)
 8004a84:	4990      	ldr	r1, [pc, #576]	; (8004cc8 <menuInit+0x324>)
 8004a86:	4620      	mov	r0, r4
 8004a88:	f000 ff46 	bl	8005918 <initItemParameter>
	initItemParameter(&(item[item_index++]), "", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_resurs), 0, 6, column);  
 8004a8c:	4b87      	ldr	r3, [pc, #540]	; (8004cac <menuInit+0x308>)
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	1c53      	adds	r3, r2, #1
 8004a92:	4986      	ldr	r1, [pc, #536]	; (8004cac <menuInit+0x308>)
 8004a94:	600b      	str	r3, [r1, #0]
 8004a96:	4613      	mov	r3, r2
 8004a98:	00db      	lsls	r3, r3, #3
 8004a9a:	4413      	add	r3, r2
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	4a84      	ldr	r2, [pc, #528]	; (8004cb0 <menuInit+0x30c>)
 8004aa0:	189c      	adds	r4, r3, r2
 8004aa2:	4b84      	ldr	r3, [pc, #528]	; (8004cb4 <menuInit+0x310>)
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	1c53      	adds	r3, r2, #1
 8004aa8:	4982      	ldr	r1, [pc, #520]	; (8004cb4 <menuInit+0x310>)
 8004aaa:	600b      	str	r3, [r1, #0]
 8004aac:	4613      	mov	r3, r2
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	4413      	add	r3, r2
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	4a80      	ldr	r2, [pc, #512]	; (8004cb8 <menuInit+0x314>)
 8004ab6:	4413      	add	r3, r2
 8004ab8:	4984      	ldr	r1, [pc, #528]	; (8004ccc <menuInit+0x328>)
 8004aba:	4618      	mov	r0, r3
 8004abc:	f000 ffc8 	bl	8005a50 <initObjNotchangeable>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	9302      	str	r3, [sp, #8]
 8004ac6:	2306      	movs	r3, #6
 8004ac8:	9301      	str	r3, [sp, #4]
 8004aca:	2300      	movs	r3, #0
 8004acc:	9300      	str	r3, [sp, #0]
 8004ace:	4613      	mov	r3, r2
 8004ad0:	4a69      	ldr	r2, [pc, #420]	; (8004c78 <menuInit+0x2d4>)
 8004ad2:	497f      	ldr	r1, [pc, #508]	; (8004cd0 <menuInit+0x32c>)
 8004ad4:	4620      	mov	r0, r4
 8004ad6:	f000 ff1f 	bl	8005918 <initItemParameter>
//	initItemParameter(&(item[item_index++]), "", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_tenzo), 0, 6, column);  
	
	initItemParameter(&(item[item_index++]), " ", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_log_state), 11, 0, line);  
 8004ada:	4b74      	ldr	r3, [pc, #464]	; (8004cac <menuInit+0x308>)
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	1c53      	adds	r3, r2, #1
 8004ae0:	4972      	ldr	r1, [pc, #456]	; (8004cac <menuInit+0x308>)
 8004ae2:	600b      	str	r3, [r1, #0]
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	00db      	lsls	r3, r3, #3
 8004ae8:	4413      	add	r3, r2
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	4a70      	ldr	r2, [pc, #448]	; (8004cb0 <menuInit+0x30c>)
 8004aee:	189c      	adds	r4, r3, r2
 8004af0:	4b70      	ldr	r3, [pc, #448]	; (8004cb4 <menuInit+0x310>)
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	1c53      	adds	r3, r2, #1
 8004af6:	496f      	ldr	r1, [pc, #444]	; (8004cb4 <menuInit+0x310>)
 8004af8:	600b      	str	r3, [r1, #0]
 8004afa:	4613      	mov	r3, r2
 8004afc:	009b      	lsls	r3, r3, #2
 8004afe:	4413      	add	r3, r2
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	4a6d      	ldr	r2, [pc, #436]	; (8004cb8 <menuInit+0x314>)
 8004b04:	4413      	add	r3, r2
 8004b06:	4973      	ldr	r1, [pc, #460]	; (8004cd4 <menuInit+0x330>)
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f000 ffa1 	bl	8005a50 <initObjNotchangeable>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	2300      	movs	r3, #0
 8004b12:	9302      	str	r3, [sp, #8]
 8004b14:	2300      	movs	r3, #0
 8004b16:	9301      	str	r3, [sp, #4]
 8004b18:	230b      	movs	r3, #11
 8004b1a:	9300      	str	r3, [sp, #0]
 8004b1c:	4613      	mov	r3, r2
 8004b1e:	4a56      	ldr	r2, [pc, #344]	; (8004c78 <menuInit+0x2d4>)
 8004b20:	496d      	ldr	r1, [pc, #436]	; (8004cd8 <menuInit+0x334>)
 8004b22:	4620      	mov	r0, r4
 8004b24:	f000 fef8 	bl	8005918 <initItemParameter>
	initItemParameter(&(item[item_index++]), " ", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_save_state), 11, 1, line);  
 8004b28:	4b60      	ldr	r3, [pc, #384]	; (8004cac <menuInit+0x308>)
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	1c53      	adds	r3, r2, #1
 8004b2e:	495f      	ldr	r1, [pc, #380]	; (8004cac <menuInit+0x308>)
 8004b30:	600b      	str	r3, [r1, #0]
 8004b32:	4613      	mov	r3, r2
 8004b34:	00db      	lsls	r3, r3, #3
 8004b36:	4413      	add	r3, r2
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	4a5d      	ldr	r2, [pc, #372]	; (8004cb0 <menuInit+0x30c>)
 8004b3c:	189c      	adds	r4, r3, r2
 8004b3e:	4b5d      	ldr	r3, [pc, #372]	; (8004cb4 <menuInit+0x310>)
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	1c53      	adds	r3, r2, #1
 8004b44:	495b      	ldr	r1, [pc, #364]	; (8004cb4 <menuInit+0x310>)
 8004b46:	600b      	str	r3, [r1, #0]
 8004b48:	4613      	mov	r3, r2
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	4413      	add	r3, r2
 8004b4e:	009b      	lsls	r3, r3, #2
 8004b50:	4a59      	ldr	r2, [pc, #356]	; (8004cb8 <menuInit+0x314>)
 8004b52:	4413      	add	r3, r2
 8004b54:	4961      	ldr	r1, [pc, #388]	; (8004cdc <menuInit+0x338>)
 8004b56:	4618      	mov	r0, r3
 8004b58:	f000 ff7a 	bl	8005a50 <initObjNotchangeable>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	2300      	movs	r3, #0
 8004b60:	9302      	str	r3, [sp, #8]
 8004b62:	2301      	movs	r3, #1
 8004b64:	9301      	str	r3, [sp, #4]
 8004b66:	230b      	movs	r3, #11
 8004b68:	9300      	str	r3, [sp, #0]
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	4a42      	ldr	r2, [pc, #264]	; (8004c78 <menuInit+0x2d4>)
 8004b6e:	495c      	ldr	r1, [pc, #368]	; (8004ce0 <menuInit+0x33c>)
 8004b70:	4620      	mov	r0, r4
 8004b72:	f000 fed1 	bl	8005918 <initItemParameter>

	initItemParameter(&(item[item_index++]), "", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_mode), 11, 2, column);  
 8004b76:	4b4d      	ldr	r3, [pc, #308]	; (8004cac <menuInit+0x308>)
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	1c53      	adds	r3, r2, #1
 8004b7c:	494b      	ldr	r1, [pc, #300]	; (8004cac <menuInit+0x308>)
 8004b7e:	600b      	str	r3, [r1, #0]
 8004b80:	4613      	mov	r3, r2
 8004b82:	00db      	lsls	r3, r3, #3
 8004b84:	4413      	add	r3, r2
 8004b86:	009b      	lsls	r3, r3, #2
 8004b88:	4a49      	ldr	r2, [pc, #292]	; (8004cb0 <menuInit+0x30c>)
 8004b8a:	189c      	adds	r4, r3, r2
 8004b8c:	4b49      	ldr	r3, [pc, #292]	; (8004cb4 <menuInit+0x310>)
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	1c53      	adds	r3, r2, #1
 8004b92:	4948      	ldr	r1, [pc, #288]	; (8004cb4 <menuInit+0x310>)
 8004b94:	600b      	str	r3, [r1, #0]
 8004b96:	4613      	mov	r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	4413      	add	r3, r2
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	4a46      	ldr	r2, [pc, #280]	; (8004cb8 <menuInit+0x314>)
 8004ba0:	4413      	add	r3, r2
 8004ba2:	4950      	ldr	r1, [pc, #320]	; (8004ce4 <menuInit+0x340>)
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f000 ff53 	bl	8005a50 <initObjNotchangeable>
 8004baa:	4602      	mov	r2, r0
 8004bac:	2301      	movs	r3, #1
 8004bae:	9302      	str	r3, [sp, #8]
 8004bb0:	2302      	movs	r3, #2
 8004bb2:	9301      	str	r3, [sp, #4]
 8004bb4:	230b      	movs	r3, #11
 8004bb6:	9300      	str	r3, [sp, #0]
 8004bb8:	4613      	mov	r3, r2
 8004bba:	4a2f      	ldr	r2, [pc, #188]	; (8004c78 <menuInit+0x2d4>)
 8004bbc:	494a      	ldr	r1, [pc, #296]	; (8004ce8 <menuInit+0x344>)
 8004bbe:	4620      	mov	r0, r4
 8004bc0:	f000 feaa 	bl	8005918 <initItemParameter>
	initItemParameter(&(item[item_index++]), "", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_up_limit_brackets), 11, 4, column);  
 8004bc4:	4b39      	ldr	r3, [pc, #228]	; (8004cac <menuInit+0x308>)
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	1c53      	adds	r3, r2, #1
 8004bca:	4938      	ldr	r1, [pc, #224]	; (8004cac <menuInit+0x308>)
 8004bcc:	600b      	str	r3, [r1, #0]
 8004bce:	4613      	mov	r3, r2
 8004bd0:	00db      	lsls	r3, r3, #3
 8004bd2:	4413      	add	r3, r2
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	4a36      	ldr	r2, [pc, #216]	; (8004cb0 <menuInit+0x30c>)
 8004bd8:	189c      	adds	r4, r3, r2
 8004bda:	4b36      	ldr	r3, [pc, #216]	; (8004cb4 <menuInit+0x310>)
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	1c53      	adds	r3, r2, #1
 8004be0:	4934      	ldr	r1, [pc, #208]	; (8004cb4 <menuInit+0x310>)
 8004be2:	600b      	str	r3, [r1, #0]
 8004be4:	4613      	mov	r3, r2
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	4413      	add	r3, r2
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	4a32      	ldr	r2, [pc, #200]	; (8004cb8 <menuInit+0x314>)
 8004bee:	4413      	add	r3, r2
 8004bf0:	493e      	ldr	r1, [pc, #248]	; (8004cec <menuInit+0x348>)
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f000 ff2c 	bl	8005a50 <initObjNotchangeable>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	9302      	str	r3, [sp, #8]
 8004bfe:	2304      	movs	r3, #4
 8004c00:	9301      	str	r3, [sp, #4]
 8004c02:	230b      	movs	r3, #11
 8004c04:	9300      	str	r3, [sp, #0]
 8004c06:	4613      	mov	r3, r2
 8004c08:	4a1b      	ldr	r2, [pc, #108]	; (8004c78 <menuInit+0x2d4>)
 8004c0a:	4939      	ldr	r1, [pc, #228]	; (8004cf0 <menuInit+0x34c>)
 8004c0c:	4620      	mov	r0, r4
 8004c0e:	f000 fe83 	bl	8005918 <initItemParameter>
	initItemParameter(&(item[item_index++]), "", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_cur_tension), 11, 6, column);  
 8004c12:	4b26      	ldr	r3, [pc, #152]	; (8004cac <menuInit+0x308>)
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	1c53      	adds	r3, r2, #1
 8004c18:	4924      	ldr	r1, [pc, #144]	; (8004cac <menuInit+0x308>)
 8004c1a:	600b      	str	r3, [r1, #0]
 8004c1c:	4613      	mov	r3, r2
 8004c1e:	00db      	lsls	r3, r3, #3
 8004c20:	4413      	add	r3, r2
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	4a22      	ldr	r2, [pc, #136]	; (8004cb0 <menuInit+0x30c>)
 8004c26:	189c      	adds	r4, r3, r2
 8004c28:	4b22      	ldr	r3, [pc, #136]	; (8004cb4 <menuInit+0x310>)
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	1c53      	adds	r3, r2, #1
 8004c2e:	4921      	ldr	r1, [pc, #132]	; (8004cb4 <menuInit+0x310>)
 8004c30:	600b      	str	r3, [r1, #0]
 8004c32:	4613      	mov	r3, r2
 8004c34:	009b      	lsls	r3, r3, #2
 8004c36:	4413      	add	r3, r2
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	4a1f      	ldr	r2, [pc, #124]	; (8004cb8 <menuInit+0x314>)
 8004c3c:	4413      	add	r3, r2
 8004c3e:	492d      	ldr	r1, [pc, #180]	; (8004cf4 <menuInit+0x350>)
 8004c40:	4618      	mov	r0, r3
 8004c42:	f000 ff05 	bl	8005a50 <initObjNotchangeable>
 8004c46:	4602      	mov	r2, r0
 8004c48:	2301      	movs	r3, #1
 8004c4a:	9302      	str	r3, [sp, #8]
 8004c4c:	2306      	movs	r3, #6
 8004c4e:	9301      	str	r3, [sp, #4]
 8004c50:	230b      	movs	r3, #11
 8004c52:	9300      	str	r3, [sp, #0]
 8004c54:	4613      	mov	r3, r2
 8004c56:	4a08      	ldr	r2, [pc, #32]	; (8004c78 <menuInit+0x2d4>)
 8004c58:	4927      	ldr	r1, [pc, #156]	; (8004cf8 <menuInit+0x354>)
 8004c5a:	4620      	mov	r0, r4
 8004c5c:	f000 fe5c 	bl	8005918 <initItemParameter>

	initItemSubmenu(&(item[item_index++]), "  ", W(MAIN), W(DATA_MANAGE), 0, 2);  
 8004c60:	4b12      	ldr	r3, [pc, #72]	; (8004cac <menuInit+0x308>)
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	1c53      	adds	r3, r2, #1
 8004c66:	4911      	ldr	r1, [pc, #68]	; (8004cac <menuInit+0x308>)
 8004c68:	600b      	str	r3, [r1, #0]
 8004c6a:	4613      	mov	r3, r2
 8004c6c:	00db      	lsls	r3, r3, #3
 8004c6e:	4413      	add	r3, r2
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	e043      	b.n	8004cfc <menuInit+0x358>
 8004c74:	08008454 	.word	0x08008454
 8004c78:	200001c4 	.word	0x200001c4
 8004c7c:	0800845c 	.word	0x0800845c
 8004c80:	20000224 	.word	0x20000224
 8004c84:	08008468 	.word	0x08008468
 8004c88:	20000214 	.word	0x20000214
 8004c8c:	08008478 	.word	0x08008478
 8004c90:	200001d4 	.word	0x200001d4
 8004c94:	08008488 	.word	0x08008488
 8004c98:	200001f4 	.word	0x200001f4
 8004c9c:	08008494 	.word	0x08008494
 8004ca0:	200001e4 	.word	0x200001e4
 8004ca4:	080084a4 	.word	0x080084a4
 8004ca8:	20000204 	.word	0x20000204
 8004cac:	20000304 	.word	0x20000304
 8004cb0:	20000308 	.word	0x20000308
 8004cb4:	20000a10 	.word	0x20000a10
 8004cb8:	20000a14 	.word	0x20000a14
 8004cbc:	08003b69 	.word	0x08003b69
 8004cc0:	080084b8 	.word	0x080084b8
 8004cc4:	08003bdd 	.word	0x08003bdd
 8004cc8:	080084c4 	.word	0x080084c4
 8004ccc:	08003c1d 	.word	0x08003c1d
 8004cd0:	080084cc 	.word	0x080084cc
 8004cd4:	08003c45 	.word	0x08003c45
 8004cd8:	080084d4 	.word	0x080084d4
 8004cdc:	08003c6d 	.word	0x08003c6d
 8004ce0:	080084dc 	.word	0x080084dc
 8004ce4:	08003d41 	.word	0x08003d41
 8004ce8:	080084e4 	.word	0x080084e4
 8004cec:	080047f9 	.word	0x080047f9
 8004cf0:	080084ec 	.word	0x080084ec
 8004cf4:	08003cf5 	.word	0x08003cf5
 8004cf8:	080084f4 	.word	0x080084f4
 8004cfc:	4aac      	ldr	r2, [pc, #688]	; (8004fb0 <menuInit+0x60c>)
 8004cfe:	1898      	adds	r0, r3, r2
 8004d00:	2302      	movs	r3, #2
 8004d02:	9301      	str	r3, [sp, #4]
 8004d04:	2300      	movs	r3, #0
 8004d06:	9300      	str	r3, [sp, #0]
 8004d08:	4baa      	ldr	r3, [pc, #680]	; (8004fb4 <menuInit+0x610>)
 8004d0a:	4aab      	ldr	r2, [pc, #684]	; (8004fb8 <menuInit+0x614>)
 8004d0c:	49ab      	ldr	r1, [pc, #684]	; (8004fbc <menuInit+0x618>)
 8004d0e:	f000 fdcd 	bl	80058ac <initItemSubmenu>
		initItemLabel(&(item[item_index++]), " ", W(DATA_MANAGE), 0, 0);
 8004d12:	4bab      	ldr	r3, [pc, #684]	; (8004fc0 <menuInit+0x61c>)
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	1c53      	adds	r3, r2, #1
 8004d18:	49a9      	ldr	r1, [pc, #676]	; (8004fc0 <menuInit+0x61c>)
 8004d1a:	600b      	str	r3, [r1, #0]
 8004d1c:	4613      	mov	r3, r2
 8004d1e:	00db      	lsls	r3, r3, #3
 8004d20:	4413      	add	r3, r2
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	4aa2      	ldr	r2, [pc, #648]	; (8004fb0 <menuInit+0x60c>)
 8004d26:	1898      	adds	r0, r3, r2
 8004d28:	2300      	movs	r3, #0
 8004d2a:	9300      	str	r3, [sp, #0]
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	4aa1      	ldr	r2, [pc, #644]	; (8004fb4 <menuInit+0x610>)
 8004d30:	49a4      	ldr	r1, [pc, #656]	; (8004fc4 <menuInit+0x620>)
 8004d32:	f000 fe28 	bl	8005986 <initItemLabel>
		initItemParameter(&(item[item_index++]), 	" ", W(DATA_MANAGE), initObjChangeable(&(obj[obj_index++]), switch_log_state, switch_log_state, show_log_state_yes_no), 1, 2, line);  
 8004d36:	4ba2      	ldr	r3, [pc, #648]	; (8004fc0 <menuInit+0x61c>)
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	1c53      	adds	r3, r2, #1
 8004d3c:	49a0      	ldr	r1, [pc, #640]	; (8004fc0 <menuInit+0x61c>)
 8004d3e:	600b      	str	r3, [r1, #0]
 8004d40:	4613      	mov	r3, r2
 8004d42:	00db      	lsls	r3, r3, #3
 8004d44:	4413      	add	r3, r2
 8004d46:	009b      	lsls	r3, r3, #2
 8004d48:	4a99      	ldr	r2, [pc, #612]	; (8004fb0 <menuInit+0x60c>)
 8004d4a:	189c      	adds	r4, r3, r2
 8004d4c:	4b9e      	ldr	r3, [pc, #632]	; (8004fc8 <menuInit+0x624>)
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	1c53      	adds	r3, r2, #1
 8004d52:	499d      	ldr	r1, [pc, #628]	; (8004fc8 <menuInit+0x624>)
 8004d54:	600b      	str	r3, [r1, #0]
 8004d56:	4613      	mov	r3, r2
 8004d58:	009b      	lsls	r3, r3, #2
 8004d5a:	4413      	add	r3, r2
 8004d5c:	009b      	lsls	r3, r3, #2
 8004d5e:	4a9b      	ldr	r2, [pc, #620]	; (8004fcc <menuInit+0x628>)
 8004d60:	1898      	adds	r0, r3, r2
 8004d62:	4b9b      	ldr	r3, [pc, #620]	; (8004fd0 <menuInit+0x62c>)
 8004d64:	4a9b      	ldr	r2, [pc, #620]	; (8004fd4 <menuInit+0x630>)
 8004d66:	499b      	ldr	r1, [pc, #620]	; (8004fd4 <menuInit+0x630>)
 8004d68:	f000 fe5e 	bl	8005a28 <initObjChangeable>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	2300      	movs	r3, #0
 8004d70:	9302      	str	r3, [sp, #8]
 8004d72:	2302      	movs	r3, #2
 8004d74:	9301      	str	r3, [sp, #4]
 8004d76:	2301      	movs	r3, #1
 8004d78:	9300      	str	r3, [sp, #0]
 8004d7a:	4613      	mov	r3, r2
 8004d7c:	4a8d      	ldr	r2, [pc, #564]	; (8004fb4 <menuInit+0x610>)
 8004d7e:	4996      	ldr	r1, [pc, #600]	; (8004fd8 <menuInit+0x634>)
 8004d80:	4620      	mov	r0, r4
 8004d82:	f000 fdc9 	bl	8005918 <initItemParameter>
		initItemParameter(&(item[item_index++]), 	"   ", W(DATA_MANAGE), initObjChangeable(&(obj[obj_index++]), switch_save_state, switch_save_state, show_save_state_yes_no), 1, 3, line);  
 8004d86:	4b8e      	ldr	r3, [pc, #568]	; (8004fc0 <menuInit+0x61c>)
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	1c53      	adds	r3, r2, #1
 8004d8c:	498c      	ldr	r1, [pc, #560]	; (8004fc0 <menuInit+0x61c>)
 8004d8e:	600b      	str	r3, [r1, #0]
 8004d90:	4613      	mov	r3, r2
 8004d92:	00db      	lsls	r3, r3, #3
 8004d94:	4413      	add	r3, r2
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	4a85      	ldr	r2, [pc, #532]	; (8004fb0 <menuInit+0x60c>)
 8004d9a:	189c      	adds	r4, r3, r2
 8004d9c:	4b8a      	ldr	r3, [pc, #552]	; (8004fc8 <menuInit+0x624>)
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	1c53      	adds	r3, r2, #1
 8004da2:	4989      	ldr	r1, [pc, #548]	; (8004fc8 <menuInit+0x624>)
 8004da4:	600b      	str	r3, [r1, #0]
 8004da6:	4613      	mov	r3, r2
 8004da8:	009b      	lsls	r3, r3, #2
 8004daa:	4413      	add	r3, r2
 8004dac:	009b      	lsls	r3, r3, #2
 8004dae:	4a87      	ldr	r2, [pc, #540]	; (8004fcc <menuInit+0x628>)
 8004db0:	1898      	adds	r0, r3, r2
 8004db2:	4b8a      	ldr	r3, [pc, #552]	; (8004fdc <menuInit+0x638>)
 8004db4:	4a8a      	ldr	r2, [pc, #552]	; (8004fe0 <menuInit+0x63c>)
 8004db6:	498a      	ldr	r1, [pc, #552]	; (8004fe0 <menuInit+0x63c>)
 8004db8:	f000 fe36 	bl	8005a28 <initObjChangeable>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	9302      	str	r3, [sp, #8]
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	9301      	str	r3, [sp, #4]
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	9300      	str	r3, [sp, #0]
 8004dca:	4613      	mov	r3, r2
 8004dcc:	4a79      	ldr	r2, [pc, #484]	; (8004fb4 <menuInit+0x610>)
 8004dce:	4985      	ldr	r1, [pc, #532]	; (8004fe4 <menuInit+0x640>)
 8004dd0:	4620      	mov	r0, r4
 8004dd2:	f000 fda1 	bl	8005918 <initItemParameter>
		initItemParameter(&(item[item_index++]), 	"       ", W(DATA_MANAGE), initObjChangeable(&(obj[obj_index++]), switch_default_state, switch_default_state, show_default_state), 1, 4, line);  
 8004dd6:	4b7a      	ldr	r3, [pc, #488]	; (8004fc0 <menuInit+0x61c>)
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	1c53      	adds	r3, r2, #1
 8004ddc:	4978      	ldr	r1, [pc, #480]	; (8004fc0 <menuInit+0x61c>)
 8004dde:	600b      	str	r3, [r1, #0]
 8004de0:	4613      	mov	r3, r2
 8004de2:	00db      	lsls	r3, r3, #3
 8004de4:	4413      	add	r3, r2
 8004de6:	009b      	lsls	r3, r3, #2
 8004de8:	4a71      	ldr	r2, [pc, #452]	; (8004fb0 <menuInit+0x60c>)
 8004dea:	189c      	adds	r4, r3, r2
 8004dec:	4b76      	ldr	r3, [pc, #472]	; (8004fc8 <menuInit+0x624>)
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	1c53      	adds	r3, r2, #1
 8004df2:	4975      	ldr	r1, [pc, #468]	; (8004fc8 <menuInit+0x624>)
 8004df4:	600b      	str	r3, [r1, #0]
 8004df6:	4613      	mov	r3, r2
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	4413      	add	r3, r2
 8004dfc:	009b      	lsls	r3, r3, #2
 8004dfe:	4a73      	ldr	r2, [pc, #460]	; (8004fcc <menuInit+0x628>)
 8004e00:	1898      	adds	r0, r3, r2
 8004e02:	4b79      	ldr	r3, [pc, #484]	; (8004fe8 <menuInit+0x644>)
 8004e04:	4a79      	ldr	r2, [pc, #484]	; (8004fec <menuInit+0x648>)
 8004e06:	4979      	ldr	r1, [pc, #484]	; (8004fec <menuInit+0x648>)
 8004e08:	f000 fe0e 	bl	8005a28 <initObjChangeable>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	2300      	movs	r3, #0
 8004e10:	9302      	str	r3, [sp, #8]
 8004e12:	2304      	movs	r3, #4
 8004e14:	9301      	str	r3, [sp, #4]
 8004e16:	2301      	movs	r3, #1
 8004e18:	9300      	str	r3, [sp, #0]
 8004e1a:	4613      	mov	r3, r2
 8004e1c:	4a65      	ldr	r2, [pc, #404]	; (8004fb4 <menuInit+0x610>)
 8004e1e:	4974      	ldr	r1, [pc, #464]	; (8004ff0 <menuInit+0x64c>)
 8004e20:	4620      	mov	r0, r4
 8004e22:	f000 fd79 	bl	8005918 <initItemParameter>
		initItemSubmenu(&(item[item_index++]), "<", W(DATA_MANAGE), W(MAIN), 0, 7);  
 8004e26:	4b66      	ldr	r3, [pc, #408]	; (8004fc0 <menuInit+0x61c>)
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	1c53      	adds	r3, r2, #1
 8004e2c:	4964      	ldr	r1, [pc, #400]	; (8004fc0 <menuInit+0x61c>)
 8004e2e:	600b      	str	r3, [r1, #0]
 8004e30:	4613      	mov	r3, r2
 8004e32:	00db      	lsls	r3, r3, #3
 8004e34:	4413      	add	r3, r2
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	4a5d      	ldr	r2, [pc, #372]	; (8004fb0 <menuInit+0x60c>)
 8004e3a:	1898      	adds	r0, r3, r2
 8004e3c:	2307      	movs	r3, #7
 8004e3e:	9301      	str	r3, [sp, #4]
 8004e40:	2300      	movs	r3, #0
 8004e42:	9300      	str	r3, [sp, #0]
 8004e44:	4b5c      	ldr	r3, [pc, #368]	; (8004fb8 <menuInit+0x614>)
 8004e46:	4a5b      	ldr	r2, [pc, #364]	; (8004fb4 <menuInit+0x610>)
 8004e48:	496a      	ldr	r1, [pc, #424]	; (8004ff4 <menuInit+0x650>)
 8004e4a:	f000 fd2f 	bl	80058ac <initItemSubmenu>
	initItemSubmenu(&(item[item_index++]), "  ", W(MAIN), W(LIMITS), 0, 3);  
 8004e4e:	4b5c      	ldr	r3, [pc, #368]	; (8004fc0 <menuInit+0x61c>)
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	1c53      	adds	r3, r2, #1
 8004e54:	495a      	ldr	r1, [pc, #360]	; (8004fc0 <menuInit+0x61c>)
 8004e56:	600b      	str	r3, [r1, #0]
 8004e58:	4613      	mov	r3, r2
 8004e5a:	00db      	lsls	r3, r3, #3
 8004e5c:	4413      	add	r3, r2
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	4a53      	ldr	r2, [pc, #332]	; (8004fb0 <menuInit+0x60c>)
 8004e62:	1898      	adds	r0, r3, r2
 8004e64:	2303      	movs	r3, #3
 8004e66:	9301      	str	r3, [sp, #4]
 8004e68:	2300      	movs	r3, #0
 8004e6a:	9300      	str	r3, [sp, #0]
 8004e6c:	4b62      	ldr	r3, [pc, #392]	; (8004ff8 <menuInit+0x654>)
 8004e6e:	4a52      	ldr	r2, [pc, #328]	; (8004fb8 <menuInit+0x614>)
 8004e70:	4962      	ldr	r1, [pc, #392]	; (8004ffc <menuInit+0x658>)
 8004e72:	f000 fd1b 	bl	80058ac <initItemSubmenu>
		initItemLabel(&(item[item_index++]), " ", W(LIMITS), 0, 0);
 8004e76:	4b52      	ldr	r3, [pc, #328]	; (8004fc0 <menuInit+0x61c>)
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	1c53      	adds	r3, r2, #1
 8004e7c:	4950      	ldr	r1, [pc, #320]	; (8004fc0 <menuInit+0x61c>)
 8004e7e:	600b      	str	r3, [r1, #0]
 8004e80:	4613      	mov	r3, r2
 8004e82:	00db      	lsls	r3, r3, #3
 8004e84:	4413      	add	r3, r2
 8004e86:	009b      	lsls	r3, r3, #2
 8004e88:	4a49      	ldr	r2, [pc, #292]	; (8004fb0 <menuInit+0x60c>)
 8004e8a:	1898      	adds	r0, r3, r2
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	9300      	str	r3, [sp, #0]
 8004e90:	2300      	movs	r3, #0
 8004e92:	4a59      	ldr	r2, [pc, #356]	; (8004ff8 <menuInit+0x654>)
 8004e94:	495a      	ldr	r1, [pc, #360]	; (8005000 <menuInit+0x65c>)
 8004e96:	f000 fd76 	bl	8005986 <initItemLabel>
		initItemParameter(&(item[item_index++]), 	"  ", W(LIMITS), initObjChangeable(&(obj[obj_index++]), inc_rope_tension_up_limit, dec_rope_tension_up_limit, show_rope_tension_up_limit), 1, 2, line);  
 8004e9a:	4b49      	ldr	r3, [pc, #292]	; (8004fc0 <menuInit+0x61c>)
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	1c53      	adds	r3, r2, #1
 8004ea0:	4947      	ldr	r1, [pc, #284]	; (8004fc0 <menuInit+0x61c>)
 8004ea2:	600b      	str	r3, [r1, #0]
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	00db      	lsls	r3, r3, #3
 8004ea8:	4413      	add	r3, r2
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	4a40      	ldr	r2, [pc, #256]	; (8004fb0 <menuInit+0x60c>)
 8004eae:	189c      	adds	r4, r3, r2
 8004eb0:	4b45      	ldr	r3, [pc, #276]	; (8004fc8 <menuInit+0x624>)
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	1c53      	adds	r3, r2, #1
 8004eb6:	4944      	ldr	r1, [pc, #272]	; (8004fc8 <menuInit+0x624>)
 8004eb8:	600b      	str	r3, [r1, #0]
 8004eba:	4613      	mov	r3, r2
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	4413      	add	r3, r2
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	4a42      	ldr	r2, [pc, #264]	; (8004fcc <menuInit+0x628>)
 8004ec4:	1898      	adds	r0, r3, r2
 8004ec6:	4b4f      	ldr	r3, [pc, #316]	; (8005004 <menuInit+0x660>)
 8004ec8:	4a4f      	ldr	r2, [pc, #316]	; (8005008 <menuInit+0x664>)
 8004eca:	4950      	ldr	r1, [pc, #320]	; (800500c <menuInit+0x668>)
 8004ecc:	f000 fdac 	bl	8005a28 <initObjChangeable>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	9302      	str	r3, [sp, #8]
 8004ed6:	2302      	movs	r3, #2
 8004ed8:	9301      	str	r3, [sp, #4]
 8004eda:	2301      	movs	r3, #1
 8004edc:	9300      	str	r3, [sp, #0]
 8004ede:	4613      	mov	r3, r2
 8004ee0:	4a45      	ldr	r2, [pc, #276]	; (8004ff8 <menuInit+0x654>)
 8004ee2:	494b      	ldr	r1, [pc, #300]	; (8005010 <menuInit+0x66c>)
 8004ee4:	4620      	mov	r0, r4
 8004ee6:	f000 fd17 	bl	8005918 <initItemParameter>
		initItemParameter(&(item[item_index++]), 	"   ", W(LIMITS), initObjChangeable(&(obj[obj_index++]), inc_rope_tension_bottom_limit, dec_rope_tension_bottom_limit, show_rope_tension_bottom_limit), 1, 4, line);  
 8004eea:	4b35      	ldr	r3, [pc, #212]	; (8004fc0 <menuInit+0x61c>)
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	1c53      	adds	r3, r2, #1
 8004ef0:	4933      	ldr	r1, [pc, #204]	; (8004fc0 <menuInit+0x61c>)
 8004ef2:	600b      	str	r3, [r1, #0]
 8004ef4:	4613      	mov	r3, r2
 8004ef6:	00db      	lsls	r3, r3, #3
 8004ef8:	4413      	add	r3, r2
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	4a2c      	ldr	r2, [pc, #176]	; (8004fb0 <menuInit+0x60c>)
 8004efe:	189c      	adds	r4, r3, r2
 8004f00:	4b31      	ldr	r3, [pc, #196]	; (8004fc8 <menuInit+0x624>)
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	1c53      	adds	r3, r2, #1
 8004f06:	4930      	ldr	r1, [pc, #192]	; (8004fc8 <menuInit+0x624>)
 8004f08:	600b      	str	r3, [r1, #0]
 8004f0a:	4613      	mov	r3, r2
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	4413      	add	r3, r2
 8004f10:	009b      	lsls	r3, r3, #2
 8004f12:	4a2e      	ldr	r2, [pc, #184]	; (8004fcc <menuInit+0x628>)
 8004f14:	1898      	adds	r0, r3, r2
 8004f16:	4b3f      	ldr	r3, [pc, #252]	; (8005014 <menuInit+0x670>)
 8004f18:	4a3f      	ldr	r2, [pc, #252]	; (8005018 <menuInit+0x674>)
 8004f1a:	4940      	ldr	r1, [pc, #256]	; (800501c <menuInit+0x678>)
 8004f1c:	f000 fd84 	bl	8005a28 <initObjChangeable>
 8004f20:	4602      	mov	r2, r0
 8004f22:	2300      	movs	r3, #0
 8004f24:	9302      	str	r3, [sp, #8]
 8004f26:	2304      	movs	r3, #4
 8004f28:	9301      	str	r3, [sp, #4]
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	9300      	str	r3, [sp, #0]
 8004f2e:	4613      	mov	r3, r2
 8004f30:	4a31      	ldr	r2, [pc, #196]	; (8004ff8 <menuInit+0x654>)
 8004f32:	493b      	ldr	r1, [pc, #236]	; (8005020 <menuInit+0x67c>)
 8004f34:	4620      	mov	r0, r4
 8004f36:	f000 fcef 	bl	8005918 <initItemParameter>
		initItemSubmenu(&(item[item_index++]), "<", W(LIMITS), W(MAIN), 0, 7);  
 8004f3a:	4b21      	ldr	r3, [pc, #132]	; (8004fc0 <menuInit+0x61c>)
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	1c53      	adds	r3, r2, #1
 8004f40:	491f      	ldr	r1, [pc, #124]	; (8004fc0 <menuInit+0x61c>)
 8004f42:	600b      	str	r3, [r1, #0]
 8004f44:	4613      	mov	r3, r2
 8004f46:	00db      	lsls	r3, r3, #3
 8004f48:	4413      	add	r3, r2
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	4a18      	ldr	r2, [pc, #96]	; (8004fb0 <menuInit+0x60c>)
 8004f4e:	1898      	adds	r0, r3, r2
 8004f50:	2307      	movs	r3, #7
 8004f52:	9301      	str	r3, [sp, #4]
 8004f54:	2300      	movs	r3, #0
 8004f56:	9300      	str	r3, [sp, #0]
 8004f58:	4b17      	ldr	r3, [pc, #92]	; (8004fb8 <menuInit+0x614>)
 8004f5a:	4a27      	ldr	r2, [pc, #156]	; (8004ff8 <menuInit+0x654>)
 8004f5c:	4925      	ldr	r1, [pc, #148]	; (8004ff4 <menuInit+0x650>)
 8004f5e:	f000 fca5 	bl	80058ac <initItemSubmenu>
	
	initItemSubmenu(&(item[item_index++]), 		"  ", W(MAIN), W(MODE), 0, 4);  
 8004f62:	4b17      	ldr	r3, [pc, #92]	; (8004fc0 <menuInit+0x61c>)
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	1c53      	adds	r3, r2, #1
 8004f68:	4915      	ldr	r1, [pc, #84]	; (8004fc0 <menuInit+0x61c>)
 8004f6a:	600b      	str	r3, [r1, #0]
 8004f6c:	4613      	mov	r3, r2
 8004f6e:	00db      	lsls	r3, r3, #3
 8004f70:	4413      	add	r3, r2
 8004f72:	009b      	lsls	r3, r3, #2
 8004f74:	4a0e      	ldr	r2, [pc, #56]	; (8004fb0 <menuInit+0x60c>)
 8004f76:	1898      	adds	r0, r3, r2
 8004f78:	2304      	movs	r3, #4
 8004f7a:	9301      	str	r3, [sp, #4]
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	9300      	str	r3, [sp, #0]
 8004f80:	4b28      	ldr	r3, [pc, #160]	; (8005024 <menuInit+0x680>)
 8004f82:	4a0d      	ldr	r2, [pc, #52]	; (8004fb8 <menuInit+0x614>)
 8004f84:	4928      	ldr	r1, [pc, #160]	; (8005028 <menuInit+0x684>)
 8004f86:	f000 fc91 	bl	80058ac <initItemSubmenu>
		initItemLabel(&(item[item_index++]), " ", W(MODE), 0, 0);
 8004f8a:	4b0d      	ldr	r3, [pc, #52]	; (8004fc0 <menuInit+0x61c>)
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	1c53      	adds	r3, r2, #1
 8004f90:	490b      	ldr	r1, [pc, #44]	; (8004fc0 <menuInit+0x61c>)
 8004f92:	600b      	str	r3, [r1, #0]
 8004f94:	4613      	mov	r3, r2
 8004f96:	00db      	lsls	r3, r3, #3
 8004f98:	4413      	add	r3, r2
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	4a04      	ldr	r2, [pc, #16]	; (8004fb0 <menuInit+0x60c>)
 8004f9e:	1898      	adds	r0, r3, r2
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	9300      	str	r3, [sp, #0]
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	4a1f      	ldr	r2, [pc, #124]	; (8005024 <menuInit+0x680>)
 8004fa8:	4920      	ldr	r1, [pc, #128]	; (800502c <menuInit+0x688>)
 8004faa:	f000 fcec 	bl	8005986 <initItemLabel>
 8004fae:	e03f      	b.n	8005030 <menuInit+0x68c>
 8004fb0:	20000308 	.word	0x20000308
 8004fb4:	20000224 	.word	0x20000224
 8004fb8:	200001c4 	.word	0x200001c4
 8004fbc:	080084fc 	.word	0x080084fc
 8004fc0:	20000304 	.word	0x20000304
 8004fc4:	08008508 	.word	0x08008508
 8004fc8:	20000a10 	.word	0x20000a10
 8004fcc:	20000a14 	.word	0x20000a14
 8004fd0:	08003e05 	.word	0x08003e05
 8004fd4:	08003dc5 	.word	0x08003dc5
 8004fd8:	08008514 	.word	0x08008514
 8004fdc:	08003eb5 	.word	0x08003eb5
 8004fe0:	08003e29 	.word	0x08003e29
 8004fe4:	08008524 	.word	0x08008524
 8004fe8:	08003fb1 	.word	0x08003fb1
 8004fec:	08003f25 	.word	0x08003f25
 8004ff0:	08008534 	.word	0x08008534
 8004ff4:	08008544 	.word	0x08008544
 8004ff8:	20000214 	.word	0x20000214
 8004ffc:	0800854c 	.word	0x0800854c
 8005000:	08008558 	.word	0x08008558
 8005004:	080047d1 	.word	0x080047d1
 8005008:	08004791 	.word	0x08004791
 800500c:	0800475d 	.word	0x0800475d
 8005010:	08008568 	.word	0x08008568
 8005014:	08004735 	.word	0x08004735
 8005018:	080046fd 	.word	0x080046fd
 800501c:	080046c5 	.word	0x080046c5
 8005020:	08008574 	.word	0x08008574
 8005024:	200001d4 	.word	0x200001d4
 8005028:	08008580 	.word	0x08008580
 800502c:	0800858c 	.word	0x0800858c
		initItemParameter(&(item[item_index++]), 	"   ", W(MODE), initObjChangeable(&(obj[obj_index++]), switch_mode_not_reg_state, switch_mode_not_reg_state, show_mode_not_reg_state), 1, 2, line);  
 8005030:	4bae      	ldr	r3, [pc, #696]	; (80052ec <menuInit+0x948>)
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	1c53      	adds	r3, r2, #1
 8005036:	49ad      	ldr	r1, [pc, #692]	; (80052ec <menuInit+0x948>)
 8005038:	600b      	str	r3, [r1, #0]
 800503a:	4613      	mov	r3, r2
 800503c:	00db      	lsls	r3, r3, #3
 800503e:	4413      	add	r3, r2
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	4aab      	ldr	r2, [pc, #684]	; (80052f0 <menuInit+0x94c>)
 8005044:	189c      	adds	r4, r3, r2
 8005046:	4bab      	ldr	r3, [pc, #684]	; (80052f4 <menuInit+0x950>)
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	1c53      	adds	r3, r2, #1
 800504c:	49a9      	ldr	r1, [pc, #676]	; (80052f4 <menuInit+0x950>)
 800504e:	600b      	str	r3, [r1, #0]
 8005050:	4613      	mov	r3, r2
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	4413      	add	r3, r2
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	4aa7      	ldr	r2, [pc, #668]	; (80052f8 <menuInit+0x954>)
 800505a:	1898      	adds	r0, r3, r2
 800505c:	4ba7      	ldr	r3, [pc, #668]	; (80052fc <menuInit+0x958>)
 800505e:	4aa8      	ldr	r2, [pc, #672]	; (8005300 <menuInit+0x95c>)
 8005060:	49a7      	ldr	r1, [pc, #668]	; (8005300 <menuInit+0x95c>)
 8005062:	f000 fce1 	bl	8005a28 <initObjChangeable>
 8005066:	4602      	mov	r2, r0
 8005068:	2300      	movs	r3, #0
 800506a:	9302      	str	r3, [sp, #8]
 800506c:	2302      	movs	r3, #2
 800506e:	9301      	str	r3, [sp, #4]
 8005070:	2301      	movs	r3, #1
 8005072:	9300      	str	r3, [sp, #0]
 8005074:	4613      	mov	r3, r2
 8005076:	4aa3      	ldr	r2, [pc, #652]	; (8005304 <menuInit+0x960>)
 8005078:	49a3      	ldr	r1, [pc, #652]	; (8005308 <menuInit+0x964>)
 800507a:	4620      	mov	r0, r4
 800507c:	f000 fc4c 	bl	8005918 <initItemParameter>
		initItemSubmenu(&(item[item_index++]), 		"  ", W(MODE), W(PID_MODE), 1, 3);  
 8005080:	4b9a      	ldr	r3, [pc, #616]	; (80052ec <menuInit+0x948>)
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	1c53      	adds	r3, r2, #1
 8005086:	4999      	ldr	r1, [pc, #612]	; (80052ec <menuInit+0x948>)
 8005088:	600b      	str	r3, [r1, #0]
 800508a:	4613      	mov	r3, r2
 800508c:	00db      	lsls	r3, r3, #3
 800508e:	4413      	add	r3, r2
 8005090:	009b      	lsls	r3, r3, #2
 8005092:	4a97      	ldr	r2, [pc, #604]	; (80052f0 <menuInit+0x94c>)
 8005094:	1898      	adds	r0, r3, r2
 8005096:	2303      	movs	r3, #3
 8005098:	9301      	str	r3, [sp, #4]
 800509a:	2301      	movs	r3, #1
 800509c:	9300      	str	r3, [sp, #0]
 800509e:	4b9b      	ldr	r3, [pc, #620]	; (800530c <menuInit+0x968>)
 80050a0:	4a98      	ldr	r2, [pc, #608]	; (8005304 <menuInit+0x960>)
 80050a2:	499b      	ldr	r1, [pc, #620]	; (8005310 <menuInit+0x96c>)
 80050a4:	f000 fc02 	bl	80058ac <initItemSubmenu>
			initItemLabel(&(item[item_index++]), " ", W(PID_MODE), 0, 0);
 80050a8:	4b90      	ldr	r3, [pc, #576]	; (80052ec <menuInit+0x948>)
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	1c53      	adds	r3, r2, #1
 80050ae:	498f      	ldr	r1, [pc, #572]	; (80052ec <menuInit+0x948>)
 80050b0:	600b      	str	r3, [r1, #0]
 80050b2:	4613      	mov	r3, r2
 80050b4:	00db      	lsls	r3, r3, #3
 80050b6:	4413      	add	r3, r2
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	4a8d      	ldr	r2, [pc, #564]	; (80052f0 <menuInit+0x94c>)
 80050bc:	1898      	adds	r0, r3, r2
 80050be:	2300      	movs	r3, #0
 80050c0:	9300      	str	r3, [sp, #0]
 80050c2:	2300      	movs	r3, #0
 80050c4:	4a91      	ldr	r2, [pc, #580]	; (800530c <menuInit+0x968>)
 80050c6:	4993      	ldr	r1, [pc, #588]	; (8005314 <menuInit+0x970>)
 80050c8:	f000 fc5d 	bl	8005986 <initItemLabel>
			initItemParameter(&(item[item_index++]), 	"     ", W(PID_MODE), initObjChangeable(&(obj[obj_index++]), switch_mode_pid_state, switch_mode_pid_state, show_mode_pid_state), 1, 2, line);  
 80050cc:	4b87      	ldr	r3, [pc, #540]	; (80052ec <menuInit+0x948>)
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	1c53      	adds	r3, r2, #1
 80050d2:	4986      	ldr	r1, [pc, #536]	; (80052ec <menuInit+0x948>)
 80050d4:	600b      	str	r3, [r1, #0]
 80050d6:	4613      	mov	r3, r2
 80050d8:	00db      	lsls	r3, r3, #3
 80050da:	4413      	add	r3, r2
 80050dc:	009b      	lsls	r3, r3, #2
 80050de:	4a84      	ldr	r2, [pc, #528]	; (80052f0 <menuInit+0x94c>)
 80050e0:	189c      	adds	r4, r3, r2
 80050e2:	4b84      	ldr	r3, [pc, #528]	; (80052f4 <menuInit+0x950>)
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	1c53      	adds	r3, r2, #1
 80050e8:	4982      	ldr	r1, [pc, #520]	; (80052f4 <menuInit+0x950>)
 80050ea:	600b      	str	r3, [r1, #0]
 80050ec:	4613      	mov	r3, r2
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	4413      	add	r3, r2
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	4a80      	ldr	r2, [pc, #512]	; (80052f8 <menuInit+0x954>)
 80050f6:	1898      	adds	r0, r3, r2
 80050f8:	4b87      	ldr	r3, [pc, #540]	; (8005318 <menuInit+0x974>)
 80050fa:	4a88      	ldr	r2, [pc, #544]	; (800531c <menuInit+0x978>)
 80050fc:	4987      	ldr	r1, [pc, #540]	; (800531c <menuInit+0x978>)
 80050fe:	f000 fc93 	bl	8005a28 <initObjChangeable>
 8005102:	4602      	mov	r2, r0
 8005104:	2300      	movs	r3, #0
 8005106:	9302      	str	r3, [sp, #8]
 8005108:	2302      	movs	r3, #2
 800510a:	9301      	str	r3, [sp, #4]
 800510c:	2301      	movs	r3, #1
 800510e:	9300      	str	r3, [sp, #0]
 8005110:	4613      	mov	r3, r2
 8005112:	4a7e      	ldr	r2, [pc, #504]	; (800530c <menuInit+0x968>)
 8005114:	4982      	ldr	r1, [pc, #520]	; (8005320 <menuInit+0x97c>)
 8005116:	4620      	mov	r0, r4
 8005118:	f000 fbfe 	bl	8005918 <initItemParameter>
			initItemParameter(&(item[item_index++]), 	"  ", W(PID_MODE), initObjChangeable(&(obj[obj_index++]), inc_mode_pid_value, dec_mode_pid_value, show_mode_pid_value), 1, 3, line);  
 800511c:	4b73      	ldr	r3, [pc, #460]	; (80052ec <menuInit+0x948>)
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	1c53      	adds	r3, r2, #1
 8005122:	4972      	ldr	r1, [pc, #456]	; (80052ec <menuInit+0x948>)
 8005124:	600b      	str	r3, [r1, #0]
 8005126:	4613      	mov	r3, r2
 8005128:	00db      	lsls	r3, r3, #3
 800512a:	4413      	add	r3, r2
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	4a70      	ldr	r2, [pc, #448]	; (80052f0 <menuInit+0x94c>)
 8005130:	189c      	adds	r4, r3, r2
 8005132:	4b70      	ldr	r3, [pc, #448]	; (80052f4 <menuInit+0x950>)
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	1c53      	adds	r3, r2, #1
 8005138:	496e      	ldr	r1, [pc, #440]	; (80052f4 <menuInit+0x950>)
 800513a:	600b      	str	r3, [r1, #0]
 800513c:	4613      	mov	r3, r2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	4413      	add	r3, r2
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	4a6c      	ldr	r2, [pc, #432]	; (80052f8 <menuInit+0x954>)
 8005146:	1898      	adds	r0, r3, r2
 8005148:	4b76      	ldr	r3, [pc, #472]	; (8005324 <menuInit+0x980>)
 800514a:	4a77      	ldr	r2, [pc, #476]	; (8005328 <menuInit+0x984>)
 800514c:	4977      	ldr	r1, [pc, #476]	; (800532c <menuInit+0x988>)
 800514e:	f000 fc6b 	bl	8005a28 <initObjChangeable>
 8005152:	4602      	mov	r2, r0
 8005154:	2300      	movs	r3, #0
 8005156:	9302      	str	r3, [sp, #8]
 8005158:	2303      	movs	r3, #3
 800515a:	9301      	str	r3, [sp, #4]
 800515c:	2301      	movs	r3, #1
 800515e:	9300      	str	r3, [sp, #0]
 8005160:	4613      	mov	r3, r2
 8005162:	4a6a      	ldr	r2, [pc, #424]	; (800530c <menuInit+0x968>)
 8005164:	4972      	ldr	r1, [pc, #456]	; (8005330 <menuInit+0x98c>)
 8005166:	4620      	mov	r0, r4
 8005168:	f000 fbd6 	bl	8005918 <initItemParameter>
			initItemSubmenu(&(item[item_index++]), "<", W(PID_MODE), W(MODE), 0, 7);  
 800516c:	4b5f      	ldr	r3, [pc, #380]	; (80052ec <menuInit+0x948>)
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	1c53      	adds	r3, r2, #1
 8005172:	495e      	ldr	r1, [pc, #376]	; (80052ec <menuInit+0x948>)
 8005174:	600b      	str	r3, [r1, #0]
 8005176:	4613      	mov	r3, r2
 8005178:	00db      	lsls	r3, r3, #3
 800517a:	4413      	add	r3, r2
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	4a5c      	ldr	r2, [pc, #368]	; (80052f0 <menuInit+0x94c>)
 8005180:	1898      	adds	r0, r3, r2
 8005182:	2307      	movs	r3, #7
 8005184:	9301      	str	r3, [sp, #4]
 8005186:	2300      	movs	r3, #0
 8005188:	9300      	str	r3, [sp, #0]
 800518a:	4b5e      	ldr	r3, [pc, #376]	; (8005304 <menuInit+0x960>)
 800518c:	4a5f      	ldr	r2, [pc, #380]	; (800530c <menuInit+0x968>)
 800518e:	4969      	ldr	r1, [pc, #420]	; (8005334 <menuInit+0x990>)
 8005190:	f000 fb8c 	bl	80058ac <initItemSubmenu>
			initItemParameter(&(item[item_index++]), "", W(PID_MODE), initObjNotchangeable(&(obj[obj_index++]), show_cur_tension), 11, 6, column);  
 8005194:	4b55      	ldr	r3, [pc, #340]	; (80052ec <menuInit+0x948>)
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	1c53      	adds	r3, r2, #1
 800519a:	4954      	ldr	r1, [pc, #336]	; (80052ec <menuInit+0x948>)
 800519c:	600b      	str	r3, [r1, #0]
 800519e:	4613      	mov	r3, r2
 80051a0:	00db      	lsls	r3, r3, #3
 80051a2:	4413      	add	r3, r2
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	4a52      	ldr	r2, [pc, #328]	; (80052f0 <menuInit+0x94c>)
 80051a8:	189c      	adds	r4, r3, r2
 80051aa:	4b52      	ldr	r3, [pc, #328]	; (80052f4 <menuInit+0x950>)
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	1c53      	adds	r3, r2, #1
 80051b0:	4950      	ldr	r1, [pc, #320]	; (80052f4 <menuInit+0x950>)
 80051b2:	600b      	str	r3, [r1, #0]
 80051b4:	4613      	mov	r3, r2
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	4413      	add	r3, r2
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	4a4e      	ldr	r2, [pc, #312]	; (80052f8 <menuInit+0x954>)
 80051be:	4413      	add	r3, r2
 80051c0:	495d      	ldr	r1, [pc, #372]	; (8005338 <menuInit+0x994>)
 80051c2:	4618      	mov	r0, r3
 80051c4:	f000 fc44 	bl	8005a50 <initObjNotchangeable>
 80051c8:	4602      	mov	r2, r0
 80051ca:	2301      	movs	r3, #1
 80051cc:	9302      	str	r3, [sp, #8]
 80051ce:	2306      	movs	r3, #6
 80051d0:	9301      	str	r3, [sp, #4]
 80051d2:	230b      	movs	r3, #11
 80051d4:	9300      	str	r3, [sp, #0]
 80051d6:	4613      	mov	r3, r2
 80051d8:	4a4c      	ldr	r2, [pc, #304]	; (800530c <menuInit+0x968>)
 80051da:	4958      	ldr	r1, [pc, #352]	; (800533c <menuInit+0x998>)
 80051dc:	4620      	mov	r0, r4
 80051de:	f000 fb9b 	bl	8005918 <initItemParameter>
		initItemSubmenu(&(item[item_index++]), 		" .", W(MODE), W(LAZY_PID_MODE), 1, 4);  
 80051e2:	4b42      	ldr	r3, [pc, #264]	; (80052ec <menuInit+0x948>)
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	1c53      	adds	r3, r2, #1
 80051e8:	4940      	ldr	r1, [pc, #256]	; (80052ec <menuInit+0x948>)
 80051ea:	600b      	str	r3, [r1, #0]
 80051ec:	4613      	mov	r3, r2
 80051ee:	00db      	lsls	r3, r3, #3
 80051f0:	4413      	add	r3, r2
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	4a3e      	ldr	r2, [pc, #248]	; (80052f0 <menuInit+0x94c>)
 80051f6:	1898      	adds	r0, r3, r2
 80051f8:	2304      	movs	r3, #4
 80051fa:	9301      	str	r3, [sp, #4]
 80051fc:	2301      	movs	r3, #1
 80051fe:	9300      	str	r3, [sp, #0]
 8005200:	4b4f      	ldr	r3, [pc, #316]	; (8005340 <menuInit+0x99c>)
 8005202:	4a40      	ldr	r2, [pc, #256]	; (8005304 <menuInit+0x960>)
 8005204:	494f      	ldr	r1, [pc, #316]	; (8005344 <menuInit+0x9a0>)
 8005206:	f000 fb51 	bl	80058ac <initItemSubmenu>
			initItemLabel(&(item[item_index++]), "  .", W(LAZY_PID_MODE), 0, 0);
 800520a:	4b38      	ldr	r3, [pc, #224]	; (80052ec <menuInit+0x948>)
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	1c53      	adds	r3, r2, #1
 8005210:	4936      	ldr	r1, [pc, #216]	; (80052ec <menuInit+0x948>)
 8005212:	600b      	str	r3, [r1, #0]
 8005214:	4613      	mov	r3, r2
 8005216:	00db      	lsls	r3, r3, #3
 8005218:	4413      	add	r3, r2
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	4a34      	ldr	r2, [pc, #208]	; (80052f0 <menuInit+0x94c>)
 800521e:	1898      	adds	r0, r3, r2
 8005220:	2300      	movs	r3, #0
 8005222:	9300      	str	r3, [sp, #0]
 8005224:	2300      	movs	r3, #0
 8005226:	4a46      	ldr	r2, [pc, #280]	; (8005340 <menuInit+0x99c>)
 8005228:	4947      	ldr	r1, [pc, #284]	; (8005348 <menuInit+0x9a4>)
 800522a:	f000 fbac 	bl	8005986 <initItemLabel>
			initItemParameter(&(item[item_index++]), 	"     ", W(LAZY_PID_MODE), initObjChangeable(&(obj[obj_index++]), switch_mode_lazy_pid_state, switch_mode_lazy_pid_state, show_mode_lazy_pid_state), 1, 2, line);  
 800522e:	4b2f      	ldr	r3, [pc, #188]	; (80052ec <menuInit+0x948>)
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	1c53      	adds	r3, r2, #1
 8005234:	492d      	ldr	r1, [pc, #180]	; (80052ec <menuInit+0x948>)
 8005236:	600b      	str	r3, [r1, #0]
 8005238:	4613      	mov	r3, r2
 800523a:	00db      	lsls	r3, r3, #3
 800523c:	4413      	add	r3, r2
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	4a2b      	ldr	r2, [pc, #172]	; (80052f0 <menuInit+0x94c>)
 8005242:	189c      	adds	r4, r3, r2
 8005244:	4b2b      	ldr	r3, [pc, #172]	; (80052f4 <menuInit+0x950>)
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	1c53      	adds	r3, r2, #1
 800524a:	492a      	ldr	r1, [pc, #168]	; (80052f4 <menuInit+0x950>)
 800524c:	600b      	str	r3, [r1, #0]
 800524e:	4613      	mov	r3, r2
 8005250:	009b      	lsls	r3, r3, #2
 8005252:	4413      	add	r3, r2
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	4a28      	ldr	r2, [pc, #160]	; (80052f8 <menuInit+0x954>)
 8005258:	1898      	adds	r0, r3, r2
 800525a:	4b3c      	ldr	r3, [pc, #240]	; (800534c <menuInit+0x9a8>)
 800525c:	4a3c      	ldr	r2, [pc, #240]	; (8005350 <menuInit+0x9ac>)
 800525e:	493c      	ldr	r1, [pc, #240]	; (8005350 <menuInit+0x9ac>)
 8005260:	f000 fbe2 	bl	8005a28 <initObjChangeable>
 8005264:	4602      	mov	r2, r0
 8005266:	2300      	movs	r3, #0
 8005268:	9302      	str	r3, [sp, #8]
 800526a:	2302      	movs	r3, #2
 800526c:	9301      	str	r3, [sp, #4]
 800526e:	2301      	movs	r3, #1
 8005270:	9300      	str	r3, [sp, #0]
 8005272:	4613      	mov	r3, r2
 8005274:	4a32      	ldr	r2, [pc, #200]	; (8005340 <menuInit+0x99c>)
 8005276:	492a      	ldr	r1, [pc, #168]	; (8005320 <menuInit+0x97c>)
 8005278:	4620      	mov	r0, r4
 800527a:	f000 fb4d 	bl	8005918 <initItemParameter>
			initItemParameter(&(item[item_index++]), 	"   ", W(LAZY_PID_MODE), initObjChangeable(&(obj[obj_index++]), inc_mode_lazy_pid_value, dec_mode_lazy_pid_value, show_mode_lazy_pid_value), 1, 3, line);  
 800527e:	4b1b      	ldr	r3, [pc, #108]	; (80052ec <menuInit+0x948>)
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	1c53      	adds	r3, r2, #1
 8005284:	4919      	ldr	r1, [pc, #100]	; (80052ec <menuInit+0x948>)
 8005286:	600b      	str	r3, [r1, #0]
 8005288:	4613      	mov	r3, r2
 800528a:	00db      	lsls	r3, r3, #3
 800528c:	4413      	add	r3, r2
 800528e:	009b      	lsls	r3, r3, #2
 8005290:	4a17      	ldr	r2, [pc, #92]	; (80052f0 <menuInit+0x94c>)
 8005292:	189c      	adds	r4, r3, r2
 8005294:	4b17      	ldr	r3, [pc, #92]	; (80052f4 <menuInit+0x950>)
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	1c53      	adds	r3, r2, #1
 800529a:	4916      	ldr	r1, [pc, #88]	; (80052f4 <menuInit+0x950>)
 800529c:	600b      	str	r3, [r1, #0]
 800529e:	4613      	mov	r3, r2
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	4413      	add	r3, r2
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	4a14      	ldr	r2, [pc, #80]	; (80052f8 <menuInit+0x954>)
 80052a8:	1898      	adds	r0, r3, r2
 80052aa:	4b2a      	ldr	r3, [pc, #168]	; (8005354 <menuInit+0x9b0>)
 80052ac:	4a2a      	ldr	r2, [pc, #168]	; (8005358 <menuInit+0x9b4>)
 80052ae:	492b      	ldr	r1, [pc, #172]	; (800535c <menuInit+0x9b8>)
 80052b0:	f000 fbba 	bl	8005a28 <initObjChangeable>
 80052b4:	4602      	mov	r2, r0
 80052b6:	2300      	movs	r3, #0
 80052b8:	9302      	str	r3, [sp, #8]
 80052ba:	2303      	movs	r3, #3
 80052bc:	9301      	str	r3, [sp, #4]
 80052be:	2301      	movs	r3, #1
 80052c0:	9300      	str	r3, [sp, #0]
 80052c2:	4613      	mov	r3, r2
 80052c4:	4a1e      	ldr	r2, [pc, #120]	; (8005340 <menuInit+0x99c>)
 80052c6:	4926      	ldr	r1, [pc, #152]	; (8005360 <menuInit+0x9bc>)
 80052c8:	4620      	mov	r0, r4
 80052ca:	f000 fb25 	bl	8005918 <initItemParameter>
			initItemParameter(&(item[item_index++]), 	"      ", W(LAZY_PID_MODE), initObjChangeable(&(obj[obj_index++]), inc_mode_lazy_pid_err, dec_mode_lazy_pid_err, show_mode_lazy_pid_err), 1, 4, line);
 80052ce:	4b07      	ldr	r3, [pc, #28]	; (80052ec <menuInit+0x948>)
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	1c53      	adds	r3, r2, #1
 80052d4:	4905      	ldr	r1, [pc, #20]	; (80052ec <menuInit+0x948>)
 80052d6:	600b      	str	r3, [r1, #0]
 80052d8:	4613      	mov	r3, r2
 80052da:	00db      	lsls	r3, r3, #3
 80052dc:	4413      	add	r3, r2
 80052de:	009b      	lsls	r3, r3, #2
 80052e0:	4a03      	ldr	r2, [pc, #12]	; (80052f0 <menuInit+0x94c>)
 80052e2:	189c      	adds	r4, r3, r2
 80052e4:	4b03      	ldr	r3, [pc, #12]	; (80052f4 <menuInit+0x950>)
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	1c53      	adds	r3, r2, #1
 80052ea:	e03b      	b.n	8005364 <menuInit+0x9c0>
 80052ec:	20000304 	.word	0x20000304
 80052f0:	20000308 	.word	0x20000308
 80052f4:	20000a10 	.word	0x20000a10
 80052f8:	20000a14 	.word	0x20000a14
 80052fc:	0800402d 	.word	0x0800402d
 8005300:	0800400d 	.word	0x0800400d
 8005304:	200001d4 	.word	0x200001d4
 8005308:	0800859c 	.word	0x0800859c
 800530c:	200001f4 	.word	0x200001f4
 8005310:	080085a8 	.word	0x080085a8
 8005314:	080085b4 	.word	0x080085b4
 8005318:	080042e1 	.word	0x080042e1
 800531c:	080042b5 	.word	0x080042b5
 8005320:	080085c0 	.word	0x080085c0
 8005324:	080043a9 	.word	0x080043a9
 8005328:	08004361 	.word	0x08004361
 800532c:	08004321 	.word	0x08004321
 8005330:	080085cc 	.word	0x080085cc
 8005334:	08008544 	.word	0x08008544
 8005338:	08003cf5 	.word	0x08003cf5
 800533c:	080084f4 	.word	0x080084f4
 8005340:	20000204 	.word	0x20000204
 8005344:	080085d8 	.word	0x080085d8
 8005348:	080085e4 	.word	0x080085e4
 800534c:	08004099 	.word	0x08004099
 8005350:	0800406d 	.word	0x0800406d
 8005354:	080041f5 	.word	0x080041f5
 8005358:	080041d9 	.word	0x080041d9
 800535c:	080041bd 	.word	0x080041bd
 8005360:	080085f8 	.word	0x080085f8
 8005364:	49ae      	ldr	r1, [pc, #696]	; (8005620 <menuInit+0xc7c>)
 8005366:	600b      	str	r3, [r1, #0]
 8005368:	4613      	mov	r3, r2
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	4413      	add	r3, r2
 800536e:	009b      	lsls	r3, r3, #2
 8005370:	4aac      	ldr	r2, [pc, #688]	; (8005624 <menuInit+0xc80>)
 8005372:	1898      	adds	r0, r3, r2
 8005374:	4bac      	ldr	r3, [pc, #688]	; (8005628 <menuInit+0xc84>)
 8005376:	4aad      	ldr	r2, [pc, #692]	; (800562c <menuInit+0xc88>)
 8005378:	49ad      	ldr	r1, [pc, #692]	; (8005630 <menuInit+0xc8c>)
 800537a:	f000 fb55 	bl	8005a28 <initObjChangeable>
 800537e:	4602      	mov	r2, r0
 8005380:	2300      	movs	r3, #0
 8005382:	9302      	str	r3, [sp, #8]
 8005384:	2304      	movs	r3, #4
 8005386:	9301      	str	r3, [sp, #4]
 8005388:	2301      	movs	r3, #1
 800538a:	9300      	str	r3, [sp, #0]
 800538c:	4613      	mov	r3, r2
 800538e:	4aa9      	ldr	r2, [pc, #676]	; (8005634 <menuInit+0xc90>)
 8005390:	49a9      	ldr	r1, [pc, #676]	; (8005638 <menuInit+0xc94>)
 8005392:	4620      	mov	r0, r4
 8005394:	f000 fac0 	bl	8005918 <initItemParameter>
			initItemParameter(&(item[item_index++]), 	"    ", W(LAZY_PID_MODE), initObjChangeable(&(obj[obj_index++]), inc_mode_lazy_pid_period, dec_mode_lazy_pid_period, show_mode_lazy_pid_period), 1, 5, line);
 8005398:	4ba8      	ldr	r3, [pc, #672]	; (800563c <menuInit+0xc98>)
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	1c53      	adds	r3, r2, #1
 800539e:	49a7      	ldr	r1, [pc, #668]	; (800563c <menuInit+0xc98>)
 80053a0:	600b      	str	r3, [r1, #0]
 80053a2:	4613      	mov	r3, r2
 80053a4:	00db      	lsls	r3, r3, #3
 80053a6:	4413      	add	r3, r2
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	4aa5      	ldr	r2, [pc, #660]	; (8005640 <menuInit+0xc9c>)
 80053ac:	189c      	adds	r4, r3, r2
 80053ae:	4b9c      	ldr	r3, [pc, #624]	; (8005620 <menuInit+0xc7c>)
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	1c53      	adds	r3, r2, #1
 80053b4:	499a      	ldr	r1, [pc, #616]	; (8005620 <menuInit+0xc7c>)
 80053b6:	600b      	str	r3, [r1, #0]
 80053b8:	4613      	mov	r3, r2
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	4413      	add	r3, r2
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	4a98      	ldr	r2, [pc, #608]	; (8005624 <menuInit+0xc80>)
 80053c2:	1898      	adds	r0, r3, r2
 80053c4:	4b9f      	ldr	r3, [pc, #636]	; (8005644 <menuInit+0xca0>)
 80053c6:	4aa0      	ldr	r2, [pc, #640]	; (8005648 <menuInit+0xca4>)
 80053c8:	49a0      	ldr	r1, [pc, #640]	; (800564c <menuInit+0xca8>)
 80053ca:	f000 fb2d 	bl	8005a28 <initObjChangeable>
 80053ce:	4602      	mov	r2, r0
 80053d0:	2300      	movs	r3, #0
 80053d2:	9302      	str	r3, [sp, #8]
 80053d4:	2305      	movs	r3, #5
 80053d6:	9301      	str	r3, [sp, #4]
 80053d8:	2301      	movs	r3, #1
 80053da:	9300      	str	r3, [sp, #0]
 80053dc:	4613      	mov	r3, r2
 80053de:	4a95      	ldr	r2, [pc, #596]	; (8005634 <menuInit+0xc90>)
 80053e0:	499b      	ldr	r1, [pc, #620]	; (8005650 <menuInit+0xcac>)
 80053e2:	4620      	mov	r0, r4
 80053e4:	f000 fa98 	bl	8005918 <initItemParameter>
			initItemSubmenu(&(item[item_index++]), "<", W(LAZY_PID_MODE), W(MODE), 0, 7);  
 80053e8:	4b94      	ldr	r3, [pc, #592]	; (800563c <menuInit+0xc98>)
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	1c53      	adds	r3, r2, #1
 80053ee:	4993      	ldr	r1, [pc, #588]	; (800563c <menuInit+0xc98>)
 80053f0:	600b      	str	r3, [r1, #0]
 80053f2:	4613      	mov	r3, r2
 80053f4:	00db      	lsls	r3, r3, #3
 80053f6:	4413      	add	r3, r2
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	4a91      	ldr	r2, [pc, #580]	; (8005640 <menuInit+0xc9c>)
 80053fc:	1898      	adds	r0, r3, r2
 80053fe:	2307      	movs	r3, #7
 8005400:	9301      	str	r3, [sp, #4]
 8005402:	2300      	movs	r3, #0
 8005404:	9300      	str	r3, [sp, #0]
 8005406:	4b93      	ldr	r3, [pc, #588]	; (8005654 <menuInit+0xcb0>)
 8005408:	4a8a      	ldr	r2, [pc, #552]	; (8005634 <menuInit+0xc90>)
 800540a:	4993      	ldr	r1, [pc, #588]	; (8005658 <menuInit+0xcb4>)
 800540c:	f000 fa4e 	bl	80058ac <initItemSubmenu>
			initItemParameter(&(item[item_index++]), "", W(LAZY_PID_MODE), initObjNotchangeable(&(obj[obj_index++]), show_cur_tension), 11, 6, column);  
 8005410:	4b8a      	ldr	r3, [pc, #552]	; (800563c <menuInit+0xc98>)
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	1c53      	adds	r3, r2, #1
 8005416:	4989      	ldr	r1, [pc, #548]	; (800563c <menuInit+0xc98>)
 8005418:	600b      	str	r3, [r1, #0]
 800541a:	4613      	mov	r3, r2
 800541c:	00db      	lsls	r3, r3, #3
 800541e:	4413      	add	r3, r2
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	4a87      	ldr	r2, [pc, #540]	; (8005640 <menuInit+0xc9c>)
 8005424:	189c      	adds	r4, r3, r2
 8005426:	4b7e      	ldr	r3, [pc, #504]	; (8005620 <menuInit+0xc7c>)
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	1c53      	adds	r3, r2, #1
 800542c:	497c      	ldr	r1, [pc, #496]	; (8005620 <menuInit+0xc7c>)
 800542e:	600b      	str	r3, [r1, #0]
 8005430:	4613      	mov	r3, r2
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	4413      	add	r3, r2
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	4a7a      	ldr	r2, [pc, #488]	; (8005624 <menuInit+0xc80>)
 800543a:	4413      	add	r3, r2
 800543c:	4987      	ldr	r1, [pc, #540]	; (800565c <menuInit+0xcb8>)
 800543e:	4618      	mov	r0, r3
 8005440:	f000 fb06 	bl	8005a50 <initObjNotchangeable>
 8005444:	4602      	mov	r2, r0
 8005446:	2301      	movs	r3, #1
 8005448:	9302      	str	r3, [sp, #8]
 800544a:	2306      	movs	r3, #6
 800544c:	9301      	str	r3, [sp, #4]
 800544e:	230b      	movs	r3, #11
 8005450:	9300      	str	r3, [sp, #0]
 8005452:	4613      	mov	r3, r2
 8005454:	4a77      	ldr	r2, [pc, #476]	; (8005634 <menuInit+0xc90>)
 8005456:	4982      	ldr	r1, [pc, #520]	; (8005660 <menuInit+0xcbc>)
 8005458:	4620      	mov	r0, r4
 800545a:	f000 fa5d 	bl	8005918 <initItemParameter>
		initItemSubmenu(&(item[item_index++]), 		" ", W(MODE), W(PULS_MODE), 1, 5);  
 800545e:	4b77      	ldr	r3, [pc, #476]	; (800563c <menuInit+0xc98>)
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	1c53      	adds	r3, r2, #1
 8005464:	4975      	ldr	r1, [pc, #468]	; (800563c <menuInit+0xc98>)
 8005466:	600b      	str	r3, [r1, #0]
 8005468:	4613      	mov	r3, r2
 800546a:	00db      	lsls	r3, r3, #3
 800546c:	4413      	add	r3, r2
 800546e:	009b      	lsls	r3, r3, #2
 8005470:	4a73      	ldr	r2, [pc, #460]	; (8005640 <menuInit+0xc9c>)
 8005472:	1898      	adds	r0, r3, r2
 8005474:	2305      	movs	r3, #5
 8005476:	9301      	str	r3, [sp, #4]
 8005478:	2301      	movs	r3, #1
 800547a:	9300      	str	r3, [sp, #0]
 800547c:	4b79      	ldr	r3, [pc, #484]	; (8005664 <menuInit+0xcc0>)
 800547e:	4a75      	ldr	r2, [pc, #468]	; (8005654 <menuInit+0xcb0>)
 8005480:	4979      	ldr	r1, [pc, #484]	; (8005668 <menuInit+0xcc4>)
 8005482:	f000 fa13 	bl	80058ac <initItemSubmenu>
			initItemLabel(&(item[item_index++]), " ", W(PULS_MODE), 0, 0);
 8005486:	4b6d      	ldr	r3, [pc, #436]	; (800563c <menuInit+0xc98>)
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	1c53      	adds	r3, r2, #1
 800548c:	496b      	ldr	r1, [pc, #428]	; (800563c <menuInit+0xc98>)
 800548e:	600b      	str	r3, [r1, #0]
 8005490:	4613      	mov	r3, r2
 8005492:	00db      	lsls	r3, r3, #3
 8005494:	4413      	add	r3, r2
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	4a69      	ldr	r2, [pc, #420]	; (8005640 <menuInit+0xc9c>)
 800549a:	1898      	adds	r0, r3, r2
 800549c:	2300      	movs	r3, #0
 800549e:	9300      	str	r3, [sp, #0]
 80054a0:	2300      	movs	r3, #0
 80054a2:	4a70      	ldr	r2, [pc, #448]	; (8005664 <menuInit+0xcc0>)
 80054a4:	4971      	ldr	r1, [pc, #452]	; (800566c <menuInit+0xcc8>)
 80054a6:	f000 fa6e 	bl	8005986 <initItemLabel>
			initItemParameter(&(item[item_index++]), 	"     ", W(PULS_MODE), initObjChangeable(&(obj[obj_index++]), switch_mode_puls_state, switch_mode_puls_state, show_mode_puls_state), 1, 2, line);  
 80054aa:	4b64      	ldr	r3, [pc, #400]	; (800563c <menuInit+0xc98>)
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	1c53      	adds	r3, r2, #1
 80054b0:	4962      	ldr	r1, [pc, #392]	; (800563c <menuInit+0xc98>)
 80054b2:	600b      	str	r3, [r1, #0]
 80054b4:	4613      	mov	r3, r2
 80054b6:	00db      	lsls	r3, r3, #3
 80054b8:	4413      	add	r3, r2
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	4a60      	ldr	r2, [pc, #384]	; (8005640 <menuInit+0xc9c>)
 80054be:	189c      	adds	r4, r3, r2
 80054c0:	4b57      	ldr	r3, [pc, #348]	; (8005620 <menuInit+0xc7c>)
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	1c53      	adds	r3, r2, #1
 80054c6:	4956      	ldr	r1, [pc, #344]	; (8005620 <menuInit+0xc7c>)
 80054c8:	600b      	str	r3, [r1, #0]
 80054ca:	4613      	mov	r3, r2
 80054cc:	009b      	lsls	r3, r3, #2
 80054ce:	4413      	add	r3, r2
 80054d0:	009b      	lsls	r3, r3, #2
 80054d2:	4a54      	ldr	r2, [pc, #336]	; (8005624 <menuInit+0xc80>)
 80054d4:	1898      	adds	r0, r3, r2
 80054d6:	4b66      	ldr	r3, [pc, #408]	; (8005670 <menuInit+0xccc>)
 80054d8:	4a66      	ldr	r2, [pc, #408]	; (8005674 <menuInit+0xcd0>)
 80054da:	4966      	ldr	r1, [pc, #408]	; (8005674 <menuInit+0xcd0>)
 80054dc:	f000 faa4 	bl	8005a28 <initObjChangeable>
 80054e0:	4602      	mov	r2, r0
 80054e2:	2300      	movs	r3, #0
 80054e4:	9302      	str	r3, [sp, #8]
 80054e6:	2302      	movs	r3, #2
 80054e8:	9301      	str	r3, [sp, #4]
 80054ea:	2301      	movs	r3, #1
 80054ec:	9300      	str	r3, [sp, #0]
 80054ee:	4613      	mov	r3, r2
 80054f0:	4a5c      	ldr	r2, [pc, #368]	; (8005664 <menuInit+0xcc0>)
 80054f2:	4961      	ldr	r1, [pc, #388]	; (8005678 <menuInit+0xcd4>)
 80054f4:	4620      	mov	r0, r4
 80054f6:	f000 fa0f 	bl	8005918 <initItemParameter>
			initItemParameter(&(item[item_index++]), 	"        ", W(PULS_MODE), initObjChangeable(&(obj[obj_index++]), inc_mode_puls_from_value, dec_mode_puls_from_value, show_mode_puls_from_value), 1, 3, line);  
 80054fa:	4b50      	ldr	r3, [pc, #320]	; (800563c <menuInit+0xc98>)
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	1c53      	adds	r3, r2, #1
 8005500:	494e      	ldr	r1, [pc, #312]	; (800563c <menuInit+0xc98>)
 8005502:	600b      	str	r3, [r1, #0]
 8005504:	4613      	mov	r3, r2
 8005506:	00db      	lsls	r3, r3, #3
 8005508:	4413      	add	r3, r2
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	4a4c      	ldr	r2, [pc, #304]	; (8005640 <menuInit+0xc9c>)
 800550e:	189c      	adds	r4, r3, r2
 8005510:	4b43      	ldr	r3, [pc, #268]	; (8005620 <menuInit+0xc7c>)
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	1c53      	adds	r3, r2, #1
 8005516:	4942      	ldr	r1, [pc, #264]	; (8005620 <menuInit+0xc7c>)
 8005518:	600b      	str	r3, [r1, #0]
 800551a:	4613      	mov	r3, r2
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	4413      	add	r3, r2
 8005520:	009b      	lsls	r3, r3, #2
 8005522:	4a40      	ldr	r2, [pc, #256]	; (8005624 <menuInit+0xc80>)
 8005524:	1898      	adds	r0, r3, r2
 8005526:	4b55      	ldr	r3, [pc, #340]	; (800567c <menuInit+0xcd8>)
 8005528:	4a55      	ldr	r2, [pc, #340]	; (8005680 <menuInit+0xcdc>)
 800552a:	4956      	ldr	r1, [pc, #344]	; (8005684 <menuInit+0xce0>)
 800552c:	f000 fa7c 	bl	8005a28 <initObjChangeable>
 8005530:	4602      	mov	r2, r0
 8005532:	2300      	movs	r3, #0
 8005534:	9302      	str	r3, [sp, #8]
 8005536:	2303      	movs	r3, #3
 8005538:	9301      	str	r3, [sp, #4]
 800553a:	2301      	movs	r3, #1
 800553c:	9300      	str	r3, [sp, #0]
 800553e:	4613      	mov	r3, r2
 8005540:	4a48      	ldr	r2, [pc, #288]	; (8005664 <menuInit+0xcc0>)
 8005542:	4951      	ldr	r1, [pc, #324]	; (8005688 <menuInit+0xce4>)
 8005544:	4620      	mov	r0, r4
 8005546:	f000 f9e7 	bl	8005918 <initItemParameter>
			initItemParameter(&(item[item_index++]), 	"        ", W(PULS_MODE), initObjChangeable(&(obj[obj_index++]), inc_mode_puls_to_value, dec_mode_puls_to_value, show_mode_puls_to_value), 1, 4, line);  
 800554a:	4b3c      	ldr	r3, [pc, #240]	; (800563c <menuInit+0xc98>)
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	1c53      	adds	r3, r2, #1
 8005550:	493a      	ldr	r1, [pc, #232]	; (800563c <menuInit+0xc98>)
 8005552:	600b      	str	r3, [r1, #0]
 8005554:	4613      	mov	r3, r2
 8005556:	00db      	lsls	r3, r3, #3
 8005558:	4413      	add	r3, r2
 800555a:	009b      	lsls	r3, r3, #2
 800555c:	4a38      	ldr	r2, [pc, #224]	; (8005640 <menuInit+0xc9c>)
 800555e:	189c      	adds	r4, r3, r2
 8005560:	4b2f      	ldr	r3, [pc, #188]	; (8005620 <menuInit+0xc7c>)
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	1c53      	adds	r3, r2, #1
 8005566:	492e      	ldr	r1, [pc, #184]	; (8005620 <menuInit+0xc7c>)
 8005568:	600b      	str	r3, [r1, #0]
 800556a:	4613      	mov	r3, r2
 800556c:	009b      	lsls	r3, r3, #2
 800556e:	4413      	add	r3, r2
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	4a2c      	ldr	r2, [pc, #176]	; (8005624 <menuInit+0xc80>)
 8005574:	1898      	adds	r0, r3, r2
 8005576:	4b45      	ldr	r3, [pc, #276]	; (800568c <menuInit+0xce8>)
 8005578:	4a45      	ldr	r2, [pc, #276]	; (8005690 <menuInit+0xcec>)
 800557a:	4946      	ldr	r1, [pc, #280]	; (8005694 <menuInit+0xcf0>)
 800557c:	f000 fa54 	bl	8005a28 <initObjChangeable>
 8005580:	4602      	mov	r2, r0
 8005582:	2300      	movs	r3, #0
 8005584:	9302      	str	r3, [sp, #8]
 8005586:	2304      	movs	r3, #4
 8005588:	9301      	str	r3, [sp, #4]
 800558a:	2301      	movs	r3, #1
 800558c:	9300      	str	r3, [sp, #0]
 800558e:	4613      	mov	r3, r2
 8005590:	4a34      	ldr	r2, [pc, #208]	; (8005664 <menuInit+0xcc0>)
 8005592:	4941      	ldr	r1, [pc, #260]	; (8005698 <menuInit+0xcf4>)
 8005594:	4620      	mov	r0, r4
 8005596:	f000 f9bf 	bl	8005918 <initItemParameter>
			initItemParameter(&(item[item_index++]), 	"    ", W(PULS_MODE), initObjChangeable(&(obj[obj_index++]), inc_mode_puls_period_value, dec_mode_puls_period_value, show_mode_puls_period_value), 1, 5, line);  
 800559a:	4b28      	ldr	r3, [pc, #160]	; (800563c <menuInit+0xc98>)
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	1c53      	adds	r3, r2, #1
 80055a0:	4926      	ldr	r1, [pc, #152]	; (800563c <menuInit+0xc98>)
 80055a2:	600b      	str	r3, [r1, #0]
 80055a4:	4613      	mov	r3, r2
 80055a6:	00db      	lsls	r3, r3, #3
 80055a8:	4413      	add	r3, r2
 80055aa:	009b      	lsls	r3, r3, #2
 80055ac:	4a24      	ldr	r2, [pc, #144]	; (8005640 <menuInit+0xc9c>)
 80055ae:	189c      	adds	r4, r3, r2
 80055b0:	4b1b      	ldr	r3, [pc, #108]	; (8005620 <menuInit+0xc7c>)
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	1c53      	adds	r3, r2, #1
 80055b6:	491a      	ldr	r1, [pc, #104]	; (8005620 <menuInit+0xc7c>)
 80055b8:	600b      	str	r3, [r1, #0]
 80055ba:	4613      	mov	r3, r2
 80055bc:	009b      	lsls	r3, r3, #2
 80055be:	4413      	add	r3, r2
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	4a18      	ldr	r2, [pc, #96]	; (8005624 <menuInit+0xc80>)
 80055c4:	1898      	adds	r0, r3, r2
 80055c6:	4b35      	ldr	r3, [pc, #212]	; (800569c <menuInit+0xcf8>)
 80055c8:	4a35      	ldr	r2, [pc, #212]	; (80056a0 <menuInit+0xcfc>)
 80055ca:	4936      	ldr	r1, [pc, #216]	; (80056a4 <menuInit+0xd00>)
 80055cc:	f000 fa2c 	bl	8005a28 <initObjChangeable>
 80055d0:	4602      	mov	r2, r0
 80055d2:	2300      	movs	r3, #0
 80055d4:	9302      	str	r3, [sp, #8]
 80055d6:	2305      	movs	r3, #5
 80055d8:	9301      	str	r3, [sp, #4]
 80055da:	2301      	movs	r3, #1
 80055dc:	9300      	str	r3, [sp, #0]
 80055de:	4613      	mov	r3, r2
 80055e0:	4a20      	ldr	r2, [pc, #128]	; (8005664 <menuInit+0xcc0>)
 80055e2:	491b      	ldr	r1, [pc, #108]	; (8005650 <menuInit+0xcac>)
 80055e4:	4620      	mov	r0, r4
 80055e6:	f000 f997 	bl	8005918 <initItemParameter>
			initItemSubmenu(&(item[item_index++]), "<", W(PULS_MODE), W(MODE), 0, 7);  
 80055ea:	4b14      	ldr	r3, [pc, #80]	; (800563c <menuInit+0xc98>)
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	1c53      	adds	r3, r2, #1
 80055f0:	4912      	ldr	r1, [pc, #72]	; (800563c <menuInit+0xc98>)
 80055f2:	600b      	str	r3, [r1, #0]
 80055f4:	4613      	mov	r3, r2
 80055f6:	00db      	lsls	r3, r3, #3
 80055f8:	4413      	add	r3, r2
 80055fa:	009b      	lsls	r3, r3, #2
 80055fc:	4a10      	ldr	r2, [pc, #64]	; (8005640 <menuInit+0xc9c>)
 80055fe:	1898      	adds	r0, r3, r2
 8005600:	2307      	movs	r3, #7
 8005602:	9301      	str	r3, [sp, #4]
 8005604:	2300      	movs	r3, #0
 8005606:	9300      	str	r3, [sp, #0]
 8005608:	4b12      	ldr	r3, [pc, #72]	; (8005654 <menuInit+0xcb0>)
 800560a:	4a16      	ldr	r2, [pc, #88]	; (8005664 <menuInit+0xcc0>)
 800560c:	4912      	ldr	r1, [pc, #72]	; (8005658 <menuInit+0xcb4>)
 800560e:	f000 f94d 	bl	80058ac <initItemSubmenu>
			initItemParameter(&(item[item_index++]), "", W(PULS_MODE), initObjNotchangeable(&(obj[obj_index++]), show_cur_tension), 11, 6, column);  
 8005612:	4b0a      	ldr	r3, [pc, #40]	; (800563c <menuInit+0xc98>)
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	1c53      	adds	r3, r2, #1
 8005618:	4908      	ldr	r1, [pc, #32]	; (800563c <menuInit+0xc98>)
 800561a:	600b      	str	r3, [r1, #0]
 800561c:	4613      	mov	r3, r2
 800561e:	e043      	b.n	80056a8 <menuInit+0xd04>
 8005620:	20000a10 	.word	0x20000a10
 8005624:	20000a14 	.word	0x20000a14
 8005628:	0800428d 	.word	0x0800428d
 800562c:	08004271 	.word	0x08004271
 8005630:	08004255 	.word	0x08004255
 8005634:	20000204 	.word	0x20000204
 8005638:	08008604 	.word	0x08008604
 800563c:	20000304 	.word	0x20000304
 8005640:	20000308 	.word	0x20000308
 8005644:	0800413d 	.word	0x0800413d
 8005648:	08004121 	.word	0x08004121
 800564c:	08004105 	.word	0x08004105
 8005650:	08008610 	.word	0x08008610
 8005654:	200001d4 	.word	0x200001d4
 8005658:	08008544 	.word	0x08008544
 800565c:	08003cf5 	.word	0x08003cf5
 8005660:	080084f4 	.word	0x080084f4
 8005664:	200001e4 	.word	0x200001e4
 8005668:	0800861c 	.word	0x0800861c
 800566c:	08008628 	.word	0x08008628
 8005670:	08004409 	.word	0x08004409
 8005674:	080043dd 	.word	0x080043dd
 8005678:	080085c0 	.word	0x080085c0
 800567c:	080044ad 	.word	0x080044ad
 8005680:	08004479 	.word	0x08004479
 8005684:	08004449 	.word	0x08004449
 8005688:	08008638 	.word	0x08008638
 800568c:	08004539 	.word	0x08004539
 8005690:	08004509 	.word	0x08004509
 8005694:	080044d5 	.word	0x080044d5
 8005698:	08008644 	.word	0x08008644
 800569c:	080045b5 	.word	0x080045b5
 80056a0:	0800458d 	.word	0x0800458d
 80056a4:	08004561 	.word	0x08004561
 80056a8:	00db      	lsls	r3, r3, #3
 80056aa:	4413      	add	r3, r2
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	4a44      	ldr	r2, [pc, #272]	; (80057c0 <menuInit+0xe1c>)
 80056b0:	189c      	adds	r4, r3, r2
 80056b2:	4b44      	ldr	r3, [pc, #272]	; (80057c4 <menuInit+0xe20>)
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	1c53      	adds	r3, r2, #1
 80056b8:	4942      	ldr	r1, [pc, #264]	; (80057c4 <menuInit+0xe20>)
 80056ba:	600b      	str	r3, [r1, #0]
 80056bc:	4613      	mov	r3, r2
 80056be:	009b      	lsls	r3, r3, #2
 80056c0:	4413      	add	r3, r2
 80056c2:	009b      	lsls	r3, r3, #2
 80056c4:	4a40      	ldr	r2, [pc, #256]	; (80057c8 <menuInit+0xe24>)
 80056c6:	4413      	add	r3, r2
 80056c8:	4940      	ldr	r1, [pc, #256]	; (80057cc <menuInit+0xe28>)
 80056ca:	4618      	mov	r0, r3
 80056cc:	f000 f9c0 	bl	8005a50 <initObjNotchangeable>
 80056d0:	4602      	mov	r2, r0
 80056d2:	2301      	movs	r3, #1
 80056d4:	9302      	str	r3, [sp, #8]
 80056d6:	2306      	movs	r3, #6
 80056d8:	9301      	str	r3, [sp, #4]
 80056da:	230b      	movs	r3, #11
 80056dc:	9300      	str	r3, [sp, #0]
 80056de:	4613      	mov	r3, r2
 80056e0:	4a3b      	ldr	r2, [pc, #236]	; (80057d0 <menuInit+0xe2c>)
 80056e2:	493c      	ldr	r1, [pc, #240]	; (80057d4 <menuInit+0xe30>)
 80056e4:	4620      	mov	r0, r4
 80056e6:	f000 f917 	bl	8005918 <initItemParameter>
		initItemSubmenu(&(item[item_index++]), "<", W(MODE), W(MAIN), 0, 7);  
 80056ea:	4b3b      	ldr	r3, [pc, #236]	; (80057d8 <menuInit+0xe34>)
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	1c53      	adds	r3, r2, #1
 80056f0:	4939      	ldr	r1, [pc, #228]	; (80057d8 <menuInit+0xe34>)
 80056f2:	600b      	str	r3, [r1, #0]
 80056f4:	4613      	mov	r3, r2
 80056f6:	00db      	lsls	r3, r3, #3
 80056f8:	4413      	add	r3, r2
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	4a30      	ldr	r2, [pc, #192]	; (80057c0 <menuInit+0xe1c>)
 80056fe:	1898      	adds	r0, r3, r2
 8005700:	2307      	movs	r3, #7
 8005702:	9301      	str	r3, [sp, #4]
 8005704:	2300      	movs	r3, #0
 8005706:	9300      	str	r3, [sp, #0]
 8005708:	4b34      	ldr	r3, [pc, #208]	; (80057dc <menuInit+0xe38>)
 800570a:	4a35      	ldr	r2, [pc, #212]	; (80057e0 <menuInit+0xe3c>)
 800570c:	4935      	ldr	r1, [pc, #212]	; (80057e4 <menuInit+0xe40>)
 800570e:	f000 f8cd 	bl	80058ac <initItemSubmenu>
		initItemParameter(&(item[item_index++]), "", W(MODE), initObjNotchangeable(&(obj[obj_index++]), show_cur_tension), 11, 6, column);  
 8005712:	4b31      	ldr	r3, [pc, #196]	; (80057d8 <menuInit+0xe34>)
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	1c53      	adds	r3, r2, #1
 8005718:	492f      	ldr	r1, [pc, #188]	; (80057d8 <menuInit+0xe34>)
 800571a:	600b      	str	r3, [r1, #0]
 800571c:	4613      	mov	r3, r2
 800571e:	00db      	lsls	r3, r3, #3
 8005720:	4413      	add	r3, r2
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	4a26      	ldr	r2, [pc, #152]	; (80057c0 <menuInit+0xe1c>)
 8005726:	189c      	adds	r4, r3, r2
 8005728:	4b26      	ldr	r3, [pc, #152]	; (80057c4 <menuInit+0xe20>)
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	1c53      	adds	r3, r2, #1
 800572e:	4925      	ldr	r1, [pc, #148]	; (80057c4 <menuInit+0xe20>)
 8005730:	600b      	str	r3, [r1, #0]
 8005732:	4613      	mov	r3, r2
 8005734:	009b      	lsls	r3, r3, #2
 8005736:	4413      	add	r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	4a23      	ldr	r2, [pc, #140]	; (80057c8 <menuInit+0xe24>)
 800573c:	4413      	add	r3, r2
 800573e:	4923      	ldr	r1, [pc, #140]	; (80057cc <menuInit+0xe28>)
 8005740:	4618      	mov	r0, r3
 8005742:	f000 f985 	bl	8005a50 <initObjNotchangeable>
 8005746:	4602      	mov	r2, r0
 8005748:	2301      	movs	r3, #1
 800574a:	9302      	str	r3, [sp, #8]
 800574c:	2306      	movs	r3, #6
 800574e:	9301      	str	r3, [sp, #4]
 8005750:	230b      	movs	r3, #11
 8005752:	9300      	str	r3, [sp, #0]
 8005754:	4613      	mov	r3, r2
 8005756:	4a22      	ldr	r2, [pc, #136]	; (80057e0 <menuInit+0xe3c>)
 8005758:	491e      	ldr	r1, [pc, #120]	; (80057d4 <menuInit+0xe30>)
 800575a:	4620      	mov	r0, r4
 800575c:	f000 f8dc 	bl	8005918 <initItemParameter>

	initItemParameter(&(item[item_index++]), 	". ", W(MAIN), initObjChangeable(&(obj[obj_index++]), inc_freq, dec_freq, show_freq), 0, 5, line);  
 8005760:	4b1d      	ldr	r3, [pc, #116]	; (80057d8 <menuInit+0xe34>)
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	1c53      	adds	r3, r2, #1
 8005766:	491c      	ldr	r1, [pc, #112]	; (80057d8 <menuInit+0xe34>)
 8005768:	600b      	str	r3, [r1, #0]
 800576a:	4613      	mov	r3, r2
 800576c:	00db      	lsls	r3, r3, #3
 800576e:	4413      	add	r3, r2
 8005770:	009b      	lsls	r3, r3, #2
 8005772:	4a13      	ldr	r2, [pc, #76]	; (80057c0 <menuInit+0xe1c>)
 8005774:	189c      	adds	r4, r3, r2
 8005776:	4b13      	ldr	r3, [pc, #76]	; (80057c4 <menuInit+0xe20>)
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	1c53      	adds	r3, r2, #1
 800577c:	4911      	ldr	r1, [pc, #68]	; (80057c4 <menuInit+0xe20>)
 800577e:	600b      	str	r3, [r1, #0]
 8005780:	4613      	mov	r3, r2
 8005782:	009b      	lsls	r3, r3, #2
 8005784:	4413      	add	r3, r2
 8005786:	009b      	lsls	r3, r3, #2
 8005788:	4a0f      	ldr	r2, [pc, #60]	; (80057c8 <menuInit+0xe24>)
 800578a:	1898      	adds	r0, r3, r2
 800578c:	4b16      	ldr	r3, [pc, #88]	; (80057e8 <menuInit+0xe44>)
 800578e:	4a17      	ldr	r2, [pc, #92]	; (80057ec <menuInit+0xe48>)
 8005790:	4917      	ldr	r1, [pc, #92]	; (80057f0 <menuInit+0xe4c>)
 8005792:	f000 f949 	bl	8005a28 <initObjChangeable>
 8005796:	4602      	mov	r2, r0
 8005798:	2300      	movs	r3, #0
 800579a:	9302      	str	r3, [sp, #8]
 800579c:	2305      	movs	r3, #5
 800579e:	9301      	str	r3, [sp, #4]
 80057a0:	2300      	movs	r3, #0
 80057a2:	9300      	str	r3, [sp, #0]
 80057a4:	4613      	mov	r3, r2
 80057a6:	4a0d      	ldr	r2, [pc, #52]	; (80057dc <menuInit+0xe38>)
 80057a8:	4912      	ldr	r1, [pc, #72]	; (80057f4 <menuInit+0xe50>)
 80057aa:	4620      	mov	r0, r4
 80057ac:	f000 f8b4 	bl	8005918 <initItemParameter>

	initScreen(200, &(item[0]));
 80057b0:	4903      	ldr	r1, [pc, #12]	; (80057c0 <menuInit+0xe1c>)
 80057b2:	20c8      	movs	r0, #200	; 0xc8
 80057b4:	f000 f960 	bl	8005a78 <initScreen>

}
 80057b8:	bf00      	nop
 80057ba:	3704      	adds	r7, #4
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd90      	pop	{r4, r7, pc}
 80057c0:	20000308 	.word	0x20000308
 80057c4:	20000a10 	.word	0x20000a10
 80057c8:	20000a14 	.word	0x20000a14
 80057cc:	08003cf5 	.word	0x08003cf5
 80057d0:	200001e4 	.word	0x200001e4
 80057d4:	080084f4 	.word	0x080084f4
 80057d8:	20000304 	.word	0x20000304
 80057dc:	200001c4 	.word	0x200001c4
 80057e0:	200001d4 	.word	0x200001d4
 80057e4:	08008544 	.word	0x08008544
 80057e8:	08004671 	.word	0x08004671
 80057ec:	08004629 	.word	0x08004629
 80057f0:	080045dd 	.word	0x080045dd
 80057f4:	08008650 	.word	0x08008650

080057f8 <voidFunct>:
volatile ITEM_TYPE * findNextSelectableItem(volatile ITEM_TYPE * item);
volatile ITEM_TYPE * findPrewSelectableItem(volatile ITEM_TYPE * item);
char isSelectableItem(volatile ITEM_TYPE * item);
void screenSM(SCREEN_COMMAND_TYPE cmd);

void voidFunct(void){
 80057f8:	b480      	push	{r7}
 80057fa:	af00      	add	r7, sp, #0
}
 80057fc:	bf00      	nop
 80057fe:	46bd      	mov	sp, r7
 8005800:	bc80      	pop	{r7}
 8005802:	4770      	bx	lr

08005804 <initWindow>:

volatile ITEM_TYPE *CURRENT_ITEM;

volatile SCREEN_STATE_TYPE screen_state;

void initWindow(volatile WINDOW_TYPE * window, char *name, volatile WINDOW_TYPE * par_window){
 8005804:	b480      	push	{r7}
 8005806:	b085      	sub	sp, #20
 8005808:	af00      	add	r7, sp, #0
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	60b9      	str	r1, [r7, #8]
 800580e:	607a      	str	r2, [r7, #4]
	window->firs_item_ptr = 0;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2200      	movs	r2, #0
 8005814:	605a      	str	r2, [r3, #4]
	window->selected_item_ptr = 0;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2200      	movs	r2, #0
 800581a:	609a      	str	r2, [r3, #8]
	window->name = name;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	68ba      	ldr	r2, [r7, #8]
 8005820:	601a      	str	r2, [r3, #0]
	window->parent_window = par_window;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	687a      	ldr	r2, [r7, #4]
 8005826:	60da      	str	r2, [r3, #12]
}
 8005828:	bf00      	nop
 800582a:	3714      	adds	r7, #20
 800582c:	46bd      	mov	sp, r7
 800582e:	bc80      	pop	{r7}
 8005830:	4770      	bx	lr

08005832 <insertItemToList>:

void insertItemToList(volatile WINDOW_TYPE * par_window, volatile ITEM_TYPE * item){
 8005832:	b580      	push	{r7, lr}
 8005834:	b084      	sub	sp, #16
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
 800583a:	6039      	str	r1, [r7, #0]
	volatile ITEM_TYPE * 		item_ptr = par_window->firs_item_ptr;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	60fb      	str	r3, [r7, #12]
	if(item_ptr){
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d021      	beq.n	800588c <insertItemToList+0x5a>
		item->prew_item = item_ptr->prew_item;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	695a      	ldr	r2, [r3, #20]
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	615a      	str	r2, [r3, #20]
		item->next_item = item_ptr;
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	68fa      	ldr	r2, [r7, #12]
 8005854:	611a      	str	r2, [r3, #16]
		item_ptr->prew_item->next_item = item;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	695b      	ldr	r3, [r3, #20]
 800585a:	683a      	ldr	r2, [r7, #0]
 800585c:	611a      	str	r2, [r3, #16]
		item_ptr->prew_item = item;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	683a      	ldr	r2, [r7, #0]
 8005862:	615a      	str	r2, [r3, #20]
		if(!isSelectableItem(item->parent_window->selected_item_ptr))
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	699b      	ldr	r3, [r3, #24]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	4618      	mov	r0, r3
 800586c:	f000 fa4a 	bl	8005d04 <isSelectableItem>
 8005870:	4603      	mov	r3, r0
 8005872:	2b00      	cmp	r3, #0
 8005874:	d116      	bne.n	80058a4 <insertItemToList+0x72>
			if (isSelectableItem(item))
 8005876:	6838      	ldr	r0, [r7, #0]
 8005878:	f000 fa44 	bl	8005d04 <isSelectableItem>
 800587c:	4603      	mov	r3, r0
 800587e:	2b00      	cmp	r3, #0
 8005880:	d010      	beq.n	80058a4 <insertItemToList+0x72>
				item->parent_window->selected_item_ptr = item;
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	699b      	ldr	r3, [r3, #24]
 8005886:	683a      	ldr	r2, [r7, #0]
 8005888:	609a      	str	r2, [r3, #8]
		par_window->selected_item_ptr = item;
		item->prew_item = item;
		item->next_item = item;		
	}

}
 800588a:	e00b      	b.n	80058a4 <insertItemToList+0x72>
		par_window->firs_item_ptr = item;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	683a      	ldr	r2, [r7, #0]
 8005890:	605a      	str	r2, [r3, #4]
		par_window->selected_item_ptr = item;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	683a      	ldr	r2, [r7, #0]
 8005896:	609a      	str	r2, [r3, #8]
		item->prew_item = item;
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	683a      	ldr	r2, [r7, #0]
 800589c:	615a      	str	r2, [r3, #20]
		item->next_item = item;		
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	683a      	ldr	r2, [r7, #0]
 80058a2:	611a      	str	r2, [r3, #16]
}
 80058a4:	bf00      	nop
 80058a6:	3710      	adds	r7, #16
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <initItemSubmenu>:
							char *									name, 
							volatile WINDOW_TYPE * 	par_window, 
							volatile WINDOW_TYPE * 	chld_window, 
							char 										x_pos, 
							char 										y_pos)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	607a      	str	r2, [r7, #4]
 80058b8:	603b      	str	r3, [r7, #0]
	if(!item) return;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d025      	beq.n	800590c <initItemSubmenu+0x60>
	if(!par_window) return;		
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d024      	beq.n	8005910 <initItemSubmenu+0x64>
	item->view_mode = line;	
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	item->name = name;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	68ba      	ldr	r2, [r7, #8]
 80058d2:	601a      	str	r2, [r3, #0]
	item->next_item = 0;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2200      	movs	r2, #0
 80058d8:	611a      	str	r2, [r3, #16]
	item->parent_window = par_window;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	687a      	ldr	r2, [r7, #4]
 80058de:	619a      	str	r2, [r3, #24]



	item->child_window = chld_window;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	683a      	ldr	r2, [r7, #0]
 80058e4:	61da      	str	r2, [r3, #28]
//	if(chld_window)
//		chld_window->parent_window = par_window;
	item->x_pos = x_pos;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	7e3a      	ldrb	r2, [r7, #24]
 80058ea:	f883 2020 	strb.w	r2, [r3, #32]
	item->y_pos = y_pos;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	7f3a      	ldrb	r2, [r7, #28]
 80058f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	
	item->item_type = submenu;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2201      	movs	r2, #1
 80058fa:	711a      	strb	r2, [r3, #4]
	item->obj = 0;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2200      	movs	r2, #0
 8005900:	609a      	str	r2, [r3, #8]
	insertItemToList(par_window, item);
 8005902:	68f9      	ldr	r1, [r7, #12]
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f7ff ff94 	bl	8005832 <insertItemToList>
 800590a:	e002      	b.n	8005912 <initItemSubmenu+0x66>
	if(!item) return;
 800590c:	bf00      	nop
 800590e:	e000      	b.n	8005912 <initItemSubmenu+0x66>
	if(!par_window) return;		
 8005910:	bf00      	nop
}
 8005912:	3710      	adds	r7, #16
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}

08005918 <initItemParameter>:
							char *									name, 
							volatile WINDOW_TYPE * 	par_window, 
							ITEM_OBJ * 							obj,
							char 										x_pos, 
							char 										y_pos,
							PARAM_VIEW_ENUM_TYPE 		view_mode){
 8005918:	b580      	push	{r7, lr}
 800591a:	b084      	sub	sp, #16
 800591c:	af00      	add	r7, sp, #0
 800591e:	60f8      	str	r0, [r7, #12]
 8005920:	60b9      	str	r1, [r7, #8]
 8005922:	607a      	str	r2, [r7, #4]
 8005924:	603b      	str	r3, [r7, #0]
	if(!item) return;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d026      	beq.n	800597a <initItemParameter+0x62>
	if(!par_window) return;							
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d025      	beq.n	800597e <initItemParameter+0x66>
	item->view_mode = view_mode;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005938:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	item->name = name;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	68ba      	ldr	r2, [r7, #8]
 8005940:	601a      	str	r2, [r3, #0]
	item->next_item = 0;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2200      	movs	r2, #0
 8005946:	611a      	str	r2, [r3, #16]
	item->parent_window = par_window;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	619a      	str	r2, [r3, #24]



	item->child_window = 0;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2200      	movs	r2, #0
 8005952:	61da      	str	r2, [r3, #28]

	item->x_pos = x_pos;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	7e3a      	ldrb	r2, [r7, #24]
 8005958:	f883 2020 	strb.w	r2, [r3, #32]
	item->y_pos = y_pos;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	7f3a      	ldrb	r2, [r7, #28]
 8005960:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	
	item->item_type = parameter;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2200      	movs	r2, #0
 8005968:	711a      	strb	r2, [r3, #4]
	item->obj = obj;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	683a      	ldr	r2, [r7, #0]
 800596e:	609a      	str	r2, [r3, #8]
								
	insertItemToList(par_window, item);
 8005970:	68f9      	ldr	r1, [r7, #12]
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f7ff ff5d 	bl	8005832 <insertItemToList>
 8005978:	e002      	b.n	8005980 <initItemParameter+0x68>
	if(!item) return;
 800597a:	bf00      	nop
 800597c:	e000      	b.n	8005980 <initItemParameter+0x68>
	if(!par_window) return;							
 800597e:	bf00      	nop
}
 8005980:	3710      	adds	r7, #16
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}

08005986 <initItemLabel>:
void initItemLabel(volatile ITEM_TYPE * 		item, 
							char *									name, 
							volatile WINDOW_TYPE * 	par_window, 
							char 										x_pos, 
							char 										y_pos)
{
 8005986:	b580      	push	{r7, lr}
 8005988:	b084      	sub	sp, #16
 800598a:	af00      	add	r7, sp, #0
 800598c:	60f8      	str	r0, [r7, #12]
 800598e:	60b9      	str	r1, [r7, #8]
 8005990:	607a      	str	r2, [r7, #4]
 8005992:	70fb      	strb	r3, [r7, #3]
	if(!item) return;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d021      	beq.n	80059de <initItemLabel+0x58>
	if(!par_window) return;							
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d020      	beq.n	80059e2 <initItemLabel+0x5c>
	item->name = name;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	68ba      	ldr	r2, [r7, #8]
 80059a4:	601a      	str	r2, [r3, #0]
	item->next_item = 0;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2200      	movs	r2, #0
 80059aa:	611a      	str	r2, [r3, #16]
	item->parent_window = par_window;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	687a      	ldr	r2, [r7, #4]
 80059b0:	619a      	str	r2, [r3, #24]



	item->child_window = 0;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2200      	movs	r2, #0
 80059b6:	61da      	str	r2, [r3, #28]

	item->x_pos = x_pos;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	78fa      	ldrb	r2, [r7, #3]
 80059bc:	f883 2020 	strb.w	r2, [r3, #32]
	item->y_pos = y_pos;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	7e3a      	ldrb	r2, [r7, #24]
 80059c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	
	item->item_type = labelitem;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2202      	movs	r2, #2
 80059cc:	711a      	strb	r2, [r3, #4]
	item->obj = 0;	
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	609a      	str	r2, [r3, #8]
	
	insertItemToList(par_window, item);
 80059d4:	68f9      	ldr	r1, [r7, #12]
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f7ff ff2b 	bl	8005832 <insertItemToList>
 80059dc:	e002      	b.n	80059e4 <initItemLabel+0x5e>
	if(!item) return;
 80059de:	bf00      	nop
 80059e0:	e000      	b.n	80059e4 <initItemLabel+0x5e>
	if(!par_window) return;							
 80059e2:	bf00      	nop
}
 80059e4:	3710      	adds	r7, #16
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
	...

080059ec <initObj>:

ITEM_OBJ * initObj(ITEM_OBJ * obj, void (*dec) (void), void (*inc) (void), void (*show) (char *), OBJ_TYPE_ENUM type){
 80059ec:	b480      	push	{r7}
 80059ee:	b085      	sub	sp, #20
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	60b9      	str	r1, [r7, #8]
 80059f6:	607a      	str	r2, [r7, #4]
 80059f8:	603b      	str	r3, [r7, #0]
	obj->dec = dec;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	68ba      	ldr	r2, [r7, #8]
 80059fe:	601a      	str	r2, [r3, #0]
	obj->inc = inc;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	605a      	str	r2, [r3, #4]
	obj->show = show;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	683a      	ldr	r2, [r7, #0]
 8005a0a:	609a      	str	r2, [r3, #8]
	obj->type = type;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	7e3a      	ldrb	r2, [r7, #24]
 8005a10:	741a      	strb	r2, [r3, #16]
	obj->set = voidFunct;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	4a03      	ldr	r2, [pc, #12]	; (8005a24 <initObj+0x38>)
 8005a16:	60da      	str	r2, [r3, #12]
	return obj;
 8005a18:	68fb      	ldr	r3, [r7, #12]
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3714      	adds	r7, #20
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bc80      	pop	{r7}
 8005a22:	4770      	bx	lr
 8005a24:	080057f9 	.word	0x080057f9

08005a28 <initObjChangeable>:

ITEM_OBJ * initObjChangeable(ITEM_OBJ * obj, void (*inc) (void), void (*dec) (void), void (*show) (char *)){
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b086      	sub	sp, #24
 8005a2c:	af02      	add	r7, sp, #8
 8005a2e:	60f8      	str	r0, [r7, #12]
 8005a30:	60b9      	str	r1, [r7, #8]
 8005a32:	607a      	str	r2, [r7, #4]
 8005a34:	603b      	str	r3, [r7, #0]
	return initObj(obj, dec, inc, show, changeable);
 8005a36:	2300      	movs	r3, #0
 8005a38:	9300      	str	r3, [sp, #0]
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	68ba      	ldr	r2, [r7, #8]
 8005a3e:	6879      	ldr	r1, [r7, #4]
 8005a40:	68f8      	ldr	r0, [r7, #12]
 8005a42:	f7ff ffd3 	bl	80059ec <initObj>
 8005a46:	4603      	mov	r3, r0
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3710      	adds	r7, #16
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <initObjNotchangeable>:

ITEM_OBJ * initObjNotchangeable(ITEM_OBJ * obj, void (*show) (char *)){
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b084      	sub	sp, #16
 8005a54:	af02      	add	r7, sp, #8
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
	return initObj(obj, voidFunct, voidFunct, show, notchangeable);
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	9300      	str	r3, [sp, #0]
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	4a04      	ldr	r2, [pc, #16]	; (8005a74 <initObjNotchangeable+0x24>)
 8005a62:	4904      	ldr	r1, [pc, #16]	; (8005a74 <initObjNotchangeable+0x24>)
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	f7ff ffc1 	bl	80059ec <initObj>
 8005a6a:	4603      	mov	r3, r0
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3708      	adds	r7, #8
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}
 8005a74:	080057f9 	.word	0x080057f9

08005a78 <initScreen>:



void initScreen(uint32_t interval, volatile ITEM_TYPE * curr_item){
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b082      	sub	sp, #8
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	6039      	str	r1, [r7, #0]
	upd_interval = interval;
 8005a82:	4a16      	ldr	r2, [pc, #88]	; (8005adc <initScreen+0x64>)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6013      	str	r3, [r2, #0]
	upd_counter = upd_interval;
 8005a88:	4b14      	ldr	r3, [pc, #80]	; (8005adc <initScreen+0x64>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a14      	ldr	r2, [pc, #80]	; (8005ae0 <initScreen+0x68>)
 8005a8e:	6013      	str	r3, [r2, #0]
	screen_state = SELECT_ITEM;
 8005a90:	4b14      	ldr	r3, [pc, #80]	; (8005ae4 <initScreen+0x6c>)
 8005a92:	2200      	movs	r2, #0
 8005a94:	701a      	strb	r2, [r3, #0]
	
	if(isSelectableItem(curr_item)){
 8005a96:	6838      	ldr	r0, [r7, #0]
 8005a98:	f000 f934 	bl	8005d04 <isSelectableItem>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d003      	beq.n	8005aaa <initScreen+0x32>
		CURRENT_ITEM = curr_item;
 8005aa2:	4a11      	ldr	r2, [pc, #68]	; (8005ae8 <initScreen+0x70>)
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	6013      	str	r3, [r2, #0]
		CURRENT_ITEM = findNextSelectableItem(curr_item);
		if(CURRENT_ITEM)
			if(CURRENT_ITEM->parent_window)
				CURRENT_ITEM->parent_window->selected_item_ptr = CURRENT_ITEM;
	}
}
 8005aa8:	e014      	b.n	8005ad4 <initScreen+0x5c>
		CURRENT_ITEM = findNextSelectableItem(curr_item);
 8005aaa:	6838      	ldr	r0, [r7, #0]
 8005aac:	f000 f94e 	bl	8005d4c <findNextSelectableItem>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	4b0d      	ldr	r3, [pc, #52]	; (8005ae8 <initScreen+0x70>)
 8005ab4:	601a      	str	r2, [r3, #0]
		if(CURRENT_ITEM)
 8005ab6:	4b0c      	ldr	r3, [pc, #48]	; (8005ae8 <initScreen+0x70>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d00a      	beq.n	8005ad4 <initScreen+0x5c>
			if(CURRENT_ITEM->parent_window)
 8005abe:	4b0a      	ldr	r3, [pc, #40]	; (8005ae8 <initScreen+0x70>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	699b      	ldr	r3, [r3, #24]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d005      	beq.n	8005ad4 <initScreen+0x5c>
				CURRENT_ITEM->parent_window->selected_item_ptr = CURRENT_ITEM;
 8005ac8:	4b07      	ldr	r3, [pc, #28]	; (8005ae8 <initScreen+0x70>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	699b      	ldr	r3, [r3, #24]
 8005ace:	4a06      	ldr	r2, [pc, #24]	; (8005ae8 <initScreen+0x70>)
 8005ad0:	6812      	ldr	r2, [r2, #0]
 8005ad2:	609a      	str	r2, [r3, #8]
}
 8005ad4:	bf00      	nop
 8005ad6:	3708      	adds	r7, #8
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}
 8005adc:	20001148 	.word	0x20001148
 8005ae0:	20001144 	.word	0x20001144
 8005ae4:	20001140 	.word	0x20001140
 8005ae8:	2000114c 	.word	0x2000114c

08005aec <screenWork>:

void screenWork(void){
 8005aec:	b480      	push	{r7}
 8005aee:	af00      	add	r7, sp, #0
	if(upd_counter > 0){
 8005af0:	4b06      	ldr	r3, [pc, #24]	; (8005b0c <screenWork+0x20>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d004      	beq.n	8005b02 <screenWork+0x16>
		upd_counter--;
 8005af8:	4b04      	ldr	r3, [pc, #16]	; (8005b0c <screenWork+0x20>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	3b01      	subs	r3, #1
 8005afe:	4a03      	ldr	r2, [pc, #12]	; (8005b0c <screenWork+0x20>)
 8005b00:	6013      	str	r3, [r2, #0]
	}
}
 8005b02:	bf00      	nop
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bc80      	pop	{r7}
 8005b08:	4770      	bx	lr
 8005b0a:	bf00      	nop
 8005b0c:	20001144 	.word	0x20001144

08005b10 <strLength>:
char strLength(char *str){
 8005b10:	b480      	push	{r7}
 8005b12:	b085      	sub	sp, #20
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
	unsigned char ret = 0;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	73fb      	strb	r3, [r7, #15]
	while(str[ret++]);
 8005b1c:	bf00      	nop
 8005b1e:	7bfb      	ldrb	r3, [r7, #15]
 8005b20:	1c5a      	adds	r2, r3, #1
 8005b22:	73fa      	strb	r2, [r7, #15]
 8005b24:	461a      	mov	r2, r3
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	4413      	add	r3, r2
 8005b2a:	781b      	ldrb	r3, [r3, #0]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d1f6      	bne.n	8005b1e <strLength+0xe>
	return ret-1;
 8005b30:	7bfb      	ldrb	r3, [r7, #15]
 8005b32:	3b01      	subs	r3, #1
 8005b34:	b2db      	uxtb	r3, r3
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3714      	adds	r7, #20
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bc80      	pop	{r7}
 8005b3e:	4770      	bx	lr

08005b40 <updateScreen>:
void updateScreen(void){
 8005b40:	b590      	push	{r4, r7, lr}
 8005b42:	b089      	sub	sp, #36	; 0x24
 8005b44:	af00      	add	r7, sp, #0
	if(upd_counter > 0)
 8005b46:	4b6a      	ldr	r3, [pc, #424]	; (8005cf0 <updateScreen+0x1b0>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	f040 80cb 	bne.w	8005ce6 <updateScreen+0x1a6>
		return;
	upd_counter = upd_interval;
 8005b50:	4b68      	ldr	r3, [pc, #416]	; (8005cf4 <updateScreen+0x1b4>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a66      	ldr	r2, [pc, #408]	; (8005cf0 <updateScreen+0x1b0>)
 8005b56:	6013      	str	r3, [r2, #0]

	glcd_Buffer_Clear();
 8005b58:	f7fb fd38 	bl	80015cc <glcd_Buffer_Clear>

	volatile WINDOW_TYPE * curr_window = CURRENT_ITEM->parent_window;
 8005b5c:	4b66      	ldr	r3, [pc, #408]	; (8005cf8 <updateScreen+0x1b8>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	699b      	ldr	r3, [r3, #24]
 8005b62:	617b      	str	r3, [r7, #20]
	volatile ITEM_TYPE * curr_item = curr_window->firs_item_ptr->prew_item;
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	695b      	ldr	r3, [r3, #20]
 8005b6a:	61fb      	str	r3, [r7, #28]
//	glcd_String(curr_window->name, 2, 0, FonON_InversOFF); //  
	do{ 
		curr_item = curr_item->next_item;
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	691b      	ldr	r3, [r3, #16]
 8005b70:	61fb      	str	r3, [r7, #28]
		char *temp;
		char temp_str[10] = "00";
 8005b72:	f243 0330 	movw	r3, #12336	; 0x3030
 8005b76:	607b      	str	r3, [r7, #4]
 8005b78:	f107 0308 	add.w	r3, r7, #8
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	601a      	str	r2, [r3, #0]
 8005b80:	809a      	strh	r2, [r3, #4]
		temp = temp_str;
 8005b82:	1d3b      	adds	r3, r7, #4
 8005b84:	613b      	str	r3, [r7, #16]
		if(curr_item->item_type == parameter){
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	791b      	ldrb	r3, [r3, #4]
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d105      	bne.n	8005b9c <updateScreen+0x5c>
			curr_item->obj->show(temp);
 8005b90:	69fb      	ldr	r3, [r7, #28]
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	6938      	ldr	r0, [r7, #16]
 8005b98:	4798      	blx	r3
 8005b9a:	e012      	b.n	8005bc2 <updateScreen+0x82>
		}else if(curr_item->item_type == submenu){
 8005b9c:	69fb      	ldr	r3, [r7, #28]
 8005b9e:	791b      	ldrb	r3, [r3, #4]
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d106      	bne.n	8005bb4 <updateScreen+0x74>
			sprintf(temp, ">");
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	4954      	ldr	r1, [pc, #336]	; (8005cfc <updateScreen+0x1bc>)
 8005baa:	461a      	mov	r2, r3
 8005bac:	460b      	mov	r3, r1
 8005bae:	881b      	ldrh	r3, [r3, #0]
 8005bb0:	8013      	strh	r3, [r2, #0]
 8005bb2:	e006      	b.n	8005bc2 <updateScreen+0x82>
		}else if(curr_item->item_type == labelitem){
 8005bb4:	69fb      	ldr	r3, [r7, #28]
 8005bb6:	791b      	ldrb	r3, [r3, #4]
 8005bb8:	b2db      	uxtb	r3, r3
 8005bba:	2b02      	cmp	r3, #2
 8005bbc:	d101      	bne.n	8005bc2 <updateScreen+0x82>
			temp_str[0] = 0;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	713b      	strb	r3, [r7, #4]
		}
		char item_fon = FonOFF_InversOFF;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	76fb      	strb	r3, [r7, #27]
		char value_fon = FonOFF_InversOFF;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	76bb      	strb	r3, [r7, #26]
		if(curr_item == CURRENT_ITEM ){
 8005bca:	4b4b      	ldr	r3, [pc, #300]	; (8005cf8 <updateScreen+0x1b8>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	69fa      	ldr	r2, [r7, #28]
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d10e      	bne.n	8005bf2 <updateScreen+0xb2>
			if(screen_state == SELECT_ITEM){
 8005bd4:	4b4a      	ldr	r3, [pc, #296]	; (8005d00 <updateScreen+0x1c0>)
 8005bd6:	781b      	ldrb	r3, [r3, #0]
 8005bd8:	b2db      	uxtb	r3, r3
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d102      	bne.n	8005be4 <updateScreen+0xa4>
				item_fon = FonON_InversON;
 8005bde:	2303      	movs	r3, #3
 8005be0:	76fb      	strb	r3, [r7, #27]
 8005be2:	e006      	b.n	8005bf2 <updateScreen+0xb2>
			}else if(screen_state == MODIFY_VALUE){
 8005be4:	4b46      	ldr	r3, [pc, #280]	; (8005d00 <updateScreen+0x1c0>)
 8005be6:	781b      	ldrb	r3, [r3, #0]
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d101      	bne.n	8005bf2 <updateScreen+0xb2>
				value_fon = FonON_InversON;
 8005bee:	2303      	movs	r3, #3
 8005bf0:	76bb      	strb	r3, [r7, #26]
			}
		}
		if(curr_item->view_mode == line){
 8005bf2:	69fb      	ldr	r3, [r7, #28]
 8005bf4:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d121      	bne.n	8005c42 <updateScreen+0x102>
			glcd_String(curr_item->name, curr_item->x_pos, curr_item->y_pos, item_fon);
 8005bfe:	69fb      	ldr	r3, [r7, #28]
 8005c00:	6818      	ldr	r0, [r3, #0]
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c08:	b2d9      	uxtb	r1, r3
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005c10:	b2da      	uxtb	r2, r3
 8005c12:	7efb      	ldrb	r3, [r7, #27]
 8005c14:	f7fb fdea 	bl	80017ec <glcd_String>
			glcd_String (temp, curr_item->x_pos+strLength(curr_item->name), curr_item->y_pos, value_fon);
 8005c18:	69fb      	ldr	r3, [r7, #28]
 8005c1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c1e:	b2dc      	uxtb	r4, r3
 8005c20:	69fb      	ldr	r3, [r7, #28]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4618      	mov	r0, r3
 8005c26:	f7ff ff73 	bl	8005b10 <strLength>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	4423      	add	r3, r4
 8005c2e:	b2d9      	uxtb	r1, r3
 8005c30:	69fb      	ldr	r3, [r7, #28]
 8005c32:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005c36:	b2da      	uxtb	r2, r3
 8005c38:	7ebb      	ldrb	r3, [r7, #26]
 8005c3a:	6938      	ldr	r0, [r7, #16]
 8005c3c:	f7fb fdd6 	bl	80017ec <glcd_String>
 8005c40:	e047      	b.n	8005cd2 <updateScreen+0x192>
		}else if(curr_item->view_mode == column){
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	2b01      	cmp	r3, #1
 8005c4c:	d11b      	bne.n	8005c86 <updateScreen+0x146>
			glcd_String(curr_item->name, curr_item->x_pos, curr_item->y_pos, item_fon);
 8005c4e:	69fb      	ldr	r3, [r7, #28]
 8005c50:	6818      	ldr	r0, [r3, #0]
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c58:	b2d9      	uxtb	r1, r3
 8005c5a:	69fb      	ldr	r3, [r7, #28]
 8005c5c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005c60:	b2da      	uxtb	r2, r3
 8005c62:	7efb      	ldrb	r3, [r7, #27]
 8005c64:	f7fb fdc2 	bl	80017ec <glcd_String>
			glcd_String (temp, curr_item->x_pos, curr_item->y_pos+1, value_fon);
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c6e:	b2d9      	uxtb	r1, r3
 8005c70:	69fb      	ldr	r3, [r7, #28]
 8005c72:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005c76:	b2db      	uxtb	r3, r3
 8005c78:	3301      	adds	r3, #1
 8005c7a:	b2da      	uxtb	r2, r3
 8005c7c:	7ebb      	ldrb	r3, [r7, #26]
 8005c7e:	6938      	ldr	r0, [r7, #16]
 8005c80:	f7fb fdb4 	bl	80017ec <glcd_String>
 8005c84:	e025      	b.n	8005cd2 <updateScreen+0x192>
		}else if(curr_item->view_mode == unvisible_value){
 8005c86:	69fb      	ldr	r3, [r7, #28]
 8005c88:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8005c8c:	b2db      	uxtb	r3, r3
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	d10d      	bne.n	8005cae <updateScreen+0x16e>
			glcd_String(curr_item->name, curr_item->x_pos, curr_item->y_pos, item_fon);
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	6818      	ldr	r0, [r3, #0]
 8005c96:	69fb      	ldr	r3, [r7, #28]
 8005c98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c9c:	b2d9      	uxtb	r1, r3
 8005c9e:	69fb      	ldr	r3, [r7, #28]
 8005ca0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005ca4:	b2da      	uxtb	r2, r3
 8005ca6:	7efb      	ldrb	r3, [r7, #27]
 8005ca8:	f7fb fda0 	bl	80017ec <glcd_String>
 8005cac:	e011      	b.n	8005cd2 <updateScreen+0x192>
		}else if(curr_item->view_mode == unvisible_name){
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	2b03      	cmp	r3, #3
 8005cb8:	d10b      	bne.n	8005cd2 <updateScreen+0x192>
			glcd_String (temp, curr_item->x_pos, curr_item->y_pos, value_fon);
 8005cba:	69fb      	ldr	r3, [r7, #28]
 8005cbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005cc0:	b2d9      	uxtb	r1, r3
 8005cc2:	69fb      	ldr	r3, [r7, #28]
 8005cc4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005cc8:	b2da      	uxtb	r2, r3
 8005cca:	7ebb      	ldrb	r3, [r7, #26]
 8005ccc:	6938      	ldr	r0, [r7, #16]
 8005cce:	f7fb fd8d 	bl	80017ec <glcd_String>
		}

	}while(curr_item != curr_window->firs_item_ptr->prew_item);
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	695a      	ldr	r2, [r3, #20]
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	f47f af46 	bne.w	8005b6c <updateScreen+0x2c>

	glcd_Show();
 8005ce0:	f7fb fc8e 	bl	8001600 <glcd_Show>
 8005ce4:	e000      	b.n	8005ce8 <updateScreen+0x1a8>
		return;
 8005ce6:	bf00      	nop
}
 8005ce8:	3724      	adds	r7, #36	; 0x24
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd90      	pop	{r4, r7, pc}
 8005cee:	bf00      	nop
 8005cf0:	20001144 	.word	0x20001144
 8005cf4:	20001148 	.word	0x20001148
 8005cf8:	2000114c 	.word	0x2000114c
 8005cfc:	08008658 	.word	0x08008658
 8005d00:	20001140 	.word	0x20001140

08005d04 <isSelectableItem>:

char isSelectableItem(volatile ITEM_TYPE * item){
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
		if(!item){
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d016      	beq.n	8005d40 <isSelectableItem+0x3c>
		}else if(item->item_type == submenu){
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	791b      	ldrb	r3, [r3, #4]
 8005d16:	b2db      	uxtb	r3, r3
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d101      	bne.n	8005d20 <isSelectableItem+0x1c>
			return 1;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e010      	b.n	8005d42 <isSelectableItem+0x3e>
		}else if(item->item_type == parameter){
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	791b      	ldrb	r3, [r3, #4]
 8005d24:	b2db      	uxtb	r3, r3
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d10a      	bne.n	8005d40 <isSelectableItem+0x3c>
			if(item->obj)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d006      	beq.n	8005d40 <isSelectableItem+0x3c>
				if(item->obj->type == changeable)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	7c1b      	ldrb	r3, [r3, #16]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d101      	bne.n	8005d40 <isSelectableItem+0x3c>
					return 1;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e000      	b.n	8005d42 <isSelectableItem+0x3e>
		}
		return 0;
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	4618      	mov	r0, r3
 8005d44:	370c      	adds	r7, #12
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bc80      	pop	{r7}
 8005d4a:	4770      	bx	lr

08005d4c <findNextSelectableItem>:
volatile ITEM_TYPE * findNextSelectableItem(volatile ITEM_TYPE * item){
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
	volatile ITEM_TYPE * tmp_item = item->next_item;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	60fb      	str	r3, [r7, #12]
	for(; tmp_item; tmp_item = tmp_item->next_item){
 8005d5a:	e00a      	b.n	8005d72 <findNextSelectableItem+0x26>
		if(isSelectableItem(tmp_item))
 8005d5c:	68f8      	ldr	r0, [r7, #12]
 8005d5e:	f7ff ffd1 	bl	8005d04 <isSelectableItem>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d001      	beq.n	8005d6c <findNextSelectableItem+0x20>
			return tmp_item;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	e006      	b.n	8005d7a <findNextSelectableItem+0x2e>
	for(; tmp_item; tmp_item = tmp_item->next_item){
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	691b      	ldr	r3, [r3, #16]
 8005d70:	60fb      	str	r3, [r7, #12]
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d1f1      	bne.n	8005d5c <findNextSelectableItem+0x10>
	}
	return item;
 8005d78:	687b      	ldr	r3, [r7, #4]
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3710      	adds	r7, #16
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}

08005d82 <findPrewSelectableItem>:

volatile ITEM_TYPE * findPrewSelectableItem(volatile ITEM_TYPE * item){
 8005d82:	b580      	push	{r7, lr}
 8005d84:	b084      	sub	sp, #16
 8005d86:	af00      	add	r7, sp, #0
 8005d88:	6078      	str	r0, [r7, #4]
	volatile ITEM_TYPE * tmp_item = item->prew_item;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	695b      	ldr	r3, [r3, #20]
 8005d8e:	60fb      	str	r3, [r7, #12]
	for(; tmp_item; tmp_item = tmp_item->prew_item){
 8005d90:	e00a      	b.n	8005da8 <findPrewSelectableItem+0x26>
		if(isSelectableItem(tmp_item))
 8005d92:	68f8      	ldr	r0, [r7, #12]
 8005d94:	f7ff ffb6 	bl	8005d04 <isSelectableItem>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d001      	beq.n	8005da2 <findPrewSelectableItem+0x20>
			return tmp_item;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	e006      	b.n	8005db0 <findPrewSelectableItem+0x2e>
	for(; tmp_item; tmp_item = tmp_item->prew_item){
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	695b      	ldr	r3, [r3, #20]
 8005da6:	60fb      	str	r3, [r7, #12]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d1f1      	bne.n	8005d92 <findPrewSelectableItem+0x10>
	}
	
	return item;
 8005dae:	687b      	ldr	r3, [r7, #4]
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	3710      	adds	r7, #16
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}

08005db8 <screenSM>:

void screenSM(SCREEN_COMMAND_TYPE cmd){
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b082      	sub	sp, #8
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	71fb      	strb	r3, [r7, #7]
	if(screen_state == SELECT_ITEM){
 8005dc2:	4b56      	ldr	r3, [pc, #344]	; (8005f1c <screenSM+0x164>)
 8005dc4:	781b      	ldrb	r3, [r3, #0]
 8005dc6:	b2db      	uxtb	r3, r3
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d16a      	bne.n	8005ea2 <screenSM+0xea>
		if(cmd == SCR_COMM_select){
 8005dcc:	79fb      	ldrb	r3, [r7, #7]
 8005dce:	2b02      	cmp	r3, #2
 8005dd0:	d12e      	bne.n	8005e30 <screenSM+0x78>
			if(CURRENT_ITEM->item_type == parameter){
 8005dd2:	4b53      	ldr	r3, [pc, #332]	; (8005f20 <screenSM+0x168>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	791b      	ldrb	r3, [r3, #4]
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d10d      	bne.n	8005dfa <screenSM+0x42>
				if(CURRENT_ITEM->obj->type == changeable){
 8005dde:	4b50      	ldr	r3, [pc, #320]	; (8005f20 <screenSM+0x168>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	7c1b      	ldrb	r3, [r3, #16]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d103      	bne.n	8005df2 <screenSM+0x3a>
					screen_state = MODIFY_VALUE;
 8005dea:	4b4c      	ldr	r3, [pc, #304]	; (8005f1c <screenSM+0x164>)
 8005dec:	2201      	movs	r2, #1
 8005dee:	701a      	strb	r2, [r3, #0]
 8005df0:	e050      	b.n	8005e94 <screenSM+0xdc>
				}else if(CURRENT_ITEM->obj->type == notchangeable){
 8005df2:	4b4b      	ldr	r3, [pc, #300]	; (8005f20 <screenSM+0x168>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	e04c      	b.n	8005e94 <screenSM+0xdc>
				}
			}else if(CURRENT_ITEM->item_type == submenu){
 8005dfa:	4b49      	ldr	r3, [pc, #292]	; (8005f20 <screenSM+0x168>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	791b      	ldrb	r3, [r3, #4]
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d146      	bne.n	8005e94 <screenSM+0xdc>
				if(CURRENT_ITEM->child_window)
 8005e06:	4b46      	ldr	r3, [pc, #280]	; (8005f20 <screenSM+0x168>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	69db      	ldr	r3, [r3, #28]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d041      	beq.n	8005e94 <screenSM+0xdc>
					if(CURRENT_ITEM->child_window->firs_item_ptr){
 8005e10:	4b43      	ldr	r3, [pc, #268]	; (8005f20 <screenSM+0x168>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	69db      	ldr	r3, [r3, #28]
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d03b      	beq.n	8005e94 <screenSM+0xdc>
						CURRENT_ITEM = CURRENT_ITEM->child_window->selected_item_ptr;
 8005e1c:	4b40      	ldr	r3, [pc, #256]	; (8005f20 <screenSM+0x168>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	69db      	ldr	r3, [r3, #28]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	4a3e      	ldr	r2, [pc, #248]	; (8005f20 <screenSM+0x168>)
 8005e26:	6013      	str	r3, [r2, #0]
						screen_state = SELECT_ITEM;
 8005e28:	4b3c      	ldr	r3, [pc, #240]	; (8005f1c <screenSM+0x164>)
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	701a      	strb	r2, [r3, #0]
 8005e2e:	e031      	b.n	8005e94 <screenSM+0xdc>
					}				
			}
		}else if(cmd == SCR_COMM_up){
 8005e30:	79fb      	ldrb	r3, [r7, #7]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d108      	bne.n	8005e48 <screenSM+0x90>
			CURRENT_ITEM = findPrewSelectableItem(CURRENT_ITEM);
 8005e36:	4b3a      	ldr	r3, [pc, #232]	; (8005f20 <screenSM+0x168>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f7ff ffa1 	bl	8005d82 <findPrewSelectableItem>
 8005e40:	4602      	mov	r2, r0
 8005e42:	4b37      	ldr	r3, [pc, #220]	; (8005f20 <screenSM+0x168>)
 8005e44:	601a      	str	r2, [r3, #0]
 8005e46:	e025      	b.n	8005e94 <screenSM+0xdc>
		}else if(cmd == SCR_COMM_down){
 8005e48:	79fb      	ldrb	r3, [r7, #7]
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d108      	bne.n	8005e60 <screenSM+0xa8>
			CURRENT_ITEM = findNextSelectableItem(CURRENT_ITEM);
 8005e4e:	4b34      	ldr	r3, [pc, #208]	; (8005f20 <screenSM+0x168>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4618      	mov	r0, r3
 8005e54:	f7ff ff7a 	bl	8005d4c <findNextSelectableItem>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	4b31      	ldr	r3, [pc, #196]	; (8005f20 <screenSM+0x168>)
 8005e5c:	601a      	str	r2, [r3, #0]
 8005e5e:	e019      	b.n	8005e94 <screenSM+0xdc>
		}else if(cmd == SCR_COMM_back){
 8005e60:	79fb      	ldrb	r3, [r7, #7]
 8005e62:	2b03      	cmp	r3, #3
 8005e64:	d116      	bne.n	8005e94 <screenSM+0xdc>
			if(CURRENT_ITEM->parent_window->parent_window){
 8005e66:	4b2e      	ldr	r3, [pc, #184]	; (8005f20 <screenSM+0x168>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	699b      	ldr	r3, [r3, #24]
 8005e6c:	68db      	ldr	r3, [r3, #12]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d010      	beq.n	8005e94 <screenSM+0xdc>
				if(CURRENT_ITEM->obj)
 8005e72:	4b2b      	ldr	r3, [pc, #172]	; (8005f20 <screenSM+0x168>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d004      	beq.n	8005e86 <screenSM+0xce>
					CURRENT_ITEM->obj->set();///////
 8005e7c:	4b28      	ldr	r3, [pc, #160]	; (8005f20 <screenSM+0x168>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	4798      	blx	r3
				CURRENT_ITEM = CURRENT_ITEM->parent_window->parent_window->selected_item_ptr;
 8005e86:	4b26      	ldr	r3, [pc, #152]	; (8005f20 <screenSM+0x168>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	699b      	ldr	r3, [r3, #24]
 8005e8c:	68db      	ldr	r3, [r3, #12]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	4a23      	ldr	r2, [pc, #140]	; (8005f20 <screenSM+0x168>)
 8005e92:	6013      	str	r3, [r2, #0]
			}
		}else if(cmd == SCR_COMM_defoult){
		}
		CURRENT_ITEM->parent_window->selected_item_ptr = CURRENT_ITEM;
 8005e94:	4b22      	ldr	r3, [pc, #136]	; (8005f20 <screenSM+0x168>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	699b      	ldr	r3, [r3, #24]
 8005e9a:	4a21      	ldr	r2, [pc, #132]	; (8005f20 <screenSM+0x168>)
 8005e9c:	6812      	ldr	r2, [r2, #0]
 8005e9e:	609a      	str	r2, [r3, #8]
		}else if(cmd == SCR_COMM_back){
			screen_state = SELECT_ITEM;
		}else if(cmd == SCR_COMM_defoult){
		}
	}
}
 8005ea0:	e037      	b.n	8005f12 <screenSM+0x15a>
	}else if(screen_state == MODIFY_VALUE){
 8005ea2:	4b1e      	ldr	r3, [pc, #120]	; (8005f1c <screenSM+0x164>)
 8005ea4:	781b      	ldrb	r3, [r3, #0]
 8005ea6:	b2db      	uxtb	r3, r3
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d132      	bne.n	8005f12 <screenSM+0x15a>
		if(cmd == SCR_COMM_select){
 8005eac:	79fb      	ldrb	r3, [r7, #7]
 8005eae:	2b02      	cmp	r3, #2
 8005eb0:	d103      	bne.n	8005eba <screenSM+0x102>
				screen_state = SELECT_ITEM;
 8005eb2:	4b1a      	ldr	r3, [pc, #104]	; (8005f1c <screenSM+0x164>)
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	701a      	strb	r2, [r3, #0]
}
 8005eb8:	e02b      	b.n	8005f12 <screenSM+0x15a>
		}else if(cmd == SCR_COMM_up){
 8005eba:	79fb      	ldrb	r3, [r7, #7]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d10f      	bne.n	8005ee0 <screenSM+0x128>
			if(CURRENT_ITEM->item_type == parameter){
 8005ec0:	4b17      	ldr	r3, [pc, #92]	; (8005f20 <screenSM+0x168>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	791b      	ldrb	r3, [r3, #4]
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d105      	bne.n	8005ed8 <screenSM+0x120>
				CURRENT_ITEM->obj->inc();
 8005ecc:	4b14      	ldr	r3, [pc, #80]	; (8005f20 <screenSM+0x168>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	4798      	blx	r3
}
 8005ed6:	e01c      	b.n	8005f12 <screenSM+0x15a>
			}else if(CURRENT_ITEM->item_type == submenu){
 8005ed8:	4b11      	ldr	r3, [pc, #68]	; (8005f20 <screenSM+0x168>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	791b      	ldrb	r3, [r3, #4]
}
 8005ede:	e018      	b.n	8005f12 <screenSM+0x15a>
		}else if(cmd == SCR_COMM_down){
 8005ee0:	79fb      	ldrb	r3, [r7, #7]
 8005ee2:	2b01      	cmp	r3, #1
 8005ee4:	d10f      	bne.n	8005f06 <screenSM+0x14e>
			if(CURRENT_ITEM->item_type == parameter){
 8005ee6:	4b0e      	ldr	r3, [pc, #56]	; (8005f20 <screenSM+0x168>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	791b      	ldrb	r3, [r3, #4]
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d105      	bne.n	8005efe <screenSM+0x146>
				CURRENT_ITEM->obj->dec();
 8005ef2:	4b0b      	ldr	r3, [pc, #44]	; (8005f20 <screenSM+0x168>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4798      	blx	r3
}
 8005efc:	e009      	b.n	8005f12 <screenSM+0x15a>
			}else if(CURRENT_ITEM->item_type == submenu){
 8005efe:	4b08      	ldr	r3, [pc, #32]	; (8005f20 <screenSM+0x168>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	791b      	ldrb	r3, [r3, #4]
}
 8005f04:	e005      	b.n	8005f12 <screenSM+0x15a>
		}else if(cmd == SCR_COMM_back){
 8005f06:	79fb      	ldrb	r3, [r7, #7]
 8005f08:	2b03      	cmp	r3, #3
 8005f0a:	d102      	bne.n	8005f12 <screenSM+0x15a>
			screen_state = SELECT_ITEM;
 8005f0c:	4b03      	ldr	r3, [pc, #12]	; (8005f1c <screenSM+0x164>)
 8005f0e:	2200      	movs	r2, #0
 8005f10:	701a      	strb	r2, [r3, #0]
}
 8005f12:	bf00      	nop
 8005f14:	3708      	adds	r7, #8
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}
 8005f1a:	bf00      	nop
 8005f1c:	20001140 	.word	0x20001140
 8005f20:	2000114c 	.word	0x2000114c

08005f24 <pushValueToBuffer>:

volatile char line_to_uart_send[USART_BUFF_SIZE] = "Hello uart!";
volatile uint16_t log_buf_send_cnt = LOG_BUFFER_SIZE;
volatile uint16_t curr_send_cnt = LOG_BUFFER_SIZE;

void pushValueToBuffer(LogTermStruct value){
 8005f24:	b490      	push	{r4, r7}
 8005f26:	b084      	sub	sp, #16
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	1d3b      	adds	r3, r7, #4
 8005f2c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if(log_array_index>=LOG_BUFFER_SIZE/2){
 8005f30:	4b1a      	ldr	r3, [pc, #104]	; (8005f9c <pushValueToBuffer+0x78>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 8005f38:	d30e      	bcc.n	8005f58 <pushValueToBuffer+0x34>
		log_array_index = 0;
 8005f3a:	4b18      	ldr	r3, [pc, #96]	; (8005f9c <pushValueToBuffer+0x78>)
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	601a      	str	r2, [r3, #0]
		if(log_array_ptr == 0)
 8005f40:	4b17      	ldr	r3, [pc, #92]	; (8005fa0 <pushValueToBuffer+0x7c>)
 8005f42:	781b      	ldrb	r3, [r3, #0]
 8005f44:	b2db      	uxtb	r3, r3
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d103      	bne.n	8005f52 <pushValueToBuffer+0x2e>
			log_array_ptr =1;
 8005f4a:	4b15      	ldr	r3, [pc, #84]	; (8005fa0 <pushValueToBuffer+0x7c>)
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	701a      	strb	r2, [r3, #0]
 8005f50:	e002      	b.n	8005f58 <pushValueToBuffer+0x34>
		else
			log_array_ptr = 0;
 8005f52:	4b13      	ldr	r3, [pc, #76]	; (8005fa0 <pushValueToBuffer+0x7c>)
 8005f54:	2200      	movs	r2, #0
 8005f56:	701a      	strb	r2, [r3, #0]
	}
	log_array[log_array_ptr][log_array_index] = value;
 8005f58:	4b11      	ldr	r3, [pc, #68]	; (8005fa0 <pushValueToBuffer+0x7c>)
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	4618      	mov	r0, r3
 8005f60:	4b0e      	ldr	r3, [pc, #56]	; (8005f9c <pushValueToBuffer+0x78>)
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	490f      	ldr	r1, [pc, #60]	; (8005fa4 <pushValueToBuffer+0x80>)
 8005f66:	4613      	mov	r3, r2
 8005f68:	005b      	lsls	r3, r3, #1
 8005f6a:	4413      	add	r3, r2
 8005f6c:	009b      	lsls	r3, r3, #2
 8005f6e:	f241 5218 	movw	r2, #5400	; 0x1518
 8005f72:	fb02 f200 	mul.w	r2, r2, r0
 8005f76:	4413      	add	r3, r2
 8005f78:	440b      	add	r3, r1
 8005f7a:	461c      	mov	r4, r3
 8005f7c:	1d3b      	adds	r3, r7, #4
 8005f7e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005f82:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	

	log_array_index++;
 8005f86:	4b05      	ldr	r3, [pc, #20]	; (8005f9c <pushValueToBuffer+0x78>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	3301      	adds	r3, #1
 8005f8c:	4a03      	ldr	r2, [pc, #12]	; (8005f9c <pushValueToBuffer+0x78>)
 8005f8e:	6013      	str	r3, [r2, #0]
}
 8005f90:	bf00      	nop
 8005f92:	3710      	adds	r7, #16
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bc90      	pop	{r4, r7}
 8005f98:	4770      	bx	lr
 8005f9a:	bf00      	nop
 8005f9c:	20003b80 	.word	0x20003b80
 8005fa0:	20003b84 	.word	0x20003b84
 8005fa4:	20001150 	.word	0x20001150

08005fa8 <initLog>:

void initLog(void){
 8005fa8:	b4b0      	push	{r4, r5, r7}
 8005faa:	b089      	sub	sp, #36	; 0x24
 8005fac:	af00      	add	r7, sp, #0
	log_buf_send_cnt = LOG_BUFFER_SIZE+1;
 8005fae:	4b24      	ldr	r3, [pc, #144]	; (8006040 <initLog+0x98>)
 8005fb0:	f240 3285 	movw	r2, #901	; 0x385
 8005fb4:	801a      	strh	r2, [r3, #0]
	curr_send_cnt = LOG_BUFFER_SIZE+1;
 8005fb6:	4b23      	ldr	r3, [pc, #140]	; (8006044 <initLog+0x9c>)
 8005fb8:	f240 3285 	movw	r2, #901	; 0x385
 8005fbc:	801a      	strh	r2, [r3, #0]

	log_array_ptr = 0;
 8005fbe:	4b22      	ldr	r3, [pc, #136]	; (8006048 <initLog+0xa0>)
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	701a      	strb	r2, [r3, #0]
	log_array_index = 0;
 8005fc4:	4b21      	ldr	r3, [pc, #132]	; (800604c <initLog+0xa4>)
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	601a      	str	r2, [r3, #0]
	LogTermStruct value;
	value.regulation_cmd = 0;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	60bb      	str	r3, [r7, #8]
	value.tension = 0;
 8005fce:	f04f 0300 	mov.w	r3, #0
 8005fd2:	60fb      	str	r3, [r7, #12]
	value.time_stamp = 0;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	607b      	str	r3, [r7, #4]
	uint16_t i;
	for(i=0; i<LOG_BUFFER_SIZE/2; i++){
 8005fd8:	2300      	movs	r3, #0
 8005fda:	83fb      	strh	r3, [r7, #30]
 8005fdc:	e027      	b.n	800602e <initLog+0x86>
			log_array[1][i] = log_array[0][i] = value;
 8005fde:	8bfc      	ldrh	r4, [r7, #30]
 8005fe0:	8bfd      	ldrh	r5, [r7, #30]
 8005fe2:	f107 0310 	add.w	r3, r7, #16
 8005fe6:	1d3a      	adds	r2, r7, #4
 8005fe8:	ca07      	ldmia	r2, {r0, r1, r2}
 8005fea:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8005fee:	4a18      	ldr	r2, [pc, #96]	; (8006050 <initLog+0xa8>)
 8005ff0:	462b      	mov	r3, r5
 8005ff2:	005b      	lsls	r3, r3, #1
 8005ff4:	442b      	add	r3, r5
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	4413      	add	r3, r2
 8005ffa:	461d      	mov	r5, r3
 8005ffc:	f107 0310 	add.w	r3, r7, #16
 8006000:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006004:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8006008:	4a11      	ldr	r2, [pc, #68]	; (8006050 <initLog+0xa8>)
 800600a:	4623      	mov	r3, r4
 800600c:	005b      	lsls	r3, r3, #1
 800600e:	4423      	add	r3, r4
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	4413      	add	r3, r2
 8006014:	f503 53a8 	add.w	r3, r3, #5376	; 0x1500
 8006018:	3318      	adds	r3, #24
 800601a:	461c      	mov	r4, r3
 800601c:	f107 0310 	add.w	r3, r7, #16
 8006020:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006024:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	for(i=0; i<LOG_BUFFER_SIZE/2; i++){
 8006028:	8bfb      	ldrh	r3, [r7, #30]
 800602a:	3301      	adds	r3, #1
 800602c:	83fb      	strh	r3, [r7, #30]
 800602e:	8bfb      	ldrh	r3, [r7, #30]
 8006030:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 8006034:	d3d3      	bcc.n	8005fde <initLog+0x36>
	}
}
 8006036:	bf00      	nop
 8006038:	3724      	adds	r7, #36	; 0x24
 800603a:	46bd      	mov	sp, r7
 800603c:	bcb0      	pop	{r4, r5, r7}
 800603e:	4770      	bx	lr
 8006040:	200000d4 	.word	0x200000d4
 8006044:	200000d6 	.word	0x200000d6
 8006048:	20003b84 	.word	0x20003b84
 800604c:	20003b80 	.word	0x20003b80
 8006050:	20001150 	.word	0x20001150

08006054 <getValueFromBuffer>:
	log_array_index--;
	return log_array[log_array_ptr][log_array_index];
}
	

LogTermStruct getValueFromBuffer(void){
 8006054:	b490      	push	{r4, r7}
 8006056:	b082      	sub	sp, #8
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
	if(log_array_index>=LOG_BUFFER_SIZE/2){
 800605c:	4b18      	ldr	r3, [pc, #96]	; (80060c0 <getValueFromBuffer+0x6c>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 8006064:	d30e      	bcc.n	8006084 <getValueFromBuffer+0x30>
		log_array_index = 0;
 8006066:	4b16      	ldr	r3, [pc, #88]	; (80060c0 <getValueFromBuffer+0x6c>)
 8006068:	2200      	movs	r2, #0
 800606a:	601a      	str	r2, [r3, #0]
		if(log_array_ptr == 0)
 800606c:	4b15      	ldr	r3, [pc, #84]	; (80060c4 <getValueFromBuffer+0x70>)
 800606e:	781b      	ldrb	r3, [r3, #0]
 8006070:	b2db      	uxtb	r3, r3
 8006072:	2b00      	cmp	r3, #0
 8006074:	d103      	bne.n	800607e <getValueFromBuffer+0x2a>
			log_array_ptr = 1;
 8006076:	4b13      	ldr	r3, [pc, #76]	; (80060c4 <getValueFromBuffer+0x70>)
 8006078:	2201      	movs	r2, #1
 800607a:	701a      	strb	r2, [r3, #0]
 800607c:	e002      	b.n	8006084 <getValueFromBuffer+0x30>
		else
			log_array_ptr = 0;
 800607e:	4b11      	ldr	r3, [pc, #68]	; (80060c4 <getValueFromBuffer+0x70>)
 8006080:	2200      	movs	r2, #0
 8006082:	701a      	strb	r2, [r3, #0]
	}

	return log_array[log_array_ptr][log_array_index++];
 8006084:	4b0f      	ldr	r3, [pc, #60]	; (80060c4 <getValueFromBuffer+0x70>)
 8006086:	781b      	ldrb	r3, [r3, #0]
 8006088:	b2db      	uxtb	r3, r3
 800608a:	461c      	mov	r4, r3
 800608c:	4b0c      	ldr	r3, [pc, #48]	; (80060c0 <getValueFromBuffer+0x6c>)
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	1c53      	adds	r3, r2, #1
 8006092:	490b      	ldr	r1, [pc, #44]	; (80060c0 <getValueFromBuffer+0x6c>)
 8006094:	600b      	str	r3, [r1, #0]
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	490b      	ldr	r1, [pc, #44]	; (80060c8 <getValueFromBuffer+0x74>)
 800609a:	4613      	mov	r3, r2
 800609c:	005b      	lsls	r3, r3, #1
 800609e:	4413      	add	r3, r2
 80060a0:	009b      	lsls	r3, r3, #2
 80060a2:	f241 5218 	movw	r2, #5400	; 0x1518
 80060a6:	fb02 f204 	mul.w	r2, r2, r4
 80060aa:	4413      	add	r3, r2
 80060ac:	18ca      	adds	r2, r1, r3
 80060ae:	4603      	mov	r3, r0
 80060b0:	ca07      	ldmia	r2, {r0, r1, r2}
 80060b2:	e883 0007 	stmia.w	r3, {r0, r1, r2}

}
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	3708      	adds	r7, #8
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bc90      	pop	{r4, r7}
 80060be:	4770      	bx	lr
 80060c0:	20003b80 	.word	0x20003b80
 80060c4:	20003b84 	.word	0x20003b84
 80060c8:	20001150 	.word	0x20001150

080060cc <LogTermToStr>:


void LogTermToStr(LogTermStruct * term, char * str){
 80060cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80060d0:	b08d      	sub	sp, #52	; 0x34
 80060d2:	af06      	add	r7, sp, #24
 80060d4:	60f8      	str	r0, [r7, #12]
 80060d6:	60b9      	str	r1, [r7, #8]

	RTC_Type RTC_DateTime;
	RTC_GetDateTime(term->time_stamp, &RTC_DateTime);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f107 0210 	add.w	r2, r7, #16
 80060e0:	4611      	mov	r1, r2
 80060e2:	4618      	mov	r0, r3
 80060e4:	f7fd f956 	bl	8003394 <RTC_GetDateTime>
//	sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %lf - tension | %li - cmd || %i - test\n", (uint8_t)0, (uint8_t)0, (uint16_t)0, (uint8_t)0, (uint8_t)0, (uint8_t)0, (float)0, (int32_t)0, (int32_t) 0);
	
//	sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %i - tension | %i - cmd || %i - test\n", (int)0, (int)0, (int)0, (int)0, (int)0, (int)0, (int)((float)1.3*100),  (int)0, (int) 0);

	  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %5i - tension | %4i - cmd\n", 
									RTC_DateTime.RTC_date, 
 80060e8:	7cfb      	ldrb	r3, [r7, #19]
	  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %5i - tension | %4i - cmd\n", 
 80060ea:	4698      	mov	r8, r3
												RTC_DateTime.RTC_month, 
 80060ec:	7d7b      	ldrb	r3, [r7, #21]
	  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %5i - tension | %4i - cmd\n", 
 80060ee:	4699      	mov	r9, r3
														RTC_DateTime.RTC_year, 
 80060f0:	8afb      	ldrh	r3, [r7, #22]
	  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %5i - tension | %4i - cmd\n", 
 80060f2:	461c      	mov	r4, r3
																	RTC_DateTime.RTC_hours, 
 80060f4:	7c3b      	ldrb	r3, [r7, #16]
	  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %5i - tension | %4i - cmd\n", 
 80060f6:	461d      	mov	r5, r3
																				RTC_DateTime.RTC_minutes, 
 80060f8:	7c7b      	ldrb	r3, [r7, #17]
	  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %5i - tension | %4i - cmd\n", 
 80060fa:	461e      	mov	r6, r3
																							RTC_DateTime.RTC_seconds, 
 80060fc:	7cbb      	ldrb	r3, [r7, #18]
	  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %5i - tension | %4i - cmd\n", 
 80060fe:	607b      	str	r3, [r7, #4]
																													(int)(term->tension*100), 
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	490e      	ldr	r1, [pc, #56]	; (8006140 <LogTermToStr+0x74>)
 8006106:	4618      	mov	r0, r3
 8006108:	f7fa fdb6 	bl	8000c78 <__aeabi_fmul>
 800610c:	4603      	mov	r3, r0
	  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %5i - tension | %4i - cmd\n", 
 800610e:	4618      	mov	r0, r3
 8006110:	f7fa ff78 	bl	8001004 <__aeabi_f2iz>
 8006114:	4602      	mov	r2, r0
																																					(int)term->regulation_cmd);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	685b      	ldr	r3, [r3, #4]
	  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %5i - tension | %4i - cmd\n", 
 800611a:	9305      	str	r3, [sp, #20]
 800611c:	9204      	str	r2, [sp, #16]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	9303      	str	r3, [sp, #12]
 8006122:	9602      	str	r6, [sp, #8]
 8006124:	9501      	str	r5, [sp, #4]
 8006126:	9400      	str	r4, [sp, #0]
 8006128:	464b      	mov	r3, r9
 800612a:	4642      	mov	r2, r8
 800612c:	4905      	ldr	r1, [pc, #20]	; (8006144 <LogTermToStr+0x78>)
 800612e:	68b8      	ldr	r0, [r7, #8]
 8006130:	f001 fd02 	bl	8007b38 <siprintf>
//  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %i - ptr | %i - index\n", RTC_DateTime.RTC_date, RTC_DateTime.RTC_month, RTC_DateTime.RTC_year, RTC_DateTime.RTC_hours, RTC_DateTime.RTC_minutes, RTC_DateTime.RTC_seconds, term->ptr, term->index);

}
 8006134:	bf00      	nop
 8006136:	371c      	adds	r7, #28
 8006138:	46bd      	mov	sp, r7
 800613a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800613e:	bf00      	nop
 8006140:	42c80000 	.word	0x42c80000
 8006144:	0800865c 	.word	0x0800865c

08006148 <mainSMInit>:
volatile MAIN_SM_ENUM_TYPE CURRENT_REG_MODE = NO_REG;

volatile PULS_MODE_STRUCT mode_puls_struct;
volatile LAZY_PID_MODE_STRUCT mode_lazy_pid_struct; 

void mainSMInit(void){
 8006148:	b480      	push	{r7}
 800614a:	af00      	add	r7, sp, #0
	mode_puls_struct.mode_puls_from_value.current = 20;
 800614c:	4b0e      	ldr	r3, [pc, #56]	; (8006188 <mainSMInit+0x40>)
 800614e:	2214      	movs	r2, #20
 8006150:	601a      	str	r2, [r3, #0]
	mode_puls_struct.mode_puls_to_value.current = 90;
 8006152:	4b0d      	ldr	r3, [pc, #52]	; (8006188 <mainSMInit+0x40>)
 8006154:	225a      	movs	r2, #90	; 0x5a
 8006156:	609a      	str	r2, [r3, #8]
	mode_puls_struct.mode_puls_period_value.current = 20;
 8006158:	4b0b      	ldr	r3, [pc, #44]	; (8006188 <mainSMInit+0x40>)
 800615a:	2214      	movs	r2, #20
 800615c:	611a      	str	r2, [r3, #16]
	mode_puls_struct.time = 0;
 800615e:	4b0a      	ldr	r3, [pc, #40]	; (8006188 <mainSMInit+0x40>)
 8006160:	2200      	movs	r2, #0
 8006162:	619a      	str	r2, [r3, #24]
	
	mode_lazy_pid_struct.mode_lazy_pid_value.current = 10400;
 8006164:	4b09      	ldr	r3, [pc, #36]	; (800618c <mainSMInit+0x44>)
 8006166:	f642 02a0 	movw	r2, #10400	; 0x28a0
 800616a:	601a      	str	r2, [r3, #0]
	mode_lazy_pid_struct.mode_lazy_pid_period.current = 5;
 800616c:	4b07      	ldr	r3, [pc, #28]	; (800618c <mainSMInit+0x44>)
 800616e:	2205      	movs	r2, #5
 8006170:	609a      	str	r2, [r3, #8]
	mode_lazy_pid_struct.mode_lazy_pid_err.current = 10;
 8006172:	4b06      	ldr	r3, [pc, #24]	; (800618c <mainSMInit+0x44>)
 8006174:	220a      	movs	r2, #10
 8006176:	611a      	str	r2, [r3, #16]
	mode_lazy_pid_struct.time = 0;
 8006178:	4b04      	ldr	r3, [pc, #16]	; (800618c <mainSMInit+0x44>)
 800617a:	2200      	movs	r2, #0
 800617c:	619a      	str	r2, [r3, #24]
	
}
 800617e:	bf00      	nop
 8006180:	46bd      	mov	sp, r7
 8006182:	bc80      	pop	{r7}
 8006184:	4770      	bx	lr
 8006186:	bf00      	nop
 8006188:	20003ba8 	.word	0x20003ba8
 800618c:	20003b88 	.word	0x20003b88

08006190 <pulsModeWork>:


void pulsModeWork(void){ //every 1ms must calls
 8006190:	b480      	push	{r7}
 8006192:	b085      	sub	sp, #20
 8006194:	af00      	add	r7, sp, #0
	if(CURRENT_REG_MODE != PULS_REG){
 8006196:	4b29      	ldr	r3, [pc, #164]	; (800623c <pulsModeWork+0xac>)
 8006198:	781b      	ldrb	r3, [r3, #0]
 800619a:	b2db      	uxtb	r3, r3
 800619c:	2b03      	cmp	r3, #3
 800619e:	d148      	bne.n	8006232 <pulsModeWork+0xa2>
		return;
	}
	static uint32_t time = 0;
	uint32_t to_v = mode_puls_struct.mode_puls_to_value.current;
 80061a0:	4b27      	ldr	r3, [pc, #156]	; (8006240 <pulsModeWork+0xb0>)
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	60fb      	str	r3, [r7, #12]
	uint32_t from_v = mode_puls_struct.mode_puls_from_value.current;
 80061a6:	4b26      	ldr	r3, [pc, #152]	; (8006240 <pulsModeWork+0xb0>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	60bb      	str	r3, [r7, #8]
	uint32_t per_v = mode_puls_struct.mode_puls_period_value.current*1000;
 80061ac:	4b24      	ldr	r3, [pc, #144]	; (8006240 <pulsModeWork+0xb0>)
 80061ae:	691b      	ldr	r3, [r3, #16]
 80061b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80061b4:	fb02 f303 	mul.w	r3, r2, r3
 80061b8:	607b      	str	r3, [r7, #4]
	time++;
 80061ba:	4b22      	ldr	r3, [pc, #136]	; (8006244 <pulsModeWork+0xb4>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	3301      	adds	r3, #1
 80061c0:	4a20      	ldr	r2, [pc, #128]	; (8006244 <pulsModeWork+0xb4>)
 80061c2:	6013      	str	r3, [r2, #0]
	if(time > per_v)
 80061c4:	4b1f      	ldr	r3, [pc, #124]	; (8006244 <pulsModeWork+0xb4>)
 80061c6:	681a      	ldr	r2, [r3, #0]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	429a      	cmp	r2, r3
 80061cc:	d902      	bls.n	80061d4 <pulsModeWork+0x44>
		time = 0;
 80061ce:	4b1d      	ldr	r3, [pc, #116]	; (8006244 <pulsModeWork+0xb4>)
 80061d0:	2200      	movs	r2, #0
 80061d2:	601a      	str	r2, [r3, #0]
	if(time <= per_v/2 ){
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	085a      	lsrs	r2, r3, #1
 80061d8:	4b1a      	ldr	r3, [pc, #104]	; (8006244 <pulsModeWork+0xb4>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	429a      	cmp	r2, r3
 80061de:	d312      	bcc.n	8006206 <pulsModeWork+0x76>
		rope_tention_target = 100 * (from_v + ( ( to_v - from_v ) * time ) / (per_v/2));
 80061e0:	68fa      	ldr	r2, [r7, #12]
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	1ad3      	subs	r3, r2, r3
 80061e6:	4a17      	ldr	r2, [pc, #92]	; (8006244 <pulsModeWork+0xb4>)
 80061e8:	6812      	ldr	r2, [r2, #0]
 80061ea:	fb02 f203 	mul.w	r2, r2, r3
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	085b      	lsrs	r3, r3, #1
 80061f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	4413      	add	r3, r2
 80061fa:	2264      	movs	r2, #100	; 0x64
 80061fc:	fb02 f303 	mul.w	r3, r2, r3
 8006200:	4a11      	ldr	r2, [pc, #68]	; (8006248 <pulsModeWork+0xb8>)
 8006202:	6013      	str	r3, [r2, #0]
 8006204:	e016      	b.n	8006234 <pulsModeWork+0xa4>
	}else{
		rope_tention_target = 100 * (to_v - ( ( to_v - from_v ) * ( time - (per_v/2) ) ) / (per_v/2));
 8006206:	68fa      	ldr	r2, [r7, #12]
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	1ad3      	subs	r3, r2, r3
 800620c:	4a0d      	ldr	r2, [pc, #52]	; (8006244 <pulsModeWork+0xb4>)
 800620e:	6811      	ldr	r1, [r2, #0]
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	0852      	lsrs	r2, r2, #1
 8006214:	1a8a      	subs	r2, r1, r2
 8006216:	fb02 f203 	mul.w	r2, r2, r3
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	085b      	lsrs	r3, r3, #1
 800621e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006222:	68fa      	ldr	r2, [r7, #12]
 8006224:	1ad3      	subs	r3, r2, r3
 8006226:	2264      	movs	r2, #100	; 0x64
 8006228:	fb02 f303 	mul.w	r3, r2, r3
 800622c:	4a06      	ldr	r2, [pc, #24]	; (8006248 <pulsModeWork+0xb8>)
 800622e:	6013      	str	r3, [r2, #0]
 8006230:	e000      	b.n	8006234 <pulsModeWork+0xa4>
		return;
 8006232:	bf00      	nop
	}
}
 8006234:	3714      	adds	r7, #20
 8006236:	46bd      	mov	sp, r7
 8006238:	bc80      	pop	{r7}
 800623a:	4770      	bx	lr
 800623c:	20000c6d 	.word	0x20000c6d
 8006240:	20003ba8 	.word	0x20003ba8
 8006244:	20000c70 	.word	0x20000c70
 8006248:	20000124 	.word	0x20000124

0800624c <isRegulatingLazyPidMode>:


uint8_t isRegulatingLazyPidMode(void){
 800624c:	b480      	push	{r7}
 800624e:	b083      	sub	sp, #12
 8006250:	af00      	add	r7, sp, #0
	int32_t pid_err = rope_tension_error;
 8006252:	4b10      	ldr	r3, [pc, #64]	; (8006294 <isRegulatingLazyPidMode+0x48>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	607b      	str	r3, [r7, #4]
	if(pid_err < 0)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2b00      	cmp	r3, #0
 800625c:	da02      	bge.n	8006264 <isRegulatingLazyPidMode+0x18>
		pid_err = -pid_err;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	425b      	negs	r3, r3
 8006262:	607b      	str	r3, [r7, #4]
	if(mode_lazy_pid_struct.no_reg) //      
 8006264:	4b0c      	ldr	r3, [pc, #48]	; (8006298 <isRegulatingLazyPidMode+0x4c>)
 8006266:	69db      	ldr	r3, [r3, #28]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d001      	beq.n	8006270 <isRegulatingLazyPidMode+0x24>
		return 0;
 800626c:	2300      	movs	r3, #0
 800626e:	e00c      	b.n	800628a <isRegulatingLazyPidMode+0x3e>
	else{
		if(pid_err < mode_lazy_pid_struct.mode_lazy_pid_err.current * 100/2){//     
 8006270:	4b09      	ldr	r3, [pc, #36]	; (8006298 <isRegulatingLazyPidMode+0x4c>)
 8006272:	691b      	ldr	r3, [r3, #16]
 8006274:	2264      	movs	r2, #100	; 0x64
 8006276:	fb02 f303 	mul.w	r3, r2, r3
 800627a:	085a      	lsrs	r2, r3, #1
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	429a      	cmp	r2, r3
 8006280:	d902      	bls.n	8006288 <isRegulatingLazyPidMode+0x3c>
			mode_lazy_pid_struct.no_reg = 1; // 
 8006282:	4b05      	ldr	r3, [pc, #20]	; (8006298 <isRegulatingLazyPidMode+0x4c>)
 8006284:	2201      	movs	r2, #1
 8006286:	61da      	str	r2, [r3, #28]
		}
		return 1;
 8006288:	2301      	movs	r3, #1
	}
}
 800628a:	4618      	mov	r0, r3
 800628c:	370c      	adds	r7, #12
 800628e:	46bd      	mov	sp, r7
 8006290:	bc80      	pop	{r7}
 8006292:	4770      	bx	lr
 8006294:	20000cb0 	.word	0x20000cb0
 8006298:	20003b88 	.word	0x20003b88

0800629c <lazyPIDModeWork>:

void lazyPIDModeWork(void){ //every 1ms must calls
 800629c:	b480      	push	{r7}
 800629e:	af00      	add	r7, sp, #0
	if(CURRENT_REG_MODE != LAZY_PID_REG){
 80062a0:	4b36      	ldr	r3, [pc, #216]	; (800637c <lazyPIDModeWork+0xe0>)
 80062a2:	781b      	ldrb	r3, [r3, #0]
 80062a4:	b2db      	uxtb	r3, r3
 80062a6:	2b02      	cmp	r3, #2
 80062a8:	d163      	bne.n	8006372 <lazyPIDModeWork+0xd6>
		return;
	}
	rope_tention_target = mode_lazy_pid_struct.mode_lazy_pid_value.current;
 80062aa:	4b35      	ldr	r3, [pc, #212]	; (8006380 <lazyPIDModeWork+0xe4>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4a35      	ldr	r2, [pc, #212]	; (8006384 <lazyPIDModeWork+0xe8>)
 80062b0:	6013      	str	r3, [r2, #0]
	mode_lazy_pid_struct.time++;
 80062b2:	4b33      	ldr	r3, [pc, #204]	; (8006380 <lazyPIDModeWork+0xe4>)
 80062b4:	699b      	ldr	r3, [r3, #24]
 80062b6:	3301      	adds	r3, #1
 80062b8:	4a31      	ldr	r2, [pc, #196]	; (8006380 <lazyPIDModeWork+0xe4>)
 80062ba:	6193      	str	r3, [r2, #24]
	static int32_t avg_err= 0;
	avg_err += rope_tension_error;
 80062bc:	4b32      	ldr	r3, [pc, #200]	; (8006388 <lazyPIDModeWork+0xec>)
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	4b32      	ldr	r3, [pc, #200]	; (800638c <lazyPIDModeWork+0xf0>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4413      	add	r3, r2
 80062c6:	4a31      	ldr	r2, [pc, #196]	; (800638c <lazyPIDModeWork+0xf0>)
 80062c8:	6013      	str	r3, [r2, #0]
	if(avg_err > 0x40000000){ //  
 80062ca:	4b30      	ldr	r3, [pc, #192]	; (800638c <lazyPIDModeWork+0xf0>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062d2:	dd05      	ble.n	80062e0 <lazyPIDModeWork+0x44>
		mode_lazy_pid_struct.no_reg = 0;
 80062d4:	4b2a      	ldr	r3, [pc, #168]	; (8006380 <lazyPIDModeWork+0xe4>)
 80062d6:	2200      	movs	r2, #0
 80062d8:	61da      	str	r2, [r3, #28]
		mode_lazy_pid_struct.time = 0;
 80062da:	4b29      	ldr	r3, [pc, #164]	; (8006380 <lazyPIDModeWork+0xe4>)
 80062dc:	2200      	movs	r2, #0
 80062de:	619a      	str	r2, [r3, #24]
	}
	if(mode_lazy_pid_struct.time >= mode_lazy_pid_struct.mode_lazy_pid_period.current * 1000){
 80062e0:	4b27      	ldr	r3, [pc, #156]	; (8006380 <lazyPIDModeWork+0xe4>)
 80062e2:	699a      	ldr	r2, [r3, #24]
 80062e4:	4b26      	ldr	r3, [pc, #152]	; (8006380 <lazyPIDModeWork+0xe4>)
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80062ec:	fb01 f303 	mul.w	r3, r1, r3
 80062f0:	429a      	cmp	r2, r3
 80062f2:	d33f      	bcc.n	8006374 <lazyPIDModeWork+0xd8>
		mode_lazy_pid_struct.time = 0;
 80062f4:	4b22      	ldr	r3, [pc, #136]	; (8006380 <lazyPIDModeWork+0xe4>)
 80062f6:	2200      	movs	r2, #0
 80062f8:	619a      	str	r2, [r3, #24]
		avg_err /= mode_lazy_pid_struct.mode_lazy_pid_period.current * 1000;
 80062fa:	4b21      	ldr	r3, [pc, #132]	; (8006380 <lazyPIDModeWork+0xe4>)
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006302:	fb02 f303 	mul.w	r3, r2, r3
 8006306:	4a21      	ldr	r2, [pc, #132]	; (800638c <lazyPIDModeWork+0xf0>)
 8006308:	6812      	ldr	r2, [r2, #0]
 800630a:	fbb2 f3f3 	udiv	r3, r2, r3
 800630e:	461a      	mov	r2, r3
 8006310:	4b1e      	ldr	r3, [pc, #120]	; (800638c <lazyPIDModeWork+0xf0>)
 8006312:	601a      	str	r2, [r3, #0]
		if(avg_err<0){
 8006314:	4b1d      	ldr	r3, [pc, #116]	; (800638c <lazyPIDModeWork+0xf0>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	2b00      	cmp	r3, #0
 800631a:	da04      	bge.n	8006326 <lazyPIDModeWork+0x8a>
			avg_err = -avg_err;
 800631c:	4b1b      	ldr	r3, [pc, #108]	; (800638c <lazyPIDModeWork+0xf0>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	425b      	negs	r3, r3
 8006322:	4a1a      	ldr	r2, [pc, #104]	; (800638c <lazyPIDModeWork+0xf0>)
 8006324:	6013      	str	r3, [r2, #0]
		}
		if(avg_err > mode_lazy_pid_struct.mode_lazy_pid_err.current * 100){//    
 8006326:	4b16      	ldr	r3, [pc, #88]	; (8006380 <lazyPIDModeWork+0xe4>)
 8006328:	691b      	ldr	r3, [r3, #16]
 800632a:	2264      	movs	r2, #100	; 0x64
 800632c:	fb02 f303 	mul.w	r3, r2, r3
 8006330:	4a16      	ldr	r2, [pc, #88]	; (800638c <lazyPIDModeWork+0xf0>)
 8006332:	6812      	ldr	r2, [r2, #0]
 8006334:	4293      	cmp	r3, r2
 8006336:	d203      	bcs.n	8006340 <lazyPIDModeWork+0xa4>
			mode_lazy_pid_struct.no_reg = 0; // 
 8006338:	4b11      	ldr	r3, [pc, #68]	; (8006380 <lazyPIDModeWork+0xe4>)
 800633a:	2200      	movs	r2, #0
 800633c:	61da      	str	r2, [r3, #28]
 800633e:	e014      	b.n	800636a <lazyPIDModeWork+0xce>
		}else{
			if(mode_lazy_pid_struct.no_reg == 0){ //    ,     
 8006340:	4b0f      	ldr	r3, [pc, #60]	; (8006380 <lazyPIDModeWork+0xe4>)
 8006342:	69db      	ldr	r3, [r3, #28]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d110      	bne.n	800636a <lazyPIDModeWork+0xce>
				if(avg_err < mode_lazy_pid_struct.mode_lazy_pid_err.current * 100/2){//     
 8006348:	4b0d      	ldr	r3, [pc, #52]	; (8006380 <lazyPIDModeWork+0xe4>)
 800634a:	691b      	ldr	r3, [r3, #16]
 800634c:	2264      	movs	r2, #100	; 0x64
 800634e:	fb02 f303 	mul.w	r3, r2, r3
 8006352:	085b      	lsrs	r3, r3, #1
 8006354:	4a0d      	ldr	r2, [pc, #52]	; (800638c <lazyPIDModeWork+0xf0>)
 8006356:	6812      	ldr	r2, [r2, #0]
 8006358:	4293      	cmp	r3, r2
 800635a:	d903      	bls.n	8006364 <lazyPIDModeWork+0xc8>
					mode_lazy_pid_struct.no_reg = 1; // 
 800635c:	4b08      	ldr	r3, [pc, #32]	; (8006380 <lazyPIDModeWork+0xe4>)
 800635e:	2201      	movs	r2, #1
 8006360:	61da      	str	r2, [r3, #28]
 8006362:	e002      	b.n	800636a <lazyPIDModeWork+0xce>
				}else{
					mode_lazy_pid_struct.no_reg = 0; //  
 8006364:	4b06      	ldr	r3, [pc, #24]	; (8006380 <lazyPIDModeWork+0xe4>)
 8006366:	2200      	movs	r2, #0
 8006368:	61da      	str	r2, [r3, #28]
				}
			}
		}
		avg_err = 0;
 800636a:	4b08      	ldr	r3, [pc, #32]	; (800638c <lazyPIDModeWork+0xf0>)
 800636c:	2200      	movs	r2, #0
 800636e:	601a      	str	r2, [r3, #0]
 8006370:	e000      	b.n	8006374 <lazyPIDModeWork+0xd8>
		return;
 8006372:	bf00      	nop
		rope_tention_target = 100 * (from_v + ( ( to_v - from_v ) * time ) / (per_v/2));
	}else{
		rope_tention_target = 100 * (to_v - ( ( to_v - from_v ) * ( time - (per_v/2) ) ) / (per_v/2));
	}
*/
}
 8006374:	46bd      	mov	sp, r7
 8006376:	bc80      	pop	{r7}
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop
 800637c:	20000c6d 	.word	0x20000c6d
 8006380:	20003b88 	.word	0x20003b88
 8006384:	20000124 	.word	0x20000124
 8006388:	20000cb0 	.word	0x20000cb0
 800638c:	20000c74 	.word	0x20000c74

08006390 <calculateCRC>:

volatile char modbus_command[] = {0x0b, 0x06, 0x21, 0x36, 0x00, 0x0a, 0x00, 0x00};
volatile uint16_t crc_res = 0;


uint16_t calculateCRC(char *str, uint8_t size){
 8006390:	b480      	push	{r7}
 8006392:	b085      	sub	sp, #20
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	460b      	mov	r3, r1
 800639a:	70fb      	strb	r3, [r7, #3]
	uint16_t CRC = 0xffff;
 800639c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80063a0:	81fb      	strh	r3, [r7, #14]
	uint8_t i, j;
	for(i = 0; i<size; i++){
 80063a2:	2300      	movs	r3, #0
 80063a4:	737b      	strb	r3, [r7, #13]
 80063a6:	e026      	b.n	80063f6 <calculateCRC+0x66>
		CRC ^= str[i];
 80063a8:	7b7b      	ldrb	r3, [r7, #13]
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	4413      	add	r3, r2
 80063ae:	781b      	ldrb	r3, [r3, #0]
 80063b0:	b29a      	uxth	r2, r3
 80063b2:	89fb      	ldrh	r3, [r7, #14]
 80063b4:	4053      	eors	r3, r2
 80063b6:	81fb      	strh	r3, [r7, #14]
		for(j = 0; j < 8; j++){
 80063b8:	2300      	movs	r3, #0
 80063ba:	733b      	strb	r3, [r7, #12]
 80063bc:	e015      	b.n	80063ea <calculateCRC+0x5a>
			if(CRC & 0x0001){
 80063be:	89fb      	ldrh	r3, [r7, #14]
 80063c0:	f003 0301 	and.w	r3, r3, #1
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d00a      	beq.n	80063de <calculateCRC+0x4e>
				CRC >>= 1;
 80063c8:	89fb      	ldrh	r3, [r7, #14]
 80063ca:	085b      	lsrs	r3, r3, #1
 80063cc:	81fb      	strh	r3, [r7, #14]
				CRC ^= 0xa001;
 80063ce:	89fb      	ldrh	r3, [r7, #14]
 80063d0:	f483 43bf 	eor.w	r3, r3, #24448	; 0x5f80
 80063d4:	f083 037e 	eor.w	r3, r3, #126	; 0x7e
 80063d8:	43db      	mvns	r3, r3
 80063da:	81fb      	strh	r3, [r7, #14]
 80063dc:	e002      	b.n	80063e4 <calculateCRC+0x54>
			}else{
				CRC >>= 1;
 80063de:	89fb      	ldrh	r3, [r7, #14]
 80063e0:	085b      	lsrs	r3, r3, #1
 80063e2:	81fb      	strh	r3, [r7, #14]
		for(j = 0; j < 8; j++){
 80063e4:	7b3b      	ldrb	r3, [r7, #12]
 80063e6:	3301      	adds	r3, #1
 80063e8:	733b      	strb	r3, [r7, #12]
 80063ea:	7b3b      	ldrb	r3, [r7, #12]
 80063ec:	2b07      	cmp	r3, #7
 80063ee:	d9e6      	bls.n	80063be <calculateCRC+0x2e>
	for(i = 0; i<size; i++){
 80063f0:	7b7b      	ldrb	r3, [r7, #13]
 80063f2:	3301      	adds	r3, #1
 80063f4:	737b      	strb	r3, [r7, #13]
 80063f6:	7b7a      	ldrb	r2, [r7, #13]
 80063f8:	78fb      	ldrb	r3, [r7, #3]
 80063fa:	429a      	cmp	r2, r3
 80063fc:	d3d4      	bcc.n	80063a8 <calculateCRC+0x18>
			}
		}
	}
	return CRC;
 80063fe:	89fb      	ldrh	r3, [r7, #14]
}
 8006400:	4618      	mov	r0, r3
 8006402:	3714      	adds	r7, #20
 8006404:	46bd      	mov	sp, r7
 8006406:	bc80      	pop	{r7}
 8006408:	4770      	bx	lr
	...

0800640c <initAtv12>:
uint16_t calculateCRCBSw(char *str, uint8_t size){
	return byteSwap(calculateCRC(str, size));
}

void delay_ms(uint32_t tick);
void initAtv12(uint16_t freq){
 800640c:	b580      	push	{r7, lr}
 800640e:	b084      	sub	sp, #16
 8006410:	af00      	add	r7, sp, #0
 8006412:	4603      	mov	r3, r0
 8006414:	80fb      	strh	r3, [r7, #6]
	modbus_command[0] = FC1_DEV_ADDR;
 8006416:	4b18      	ldr	r3, [pc, #96]	; (8006478 <initAtv12+0x6c>)
 8006418:	220b      	movs	r2, #11
 800641a:	701a      	strb	r2, [r3, #0]
	modbus_command[1] = WRITE_MODBUS_FUNCT;
 800641c:	4b16      	ldr	r3, [pc, #88]	; (8006478 <initAtv12+0x6c>)
 800641e:	2206      	movs	r2, #6
 8006420:	705a      	strb	r2, [r3, #1]
	modbus_command[2] = CONTROL_WORD_ADDR >> 8;
 8006422:	4b15      	ldr	r3, [pc, #84]	; (8006478 <initAtv12+0x6c>)
 8006424:	2221      	movs	r2, #33	; 0x21
 8006426:	709a      	strb	r2, [r3, #2]
	modbus_command[3] = CONTROL_WORD_ADDR & 0x00ff;
 8006428:	4b13      	ldr	r3, [pc, #76]	; (8006478 <initAtv12+0x6c>)
 800642a:	2235      	movs	r2, #53	; 0x35
 800642c:	70da      	strb	r2, [r3, #3]
	modbus_command[4] = 0x00;
 800642e:	4b12      	ldr	r3, [pc, #72]	; (8006478 <initAtv12+0x6c>)
 8006430:	2200      	movs	r2, #0
 8006432:	711a      	strb	r2, [r3, #4]
	modbus_command[5] = 0x06;
 8006434:	4b10      	ldr	r3, [pc, #64]	; (8006478 <initAtv12+0x6c>)
 8006436:	2206      	movs	r2, #6
 8006438:	715a      	strb	r2, [r3, #5]
	uint16_t crc = calculateCRC((char*)modbus_command, 6);
 800643a:	2106      	movs	r1, #6
 800643c:	480e      	ldr	r0, [pc, #56]	; (8006478 <initAtv12+0x6c>)
 800643e:	f7ff ffa7 	bl	8006390 <calculateCRC>
 8006442:	4603      	mov	r3, r0
 8006444:	81fb      	strh	r3, [r7, #14]
	modbus_command[6] = crc & 0x00ff;
 8006446:	89fb      	ldrh	r3, [r7, #14]
 8006448:	b2da      	uxtb	r2, r3
 800644a:	4b0b      	ldr	r3, [pc, #44]	; (8006478 <initAtv12+0x6c>)
 800644c:	719a      	strb	r2, [r3, #6]
	modbus_command[7] = crc >> 8;
 800644e:	89fb      	ldrh	r3, [r7, #14]
 8006450:	0a1b      	lsrs	r3, r3, #8
 8006452:	b29b      	uxth	r3, r3
 8006454:	b2da      	uxtb	r2, r3
 8006456:	4b08      	ldr	r3, [pc, #32]	; (8006478 <initAtv12+0x6c>)
 8006458:	71da      	strb	r2, [r3, #7]
	
	sendStrToUart2((char*)modbus_command, 8);
 800645a:	2108      	movs	r1, #8
 800645c:	4806      	ldr	r0, [pc, #24]	; (8006478 <initAtv12+0x6c>)
 800645e:	f000 fbb3 	bl	8006bc8 <sendStrToUart2>
	delay_ms(200);
 8006462:	20c8      	movs	r0, #200	; 0xc8
 8006464:	f000 fc34 	bl	8006cd0 <delay_ms>
	setFreqAtv12(freq);//0.1Hz
 8006468:	88fb      	ldrh	r3, [r7, #6]
 800646a:	4618      	mov	r0, r3
 800646c:	f000 f806 	bl	800647c <setFreqAtv12>
}
 8006470:	bf00      	nop
 8006472:	3710      	adds	r7, #16
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}
 8006478:	200000d8 	.word	0x200000d8

0800647c <setFreqAtv12>:


void setFreqAtv12(uint16_t freq){
 800647c:	b580      	push	{r7, lr}
 800647e:	b084      	sub	sp, #16
 8006480:	af00      	add	r7, sp, #0
 8006482:	4603      	mov	r3, r0
 8006484:	80fb      	strh	r3, [r7, #6]
	if(freq>500)
 8006486:	88fb      	ldrh	r3, [r7, #6]
 8006488:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800648c:	d902      	bls.n	8006494 <setFreqAtv12+0x18>
		freq = 500;
 800648e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8006492:	80fb      	strh	r3, [r7, #6]
	modbus_command[0] = FC1_DEV_ADDR;
 8006494:	4b16      	ldr	r3, [pc, #88]	; (80064f0 <setFreqAtv12+0x74>)
 8006496:	220b      	movs	r2, #11
 8006498:	701a      	strb	r2, [r3, #0]
	modbus_command[1] = WRITE_MODBUS_FUNCT;
 800649a:	4b15      	ldr	r3, [pc, #84]	; (80064f0 <setFreqAtv12+0x74>)
 800649c:	2206      	movs	r2, #6
 800649e:	705a      	strb	r2, [r3, #1]
	modbus_command[2] = FREQUENCY_SETPOINT_ADDR >> 8;
 80064a0:	4b13      	ldr	r3, [pc, #76]	; (80064f0 <setFreqAtv12+0x74>)
 80064a2:	2221      	movs	r2, #33	; 0x21
 80064a4:	709a      	strb	r2, [r3, #2]
	modbus_command[3] = FREQUENCY_SETPOINT_ADDR & 0x00ff;
 80064a6:	4b12      	ldr	r3, [pc, #72]	; (80064f0 <setFreqAtv12+0x74>)
 80064a8:	2236      	movs	r2, #54	; 0x36
 80064aa:	70da      	strb	r2, [r3, #3]
	modbus_command[4] = freq >> 8;
 80064ac:	88fb      	ldrh	r3, [r7, #6]
 80064ae:	0a1b      	lsrs	r3, r3, #8
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	b2da      	uxtb	r2, r3
 80064b4:	4b0e      	ldr	r3, [pc, #56]	; (80064f0 <setFreqAtv12+0x74>)
 80064b6:	711a      	strb	r2, [r3, #4]
	modbus_command[5] = freq & 0x00ff;
 80064b8:	88fb      	ldrh	r3, [r7, #6]
 80064ba:	b2da      	uxtb	r2, r3
 80064bc:	4b0c      	ldr	r3, [pc, #48]	; (80064f0 <setFreqAtv12+0x74>)
 80064be:	715a      	strb	r2, [r3, #5]
	uint16_t crc = calculateCRC((char*)modbus_command, 6);
 80064c0:	2106      	movs	r1, #6
 80064c2:	480b      	ldr	r0, [pc, #44]	; (80064f0 <setFreqAtv12+0x74>)
 80064c4:	f7ff ff64 	bl	8006390 <calculateCRC>
 80064c8:	4603      	mov	r3, r0
 80064ca:	81fb      	strh	r3, [r7, #14]
	modbus_command[6] = crc & 0x00ff;
 80064cc:	89fb      	ldrh	r3, [r7, #14]
 80064ce:	b2da      	uxtb	r2, r3
 80064d0:	4b07      	ldr	r3, [pc, #28]	; (80064f0 <setFreqAtv12+0x74>)
 80064d2:	719a      	strb	r2, [r3, #6]
	modbus_command[7] = crc >> 8;
 80064d4:	89fb      	ldrh	r3, [r7, #14]
 80064d6:	0a1b      	lsrs	r3, r3, #8
 80064d8:	b29b      	uxth	r3, r3
 80064da:	b2da      	uxtb	r2, r3
 80064dc:	4b04      	ldr	r3, [pc, #16]	; (80064f0 <setFreqAtv12+0x74>)
 80064de:	71da      	strb	r2, [r3, #7]
	
	sendStrToUart2((char*)modbus_command, 8);
 80064e0:	2108      	movs	r1, #8
 80064e2:	4803      	ldr	r0, [pc, #12]	; (80064f0 <setFreqAtv12+0x74>)
 80064e4:	f000 fb70 	bl	8006bc8 <sendStrToUart2>
}
 80064e8:	bf00      	nop
 80064ea:	3710      	adds	r7, #16
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}
 80064f0:	200000d8 	.word	0x200000d8

080064f4 <stopAtv12>:
void stopAtv12(void){
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b082      	sub	sp, #8
 80064f8:	af00      	add	r7, sp, #0
	modbus_command[0] = FC1_DEV_ADDR;
 80064fa:	4b15      	ldr	r3, [pc, #84]	; (8006550 <stopAtv12+0x5c>)
 80064fc:	220b      	movs	r2, #11
 80064fe:	701a      	strb	r2, [r3, #0]
	modbus_command[1] = WRITE_MODBUS_FUNCT;
 8006500:	4b13      	ldr	r3, [pc, #76]	; (8006550 <stopAtv12+0x5c>)
 8006502:	2206      	movs	r2, #6
 8006504:	705a      	strb	r2, [r3, #1]
	modbus_command[2] = CONTROL_WORD_ADDR >> 8;
 8006506:	4b12      	ldr	r3, [pc, #72]	; (8006550 <stopAtv12+0x5c>)
 8006508:	2221      	movs	r2, #33	; 0x21
 800650a:	709a      	strb	r2, [r3, #2]
	modbus_command[3] = CONTROL_WORD_ADDR & 0x00ff;
 800650c:	4b10      	ldr	r3, [pc, #64]	; (8006550 <stopAtv12+0x5c>)
 800650e:	2235      	movs	r2, #53	; 0x35
 8006510:	70da      	strb	r2, [r3, #3]
	modbus_command[4] = 0x00;
 8006512:	4b0f      	ldr	r3, [pc, #60]	; (8006550 <stopAtv12+0x5c>)
 8006514:	2200      	movs	r2, #0
 8006516:	711a      	strb	r2, [r3, #4]
	modbus_command[5] = 0x07;
 8006518:	4b0d      	ldr	r3, [pc, #52]	; (8006550 <stopAtv12+0x5c>)
 800651a:	2207      	movs	r2, #7
 800651c:	715a      	strb	r2, [r3, #5]
	uint16_t crc = calculateCRC((char*)modbus_command, 6);
 800651e:	2106      	movs	r1, #6
 8006520:	480b      	ldr	r0, [pc, #44]	; (8006550 <stopAtv12+0x5c>)
 8006522:	f7ff ff35 	bl	8006390 <calculateCRC>
 8006526:	4603      	mov	r3, r0
 8006528:	80fb      	strh	r3, [r7, #6]
	modbus_command[6] = crc & 0x00ff;
 800652a:	88fb      	ldrh	r3, [r7, #6]
 800652c:	b2da      	uxtb	r2, r3
 800652e:	4b08      	ldr	r3, [pc, #32]	; (8006550 <stopAtv12+0x5c>)
 8006530:	719a      	strb	r2, [r3, #6]
	modbus_command[7] = crc >> 8;
 8006532:	88fb      	ldrh	r3, [r7, #6]
 8006534:	0a1b      	lsrs	r3, r3, #8
 8006536:	b29b      	uxth	r3, r3
 8006538:	b2da      	uxtb	r2, r3
 800653a:	4b05      	ldr	r3, [pc, #20]	; (8006550 <stopAtv12+0x5c>)
 800653c:	71da      	strb	r2, [r3, #7]
	
	sendStrToUart2((char*)modbus_command, 8);
 800653e:	2108      	movs	r1, #8
 8006540:	4803      	ldr	r0, [pc, #12]	; (8006550 <stopAtv12+0x5c>)
 8006542:	f000 fb41 	bl	8006bc8 <sendStrToUart2>
}
 8006546:	bf00      	nop
 8006548:	3708      	adds	r7, #8
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
 800654e:	bf00      	nop
 8006550:	200000d8 	.word	0x200000d8

08006554 <runAtv12>:
void runAtv12(void){
 8006554:	b580      	push	{r7, lr}
 8006556:	b082      	sub	sp, #8
 8006558:	af00      	add	r7, sp, #0
		modbus_command[0] = FC1_DEV_ADDR;
 800655a:	4b15      	ldr	r3, [pc, #84]	; (80065b0 <runAtv12+0x5c>)
 800655c:	220b      	movs	r2, #11
 800655e:	701a      	strb	r2, [r3, #0]
	modbus_command[1] = WRITE_MODBUS_FUNCT;
 8006560:	4b13      	ldr	r3, [pc, #76]	; (80065b0 <runAtv12+0x5c>)
 8006562:	2206      	movs	r2, #6
 8006564:	705a      	strb	r2, [r3, #1]
	modbus_command[2] = CONTROL_WORD_ADDR >> 8;
 8006566:	4b12      	ldr	r3, [pc, #72]	; (80065b0 <runAtv12+0x5c>)
 8006568:	2221      	movs	r2, #33	; 0x21
 800656a:	709a      	strb	r2, [r3, #2]
	modbus_command[3] = CONTROL_WORD_ADDR & 0x00ff;
 800656c:	4b10      	ldr	r3, [pc, #64]	; (80065b0 <runAtv12+0x5c>)
 800656e:	2235      	movs	r2, #53	; 0x35
 8006570:	70da      	strb	r2, [r3, #3]
	modbus_command[4] = 0x00;
 8006572:	4b0f      	ldr	r3, [pc, #60]	; (80065b0 <runAtv12+0x5c>)
 8006574:	2200      	movs	r2, #0
 8006576:	711a      	strb	r2, [r3, #4]
	modbus_command[5] = 0x0f;
 8006578:	4b0d      	ldr	r3, [pc, #52]	; (80065b0 <runAtv12+0x5c>)
 800657a:	220f      	movs	r2, #15
 800657c:	715a      	strb	r2, [r3, #5]
	uint16_t crc = calculateCRC((char*)modbus_command, 6);
 800657e:	2106      	movs	r1, #6
 8006580:	480b      	ldr	r0, [pc, #44]	; (80065b0 <runAtv12+0x5c>)
 8006582:	f7ff ff05 	bl	8006390 <calculateCRC>
 8006586:	4603      	mov	r3, r0
 8006588:	80fb      	strh	r3, [r7, #6]
	modbus_command[6] = crc & 0x00ff;
 800658a:	88fb      	ldrh	r3, [r7, #6]
 800658c:	b2da      	uxtb	r2, r3
 800658e:	4b08      	ldr	r3, [pc, #32]	; (80065b0 <runAtv12+0x5c>)
 8006590:	719a      	strb	r2, [r3, #6]
	modbus_command[7] = crc >> 8;
 8006592:	88fb      	ldrh	r3, [r7, #6]
 8006594:	0a1b      	lsrs	r3, r3, #8
 8006596:	b29b      	uxth	r3, r3
 8006598:	b2da      	uxtb	r2, r3
 800659a:	4b05      	ldr	r3, [pc, #20]	; (80065b0 <runAtv12+0x5c>)
 800659c:	71da      	strb	r2, [r3, #7]
	
	sendStrToUart2((char*)modbus_command, 8);
 800659e:	2108      	movs	r1, #8
 80065a0:	4803      	ldr	r0, [pc, #12]	; (80065b0 <runAtv12+0x5c>)
 80065a2:	f000 fb11 	bl	8006bc8 <sendStrToUart2>
}
 80065a6:	bf00      	nop
 80065a8:	3708      	adds	r7, #8
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}
 80065ae:	bf00      	nop
 80065b0:	200000d8 	.word	0x200000d8

080065b4 <setTime>:
#include "pid.h"

void setTime(volatile Timer * time_var, volatile Timer * time_val){
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	6039      	str	r1, [r7, #0]
	if(!time_val){
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d103      	bne.n	80065cc <setTime+0x18>
		time_var->time_value = 0;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2200      	movs	r2, #0
 80065c8:	601a      	str	r2, [r3, #0]
		return;
 80065ca:	e003      	b.n	80065d4 <setTime+0x20>
	}
	time_var->time_value = time_val->time_value;
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	601a      	str	r2, [r3, #0]
}
 80065d4:	370c      	adds	r7, #12
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bc80      	pop	{r7}
 80065da:	4770      	bx	lr

080065dc <setTimeByValue>:

void setTimeByValue(volatile Timer * time_var, volatile uint32_t time_val){
 80065dc:	b480      	push	{r7}
 80065de:	b083      	sub	sp, #12
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
 80065e4:	6039      	str	r1, [r7, #0]
	time_var->time_value = time_val;
 80065e6:	683a      	ldr	r2, [r7, #0]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	601a      	str	r2, [r3, #0]
}
 80065ec:	bf00      	nop
 80065ee:	370c      	adds	r7, #12
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bc80      	pop	{r7}
 80065f4:	4770      	bx	lr

080065f6 <timeIsLower>:


char timeIsLower(volatile Timer * time_var1, volatile Timer * time_var2){
 80065f6:	b480      	push	{r7}
 80065f8:	b083      	sub	sp, #12
 80065fa:	af00      	add	r7, sp, #0
 80065fc:	6078      	str	r0, [r7, #4]
 80065fe:	6039      	str	r1, [r7, #0]
	if(time_var1->time_value > time_var2->time_value)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	429a      	cmp	r2, r3
 800660a:	d901      	bls.n	8006610 <timeIsLower+0x1a>
		return 0;
 800660c:	2300      	movs	r3, #0
 800660e:	e000      	b.n	8006612 <timeIsLower+0x1c>
	return 1;
 8006610:	2301      	movs	r3, #1
}
 8006612:	4618      	mov	r0, r3
 8006614:	370c      	adds	r7, #12
 8006616:	46bd      	mov	sp, r7
 8006618:	bc80      	pop	{r7}
 800661a:	4770      	bx	lr

0800661c <addTime>:

char addTime(volatile Timer * time_var, volatile Timer * time_val){
 800661c:	b480      	push	{r7}
 800661e:	b083      	sub	sp, #12
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
 8006624:	6039      	str	r1, [r7, #0]
	if((time_var->time_value += time_val->time_value) > PID_TIMER_UP_LIMIT)
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	687a      	ldr	r2, [r7, #4]
 800662c:	6812      	ldr	r2, [r2, #0]
 800662e:	4413      	add	r3, r2
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	6013      	str	r3, [r2, #0]
 8006634:	f242 7210 	movw	r2, #10000	; 0x2710
 8006638:	4293      	cmp	r3, r2
 800663a:	d901      	bls.n	8006640 <addTime+0x24>
		return 1;
 800663c:	2301      	movs	r3, #1
 800663e:	e000      	b.n	8006642 <addTime+0x26>
	return 0;
 8006640:	2300      	movs	r3, #0
}
 8006642:	4618      	mov	r0, r3
 8006644:	370c      	adds	r7, #12
 8006646:	46bd      	mov	sp, r7
 8006648:	bc80      	pop	{r7}
 800664a:	4770      	bx	lr

0800664c <incremTime>:

char incremTime(volatile Timer * time_var){
 800664c:	b480      	push	{r7}
 800664e:	b083      	sub	sp, #12
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
	if(++(time_var->time_value) > PID_TIMER_UP_LIMIT)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	3301      	adds	r3, #1
 800665a:	687a      	ldr	r2, [r7, #4]
 800665c:	6013      	str	r3, [r2, #0]
 800665e:	f242 7210 	movw	r2, #10000	; 0x2710
 8006662:	4293      	cmp	r3, r2
 8006664:	d901      	bls.n	800666a <incremTime+0x1e>
		return 1;
 8006666:	2301      	movs	r3, #1
 8006668:	e000      	b.n	800666c <incremTime+0x20>
	return 0;
 800666a:	2300      	movs	r3, #0
}
 800666c:	4618      	mov	r0, r3
 800666e:	370c      	adds	r7, #12
 8006670:	46bd      	mov	sp, r7
 8006672:	bc80      	pop	{r7}
 8006674:	4770      	bx	lr

08006676 <fixOverflowIssue>:

void fixOverflowIssue(volatile Timer * main_var, volatile Timer * var1, volatile Timer * var2){
 8006676:	b480      	push	{r7}
 8006678:	b085      	sub	sp, #20
 800667a:	af00      	add	r7, sp, #0
 800667c:	60f8      	str	r0, [r7, #12]
 800667e:	60b9      	str	r1, [r7, #8]
 8006680:	607a      	str	r2, [r7, #4]
	if(var1->time_value > var2->time_value){
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	429a      	cmp	r2, r3
 800668c:	d911      	bls.n	80066b2 <fixOverflowIssue+0x3c>
		var1->time_value -= var2->time_value;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	68ba      	ldr	r2, [r7, #8]
 8006694:	6812      	ldr	r2, [r2, #0]
 8006696:	1ad2      	subs	r2, r2, r3
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	601a      	str	r2, [r3, #0]
		main_var->time_value -= var2->time_value;;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	68fa      	ldr	r2, [r7, #12]
 80066a2:	6812      	ldr	r2, [r2, #0]
 80066a4:	1ad2      	subs	r2, r2, r3
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	601a      	str	r2, [r3, #0]
		var2->time_value = 0;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	601a      	str	r2, [r3, #0]
	}else{
		var2->time_value -= var1->time_value;
		main_var->time_value -= var1->time_value;;
		var1->time_value = 0;
	}		
}
 80066b0:	e010      	b.n	80066d4 <fixOverflowIssue+0x5e>
		var2->time_value -= var1->time_value;
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	687a      	ldr	r2, [r7, #4]
 80066b8:	6812      	ldr	r2, [r2, #0]
 80066ba:	1ad2      	subs	r2, r2, r3
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	601a      	str	r2, [r3, #0]
		main_var->time_value -= var1->time_value;;
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	68fa      	ldr	r2, [r7, #12]
 80066c6:	6812      	ldr	r2, [r2, #0]
 80066c8:	1ad2      	subs	r2, r2, r3
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	601a      	str	r2, [r3, #0]
		var1->time_value = 0;
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	2200      	movs	r2, #0
 80066d2:	601a      	str	r2, [r3, #0]
}
 80066d4:	bf00      	nop
 80066d6:	3714      	adds	r7, #20
 80066d8:	46bd      	mov	sp, r7
 80066da:	bc80      	pop	{r7}
 80066dc:	4770      	bx	lr

080066de <checkU>:


void makeAction(volatile int32_t u){
}

void checkU(volatile int32_t *u){
 80066de:	b480      	push	{r7}
 80066e0:	b083      	sub	sp, #12
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	6078      	str	r0, [r7, #4]
//	if ((*u)>1000) (*u) = 0;
	return;
 80066e6:	bf00      	nop
}
 80066e8:	370c      	adds	r7, #12
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bc80      	pop	{r7}
 80066ee:	4770      	bx	lr

080066f0 <PIDreset>:
  volatile int32_t _Kp = 150, _Ki = 20, _Kd = 0;

	volatile int32_t max_I = 50000;


void PIDreset(){
 80066f0:	b480      	push	{r7}
 80066f2:	af00      	add	r7, sp, #0
	is_first_call = 1;
 80066f4:	4b03      	ldr	r3, [pc, #12]	; (8006704 <PIDreset+0x14>)
 80066f6:	2201      	movs	r2, #1
 80066f8:	701a      	strb	r2, [r3, #0]
}
 80066fa:	bf00      	nop
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bc80      	pop	{r7}
 8006700:	4770      	bx	lr
 8006702:	bf00      	nop
 8006704:	200000e0 	.word	0x200000e0

08006708 <PIDregulating>:


void PIDregulating (int32_t err, volatile int32_t *U_res)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b082      	sub	sp, #8
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
 8006710:	6039      	str	r1, [r7, #0]

	
  // . 
  if (is_first_call)
 8006712:	4b7f      	ldr	r3, [pc, #508]	; (8006910 <PIDregulating+0x208>)
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	b2db      	uxtb	r3, r3
 8006718:	2b00      	cmp	r3, #0
 800671a:	d027      	beq.n	800676c <PIDregulating+0x64>
  {
    is_first_call = 0;
 800671c:	4b7c      	ldr	r3, [pc, #496]	; (8006910 <PIDregulating+0x208>)
 800671e:	2200      	movs	r2, #0
 8006720:	701a      	strb	r2, [r3, #0]
    I = 0;
 8006722:	4b7c      	ldr	r3, [pc, #496]	; (8006914 <PIDregulating+0x20c>)
 8006724:	2200      	movs	r2, #0
 8006726:	601a      	str	r2, [r3, #0]
    Eprev = 0;
 8006728:	4b7b      	ldr	r3, [pc, #492]	; (8006918 <PIDregulating+0x210>)
 800672a:	2200      	movs	r2, #0
 800672c:	601a      	str	r2, [r3, #0]
    PID_step = ReceivingE;
 800672e:	4b7b      	ldr	r3, [pc, #492]	; (800691c <PIDregulating+0x214>)
 8006730:	2200      	movs	r2, #0
 8006732:	701a      	strb	r2, [r3, #0]
    // ...   Kp, Ki, Kd
		Kp = _Kp;// 0  
 8006734:	4b7a      	ldr	r3, [pc, #488]	; (8006920 <PIDregulating+0x218>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4a7a      	ldr	r2, [pc, #488]	; (8006924 <PIDregulating+0x21c>)
 800673a:	6013      	str	r3, [r2, #0]
		Ki = _Ki;//100;
 800673c:	4b7a      	ldr	r3, [pc, #488]	; (8006928 <PIDregulating+0x220>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a7a      	ldr	r2, [pc, #488]	; (800692c <PIDregulating+0x224>)
 8006742:	6013      	str	r3, [r2, #0]
		Kd = _Kd;//100;
 8006744:	4b7a      	ldr	r3, [pc, #488]	; (8006930 <PIDregulating+0x228>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a7a      	ldr	r2, [pc, #488]	; (8006934 <PIDregulating+0x22c>)
 800674a:	6013      	str	r3, [r2, #0]
		setTime(&current_time, 0);
 800674c:	2100      	movs	r1, #0
 800674e:	487a      	ldr	r0, [pc, #488]	; (8006938 <PIDregulating+0x230>)
 8006750:	f7ff ff30 	bl	80065b4 <setTime>
		setTime(&next_measuring, &current_time);
 8006754:	4978      	ldr	r1, [pc, #480]	; (8006938 <PIDregulating+0x230>)
 8006756:	4879      	ldr	r0, [pc, #484]	; (800693c <PIDregulating+0x234>)
 8006758:	f7ff ff2c 	bl	80065b4 <setTime>
		setTime(&next_action, &current_time);
 800675c:	4976      	ldr	r1, [pc, #472]	; (8006938 <PIDregulating+0x230>)
 800675e:	4878      	ldr	r0, [pc, #480]	; (8006940 <PIDregulating+0x238>)
 8006760:	f7ff ff28 	bl	80065b4 <setTime>
    // ...   next_PID_step
		setTimeByValue(&next_PID_step, 5);
 8006764:	2105      	movs	r1, #5
 8006766:	4877      	ldr	r0, [pc, #476]	; (8006944 <PIDregulating+0x23c>)
 8006768:	f7ff ff38 	bl	80065dc <setTimeByValue>
		
  }

  switch (PID_step)
 800676c:	4b6b      	ldr	r3, [pc, #428]	; (800691c <PIDregulating+0x214>)
 800676e:	781b      	ldrb	r3, [r3, #0]
 8006770:	b2db      	uxtb	r3, r3
 8006772:	2b04      	cmp	r3, #4
 8006774:	f200 80bd 	bhi.w	80068f2 <PIDregulating+0x1ea>
 8006778:	a201      	add	r2, pc, #4	; (adr r2, 8006780 <PIDregulating+0x78>)
 800677a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800677e:	bf00      	nop
 8006780:	08006795 	.word	0x08006795
 8006784:	08006847 	.word	0x08006847
 8006788:	080067d1 	.word	0x080067d1
 800678c:	0800686d 	.word	0x0800686d
 8006790:	080068a1 	.word	0x080068a1
  {
  case ReceivingE:   //   
    if (!timeIsLower (&next_measuring, &current_time))
 8006794:	4968      	ldr	r1, [pc, #416]	; (8006938 <PIDregulating+0x230>)
 8006796:	4869      	ldr	r0, [pc, #420]	; (800693c <PIDregulating+0x234>)
 8006798:	f7ff ff2d 	bl	80065f6 <timeIsLower>
 800679c:	4603      	mov	r3, r0
 800679e:	2b00      	cmp	r3, #0
 80067a0:	f000 80a2 	beq.w	80068e8 <PIDregulating+0x1e0>
      break;         //     
    if(addTime(&next_measuring, &next_PID_step))
 80067a4:	4967      	ldr	r1, [pc, #412]	; (8006944 <PIDregulating+0x23c>)
 80067a6:	4865      	ldr	r0, [pc, #404]	; (800693c <PIDregulating+0x234>)
 80067a8:	f7ff ff38 	bl	800661c <addTime>
 80067ac:	4603      	mov	r3, r0
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d004      	beq.n	80067bc <PIDregulating+0xb4>
				fixOverflowIssue(&next_measuring, &current_time, &next_action);
 80067b2:	4a63      	ldr	r2, [pc, #396]	; (8006940 <PIDregulating+0x238>)
 80067b4:	4960      	ldr	r1, [pc, #384]	; (8006938 <PIDregulating+0x230>)
 80067b6:	4861      	ldr	r0, [pc, #388]	; (800693c <PIDregulating+0x234>)
 80067b8:	f7ff ff5d 	bl	8006676 <fixOverflowIssue>
    E = err;
 80067bc:	4a62      	ldr	r2, [pc, #392]	; (8006948 <PIDregulating+0x240>)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6013      	str	r3, [r2, #0]
    U = 0;
 80067c2:	4b62      	ldr	r3, [pc, #392]	; (800694c <PIDregulating+0x244>)
 80067c4:	2200      	movs	r2, #0
 80067c6:	601a      	str	r2, [r3, #0]
		PID_step = ComputeI;
 80067c8:	4b54      	ldr	r3, [pc, #336]	; (800691c <PIDregulating+0x214>)
 80067ca:	2202      	movs	r2, #2
 80067cc:	701a      	strb	r2, [r3, #0]
	break;
 80067ce:	e090      	b.n	80068f2 <PIDregulating+0x1ea>
		

  case ComputeI:    //   .
    PID_step = ComputeP;
 80067d0:	4b52      	ldr	r3, [pc, #328]	; (800691c <PIDregulating+0x214>)
 80067d2:	2201      	movs	r2, #1
 80067d4:	701a      	strb	r2, [r3, #0]
    if (Ki)
 80067d6:	4b55      	ldr	r3, [pc, #340]	; (800692c <PIDregulating+0x224>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d033      	beq.n	8006846 <PIDregulating+0x13e>
    {
			
      U = I + (Ki * E)/10;// -   (,  , ..  u      ,      )
 80067de:	4b53      	ldr	r3, [pc, #332]	; (800692c <PIDregulating+0x224>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4a59      	ldr	r2, [pc, #356]	; (8006948 <PIDregulating+0x240>)
 80067e4:	6812      	ldr	r2, [r2, #0]
 80067e6:	fb02 f303 	mul.w	r3, r2, r3
 80067ea:	4a59      	ldr	r2, [pc, #356]	; (8006950 <PIDregulating+0x248>)
 80067ec:	fb82 1203 	smull	r1, r2, r2, r3
 80067f0:	1092      	asrs	r2, r2, #2
 80067f2:	17db      	asrs	r3, r3, #31
 80067f4:	1ad2      	subs	r2, r2, r3
 80067f6:	4b47      	ldr	r3, [pc, #284]	; (8006914 <PIDregulating+0x20c>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4413      	add	r3, r2
 80067fc:	4a53      	ldr	r2, [pc, #332]	; (800694c <PIDregulating+0x244>)
 80067fe:	6013      	str	r3, [r2, #0]
      I = U;
 8006800:	4b52      	ldr	r3, [pc, #328]	; (800694c <PIDregulating+0x244>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a43      	ldr	r2, [pc, #268]	; (8006914 <PIDregulating+0x20c>)
 8006806:	6013      	str	r3, [r2, #0]
			if(I>max_I) I = max_I; //2000;
 8006808:	4b42      	ldr	r3, [pc, #264]	; (8006914 <PIDregulating+0x20c>)
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	4b51      	ldr	r3, [pc, #324]	; (8006954 <PIDregulating+0x24c>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	429a      	cmp	r2, r3
 8006812:	dd03      	ble.n	800681c <PIDregulating+0x114>
 8006814:	4b4f      	ldr	r3, [pc, #316]	; (8006954 <PIDregulating+0x24c>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a3e      	ldr	r2, [pc, #248]	; (8006914 <PIDregulating+0x20c>)
 800681a:	6013      	str	r3, [r2, #0]
			if(I<-max_I/2) I = -max_I/2; //-2000;
 800681c:	4b4d      	ldr	r3, [pc, #308]	; (8006954 <PIDregulating+0x24c>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	425b      	negs	r3, r3
 8006822:	0fda      	lsrs	r2, r3, #31
 8006824:	4413      	add	r3, r2
 8006826:	105b      	asrs	r3, r3, #1
 8006828:	461a      	mov	r2, r3
 800682a:	4b3a      	ldr	r3, [pc, #232]	; (8006914 <PIDregulating+0x20c>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	429a      	cmp	r2, r3
 8006830:	dd5c      	ble.n	80068ec <PIDregulating+0x1e4>
 8006832:	4b48      	ldr	r3, [pc, #288]	; (8006954 <PIDregulating+0x24c>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	425b      	negs	r3, r3
 8006838:	0fda      	lsrs	r2, r3, #31
 800683a:	4413      	add	r3, r2
 800683c:	105b      	asrs	r3, r3, #1
 800683e:	461a      	mov	r2, r3
 8006840:	4b34      	ldr	r3, [pc, #208]	; (8006914 <PIDregulating+0x20c>)
 8006842:	601a      	str	r2, [r3, #0]
      break;
 8006844:	e052      	b.n	80068ec <PIDregulating+0x1e4>
    }

  case ComputeP:    //   .
    PID_step = ComputeD;
 8006846:	4b35      	ldr	r3, [pc, #212]	; (800691c <PIDregulating+0x214>)
 8006848:	2203      	movs	r2, #3
 800684a:	701a      	strb	r2, [r3, #0]
    if (Kp)
 800684c:	4b35      	ldr	r3, [pc, #212]	; (8006924 <PIDregulating+0x21c>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d00b      	beq.n	800686c <PIDregulating+0x164>
    {
      U += Kp * E;
 8006854:	4b33      	ldr	r3, [pc, #204]	; (8006924 <PIDregulating+0x21c>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a3b      	ldr	r2, [pc, #236]	; (8006948 <PIDregulating+0x240>)
 800685a:	6812      	ldr	r2, [r2, #0]
 800685c:	fb02 f203 	mul.w	r2, r2, r3
 8006860:	4b3a      	ldr	r3, [pc, #232]	; (800694c <PIDregulating+0x244>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4413      	add	r3, r2
 8006866:	4a39      	ldr	r2, [pc, #228]	; (800694c <PIDregulating+0x244>)
 8006868:	6013      	str	r3, [r2, #0]
      break;
 800686a:	e042      	b.n	80068f2 <PIDregulating+0x1ea>
    }

  case ComputeD:    //   .
    PID_step = MakeAction;
 800686c:	4b2b      	ldr	r3, [pc, #172]	; (800691c <PIDregulating+0x214>)
 800686e:	2204      	movs	r2, #4
 8006870:	701a      	strb	r2, [r3, #0]
    if (Kd)
 8006872:	4b30      	ldr	r3, [pc, #192]	; (8006934 <PIDregulating+0x22c>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d012      	beq.n	80068a0 <PIDregulating+0x198>
    {
      U += Kd * (E - Eprev);
 800687a:	4b33      	ldr	r3, [pc, #204]	; (8006948 <PIDregulating+0x240>)
 800687c:	681a      	ldr	r2, [r3, #0]
 800687e:	4b26      	ldr	r3, [pc, #152]	; (8006918 <PIDregulating+0x210>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	1ad3      	subs	r3, r2, r3
 8006884:	4a2b      	ldr	r2, [pc, #172]	; (8006934 <PIDregulating+0x22c>)
 8006886:	6812      	ldr	r2, [r2, #0]
 8006888:	fb02 f203 	mul.w	r2, r2, r3
 800688c:	4b2f      	ldr	r3, [pc, #188]	; (800694c <PIDregulating+0x244>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4413      	add	r3, r2
 8006892:	4a2e      	ldr	r2, [pc, #184]	; (800694c <PIDregulating+0x244>)
 8006894:	6013      	str	r3, [r2, #0]
      Eprev = E;
 8006896:	4b2c      	ldr	r3, [pc, #176]	; (8006948 <PIDregulating+0x240>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4a1f      	ldr	r2, [pc, #124]	; (8006918 <PIDregulating+0x210>)
 800689c:	6013      	str	r3, [r2, #0]
      break;
 800689e:	e028      	b.n	80068f2 <PIDregulating+0x1ea>
    }

  case MakeAction:  // 
    checkU (&U);    //   U
 80068a0:	482a      	ldr	r0, [pc, #168]	; (800694c <PIDregulating+0x244>)
 80068a2:	f7ff ff1c 	bl	80066de <checkU>
    if (!timeIsLower (&next_action, &current_time))
 80068a6:	4924      	ldr	r1, [pc, #144]	; (8006938 <PIDregulating+0x230>)
 80068a8:	4825      	ldr	r0, [pc, #148]	; (8006940 <PIDregulating+0x238>)
 80068aa:	f7ff fea4 	bl	80065f6 <timeIsLower>
 80068ae:	4603      	mov	r3, r0
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d01d      	beq.n	80068f0 <PIDregulating+0x1e8>
      break;         //     
    if(addTime (&next_action, &next_PID_step))
 80068b4:	4923      	ldr	r1, [pc, #140]	; (8006944 <PIDregulating+0x23c>)
 80068b6:	4822      	ldr	r0, [pc, #136]	; (8006940 <PIDregulating+0x238>)
 80068b8:	f7ff feb0 	bl	800661c <addTime>
 80068bc:	4603      	mov	r3, r0
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d004      	beq.n	80068cc <PIDregulating+0x1c4>
			fixOverflowIssue(&next_action, &current_time, &next_measuring);
 80068c2:	4a1e      	ldr	r2, [pc, #120]	; (800693c <PIDregulating+0x234>)
 80068c4:	491c      	ldr	r1, [pc, #112]	; (8006938 <PIDregulating+0x230>)
 80068c6:	481e      	ldr	r0, [pc, #120]	; (8006940 <PIDregulating+0x238>)
 80068c8:	f7ff fed5 	bl	8006676 <fixOverflowIssue>
    *U_res = U/10000; //  U
 80068cc:	4b1f      	ldr	r3, [pc, #124]	; (800694c <PIDregulating+0x244>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a21      	ldr	r2, [pc, #132]	; (8006958 <PIDregulating+0x250>)
 80068d2:	fb82 1203 	smull	r1, r2, r2, r3
 80068d6:	1312      	asrs	r2, r2, #12
 80068d8:	17db      	asrs	r3, r3, #31
 80068da:	1ad2      	subs	r2, r2, r3
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	601a      	str	r2, [r3, #0]
    PID_step = ReceivingE;
 80068e0:	4b0e      	ldr	r3, [pc, #56]	; (800691c <PIDregulating+0x214>)
 80068e2:	2200      	movs	r2, #0
 80068e4:	701a      	strb	r2, [r3, #0]
    break;
 80068e6:	e004      	b.n	80068f2 <PIDregulating+0x1ea>
      break;         //     
 80068e8:	bf00      	nop
 80068ea:	e002      	b.n	80068f2 <PIDregulating+0x1ea>
      break;
 80068ec:	bf00      	nop
 80068ee:	e000      	b.n	80068f2 <PIDregulating+0x1ea>
      break;         //     
 80068f0:	bf00      	nop
  }
	if(incremTime(&current_time)) fixOverflowIssue(&current_time, &next_action, &next_measuring);
 80068f2:	4811      	ldr	r0, [pc, #68]	; (8006938 <PIDregulating+0x230>)
 80068f4:	f7ff feaa 	bl	800664c <incremTime>
 80068f8:	4603      	mov	r3, r0
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d004      	beq.n	8006908 <PIDregulating+0x200>
 80068fe:	4a0f      	ldr	r2, [pc, #60]	; (800693c <PIDregulating+0x234>)
 8006900:	490f      	ldr	r1, [pc, #60]	; (8006940 <PIDregulating+0x238>)
 8006902:	480d      	ldr	r0, [pc, #52]	; (8006938 <PIDregulating+0x230>)
 8006904:	f7ff feb7 	bl	8006676 <fixOverflowIssue>
}
 8006908:	bf00      	nop
 800690a:	3708      	adds	r7, #8
 800690c:	46bd      	mov	sp, r7
 800690e:	bd80      	pop	{r7, pc}
 8006910:	200000e0 	.word	0x200000e0
 8006914:	20003be4 	.word	0x20003be4
 8006918:	20003bd0 	.word	0x20003bd0
 800691c:	20003bf0 	.word	0x20003bf0
 8006920:	200000e4 	.word	0x200000e4
 8006924:	20003be8 	.word	0x20003be8
 8006928:	200000e8 	.word	0x200000e8
 800692c:	20003bc4 	.word	0x20003bc4
 8006930:	20000c78 	.word	0x20000c78
 8006934:	20003bdc 	.word	0x20003bdc
 8006938:	20003bc8 	.word	0x20003bc8
 800693c:	20003bd4 	.word	0x20003bd4
 8006940:	20003bd8 	.word	0x20003bd8
 8006944:	20003bcc 	.word	0x20003bcc
 8006948:	20003be0 	.word	0x20003be0
 800694c:	20003bec 	.word	0x20003bec
 8006950:	66666667 	.word	0x66666667
 8006954:	200000ec 	.word	0x200000ec
 8006958:	68db8bad 	.word	0x68db8bad

0800695c <NVIC_EnableIRQ>:
{
 800695c:	b480      	push	{r7}
 800695e:	b083      	sub	sp, #12
 8006960:	af00      	add	r7, sp, #0
 8006962:	4603      	mov	r3, r0
 8006964:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8006966:	4908      	ldr	r1, [pc, #32]	; (8006988 <NVIC_EnableIRQ+0x2c>)
 8006968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800696c:	095b      	lsrs	r3, r3, #5
 800696e:	79fa      	ldrb	r2, [r7, #7]
 8006970:	f002 021f 	and.w	r2, r2, #31
 8006974:	2001      	movs	r0, #1
 8006976:	fa00 f202 	lsl.w	r2, r0, r2
 800697a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800697e:	bf00      	nop
 8006980:	370c      	adds	r7, #12
 8006982:	46bd      	mov	sp, r7
 8006984:	bc80      	pop	{r7}
 8006986:	4770      	bx	lr
 8006988:	e000e100 	.word	0xe000e100

0800698c <sendNextByte>:

void keyscan_work(uint8_t code); //Keyboadr.c file contains definition of this function



void sendNextByte(void){ // 
 800698c:	b490      	push	{r4, r7}
 800698e:	af00      	add	r7, sp, #0
	
	if (!usart_buff)
 8006990:	4b16      	ldr	r3, [pc, #88]	; (80069ec <sendNextByte+0x60>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d025      	beq.n	80069e4 <sendNextByte+0x58>
			return;
		if(usart_buff_index<USART_BUFF_SIZE) //      
 8006998:	4b15      	ldr	r3, [pc, #84]	; (80069f0 <sendNextByte+0x64>)
 800699a:	881b      	ldrh	r3, [r3, #0]
 800699c:	b29b      	uxth	r3, r3
 800699e:	2bc7      	cmp	r3, #199	; 0xc7
 80069a0:	d819      	bhi.n	80069d6 <sendNextByte+0x4a>
			if(usart_buff[usart_buff_index]){  //    0
 80069a2:	4b12      	ldr	r3, [pc, #72]	; (80069ec <sendNextByte+0x60>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a12      	ldr	r2, [pc, #72]	; (80069f0 <sendNextByte+0x64>)
 80069a8:	8812      	ldrh	r2, [r2, #0]
 80069aa:	b292      	uxth	r2, r2
 80069ac:	4413      	add	r3, r2
 80069ae:	781b      	ldrb	r3, [r3, #0]
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d00f      	beq.n	80069d6 <sendNextByte+0x4a>
					USART3->DR = usart_buff[usart_buff_index++]; //       
 80069b6:	490f      	ldr	r1, [pc, #60]	; (80069f4 <sendNextByte+0x68>)
 80069b8:	4b0c      	ldr	r3, [pc, #48]	; (80069ec <sendNextByte+0x60>)
 80069ba:	681a      	ldr	r2, [r3, #0]
 80069bc:	4b0c      	ldr	r3, [pc, #48]	; (80069f0 <sendNextByte+0x64>)
 80069be:	881b      	ldrh	r3, [r3, #0]
 80069c0:	b29b      	uxth	r3, r3
 80069c2:	1c58      	adds	r0, r3, #1
 80069c4:	b284      	uxth	r4, r0
 80069c6:	480a      	ldr	r0, [pc, #40]	; (80069f0 <sendNextByte+0x64>)
 80069c8:	8004      	strh	r4, [r0, #0]
 80069ca:	4413      	add	r3, r2
 80069cc:	781b      	ldrb	r3, [r3, #0]
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	808b      	strh	r3, [r1, #4]
					return; //
 80069d4:	e007      	b.n	80069e6 <sendNextByte+0x5a>
			}
		usart_buff_index = 0; //      , ..   
 80069d6:	4b06      	ldr	r3, [pc, #24]	; (80069f0 <sendNextByte+0x64>)
 80069d8:	2200      	movs	r2, #0
 80069da:	801a      	strh	r2, [r3, #0]
		usart_buff = 0;
 80069dc:	4b03      	ldr	r3, [pc, #12]	; (80069ec <sendNextByte+0x60>)
 80069de:	2200      	movs	r2, #0
 80069e0:	601a      	str	r2, [r3, #0]
 80069e2:	e000      	b.n	80069e6 <sendNextByte+0x5a>
			return;
 80069e4:	bf00      	nop
}
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bc90      	pop	{r4, r7}
 80069ea:	4770      	bx	lr
 80069ec:	20003bf8 	.word	0x20003bf8
 80069f0:	20003bf4 	.word	0x20003bf4
 80069f4:	40004800 	.word	0x40004800

080069f8 <USART3_IRQHandler>:
	
void USART3_IRQHandler(void) //      
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	af00      	add	r7, sp, #0

	if (USART3->SR & USART_SR_RXNE ){ //    
 80069fc:	4b10      	ldr	r3, [pc, #64]	; (8006a40 <USART3_IRQHandler+0x48>)
 80069fe:	881b      	ldrh	r3, [r3, #0]
 8006a00:	b29b      	uxth	r3, r3
 8006a02:	f003 0320 	and.w	r3, r3, #32
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d006      	beq.n	8006a18 <USART3_IRQHandler+0x20>
		keyscan_work(USART3->DR);
 8006a0a:	4b0d      	ldr	r3, [pc, #52]	; (8006a40 <USART3_IRQHandler+0x48>)
 8006a0c:	889b      	ldrh	r3, [r3, #4]
 8006a0e:	b29b      	uxth	r3, r3
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	4618      	mov	r0, r3
 8006a14:	f7fd f802 	bl	8003a1c <keyscan_work>
	}
	if (USART3->SR & USART_SR_TC){ //    (transmit complite)
 8006a18:	4b09      	ldr	r3, [pc, #36]	; (8006a40 <USART3_IRQHandler+0x48>)
 8006a1a:	881b      	ldrh	r3, [r3, #0]
 8006a1c:	b29b      	uxth	r3, r3
 8006a1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d009      	beq.n	8006a3a <USART3_IRQHandler+0x42>
		sendNextByte();
 8006a26:	f7ff ffb1 	bl	800698c <sendNextByte>
		USART3->SR &= ~USART_SR_TC;
 8006a2a:	4a05      	ldr	r2, [pc, #20]	; (8006a40 <USART3_IRQHandler+0x48>)
 8006a2c:	4b04      	ldr	r3, [pc, #16]	; (8006a40 <USART3_IRQHandler+0x48>)
 8006a2e:	881b      	ldrh	r3, [r3, #0]
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	8013      	strh	r3, [r2, #0]
	}
}
 8006a3a:	bf00      	nop
 8006a3c:	bd80      	pop	{r7, pc}
 8006a3e:	bf00      	nop
 8006a40:	40004800 	.word	0x40004800

08006a44 <DMA1_Channel7_IRQHandler>:
		USART2->SR &= ~USART_SR_TC;
	}
}
*/

void DMA1_Channel7_IRQHandler(void){
 8006a44:	b480      	push	{r7}
 8006a46:	af00      	add	r7, sp, #0
	if(DMA1->ISR & DMA_ISR_TCIF7){
 8006a48:	4b0a      	ldr	r3, [pc, #40]	; (8006a74 <DMA1_Channel7_IRQHandler+0x30>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d005      	beq.n	8006a60 <DMA1_Channel7_IRQHandler+0x1c>
		DMA1->IFCR |= DMA_IFCR_CTCIF7;
 8006a54:	4a07      	ldr	r2, [pc, #28]	; (8006a74 <DMA1_Channel7_IRQHandler+0x30>)
 8006a56:	4b07      	ldr	r3, [pc, #28]	; (8006a74 <DMA1_Channel7_IRQHandler+0x30>)
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006a5e:	6053      	str	r3, [r2, #4]
//		GPIOA->BSRR = GPIO_BSRR_BS1; //    max485
	//GPIOA->BSRR = GPIO_BSRR_BR1; //    max485
	}
	DMA1->IFCR |= 0x0fffffff;
 8006a60:	4a04      	ldr	r2, [pc, #16]	; (8006a74 <DMA1_Channel7_IRQHandler+0x30>)
 8006a62:	4b04      	ldr	r3, [pc, #16]	; (8006a74 <DMA1_Channel7_IRQHandler+0x30>)
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	f063 4370 	orn	r3, r3, #4026531840	; 0xf0000000
 8006a6a:	6053      	str	r3, [r2, #4]
	
}
 8006a6c:	bf00      	nop
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bc80      	pop	{r7}
 8006a72:	4770      	bx	lr
 8006a74:	40020000 	.word	0x40020000

08006a78 <USART2_IRQHandler>:
volatile char i = 0;
void USART2_IRQHandler(void) //      
{
 8006a78:	b480      	push	{r7}
 8006a7a:	af00      	add	r7, sp, #0

	if (USART2->SR & USART_SR_TC){ //    (transmit complite)
 8006a7c:	4b14      	ldr	r3, [pc, #80]	; (8006ad0 <USART2_IRQHandler+0x58>)
 8006a7e:	881b      	ldrh	r3, [r3, #0]
 8006a80:	b29b      	uxth	r3, r3
 8006a82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d01e      	beq.n	8006ac8 <USART2_IRQHandler+0x50>
		i++;
 8006a8a:	4b12      	ldr	r3, [pc, #72]	; (8006ad4 <USART2_IRQHandler+0x5c>)
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	b2db      	uxtb	r3, r3
 8006a90:	3301      	adds	r3, #1
 8006a92:	b2da      	uxtb	r2, r3
 8006a94:	4b0f      	ldr	r3, [pc, #60]	; (8006ad4 <USART2_IRQHandler+0x5c>)
 8006a96:	701a      	strb	r2, [r3, #0]
		USART2->SR &= ~USART_SR_TC;
 8006a98:	4a0d      	ldr	r2, [pc, #52]	; (8006ad0 <USART2_IRQHandler+0x58>)
 8006a9a:	4b0d      	ldr	r3, [pc, #52]	; (8006ad0 <USART2_IRQHandler+0x58>)
 8006a9c:	881b      	ldrh	r3, [r3, #0]
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	8013      	strh	r3, [r2, #0]
		if(DMA1->ISR & DMA_ISR_TCIF7){
 8006aa8:	4b0b      	ldr	r3, [pc, #44]	; (8006ad8 <USART2_IRQHandler+0x60>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d009      	beq.n	8006ac8 <USART2_IRQHandler+0x50>
			DMA1->IFCR |= DMA_IFCR_CTCIF7;
 8006ab4:	4a08      	ldr	r2, [pc, #32]	; (8006ad8 <USART2_IRQHandler+0x60>)
 8006ab6:	4b08      	ldr	r3, [pc, #32]	; (8006ad8 <USART2_IRQHandler+0x60>)
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006abe:	6053      	str	r3, [r2, #4]
			GPIOA->BSRR = GPIO_BSRR_BR1; //    max485
 8006ac0:	4b06      	ldr	r3, [pc, #24]	; (8006adc <USART2_IRQHandler+0x64>)
 8006ac2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006ac6:	611a      	str	r2, [r3, #16]
		}
	}
}
 8006ac8:	bf00      	nop
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bc80      	pop	{r7}
 8006ace:	4770      	bx	lr
 8006ad0:	40004400 	.word	0x40004400
 8006ad4:	20000c7c 	.word	0x20000c7c
 8006ad8:	40020000 	.word	0x40020000
 8006adc:	40010800 	.word	0x40010800

08006ae0 <usart2_init>:

void usart2_init(void) /*RS485*/
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	af00      	add	r7, sp, #0


		RCC->APB2ENR |= RCC_APB2ENR_IOPAEN | RCC_APB2ENR_AFIOEN; // PA2-Tx PA3-Rx (gpioa   ,     )
 8006ae4:	4a33      	ldr	r2, [pc, #204]	; (8006bb4 <usart2_init+0xd4>)
 8006ae6:	4b33      	ldr	r3, [pc, #204]	; (8006bb4 <usart2_init+0xd4>)
 8006ae8:	699b      	ldr	r3, [r3, #24]
 8006aea:	f043 0305 	orr.w	r3, r3, #5
 8006aee:	6193      	str	r3, [r2, #24]
		RCC->APB1ENR |= RCC_APB1ENR_USART2EN; //USART2 - PA2-Tx PA3-Rx ,   APB1 (36MHz   )
 8006af0:	4a30      	ldr	r2, [pc, #192]	; (8006bb4 <usart2_init+0xd4>)
 8006af2:	4b30      	ldr	r3, [pc, #192]	; (8006bb4 <usart2_init+0xd4>)
 8006af4:	69db      	ldr	r3, [r3, #28]
 8006af6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006afa:	61d3      	str	r3, [r2, #28]

	
		GPIOA->CRL &= ~(GPIO_CRL_MODE1 | GPIO_CRL_CNF1);
 8006afc:	4a2e      	ldr	r2, [pc, #184]	; (8006bb8 <usart2_init+0xd8>)
 8006afe:	4b2e      	ldr	r3, [pc, #184]	; (8006bb8 <usart2_init+0xd8>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b06:	6013      	str	r3, [r2, #0]
		GPIOA->CRL |= GPIO_CRL_MODE1; //output 50MHz, General purpose output push-pull
 8006b08:	4a2b      	ldr	r2, [pc, #172]	; (8006bb8 <usart2_init+0xd8>)
 8006b0a:	4b2b      	ldr	r3, [pc, #172]	; (8006bb8 <usart2_init+0xd8>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8006b12:	6013      	str	r3, [r2, #0]
		GPIOA->BSRR = GPIO_BSRR_BR1; //    max485
 8006b14:	4b28      	ldr	r3, [pc, #160]	; (8006bb8 <usart2_init+0xd8>)
 8006b16:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006b1a:	611a      	str	r2, [r3, #16]
//		GPIOA->BSRR = GPIO_BSRR_BS1; //    max485


	
//Tx PA2 (no remap, usart2)
		GPIOA->CRL	&= ~GPIO_CRL_CNF2 & ~GPIO_CRL_MODE2;
 8006b1c:	4a26      	ldr	r2, [pc, #152]	; (8006bb8 <usart2_init+0xd8>)
 8006b1e:	4b26      	ldr	r3, [pc, #152]	; (8006bb8 <usart2_init+0xd8>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006b26:	6013      	str	r3, [r2, #0]
		GPIOA->CRL |= GPIO_CRL_CNF2_1 | GPIO_CRL_MODE2; //CNF2 0b10 PP alt, MODE2 0b11 Output mode max speed 50 MHz
 8006b28:	4a23      	ldr	r2, [pc, #140]	; (8006bb8 <usart2_init+0xd8>)
 8006b2a:	4b23      	ldr	r3, [pc, #140]	; (8006bb8 <usart2_init+0xd8>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f443 6330 	orr.w	r3, r3, #2816	; 0xb00
 8006b32:	6013      	str	r3, [r2, #0]
/**
//Rx PA3
		GPIOA->CRL &= ~GPIO_CRL_CNF3 & ~GPIO_CRL_MODE3;
		GPIOA->CRL |= GPIO_CRL_CNF3_0 ; //input
**/
		USART2->BRR =  0x753; //(36 000 000/19200)/16 = 117.18 ; //    ,     (  ,   )
 8006b34:	4b21      	ldr	r3, [pc, #132]	; (8006bbc <usart2_init+0xdc>)
 8006b36:	f240 7253 	movw	r2, #1875	; 0x753
 8006b3a:	811a      	strh	r2, [r3, #8]
	
		USART2->CR1 = 0;
 8006b3c:	4b1f      	ldr	r3, [pc, #124]	; (8006bbc <usart2_init+0xdc>)
 8006b3e:	2200      	movs	r2, #0
 8006b40:	819a      	strh	r2, [r3, #12]
		USART2->CR1 |= 	USART_CR1_TCIE	| //tr_compl interr
 8006b42:	4a1e      	ldr	r2, [pc, #120]	; (8006bbc <usart2_init+0xdc>)
 8006b44:	4b1d      	ldr	r3, [pc, #116]	; (8006bbc <usart2_init+0xdc>)
 8006b46:	899b      	ldrh	r3, [r3, #12]
 8006b48:	b29b      	uxth	r3, r3
 8006b4a:	f443 53a2 	orr.w	r3, r3, #5184	; 0x1440
 8006b4e:	f043 0308 	orr.w	r3, r3, #8
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	8193      	strh	r3, [r2, #12]
								//USART_CR1_PS			| // odd parity 
								USART_CR1_TE 			|	//Transmitter enable 
								//USART_CR1_RE 			; //Receiver enable
									0;
		
		USART2->CR2 = 0;
 8006b56:	4b19      	ldr	r3, [pc, #100]	; (8006bbc <usart2_init+0xdc>)
 8006b58:	2200      	movs	r2, #0
 8006b5a:	821a      	strh	r2, [r3, #16]

		USART2->CR3 |= USART_CR3_DMAT;
 8006b5c:	4a17      	ldr	r2, [pc, #92]	; (8006bbc <usart2_init+0xdc>)
 8006b5e:	4b17      	ldr	r3, [pc, #92]	; (8006bbc <usart2_init+0xdc>)
 8006b60:	8a9b      	ldrh	r3, [r3, #20]
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	8293      	strh	r3, [r2, #20]

		USART2->CR1 |= USART_CR1_UE; // UART2
 8006b6c:	4a13      	ldr	r2, [pc, #76]	; (8006bbc <usart2_init+0xdc>)
 8006b6e:	4b13      	ldr	r3, [pc, #76]	; (8006bbc <usart2_init+0xdc>)
 8006b70:	899b      	ldrh	r3, [r3, #12]
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	8193      	strh	r3, [r2, #12]
		USART2->SR &= ~USART_SR_TC;
 8006b7c:	4a0f      	ldr	r2, [pc, #60]	; (8006bbc <usart2_init+0xdc>)
 8006b7e:	4b0f      	ldr	r3, [pc, #60]	; (8006bbc <usart2_init+0xdc>)
 8006b80:	881b      	ldrh	r3, [r3, #0]
 8006b82:	b29b      	uxth	r3, r3
 8006b84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	8013      	strh	r3, [r2, #0]
		
		RCC->AHBENR |= RCC_AHBENR_DMA1EN;
 8006b8c:	4a09      	ldr	r2, [pc, #36]	; (8006bb4 <usart2_init+0xd4>)
 8006b8e:	4b09      	ldr	r3, [pc, #36]	; (8006bb4 <usart2_init+0xd4>)
 8006b90:	695b      	ldr	r3, [r3, #20]
 8006b92:	f043 0301 	orr.w	r3, r3, #1
 8006b96:	6153      	str	r3, [r2, #20]
		DMA1_Channel7->CCR |= DMA_CCR1_MINC | DMA_CCR1_DIR ;//| DMA_CCR1_TCIE;//| DMA_CCR1_PL_1;// | DMA_CCR1_TCIE ;
 8006b98:	4a09      	ldr	r2, [pc, #36]	; (8006bc0 <usart2_init+0xe0>)
 8006b9a:	4b09      	ldr	r3, [pc, #36]	; (8006bc0 <usart2_init+0xe0>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8006ba2:	6013      	str	r3, [r2, #0]
		DMA1_Channel7->CPAR = (uint32_t)(&(USART2->DR));
 8006ba4:	4b06      	ldr	r3, [pc, #24]	; (8006bc0 <usart2_init+0xe0>)
 8006ba6:	4a07      	ldr	r2, [pc, #28]	; (8006bc4 <usart2_init+0xe4>)
 8006ba8:	609a      	str	r2, [r3, #8]
//		DMA1_Channel7->CMAR = (uint32_t)(arr_to_transfer);
//		DMA1_Channel7->CNDTR = 4*4 ; // 4 times by 4 byte
//		DMA1_Channel7->CCR |= DMA_CCR1_EN ;
//		NVIC_EnableIRQ (DMA1_Channel7_IRQn); 
		NVIC_EnableIRQ (USART2_IRQn);
 8006baa:	2026      	movs	r0, #38	; 0x26
 8006bac:	f7ff fed6 	bl	800695c <NVIC_EnableIRQ>
}
 8006bb0:	bf00      	nop
 8006bb2:	bd80      	pop	{r7, pc}
 8006bb4:	40021000 	.word	0x40021000
 8006bb8:	40010800 	.word	0x40010800
 8006bbc:	40004400 	.word	0x40004400
 8006bc0:	40020080 	.word	0x40020080
 8006bc4:	40004404 	.word	0x40004404

08006bc8 <sendStrToUart2>:

void sendStrToUart2(char *str, char size){
 8006bc8:	b480      	push	{r7}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
 8006bd0:	460b      	mov	r3, r1
 8006bd2:	70fb      	strb	r3, [r7, #3]
	while(DMA1_Channel7->CNDTR);
 8006bd4:	bf00      	nop
 8006bd6:	4b0f      	ldr	r3, [pc, #60]	; (8006c14 <sendStrToUart2+0x4c>)
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d1fb      	bne.n	8006bd6 <sendStrToUart2+0xe>
	//		GPIOA->BSRR = GPIO_BSRR_BR1; //    max485
	GPIOA->BSRR = GPIO_BSRR_BS1; //    max485
 8006bde:	4b0e      	ldr	r3, [pc, #56]	; (8006c18 <sendStrToUart2+0x50>)
 8006be0:	2202      	movs	r2, #2
 8006be2:	611a      	str	r2, [r3, #16]
	DMA1_Channel7->CCR &= ~DMA_CCR1_EN ;
 8006be4:	4a0b      	ldr	r2, [pc, #44]	; (8006c14 <sendStrToUart2+0x4c>)
 8006be6:	4b0b      	ldr	r3, [pc, #44]	; (8006c14 <sendStrToUart2+0x4c>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f023 0301 	bic.w	r3, r3, #1
 8006bee:	6013      	str	r3, [r2, #0]
	DMA1_Channel7->CMAR = (uint32_t)(str);
 8006bf0:	4a08      	ldr	r2, [pc, #32]	; (8006c14 <sendStrToUart2+0x4c>)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	60d3      	str	r3, [r2, #12]
	DMA1_Channel7->CNDTR = size ; // 
 8006bf6:	4a07      	ldr	r2, [pc, #28]	; (8006c14 <sendStrToUart2+0x4c>)
 8006bf8:	78fb      	ldrb	r3, [r7, #3]
 8006bfa:	6053      	str	r3, [r2, #4]
	DMA1_Channel7->CCR |= DMA_CCR1_EN ;
 8006bfc:	4a05      	ldr	r2, [pc, #20]	; (8006c14 <sendStrToUart2+0x4c>)
 8006bfe:	4b05      	ldr	r3, [pc, #20]	; (8006c14 <sendStrToUart2+0x4c>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f043 0301 	orr.w	r3, r3, #1
 8006c06:	6013      	str	r3, [r2, #0]
}
 8006c08:	bf00      	nop
 8006c0a:	370c      	adds	r7, #12
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bc80      	pop	{r7}
 8006c10:	4770      	bx	lr
 8006c12:	bf00      	nop
 8006c14:	40020080 	.word	0x40020080
 8006c18:	40010800 	.word	0x40010800

08006c1c <usart3_init_keyboard>:

void usart3_init_keyboard(void)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	af00      	add	r7, sp, #0
		usart_buff_index = 0;
 8006c20:	4b26      	ldr	r3, [pc, #152]	; (8006cbc <usart3_init_keyboard+0xa0>)
 8006c22:	2200      	movs	r2, #0
 8006c24:	801a      	strh	r2, [r3, #0]
		usart_buff = 0;
 8006c26:	4b26      	ldr	r3, [pc, #152]	; (8006cc0 <usart3_init_keyboard+0xa4>)
 8006c28:	2200      	movs	r2, #0
 8006c2a:	601a      	str	r2, [r3, #0]
	
		RCC->APB2ENR |= RCC_APB2ENR_IOPBEN | RCC_APB2ENR_AFIOEN; // PB10-Tx PB11-Rx (gpioa   ,     )
 8006c2c:	4a25      	ldr	r2, [pc, #148]	; (8006cc4 <usart3_init_keyboard+0xa8>)
 8006c2e:	4b25      	ldr	r3, [pc, #148]	; (8006cc4 <usart3_init_keyboard+0xa8>)
 8006c30:	699b      	ldr	r3, [r3, #24]
 8006c32:	f043 0309 	orr.w	r3, r3, #9
 8006c36:	6193      	str	r3, [r2, #24]
		RCC->APB1ENR |= RCC_APB1ENR_USART3EN; //USART3 - PB10-Tx PB11-Rx ,   APB1 (36MHz   )
 8006c38:	4a22      	ldr	r2, [pc, #136]	; (8006cc4 <usart3_init_keyboard+0xa8>)
 8006c3a:	4b22      	ldr	r3, [pc, #136]	; (8006cc4 <usart3_init_keyboard+0xa8>)
 8006c3c:	69db      	ldr	r3, [r3, #28]
 8006c3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006c42:	61d3      	str	r3, [r2, #28]

//Tx PB10 (no remap, usart2)
		GPIOB->CRH	&= ~GPIO_CRH_CNF10 & ~GPIO_CRH_MODE10;
 8006c44:	4a20      	ldr	r2, [pc, #128]	; (8006cc8 <usart3_init_keyboard+0xac>)
 8006c46:	4b20      	ldr	r3, [pc, #128]	; (8006cc8 <usart3_init_keyboard+0xac>)
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006c4e:	6053      	str	r3, [r2, #4]
		GPIOB->CRH |= GPIO_CRH_CNF10_1 | GPIO_CRH_MODE10; //CNF2 0b10 PP alt, MODE2 0b11 Output mode max speed 50 MHz
 8006c50:	4a1d      	ldr	r2, [pc, #116]	; (8006cc8 <usart3_init_keyboard+0xac>)
 8006c52:	4b1d      	ldr	r3, [pc, #116]	; (8006cc8 <usart3_init_keyboard+0xac>)
 8006c54:	685b      	ldr	r3, [r3, #4]
 8006c56:	f443 6330 	orr.w	r3, r3, #2816	; 0xb00
 8006c5a:	6053      	str	r3, [r2, #4]

//Rx PB11
		GPIOB->CRH &= ~GPIO_CRH_CNF11 & ~GPIO_CRH_MODE11;
 8006c5c:	4a1a      	ldr	r2, [pc, #104]	; (8006cc8 <usart3_init_keyboard+0xac>)
 8006c5e:	4b1a      	ldr	r3, [pc, #104]	; (8006cc8 <usart3_init_keyboard+0xac>)
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c66:	6053      	str	r3, [r2, #4]
		GPIOB->CRH |= GPIO_CRH_CNF11_0 ; //input
 8006c68:	4a17      	ldr	r2, [pc, #92]	; (8006cc8 <usart3_init_keyboard+0xac>)
 8006c6a:	4b17      	ldr	r3, [pc, #92]	; (8006cc8 <usart3_init_keyboard+0xac>)
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006c72:	6053      	str	r3, [r2, #4]
		USART3->BRR =  0xA93; //13.300Hz //    ,     
 8006c74:	4b15      	ldr	r3, [pc, #84]	; (8006ccc <usart3_init_keyboard+0xb0>)
 8006c76:	f640 2293 	movw	r2, #2707	; 0xa93
 8006c7a:	811a      	strh	r2, [r3, #8]
		USART3->CR1 = 0;
 8006c7c:	4b13      	ldr	r3, [pc, #76]	; (8006ccc <usart3_init_keyboard+0xb0>)
 8006c7e:	2200      	movs	r2, #0
 8006c80:	819a      	strh	r2, [r3, #12]
		USART3->CR1 |= 	USART_CR1_RXNEIE 	| //   ,
 8006c82:	4a12      	ldr	r2, [pc, #72]	; (8006ccc <usart3_init_keyboard+0xb0>)
 8006c84:	4b11      	ldr	r3, [pc, #68]	; (8006ccc <usart3_init_keyboard+0xb0>)
 8006c86:	899b      	ldrh	r3, [r3, #12]
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	f443 53b3 	orr.w	r3, r3, #5728	; 0x1660
 8006c8e:	f043 030c 	orr.w	r3, r3, #12
 8006c92:	b29b      	uxth	r3, r3
 8006c94:	8193      	strh	r3, [r2, #12]
										USART_CR1_PCE 		| // parity  
										USART_CR1_PS			| // odd parity 
										USART_CR1_TE 			|	//Transmitter enable 
										USART_CR1_RE 			; //Receiver enable
											
		USART3->CR2 = 0;
 8006c96:	4b0d      	ldr	r3, [pc, #52]	; (8006ccc <usart3_init_keyboard+0xb0>)
 8006c98:	2200      	movs	r2, #0
 8006c9a:	821a      	strh	r2, [r3, #16]
		USART3->CR3 = 0;
 8006c9c:	4b0b      	ldr	r3, [pc, #44]	; (8006ccc <usart3_init_keyboard+0xb0>)
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	829a      	strh	r2, [r3, #20]
		USART3->CR1 |= USART_CR1_UE; // UART3
 8006ca2:	4a0a      	ldr	r2, [pc, #40]	; (8006ccc <usart3_init_keyboard+0xb0>)
 8006ca4:	4b09      	ldr	r3, [pc, #36]	; (8006ccc <usart3_init_keyboard+0xb0>)
 8006ca6:	899b      	ldrh	r3, [r3, #12]
 8006ca8:	b29b      	uxth	r3, r3
 8006caa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	8193      	strh	r3, [r2, #12]
		NVIC_EnableIRQ (USART3_IRQn); //  
 8006cb2:	2027      	movs	r0, #39	; 0x27
 8006cb4:	f7ff fe52 	bl	800695c <NVIC_EnableIRQ>
}
 8006cb8:	bf00      	nop
 8006cba:	bd80      	pop	{r7, pc}
 8006cbc:	20003bf4 	.word	0x20003bf4
 8006cc0:	20003bf8 	.word	0x20003bf8
 8006cc4:	40021000 	.word	0x40021000
 8006cc8:	40010c00 	.word	0x40010c00
 8006ccc:	40004800 	.word	0x40004800

08006cd0 <delay_ms>:
}
//

//   
void delay_ms(uint32_t tick)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b083      	sub	sp, #12
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
	sys_delay = tick;
 8006cd8:	4a06      	ldr	r2, [pc, #24]	; (8006cf4 <delay_ms+0x24>)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6013      	str	r3, [r2, #0]
  while(sys_delay)
 8006cde:	bf00      	nop
 8006ce0:	4b04      	ldr	r3, [pc, #16]	; (8006cf4 <delay_ms+0x24>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d1fb      	bne.n	8006ce0 <delay_ms+0x10>
 {
 // 
 }
}
 8006ce8:	bf00      	nop
 8006cea:	370c      	adds	r7, #12
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bc80      	pop	{r7}
 8006cf0:	4770      	bx	lr
 8006cf2:	bf00      	nop
 8006cf4:	20000c84 	.word	0x20000c84

08006cf8 <ADC_work>:
//

//       (  0  3)
void ADC_work(void)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	af00      	add	r7, sp, #0

	//   ( ,   ,  , )
		switch(ADC_state)
 8006cfc:	4b27      	ldr	r3, [pc, #156]	; (8006d9c <ADC_work+0xa4>)
 8006cfe:	781b      	ldrb	r3, [r3, #0]
 8006d00:	b2db      	uxtb	r3, r3
 8006d02:	2b01      	cmp	r3, #1
 8006d04:	d01b      	beq.n	8006d3e <ADC_work+0x46>
 8006d06:	2b02      	cmp	r3, #2
 8006d08:	d027      	beq.n	8006d5a <ADC_work+0x62>
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d000      	beq.n	8006d10 <ADC_work+0x18>
								ADC_state= 0;
			//					adc_delay = 25;
			         }
					     break;
				      }
			 default: break;
 8006d0e:	e040      	b.n	8006d92 <ADC_work+0x9a>
								if(!adc_delay)
 8006d10:	4b23      	ldr	r3, [pc, #140]	; (8006da0 <ADC_work+0xa8>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d112      	bne.n	8006d3e <ADC_work+0x46>
									ADC1->SQR1 = 0;
 8006d18:	4b22      	ldr	r3, [pc, #136]	; (8006da4 <ADC_work+0xac>)
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	62da      	str	r2, [r3, #44]	; 0x2c
									ADC1->SQR2 = 0;
 8006d1e:	4b21      	ldr	r3, [pc, #132]	; (8006da4 <ADC_work+0xac>)
 8006d20:	2200      	movs	r2, #0
 8006d22:	631a      	str	r2, [r3, #48]	; 0x30
									ADC1->SQR3 = 0;
 8006d24:	4b1f      	ldr	r3, [pc, #124]	; (8006da4 <ADC_work+0xac>)
 8006d26:	2200      	movs	r2, #0
 8006d28:	635a      	str	r2, [r3, #52]	; 0x34
									ADC1->SQR3 = ADC_ch + 10;
 8006d2a:	4b1e      	ldr	r3, [pc, #120]	; (8006da4 <ADC_work+0xac>)
 8006d2c:	4a1e      	ldr	r2, [pc, #120]	; (8006da8 <ADC_work+0xb0>)
 8006d2e:	7812      	ldrb	r2, [r2, #0]
 8006d30:	b2d2      	uxtb	r2, r2
 8006d32:	320a      	adds	r2, #10
 8006d34:	635a      	str	r2, [r3, #52]	; 0x34
									ADC_state = 1;
 8006d36:	4b19      	ldr	r3, [pc, #100]	; (8006d9c <ADC_work+0xa4>)
 8006d38:	2201      	movs	r2, #1
 8006d3a:	701a      	strb	r2, [r3, #0]
									break;
 8006d3c:	e029      	b.n	8006d92 <ADC_work+0x9a>
								if(!adc_delay)
 8006d3e:	4b18      	ldr	r3, [pc, #96]	; (8006da0 <ADC_work+0xa8>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d109      	bne.n	8006d5a <ADC_work+0x62>
								ADC1->CR2 |= ADC_CR2_SWSTART;
 8006d46:	4a17      	ldr	r2, [pc, #92]	; (8006da4 <ADC_work+0xac>)
 8006d48:	4b16      	ldr	r3, [pc, #88]	; (8006da4 <ADC_work+0xac>)
 8006d4a:	689b      	ldr	r3, [r3, #8]
 8006d4c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006d50:	6093      	str	r3, [r2, #8]
								ADC_state = 2;
 8006d52:	4b12      	ldr	r3, [pc, #72]	; (8006d9c <ADC_work+0xa4>)
 8006d54:	2202      	movs	r2, #2
 8006d56:	701a      	strb	r2, [r3, #0]
								break;
 8006d58:	e01b      	b.n	8006d92 <ADC_work+0x9a>
			         if(ADC1->SR & ADC_SR_EOC)
 8006d5a:	4b12      	ldr	r3, [pc, #72]	; (8006da4 <ADC_work+0xac>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f003 0302 	and.w	r3, r3, #2
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d014      	beq.n	8006d90 <ADC_work+0x98>
								switch(ADC_ch)
 8006d66:	4b10      	ldr	r3, [pc, #64]	; (8006da8 <ADC_work+0xb0>)
 8006d68:	781b      	ldrb	r3, [r3, #0]
 8006d6a:	b2db      	uxtb	r3, r3
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d108      	bne.n	8006d82 <ADC_work+0x8a>
									case 0: A0_raw = ADC1->DR; ADC_ch = 0; break;
 8006d70:	4b0c      	ldr	r3, [pc, #48]	; (8006da4 <ADC_work+0xac>)
 8006d72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d74:	b29a      	uxth	r2, r3
 8006d76:	4b0d      	ldr	r3, [pc, #52]	; (8006dac <ADC_work+0xb4>)
 8006d78:	801a      	strh	r2, [r3, #0]
 8006d7a:	4b0b      	ldr	r3, [pc, #44]	; (8006da8 <ADC_work+0xb0>)
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	701a      	strb	r2, [r3, #0]
 8006d80:	e003      	b.n	8006d8a <ADC_work+0x92>
										ADC_ch = 0;
 8006d82:	4b09      	ldr	r3, [pc, #36]	; (8006da8 <ADC_work+0xb0>)
 8006d84:	2200      	movs	r2, #0
 8006d86:	701a      	strb	r2, [r3, #0]
									break;
 8006d88:	bf00      	nop
								ADC_state= 0;
 8006d8a:	4b04      	ldr	r3, [pc, #16]	; (8006d9c <ADC_work+0xa4>)
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	701a      	strb	r2, [r3, #0]
					     break;
 8006d90:	bf00      	nop
		 }
}
 8006d92:	bf00      	nop
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bc80      	pop	{r7}
 8006d98:	4770      	bx	lr
 8006d9a:	bf00      	nop
 8006d9c:	20000ce1 	.word	0x20000ce1
 8006da0:	20000c88 	.word	0x20000c88
 8006da4:	40012400 	.word	0x40012400
 8006da8:	20000ce2 	.word	0x20000ce2
 8006dac:	20000ce4 	.word	0x20000ce4

08006db0 <enableRotation>:
//

void enableRotation(void){
 8006db0:	b580      	push	{r7, lr}
 8006db2:	af00      	add	r7, sp, #0
//  ,      
	PWM_Speed = PWM_Speed_Backup; //
 8006db4:	4b0c      	ldr	r3, [pc, #48]	; (8006de8 <enableRotation+0x38>)
 8006db6:	881b      	ldrh	r3, [r3, #0]
 8006db8:	b29a      	uxth	r2, r3
 8006dba:	4b0c      	ldr	r3, [pc, #48]	; (8006dec <enableRotation+0x3c>)
 8006dbc:	801a      	strh	r2, [r3, #0]
	PWM_Speed_state = 1;
 8006dbe:	4b0c      	ldr	r3, [pc, #48]	; (8006df0 <enableRotation+0x40>)
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	701a      	strb	r2, [r3, #0]
	FC_rotate_Fwd();
 8006dc4:	f7fa fe36 	bl	8001a34 <FC_rotate_Fwd>
	PWM_Update(1, PWM_Speed * K_PWM_Speed);
 8006dc8:	4b08      	ldr	r3, [pc, #32]	; (8006dec <enableRotation+0x3c>)
 8006dca:	881b      	ldrh	r3, [r3, #0]
 8006dcc:	b29b      	uxth	r3, r3
 8006dce:	4a09      	ldr	r2, [pc, #36]	; (8006df4 <enableRotation+0x44>)
 8006dd0:	8812      	ldrh	r2, [r2, #0]
 8006dd2:	b292      	uxth	r2, r2
 8006dd4:	fb02 f303 	mul.w	r3, r2, r3
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	4619      	mov	r1, r3
 8006ddc:	2001      	movs	r0, #1
 8006dde:	f7fc f9e3 	bl	80031a8 <PWM_Update>
}
 8006de2:	bf00      	nop
 8006de4:	bd80      	pop	{r7, pc}
 8006de6:	bf00      	nop
 8006de8:	20000cf4 	.word	0x20000cf4
 8006dec:	20000cf2 	.word	0x20000cf2
 8006df0:	20000cf0 	.word	0x20000cf0
 8006df4:	20000136 	.word	0x20000136

08006df8 <disableRotation>:

volatile static int32_t tension_cmd=0;

void disableRotation(void){
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	af00      	add	r7, sp, #0
//  ,      
	PWM_Speed = 0;
 8006dfc:	4b0f      	ldr	r3, [pc, #60]	; (8006e3c <disableRotation+0x44>)
 8006dfe:	2200      	movs	r2, #0
 8006e00:	801a      	strh	r2, [r3, #0]
	PWM_tension = 0;
 8006e02:	4b0f      	ldr	r3, [pc, #60]	; (8006e40 <disableRotation+0x48>)
 8006e04:	2200      	movs	r2, #0
 8006e06:	801a      	strh	r2, [r3, #0]
	PWM_Speed_state = 0;
 8006e08:	4b0e      	ldr	r3, [pc, #56]	; (8006e44 <disableRotation+0x4c>)
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	701a      	strb	r2, [r3, #0]
	PWM_Tension_state = 0;
 8006e0e:	4b0e      	ldr	r3, [pc, #56]	; (8006e48 <disableRotation+0x50>)
 8006e10:	2200      	movs	r2, #0
 8006e12:	701a      	strb	r2, [r3, #0]
	FC_rotate_Stop();
 8006e14:	f7fa fe20 	bl	8001a58 <FC_rotate_Stop>
	FC_tension_Hold();
 8006e18:	f7fa fe54 	bl	8001ac4 <FC_tension_Hold>
	PWM_Update(1, PWM_Speed * K_PWM_Speed);
 8006e1c:	4b07      	ldr	r3, [pc, #28]	; (8006e3c <disableRotation+0x44>)
 8006e1e:	881b      	ldrh	r3, [r3, #0]
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	4a0a      	ldr	r2, [pc, #40]	; (8006e4c <disableRotation+0x54>)
 8006e24:	8812      	ldrh	r2, [r2, #0]
 8006e26:	b292      	uxth	r2, r2
 8006e28:	fb02 f303 	mul.w	r3, r2, r3
 8006e2c:	b29b      	uxth	r3, r3
 8006e2e:	4619      	mov	r1, r3
 8006e30:	2001      	movs	r0, #1
 8006e32:	f7fc f9b9 	bl	80031a8 <PWM_Update>
}
 8006e36:	bf00      	nop
 8006e38:	bd80      	pop	{r7, pc}
 8006e3a:	bf00      	nop
 8006e3c:	20000cf2 	.word	0x20000cf2
 8006e40:	20000cf8 	.word	0x20000cf8
 8006e44:	20000cf0 	.word	0x20000cf0
 8006e48:	20000cf1 	.word	0x20000cf1
 8006e4c:	20000136 	.word	0x20000136

08006e50 <generateError>:

void generateError(){
 8006e50:	b580      	push	{r7, lr}
 8006e52:	af00      	add	r7, sp, #0


	disableRotation();
 8006e54:	f7ff ffd0 	bl	8006df8 <disableRotation>
	stopAtv12();
 8006e58:	f7ff fb4c 	bl	80064f4 <stopAtv12>
	PWM_Tension_state = 0;
 8006e5c:	4b05      	ldr	r3, [pc, #20]	; (8006e74 <generateError+0x24>)
 8006e5e:	2200      	movs	r2, #0
 8006e60:	701a      	strb	r2, [r3, #0]
	FC_rotate_Stop();
 8006e62:	f7fa fdf9 	bl	8001a58 <FC_rotate_Stop>
	FC_tension_Hold();
 8006e66:	f7fa fe2d 	bl	8001ac4 <FC_tension_Hold>

	PIDreset();
 8006e6a:	f7ff fc41 	bl	80066f0 <PIDreset>
}
 8006e6e:	bf00      	nop
 8006e70:	bd80      	pop	{r7, pc}
 8006e72:	bf00      	nop
 8006e74:	20000cf1 	.word	0x20000cf1

08006e78 <generateErrorOfMotor>:

void generateErrorOfMotor(){
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	af00      	add	r7, sp, #0
	Now_Alarm = 6;
 8006e7c:	4b03      	ldr	r3, [pc, #12]	; (8006e8c <generateErrorOfMotor+0x14>)
 8006e7e:	2206      	movs	r2, #6
 8006e80:	701a      	strb	r2, [r3, #0]
	generateError();
 8006e82:	f7ff ffe5 	bl	8006e50 <generateError>
}
 8006e86:	bf00      	nop
 8006e88:	bd80      	pop	{r7, pc}
 8006e8a:	bf00      	nop
 8006e8c:	20000c7d 	.word	0x20000c7d

08006e90 <generateErrorOfLowTension>:

void generateErrorOfLowTension(){
 8006e90:	b580      	push	{r7, lr}
 8006e92:	af00      	add	r7, sp, #0
	if(Now_Alarm != 7)
 8006e94:	4b0a      	ldr	r3, [pc, #40]	; (8006ec0 <generateErrorOfLowTension+0x30>)
 8006e96:	781b      	ldrb	r3, [r3, #0]
 8006e98:	b2db      	uxtb	r3, r3
 8006e9a:	2b07      	cmp	r3, #7
 8006e9c:	d00e      	beq.n	8006ebc <generateErrorOfLowTension+0x2c>
		if(Now_Alarm != 9)
 8006e9e:	4b08      	ldr	r3, [pc, #32]	; (8006ec0 <generateErrorOfLowTension+0x30>)
 8006ea0:	781b      	ldrb	r3, [r3, #0]
 8006ea2:	b2db      	uxtb	r3, r3
 8006ea4:	2b09      	cmp	r3, #9
 8006ea6:	d009      	beq.n	8006ebc <generateErrorOfLowTension+0x2c>
			if(Now_Alarm != 10){
 8006ea8:	4b05      	ldr	r3, [pc, #20]	; (8006ec0 <generateErrorOfLowTension+0x30>)
 8006eaa:	781b      	ldrb	r3, [r3, #0]
 8006eac:	b2db      	uxtb	r3, r3
 8006eae:	2b0a      	cmp	r3, #10
 8006eb0:	d004      	beq.n	8006ebc <generateErrorOfLowTension+0x2c>
				Now_Alarm = 7;
 8006eb2:	4b03      	ldr	r3, [pc, #12]	; (8006ec0 <generateErrorOfLowTension+0x30>)
 8006eb4:	2207      	movs	r2, #7
 8006eb6:	701a      	strb	r2, [r3, #0]
				generateError();
 8006eb8:	f7ff ffca 	bl	8006e50 <generateError>
			}
}
 8006ebc:	bf00      	nop
 8006ebe:	bd80      	pop	{r7, pc}
 8006ec0:	20000c7d 	.word	0x20000c7d

08006ec4 <generateErrorOfHighTension>:

void generateErrorOfHighTension(){
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b084      	sub	sp, #16
 8006ec8:	af00      	add	r7, sp, #0



	if(Now_Alarm != 8)
 8006eca:	4b12      	ldr	r3, [pc, #72]	; (8006f14 <generateErrorOfHighTension+0x50>)
 8006ecc:	781b      	ldrb	r3, [r3, #0]
 8006ece:	b2db      	uxtb	r3, r3
 8006ed0:	2b08      	cmp	r3, #8
 8006ed2:	d01b      	beq.n	8006f0c <generateErrorOfHighTension+0x48>
		if(Now_Alarm != 9){
 8006ed4:	4b0f      	ldr	r3, [pc, #60]	; (8006f14 <generateErrorOfHighTension+0x50>)
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	2b09      	cmp	r3, #9
 8006edc:	d016      	beq.n	8006f0c <generateErrorOfHighTension+0x48>
			Now_Alarm = 8;
 8006ede:	4b0d      	ldr	r3, [pc, #52]	; (8006f14 <generateErrorOfHighTension+0x50>)
 8006ee0:	2208      	movs	r2, #8
 8006ee2:	701a      	strb	r2, [r3, #0]

			LOG_PROCESS_ON_FLAG = 0;
 8006ee4:	4b0c      	ldr	r3, [pc, #48]	; (8006f18 <generateErrorOfHighTension+0x54>)
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	701a      	strb	r2, [r3, #0]

			LogTermStruct log_term;
			log_term.regulation_cmd = tension_cmd;
 8006eea:	4b0c      	ldr	r3, [pc, #48]	; (8006f1c <generateErrorOfHighTension+0x58>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	60bb      	str	r3, [r7, #8]

			log_term.tension = T;
 8006ef0:	4b0b      	ldr	r3, [pc, #44]	; (8006f20 <generateErrorOfHighTension+0x5c>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	60fb      	str	r3, [r7, #12]
			log_term.time_stamp = RTC_GetCounter();
 8006ef6:	f7fc fb4d 	bl	8003594 <RTC_GetCounter>
 8006efa:	4603      	mov	r3, r0
 8006efc:	607b      	str	r3, [r7, #4]

			pushValueToBuffer(log_term);
 8006efe:	1d3b      	adds	r3, r7, #4
 8006f00:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006f04:	f7ff f80e 	bl	8005f24 <pushValueToBuffer>

			generateError();
 8006f08:	f7ff ffa2 	bl	8006e50 <generateError>
		}
}
 8006f0c:	bf00      	nop
 8006f0e:	3710      	adds	r7, #16
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}
 8006f14:	20000c7d 	.word	0x20000c7d
 8006f18:	20000008 	.word	0x20000008
 8006f1c:	20000cfc 	.word	0x20000cfc
 8006f20:	20000cec 	.word	0x20000cec

08006f24 <generateErrorOfUpLimit>:

void generateErrorOfUpLimit(){
 8006f24:	b580      	push	{r7, lr}
 8006f26:	af00      	add	r7, sp, #0
	if(Now_Alarm == 9)
 8006f28:	4b06      	ldr	r3, [pc, #24]	; (8006f44 <generateErrorOfUpLimit+0x20>)
 8006f2a:	781b      	ldrb	r3, [r3, #0]
 8006f2c:	b2db      	uxtb	r3, r3
 8006f2e:	2b09      	cmp	r3, #9
 8006f30:	d005      	beq.n	8006f3e <generateErrorOfUpLimit+0x1a>
		return;
	Now_Alarm = 9;
 8006f32:	4b04      	ldr	r3, [pc, #16]	; (8006f44 <generateErrorOfUpLimit+0x20>)
 8006f34:	2209      	movs	r2, #9
 8006f36:	701a      	strb	r2, [r3, #0]
	generateError();
 8006f38:	f7ff ff8a 	bl	8006e50 <generateError>
 8006f3c:	e000      	b.n	8006f40 <generateErrorOfUpLimit+0x1c>
		return;
 8006f3e:	bf00      	nop
}
 8006f40:	bd80      	pop	{r7, pc}
 8006f42:	bf00      	nop
 8006f44:	20000c7d 	.word	0x20000c7d

08006f48 <generateErrorOfBottomLimit>:

void generateErrorOfBottomLimit(){
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	af00      	add	r7, sp, #0
	if(Now_Alarm == 10)
 8006f4c:	4b06      	ldr	r3, [pc, #24]	; (8006f68 <generateErrorOfBottomLimit+0x20>)
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	b2db      	uxtb	r3, r3
 8006f52:	2b0a      	cmp	r3, #10
 8006f54:	d005      	beq.n	8006f62 <generateErrorOfBottomLimit+0x1a>
		return;
	Now_Alarm = 10;
 8006f56:	4b04      	ldr	r3, [pc, #16]	; (8006f68 <generateErrorOfBottomLimit+0x20>)
 8006f58:	220a      	movs	r2, #10
 8006f5a:	701a      	strb	r2, [r3, #0]
	generateError();
 8006f5c:	f7ff ff78 	bl	8006e50 <generateError>
 8006f60:	e000      	b.n	8006f64 <generateErrorOfBottomLimit+0x1c>
		return;
 8006f62:	bf00      	nop
}
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop
 8006f68:	20000c7d 	.word	0x20000c7d

08006f6c <shutdownErrorOfBottomLimit>:

void shutdownErrorOfBottomLimit(){
 8006f6c:	b480      	push	{r7}
 8006f6e:	af00      	add	r7, sp, #0
	if(Now_Alarm == 10)
 8006f70:	4b05      	ldr	r3, [pc, #20]	; (8006f88 <shutdownErrorOfBottomLimit+0x1c>)
 8006f72:	781b      	ldrb	r3, [r3, #0]
 8006f74:	b2db      	uxtb	r3, r3
 8006f76:	2b0a      	cmp	r3, #10
 8006f78:	d102      	bne.n	8006f80 <shutdownErrorOfBottomLimit+0x14>
		Now_Alarm = 0;
 8006f7a:	4b03      	ldr	r3, [pc, #12]	; (8006f88 <shutdownErrorOfBottomLimit+0x1c>)
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	701a      	strb	r2, [r3, #0]
}
 8006f80:	bf00      	nop
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bc80      	pop	{r7}
 8006f86:	4770      	bx	lr
 8006f88:	20000c7d 	.word	0x20000c7d

08006f8c <shutdownErrorOfUpLimit>:
void shutdownErrorOfUpLimit(){
 8006f8c:	b480      	push	{r7}
 8006f8e:	af00      	add	r7, sp, #0
	if(Now_Alarm == 9)
 8006f90:	4b05      	ldr	r3, [pc, #20]	; (8006fa8 <shutdownErrorOfUpLimit+0x1c>)
 8006f92:	781b      	ldrb	r3, [r3, #0]
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	2b09      	cmp	r3, #9
 8006f98:	d102      	bne.n	8006fa0 <shutdownErrorOfUpLimit+0x14>
		Now_Alarm = 0;
 8006f9a:	4b03      	ldr	r3, [pc, #12]	; (8006fa8 <shutdownErrorOfUpLimit+0x1c>)
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	701a      	strb	r2, [r3, #0]
}
 8006fa0:	bf00      	nop
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bc80      	pop	{r7}
 8006fa6:	4770      	bx	lr
 8006fa8:	20000c7d 	.word	0x20000c7d
 8006fac:	00000000 	.word	0x00000000

08006fb0 <calculateTension>:

void calculateTension(){
 8006fb0:	b5b0      	push	{r4, r5, r7, lr}
 8006fb2:	af00      	add	r7, sp, #0
	N = (K_a0 * 3.3 * A0_raw * 3.7 ) / 4095; //3.3 -   ,
 8006fb4:	4b42      	ldr	r3, [pc, #264]	; (80070c0 <calculateTension+0x110>)
 8006fb6:	781b      	ldrb	r3, [r3, #0]
 8006fb8:	b2db      	uxtb	r3, r3
 8006fba:	4618      	mov	r0, r3
 8006fbc:	f7f9 fa86 	bl	80004cc <__aeabi_i2d>
 8006fc0:	a335      	add	r3, pc, #212	; (adr r3, 8007098 <calculateTension+0xe8>)
 8006fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc6:	f7f9 fae7 	bl	8000598 <__aeabi_dmul>
 8006fca:	4603      	mov	r3, r0
 8006fcc:	460c      	mov	r4, r1
 8006fce:	4625      	mov	r5, r4
 8006fd0:	461c      	mov	r4, r3
 8006fd2:	4b3c      	ldr	r3, [pc, #240]	; (80070c4 <calculateTension+0x114>)
 8006fd4:	881b      	ldrh	r3, [r3, #0]
 8006fd6:	b29b      	uxth	r3, r3
 8006fd8:	4618      	mov	r0, r3
 8006fda:	f7f9 fa77 	bl	80004cc <__aeabi_i2d>
 8006fde:	4602      	mov	r2, r0
 8006fe0:	460b      	mov	r3, r1
 8006fe2:	4620      	mov	r0, r4
 8006fe4:	4629      	mov	r1, r5
 8006fe6:	f7f9 fad7 	bl	8000598 <__aeabi_dmul>
 8006fea:	4603      	mov	r3, r0
 8006fec:	460c      	mov	r4, r1
 8006fee:	4618      	mov	r0, r3
 8006ff0:	4621      	mov	r1, r4
 8006ff2:	a32b      	add	r3, pc, #172	; (adr r3, 80070a0 <calculateTension+0xf0>)
 8006ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff8:	f7f9 face 	bl	8000598 <__aeabi_dmul>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	460c      	mov	r4, r1
 8007000:	4618      	mov	r0, r3
 8007002:	4621      	mov	r1, r4
 8007004:	a328      	add	r3, pc, #160	; (adr r3, 80070a8 <calculateTension+0xf8>)
 8007006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700a:	f7f9 fbef 	bl	80007ec <__aeabi_ddiv>
 800700e:	4603      	mov	r3, r0
 8007010:	460c      	mov	r4, r1
 8007012:	4618      	mov	r0, r3
 8007014:	4621      	mov	r1, r4
 8007016:	f7f9 fcd1 	bl	80009bc <__aeabi_d2f>
 800701a:	4602      	mov	r2, r0
 800701c:	4b2a      	ldr	r3, [pc, #168]	; (80070c8 <calculateTension+0x118>)
 800701e:	601a      	str	r2, [r3, #0]

#ifdef TABLE_TEST
	N = 15;
#endif

	if (N<0) { N = 0; }
 8007020:	4b29      	ldr	r3, [pc, #164]	; (80070c8 <calculateTension+0x118>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f04f 0100 	mov.w	r1, #0
 8007028:	4618      	mov	r0, r3
 800702a:	f7f9 ffc3 	bl	8000fb4 <__aeabi_fcmplt>
 800702e:	4603      	mov	r3, r0
 8007030:	2b00      	cmp	r3, #0
 8007032:	d003      	beq.n	800703c <calculateTension+0x8c>
 8007034:	4b24      	ldr	r3, [pc, #144]	; (80070c8 <calculateTension+0x118>)
 8007036:	f04f 0200 	mov.w	r2, #0
 800703a:	601a      	str	r2, [r3, #0]
	T = ((5.67 * N) - 42.08);
 800703c:	4b22      	ldr	r3, [pc, #136]	; (80070c8 <calculateTension+0x118>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4618      	mov	r0, r3
 8007042:	f7f9 fa55 	bl	80004f0 <__aeabi_f2d>
 8007046:	a31a      	add	r3, pc, #104	; (adr r3, 80070b0 <calculateTension+0x100>)
 8007048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800704c:	f7f9 faa4 	bl	8000598 <__aeabi_dmul>
 8007050:	4603      	mov	r3, r0
 8007052:	460c      	mov	r4, r1
 8007054:	4618      	mov	r0, r3
 8007056:	4621      	mov	r1, r4
 8007058:	a317      	add	r3, pc, #92	; (adr r3, 80070b8 <calculateTension+0x108>)
 800705a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800705e:	f7f9 f8e7 	bl	8000230 <__aeabi_dsub>
 8007062:	4603      	mov	r3, r0
 8007064:	460c      	mov	r4, r1
 8007066:	4618      	mov	r0, r3
 8007068:	4621      	mov	r1, r4
 800706a:	f7f9 fca7 	bl	80009bc <__aeabi_d2f>
 800706e:	4602      	mov	r2, r0
 8007070:	4b16      	ldr	r3, [pc, #88]	; (80070cc <calculateTension+0x11c>)
 8007072:	601a      	str	r2, [r3, #0]
	if (T<0) { T = 0; }
 8007074:	4b15      	ldr	r3, [pc, #84]	; (80070cc <calculateTension+0x11c>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f04f 0100 	mov.w	r1, #0
 800707c:	4618      	mov	r0, r3
 800707e:	f7f9 ff99 	bl	8000fb4 <__aeabi_fcmplt>
 8007082:	4603      	mov	r3, r0
 8007084:	2b00      	cmp	r3, #0
 8007086:	d100      	bne.n	800708a <calculateTension+0xda>
}
 8007088:	e003      	b.n	8007092 <calculateTension+0xe2>
	if (T<0) { T = 0; }
 800708a:	4b10      	ldr	r3, [pc, #64]	; (80070cc <calculateTension+0x11c>)
 800708c:	f04f 0200 	mov.w	r2, #0
 8007090:	601a      	str	r2, [r3, #0]
}
 8007092:	bf00      	nop
 8007094:	bdb0      	pop	{r4, r5, r7, pc}
 8007096:	bf00      	nop
 8007098:	66666666 	.word	0x66666666
 800709c:	400a6666 	.word	0x400a6666
 80070a0:	9999999a 	.word	0x9999999a
 80070a4:	400d9999 	.word	0x400d9999
 80070a8:	00000000 	.word	0x00000000
 80070ac:	40affe00 	.word	0x40affe00
 80070b0:	7ae147ae 	.word	0x7ae147ae
 80070b4:	4016ae14 	.word	0x4016ae14
 80070b8:	70a3d70a 	.word	0x70a3d70a
 80070bc:	40450a3d 	.word	0x40450a3d
 80070c0:	20000134 	.word	0x20000134
 80070c4:	20000ce4 	.word	0x20000ce4
 80070c8:	20000ce8 	.word	0x20000ce8
 80070cc:	20000cec 	.word	0x20000cec

080070d0 <SysTick_Handler>:



//     SysTick
void SysTick_Handler(void)
{
 80070d0:	b590      	push	{r4, r7, lr}
 80070d2:	b091      	sub	sp, #68	; 0x44
 80070d4:	af00      	add	r7, sp, #0
	Green_LED_Toggle;
 80070d6:	4a95      	ldr	r2, [pc, #596]	; (800732c <SysTick_Handler+0x25c>)
 80070d8:	4b94      	ldr	r3, [pc, #592]	; (800732c <SysTick_Handler+0x25c>)
 80070da:	68db      	ldr	r3, [r3, #12]
 80070dc:	f083 0320 	eor.w	r3, r3, #32
 80070e0:	60d3      	str	r3, [r2, #12]

	keyboadrWork();
 80070e2:	f7fc fbf9 	bl	80038d8 <keyboadrWork>
	screenWork();
 80070e6:	f7fe fd01 	bl	8005aec <screenWork>
	pulsModeWork();
 80070ea:	f7ff f851 	bl	8006190 <pulsModeWork>
	lazyPIDModeWork();
 80070ee:	f7ff f8d5 	bl	800629c <lazyPIDModeWork>
	//   
	{
		PNP_current_state = D0_in_state;
 80070f2:	4b8f      	ldr	r3, [pc, #572]	; (8007330 <SysTick_Handler+0x260>)
 80070f4:	689b      	ldr	r3, [r3, #8]
 80070f6:	b2db      	uxtb	r3, r3
 80070f8:	f003 0301 	and.w	r3, r3, #1
 80070fc:	b2db      	uxtb	r3, r3
 80070fe:	2b00      	cmp	r3, #0
 8007100:	bf0c      	ite	eq
 8007102:	2301      	moveq	r3, #1
 8007104:	2300      	movne	r3, #0
 8007106:	b2db      	uxtb	r3, r3
 8007108:	461a      	mov	r2, r3
 800710a:	4b8a      	ldr	r3, [pc, #552]	; (8007334 <SysTick_Handler+0x264>)
 800710c:	701a      	strb	r2, [r3, #0]
		FC_motion_state = D1_in_state;
 800710e:	4b88      	ldr	r3, [pc, #544]	; (8007330 <SysTick_Handler+0x260>)
 8007110:	689b      	ldr	r3, [r3, #8]
 8007112:	085b      	lsrs	r3, r3, #1
 8007114:	b2db      	uxtb	r3, r3
 8007116:	f003 0301 	and.w	r3, r3, #1
 800711a:	b2db      	uxtb	r3, r3
 800711c:	2b00      	cmp	r3, #0
 800711e:	bf0c      	ite	eq
 8007120:	2301      	moveq	r3, #1
 8007122:	2300      	movne	r3, #0
 8007124:	b2db      	uxtb	r3, r3
 8007126:	461a      	mov	r2, r3
 8007128:	4b83      	ldr	r3, [pc, #524]	; (8007338 <SysTick_Handler+0x268>)
 800712a:	701a      	strb	r2, [r3, #0]
		FC_tension_state = D2_in_state;
 800712c:	4b80      	ldr	r3, [pc, #512]	; (8007330 <SysTick_Handler+0x260>)
 800712e:	689b      	ldr	r3, [r3, #8]
 8007130:	089b      	lsrs	r3, r3, #2
 8007132:	b2db      	uxtb	r3, r3
 8007134:	f003 0301 	and.w	r3, r3, #1
 8007138:	b2db      	uxtb	r3, r3
 800713a:	2b00      	cmp	r3, #0
 800713c:	bf0c      	ite	eq
 800713e:	2301      	moveq	r3, #1
 8007140:	2300      	movne	r3, #0
 8007142:	b2db      	uxtb	r3, r3
 8007144:	461a      	mov	r2, r3
 8007146:	4b7d      	ldr	r3, [pc, #500]	; (800733c <SysTick_Handler+0x26c>)
 8007148:	701a      	strb	r2, [r3, #0]

		Frame_up_limit_state = D5_in_state;
 800714a:	4b79      	ldr	r3, [pc, #484]	; (8007330 <SysTick_Handler+0x260>)
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	095b      	lsrs	r3, r3, #5
 8007150:	b2db      	uxtb	r3, r3
 8007152:	f003 0301 	and.w	r3, r3, #1
 8007156:	b2db      	uxtb	r3, r3
 8007158:	2b00      	cmp	r3, #0
 800715a:	bf0c      	ite	eq
 800715c:	2301      	moveq	r3, #1
 800715e:	2300      	movne	r3, #0
 8007160:	b2db      	uxtb	r3, r3
 8007162:	461a      	mov	r2, r3
 8007164:	4b76      	ldr	r3, [pc, #472]	; (8007340 <SysTick_Handler+0x270>)
 8007166:	701a      	strb	r2, [r3, #0]
		Frame_rope_tension_bottom_limit_state = D4_in_state;
 8007168:	4b71      	ldr	r3, [pc, #452]	; (8007330 <SysTick_Handler+0x260>)
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	091b      	lsrs	r3, r3, #4
 800716e:	b2db      	uxtb	r3, r3
 8007170:	f003 0301 	and.w	r3, r3, #1
 8007174:	b2db      	uxtb	r3, r3
 8007176:	2b00      	cmp	r3, #0
 8007178:	bf0c      	ite	eq
 800717a:	2301      	moveq	r3, #1
 800717c:	2300      	movne	r3, #0
 800717e:	b2db      	uxtb	r3, r3
 8007180:	461a      	mov	r2, r3
 8007182:	4b70      	ldr	r3, [pc, #448]	; (8007344 <SysTick_Handler+0x274>)
 8007184:	701a      	strb	r2, [r3, #0]

	//

	//    (   )
	{
		if(PNP_prev_state != PNP_current_state)
 8007186:	4b70      	ldr	r3, [pc, #448]	; (8007348 <SysTick_Handler+0x278>)
 8007188:	781b      	ldrb	r3, [r3, #0]
 800718a:	b2da      	uxtb	r2, r3
 800718c:	4b69      	ldr	r3, [pc, #420]	; (8007334 <SysTick_Handler+0x264>)
 800718e:	781b      	ldrb	r3, [r3, #0]
 8007190:	b2db      	uxtb	r3, r3
 8007192:	429a      	cmp	r2, r3
 8007194:	d030      	beq.n	80071f8 <SysTick_Handler+0x128>
		{
			 //      1  0
			 if((PNP_prev_state) && (!PNP_current_state)) { PNP_F_trigger = 1; PNP_R_trigger = 0; PNP_count++; I2C_update = 1;  }
 8007196:	4b6c      	ldr	r3, [pc, #432]	; (8007348 <SysTick_Handler+0x278>)
 8007198:	781b      	ldrb	r3, [r3, #0]
 800719a:	b2db      	uxtb	r3, r3
 800719c:	2b00      	cmp	r3, #0
 800719e:	d012      	beq.n	80071c6 <SysTick_Handler+0xf6>
 80071a0:	4b64      	ldr	r3, [pc, #400]	; (8007334 <SysTick_Handler+0x264>)
 80071a2:	781b      	ldrb	r3, [r3, #0]
 80071a4:	b2db      	uxtb	r3, r3
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d10d      	bne.n	80071c6 <SysTick_Handler+0xf6>
 80071aa:	4b68      	ldr	r3, [pc, #416]	; (800734c <SysTick_Handler+0x27c>)
 80071ac:	2201      	movs	r2, #1
 80071ae:	701a      	strb	r2, [r3, #0]
 80071b0:	4b67      	ldr	r3, [pc, #412]	; (8007350 <SysTick_Handler+0x280>)
 80071b2:	2200      	movs	r2, #0
 80071b4:	701a      	strb	r2, [r3, #0]
 80071b6:	4b67      	ldr	r3, [pc, #412]	; (8007354 <SysTick_Handler+0x284>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	3301      	adds	r3, #1
 80071bc:	4a65      	ldr	r2, [pc, #404]	; (8007354 <SysTick_Handler+0x284>)
 80071be:	6013      	str	r3, [r2, #0]
 80071c0:	4b65      	ldr	r3, [pc, #404]	; (8007358 <SysTick_Handler+0x288>)
 80071c2:	2201      	movs	r2, #1
 80071c4:	701a      	strb	r2, [r3, #0]

			 //      0  1
			 if((!PNP_prev_state) && (PNP_current_state)) { PNP_F_trigger = 0; PNP_R_trigger = 1; }
 80071c6:	4b60      	ldr	r3, [pc, #384]	; (8007348 <SysTick_Handler+0x278>)
 80071c8:	781b      	ldrb	r3, [r3, #0]
 80071ca:	b2db      	uxtb	r3, r3
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d10a      	bne.n	80071e6 <SysTick_Handler+0x116>
 80071d0:	4b58      	ldr	r3, [pc, #352]	; (8007334 <SysTick_Handler+0x264>)
 80071d2:	781b      	ldrb	r3, [r3, #0]
 80071d4:	b2db      	uxtb	r3, r3
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d005      	beq.n	80071e6 <SysTick_Handler+0x116>
 80071da:	4b5c      	ldr	r3, [pc, #368]	; (800734c <SysTick_Handler+0x27c>)
 80071dc:	2200      	movs	r2, #0
 80071de:	701a      	strb	r2, [r3, #0]
 80071e0:	4b5b      	ldr	r3, [pc, #364]	; (8007350 <SysTick_Handler+0x280>)
 80071e2:	2201      	movs	r2, #1
 80071e4:	701a      	strb	r2, [r3, #0]

			 //        
			 PNP_prev_state = PNP_current_state;
 80071e6:	4b53      	ldr	r3, [pc, #332]	; (8007334 <SysTick_Handler+0x264>)
 80071e8:	781b      	ldrb	r3, [r3, #0]
 80071ea:	b2da      	uxtb	r2, r3
 80071ec:	4b56      	ldr	r3, [pc, #344]	; (8007348 <SysTick_Handler+0x278>)
 80071ee:	701a      	strb	r2, [r3, #0]

			 //     
			 PNP_stay_trigger = 0;
 80071f0:	4b5a      	ldr	r3, [pc, #360]	; (800735c <SysTick_Handler+0x28c>)
 80071f2:	2200      	movs	r2, #0
 80071f4:	701a      	strb	r2, [r3, #0]
 80071f6:	e002      	b.n	80071fe <SysTick_Handler+0x12e>

		} else { PNP_stay_trigger = 1; }
 80071f8:	4b58      	ldr	r3, [pc, #352]	; (800735c <SysTick_Handler+0x28c>)
 80071fa:	2201      	movs	r2, #1
 80071fc:	701a      	strb	r2, [r3, #0]
	}

	if(!PNP_stay_trigger){ //     ,     
 80071fe:	4b57      	ldr	r3, [pc, #348]	; (800735c <SysTick_Handler+0x28c>)
 8007200:	781b      	ldrb	r3, [r3, #0]
 8007202:	b2db      	uxtb	r3, r3
 8007204:	2b00      	cmp	r3, #0
 8007206:	d103      	bne.n	8007210 <SysTick_Handler+0x140>
		motor_foult_counter = MOTOR_FOULT_COUNTER_START_VALUE;// 5 
 8007208:	4b55      	ldr	r3, [pc, #340]	; (8007360 <SysTick_Handler+0x290>)
 800720a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800720e:	601a      	str	r2, [r3, #0]
	}
#ifndef TABLE_TEST
	if ((PWM_Speed_state == 1) && (!motor_foult_counter)){ //  ,      0,   
 8007210:	4b54      	ldr	r3, [pc, #336]	; (8007364 <SysTick_Handler+0x294>)
 8007212:	781b      	ldrb	r3, [r3, #0]
 8007214:	b2db      	uxtb	r3, r3
 8007216:	2b01      	cmp	r3, #1
 8007218:	d105      	bne.n	8007226 <SysTick_Handler+0x156>
 800721a:	4b51      	ldr	r3, [pc, #324]	; (8007360 <SysTick_Handler+0x290>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d101      	bne.n	8007226 <SysTick_Handler+0x156>
		// 
		generateErrorOfMotor();
 8007222:	f7ff fe29 	bl	8006e78 <generateErrorOfMotor>
#define COUNT_ELEMENT_AVERAGE 10




	if(r_t_i>=COUNT_ELEMENT_AVERAGE){
 8007226:	4b50      	ldr	r3, [pc, #320]	; (8007368 <SysTick_Handler+0x298>)
 8007228:	781b      	ldrb	r3, [r3, #0]
 800722a:	b2db      	uxtb	r3, r3
 800722c:	2b09      	cmp	r3, #9
 800722e:	d922      	bls.n	8007276 <SysTick_Handler+0x1a6>
		r_t_i = 0;
 8007230:	4b4d      	ldr	r3, [pc, #308]	; (8007368 <SysTick_Handler+0x298>)
 8007232:	2200      	movs	r2, #0
 8007234:	701a      	strb	r2, [r3, #0]
		int32_t tmp_r_t = 0;
 8007236:	2300      	movs	r3, #0
 8007238:	63fb      	str	r3, [r7, #60]	; 0x3c
		for(unsigned char j=0; j<COUNT_ELEMENT_AVERAGE; j++)
 800723a:	2300      	movs	r3, #0
 800723c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8007240:	e00c      	b.n	800725c <SysTick_Handler+0x18c>
			tmp_r_t +=rope_tension_avg_arr[j];
 8007242:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8007246:	4a49      	ldr	r2, [pc, #292]	; (800736c <SysTick_Handler+0x29c>)
 8007248:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800724c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800724e:	4413      	add	r3, r2
 8007250:	63fb      	str	r3, [r7, #60]	; 0x3c
		for(unsigned char j=0; j<COUNT_ELEMENT_AVERAGE; j++)
 8007252:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8007256:	3301      	adds	r3, #1
 8007258:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800725c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8007260:	2b09      	cmp	r3, #9
 8007262:	d9ee      	bls.n	8007242 <SysTick_Handler+0x172>
		rope_tension_avg = (tmp_r_t/COUNT_ELEMENT_AVERAGE);
 8007264:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007266:	4a42      	ldr	r2, [pc, #264]	; (8007370 <SysTick_Handler+0x2a0>)
 8007268:	fb82 1203 	smull	r1, r2, r2, r3
 800726c:	1092      	asrs	r2, r2, #2
 800726e:	17db      	asrs	r3, r3, #31
 8007270:	1ad3      	subs	r3, r2, r3
 8007272:	4a40      	ldr	r2, [pc, #256]	; (8007374 <SysTick_Handler+0x2a4>)
 8007274:	6013      	str	r3, [r2, #0]
	}

	rope_tension_avg_arr[r_t_i++] = T*100;
 8007276:	4b3c      	ldr	r3, [pc, #240]	; (8007368 <SysTick_Handler+0x298>)
 8007278:	781b      	ldrb	r3, [r3, #0]
 800727a:	b2db      	uxtb	r3, r3
 800727c:	1c5a      	adds	r2, r3, #1
 800727e:	b2d1      	uxtb	r1, r2
 8007280:	4a39      	ldr	r2, [pc, #228]	; (8007368 <SysTick_Handler+0x298>)
 8007282:	7011      	strb	r1, [r2, #0]
 8007284:	461c      	mov	r4, r3
 8007286:	4b3c      	ldr	r3, [pc, #240]	; (8007378 <SysTick_Handler+0x2a8>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	493c      	ldr	r1, [pc, #240]	; (800737c <SysTick_Handler+0x2ac>)
 800728c:	4618      	mov	r0, r3
 800728e:	f7f9 fcf3 	bl	8000c78 <__aeabi_fmul>
 8007292:	4603      	mov	r3, r0
 8007294:	4618      	mov	r0, r3
 8007296:	f7f9 feb5 	bl	8001004 <__aeabi_f2iz>
 800729a:	4602      	mov	r2, r0
 800729c:	4b33      	ldr	r3, [pc, #204]	; (800736c <SysTick_Handler+0x29c>)
 800729e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]

	rope_tension_error = (rope_tention_target) - rope_tension_avg; //T*100;//
 80072a2:	4b37      	ldr	r3, [pc, #220]	; (8007380 <SysTick_Handler+0x2b0>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	4a33      	ldr	r2, [pc, #204]	; (8007374 <SysTick_Handler+0x2a4>)
 80072a8:	6812      	ldr	r2, [r2, #0]
 80072aa:	1a9b      	subs	r3, r3, r2
 80072ac:	461a      	mov	r2, r3
 80072ae:	4b35      	ldr	r3, [pc, #212]	; (8007384 <SysTick_Handler+0x2b4>)
 80072b0:	601a      	str	r2, [r3, #0]

	if(	(!Now_Alarm) &&
 80072b2:	4b35      	ldr	r3, [pc, #212]	; (8007388 <SysTick_Handler+0x2b8>)
 80072b4:	781b      	ldrb	r3, [r3, #0]
 80072b6:	b2db      	uxtb	r3, r3
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d16f      	bne.n	800739c <SysTick_Handler+0x2cc>
			(!PWM_Tension_state) &&
 80072bc:	4b33      	ldr	r3, [pc, #204]	; (800738c <SysTick_Handler+0x2bc>)
 80072be:	781b      	ldrb	r3, [r3, #0]
 80072c0:	b2db      	uxtb	r3, r3
	if(	(!Now_Alarm) &&
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d16a      	bne.n	800739c <SysTick_Handler+0x2cc>
			(CURRENT_REG_MODE != NO_REG) &&
 80072c6:	4b32      	ldr	r3, [pc, #200]	; (8007390 <SysTick_Handler+0x2c0>)
 80072c8:	781b      	ldrb	r3, [r3, #0]
 80072ca:	b2db      	uxtb	r3, r3
			(!PWM_Tension_state) &&
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d065      	beq.n	800739c <SysTick_Handler+0x2cc>
			((CURRENT_REG_MODE != LAZY_PID_REG) || (isRegulatingLazyPidMode()) )
 80072d0:	4b2f      	ldr	r3, [pc, #188]	; (8007390 <SysTick_Handler+0x2c0>)
 80072d2:	781b      	ldrb	r3, [r3, #0]
 80072d4:	b2db      	uxtb	r3, r3
			(CURRENT_REG_MODE != NO_REG) &&
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	d104      	bne.n	80072e4 <SysTick_Handler+0x214>
			((CURRENT_REG_MODE != LAZY_PID_REG) || (isRegulatingLazyPidMode()) )
 80072da:	f7fe ffb7 	bl	800624c <isRegulatingLazyPidMode>
 80072de:	4603      	mov	r3, r0
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d05b      	beq.n	800739c <SysTick_Handler+0x2cc>
		)
	{
		PIDregulating(rope_tension_error, &tension_cmd);
 80072e4:	4b27      	ldr	r3, [pc, #156]	; (8007384 <SysTick_Handler+0x2b4>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	492a      	ldr	r1, [pc, #168]	; (8007394 <SysTick_Handler+0x2c4>)
 80072ea:	4618      	mov	r0, r3
 80072ec:	f7ff fa0c 	bl	8006708 <PIDregulating>
		if(tension_cmd<0){
 80072f0:	4b28      	ldr	r3, [pc, #160]	; (8007394 <SysTick_Handler+0x2c4>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	da09      	bge.n	800730c <SysTick_Handler+0x23c>
	//		if(tension_cmd>-3) tension_cmd = -3;
			PWM_tension = -tension_cmd; FC_tension_Down();
 80072f8:	4b26      	ldr	r3, [pc, #152]	; (8007394 <SysTick_Handler+0x2c4>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	b29b      	uxth	r3, r3
 80072fe:	425b      	negs	r3, r3
 8007300:	b29a      	uxth	r2, r3
 8007302:	4b25      	ldr	r3, [pc, #148]	; (8007398 <SysTick_Handler+0x2c8>)
 8007304:	801a      	strh	r2, [r3, #0]
 8007306:	f7fa fbcb 	bl	8001aa0 <FC_tension_Down>
		if(tension_cmd<0){
 800730a:	e055      	b.n	80073b8 <SysTick_Handler+0x2e8>
		}else if(tension_cmd>0){
 800730c:	4b21      	ldr	r3, [pc, #132]	; (8007394 <SysTick_Handler+0x2c4>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	2b00      	cmp	r3, #0
 8007312:	dd07      	ble.n	8007324 <SysTick_Handler+0x254>
	//		if(tension_cmd<3) tension_cmd = 3;
			PWM_tension = tension_cmd; FC_tension_Up();
 8007314:	4b1f      	ldr	r3, [pc, #124]	; (8007394 <SysTick_Handler+0x2c4>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	b29a      	uxth	r2, r3
 800731a:	4b1f      	ldr	r3, [pc, #124]	; (8007398 <SysTick_Handler+0x2c8>)
 800731c:	801a      	strh	r2, [r3, #0]
 800731e:	f7fa fbad 	bl	8001a7c <FC_tension_Up>
		if(tension_cmd<0){
 8007322:	e049      	b.n	80073b8 <SysTick_Handler+0x2e8>
		}else{
			PWM_tension = 0;
 8007324:	4b1c      	ldr	r3, [pc, #112]	; (8007398 <SysTick_Handler+0x2c8>)
 8007326:	2200      	movs	r2, #0
 8007328:	801a      	strh	r2, [r3, #0]
		if(tension_cmd<0){
 800732a:	e045      	b.n	80073b8 <SysTick_Handler+0x2e8>
 800732c:	40011000 	.word	0x40011000
 8007330:	40010c00 	.word	0x40010c00
 8007334:	20000c9e 	.word	0x20000c9e
 8007338:	20000c7e 	.word	0x20000c7e
 800733c:	20000c7f 	.word	0x20000c7f
 8007340:	20000c9c 	.word	0x20000c9c
 8007344:	20000c9d 	.word	0x20000c9d
 8007348:	20000c9f 	.word	0x20000c9f
 800734c:	20000ca1 	.word	0x20000ca1
 8007350:	20000ca0 	.word	0x20000ca0
 8007354:	20000ca4 	.word	0x20000ca4
 8007358:	20000c80 	.word	0x20000c80
 800735c:	20000122 	.word	0x20000122
 8007360:	20000c94 	.word	0x20000c94
 8007364:	20000cf0 	.word	0x20000cf0
 8007368:	20000ce0 	.word	0x20000ce0
 800736c:	20000cb8 	.word	0x20000cb8
 8007370:	66666667 	.word	0x66666667
 8007374:	20000cb4 	.word	0x20000cb4
 8007378:	20000cec 	.word	0x20000cec
 800737c:	42c80000 	.word	0x42c80000
 8007380:	20000124 	.word	0x20000124
 8007384:	20000cb0 	.word	0x20000cb0
 8007388:	20000c7d 	.word	0x20000c7d
 800738c:	20000cf1 	.word	0x20000cf1
 8007390:	20000c6d 	.word	0x20000c6d
 8007394:	20000cfc 	.word	0x20000cfc
 8007398:	20000cf8 	.word	0x20000cf8
//			FC_tension_Hold();
		}
	}else{
		if(tension_cmd != 0){//,      
 800739c:	4b72      	ldr	r3, [pc, #456]	; (8007568 <SysTick_Handler+0x498>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d007      	beq.n	80073b4 <SysTick_Handler+0x2e4>
			tension_cmd = 0;
 80073a4:	4b70      	ldr	r3, [pc, #448]	; (8007568 <SysTick_Handler+0x498>)
 80073a6:	2200      	movs	r2, #0
 80073a8:	601a      	str	r2, [r3, #0]
			PWM_tension = 0;
 80073aa:	4b70      	ldr	r3, [pc, #448]	; (800756c <SysTick_Handler+0x49c>)
 80073ac:	2200      	movs	r2, #0
 80073ae:	801a      	strh	r2, [r3, #0]
			FC_tension_Hold();
 80073b0:	f7fa fb88 	bl	8001ac4 <FC_tension_Hold>
		}
		PIDreset();
 80073b4:	f7ff f99c 	bl	80066f0 <PIDreset>


/*--------------------    -------------------*/

	////////////////////////////////
	if (!log_buff_delay) {
 80073b8:	4b6d      	ldr	r3, [pc, #436]	; (8007570 <SysTick_Handler+0x4a0>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	f040 809a 	bne.w	80074f6 <SysTick_Handler+0x426>
		log_buff_delay = 20;
 80073c2:	4b6b      	ldr	r3, [pc, #428]	; (8007570 <SysTick_Handler+0x4a0>)
 80073c4:	2214      	movs	r2, #20
 80073c6:	601a      	str	r2, [r3, #0]

		if(LOG_PROCESS_ON_FLAG){ //   
 80073c8:	4b6a      	ldr	r3, [pc, #424]	; (8007574 <SysTick_Handler+0x4a4>)
 80073ca:	781b      	ldrb	r3, [r3, #0]
 80073cc:	b2db      	uxtb	r3, r3
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d024      	beq.n	800741c <SysTick_Handler+0x34c>
			LogTermStruct log_term;
			log_term.regulation_cmd = tension_cmd;
 80073d2:	4b65      	ldr	r3, [pc, #404]	; (8007568 <SysTick_Handler+0x498>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	633b      	str	r3, [r7, #48]	; 0x30

			log_term.tension = T;
 80073d8:	4b67      	ldr	r3, [pc, #412]	; (8007578 <SysTick_Handler+0x4a8>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	637b      	str	r3, [r7, #52]	; 0x34
			log_term.time_stamp = RTC_GetCounter();
 80073de:	f7fc f8d9 	bl	8003594 <RTC_GetCounter>
 80073e2:	4603      	mov	r3, r0
 80073e4:	62fb      	str	r3, [r7, #44]	; 0x2c

			pushValueToBuffer(log_term);
 80073e6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80073ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80073ee:	f7fe fd99 	bl	8005f24 <pushValueToBuffer>

			if(!usart_buff){
 80073f2:	4b62      	ldr	r3, [pc, #392]	; (800757c <SysTick_Handler+0x4ac>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d17d      	bne.n	80074f6 <SysTick_Handler+0x426>
				if(onthefly_log_mode){
 80073fa:	4b61      	ldr	r3, [pc, #388]	; (8007580 <SysTick_Handler+0x4b0>)
 80073fc:	781b      	ldrb	r3, [r3, #0]
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	2b00      	cmp	r3, #0
 8007402:	d078      	beq.n	80074f6 <SysTick_Handler+0x426>
					LogTermToStr(&log_term, (char *)line_to_uart_send);
 8007404:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007408:	495e      	ldr	r1, [pc, #376]	; (8007584 <SysTick_Handler+0x4b4>)
 800740a:	4618      	mov	r0, r3
 800740c:	f7fe fe5e 	bl	80060cc <LogTermToStr>
					usart_buff = line_to_uart_send;
 8007410:	4b5a      	ldr	r3, [pc, #360]	; (800757c <SysTick_Handler+0x4ac>)
 8007412:	4a5c      	ldr	r2, [pc, #368]	; (8007584 <SysTick_Handler+0x4b4>)
 8007414:	601a      	str	r2, [r3, #0]
					sendNextByte();
 8007416:	f7ff fab9 	bl	800698c <sendNextByte>
 800741a:	e06c      	b.n	80074f6 <SysTick_Handler+0x426>
				}
			}
		}else{
			onthefly_log_mode = 0;
 800741c:	4b58      	ldr	r3, [pc, #352]	; (8007580 <SysTick_Handler+0x4b0>)
 800741e:	2200      	movs	r2, #0
 8007420:	701a      	strb	r2, [r3, #0]
			if(!usart_buff)
 8007422:	4b56      	ldr	r3, [pc, #344]	; (800757c <SysTick_Handler+0x4ac>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d165      	bne.n	80074f6 <SysTick_Handler+0x426>
			{
				//  ,    1000 ,    
				if(curr_send_cnt == LOG_BUFFER_SIZE+1){//    
 800742a:	4b57      	ldr	r3, [pc, #348]	; (8007588 <SysTick_Handler+0x4b8>)
 800742c:	881b      	ldrh	r3, [r3, #0]
 800742e:	b29b      	uxth	r3, r3
 8007430:	f240 3285 	movw	r2, #901	; 0x385
 8007434:	4293      	cmp	r3, r2
 8007436:	d10c      	bne.n	8007452 <SysTick_Handler+0x382>
					usart_buff = "N\n";
 8007438:	4b50      	ldr	r3, [pc, #320]	; (800757c <SysTick_Handler+0x4ac>)
 800743a:	4a54      	ldr	r2, [pc, #336]	; (800758c <SysTick_Handler+0x4bc>)
 800743c:	601a      	str	r2, [r3, #0]
					sendNextByte();
 800743e:	f7ff faa5 	bl	800698c <sendNextByte>
					curr_send_cnt--;
 8007442:	4b51      	ldr	r3, [pc, #324]	; (8007588 <SysTick_Handler+0x4b8>)
 8007444:	881b      	ldrh	r3, [r3, #0]
 8007446:	b29b      	uxth	r3, r3
 8007448:	3b01      	subs	r3, #1
 800744a:	b29a      	uxth	r2, r3
 800744c:	4b4e      	ldr	r3, [pc, #312]	; (8007588 <SysTick_Handler+0x4b8>)
 800744e:	801a      	strh	r2, [r3, #0]
 8007450:	e051      	b.n	80074f6 <SysTick_Handler+0x426>
				}else	if(curr_send_cnt){//       
 8007452:	4b4d      	ldr	r3, [pc, #308]	; (8007588 <SysTick_Handler+0x4b8>)
 8007454:	881b      	ldrh	r3, [r3, #0]
 8007456:	b29b      	uxth	r3, r3
 8007458:	2b00      	cmp	r3, #0
 800745a:	d01c      	beq.n	8007496 <SysTick_Handler+0x3c6>
					curr_send_cnt--;
 800745c:	4b4a      	ldr	r3, [pc, #296]	; (8007588 <SysTick_Handler+0x4b8>)
 800745e:	881b      	ldrh	r3, [r3, #0]
 8007460:	b29b      	uxth	r3, r3
 8007462:	3b01      	subs	r3, #1
 8007464:	b29a      	uxth	r2, r3
 8007466:	4b48      	ldr	r3, [pc, #288]	; (8007588 <SysTick_Handler+0x4b8>)
 8007468:	801a      	strh	r2, [r3, #0]

					LogTermStruct log_term;
					log_term.regulation_cmd = tension_cmd;
 800746a:	4b3f      	ldr	r3, [pc, #252]	; (8007568 <SysTick_Handler+0x498>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	627b      	str	r3, [r7, #36]	; 0x24

					log_term.tension = T;
 8007470:	4b41      	ldr	r3, [pc, #260]	; (8007578 <SysTick_Handler+0x4a8>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	62bb      	str	r3, [r7, #40]	; 0x28
					log_term.time_stamp = RTC_GetCounter();
 8007476:	f7fc f88d 	bl	8003594 <RTC_GetCounter>
 800747a:	4603      	mov	r3, r0
 800747c:	623b      	str	r3, [r7, #32]

					LogTermToStr(&log_term, (char *)line_to_uart_send);
 800747e:	f107 0320 	add.w	r3, r7, #32
 8007482:	4940      	ldr	r1, [pc, #256]	; (8007584 <SysTick_Handler+0x4b4>)
 8007484:	4618      	mov	r0, r3
 8007486:	f7fe fe21 	bl	80060cc <LogTermToStr>
					usart_buff = line_to_uart_send;
 800748a:	4b3c      	ldr	r3, [pc, #240]	; (800757c <SysTick_Handler+0x4ac>)
 800748c:	4a3d      	ldr	r2, [pc, #244]	; (8007584 <SysTick_Handler+0x4b4>)
 800748e:	601a      	str	r2, [r3, #0]
					sendNextByte();
 8007490:	f7ff fa7c 	bl	800698c <sendNextByte>
 8007494:	e02f      	b.n	80074f6 <SysTick_Handler+0x426>

				}else if(log_buf_send_cnt--){
 8007496:	4b3e      	ldr	r3, [pc, #248]	; (8007590 <SysTick_Handler+0x4c0>)
 8007498:	881b      	ldrh	r3, [r3, #0]
 800749a:	b29b      	uxth	r3, r3
 800749c:	1e5a      	subs	r2, r3, #1
 800749e:	b291      	uxth	r1, r2
 80074a0:	4a3b      	ldr	r2, [pc, #236]	; (8007590 <SysTick_Handler+0x4c0>)
 80074a2:	8011      	strh	r1, [r2, #0]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d021      	beq.n	80074ec <SysTick_Handler+0x41c>

					if(log_buf_send_cnt == LOG_BUFFER_SIZE){
 80074a8:	4b39      	ldr	r3, [pc, #228]	; (8007590 <SysTick_Handler+0x4c0>)
 80074aa:	881b      	ldrh	r3, [r3, #0]
 80074ac:	b29b      	uxth	r3, r3
 80074ae:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 80074b2:	d105      	bne.n	80074c0 <SysTick_Handler+0x3f0>
						usart_buff = "N\n";
 80074b4:	4b31      	ldr	r3, [pc, #196]	; (800757c <SysTick_Handler+0x4ac>)
 80074b6:	4a35      	ldr	r2, [pc, #212]	; (800758c <SysTick_Handler+0x4bc>)
 80074b8:	601a      	str	r2, [r3, #0]
						sendNextByte();
 80074ba:	f7ff fa67 	bl	800698c <sendNextByte>
 80074be:	e01a      	b.n	80074f6 <SysTick_Handler+0x426>
					}else{
						LogTermStruct log_term;

						log_term = getValueFromBuffer();
 80074c0:	463b      	mov	r3, r7
 80074c2:	4618      	mov	r0, r3
 80074c4:	f7fe fdc6 	bl	8006054 <getValueFromBuffer>
 80074c8:	f107 0314 	add.w	r3, r7, #20
 80074cc:	463a      	mov	r2, r7
 80074ce:	ca07      	ldmia	r2, {r0, r1, r2}
 80074d0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
						LogTermToStr(&log_term, (char *)line_to_uart_send);
 80074d4:	f107 0314 	add.w	r3, r7, #20
 80074d8:	492a      	ldr	r1, [pc, #168]	; (8007584 <SysTick_Handler+0x4b4>)
 80074da:	4618      	mov	r0, r3
 80074dc:	f7fe fdf6 	bl	80060cc <LogTermToStr>
						usart_buff = line_to_uart_send;
 80074e0:	4b26      	ldr	r3, [pc, #152]	; (800757c <SysTick_Handler+0x4ac>)
 80074e2:	4a28      	ldr	r2, [pc, #160]	; (8007584 <SysTick_Handler+0x4b4>)
 80074e4:	601a      	str	r2, [r3, #0]
						sendNextByte();
 80074e6:	f7ff fa51 	bl	800698c <sendNextByte>
 80074ea:	e004      	b.n	80074f6 <SysTick_Handler+0x426>
					}
				}else{//   ,   
					initLog();
 80074ec:	f7fe fd5c 	bl	8005fa8 <initLog>
					LOG_PROCESS_ON_FLAG = 1;
 80074f0:	4b20      	ldr	r3, [pc, #128]	; (8007574 <SysTick_Handler+0x4a4>)
 80074f2:	2201      	movs	r2, #1
 80074f4:	701a      	strb	r2, [r3, #0]


	//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	//          (  0 ->  3)
	ADC_work();
 80074f6:	f7ff fbff 	bl	8006cf8 <ADC_work>

	//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	calculateTension();
 80074fa:	f7ff fd59 	bl	8006fb0 <calculateTension>


	if (T<rope_tension_bottom_limit) { generateErrorOfLowTension(); } //  
 80074fe:	4b25      	ldr	r3, [pc, #148]	; (8007594 <SysTick_Handler+0x4c4>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4618      	mov	r0, r3
 8007504:	f7f9 fb60 	bl	8000bc8 <__aeabi_ui2f>
 8007508:	4602      	mov	r2, r0
 800750a:	4b1b      	ldr	r3, [pc, #108]	; (8007578 <SysTick_Handler+0x4a8>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4619      	mov	r1, r3
 8007510:	4610      	mov	r0, r2
 8007512:	f7f9 fd6d 	bl	8000ff0 <__aeabi_fcmpgt>
 8007516:	4603      	mov	r3, r0
 8007518:	2b00      	cmp	r3, #0
 800751a:	d001      	beq.n	8007520 <SysTick_Handler+0x450>
 800751c:	f7ff fcb8 	bl	8006e90 <generateErrorOfLowTension>
	if (T>rope_tension_up_limit) { generateErrorOfHighTension(); }
 8007520:	4b1d      	ldr	r3, [pc, #116]	; (8007598 <SysTick_Handler+0x4c8>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4618      	mov	r0, r3
 8007526:	f7f9 fb4f 	bl	8000bc8 <__aeabi_ui2f>
 800752a:	4602      	mov	r2, r0
 800752c:	4b12      	ldr	r3, [pc, #72]	; (8007578 <SysTick_Handler+0x4a8>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4619      	mov	r1, r3
 8007532:	4610      	mov	r0, r2
 8007534:	f7f9 fd3e 	bl	8000fb4 <__aeabi_fcmplt>
 8007538:	4603      	mov	r3, r0
 800753a:	2b00      	cmp	r3, #0
 800753c:	d001      	beq.n	8007542 <SysTick_Handler+0x472>
 800753e:	f7ff fcc1 	bl	8006ec4 <generateErrorOfHighTension>



	if(Frame_rope_tension_bottom_limit_state == 1){
 8007542:	4b16      	ldr	r3, [pc, #88]	; (800759c <SysTick_Handler+0x4cc>)
 8007544:	781b      	ldrb	r3, [r3, #0]
 8007546:	b2db      	uxtb	r3, r3
 8007548:	2b01      	cmp	r3, #1
 800754a:	d102      	bne.n	8007552 <SysTick_Handler+0x482>
		generateErrorOfUpLimit();
 800754c:	f7ff fcea 	bl	8006f24 <generateErrorOfUpLimit>
 8007550:	e001      	b.n	8007556 <SysTick_Handler+0x486>
	}else{
		shutdownErrorOfUpLimit();
 8007552:	f7ff fd1b 	bl	8006f8c <shutdownErrorOfUpLimit>
	}
	if(Frame_up_limit_state == 1){
 8007556:	4b12      	ldr	r3, [pc, #72]	; (80075a0 <SysTick_Handler+0x4d0>)
 8007558:	781b      	ldrb	r3, [r3, #0]
 800755a:	b2db      	uxtb	r3, r3
 800755c:	2b01      	cmp	r3, #1
 800755e:	d121      	bne.n	80075a4 <SysTick_Handler+0x4d4>
		generateErrorOfBottomLimit();
 8007560:	f7ff fcf2 	bl	8006f48 <generateErrorOfBottomLimit>
 8007564:	e020      	b.n	80075a8 <SysTick_Handler+0x4d8>
 8007566:	bf00      	nop
 8007568:	20000cfc 	.word	0x20000cfc
 800756c:	20000cf8 	.word	0x20000cf8
 8007570:	20000c98 	.word	0x20000c98
 8007574:	20000008 	.word	0x20000008
 8007578:	20000cec 	.word	0x20000cec
 800757c:	20003bf8 	.word	0x20003bf8
 8007580:	20000c6c 	.word	0x20000c6c
 8007584:	2000000c 	.word	0x2000000c
 8007588:	200000d6 	.word	0x200000d6
 800758c:	08008718 	.word	0x08008718
 8007590:	200000d4 	.word	0x200000d4
 8007594:	20000128 	.word	0x20000128
 8007598:	20000130 	.word	0x20000130
 800759c:	20000c9d 	.word	0x20000c9d
 80075a0:	20000c9c 	.word	0x20000c9c
	}else{
		shutdownErrorOfBottomLimit();
 80075a4:	f7ff fce2 	bl	8006f6c <shutdownErrorOfBottomLimit>
	// -   (    )
//	if (!leds_delay) { Green_LED_Toggle; leds_delay = 200; } //1 
//	if (!leds_delay) { USART3->DR = 0xaa; leds_delay = 200; }
	//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	if(sys_delay>0) { sys_delay--; }
 80075a8:	4b2e      	ldr	r3, [pc, #184]	; (8007664 <SysTick_Handler+0x594>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d004      	beq.n	80075ba <SysTick_Handler+0x4ea>
 80075b0:	4b2c      	ldr	r3, [pc, #176]	; (8007664 <SysTick_Handler+0x594>)
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	3b01      	subs	r3, #1
 80075b6:	4a2b      	ldr	r2, [pc, #172]	; (8007664 <SysTick_Handler+0x594>)
 80075b8:	6013      	str	r3, [r2, #0]
	if(leds_delay>0) { leds_delay--; }
 80075ba:	4b2b      	ldr	r3, [pc, #172]	; (8007668 <SysTick_Handler+0x598>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d004      	beq.n	80075cc <SysTick_Handler+0x4fc>
 80075c2:	4b29      	ldr	r3, [pc, #164]	; (8007668 <SysTick_Handler+0x598>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	3b01      	subs	r3, #1
 80075c8:	4a27      	ldr	r2, [pc, #156]	; (8007668 <SysTick_Handler+0x598>)
 80075ca:	6013      	str	r3, [r2, #0]
	if(adc_delay>0) { adc_delay--; }
 80075cc:	4b27      	ldr	r3, [pc, #156]	; (800766c <SysTick_Handler+0x59c>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d004      	beq.n	80075de <SysTick_Handler+0x50e>
 80075d4:	4b25      	ldr	r3, [pc, #148]	; (800766c <SysTick_Handler+0x59c>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	3b01      	subs	r3, #1
 80075da:	4a24      	ldr	r2, [pc, #144]	; (800766c <SysTick_Handler+0x59c>)
 80075dc:	6013      	str	r3, [r2, #0]
	if(glcd_refresh_delay>0) { glcd_refresh_delay--; }
 80075de:	4b24      	ldr	r3, [pc, #144]	; (8007670 <SysTick_Handler+0x5a0>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d004      	beq.n	80075f0 <SysTick_Handler+0x520>
 80075e6:	4b22      	ldr	r3, [pc, #136]	; (8007670 <SysTick_Handler+0x5a0>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	3b01      	subs	r3, #1
 80075ec:	4a20      	ldr	r2, [pc, #128]	; (8007670 <SysTick_Handler+0x5a0>)
 80075ee:	6013      	str	r3, [r2, #0]
	if(I2C_update_delay>0) { I2C_update_delay--; }
 80075f0:	4b20      	ldr	r3, [pc, #128]	; (8007674 <SysTick_Handler+0x5a4>)
 80075f2:	881b      	ldrh	r3, [r3, #0]
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d006      	beq.n	8007608 <SysTick_Handler+0x538>
 80075fa:	4b1e      	ldr	r3, [pc, #120]	; (8007674 <SysTick_Handler+0x5a4>)
 80075fc:	881b      	ldrh	r3, [r3, #0]
 80075fe:	b29b      	uxth	r3, r3
 8007600:	3b01      	subs	r3, #1
 8007602:	b29a      	uxth	r2, r3
 8007604:	4b1b      	ldr	r3, [pc, #108]	; (8007674 <SysTick_Handler+0x5a4>)
 8007606:	801a      	strh	r2, [r3, #0]
	if(bt_delay>0) { bt_delay--; }
 8007608:	4b1b      	ldr	r3, [pc, #108]	; (8007678 <SysTick_Handler+0x5a8>)
 800760a:	881b      	ldrh	r3, [r3, #0]
 800760c:	b29b      	uxth	r3, r3
 800760e:	2b00      	cmp	r3, #0
 8007610:	d006      	beq.n	8007620 <SysTick_Handler+0x550>
 8007612:	4b19      	ldr	r3, [pc, #100]	; (8007678 <SysTick_Handler+0x5a8>)
 8007614:	881b      	ldrh	r3, [r3, #0]
 8007616:	b29b      	uxth	r3, r3
 8007618:	3b01      	subs	r3, #1
 800761a:	b29a      	uxth	r2, r3
 800761c:	4b16      	ldr	r3, [pc, #88]	; (8007678 <SysTick_Handler+0x5a8>)
 800761e:	801a      	strh	r2, [r3, #0]
	if(log_buff_delay>0) log_buff_delay--;
 8007620:	4b16      	ldr	r3, [pc, #88]	; (800767c <SysTick_Handler+0x5ac>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d004      	beq.n	8007632 <SysTick_Handler+0x562>
 8007628:	4b14      	ldr	r3, [pc, #80]	; (800767c <SysTick_Handler+0x5ac>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	3b01      	subs	r3, #1
 800762e:	4a13      	ldr	r2, [pc, #76]	; (800767c <SysTick_Handler+0x5ac>)
 8007630:	6013      	str	r3, [r2, #0]
	if((PWM_Speed_state == 1) && (motor_foult_counter>0)) {motor_foult_counter--;}
 8007632:	4b13      	ldr	r3, [pc, #76]	; (8007680 <SysTick_Handler+0x5b0>)
 8007634:	781b      	ldrb	r3, [r3, #0]
 8007636:	b2db      	uxtb	r3, r3
 8007638:	2b01      	cmp	r3, #1
 800763a:	d108      	bne.n	800764e <SysTick_Handler+0x57e>
 800763c:	4b11      	ldr	r3, [pc, #68]	; (8007684 <SysTick_Handler+0x5b4>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d004      	beq.n	800764e <SysTick_Handler+0x57e>
 8007644:	4b0f      	ldr	r3, [pc, #60]	; (8007684 <SysTick_Handler+0x5b4>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	3b01      	subs	r3, #1
 800764a:	4a0e      	ldr	r2, [pc, #56]	; (8007684 <SysTick_Handler+0x5b4>)
 800764c:	6013      	str	r3, [r2, #0]

	Green_LED_Toggle;
 800764e:	4a0e      	ldr	r2, [pc, #56]	; (8007688 <SysTick_Handler+0x5b8>)
 8007650:	4b0d      	ldr	r3, [pc, #52]	; (8007688 <SysTick_Handler+0x5b8>)
 8007652:	68db      	ldr	r3, [r3, #12]
 8007654:	f083 0320 	eor.w	r3, r3, #32
 8007658:	60d3      	str	r3, [r2, #12]




}
 800765a:	bf00      	nop
 800765c:	3744      	adds	r7, #68	; 0x44
 800765e:	46bd      	mov	sp, r7
 8007660:	bd90      	pop	{r4, r7, pc}
 8007662:	bf00      	nop
 8007664:	20000c84 	.word	0x20000c84
 8007668:	20000c90 	.word	0x20000c90
 800766c:	20000c88 	.word	0x20000c88
 8007670:	20000c8c 	.word	0x20000c8c
 8007674:	20000c82 	.word	0x20000c82
 8007678:	20000120 	.word	0x20000120
 800767c:	20000c98 	.word	0x20000c98
 8007680:	20000cf0 	.word	0x20000cf0
 8007684:	20000c94 	.word	0x20000c94
 8007688:	40011000 	.word	0x40011000

0800768c <Read_BDCR>:
//

//        
void Read_BDCR(void)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	af00      	add	r7, sp, #0
BDCR_UnLock();
 8007690:	f7fb fc74 	bl	8002f7c <BDCR_UnLock>

previous_rope_tention_target = BDCR_Read_Word(BKP_DR4);
 8007694:	2010      	movs	r0, #16
 8007696:	f7fb fca9 	bl	8002fec <BDCR_Read_Word>
 800769a:	4603      	mov	r3, r0
 800769c:	461a      	mov	r2, r3
 800769e:	4b16      	ldr	r3, [pc, #88]	; (80076f8 <Read_BDCR+0x6c>)
 80076a0:	601a      	str	r2, [r3, #0]
rope_tention_target = previous_rope_tention_target;
 80076a2:	4b15      	ldr	r3, [pc, #84]	; (80076f8 <Read_BDCR+0x6c>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a15      	ldr	r2, [pc, #84]	; (80076fc <Read_BDCR+0x70>)
 80076a8:	6013      	str	r3, [r2, #0]

previous_rope_tension_up_limit = BDCR_Read_Word(BKP_DR6);
 80076aa:	2018      	movs	r0, #24
 80076ac:	f7fb fc9e 	bl	8002fec <BDCR_Read_Word>
 80076b0:	4603      	mov	r3, r0
 80076b2:	461a      	mov	r2, r3
 80076b4:	4b12      	ldr	r3, [pc, #72]	; (8007700 <Read_BDCR+0x74>)
 80076b6:	601a      	str	r2, [r3, #0]
rope_tension_up_limit = previous_rope_tension_up_limit;
 80076b8:	4b11      	ldr	r3, [pc, #68]	; (8007700 <Read_BDCR+0x74>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	4a11      	ldr	r2, [pc, #68]	; (8007704 <Read_BDCR+0x78>)
 80076be:	6013      	str	r3, [r2, #0]

previous_rope_tension_bottom_limit = BDCR_Read_Word(BKP_DR7);
 80076c0:	201c      	movs	r0, #28
 80076c2:	f7fb fc93 	bl	8002fec <BDCR_Read_Word>
 80076c6:	4603      	mov	r3, r0
 80076c8:	461a      	mov	r2, r3
 80076ca:	4b0f      	ldr	r3, [pc, #60]	; (8007708 <Read_BDCR+0x7c>)
 80076cc:	601a      	str	r2, [r3, #0]
rope_tension_bottom_limit = previous_rope_tension_bottom_limit;
 80076ce:	4b0e      	ldr	r3, [pc, #56]	; (8007708 <Read_BDCR+0x7c>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4a0e      	ldr	r2, [pc, #56]	; (800770c <Read_BDCR+0x80>)
 80076d4:	6013      	str	r3, [r2, #0]

previous_PWM_Speed = BDCR_Read_Word(BKP_DR5);
 80076d6:	2014      	movs	r0, #20
 80076d8:	f7fb fc88 	bl	8002fec <BDCR_Read_Word>
 80076dc:	4603      	mov	r3, r0
 80076de:	461a      	mov	r2, r3
 80076e0:	4b0b      	ldr	r3, [pc, #44]	; (8007710 <Read_BDCR+0x84>)
 80076e2:	801a      	strh	r2, [r3, #0]
PWM_Speed_Backup = previous_PWM_Speed;
 80076e4:	4b0a      	ldr	r3, [pc, #40]	; (8007710 <Read_BDCR+0x84>)
 80076e6:	881b      	ldrh	r3, [r3, #0]
 80076e8:	b29a      	uxth	r2, r3
 80076ea:	4b0a      	ldr	r3, [pc, #40]	; (8007714 <Read_BDCR+0x88>)
 80076ec:	801a      	strh	r2, [r3, #0]

BDCR_Lock();
 80076ee:	f7fb fc37 	bl	8002f60 <BDCR_Lock>
}
 80076f2:	bf00      	nop
 80076f4:	bd80      	pop	{r7, pc}
 80076f6:	bf00      	nop
 80076f8:	2000012c 	.word	0x2000012c
 80076fc:	20000124 	.word	0x20000124
 8007700:	20000cac 	.word	0x20000cac
 8007704:	20000130 	.word	0x20000130
 8007708:	20000ca8 	.word	0x20000ca8
 800770c:	20000128 	.word	0x20000128
 8007710:	20000cf6 	.word	0x20000cf6
 8007714:	20000cf4 	.word	0x20000cf4

08007718 <TIM3_IRQHandler>:
//

//   -3 (   =>        0.10   c  STM)
void TIM3_IRQHandler(void)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	af00      	add	r7, sp, #0
  TIM2->SR &= ~(TIM_SR_UIF);
 800771c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007720:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007724:	8a1b      	ldrh	r3, [r3, #16]
 8007726:	b29b      	uxth	r3, r3
 8007728:	f023 0301 	bic.w	r3, r3, #1
 800772c:	b29b      	uxth	r3, r3
 800772e:	8213      	strh	r3, [r2, #16]

	PWM_Update(1, PWM_Speed * K_PWM_Speed);
 8007730:	4b0d      	ldr	r3, [pc, #52]	; (8007768 <TIM3_IRQHandler+0x50>)
 8007732:	881b      	ldrh	r3, [r3, #0]
 8007734:	b29b      	uxth	r3, r3
 8007736:	4a0d      	ldr	r2, [pc, #52]	; (800776c <TIM3_IRQHandler+0x54>)
 8007738:	8812      	ldrh	r2, [r2, #0]
 800773a:	b292      	uxth	r2, r2
 800773c:	fb02 f303 	mul.w	r3, r2, r3
 8007740:	b29b      	uxth	r3, r3
 8007742:	4619      	mov	r1, r3
 8007744:	2001      	movs	r0, #1
 8007746:	f7fb fd2f 	bl	80031a8 <PWM_Update>
	PWM_Update(2, PWM_tension * K_PWM_tension);
 800774a:	4b09      	ldr	r3, [pc, #36]	; (8007770 <TIM3_IRQHandler+0x58>)
 800774c:	881b      	ldrh	r3, [r3, #0]
 800774e:	b29b      	uxth	r3, r3
 8007750:	4a08      	ldr	r2, [pc, #32]	; (8007774 <TIM3_IRQHandler+0x5c>)
 8007752:	8812      	ldrh	r2, [r2, #0]
 8007754:	b292      	uxth	r2, r2
 8007756:	fb02 f303 	mul.w	r3, r2, r3
 800775a:	b29b      	uxth	r3, r3
 800775c:	4619      	mov	r1, r3
 800775e:	2002      	movs	r0, #2
 8007760:	f7fb fd22 	bl	80031a8 <PWM_Update>
}
 8007764:	bf00      	nop
 8007766:	bd80      	pop	{r7, pc}
 8007768:	20000cf2 	.word	0x20000cf2
 800776c:	20000136 	.word	0x20000136
 8007770:	20000cf8 	.word	0x20000cf8
 8007774:	20000138 	.word	0x20000138

08007778 <main>:




int main(void)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	af00      	add	r7, sp, #0

	K_setClockHSE(72); //freq - 1, 2, 4, 8, 10, 48, 72 [MHz]
 800777c:	2048      	movs	r0, #72	; 0x48
 800777e:	f7fb fbe0 	bl	8002f42 <K_setClockHSE>

	SysTick_Init();
 8007782:	f7fb ff1d 	bl	80035c0 <SysTick_Init>

	GPIO_Init();
 8007786:	f7fa f8a3 	bl	80018d0 <GPIO_Init>

 // RTC_init_flag = RTC_Init();
	RTC_Init();
 800778a:	f7fb fda7 	bl	80032dc <RTC_Init>
	BDCR_Init();
 800778e:	f7fb fc03 	bl	8002f98 <BDCR_Init>
	I2C_Init();
 8007792:	f7fa fa51 	bl	8001c38 <I2C_Init>
	ADC_Init();
 8007796:	f7f9 fde3 	bl	8001360 <ADC_Init>
	PWM_Init();
 800779a:	f7fb fc57 	bl	800304c <PWM_Init>
	GLCD_Init();
 800779e:	f7f9 feed 	bl	800157c <GLCD_Init>
	RTC_DateTime.RTC_minutes = 33;
	RTC_DateTime.RTC_seconds = 00;
	RTC_SetCounter(RTC_GetRTC_Counter(&RTC_DateTime));
*/

	initKeyboard();
 80077a2:	f7fb ff21 	bl	80035e8 <initKeyboard>

	menuInit();
 80077a6:	f7fd f8fd 	bl	80049a4 <menuInit>

	glcd_Buffer_Clear();
 80077aa:	f7f9 ff0f 	bl	80015cc <glcd_Buffer_Clear>
	glcd_String("**  *", 0, 0, FonON_InversOFF);
 80077ae:	2302      	movs	r3, #2
 80077b0:	2200      	movs	r2, #0
 80077b2:	2100      	movs	r1, #0
 80077b4:	483e      	ldr	r0, [pc, #248]	; (80078b0 <main+0x138>)
 80077b6:	f7fa f819 	bl	80017ec <glcd_String>
	glcd_String("*   *", 0, 3, FonON_InversOFF);
 80077ba:	2302      	movs	r3, #2
 80077bc:	2203      	movs	r2, #3
 80077be:	2100      	movs	r1, #0
 80077c0:	483c      	ldr	r0, [pc, #240]	; (80078b4 <main+0x13c>)
 80077c2:	f7fa f813 	bl	80017ec <glcd_String>
	glcd_String("*   FW.12a18   *", 0, 7, FonON_InversOFF);
 80077c6:	2302      	movs	r3, #2
 80077c8:	2207      	movs	r2, #7
 80077ca:	2100      	movs	r1, #0
 80077cc:	483a      	ldr	r0, [pc, #232]	; (80078b8 <main+0x140>)
 80077ce:	f7fa f80d 	bl	80017ec <glcd_String>
	glcd_Show();
 80077d2:	f7f9 ff15 	bl	8001600 <glcd_Show>
	glcd_Backlight_On();
 80077d6:	4b39      	ldr	r3, [pc, #228]	; (80078bc <main+0x144>)
 80077d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80077dc:	611a      	str	r2, [r3, #16]

	delay_ms(200);
 80077de:	20c8      	movs	r0, #200	; 0xc8
 80077e0:	f7ff fa76 	bl	8006cd0 <delay_ms>

	PWM_Enable();
 80077e4:	f7fb fcc0 	bl	8003168 <PWM_Enable>


//  //
	FC_rotate_Stop(); FC_tension_Hold();
 80077e8:	f7fa f936 	bl	8001a58 <FC_rotate_Stop>
 80077ec:	f7fa f96a 	bl	8001ac4 <FC_tension_Hold>
	delay_ms(100);
 80077f0:	2064      	movs	r0, #100	; 0x64
 80077f2:	f7ff fa6d 	bl	8006cd0 <delay_ms>
	D1_out_ON;
 80077f6:	4b32      	ldr	r3, [pc, #200]	; (80078c0 <main+0x148>)
 80077f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80077fc:	615a      	str	r2, [r3, #20]
	D0_out_ON;
 80077fe:	4b30      	ldr	r3, [pc, #192]	; (80078c0 <main+0x148>)
 8007800:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007804:	615a      	str	r2, [r3, #20]
	D2_out_ON;
 8007806:	4b2e      	ldr	r3, [pc, #184]	; (80078c0 <main+0x148>)
 8007808:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800780c:	615a      	str	r2, [r3, #20]
	D3_out_ON;
 800780e:	4b2c      	ldr	r3, [pc, #176]	; (80078c0 <main+0x148>)
 8007810:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007814:	615a      	str	r2, [r3, #20]
	delay_ms(100);
 8007816:	2064      	movs	r0, #100	; 0x64
 8007818:	f7ff fa5a 	bl	8006cd0 <delay_ms>
	FC_rotate_Stop(); FC_tension_Hold();
 800781c:	f7fa f91c 	bl	8001a58 <FC_rotate_Stop>
 8007820:	f7fa f950 	bl	8001ac4 <FC_tension_Hold>

	delay_ms(200);
 8007824:	20c8      	movs	r0, #200	; 0xc8
 8007826:	f7ff fa53 	bl	8006cd0 <delay_ms>

	PNP_count = EEPROM_read_DWord(EEPROM_I2C_24Cxx,0);
 800782a:	2100      	movs	r1, #0
 800782c:	2050      	movs	r0, #80	; 0x50
 800782e:	f7fa fb9d 	bl	8001f6c <EEPROM_read_DWord>
 8007832:	4602      	mov	r2, r0
 8007834:	4b23      	ldr	r3, [pc, #140]	; (80078c4 <main+0x14c>)
 8007836:	601a      	str	r2, [r3, #0]

	mainSMInit();
 8007838:	f7fe fc86 	bl	8006148 <mainSMInit>
	Read_BDCR();
 800783c:	f7ff ff26 	bl	800768c <Read_BDCR>

	calculateTension();
 8007840:	f7ff fbb6 	bl	8006fb0 <calculateTension>

	initLog();
 8007844:	f7fe fbb0 	bl	8005fa8 <initLog>
	usart2_init();
 8007848:	f7ff f94a 	bl	8006ae0 <usart2_init>


	usart3_init_keyboard();
 800784c:	f7ff f9e6 	bl	8006c1c <usart3_init_keyboard>

	initAtv12(PWM_Speed_Backup);
 8007850:	4b1d      	ldr	r3, [pc, #116]	; (80078c8 <main+0x150>)
 8007852:	881b      	ldrh	r3, [r3, #0]
 8007854:	b29b      	uxth	r3, r3
 8007856:	4618      	mov	r0, r3
 8007858:	f7fe fdd8 	bl	800640c <initAtv12>
	Now_Alarm = 11;//
 800785c:	4b1b      	ldr	r3, [pc, #108]	; (80078cc <main+0x154>)
 800785e:	220b      	movs	r2, #11
 8007860:	701a      	strb	r2, [r3, #0]

	while(1)
	{

		updateScreen();
 8007862:	f7fe f96d 	bl	8005b40 <updateScreen>

		if(I2C_update==1)
 8007866:	4b1a      	ldr	r3, [pc, #104]	; (80078d0 <main+0x158>)
 8007868:	781b      	ldrb	r3, [r3, #0]
 800786a:	b2db      	uxtb	r3, r3
 800786c:	2b01      	cmp	r3, #1
 800786e:	d112      	bne.n	8007896 <main+0x11e>
		{
		  if(!I2C_update_delay)
 8007870:	4b18      	ldr	r3, [pc, #96]	; (80078d4 <main+0x15c>)
 8007872:	881b      	ldrh	r3, [r3, #0]
 8007874:	b29b      	uxth	r3, r3
 8007876:	2b00      	cmp	r3, #0
 8007878:	d10d      	bne.n	8007896 <main+0x11e>
				{
					EEPROM_write_DWord(EEPROM_I2C_24Cxx,0,PNP_count);
 800787a:	4b12      	ldr	r3, [pc, #72]	; (80078c4 <main+0x14c>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	461a      	mov	r2, r3
 8007880:	2100      	movs	r1, #0
 8007882:	2050      	movs	r0, #80	; 0x50
 8007884:	f7fa fa2c 	bl	8001ce0 <EEPROM_write_DWord>
					I2C_update = 0;
 8007888:	4b11      	ldr	r3, [pc, #68]	; (80078d0 <main+0x158>)
 800788a:	2200      	movs	r2, #0
 800788c:	701a      	strb	r2, [r3, #0]
					I2C_update_delay = 3000;
 800788e:	4b11      	ldr	r3, [pc, #68]	; (80078d4 <main+0x15c>)
 8007890:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8007894:	801a      	strh	r2, [r3, #0]
				}
		}
#ifndef TABLE_TEST
//		if (!FC_motion_state) { Now_Alarm = 1; generateError();}
		if (!FC_tension_state) { Now_Alarm = 2; generateError();}
 8007896:	4b10      	ldr	r3, [pc, #64]	; (80078d8 <main+0x160>)
 8007898:	781b      	ldrb	r3, [r3, #0]
 800789a:	b2db      	uxtb	r3, r3
 800789c:	2b00      	cmp	r3, #0
 800789e:	d104      	bne.n	80078aa <main+0x132>
 80078a0:	4b0a      	ldr	r3, [pc, #40]	; (80078cc <main+0x154>)
 80078a2:	2202      	movs	r2, #2
 80078a4:	701a      	strb	r2, [r3, #0]
 80078a6:	f7ff fad3 	bl	8006e50 <generateError>
#endif
		if(Now_Alarm) {   }
 80078aa:	4b08      	ldr	r3, [pc, #32]	; (80078cc <main+0x154>)
 80078ac:	781b      	ldrb	r3, [r3, #0]
		updateScreen();
 80078ae:	e7d8      	b.n	8007862 <main+0xea>
 80078b0:	0800871c 	.word	0x0800871c
 80078b4:	08008730 	.word	0x08008730
 80078b8:	08008744 	.word	0x08008744
 80078bc:	40010800 	.word	0x40010800
 80078c0:	40010c00 	.word	0x40010c00
 80078c4:	20000ca4 	.word	0x20000ca4
 80078c8:	20000cf4 	.word	0x20000cf4
 80078cc:	20000c7d 	.word	0x20000c7d
 80078d0:	20000c80 	.word	0x20000c80
 80078d4:	20000c82 	.word	0x20000c82
 80078d8:	20000c7f 	.word	0x20000c7f

080078dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80078dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007914 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80078e0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80078e2:	e003      	b.n	80078ec <LoopCopyDataInit>

080078e4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80078e4:	4b0c      	ldr	r3, [pc, #48]	; (8007918 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 80078e6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80078e8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80078ea:	3104      	adds	r1, #4

080078ec <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80078ec:	480b      	ldr	r0, [pc, #44]	; (800791c <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 80078ee:	4b0c      	ldr	r3, [pc, #48]	; (8007920 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 80078f0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80078f2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80078f4:	d3f6      	bcc.n	80078e4 <CopyDataInit>
	ldr	r2, =_sbss
 80078f6:	4a0b      	ldr	r2, [pc, #44]	; (8007924 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 80078f8:	e002      	b.n	8007900 <LoopFillZerobss>

080078fa <FillZerobss>:

/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80078fa:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80078fc:	f842 3b04 	str.w	r3, [r2], #4

08007900 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8007900:	4b09      	ldr	r3, [pc, #36]	; (8007928 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 8007902:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8007904:	d3f9      	bcc.n	80078fa <FillZerobss>

/* Call the clock system intitialization function.*/
  	bl  SystemInit
 8007906:	f000 f813 	bl	8007930 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800790a:	f000 f8f1 	bl	8007af0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800790e:	f7ff ff33 	bl	8007778 <main>
	bx	lr
 8007912:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007914:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8007918:	08008f9c 	.word	0x08008f9c
	ldr	r0, =_sdata
 800791c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8007920:	200001a4 	.word	0x200001a4
	ldr	r2, =_sbss
 8007924:	200001a4 	.word	0x200001a4
	ldr	r3, = _ebss
 8007928:	20003c00 	.word	0x20003c00

0800792c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800792c:	e7fe      	b.n	800792c <ADC1_2_IRQHandler>
	...

08007930 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8007934:	4a1a      	ldr	r2, [pc, #104]	; (80079a0 <SystemInit+0x70>)
 8007936:	4b1a      	ldr	r3, [pc, #104]	; (80079a0 <SystemInit+0x70>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f043 0301 	orr.w	r3, r3, #1
 800793e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
 8007940:	4917      	ldr	r1, [pc, #92]	; (80079a0 <SystemInit+0x70>)
 8007942:	4b17      	ldr	r3, [pc, #92]	; (80079a0 <SystemInit+0x70>)
 8007944:	685a      	ldr	r2, [r3, #4]
 8007946:	4b17      	ldr	r3, [pc, #92]	; (80079a4 <SystemInit+0x74>)
 8007948:	4013      	ands	r3, r2
 800794a:	604b      	str	r3, [r1, #4]
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800794c:	4a14      	ldr	r2, [pc, #80]	; (80079a0 <SystemInit+0x70>)
 800794e:	4b14      	ldr	r3, [pc, #80]	; (80079a0 <SystemInit+0x70>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007956:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800795a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800795c:	4a10      	ldr	r2, [pc, #64]	; (80079a0 <SystemInit+0x70>)
 800795e:	4b10      	ldr	r3, [pc, #64]	; (80079a0 <SystemInit+0x70>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007966:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8007968:	4a0d      	ldr	r2, [pc, #52]	; (80079a0 <SystemInit+0x70>)
 800796a:	4b0d      	ldr	r3, [pc, #52]	; (80079a0 <SystemInit+0x70>)
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8007972:	6053      	str	r3, [r2, #4]

#ifdef STM32F10X_CL
  /* Reset PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEBFFFFFF;
 8007974:	4a0a      	ldr	r2, [pc, #40]	; (80079a0 <SystemInit+0x70>)
 8007976:	4b0a      	ldr	r3, [pc, #40]	; (80079a0 <SystemInit+0x70>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 800797e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x00FF0000;
 8007980:	4b07      	ldr	r3, [pc, #28]	; (80079a0 <SystemInit+0x70>)
 8007982:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 8007986:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;
 8007988:	4b05      	ldr	r3, [pc, #20]	; (80079a0 <SystemInit+0x70>)
 800798a:	2200      	movs	r2, #0
 800798c:	62da      	str	r2, [r3, #44]	; 0x2c
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 800798e:	f000 f80d 	bl	80079ac <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8007992:	4b05      	ldr	r3, [pc, #20]	; (80079a8 <SystemInit+0x78>)
 8007994:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007998:	609a      	str	r2, [r3, #8]
#endif 
}
 800799a:	bf00      	nop
 800799c:	bd80      	pop	{r7, pc}
 800799e:	bf00      	nop
 80079a0:	40021000 	.word	0x40021000
 80079a4:	f0ff0000 	.word	0xf0ff0000
 80079a8:	e000ed00 	.word	0xe000ed00

080079ac <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 80079b0:	f000 f802 	bl	80079b8 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 80079b4:	bf00      	nop
 80079b6:	bd80      	pop	{r7, pc}

080079b8 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b083      	sub	sp, #12
 80079bc:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80079be:	2300      	movs	r3, #0
 80079c0:	607b      	str	r3, [r7, #4]
 80079c2:	2300      	movs	r3, #0
 80079c4:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80079c6:	4a47      	ldr	r2, [pc, #284]	; (8007ae4 <SetSysClockTo72+0x12c>)
 80079c8:	4b46      	ldr	r3, [pc, #280]	; (8007ae4 <SetSysClockTo72+0x12c>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80079d0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80079d2:	4b44      	ldr	r3, [pc, #272]	; (8007ae4 <SetSysClockTo72+0x12c>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079da:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	3301      	adds	r3, #1
 80079e0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d103      	bne.n	80079f0 <SetSysClockTo72+0x38>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80079ee:	d1f0      	bne.n	80079d2 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80079f0:	4b3c      	ldr	r3, [pc, #240]	; (8007ae4 <SetSysClockTo72+0x12c>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d002      	beq.n	8007a02 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80079fc:	2301      	movs	r3, #1
 80079fe:	603b      	str	r3, [r7, #0]
 8007a00:	e001      	b.n	8007a06 <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8007a02:	2300      	movs	r3, #0
 8007a04:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	2b01      	cmp	r3, #1
 8007a0a:	d166      	bne.n	8007ada <SetSysClockTo72+0x122>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8007a0c:	4a36      	ldr	r2, [pc, #216]	; (8007ae8 <SetSysClockTo72+0x130>)
 8007a0e:	4b36      	ldr	r3, [pc, #216]	; (8007ae8 <SetSysClockTo72+0x130>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f043 0310 	orr.w	r3, r3, #16
 8007a16:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8007a18:	4a33      	ldr	r2, [pc, #204]	; (8007ae8 <SetSysClockTo72+0x130>)
 8007a1a:	4b33      	ldr	r3, [pc, #204]	; (8007ae8 <SetSysClockTo72+0x130>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f023 0303 	bic.w	r3, r3, #3
 8007a22:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8007a24:	4a30      	ldr	r2, [pc, #192]	; (8007ae8 <SetSysClockTo72+0x130>)
 8007a26:	4b30      	ldr	r3, [pc, #192]	; (8007ae8 <SetSysClockTo72+0x130>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f043 0302 	orr.w	r3, r3, #2
 8007a2e:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8007a30:	4a2c      	ldr	r2, [pc, #176]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a32:	4b2c      	ldr	r3, [pc, #176]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8007a38:	4a2a      	ldr	r2, [pc, #168]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a3a:	4b2a      	ldr	r3, [pc, #168]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a3c:	685b      	ldr	r3, [r3, #4]
 8007a3e:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8007a40:	4a28      	ldr	r2, [pc, #160]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a42:	4b28      	ldr	r3, [pc, #160]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a44:	685b      	ldr	r3, [r3, #4]
 8007a46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007a4a:	6053      	str	r3, [r2, #4]
#ifdef STM32F10X_CL
    /* Configure PLLs ------------------------------------------------------*/
    /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
    /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
        
    RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 8007a4c:	4925      	ldr	r1, [pc, #148]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a4e:	4b25      	ldr	r3, [pc, #148]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a52:	4b26      	ldr	r3, [pc, #152]	; (8007aec <SetSysClockTo72+0x134>)
 8007a54:	4013      	ands	r3, r2
 8007a56:	62cb      	str	r3, [r1, #44]	; 0x2c
                              RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
    RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 8007a58:	4a22      	ldr	r2, [pc, #136]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a5a:	4b22      	ldr	r3, [pc, #136]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a5e:	f443 3383 	orr.w	r3, r3, #67072	; 0x10600
 8007a62:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8007a66:	62d3      	str	r3, [r2, #44]	; 0x2c
                             RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
  
    /* Enable PLL2 */
    RCC->CR |= RCC_CR_PLL2ON;
 8007a68:	4a1e      	ldr	r2, [pc, #120]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a6a:	4b1e      	ldr	r3, [pc, #120]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007a72:	6013      	str	r3, [r2, #0]
    /* Wait till PLL2 is ready */
    while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 8007a74:	bf00      	nop
 8007a76:	4b1b      	ldr	r3, [pc, #108]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d0f9      	beq.n	8007a76 <SetSysClockTo72+0xbe>
    {
    }
    
   
    /* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */ 
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 8007a82:	4a18      	ldr	r2, [pc, #96]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a84:	4b17      	ldr	r3, [pc, #92]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8007a8c:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 8007a8e:	4a15      	ldr	r2, [pc, #84]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a90:	4b14      	ldr	r3, [pc, #80]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a92:	685b      	ldr	r3, [r3, #4]
 8007a94:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8007a98:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8007a9a:	4a12      	ldr	r2, [pc, #72]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a9c:	4b11      	ldr	r3, [pc, #68]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007aa4:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8007aa6:	bf00      	nop
 8007aa8:	4b0e      	ldr	r3, [pc, #56]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d0f9      	beq.n	8007aa8 <SetSysClockTo72+0xf0>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8007ab4:	4a0b      	ldr	r2, [pc, #44]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007ab6:	4b0b      	ldr	r3, [pc, #44]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	f023 0303 	bic.w	r3, r3, #3
 8007abe:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8007ac0:	4a08      	ldr	r2, [pc, #32]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007ac2:	4b08      	ldr	r3, [pc, #32]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007ac4:	685b      	ldr	r3, [r3, #4]
 8007ac6:	f043 0302 	orr.w	r3, r3, #2
 8007aca:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8007acc:	bf00      	nop
 8007ace:	4b05      	ldr	r3, [pc, #20]	; (8007ae4 <SetSysClockTo72+0x12c>)
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	f003 030c 	and.w	r3, r3, #12
 8007ad6:	2b08      	cmp	r3, #8
 8007ad8:	d1f9      	bne.n	8007ace <SetSysClockTo72+0x116>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8007ada:	bf00      	nop
 8007adc:	370c      	adds	r7, #12
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bc80      	pop	{r7}
 8007ae2:	4770      	bx	lr
 8007ae4:	40021000 	.word	0x40021000
 8007ae8:	40022000 	.word	0x40022000
 8007aec:	fffef000 	.word	0xfffef000

08007af0 <__libc_init_array>:
 8007af0:	b570      	push	{r4, r5, r6, lr}
 8007af2:	2500      	movs	r5, #0
 8007af4:	4e0c      	ldr	r6, [pc, #48]	; (8007b28 <__libc_init_array+0x38>)
 8007af6:	4c0d      	ldr	r4, [pc, #52]	; (8007b2c <__libc_init_array+0x3c>)
 8007af8:	1ba4      	subs	r4, r4, r6
 8007afa:	10a4      	asrs	r4, r4, #2
 8007afc:	42a5      	cmp	r5, r4
 8007afe:	d109      	bne.n	8007b14 <__libc_init_array+0x24>
 8007b00:	f000 fc5c 	bl	80083bc <_init>
 8007b04:	2500      	movs	r5, #0
 8007b06:	4e0a      	ldr	r6, [pc, #40]	; (8007b30 <__libc_init_array+0x40>)
 8007b08:	4c0a      	ldr	r4, [pc, #40]	; (8007b34 <__libc_init_array+0x44>)
 8007b0a:	1ba4      	subs	r4, r4, r6
 8007b0c:	10a4      	asrs	r4, r4, #2
 8007b0e:	42a5      	cmp	r5, r4
 8007b10:	d105      	bne.n	8007b1e <__libc_init_array+0x2e>
 8007b12:	bd70      	pop	{r4, r5, r6, pc}
 8007b14:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007b18:	4798      	blx	r3
 8007b1a:	3501      	adds	r5, #1
 8007b1c:	e7ee      	b.n	8007afc <__libc_init_array+0xc>
 8007b1e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007b22:	4798      	blx	r3
 8007b24:	3501      	adds	r5, #1
 8007b26:	e7f2      	b.n	8007b0e <__libc_init_array+0x1e>
 8007b28:	08008f94 	.word	0x08008f94
 8007b2c:	08008f94 	.word	0x08008f94
 8007b30:	08008f94 	.word	0x08008f94
 8007b34:	08008f98 	.word	0x08008f98

08007b38 <siprintf>:
 8007b38:	b40e      	push	{r1, r2, r3}
 8007b3a:	f44f 7102 	mov.w	r1, #520	; 0x208
 8007b3e:	b500      	push	{lr}
 8007b40:	b09c      	sub	sp, #112	; 0x70
 8007b42:	f8ad 1014 	strh.w	r1, [sp, #20]
 8007b46:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007b4a:	9104      	str	r1, [sp, #16]
 8007b4c:	9107      	str	r1, [sp, #28]
 8007b4e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007b52:	ab1d      	add	r3, sp, #116	; 0x74
 8007b54:	9002      	str	r0, [sp, #8]
 8007b56:	9006      	str	r0, [sp, #24]
 8007b58:	4808      	ldr	r0, [pc, #32]	; (8007b7c <siprintf+0x44>)
 8007b5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b5e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8007b62:	6800      	ldr	r0, [r0, #0]
 8007b64:	a902      	add	r1, sp, #8
 8007b66:	9301      	str	r3, [sp, #4]
 8007b68:	f000 f86e 	bl	8007c48 <_svfiprintf_r>
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	9b02      	ldr	r3, [sp, #8]
 8007b70:	701a      	strb	r2, [r3, #0]
 8007b72:	b01c      	add	sp, #112	; 0x70
 8007b74:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b78:	b003      	add	sp, #12
 8007b7a:	4770      	bx	lr
 8007b7c:	20000140 	.word	0x20000140

08007b80 <strcpy>:
 8007b80:	4603      	mov	r3, r0
 8007b82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b86:	f803 2b01 	strb.w	r2, [r3], #1
 8007b8a:	2a00      	cmp	r2, #0
 8007b8c:	d1f9      	bne.n	8007b82 <strcpy+0x2>
 8007b8e:	4770      	bx	lr

08007b90 <__ssputs_r>:
 8007b90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b94:	688e      	ldr	r6, [r1, #8]
 8007b96:	4682      	mov	sl, r0
 8007b98:	429e      	cmp	r6, r3
 8007b9a:	460c      	mov	r4, r1
 8007b9c:	4691      	mov	r9, r2
 8007b9e:	4698      	mov	r8, r3
 8007ba0:	d835      	bhi.n	8007c0e <__ssputs_r+0x7e>
 8007ba2:	898a      	ldrh	r2, [r1, #12]
 8007ba4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007ba8:	d031      	beq.n	8007c0e <__ssputs_r+0x7e>
 8007baa:	2302      	movs	r3, #2
 8007bac:	6825      	ldr	r5, [r4, #0]
 8007bae:	6909      	ldr	r1, [r1, #16]
 8007bb0:	1a6f      	subs	r7, r5, r1
 8007bb2:	6965      	ldr	r5, [r4, #20]
 8007bb4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007bb8:	fb95 f5f3 	sdiv	r5, r5, r3
 8007bbc:	f108 0301 	add.w	r3, r8, #1
 8007bc0:	443b      	add	r3, r7
 8007bc2:	429d      	cmp	r5, r3
 8007bc4:	bf38      	it	cc
 8007bc6:	461d      	movcc	r5, r3
 8007bc8:	0553      	lsls	r3, r2, #21
 8007bca:	d531      	bpl.n	8007c30 <__ssputs_r+0xa0>
 8007bcc:	4629      	mov	r1, r5
 8007bce:	f000 fb47 	bl	8008260 <_malloc_r>
 8007bd2:	4606      	mov	r6, r0
 8007bd4:	b950      	cbnz	r0, 8007bec <__ssputs_r+0x5c>
 8007bd6:	230c      	movs	r3, #12
 8007bd8:	f8ca 3000 	str.w	r3, [sl]
 8007bdc:	89a3      	ldrh	r3, [r4, #12]
 8007bde:	f04f 30ff 	mov.w	r0, #4294967295
 8007be2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007be6:	81a3      	strh	r3, [r4, #12]
 8007be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bec:	463a      	mov	r2, r7
 8007bee:	6921      	ldr	r1, [r4, #16]
 8007bf0:	f000 fac4 	bl	800817c <memcpy>
 8007bf4:	89a3      	ldrh	r3, [r4, #12]
 8007bf6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007bfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007bfe:	81a3      	strh	r3, [r4, #12]
 8007c00:	6126      	str	r6, [r4, #16]
 8007c02:	443e      	add	r6, r7
 8007c04:	6026      	str	r6, [r4, #0]
 8007c06:	4646      	mov	r6, r8
 8007c08:	6165      	str	r5, [r4, #20]
 8007c0a:	1bed      	subs	r5, r5, r7
 8007c0c:	60a5      	str	r5, [r4, #8]
 8007c0e:	4546      	cmp	r6, r8
 8007c10:	bf28      	it	cs
 8007c12:	4646      	movcs	r6, r8
 8007c14:	4649      	mov	r1, r9
 8007c16:	4632      	mov	r2, r6
 8007c18:	6820      	ldr	r0, [r4, #0]
 8007c1a:	f000 faba 	bl	8008192 <memmove>
 8007c1e:	68a3      	ldr	r3, [r4, #8]
 8007c20:	2000      	movs	r0, #0
 8007c22:	1b9b      	subs	r3, r3, r6
 8007c24:	60a3      	str	r3, [r4, #8]
 8007c26:	6823      	ldr	r3, [r4, #0]
 8007c28:	441e      	add	r6, r3
 8007c2a:	6026      	str	r6, [r4, #0]
 8007c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c30:	462a      	mov	r2, r5
 8007c32:	f000 fb73 	bl	800831c <_realloc_r>
 8007c36:	4606      	mov	r6, r0
 8007c38:	2800      	cmp	r0, #0
 8007c3a:	d1e1      	bne.n	8007c00 <__ssputs_r+0x70>
 8007c3c:	6921      	ldr	r1, [r4, #16]
 8007c3e:	4650      	mov	r0, sl
 8007c40:	f000 fac2 	bl	80081c8 <_free_r>
 8007c44:	e7c7      	b.n	8007bd6 <__ssputs_r+0x46>
	...

08007c48 <_svfiprintf_r>:
 8007c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c4c:	b09d      	sub	sp, #116	; 0x74
 8007c4e:	9303      	str	r3, [sp, #12]
 8007c50:	898b      	ldrh	r3, [r1, #12]
 8007c52:	4680      	mov	r8, r0
 8007c54:	061c      	lsls	r4, r3, #24
 8007c56:	460d      	mov	r5, r1
 8007c58:	4616      	mov	r6, r2
 8007c5a:	d50f      	bpl.n	8007c7c <_svfiprintf_r+0x34>
 8007c5c:	690b      	ldr	r3, [r1, #16]
 8007c5e:	b96b      	cbnz	r3, 8007c7c <_svfiprintf_r+0x34>
 8007c60:	2140      	movs	r1, #64	; 0x40
 8007c62:	f000 fafd 	bl	8008260 <_malloc_r>
 8007c66:	6028      	str	r0, [r5, #0]
 8007c68:	6128      	str	r0, [r5, #16]
 8007c6a:	b928      	cbnz	r0, 8007c78 <_svfiprintf_r+0x30>
 8007c6c:	230c      	movs	r3, #12
 8007c6e:	f8c8 3000 	str.w	r3, [r8]
 8007c72:	f04f 30ff 	mov.w	r0, #4294967295
 8007c76:	e0c4      	b.n	8007e02 <_svfiprintf_r+0x1ba>
 8007c78:	2340      	movs	r3, #64	; 0x40
 8007c7a:	616b      	str	r3, [r5, #20]
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	9309      	str	r3, [sp, #36]	; 0x24
 8007c80:	2320      	movs	r3, #32
 8007c82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c86:	2330      	movs	r3, #48	; 0x30
 8007c88:	f04f 0b01 	mov.w	fp, #1
 8007c8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c90:	4637      	mov	r7, r6
 8007c92:	463c      	mov	r4, r7
 8007c94:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d13c      	bne.n	8007d16 <_svfiprintf_r+0xce>
 8007c9c:	ebb7 0a06 	subs.w	sl, r7, r6
 8007ca0:	d00b      	beq.n	8007cba <_svfiprintf_r+0x72>
 8007ca2:	4653      	mov	r3, sl
 8007ca4:	4632      	mov	r2, r6
 8007ca6:	4629      	mov	r1, r5
 8007ca8:	4640      	mov	r0, r8
 8007caa:	f7ff ff71 	bl	8007b90 <__ssputs_r>
 8007cae:	3001      	adds	r0, #1
 8007cb0:	f000 80a2 	beq.w	8007df8 <_svfiprintf_r+0x1b0>
 8007cb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cb6:	4453      	add	r3, sl
 8007cb8:	9309      	str	r3, [sp, #36]	; 0x24
 8007cba:	783b      	ldrb	r3, [r7, #0]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	f000 809b 	beq.w	8007df8 <_svfiprintf_r+0x1b0>
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8007cc8:	9304      	str	r3, [sp, #16]
 8007cca:	9307      	str	r3, [sp, #28]
 8007ccc:	9205      	str	r2, [sp, #20]
 8007cce:	9306      	str	r3, [sp, #24]
 8007cd0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007cd4:	931a      	str	r3, [sp, #104]	; 0x68
 8007cd6:	2205      	movs	r2, #5
 8007cd8:	7821      	ldrb	r1, [r4, #0]
 8007cda:	4850      	ldr	r0, [pc, #320]	; (8007e1c <_svfiprintf_r+0x1d4>)
 8007cdc:	f000 fa40 	bl	8008160 <memchr>
 8007ce0:	1c67      	adds	r7, r4, #1
 8007ce2:	9b04      	ldr	r3, [sp, #16]
 8007ce4:	b9d8      	cbnz	r0, 8007d1e <_svfiprintf_r+0xd6>
 8007ce6:	06d9      	lsls	r1, r3, #27
 8007ce8:	bf44      	itt	mi
 8007cea:	2220      	movmi	r2, #32
 8007cec:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007cf0:	071a      	lsls	r2, r3, #28
 8007cf2:	bf44      	itt	mi
 8007cf4:	222b      	movmi	r2, #43	; 0x2b
 8007cf6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007cfa:	7822      	ldrb	r2, [r4, #0]
 8007cfc:	2a2a      	cmp	r2, #42	; 0x2a
 8007cfe:	d016      	beq.n	8007d2e <_svfiprintf_r+0xe6>
 8007d00:	2100      	movs	r1, #0
 8007d02:	200a      	movs	r0, #10
 8007d04:	9a07      	ldr	r2, [sp, #28]
 8007d06:	4627      	mov	r7, r4
 8007d08:	783b      	ldrb	r3, [r7, #0]
 8007d0a:	3401      	adds	r4, #1
 8007d0c:	3b30      	subs	r3, #48	; 0x30
 8007d0e:	2b09      	cmp	r3, #9
 8007d10:	d950      	bls.n	8007db4 <_svfiprintf_r+0x16c>
 8007d12:	b1c9      	cbz	r1, 8007d48 <_svfiprintf_r+0x100>
 8007d14:	e011      	b.n	8007d3a <_svfiprintf_r+0xf2>
 8007d16:	2b25      	cmp	r3, #37	; 0x25
 8007d18:	d0c0      	beq.n	8007c9c <_svfiprintf_r+0x54>
 8007d1a:	4627      	mov	r7, r4
 8007d1c:	e7b9      	b.n	8007c92 <_svfiprintf_r+0x4a>
 8007d1e:	4a3f      	ldr	r2, [pc, #252]	; (8007e1c <_svfiprintf_r+0x1d4>)
 8007d20:	463c      	mov	r4, r7
 8007d22:	1a80      	subs	r0, r0, r2
 8007d24:	fa0b f000 	lsl.w	r0, fp, r0
 8007d28:	4318      	orrs	r0, r3
 8007d2a:	9004      	str	r0, [sp, #16]
 8007d2c:	e7d3      	b.n	8007cd6 <_svfiprintf_r+0x8e>
 8007d2e:	9a03      	ldr	r2, [sp, #12]
 8007d30:	1d11      	adds	r1, r2, #4
 8007d32:	6812      	ldr	r2, [r2, #0]
 8007d34:	9103      	str	r1, [sp, #12]
 8007d36:	2a00      	cmp	r2, #0
 8007d38:	db01      	blt.n	8007d3e <_svfiprintf_r+0xf6>
 8007d3a:	9207      	str	r2, [sp, #28]
 8007d3c:	e004      	b.n	8007d48 <_svfiprintf_r+0x100>
 8007d3e:	4252      	negs	r2, r2
 8007d40:	f043 0302 	orr.w	r3, r3, #2
 8007d44:	9207      	str	r2, [sp, #28]
 8007d46:	9304      	str	r3, [sp, #16]
 8007d48:	783b      	ldrb	r3, [r7, #0]
 8007d4a:	2b2e      	cmp	r3, #46	; 0x2e
 8007d4c:	d10d      	bne.n	8007d6a <_svfiprintf_r+0x122>
 8007d4e:	787b      	ldrb	r3, [r7, #1]
 8007d50:	1c79      	adds	r1, r7, #1
 8007d52:	2b2a      	cmp	r3, #42	; 0x2a
 8007d54:	d132      	bne.n	8007dbc <_svfiprintf_r+0x174>
 8007d56:	9b03      	ldr	r3, [sp, #12]
 8007d58:	3702      	adds	r7, #2
 8007d5a:	1d1a      	adds	r2, r3, #4
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	9203      	str	r2, [sp, #12]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	bfb8      	it	lt
 8007d64:	f04f 33ff 	movlt.w	r3, #4294967295
 8007d68:	9305      	str	r3, [sp, #20]
 8007d6a:	4c2d      	ldr	r4, [pc, #180]	; (8007e20 <_svfiprintf_r+0x1d8>)
 8007d6c:	2203      	movs	r2, #3
 8007d6e:	7839      	ldrb	r1, [r7, #0]
 8007d70:	4620      	mov	r0, r4
 8007d72:	f000 f9f5 	bl	8008160 <memchr>
 8007d76:	b138      	cbz	r0, 8007d88 <_svfiprintf_r+0x140>
 8007d78:	2340      	movs	r3, #64	; 0x40
 8007d7a:	1b00      	subs	r0, r0, r4
 8007d7c:	fa03 f000 	lsl.w	r0, r3, r0
 8007d80:	9b04      	ldr	r3, [sp, #16]
 8007d82:	3701      	adds	r7, #1
 8007d84:	4303      	orrs	r3, r0
 8007d86:	9304      	str	r3, [sp, #16]
 8007d88:	7839      	ldrb	r1, [r7, #0]
 8007d8a:	2206      	movs	r2, #6
 8007d8c:	4825      	ldr	r0, [pc, #148]	; (8007e24 <_svfiprintf_r+0x1dc>)
 8007d8e:	1c7e      	adds	r6, r7, #1
 8007d90:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d94:	f000 f9e4 	bl	8008160 <memchr>
 8007d98:	2800      	cmp	r0, #0
 8007d9a:	d035      	beq.n	8007e08 <_svfiprintf_r+0x1c0>
 8007d9c:	4b22      	ldr	r3, [pc, #136]	; (8007e28 <_svfiprintf_r+0x1e0>)
 8007d9e:	b9fb      	cbnz	r3, 8007de0 <_svfiprintf_r+0x198>
 8007da0:	9b03      	ldr	r3, [sp, #12]
 8007da2:	3307      	adds	r3, #7
 8007da4:	f023 0307 	bic.w	r3, r3, #7
 8007da8:	3308      	adds	r3, #8
 8007daa:	9303      	str	r3, [sp, #12]
 8007dac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dae:	444b      	add	r3, r9
 8007db0:	9309      	str	r3, [sp, #36]	; 0x24
 8007db2:	e76d      	b.n	8007c90 <_svfiprintf_r+0x48>
 8007db4:	fb00 3202 	mla	r2, r0, r2, r3
 8007db8:	2101      	movs	r1, #1
 8007dba:	e7a4      	b.n	8007d06 <_svfiprintf_r+0xbe>
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	240a      	movs	r4, #10
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	9305      	str	r3, [sp, #20]
 8007dc4:	460f      	mov	r7, r1
 8007dc6:	783a      	ldrb	r2, [r7, #0]
 8007dc8:	3101      	adds	r1, #1
 8007dca:	3a30      	subs	r2, #48	; 0x30
 8007dcc:	2a09      	cmp	r2, #9
 8007dce:	d903      	bls.n	8007dd8 <_svfiprintf_r+0x190>
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d0ca      	beq.n	8007d6a <_svfiprintf_r+0x122>
 8007dd4:	9005      	str	r0, [sp, #20]
 8007dd6:	e7c8      	b.n	8007d6a <_svfiprintf_r+0x122>
 8007dd8:	fb04 2000 	mla	r0, r4, r0, r2
 8007ddc:	2301      	movs	r3, #1
 8007dde:	e7f1      	b.n	8007dc4 <_svfiprintf_r+0x17c>
 8007de0:	ab03      	add	r3, sp, #12
 8007de2:	9300      	str	r3, [sp, #0]
 8007de4:	462a      	mov	r2, r5
 8007de6:	4b11      	ldr	r3, [pc, #68]	; (8007e2c <_svfiprintf_r+0x1e4>)
 8007de8:	a904      	add	r1, sp, #16
 8007dea:	4640      	mov	r0, r8
 8007dec:	f3af 8000 	nop.w
 8007df0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007df4:	4681      	mov	r9, r0
 8007df6:	d1d9      	bne.n	8007dac <_svfiprintf_r+0x164>
 8007df8:	89ab      	ldrh	r3, [r5, #12]
 8007dfa:	065b      	lsls	r3, r3, #25
 8007dfc:	f53f af39 	bmi.w	8007c72 <_svfiprintf_r+0x2a>
 8007e00:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e02:	b01d      	add	sp, #116	; 0x74
 8007e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e08:	ab03      	add	r3, sp, #12
 8007e0a:	9300      	str	r3, [sp, #0]
 8007e0c:	462a      	mov	r2, r5
 8007e0e:	4b07      	ldr	r3, [pc, #28]	; (8007e2c <_svfiprintf_r+0x1e4>)
 8007e10:	a904      	add	r1, sp, #16
 8007e12:	4640      	mov	r0, r8
 8007e14:	f000 f884 	bl	8007f20 <_printf_i>
 8007e18:	e7ea      	b.n	8007df0 <_svfiprintf_r+0x1a8>
 8007e1a:	bf00      	nop
 8007e1c:	08008f58 	.word	0x08008f58
 8007e20:	08008f5e 	.word	0x08008f5e
 8007e24:	08008f62 	.word	0x08008f62
 8007e28:	00000000 	.word	0x00000000
 8007e2c:	08007b91 	.word	0x08007b91

08007e30 <_printf_common>:
 8007e30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e34:	4691      	mov	r9, r2
 8007e36:	461f      	mov	r7, r3
 8007e38:	688a      	ldr	r2, [r1, #8]
 8007e3a:	690b      	ldr	r3, [r1, #16]
 8007e3c:	4606      	mov	r6, r0
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	bfb8      	it	lt
 8007e42:	4613      	movlt	r3, r2
 8007e44:	f8c9 3000 	str.w	r3, [r9]
 8007e48:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007e4c:	460c      	mov	r4, r1
 8007e4e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007e52:	b112      	cbz	r2, 8007e5a <_printf_common+0x2a>
 8007e54:	3301      	adds	r3, #1
 8007e56:	f8c9 3000 	str.w	r3, [r9]
 8007e5a:	6823      	ldr	r3, [r4, #0]
 8007e5c:	0699      	lsls	r1, r3, #26
 8007e5e:	bf42      	ittt	mi
 8007e60:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007e64:	3302      	addmi	r3, #2
 8007e66:	f8c9 3000 	strmi.w	r3, [r9]
 8007e6a:	6825      	ldr	r5, [r4, #0]
 8007e6c:	f015 0506 	ands.w	r5, r5, #6
 8007e70:	d107      	bne.n	8007e82 <_printf_common+0x52>
 8007e72:	f104 0a19 	add.w	sl, r4, #25
 8007e76:	68e3      	ldr	r3, [r4, #12]
 8007e78:	f8d9 2000 	ldr.w	r2, [r9]
 8007e7c:	1a9b      	subs	r3, r3, r2
 8007e7e:	429d      	cmp	r5, r3
 8007e80:	db2a      	blt.n	8007ed8 <_printf_common+0xa8>
 8007e82:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007e86:	6822      	ldr	r2, [r4, #0]
 8007e88:	3300      	adds	r3, #0
 8007e8a:	bf18      	it	ne
 8007e8c:	2301      	movne	r3, #1
 8007e8e:	0692      	lsls	r2, r2, #26
 8007e90:	d42f      	bmi.n	8007ef2 <_printf_common+0xc2>
 8007e92:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007e96:	4639      	mov	r1, r7
 8007e98:	4630      	mov	r0, r6
 8007e9a:	47c0      	blx	r8
 8007e9c:	3001      	adds	r0, #1
 8007e9e:	d022      	beq.n	8007ee6 <_printf_common+0xb6>
 8007ea0:	6823      	ldr	r3, [r4, #0]
 8007ea2:	68e5      	ldr	r5, [r4, #12]
 8007ea4:	f003 0306 	and.w	r3, r3, #6
 8007ea8:	2b04      	cmp	r3, #4
 8007eaa:	bf18      	it	ne
 8007eac:	2500      	movne	r5, #0
 8007eae:	f8d9 2000 	ldr.w	r2, [r9]
 8007eb2:	f04f 0900 	mov.w	r9, #0
 8007eb6:	bf08      	it	eq
 8007eb8:	1aad      	subeq	r5, r5, r2
 8007eba:	68a3      	ldr	r3, [r4, #8]
 8007ebc:	6922      	ldr	r2, [r4, #16]
 8007ebe:	bf08      	it	eq
 8007ec0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	bfc4      	itt	gt
 8007ec8:	1a9b      	subgt	r3, r3, r2
 8007eca:	18ed      	addgt	r5, r5, r3
 8007ecc:	341a      	adds	r4, #26
 8007ece:	454d      	cmp	r5, r9
 8007ed0:	d11b      	bne.n	8007f0a <_printf_common+0xda>
 8007ed2:	2000      	movs	r0, #0
 8007ed4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ed8:	2301      	movs	r3, #1
 8007eda:	4652      	mov	r2, sl
 8007edc:	4639      	mov	r1, r7
 8007ede:	4630      	mov	r0, r6
 8007ee0:	47c0      	blx	r8
 8007ee2:	3001      	adds	r0, #1
 8007ee4:	d103      	bne.n	8007eee <_printf_common+0xbe>
 8007ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8007eea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eee:	3501      	adds	r5, #1
 8007ef0:	e7c1      	b.n	8007e76 <_printf_common+0x46>
 8007ef2:	2030      	movs	r0, #48	; 0x30
 8007ef4:	18e1      	adds	r1, r4, r3
 8007ef6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007efa:	1c5a      	adds	r2, r3, #1
 8007efc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007f00:	4422      	add	r2, r4
 8007f02:	3302      	adds	r3, #2
 8007f04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007f08:	e7c3      	b.n	8007e92 <_printf_common+0x62>
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	4622      	mov	r2, r4
 8007f0e:	4639      	mov	r1, r7
 8007f10:	4630      	mov	r0, r6
 8007f12:	47c0      	blx	r8
 8007f14:	3001      	adds	r0, #1
 8007f16:	d0e6      	beq.n	8007ee6 <_printf_common+0xb6>
 8007f18:	f109 0901 	add.w	r9, r9, #1
 8007f1c:	e7d7      	b.n	8007ece <_printf_common+0x9e>
	...

08007f20 <_printf_i>:
 8007f20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007f24:	4617      	mov	r7, r2
 8007f26:	7e0a      	ldrb	r2, [r1, #24]
 8007f28:	b085      	sub	sp, #20
 8007f2a:	2a6e      	cmp	r2, #110	; 0x6e
 8007f2c:	4698      	mov	r8, r3
 8007f2e:	4606      	mov	r6, r0
 8007f30:	460c      	mov	r4, r1
 8007f32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f34:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8007f38:	f000 80bc 	beq.w	80080b4 <_printf_i+0x194>
 8007f3c:	d81a      	bhi.n	8007f74 <_printf_i+0x54>
 8007f3e:	2a63      	cmp	r2, #99	; 0x63
 8007f40:	d02e      	beq.n	8007fa0 <_printf_i+0x80>
 8007f42:	d80a      	bhi.n	8007f5a <_printf_i+0x3a>
 8007f44:	2a00      	cmp	r2, #0
 8007f46:	f000 80c8 	beq.w	80080da <_printf_i+0x1ba>
 8007f4a:	2a58      	cmp	r2, #88	; 0x58
 8007f4c:	f000 808a 	beq.w	8008064 <_printf_i+0x144>
 8007f50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f54:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8007f58:	e02a      	b.n	8007fb0 <_printf_i+0x90>
 8007f5a:	2a64      	cmp	r2, #100	; 0x64
 8007f5c:	d001      	beq.n	8007f62 <_printf_i+0x42>
 8007f5e:	2a69      	cmp	r2, #105	; 0x69
 8007f60:	d1f6      	bne.n	8007f50 <_printf_i+0x30>
 8007f62:	6821      	ldr	r1, [r4, #0]
 8007f64:	681a      	ldr	r2, [r3, #0]
 8007f66:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007f6a:	d023      	beq.n	8007fb4 <_printf_i+0x94>
 8007f6c:	1d11      	adds	r1, r2, #4
 8007f6e:	6019      	str	r1, [r3, #0]
 8007f70:	6813      	ldr	r3, [r2, #0]
 8007f72:	e027      	b.n	8007fc4 <_printf_i+0xa4>
 8007f74:	2a73      	cmp	r2, #115	; 0x73
 8007f76:	f000 80b4 	beq.w	80080e2 <_printf_i+0x1c2>
 8007f7a:	d808      	bhi.n	8007f8e <_printf_i+0x6e>
 8007f7c:	2a6f      	cmp	r2, #111	; 0x6f
 8007f7e:	d02a      	beq.n	8007fd6 <_printf_i+0xb6>
 8007f80:	2a70      	cmp	r2, #112	; 0x70
 8007f82:	d1e5      	bne.n	8007f50 <_printf_i+0x30>
 8007f84:	680a      	ldr	r2, [r1, #0]
 8007f86:	f042 0220 	orr.w	r2, r2, #32
 8007f8a:	600a      	str	r2, [r1, #0]
 8007f8c:	e003      	b.n	8007f96 <_printf_i+0x76>
 8007f8e:	2a75      	cmp	r2, #117	; 0x75
 8007f90:	d021      	beq.n	8007fd6 <_printf_i+0xb6>
 8007f92:	2a78      	cmp	r2, #120	; 0x78
 8007f94:	d1dc      	bne.n	8007f50 <_printf_i+0x30>
 8007f96:	2278      	movs	r2, #120	; 0x78
 8007f98:	496f      	ldr	r1, [pc, #444]	; (8008158 <_printf_i+0x238>)
 8007f9a:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8007f9e:	e064      	b.n	800806a <_printf_i+0x14a>
 8007fa0:	681a      	ldr	r2, [r3, #0]
 8007fa2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8007fa6:	1d11      	adds	r1, r2, #4
 8007fa8:	6019      	str	r1, [r3, #0]
 8007faa:	6813      	ldr	r3, [r2, #0]
 8007fac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	e0a3      	b.n	80080fc <_printf_i+0x1dc>
 8007fb4:	f011 0f40 	tst.w	r1, #64	; 0x40
 8007fb8:	f102 0104 	add.w	r1, r2, #4
 8007fbc:	6019      	str	r1, [r3, #0]
 8007fbe:	d0d7      	beq.n	8007f70 <_printf_i+0x50>
 8007fc0:	f9b2 3000 	ldrsh.w	r3, [r2]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	da03      	bge.n	8007fd0 <_printf_i+0xb0>
 8007fc8:	222d      	movs	r2, #45	; 0x2d
 8007fca:	425b      	negs	r3, r3
 8007fcc:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007fd0:	4962      	ldr	r1, [pc, #392]	; (800815c <_printf_i+0x23c>)
 8007fd2:	220a      	movs	r2, #10
 8007fd4:	e017      	b.n	8008006 <_printf_i+0xe6>
 8007fd6:	6820      	ldr	r0, [r4, #0]
 8007fd8:	6819      	ldr	r1, [r3, #0]
 8007fda:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007fde:	d003      	beq.n	8007fe8 <_printf_i+0xc8>
 8007fe0:	1d08      	adds	r0, r1, #4
 8007fe2:	6018      	str	r0, [r3, #0]
 8007fe4:	680b      	ldr	r3, [r1, #0]
 8007fe6:	e006      	b.n	8007ff6 <_printf_i+0xd6>
 8007fe8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007fec:	f101 0004 	add.w	r0, r1, #4
 8007ff0:	6018      	str	r0, [r3, #0]
 8007ff2:	d0f7      	beq.n	8007fe4 <_printf_i+0xc4>
 8007ff4:	880b      	ldrh	r3, [r1, #0]
 8007ff6:	2a6f      	cmp	r2, #111	; 0x6f
 8007ff8:	bf14      	ite	ne
 8007ffa:	220a      	movne	r2, #10
 8007ffc:	2208      	moveq	r2, #8
 8007ffe:	4957      	ldr	r1, [pc, #348]	; (800815c <_printf_i+0x23c>)
 8008000:	2000      	movs	r0, #0
 8008002:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8008006:	6865      	ldr	r5, [r4, #4]
 8008008:	2d00      	cmp	r5, #0
 800800a:	60a5      	str	r5, [r4, #8]
 800800c:	f2c0 809c 	blt.w	8008148 <_printf_i+0x228>
 8008010:	6820      	ldr	r0, [r4, #0]
 8008012:	f020 0004 	bic.w	r0, r0, #4
 8008016:	6020      	str	r0, [r4, #0]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d13f      	bne.n	800809c <_printf_i+0x17c>
 800801c:	2d00      	cmp	r5, #0
 800801e:	f040 8095 	bne.w	800814c <_printf_i+0x22c>
 8008022:	4675      	mov	r5, lr
 8008024:	2a08      	cmp	r2, #8
 8008026:	d10b      	bne.n	8008040 <_printf_i+0x120>
 8008028:	6823      	ldr	r3, [r4, #0]
 800802a:	07da      	lsls	r2, r3, #31
 800802c:	d508      	bpl.n	8008040 <_printf_i+0x120>
 800802e:	6923      	ldr	r3, [r4, #16]
 8008030:	6862      	ldr	r2, [r4, #4]
 8008032:	429a      	cmp	r2, r3
 8008034:	bfde      	ittt	le
 8008036:	2330      	movle	r3, #48	; 0x30
 8008038:	f805 3c01 	strble.w	r3, [r5, #-1]
 800803c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008040:	ebae 0305 	sub.w	r3, lr, r5
 8008044:	6123      	str	r3, [r4, #16]
 8008046:	f8cd 8000 	str.w	r8, [sp]
 800804a:	463b      	mov	r3, r7
 800804c:	aa03      	add	r2, sp, #12
 800804e:	4621      	mov	r1, r4
 8008050:	4630      	mov	r0, r6
 8008052:	f7ff feed 	bl	8007e30 <_printf_common>
 8008056:	3001      	adds	r0, #1
 8008058:	d155      	bne.n	8008106 <_printf_i+0x1e6>
 800805a:	f04f 30ff 	mov.w	r0, #4294967295
 800805e:	b005      	add	sp, #20
 8008060:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008064:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8008068:	493c      	ldr	r1, [pc, #240]	; (800815c <_printf_i+0x23c>)
 800806a:	6822      	ldr	r2, [r4, #0]
 800806c:	6818      	ldr	r0, [r3, #0]
 800806e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008072:	f100 0504 	add.w	r5, r0, #4
 8008076:	601d      	str	r5, [r3, #0]
 8008078:	d001      	beq.n	800807e <_printf_i+0x15e>
 800807a:	6803      	ldr	r3, [r0, #0]
 800807c:	e002      	b.n	8008084 <_printf_i+0x164>
 800807e:	0655      	lsls	r5, r2, #25
 8008080:	d5fb      	bpl.n	800807a <_printf_i+0x15a>
 8008082:	8803      	ldrh	r3, [r0, #0]
 8008084:	07d0      	lsls	r0, r2, #31
 8008086:	bf44      	itt	mi
 8008088:	f042 0220 	orrmi.w	r2, r2, #32
 800808c:	6022      	strmi	r2, [r4, #0]
 800808e:	b91b      	cbnz	r3, 8008098 <_printf_i+0x178>
 8008090:	6822      	ldr	r2, [r4, #0]
 8008092:	f022 0220 	bic.w	r2, r2, #32
 8008096:	6022      	str	r2, [r4, #0]
 8008098:	2210      	movs	r2, #16
 800809a:	e7b1      	b.n	8008000 <_printf_i+0xe0>
 800809c:	4675      	mov	r5, lr
 800809e:	fbb3 f0f2 	udiv	r0, r3, r2
 80080a2:	fb02 3310 	mls	r3, r2, r0, r3
 80080a6:	5ccb      	ldrb	r3, [r1, r3]
 80080a8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80080ac:	4603      	mov	r3, r0
 80080ae:	2800      	cmp	r0, #0
 80080b0:	d1f5      	bne.n	800809e <_printf_i+0x17e>
 80080b2:	e7b7      	b.n	8008024 <_printf_i+0x104>
 80080b4:	6808      	ldr	r0, [r1, #0]
 80080b6:	681a      	ldr	r2, [r3, #0]
 80080b8:	f010 0f80 	tst.w	r0, #128	; 0x80
 80080bc:	6949      	ldr	r1, [r1, #20]
 80080be:	d004      	beq.n	80080ca <_printf_i+0x1aa>
 80080c0:	1d10      	adds	r0, r2, #4
 80080c2:	6018      	str	r0, [r3, #0]
 80080c4:	6813      	ldr	r3, [r2, #0]
 80080c6:	6019      	str	r1, [r3, #0]
 80080c8:	e007      	b.n	80080da <_printf_i+0x1ba>
 80080ca:	f010 0f40 	tst.w	r0, #64	; 0x40
 80080ce:	f102 0004 	add.w	r0, r2, #4
 80080d2:	6018      	str	r0, [r3, #0]
 80080d4:	6813      	ldr	r3, [r2, #0]
 80080d6:	d0f6      	beq.n	80080c6 <_printf_i+0x1a6>
 80080d8:	8019      	strh	r1, [r3, #0]
 80080da:	2300      	movs	r3, #0
 80080dc:	4675      	mov	r5, lr
 80080de:	6123      	str	r3, [r4, #16]
 80080e0:	e7b1      	b.n	8008046 <_printf_i+0x126>
 80080e2:	681a      	ldr	r2, [r3, #0]
 80080e4:	1d11      	adds	r1, r2, #4
 80080e6:	6019      	str	r1, [r3, #0]
 80080e8:	6815      	ldr	r5, [r2, #0]
 80080ea:	2100      	movs	r1, #0
 80080ec:	6862      	ldr	r2, [r4, #4]
 80080ee:	4628      	mov	r0, r5
 80080f0:	f000 f836 	bl	8008160 <memchr>
 80080f4:	b108      	cbz	r0, 80080fa <_printf_i+0x1da>
 80080f6:	1b40      	subs	r0, r0, r5
 80080f8:	6060      	str	r0, [r4, #4]
 80080fa:	6863      	ldr	r3, [r4, #4]
 80080fc:	6123      	str	r3, [r4, #16]
 80080fe:	2300      	movs	r3, #0
 8008100:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008104:	e79f      	b.n	8008046 <_printf_i+0x126>
 8008106:	6923      	ldr	r3, [r4, #16]
 8008108:	462a      	mov	r2, r5
 800810a:	4639      	mov	r1, r7
 800810c:	4630      	mov	r0, r6
 800810e:	47c0      	blx	r8
 8008110:	3001      	adds	r0, #1
 8008112:	d0a2      	beq.n	800805a <_printf_i+0x13a>
 8008114:	6823      	ldr	r3, [r4, #0]
 8008116:	079b      	lsls	r3, r3, #30
 8008118:	d507      	bpl.n	800812a <_printf_i+0x20a>
 800811a:	2500      	movs	r5, #0
 800811c:	f104 0919 	add.w	r9, r4, #25
 8008120:	68e3      	ldr	r3, [r4, #12]
 8008122:	9a03      	ldr	r2, [sp, #12]
 8008124:	1a9b      	subs	r3, r3, r2
 8008126:	429d      	cmp	r5, r3
 8008128:	db05      	blt.n	8008136 <_printf_i+0x216>
 800812a:	68e0      	ldr	r0, [r4, #12]
 800812c:	9b03      	ldr	r3, [sp, #12]
 800812e:	4298      	cmp	r0, r3
 8008130:	bfb8      	it	lt
 8008132:	4618      	movlt	r0, r3
 8008134:	e793      	b.n	800805e <_printf_i+0x13e>
 8008136:	2301      	movs	r3, #1
 8008138:	464a      	mov	r2, r9
 800813a:	4639      	mov	r1, r7
 800813c:	4630      	mov	r0, r6
 800813e:	47c0      	blx	r8
 8008140:	3001      	adds	r0, #1
 8008142:	d08a      	beq.n	800805a <_printf_i+0x13a>
 8008144:	3501      	adds	r5, #1
 8008146:	e7eb      	b.n	8008120 <_printf_i+0x200>
 8008148:	2b00      	cmp	r3, #0
 800814a:	d1a7      	bne.n	800809c <_printf_i+0x17c>
 800814c:	780b      	ldrb	r3, [r1, #0]
 800814e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008152:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008156:	e765      	b.n	8008024 <_printf_i+0x104>
 8008158:	08008f7a 	.word	0x08008f7a
 800815c:	08008f69 	.word	0x08008f69

08008160 <memchr>:
 8008160:	b510      	push	{r4, lr}
 8008162:	b2c9      	uxtb	r1, r1
 8008164:	4402      	add	r2, r0
 8008166:	4290      	cmp	r0, r2
 8008168:	4603      	mov	r3, r0
 800816a:	d101      	bne.n	8008170 <memchr+0x10>
 800816c:	2000      	movs	r0, #0
 800816e:	bd10      	pop	{r4, pc}
 8008170:	781c      	ldrb	r4, [r3, #0]
 8008172:	3001      	adds	r0, #1
 8008174:	428c      	cmp	r4, r1
 8008176:	d1f6      	bne.n	8008166 <memchr+0x6>
 8008178:	4618      	mov	r0, r3
 800817a:	bd10      	pop	{r4, pc}

0800817c <memcpy>:
 800817c:	b510      	push	{r4, lr}
 800817e:	1e43      	subs	r3, r0, #1
 8008180:	440a      	add	r2, r1
 8008182:	4291      	cmp	r1, r2
 8008184:	d100      	bne.n	8008188 <memcpy+0xc>
 8008186:	bd10      	pop	{r4, pc}
 8008188:	f811 4b01 	ldrb.w	r4, [r1], #1
 800818c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008190:	e7f7      	b.n	8008182 <memcpy+0x6>

08008192 <memmove>:
 8008192:	4288      	cmp	r0, r1
 8008194:	b510      	push	{r4, lr}
 8008196:	eb01 0302 	add.w	r3, r1, r2
 800819a:	d803      	bhi.n	80081a4 <memmove+0x12>
 800819c:	1e42      	subs	r2, r0, #1
 800819e:	4299      	cmp	r1, r3
 80081a0:	d10c      	bne.n	80081bc <memmove+0x2a>
 80081a2:	bd10      	pop	{r4, pc}
 80081a4:	4298      	cmp	r0, r3
 80081a6:	d2f9      	bcs.n	800819c <memmove+0xa>
 80081a8:	1881      	adds	r1, r0, r2
 80081aa:	1ad2      	subs	r2, r2, r3
 80081ac:	42d3      	cmn	r3, r2
 80081ae:	d100      	bne.n	80081b2 <memmove+0x20>
 80081b0:	bd10      	pop	{r4, pc}
 80081b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80081b6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80081ba:	e7f7      	b.n	80081ac <memmove+0x1a>
 80081bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081c0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80081c4:	e7eb      	b.n	800819e <memmove+0xc>
	...

080081c8 <_free_r>:
 80081c8:	b538      	push	{r3, r4, r5, lr}
 80081ca:	4605      	mov	r5, r0
 80081cc:	2900      	cmp	r1, #0
 80081ce:	d043      	beq.n	8008258 <_free_r+0x90>
 80081d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081d4:	1f0c      	subs	r4, r1, #4
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	bfb8      	it	lt
 80081da:	18e4      	addlt	r4, r4, r3
 80081dc:	f000 f8d4 	bl	8008388 <__malloc_lock>
 80081e0:	4a1e      	ldr	r2, [pc, #120]	; (800825c <_free_r+0x94>)
 80081e2:	6813      	ldr	r3, [r2, #0]
 80081e4:	4610      	mov	r0, r2
 80081e6:	b933      	cbnz	r3, 80081f6 <_free_r+0x2e>
 80081e8:	6063      	str	r3, [r4, #4]
 80081ea:	6014      	str	r4, [r2, #0]
 80081ec:	4628      	mov	r0, r5
 80081ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081f2:	f000 b8ca 	b.w	800838a <__malloc_unlock>
 80081f6:	42a3      	cmp	r3, r4
 80081f8:	d90b      	bls.n	8008212 <_free_r+0x4a>
 80081fa:	6821      	ldr	r1, [r4, #0]
 80081fc:	1862      	adds	r2, r4, r1
 80081fe:	4293      	cmp	r3, r2
 8008200:	bf01      	itttt	eq
 8008202:	681a      	ldreq	r2, [r3, #0]
 8008204:	685b      	ldreq	r3, [r3, #4]
 8008206:	1852      	addeq	r2, r2, r1
 8008208:	6022      	streq	r2, [r4, #0]
 800820a:	6063      	str	r3, [r4, #4]
 800820c:	6004      	str	r4, [r0, #0]
 800820e:	e7ed      	b.n	80081ec <_free_r+0x24>
 8008210:	4613      	mov	r3, r2
 8008212:	685a      	ldr	r2, [r3, #4]
 8008214:	b10a      	cbz	r2, 800821a <_free_r+0x52>
 8008216:	42a2      	cmp	r2, r4
 8008218:	d9fa      	bls.n	8008210 <_free_r+0x48>
 800821a:	6819      	ldr	r1, [r3, #0]
 800821c:	1858      	adds	r0, r3, r1
 800821e:	42a0      	cmp	r0, r4
 8008220:	d10b      	bne.n	800823a <_free_r+0x72>
 8008222:	6820      	ldr	r0, [r4, #0]
 8008224:	4401      	add	r1, r0
 8008226:	1858      	adds	r0, r3, r1
 8008228:	4282      	cmp	r2, r0
 800822a:	6019      	str	r1, [r3, #0]
 800822c:	d1de      	bne.n	80081ec <_free_r+0x24>
 800822e:	6810      	ldr	r0, [r2, #0]
 8008230:	6852      	ldr	r2, [r2, #4]
 8008232:	4401      	add	r1, r0
 8008234:	6019      	str	r1, [r3, #0]
 8008236:	605a      	str	r2, [r3, #4]
 8008238:	e7d8      	b.n	80081ec <_free_r+0x24>
 800823a:	d902      	bls.n	8008242 <_free_r+0x7a>
 800823c:	230c      	movs	r3, #12
 800823e:	602b      	str	r3, [r5, #0]
 8008240:	e7d4      	b.n	80081ec <_free_r+0x24>
 8008242:	6820      	ldr	r0, [r4, #0]
 8008244:	1821      	adds	r1, r4, r0
 8008246:	428a      	cmp	r2, r1
 8008248:	bf01      	itttt	eq
 800824a:	6811      	ldreq	r1, [r2, #0]
 800824c:	6852      	ldreq	r2, [r2, #4]
 800824e:	1809      	addeq	r1, r1, r0
 8008250:	6021      	streq	r1, [r4, #0]
 8008252:	6062      	str	r2, [r4, #4]
 8008254:	605c      	str	r4, [r3, #4]
 8008256:	e7c9      	b.n	80081ec <_free_r+0x24>
 8008258:	bd38      	pop	{r3, r4, r5, pc}
 800825a:	bf00      	nop
 800825c:	20000d00 	.word	0x20000d00

08008260 <_malloc_r>:
 8008260:	b570      	push	{r4, r5, r6, lr}
 8008262:	1ccd      	adds	r5, r1, #3
 8008264:	f025 0503 	bic.w	r5, r5, #3
 8008268:	3508      	adds	r5, #8
 800826a:	2d0c      	cmp	r5, #12
 800826c:	bf38      	it	cc
 800826e:	250c      	movcc	r5, #12
 8008270:	2d00      	cmp	r5, #0
 8008272:	4606      	mov	r6, r0
 8008274:	db01      	blt.n	800827a <_malloc_r+0x1a>
 8008276:	42a9      	cmp	r1, r5
 8008278:	d903      	bls.n	8008282 <_malloc_r+0x22>
 800827a:	230c      	movs	r3, #12
 800827c:	6033      	str	r3, [r6, #0]
 800827e:	2000      	movs	r0, #0
 8008280:	bd70      	pop	{r4, r5, r6, pc}
 8008282:	f000 f881 	bl	8008388 <__malloc_lock>
 8008286:	4a23      	ldr	r2, [pc, #140]	; (8008314 <_malloc_r+0xb4>)
 8008288:	6814      	ldr	r4, [r2, #0]
 800828a:	4621      	mov	r1, r4
 800828c:	b991      	cbnz	r1, 80082b4 <_malloc_r+0x54>
 800828e:	4c22      	ldr	r4, [pc, #136]	; (8008318 <_malloc_r+0xb8>)
 8008290:	6823      	ldr	r3, [r4, #0]
 8008292:	b91b      	cbnz	r3, 800829c <_malloc_r+0x3c>
 8008294:	4630      	mov	r0, r6
 8008296:	f000 f867 	bl	8008368 <_sbrk_r>
 800829a:	6020      	str	r0, [r4, #0]
 800829c:	4629      	mov	r1, r5
 800829e:	4630      	mov	r0, r6
 80082a0:	f000 f862 	bl	8008368 <_sbrk_r>
 80082a4:	1c43      	adds	r3, r0, #1
 80082a6:	d126      	bne.n	80082f6 <_malloc_r+0x96>
 80082a8:	230c      	movs	r3, #12
 80082aa:	4630      	mov	r0, r6
 80082ac:	6033      	str	r3, [r6, #0]
 80082ae:	f000 f86c 	bl	800838a <__malloc_unlock>
 80082b2:	e7e4      	b.n	800827e <_malloc_r+0x1e>
 80082b4:	680b      	ldr	r3, [r1, #0]
 80082b6:	1b5b      	subs	r3, r3, r5
 80082b8:	d41a      	bmi.n	80082f0 <_malloc_r+0x90>
 80082ba:	2b0b      	cmp	r3, #11
 80082bc:	d90f      	bls.n	80082de <_malloc_r+0x7e>
 80082be:	600b      	str	r3, [r1, #0]
 80082c0:	18cc      	adds	r4, r1, r3
 80082c2:	50cd      	str	r5, [r1, r3]
 80082c4:	4630      	mov	r0, r6
 80082c6:	f000 f860 	bl	800838a <__malloc_unlock>
 80082ca:	f104 000b 	add.w	r0, r4, #11
 80082ce:	1d23      	adds	r3, r4, #4
 80082d0:	f020 0007 	bic.w	r0, r0, #7
 80082d4:	1ac3      	subs	r3, r0, r3
 80082d6:	d01b      	beq.n	8008310 <_malloc_r+0xb0>
 80082d8:	425a      	negs	r2, r3
 80082da:	50e2      	str	r2, [r4, r3]
 80082dc:	bd70      	pop	{r4, r5, r6, pc}
 80082de:	428c      	cmp	r4, r1
 80082e0:	bf0b      	itete	eq
 80082e2:	6863      	ldreq	r3, [r4, #4]
 80082e4:	684b      	ldrne	r3, [r1, #4]
 80082e6:	6013      	streq	r3, [r2, #0]
 80082e8:	6063      	strne	r3, [r4, #4]
 80082ea:	bf18      	it	ne
 80082ec:	460c      	movne	r4, r1
 80082ee:	e7e9      	b.n	80082c4 <_malloc_r+0x64>
 80082f0:	460c      	mov	r4, r1
 80082f2:	6849      	ldr	r1, [r1, #4]
 80082f4:	e7ca      	b.n	800828c <_malloc_r+0x2c>
 80082f6:	1cc4      	adds	r4, r0, #3
 80082f8:	f024 0403 	bic.w	r4, r4, #3
 80082fc:	42a0      	cmp	r0, r4
 80082fe:	d005      	beq.n	800830c <_malloc_r+0xac>
 8008300:	1a21      	subs	r1, r4, r0
 8008302:	4630      	mov	r0, r6
 8008304:	f000 f830 	bl	8008368 <_sbrk_r>
 8008308:	3001      	adds	r0, #1
 800830a:	d0cd      	beq.n	80082a8 <_malloc_r+0x48>
 800830c:	6025      	str	r5, [r4, #0]
 800830e:	e7d9      	b.n	80082c4 <_malloc_r+0x64>
 8008310:	bd70      	pop	{r4, r5, r6, pc}
 8008312:	bf00      	nop
 8008314:	20000d00 	.word	0x20000d00
 8008318:	20000d04 	.word	0x20000d04

0800831c <_realloc_r>:
 800831c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800831e:	4607      	mov	r7, r0
 8008320:	4614      	mov	r4, r2
 8008322:	460e      	mov	r6, r1
 8008324:	b921      	cbnz	r1, 8008330 <_realloc_r+0x14>
 8008326:	4611      	mov	r1, r2
 8008328:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800832c:	f7ff bf98 	b.w	8008260 <_malloc_r>
 8008330:	b922      	cbnz	r2, 800833c <_realloc_r+0x20>
 8008332:	f7ff ff49 	bl	80081c8 <_free_r>
 8008336:	4625      	mov	r5, r4
 8008338:	4628      	mov	r0, r5
 800833a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800833c:	f000 f826 	bl	800838c <_malloc_usable_size_r>
 8008340:	4284      	cmp	r4, r0
 8008342:	d90f      	bls.n	8008364 <_realloc_r+0x48>
 8008344:	4621      	mov	r1, r4
 8008346:	4638      	mov	r0, r7
 8008348:	f7ff ff8a 	bl	8008260 <_malloc_r>
 800834c:	4605      	mov	r5, r0
 800834e:	2800      	cmp	r0, #0
 8008350:	d0f2      	beq.n	8008338 <_realloc_r+0x1c>
 8008352:	4631      	mov	r1, r6
 8008354:	4622      	mov	r2, r4
 8008356:	f7ff ff11 	bl	800817c <memcpy>
 800835a:	4631      	mov	r1, r6
 800835c:	4638      	mov	r0, r7
 800835e:	f7ff ff33 	bl	80081c8 <_free_r>
 8008362:	e7e9      	b.n	8008338 <_realloc_r+0x1c>
 8008364:	4635      	mov	r5, r6
 8008366:	e7e7      	b.n	8008338 <_realloc_r+0x1c>

08008368 <_sbrk_r>:
 8008368:	b538      	push	{r3, r4, r5, lr}
 800836a:	2300      	movs	r3, #0
 800836c:	4c05      	ldr	r4, [pc, #20]	; (8008384 <_sbrk_r+0x1c>)
 800836e:	4605      	mov	r5, r0
 8008370:	4608      	mov	r0, r1
 8008372:	6023      	str	r3, [r4, #0]
 8008374:	f000 f814 	bl	80083a0 <_sbrk>
 8008378:	1c43      	adds	r3, r0, #1
 800837a:	d102      	bne.n	8008382 <_sbrk_r+0x1a>
 800837c:	6823      	ldr	r3, [r4, #0]
 800837e:	b103      	cbz	r3, 8008382 <_sbrk_r+0x1a>
 8008380:	602b      	str	r3, [r5, #0]
 8008382:	bd38      	pop	{r3, r4, r5, pc}
 8008384:	20003bfc 	.word	0x20003bfc

08008388 <__malloc_lock>:
 8008388:	4770      	bx	lr

0800838a <__malloc_unlock>:
 800838a:	4770      	bx	lr

0800838c <_malloc_usable_size_r>:
 800838c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8008390:	2800      	cmp	r0, #0
 8008392:	f1a0 0004 	sub.w	r0, r0, #4
 8008396:	bfbc      	itt	lt
 8008398:	580b      	ldrlt	r3, [r1, r0]
 800839a:	18c0      	addlt	r0, r0, r3
 800839c:	4770      	bx	lr
	...

080083a0 <_sbrk>:
 80083a0:	4b04      	ldr	r3, [pc, #16]	; (80083b4 <_sbrk+0x14>)
 80083a2:	4602      	mov	r2, r0
 80083a4:	6819      	ldr	r1, [r3, #0]
 80083a6:	b909      	cbnz	r1, 80083ac <_sbrk+0xc>
 80083a8:	4903      	ldr	r1, [pc, #12]	; (80083b8 <_sbrk+0x18>)
 80083aa:	6019      	str	r1, [r3, #0]
 80083ac:	6818      	ldr	r0, [r3, #0]
 80083ae:	4402      	add	r2, r0
 80083b0:	601a      	str	r2, [r3, #0]
 80083b2:	4770      	bx	lr
 80083b4:	20000d08 	.word	0x20000d08
 80083b8:	20003c00 	.word	0x20003c00

080083bc <_init>:
 80083bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083be:	bf00      	nop
 80083c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083c2:	bc08      	pop	{r3}
 80083c4:	469e      	mov	lr, r3
 80083c6:	4770      	bx	lr

080083c8 <_fini>:
 80083c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ca:	bf00      	nop
 80083cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083ce:	bc08      	pop	{r3}
 80083d0:	469e      	mov	lr, r3
 80083d2:	4770      	bx	lr
