
*** Running vivado
    with args -log design_1_matrix_processor_ctrl_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_matrix_processor_ctrl_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_matrix_processor_ctrl_0_0.tcl -notrace
Command: synth_design -top design_1_matrix_processor_ctrl_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10152 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 448.441 ; gain = 95.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_matrix_processor_ctrl_0_0' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_matrix_processor_ctrl_0_0/synth/design_1_matrix_processor_ctrl_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'matrix_processor_ctrl' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/9e74/matrix_processor_ctrl.v:1]
	Parameter ope_Wai bound to: 0 - type: integer 
	Parameter ope_Mul bound to: 1 - type: integer 
	Parameter ope_Add bound to: 2 - type: integer 
	Parameter ope_Min bound to: 3 - type: integer 
	Parameter ope_Tra bound to: 4 - type: integer 
	Parameter ope_Det bound to: 5 - type: integer 
	Parameter s_wai bound to: 0 - type: integer 
	Parameter s_rea bound to: 1 - type: integer 
	Parameter s_wri bound to: 2 - type: integer 
	Parameter s_ope bound to: 3 - type: integer 
	Parameter s_fin bound to: 4 - type: integer 
	Parameter cmd_read bound to: 1 - type: integer 
	Parameter cmd_write bound to: 2 - type: integer 
WARNING: [Synth 8-3848] Net mem_data_in_A in module/entity matrix_processor_ctrl does not have driver. [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/9e74/matrix_processor_ctrl.v:6]
WARNING: [Synth 8-3848] Net mem_data_in_B in module/entity matrix_processor_ctrl does not have driver. [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/9e74/matrix_processor_ctrl.v:14]
INFO: [Synth 8-6155] done synthesizing module 'matrix_processor_ctrl' (1#1) [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/9e74/matrix_processor_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matrix_processor_ctrl_0_0' (2#1) [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_matrix_processor_ctrl_0_0/synth/design_1_matrix_processor_ctrl_0_0.v:58]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[31]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[30]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[29]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[28]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[27]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[26]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[25]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[24]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[23]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[22]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[21]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[20]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[19]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[18]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[17]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[16]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[15]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[14]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[13]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[12]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[11]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[10]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[9]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[8]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[7]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[6]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[5]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[4]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[3]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[2]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[1]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[0]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[31]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[30]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[29]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[28]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[27]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[26]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[25]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[24]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[23]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[22]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[21]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[20]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[19]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[18]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[17]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[16]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[15]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[14]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[13]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[12]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[11]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[10]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[9]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[8]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[7]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[6]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[5]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[4]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[3]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[2]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[1]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_B[0]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[31]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[30]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[29]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[28]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[27]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[26]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[25]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[24]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[23]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[22]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[21]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[20]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[19]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[18]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[17]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[16]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[15]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[14]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[13]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[12]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[11]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[10]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[9]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[8]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[7]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[6]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[5]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[4]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[3]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[2]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[1]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_out_C[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 503.047 ; gain = 149.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 503.047 ; gain = 149.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 503.047 ; gain = 149.750
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/constrs_1/imports/bram_control_2.0/bram_control_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/constrs_1/imports/bram_control_2.0/bram_control_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 865.168 ; gain = 1.508
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 865.168 ; gain = 511.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 865.168 ; gain = 511.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 865.168 ; gain = 511.871
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ope_cstate_reg' in module 'matrix_processor_ctrl'
INFO: [Synth 8-5544] ROM "mem_address_A" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_address_A" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_data_in_C" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_nstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_en_A" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ope_Wai |                                0 |                             0000
                 ope_Add |                                1 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ope_cstate_reg' using encoding 'sequential' in module 'matrix_processor_ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_ope_nstate_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/9e74/matrix_processor_ctrl.v:108]
WARNING: [Synth 8-327] inferring latch for variable 's_nstate_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/9e74/matrix_processor_ctrl.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'mem_en_A_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/9e74/matrix_processor_ctrl.v:113]
WARNING: [Synth 8-327] inferring latch for variable 'mem_rst_A_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/9e74/matrix_processor_ctrl.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'mem_byte_we_A_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/9e74/matrix_processor_ctrl.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'mem_byte_we_C_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/9e74/matrix_processor_ctrl.v:122]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 865.168 ; gain = 511.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matrix_processor_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[31]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[30]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[29]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port mem_data_in_A[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\index_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/index_reg[1]' (FDE) to 'inst/index_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/index_reg[2]' (FDE) to 'inst/index_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/index_reg[3]' (FDE) to 'inst/index_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/index_reg[4]' (FDE) to 'inst/index_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\index_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s_nstate_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/mem_byte_we_C_reg[0]' (LD) to 'inst/mem_byte_we_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mem_byte_we_C_reg[1]' (LD) to 'inst/mem_byte_we_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/mem_byte_we_C_reg[2]' (LD) to 'inst/mem_byte_we_C_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mem_byte_we_A_reg[0]' (LD) to 'inst/mem_byte_we_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mem_byte_we_A_reg[1]' (LD) to 'inst/mem_byte_we_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/mem_byte_we_A_reg[2]' (LD) to 'inst/mem_byte_we_A_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mem_byte_we_A_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mem_rst_A_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/mem_en_A_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\s_cstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (s_nstate_reg[2]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (mem_en_A_reg) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (mem_rst_A_reg) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (mem_byte_we_A_reg[3]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (s_cstate_reg[2]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (index_reg[5]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (index_reg[0]) is unused and will be removed from module matrix_processor_ctrl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 865.168 ; gain = 511.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 865.168 ; gain = 511.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 874.973 ; gain = 521.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (mem_address_A_reg[0]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (mem_address_B_reg[0]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (mem_address_C_reg[0]) is unused and will be removed from module matrix_processor_ctrl.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 876.254 ; gain = 522.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 876.254 ; gain = 522.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 876.254 ; gain = 522.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 876.254 ; gain = 522.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 876.254 ; gain = 522.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 876.254 ; gain = 522.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 876.254 ; gain = 522.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |     3|
|3     |LUT2   |    64|
|4     |LUT3   |    10|
|5     |LUT4   |     2|
|6     |LUT5   |     4|
|7     |LUT6   |     2|
|8     |FDRE   |   133|
|9     |LD     |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |   246|
|2     |  inst   |matrix_processor_ctrl |   246|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 876.254 ; gain = 522.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 112 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 876.254 ; gain = 160.836
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 876.254 ; gain = 522.957
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 877.965 ; gain = 536.141
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_0_synth_1/design_1_matrix_processor_ctrl_0_0.dcp' has been generated.
