<module name="Global_Reg_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PRM_VC_SMPS_SA" acronym="PRM_VC_SMPS_SA" offset="0x20" width="32" description="This register allows the setting of the I2C slave address of the Power IC device.">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x000" description="Write 0s for future compatibility. Read is undefined." range="" rwaccess="R"/>
    <bitfield id="SA1" width="7" begin="22" end="16" resetval="0x00" description="Set the IC slave address value for the second (if any) Power IC device." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x000" description="Write 0s for future compatibility. Read is undefined." range="" rwaccess="R"/>
    <bitfield id="SA0" width="7" begin="6" end="0" resetval="0x00" description="Set the IC slave address value for the first Power IC device." range="" rwaccess="RW"/>
  </register>
  <register id="PRM_VC_SMPS_VOL_RA" acronym="PRM_VC_SMPS_VOL_RA" offset="0x24" width="32" description="This register allows the setting of the voltage configuration register address for the VDD channels.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0s for future compatibility. Read is undefined." range="" rwaccess="R"/>
    <bitfield id="VOLRA1" width="8" begin="23" end="16" resetval="0x00" description="Set the voltage configuration register address value for the second VDD channel (VDD2)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Write 0s for future compatibility. Read is undefined." range="" rwaccess="R"/>
    <bitfield id="VOLRA0" width="8" begin="7" end="0" resetval="0x00" description="Set the voltage configuration register address value for the first VDD channel (VDD1)." range="" rwaccess="RW"/>
  </register>
  <register id="PRM_VC_SMPS_CMD_RA" acronym="PRM_VC_SMPS_CMD_RA" offset="0x28" width="32" description="This register allows the setting of the ON/Retention/OFF command configuration register address for the VDD channels. It is used if the Power IC device has different register addresses for voltage value and ON/Retention/OFF command.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0s for future compatibility. Read is undefined." range="" rwaccess="R"/>
    <bitfield id="CMDRA1" width="8" begin="23" end="16" resetval="0x00" description="Set the ON/ON-LP/Retention/OFF command configuration register address value for the second VDD channel (VDD2)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Write 0s for future compatibility. Read is undefined." range="" rwaccess="R"/>
    <bitfield id="CMDRA0" width="8" begin="7" end="0" resetval="0x00" description="Set the ON/ON-LP/Retention/OFF command configuration register address value for the first VDD channel (VDD1)." range="" rwaccess="RW"/>
  </register>
  <register id="PRM_VC_CMD_VAL_0" acronym="PRM_VC_CMD_VAL_0" offset="0x2C" width="32" description="This register allows the setting of the ON/Retention/OFF voltage level values for the first VDD channel.">
    <bitfield id="ON" width="8" begin="31" end="24" resetval="0x00" description="Set the ON voltage level value for the first VDD channel (VDD1)." range="" rwaccess="RW"/>
    <bitfield id="ONLP" width="8" begin="23" end="16" resetval="0x00" description="Set the ON-LP voltage level value for the first VDD channel (VDD1)." range="" rwaccess="RW"/>
    <bitfield id="RET" width="8" begin="15" end="8" resetval="0x00" description="Set the RET voltage level value for the first VDD channel (VDD1)." range="" rwaccess="RW"/>
    <bitfield id="OFF" width="8" begin="7" end="0" resetval="0x00" description="Set the OFF voltage level value for the first VDD channel (VDD1)." range="" rwaccess="RW"/>
  </register>
  <register id="PRM_VC_CMD_VAL_1" acronym="PRM_VC_CMD_VAL_1" offset="0x30" width="32" description="This register allows the setting of the ON/Retention/OFF voltage level values for the second VDD channel. It is used if the second channel has different values than the first channel.">
    <bitfield id="ON" width="8" begin="31" end="24" resetval="0x00" description="Set the ON voltage level value for the second VDD channel (VDD2)." range="" rwaccess="RW"/>
    <bitfield id="ONLP" width="8" begin="23" end="16" resetval="0x00" description="Set the ON-LP voltage level value for the second VDD channel (VDD2)." range="" rwaccess="RW"/>
    <bitfield id="RET" width="8" begin="15" end="8" resetval="0x00" description="Set the RET voltage level value for the second VDD channel (VDD2)." range="" rwaccess="RW"/>
    <bitfield id="OFF" width="8" begin="7" end="0" resetval="0x00" description="Set the OFF voltage level value for the second VDD channel (VDD2)." range="" rwaccess="RW"/>
  </register>
  <register id="PRM_VC_CH_CONF" acronym="PRM_VC_CH_CONF" offset="0x34" width="32" description="This register allows the configuration pointers for both VDD channels.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="Write 0s for future compatibility. Read is undefined." range="" rwaccess="R"/>
    <bitfield id="CMD1" width="1" begin="20" end="20" resetval="0x0" description="Selects the ON/ON-LP/Retention/OFF voltage values for the second VDD channel (VDD2)." range="" rwaccess="RW"/>
    <bitfield id="RACEN1" width="1" begin="19" end="19" resetval="0x0" description="Enable bit for usage of RAC1." range="" rwaccess="RW"/>
    <bitfield id="RAC1" width="1" begin="18" end="18" resetval="0x0" description="Set the ON/ON-LP/Retention/OFF command configuration register address pointer for the second VDD channel (VDD2)." range="" rwaccess="RW"/>
    <bitfield id="RAV1" width="1" begin="17" end="17" resetval="0x0" description="Set the voltage configuration register address pointer for the second VDD channel (VDD2)." range="" rwaccess="RW"/>
    <bitfield id="SA1" width="1" begin="16" end="16" resetval="0x0" description="Set the slave address pointer for the second VDD channel (VDD2)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0x000" description="Write 0s for future compatibility. Read is undefined." range="" rwaccess="R"/>
    <bitfield id="CMD0" width="1" begin="4" end="4" resetval="0x0" description="Selects the ON/ON-LP/Retention/OFF voltage values for the first VDD channel (VDD1)." range="" rwaccess="RW"/>
    <bitfield id="RACEN0" width="1" begin="3" end="3" resetval="0x0" description="Enable bit for usage of RAC0." range="" rwaccess="RW"/>
    <bitfield id="RAC0" width="1" begin="2" end="2" resetval="0x0" description="Set the ON/ON-LP/Retention/OFF command configuration register address pointer for the first VDD channel (VDD1)." range="" rwaccess="RW"/>
    <bitfield id="RAV0" width="1" begin="1" end="1" resetval="0x0" description="Set the voltage configuration register address pointer for the first VDD channel (VDD1)." range="" rwaccess="RW"/>
    <bitfield id="SA0" width="1" begin="0" end="0" resetval="0x0" description="Set the slave address pointer for the first VDD channel (VDD1)." range="" rwaccess="RW"/>
  </register>
  <register id="PRM_VC_I2C_CFG" acronym="PRM_VC_I2C_CFG" offset="0x38" width="32" description="This register allows the configuration pointers for both VDD channels.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="Write 0s for future compatibility. Read is undefined." range="" rwaccess="R"/>
    <bitfield id="HSMASTER" width="1" begin="5" end="5" resetval="0x0" description="Put the I2C pads in a low power mode in case of light load." range="" rwaccess="RW">
      <bitenum value="0" token="HSMASTER_0" description="Disables the I2C pads low power mode"/>
      <bitenum value="1" token="HSMASTER_1" description="Enables the I2C pads low power mode"/>
    </bitfield>
    <bitfield id="SREN" width="1" begin="4" end="4" resetval="0x1" description="Enables the I2C repeated start operation mode." range="" rwaccess="RW">
      <bitenum value="0" token="SREN_0" description="Disables the repeated start operation mode"/>
      <bitenum value="1" token="SREN_1" description="Enables the repeated start operation mode"/>
    </bitfield>
    <bitfield id="HSEN" width="1" begin="3" end="3" resetval="0x1" description="Enables I2C bus High Speed mode." range="" rwaccess="RW">
      <bitenum value="0" token="HSEN_0" description="Disables the I2C high speed mode"/>
      <bitenum value="1" token="HSEN_1" description="Enables the I2C high speed mode"/>
    </bitfield>
    <bitfield id="MCODE" width="3" begin="2" end="0" resetval="0x0" description="Master code value for I2C High Speed preamble transmission." range="" rwaccess="RW"/>
  </register>
  <register id="PRM_VC_BYPASS_VAL" acronym="PRM_VC_BYPASS_VAL" offset="0x3C" width="32" description="This register allows the programming of the Power IC device using the bypass interface.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="Write 0s for future compatibility. Read is undefined." range="" rwaccess="RW"/>
    <bitfield id="VALID" width="1" begin="24" end="24" resetval="0x0" description="This bit validates the bypass command. It is automatically cleared by HW either after getting the acknowledge back from the SMPS or if an error occured." range="" rwaccess="RW">
      <bitenum value="0" token="VALID_0" description="Reserved"/>
      <bitenum value="0" token="VALID_0" description="The last command send has been acknowledged"/>
      <bitenum value="1" token="VALID_1" description="The Voltage Controller send the command to the I2C interface"/>
      <bitenum value="1" token="VALID_1" description="Pending command is being process"/>
    </bitfield>
    <bitfield id="DATA" width="8" begin="23" end="16" resetval="0x00" description="Data to send to the Power IC device." range="" rwaccess="RW"/>
    <bitfield id="REGADDR" width="8" begin="15" end="8" resetval="0x00" description="Set the address of Power IC device register to configure." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read is undefined." range="" rwaccess="RW"/>
    <bitfield id="SLAVEADDR" width="7" begin="6" end="0" resetval="0x00" description="Set the I2C slave address value." range="" rwaccess="RW"/>
  </register>
  <register id="PRM_RSTCTRL" acronym="PRM_RSTCTRL" offset="0x50" width="32" description="Global software and DPLL3 reset control. This register is auto-cleared. Only write 1 is possible. A read returns 0 only.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RST_DPLL3" width="1" begin="2" end="2" resetval="0x0" description="DPLL3 software reset control. This bit is reset only upon a global cold source of reset." range="" rwaccess="RW">
      <bitenum value="0" token="RST_DPLL3_0" description="DPLL3 software reset is cleared."/>
      <bitenum value="1" token="RST_DPLL3_1" description="Asserts the DPLL3 software reset and induces a global cold reset on the whole chip. The software must ensure the SDRAM is properly put in sef-refresh mode before applying this reset."/>
    </bitfield>
    <bitfield id="RST_GS" width="1" begin="1" end="1" resetval="0x0" description="Global software reset control. This bit is reset upon any global source of reset (warm and cold)." range="" rwaccess="RW">
      <bitenum value="0" token="RST_GS_0" description="Global software reset is cleared."/>
      <bitenum value="1" token="RST_GS_1" description="Asserts a global software reset."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="PRM_RSTTIME" acronym="PRM_RSTTIME" offset="0x54" width="32" description="Reset duration control.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="RSTTIME2" width="5" begin="12" end="8" resetval="0x10" description="(Power domain) reset duration 2(number of RM_ICLK clock cycles)" range="" rwaccess="RW"/>
    <bitfield id="RSTTIME1" width="8" begin="7" end="0" resetval="0x06" description="(Global) reset duration 1(number of Func_32k.clk clock cycles)" range="" rwaccess="RW"/>
  </register>
  <register id="PRM_RSTST" acronym="PRM_RSTST" offset="0x58" width="32" description="This register logs the global reset sources. Each bit is set upon release of the domain reset signal. Must be cleared by software.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ICECRUSHER_RST" width="1" begin="10" end="10" resetval="0x0" description="IceCrusher reset event. This is a source of warm reset initiated by the emulation." range="" rwaccess="RW">
      <bitenum value="0" token="ICECRUSHER_RST_0_r" description="No IceCrusher reset."/>
      <bitenum value="0" token="ICECRUSHER_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ICECRUSHER_RST_1_r" description="IceCrusher reset occurred."/>
      <bitenum value="1" token="ICECRUSHER_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="ICEPICK_RST" width="1" begin="9" end="9" resetval="0x0" description="IcePick reset event. This is a source of warm reset initiated by the emulation." range="" rwaccess="RW">
      <bitenum value="0" token="ICEPICK_RST_0_r" description="No IcePick reset."/>
      <bitenum value="0" token="ICEPICK_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="ICEPICK_RST_1_r" description="IcePick reset occurred."/>
      <bitenum value="1" token="ICEPICK_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="VDD2_VOLTAGE_MANAGER_RST" width="1" begin="8" end="8" resetval="0x0" description="VDD2 voltage manager reset event" range="" rwaccess="RW">
      <bitenum value="0" token="VDD2_VOLTAGE_MANAGER_RST_0_r" description="No VDD2 voltage manager reset."/>
      <bitenum value="0" token="VDD2_VOLTAGE_MANAGER_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="VDD2_VOLTAGE_MANAGER_RST_1_r" description="VDD2 voltage manager reset occurred."/>
      <bitenum value="1" token="VDD2_VOLTAGE_MANAGER_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="VDD1_VOLTAGE_MANAGER_RST" width="1" begin="7" end="7" resetval="0x0" description="VDD1 voltage manager reset event" range="" rwaccess="RW">
      <bitenum value="0" token="VDD1_VOLTAGE_MANAGER_RST_0_r" description="No VDD1 voltage manager reset."/>
      <bitenum value="0" token="VDD1_VOLTAGE_MANAGER_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="VDD1_VOLTAGE_MANAGER_RST_1_r" description="VDD1 voltage manager reset occurred."/>
      <bitenum value="1" token="VDD1_VOLTAGE_MANAGER_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="EXTERNAL_WARM_RST" width="1" begin="6" end="6" resetval="0x0" description="External warm reset event" range="" rwaccess="RW">
      <bitenum value="0" token="EXTERNAL_WARM_RST_0_r" description="No global warm reset."/>
      <bitenum value="0" token="EXTERNAL_WARM_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="EXTERNAL_WARM_RST_1_r" description="Global external warm reset occurred."/>
      <bitenum value="1" token="EXTERNAL_WARM_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved for non-GP devices." range="" rwaccess="RW"/>
    <bitfield id="MPU_WD_RST" width="1" begin="4" end="4" resetval="0x0" description="MPU watchdog reset event" range="" rwaccess="RW">
      <bitenum value="0" token="MPU_WD_RST_0_r" description="No MPU watchdog reset."/>
      <bitenum value="0" token="MPU_WD_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="MPU_WD_RST_1_r" description="MPU wachtdog reset occurred."/>
      <bitenum value="1" token="MPU_WD_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved for non-GP devices." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="GLOBAL_SW_RST" width="1" begin="1" end="1" resetval="0x0" description="Global software reset event" range="" rwaccess="RW">
      <bitenum value="0" token="GLOBAL_SW_RST_0_r" description="No global software reset."/>
      <bitenum value="0" token="GLOBAL_SW_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="GLOBAL_SW_RST_1_r" description="Global software reset occurred."/>
      <bitenum value="1" token="GLOBAL_SW_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="GLOBAL_COLD_RST" width="1" begin="0" end="0" resetval="0x1" description="Power-up (cold) reset event" range="" rwaccess="RW">
      <bitenum value="0" token="GLOBAL_COLD_RST_0_r" description="No power-on reset."/>
      <bitenum value="0" token="GLOBAL_COLD_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="GLOBAL_COLD_RST_1_r" description="Power-on reset occurred."/>
      <bitenum value="1" token="GLOBAL_COLD_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
  </register>
  <register id="PRM_VOLTCTRL" acronym="PRM_VOLTCTRL" offset="0x60" width="32" description="This register allows a direct control on the external power IC.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="SEL_VMODE" width="1" begin="4" end="4" resetval="0x0" description="This bit allows to select the mode used to control the Power IC (I2C or VMODE)." range="" rwaccess="RW">
      <bitenum value="0" token="SEL_VMODE_0" description="The Power IC is controlled through the I2C interface."/>
      <bitenum value="1" token="SEL_VMODE_1" description="The Power IC is controlled through the VMODE interface."/>
    </bitfield>
    <bitfield id="SEL_OFF" width="1" begin="3" end="3" resetval="0x0" description="This bit allows to select the mode used to send the OFF command." range="" rwaccess="RW">
      <bitenum value="0" token="SEL_OFF_0" description="The OFF command is sent through the voltage controller I2C interface."/>
      <bitenum value="1" token="SEL_OFF_1" description="The signal SYS.OFF_MODE is asserted."/>
    </bitfield>
    <bitfield id="AUTO_OFF" width="1" begin="2" end="2" resetval="0x0" description="This bit allows to send an OFF command to the Power IC." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_OFF_0" description="The OFF command is not sent."/>
      <bitenum value="1" token="AUTO_OFF_1" description="The OFF command is automatically send when the voltage domain is in the appropriate standby mode."/>
    </bitfield>
    <bitfield id="AUTO_RET" width="1" begin="1" end="1" resetval="0x0" description="This bit allows to send a RETENTION command to the Power IC through the voltage controller I2C interface." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_RET_0" description="The RETENTION command is not sent."/>
      <bitenum value="1" token="AUTO_RET_1" description="The RETENTION command is automatically send when the voltage domain is in the appropriate standby mode."/>
    </bitfield>
    <bitfield id="AUTO_SLEEP" width="1" begin="0" end="0" resetval="0x0" description="This bit allows to send a SLEEP command to the Power IC through the voltage controller I2C interface." range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_SLEEP_0" description="The SLEEP command is not sent."/>
      <bitenum value="1" token="AUTO_SLEEP_1" description="The SLEEP command is automatically send when the voltage domain is in the appropriate standby mode."/>
    </bitfield>
  </register>
  <register id="PRM_SRAM_PCHARGE" acronym="PRM_SRAM_PCHARGE" offset="0x64" width="32" description="This register allows setting the pre-charge time of the SRAM.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PCHARGE_TIME" width="8" begin="7" end="0" resetval="0x50" description="Number of system clock cycles for the SRAM pre-charge duration." range="" rwaccess="RW"/>
  </register>
  <register id="PRM_CLKSRC_CTRL" acronym="PRM_CLKSRC_CTRL" offset="0x70" width="32" description="This register provides control over the device source clock.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="SYSCLKDIV" width="2" begin="7" end="6" resetval="0x1" description="This field controls the system clock input divider" range="" rwaccess="RW">
      <bitenum value="0" token="SYSCLKDIV_0" description="Reserved"/>
      <bitenum value="1" token="SYSCLKDIV_1" description="Syst_clk is external clock / 1"/>
      <bitenum value="2" token="SYSCLKDIV_2" description="Syst_clk is external clock / 2"/>
      <bitenum value="3" token="SYSCLKDIV_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="AUTOEXTCLKMODE" width="2" begin="4" end="3" resetval="0x0" description="This field allows to control the external clock request (CLKREQ) and the oscillator" range="" rwaccess="RW">
      <bitenum value="0" token="AUTOEXTCLKMODE_0" description="CLKREQ is kept asserted or the oscillator is always active (in master mode)"/>
      <bitenum value="1" token="AUTOEXTCLKMODE_1" description="CLKREQ is de-asserted or the oscillator is put in power-down mode (in master mode) when all the voltages domains are SLEEP, RETENTION or OFF states."/>
      <bitenum value="2" token="AUTOEXTCLKMODE_2" description="CLKREQ is de-asserted or the oscillator is put in power-down mode (in master mode) when all the voltages domains are RETENTION or OFF states."/>
      <bitenum value="3" token="AUTOEXTCLKMODE_3" description="CLKREQ is de-asserted or the oscillator is put in power-down mode (in master mode) only when all the voltage domains are in OFF states."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="SYSCLKSEL" width="2" begin="1" end="0" resetval="0x3" description="This field reflects the mode of the ocillator. It is automatically set accordingly to the external tied-off configuration and its value is unsignificant before the release of the power-on reset." range="" rwaccess="R">
      <bitenum value="0" token="SYSCLKSEL_0" description="Bypass mode: the system clock is issued from an external square clock source"/>
      <bitenum value="1" token="SYSCLKSEL_1" description="Oscillator mode: the system clock is issued from an external quartz"/>
      <bitenum value="2" token="SYSCLKSEL_2" description="Reserved"/>
      <bitenum value="3" token="SYSCLKSEL_3" description="Unknow state (not know before release of the power-on reset)"/>
    </bitfield>
  </register>
  <register id="PRM_OBS" acronym="PRM_OBS" offset="0x80" width="32" description="This register logs the observable signals (18 bits). This register is intended to be read through the debugger interface when the device is in OFF mode.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Read is undefined." range="" rwaccess="R"/>
    <bitfield id="OBS_BUS" width="18" begin="17" end="0" resetval="0x00000" description="Indicates the current value on the observable bus." range="" rwaccess="R"/>
  </register>
  <register id="PRM_VOLTSETUP1" acronym="PRM_VOLTSETUP1" offset="0x90" width="32" description="This register allows setting the setup time of the VDD1 and VDD2 regulators. This register is used when exiting off/retention/sleep mode (or entering off/retention/sleep mode) and when OMAP manages the sequencing of the voltages regulation steps.">
    <bitfield id="SETUP_TIME2" width="16" begin="31" end="16" resetval="0x0000" description="The value, in number of cycles of SYS_CLK, determines the setup duration of VDD2 regulator. The setup duration is computed as = 8 x number of cycles of SYS_CLK set in the register bit field." range="" rwaccess="RW"/>
    <bitfield id="SETUP_TIME1" width="16" begin="15" end="0" resetval="0x0000" description="The value, in number of cycles of SYS_CLK, determines the setup duration of VDD1 regulator. The setup duration is computed as = 8 x number of cycles of SYS_CLK set in the register bit field." range="" rwaccess="RW"/>
  </register>
  <register id="PRM_VOLTOFFSET" acronym="PRM_VOLTOFFSET" offset="0x94" width="32" description="This register allows controlling the sys_offmode signal upon wake-up from OFF mode when the OFF sequence is supervised by the Power IC. This register allows setting the offset-time to de-assert sys_offmode when exiting the OFF mode.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="OFFSET_TIME" width="16" begin="15" end="0" resetval="0x0000" description="Number of 32kHz clock cycles for the OFF mode offset time" range="" rwaccess="RW"/>
  </register>
  <register id="PRM_CLKSETUP" acronym="PRM_CLKSETUP" offset="0x98" width="32" description="This register allows setting the setup time of the oscillator system clock (sys_clk), based on number of 32 kHz clock cycles.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="SETUP_TIME" width="16" begin="15" end="0" resetval="0x0000" description="Number of 32kHz clock cycles for the SETUP duration" range="" rwaccess="RW"/>
  </register>
  <register id="PRM_POLCTRL" acronym="PRM_POLCTRL" offset="0x9C" width="32" description="This register allows setting the polarity of device outputs control signals.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="OFFMODE_POL" width="1" begin="3" end="3" resetval="0x1" description="Controls the polarity of the sys_offmode signal" range="" rwaccess="RW">
      <bitenum value="0" token="OFFMODE_POL_0" description="sys_offmode is active low"/>
      <bitenum value="1" token="OFFMODE_POL_1" description="sys_offmode is active high"/>
    </bitfield>
    <bitfield id="CLKOUT_POL" width="1" begin="2" end="2" resetval="0x0" description="Controls the external output clock polarity when disabled" range="" rwaccess="RW">
      <bitenum value="0" token="CLKOUT_POL_0" description="sys_clkout is gated low when inactive"/>
      <bitenum value="1" token="CLKOUT_POL_1" description="sys_clkout is gated high when inactive"/>
    </bitfield>
    <bitfield id="CLKREQ_POL" width="1" begin="1" end="1" resetval="0x1" description="Controls the polarity of the sys_clkreq signal" range="" rwaccess="RW">
      <bitenum value="0" token="CLKREQ_POL_0" description="sys_clkreq is active low"/>
      <bitenum value="1" token="CLKREQ_POL_1" description="sys_clkreq is active high"/>
    </bitfield>
    <bitfield id="EXTVOL_POL" width="1" begin="0" end="0" resetval="0x0" description="Controls the polarity of sys_vmode signal" range="" rwaccess="RW">
      <bitenum value="0" token="EXTVOL_POL_0" description="sys_vmode signal is active low"/>
      <bitenum value="1" token="EXTVOL_POL_1" description="sys_vmode signal is active high"/>
    </bitfield>
  </register>
  <register id="PRM_VOLTSETUP2" acronym="PRM_VOLTSETUP2" offset="0xA0" width="32" description="This register allows setting the overall setup time of VDD1 and VDD2 regulators. This register is used when exiting OFF mode and when the Power IC manages the sequencing of the voltages regulation steps.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="OFFMODESETUPTIME" width="16" begin="15" end="0" resetval="0x0000" description="Number of 32kHz clock cycles for the overall setup time of VDD1 and VDD2 regulators." range="" rwaccess="RW"/>
  </register>
</module>
