From ffb1d20c46bc3d5463cd5ebe8a11913ba08126e6 Mon Sep 17 00:00:00 2001
From: John Inglis <john@clanbyte.com>
Date: Tue, 24 Nov 2015 11:41:11 +1300
Subject: [PATCH] Fixed sgtl device tree support Reworked device tree pinmux
 definitions

---
 arch/arm/boot/dts/imx6dl-opal.dtsi  |   4 +-
 arch/arm/boot/dts/imx6dl-opaldk.dts | 396 ++++++++++++++++++------------------
 2 files changed, 200 insertions(+), 200 deletions(-)

diff --git a/arch/arm/boot/dts/imx6dl-opal.dtsi b/arch/arm/boot/dts/imx6dl-opal.dtsi
index 719fd10..a8a6dd2 100644
--- a/arch/arm/boot/dts/imx6dl-opal.dtsi
+++ b/arch/arm/boot/dts/imx6dl-opal.dtsi
@@ -230,7 +230,7 @@
     pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_hog>;
 
-	hog {
+	imx6dl-opal6 {
 		pinctrl_hog: hoggrp {
 			fsl,pins = <
                 /* PMIC */
@@ -239,9 +239,7 @@
 				MX6QDL_PAD_KEY_COL3__GPIO4_IO12 0x80000000
 			>;
 		};
-	};
 
-    enet { // Workaround for missing pullup on module - remove once module hardware fixed!
 		pinctrl_enet_1: enetgrp-1 {
 			fsl,pins = <
 				MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1f0b0  // enable 22K pullup
diff --git a/arch/arm/boot/dts/imx6dl-opaldk.dts b/arch/arm/boot/dts/imx6dl-opaldk.dts
index 23ac543..9654197 100644
--- a/arch/arm/boot/dts/imx6dl-opaldk.dts
+++ b/arch/arm/boot/dts/imx6dl-opaldk.dts
@@ -10,6 +10,7 @@
  */
 /dts-v1/;
 #include "imx6dl-opal.dtsi"
+#include <dt-bindings/input/input.h>
 
 / {
 	model = "Device Solutions Opal i.MX6DL Development Kit";
@@ -27,10 +28,10 @@
 	};
 
     sound {
-		compatible = "fsl,imx6q-opaldk-sgtl5000",
+		compatible = "fsl,imx6dl-opaldk-sgtl5000",
                      "fsl,imx-audio-sgtl5000";
 		model = "imx6dl-opaldk-sgtl5000";
-		ssi-controller = <&ssi1>;
+		cpu-dai = <&ssi1>;
 		audio-codec = <&sgtl5000>;
 		audio-routing =
 			"MIC_IN", "Mic Jack",
@@ -145,28 +146,35 @@
 
     user-keys {
 		compatible = "gpio-keys";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpio_keys>;
 
         enter {  // user-button1
 			label = "Enter";
             gpios = <&gpio3 31 GPIO_ACTIVE_LOW>;
-			linux,code = <28>; // KEY_ENTER
+            gpio-key,wakeup;
+			linux,code = <KEY_ENTER>;
 		};
 
 		up {  // user-button2
 			label = "Right";
 			gpios = <&gpio3 30 GPIO_ACTIVE_LOW>;
-			linux,code = <106>; // KEY_RIGHT
+			gpio-key,wakeup;
+			linux,code = <KEY_RIGHT>;
 		};
 
 		down {  // user-button3
 			label = "Left";
             gpios = <&gpio4 13 GPIO_ACTIVE_LOW>;
-			linux,code = <105>; // KEY_LEFT
+            gpio-key,wakeup;
+			linux,code = <KEY_RIGHT>;
 		};
 	};
 
     user-leds {
         compatible = "gpio-leds";
+        pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_leds>;
 
         user-led-g1 {
             label = "user-led-g1";
@@ -309,7 +317,6 @@
 		DVDD-supply = <&ldo6_reg>;  // 1v5
 		pwn-gpios = <&gpio3 2 GPIO_ACTIVE_HIGH>;
 		rst-gpios = <&gpio2 28 GPIO_ACTIVE_LOW>;
-        ipu_id = <0>;
 		csi_id = <1>;
 		mclk = <24000000>;
 		mclk_source = <0>;
@@ -330,24 +337,25 @@
 		interrupts = <21 2>;
 		wakeup-gpios = <&gpio3 21 0>;
 	};
-/*
-    ov564x: ov564x@3c {
-		compatible = "ovti,ov564x";
-		reg = <0x3c>;
+
+    adv7180: adv7180@21 {
+		compatible = "adv,adv7180";
+		reg = <0x21>;
 		pinctrl-names = "default";
 		pinctrl-0 = <&pinctrl_ipu1_2>;
-		clocks = <&clks 200>;
+		clocks = <&clks IMX6QDL_CLK_CKO2>;  // IMX6QDL_CLK_CKO
 		clock-names = "csi_mclk";
 		DOVDD-supply = <&reg_csi_1v8>; // 1v8
 		AVDD-supply = <&ldo5_reg>; // 2v8
 		DVDD-supply = <&ldo6_reg>;  // 1v5
+		PVDD-supply = <&ldo6_reg>;  /* 1.8v */
 		pwn-gpios = <&gpio5 0 1>;
 		rst-gpios = <&gpio3 9 0>;
 		csi_id = <0>;
 		mclk = <24000000>;
 		mclk_source = <0>;
+		cvbs = <1>;
 	};
-*/
 };
 
 &i2c4 {
@@ -425,18 +433,9 @@
     pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_hog>;
 
-	hog {
+	imx6dl-opal6 {
 		pinctrl_hog: hoggrp {
 			fsl,pins = <
-                /* LEDs */
-				MX6QDL_PAD_EIM_DA5__GPIO3_IO05      0x80000000
-                MX6QDL_PAD_EIM_DA1__GPIO3_IO01      0x80000000
-                MX6QDL_PAD_EIM_DA4__GPIO3_IO04      0x80000000
-                MX6QDL_PAD_EIM_DA14__GPIO3_IO14     0x80000000
-                /* User Buttons */
-                MX6QDL_PAD_EIM_D31__GPIO3_IO31      0x1b0b0
-                MX6QDL_PAD_EIM_D30__GPIO3_IO30      0x1b0b0
-                MX6QDL_PAD_KEY_ROW3__GPIO4_IO13     0x1b0b0
                 /* Audio and camera clocks */
                 MX6QDL_PAD_GPIO_0__CCM_CLKO1        0x130b0
                 MX6QDL_PAD_GPIO_3__CCM_CLKO2        0x130b0
@@ -471,224 +470,227 @@
 
                 MX6QDL_PAD_EIM_D28__GPIO3_IO28      0x80000000
                 MX6QDL_PAD_EIM_D29__GPIO3_IO29      0x80000000
+
+                MX6QDL_PAD_NANDF_D2__GPIO2_IO02     0x1f0b0
+                MX6QDL_PAD_NANDF_D3__GPIO2_IO03     0x1f0b0
 			>;
 		};
-	};
 
-	audmux {
-		pinctrl_audmux_2: audmux-2 {
-			fsl,pins = <
-				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD  0x130b0
-				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC  0x130b0
-				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD  0x110b0
-				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0
-			>;
+		pinctrl_leds: ledsgrp {  /* LEDs */
+		    fsl,pins = <
+				MX6QDL_PAD_EIM_DA5__GPIO3_IO05      0x80000000
+                MX6QDL_PAD_EIM_DA1__GPIO3_IO01      0x80000000
+                MX6QDL_PAD_EIM_DA4__GPIO3_IO04      0x80000000
+                MX6QDL_PAD_EIM_DA14__GPIO3_IO14     0x80000000
+            >;
 		};
-	};
 
-    flexcan1 {
+        pinctrl_gpio_keys: gpio_keysgrp {  /* User Buttons */
+            fsl,pins = <
+                MX6QDL_PAD_EIM_D31__GPIO3_IO31      0x1b0b0
+                MX6QDL_PAD_EIM_D30__GPIO3_IO30      0x1b0b0
+                MX6QDL_PAD_KEY_ROW3__GPIO4_IO13     0x1b0b0
+            >;
+        };
+
+        pinctrl_audmux_2: audmux-2 {
+            fsl,pins = <
+                MX6QDL_PAD_CSI0_DAT7__AUD3_RXD  0x130b0
+                MX6QDL_PAD_CSI0_DAT4__AUD3_TXC  0x130b0
+                MX6QDL_PAD_CSI0_DAT5__AUD3_TXD  0x110b0
+                MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x130b0
+            >;
+        };
+
         pinctrl_flexcan1_3: flexcan1grp-3 {
-			fsl,pins = <
-				MX6QDL_PAD_SD3_CMD__FLEXCAN1_TX     0x80000000
-				MX6QDL_PAD_SD3_CLK__FLEXCAN1_RX     0x80000000
-			>;
-		};
-	};
+            fsl,pins = <
+                MX6QDL_PAD_SD3_CMD__FLEXCAN1_TX     0x80000000
+                MX6QDL_PAD_SD3_CLK__FLEXCAN1_RX     0x80000000
+            >;
+        };
 
-	flexcan2 {
         pinctrl_flexcan2_2: flexcan2grp-2 {
-			fsl,pins = <
-				MX6QDL_PAD_SD3_DAT0__FLEXCAN2_TX    0x80000000
-				MX6QDL_PAD_SD3_DAT1__FLEXCAN2_RX    0x80000000
-			>;
-		};
-	};
+            fsl,pins = <
+                MX6QDL_PAD_SD3_DAT0__FLEXCAN2_TX    0x80000000
+                MX6QDL_PAD_SD3_DAT1__FLEXCAN2_RX    0x80000000
+            >;
+        };
 
-    ecspi2 {
-		pinctrl_ecspi2_1: ecspi2grp-1 {
-			fsl,pins = <
-				MX6QDL_PAD_EIM_OE__ECSPI2_MISO  0x100b1
-				MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI 0x100b1
-				MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK 0x100b1
+        pinctrl_ecspi2_1: ecspi2grp-1 {
+            fsl,pins = <
+                MX6QDL_PAD_EIM_OE__ECSPI2_MISO  0x100b1
+                MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI 0x100b1
+                MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK 0x100b1
                 MX6QDL_PAD_EIM_A25__ECSPI2_RDY  0x100b1
                 /* i.MX SPI driver only supports GPIO SS */
                 MX6QDL_PAD_EIM_RW__GPIO2_IO26   0x80000000
                 MX6QDL_PAD_EIM_LBA__GPIO2_IO27  0x80000000
-			>;
-		};
-    };
+            >;
+        };
 
-    i2c1 {
-		pinctrl_i2c1_2: i2c1grp-2 {
-			fsl,pins = <
-				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
-				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
-			>;
-		};
-	};
+        pinctrl_i2c1_2: i2c1grp-2 {
+            fsl,pins = <
+                MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
+                MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
+            >;
+        };
 
-	i2c2 {
-		pinctrl_i2c2_1: i2c2grp-1 {
-			fsl,pins = <
-				MX6QDL_PAD_EIM_EB2__I2C2_SCL 0x4001b8b1
-				MX6QDL_PAD_EIM_D16__I2C2_SDA 0x4001b8b1
-			>;
-		};
-	};
+        pinctrl_i2c2_1: i2c2grp-1 {
+            fsl,pins = <
+                MX6QDL_PAD_EIM_EB2__I2C2_SCL 0x4001b8b1
+                MX6QDL_PAD_EIM_D16__I2C2_SDA 0x4001b8b1
+            >;
+        };
 
-	i2c3 {
-		pinctrl_i2c3_1: i2c3grp-1 {
-			fsl,pins = <
-				MX6QDL_PAD_EIM_D17__I2C3_SCL 0x4001b8b1
-				MX6QDL_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
-			>;
-		};
-	};
+        pinctrl_i2c3_1: i2c3grp-1 {
+            fsl,pins = <
+                MX6QDL_PAD_EIM_D17__I2C3_SCL 0x4001b8b1
+                MX6QDL_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
+            >;
+        };
 
-    i2c4 {
         pinctrl_i2c4_1: i2c4grp-1 {
             fsl,pins = <
                 MX6QDL_PAD_NANDF_WP_B__I2C4_SCL 0x4001b8b1
                 MX6QDL_PAD_NANDF_CS3__I2C4_SDA  0x4001b8b1
             >;
         };
-    };
 
-    ipu1 {
-		pinctrl_ipu1_1: ipu1grp-1 {
-			fsl,pins = <
-				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
-				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
-				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
-				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
-				MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
-				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
-				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
-				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
-				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
-				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
-				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
-				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
-				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
-				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
-				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
-				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
-				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
-				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
-				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
-				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
-				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
-				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
-				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
-				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
-				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
-				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
-				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
-				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
-				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
-			>;
-		};
-    };
+        pinctrl_ipu1_1: ipu1grp {
+            fsl,pins = <
+                MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
+                MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
+                MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
+                MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
+                MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
+                MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
+                MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
+                MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
+                MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
+                MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
+                MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
+                MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
+                MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
+                MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
+                MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
+                MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
+                MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
+                MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
+                MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
+                MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
+                MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
+                MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
+                MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
+                MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
+                MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
+                MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
+                MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
+                MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
+                MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
+            >;
+        };
 
-    uart1 {
-		pinctrl_uart1_1: uart1grp-1 {
-			fsl,pins = <
-				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
-				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
-			>;
-		};
+        pinctrl_ipu1_2: ipu1grp-2 { /* parallel camera */
+            fsl,pins = <
+                MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x80000000
+                MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x80000000
+                MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x80000000
+                MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x80000000
+                MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x80000000
+                MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x80000000
+                MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x80000000
+                MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x80000000
+                MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000
+                MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x80000000
+                MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x80000000
+                MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x80000000
+            >;
+        };
+
+        pinctrl_uart1_1: uart1grp-1 {
+            fsl,pins = <
+                MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
+                MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
+            >;
+        };
 
         pinctrl_uart1_modem_1: uart1_modemgrp-1 {
-			fsl,pins = <
+            fsl,pins = <
                 MX6QDL_PAD_EIM_D19__UART1_CTS_B 0x1b0b1
                 MX6QDL_PAD_EIM_D20__UART1_RTS_B 0x1b0b1
                 MX6QDL_PAD_EIM_D23__UART1_DCD_B 0x1b0b1
                 MX6QDL_PAD_EIM_D25__UART1_DSR_B 0x1b0b1
                 MX6QDL_PAD_EIM_D24__UART1_DTR_B 0x1b0b1
                 MX6QDL_PAD_EIM_EB3__UART1_RI_B  0x1b0b1
-			>;
-		};
-    };
+            >;
+        };
 
-    uart2 {
         pinctrl_uart2_3: uart2grp-3 {
-			fsl,pins = <
-				MX6QDL_PAD_EIM_D26__UART2_TX_DATA   0x1b0b1
-				MX6QDL_PAD_EIM_D27__UART2_RX_DATA   0x1b0b1
-				//MX6QDL_PAD_EIM_D29__UART2_RTS_B     0x1b0b1
-				//MX6QDL_PAD_EIM_D28__UART2_CTS_B     0x1b0b1
-			>;
+            fsl,pins = <
+                MX6QDL_PAD_EIM_D26__UART2_TX_DATA   0x1b0b1
+                MX6QDL_PAD_EIM_D27__UART2_RX_DATA   0x1b0b1
+                //MX6QDL_PAD_EIM_D29__UART2_RTS_B     0x1b0b1
+                //MX6QDL_PAD_EIM_D28__UART2_CTS_B     0x1b0b1
+            >;
         };
-    };
 
-    uart4 {
-		pinctrl_uart4_1: uart4grp-1 {
-			fsl,pins = <
-				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
-				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
-			>;
-		};
-	};
+        pinctrl_uart4_1: uart4grp-1 {
+            fsl,pins = <
+                MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
+                MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
+            >;
+        };
 
-    uart5 {
-		pinctrl_uart5_1: uart5grp-1 {
-			fsl,pins = <
-				MX6QDL_PAD_KEY_COL1__UART5_TX_DATA  0x1b0b1
-				MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA  0x1b0b1
+        pinctrl_uart5_1: uart5grp-1 {
+            fsl,pins = <
+                MX6QDL_PAD_KEY_COL1__UART5_TX_DATA  0x1b0b1
+                MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA  0x1b0b1
                 MX6QDL_PAD_KEY_COL4__UART5_RTS_B    0x1b0b1
                 MX6QDL_PAD_KEY_ROW4__UART5_CTS_B    0x1b0b1
-			>;
-		};
-	};
+            >;
+        };
 
-    pwm1 {
-		pinctrl_pwm1_2: pwm1grp-2 {
-			fsl,pins = <
-				MX6QDL_PAD_GPIO_9__PWM1_OUT 0x1b0b1
-			>;
-		};
-	};
+        pinctrl_pwm1_2: pwm1grp-2 {
+            fsl,pins = <
+                MX6QDL_PAD_GPIO_9__PWM1_OUT 0x1b0b1
+            >;
+        };
 
-	usdhc1 {
-		pinctrl_usdhc1_1: usdhc1grp-1 {
-			fsl,pins = <
-				MX6QDL_PAD_SD1_CMD__SD1_CMD    0x17071
-				MX6QDL_PAD_SD1_CLK__SD1_CLK    0x10071
-				MX6QDL_PAD_SD1_DAT0__SD1_DATA0 0x17071
-				MX6QDL_PAD_SD1_DAT1__SD1_DATA1 0x17071
-				MX6QDL_PAD_SD1_DAT2__SD1_DATA2 0x17071
-				MX6QDL_PAD_SD1_DAT3__SD1_DATA3 0x17071
-			>;
-		};
-	};
+        pinctrl_usdhc1_1: usdhc1grp-1 {
+            fsl,pins = <
+                MX6QDL_PAD_SD1_CMD__SD1_CMD    0x17071
+                MX6QDL_PAD_SD1_CLK__SD1_CLK    0x10071
+                MX6QDL_PAD_SD1_DAT0__SD1_DATA0 0x17071
+                MX6QDL_PAD_SD1_DAT1__SD1_DATA1 0x17071
+                MX6QDL_PAD_SD1_DAT2__SD1_DATA2 0x17071
+                MX6QDL_PAD_SD1_DAT3__SD1_DATA3 0x17071
+            >;
+        };
 
-	usdhc2 {
         pinctrl_usdhc2_2: usdhc2grp-2 {
-			fsl,pins = <
-				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
-				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
-				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
-				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
-				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
-				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
-			>;
-		};
-	};
+            fsl,pins = <
+                MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
+                MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
+                MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
+                MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
+                MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
+                MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
+            >;
+        };
 
-	usdhc4 {
-		pinctrl_usdhc4_1: usdhc4grp-1 {
-			fsl,pins = <
-				MX6QDL_PAD_SD4_CMD__SD4_CMD    0x17059
-				MX6QDL_PAD_SD4_CLK__SD4_CLK    0x10059
-				MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
-				MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
-				MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
-				MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
-				MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17059
-				MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17059
-				MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x17059
-				MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059
-			>;
-		};
-    };
+        pinctrl_usdhc4_1: usdhc4grp-1 {
+            fsl,pins = <
+                MX6QDL_PAD_SD4_CMD__SD4_CMD    0x17059
+                MX6QDL_PAD_SD4_CLK__SD4_CLK    0x10059
+                MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
+                MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
+                MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
+                MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
+                MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17059
+                MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17059
+                MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x17059
+                MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059
+            >;
+        };
+	};
 };
-- 
1.9.1

