Generating HDL for page 12.12.04.1 I CYCLE LATCH at 6/18/2020 1:51:51 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_12_12_04_1_I_CYCLE_LATCH_tb.vhdl, generating default test bench code.
Found combinatorial loop (need D FF) at output of gate at 5E
Found combinatorial loop (need D FF) at output of gate at 4E
Processing extension from block at 1F (Database ID=197162) to 1G (Database ID=197163)
Copied connection from extension output pin H to master block at 1F
Copied connection from extension output pin H to master block at 1F
Removed 22 outputs from Gate at 1B to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 2E to ignored block(s) or identical signal names
Removed 16 outputs from Gate at 1F to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 3G to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 4H to ignored block(s) or identical signal names
Added LAMP signal LAMP_11C8J15
Added LAMP signal LAMP_15A1H10
Generating Statement for block at 1B with output pin(s) of OUT_1B_H, OUT_1B_H
	and inputs of OUT_5E_C
	and logic function of Special
Generating Statement for block at 5E with *latched* output pin(s) of OUT_5E_C_Latch, OUT_5E_C_Latch
	and inputs of MS_PROGRAM_RES_OR_S_LOGIC_GATE,OUT_5G_P,OUT_4E_F
	and logic function of NAND
Generating Statement for block at 4E with *latched* output pin(s) of OUT_4E_F_Latch, OUT_4E_F_Latch
	and inputs of OUT_5E_C,OUT_5F_NoPin
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_B
	and inputs of OUT_1B_H,MS_CONTROL_REG_DISABLE
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_B, OUT_2E_B
	and inputs of OUT_3E_B
	and logic function of EQUAL
Generating Statement for block at 5F with output pin(s) of OUT_5F_NoPin
	and inputs of PS_LOGIC_GATE_B_1,PS_I_CYCLE_CTRL
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_H
	and inputs of OUT_3G_C
	and logic function of Special
Generating Statement for block at 5G with output pin(s) of OUT_5G_P
	and inputs of PS_LOGIC_GATE_B_1,MS_I_CYCLE_CTRL
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_C, OUT_3G_C, OUT_3G_C, OUT_3G_C
	and inputs of OUT_4E_F
	and logic function of Special
Generating Statement for block at 4H with output pin(s) of OUT_4H_K
	and inputs of OUT_2E_B
	and logic function of NOT
Generating Statement for block at 2H with output pin(s) of OUT_2H_B
	and inputs of OUT_3G_C
	and logic function of NOT
Generating Statement for block at 1H with output pin(s) of 
	and inputs of OUT_2H_B
	and logic function of Lamp
Generating Statement for block at 2I with output pin(s) of OUT_2I_B
	and inputs of OUT_3G_C
	and logic function of NOT
Generating Statement for block at 1I with output pin(s) of 
	and inputs of OUT_2I_B
	and logic function of Lamp
Generating output sheet edge signal assignment to 
	signal PS_I_CYCLE
	from gate output OUT_1B_H
Generating output sheet edge signal assignment to 
	signal MS_I_CYCLE_DOT_NOT_CR_DISABLE
	from gate output OUT_2E_B
Generating output sheet edge signal assignment to 
	signal PS_I_CYCLE_1
	from gate output OUT_1F_H
Generating output sheet edge signal assignment to 
	signal MS_I_CYCLE
	from gate output OUT_3G_C
Generating output sheet edge signal assignment to 
	signal PS_I_CYCLE_DOT_NOT_CR_DISABLE
	from gate output OUT_4H_K
Generating D Flip Flop for block at 5E
Generating D Flip Flop for block at 4E
