// Seed: 436435023
module module_0 (
    output tri0  id_0,
    output uwire id_1,
    output tri   id_2
);
  assign id_2 = id_4[""] - "";
  id_5 :
  assert property (@(id_5) 1)
  else;
  generate
    assign id_4[1] = id_4;
  endgenerate
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    input supply0 id_3,
    output wor id_4,
    output tri0 id_5,
    output tri id_6,
    input uwire id_7,
    input supply1 id_8,
    output tri id_9,
    input supply1 id_10,
    input tri id_11,
    input supply0 id_12,
    input uwire id_13,
    input supply0 id_14,
    input wor id_15,
    input wand id_16,
    input supply1 id_17
);
  tri0 id_19;
  assign id_0 = id_14;
  module_0(
      id_4, id_6, id_6
  );
  assign id_5 = 1;
  always begin
    id_19 = 1;
  end
  wire id_20;
endmodule
