{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 29 16:35:47 2018 " "Info: Processing started: Thu Mar 29 16:35:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off yjc -c yjc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off yjc -c yjc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_27 " "Info: Assuming node \"CLOCK_27\" is an undefined clock" {  } { { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 3 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "aft_clk " "Info: Detected ripple clock \"aft_clk\" as buffer" {  } { { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "aft_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_27 register sep_clk\[10\] register aft_clk 306.75 MHz 3.26 ns Internal " "Info: Clock \"CLOCK_27\" has Internal fmax of 306.75 MHz between source register \"sep_clk\[10\]\" and destination register \"aft_clk\" (period= 3.26 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.538 ns + Longest register register " "Info: + Longest register to register delay is 2.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sep_clk\[10\] 1 REG LCFF_X31_Y34_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y34_N29; Fanout = 3; REG Node = 'sep_clk\[10\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sep_clk[10] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.275 ns) 0.770 ns Equal0~2 2 COMB LCCOMB_X31_Y34_N4 1 " "Info: 2: + IC(0.495 ns) + CELL(0.275 ns) = 0.770 ns; Loc. = LCCOMB_X31_Y34_N4; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { sep_clk[10] Equal0~2 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.393 ns) 1.873 ns Equal0~4 3 COMB LCCOMB_X31_Y33_N26 1 " "Info: 3: + IC(0.710 ns) + CELL(0.393 ns) = 1.873 ns; Loc. = LCCOMB_X31_Y33_N26; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { Equal0~2 Equal0~4 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.150 ns) 2.454 ns aft_clk~0 4 COMB LCCOMB_X32_Y33_N16 1 " "Info: 4: + IC(0.431 ns) + CELL(0.150 ns) = 2.454 ns; Loc. = LCCOMB_X32_Y33_N16; Fanout = 1; COMB Node = 'aft_clk~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { Equal0~4 aft_clk~0 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.538 ns aft_clk 5 REG LCFF_X32_Y33_N17 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.538 ns; Loc. = LCFF_X32_Y33_N17; Fanout = 3; REG Node = 'aft_clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { aft_clk~0 aft_clk } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.902 ns ( 35.54 % ) " "Info: Total cell delay = 0.902 ns ( 35.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.636 ns ( 64.46 % ) " "Info: Total interconnect delay = 1.636 ns ( 64.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.538 ns" { sep_clk[10] Equal0~2 Equal0~4 aft_clk~0 aft_clk } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.538 ns" { sep_clk[10] {} Equal0~2 {} Equal0~4 {} aft_clk~0 {} aft_clk {} } { 0.000ns 0.495ns 0.710ns 0.431ns 0.000ns } { 0.000ns 0.275ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.508 ns - Smallest " "Info: - Smallest clock skew is -0.508 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.156 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 2.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.537 ns) 2.156 ns aft_clk 2 REG LCFF_X32_Y33_N17 3 " "Info: 2: + IC(0.640 ns) + CELL(0.537 ns) = 2.156 ns; Loc. = LCFF_X32_Y33_N17; Fanout = 3; REG Node = 'aft_clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { CLOCK_27 aft_clk } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 70.32 % ) " "Info: Total cell delay = 1.516 ns ( 70.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.640 ns ( 29.68 % ) " "Info: Total interconnect delay = 0.640 ns ( 29.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { CLOCK_27 aft_clk } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.156 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} } { 0.000ns 0.000ns 0.640ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.664 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G11 24 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 24; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.664 ns sep_clk\[10\] 3 REG LCFF_X31_Y34_N29 3 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X31_Y34_N29; Fanout = 3; REG Node = 'sep_clk\[10\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CLOCK_27~clkctrl sep_clk[10] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 56.91 % ) " "Info: Total cell delay = 1.516 ns ( 56.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 43.09 % ) " "Info: Total interconnect delay = 1.148 ns ( 43.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_27 CLOCK_27~clkctrl sep_clk[10] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} sep_clk[10] {} } { 0.000ns 0.000ns 0.113ns 1.035ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { CLOCK_27 aft_clk } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.156 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} } { 0.000ns 0.000ns 0.640ns } { 0.000ns 0.979ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_27 CLOCK_27~clkctrl sep_clk[10] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} sep_clk[10] {} } { 0.000ns 0.000ns 0.113ns 1.035ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.538 ns" { sep_clk[10] Equal0~2 Equal0~4 aft_clk~0 aft_clk } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.538 ns" { sep_clk[10] {} Equal0~2 {} Equal0~4 {} aft_clk~0 {} aft_clk {} } { 0.000ns 0.495ns 0.710ns 0.431ns 0.000ns } { 0.000ns 0.275ns 0.393ns 0.150ns 0.084ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { CLOCK_27 aft_clk } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.156 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} } { 0.000ns 0.000ns 0.640ns } { 0.000ns 0.979ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { CLOCK_27 CLOCK_27~clkctrl sep_clk[10] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} sep_clk[10] {} } { 0.000ns 0.000ns 0.113ns 1.035ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "current_state.pay_ok SW\[16\] CLOCK_27 3.672 ns register " "Info: tsu for register \"current_state.pay_ok\" (data pin = \"SW\[16\]\", clock pin = \"CLOCK_27\") is 3.672 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.478 ns + Longest pin register " "Info: + Longest pin to register delay is 8.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 PIN PIN_V1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 3; PIN Node = 'SW\[16\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.687 ns) + CELL(0.275 ns) 6.814 ns Selector2~0 2 COMB LCCOMB_X42_Y14_N20 2 " "Info: 2: + IC(5.687 ns) + CELL(0.275 ns) = 6.814 ns; Loc. = LCCOMB_X42_Y14_N20; Fanout = 2; COMB Node = 'Selector2~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.962 ns" { SW[16] Selector2~0 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.438 ns) 7.539 ns Selector2~1 3 COMB LCCOMB_X42_Y14_N30 1 " "Info: 3: + IC(0.287 ns) + CELL(0.438 ns) = 7.539 ns; Loc. = LCCOMB_X42_Y14_N30; Fanout = 1; COMB Node = 'Selector2~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { Selector2~0 Selector2~1 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.438 ns) 8.394 ns Selector2~2 4 COMB LCCOMB_X42_Y14_N10 1 " "Info: 4: + IC(0.417 ns) + CELL(0.438 ns) = 8.394 ns; Loc. = LCCOMB_X42_Y14_N10; Fanout = 1; COMB Node = 'Selector2~2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { Selector2~1 Selector2~2 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.478 ns current_state.pay_ok 5 REG LCFF_X42_Y14_N11 4 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.478 ns; Loc. = LCFF_X42_Y14_N11; Fanout = 4; REG Node = 'current_state.pay_ok'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector2~2 current_state.pay_ok } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.087 ns ( 24.62 % ) " "Info: Total cell delay = 2.087 ns ( 24.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.391 ns ( 75.38 % ) " "Info: Total interconnect delay = 6.391 ns ( 75.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.478 ns" { SW[16] Selector2~0 Selector2~1 Selector2~2 current_state.pay_ok } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.478 ns" { SW[16] {} SW[16]~combout {} Selector2~0 {} Selector2~1 {} Selector2~2 {} current_state.pay_ok {} } { 0.000ns 0.000ns 5.687ns 0.287ns 0.417ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.438ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 4.770 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to destination register is 4.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.787 ns) 2.406 ns aft_clk 2 REG LCFF_X32_Y33_N17 3 " "Info: 2: + IC(0.640 ns) + CELL(0.787 ns) = 2.406 ns; Loc. = LCFF_X32_Y33_N17; Fanout = 3; REG Node = 'aft_clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { CLOCK_27 aft_clk } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.000 ns) 3.224 ns aft_clk~clkctrl 3 COMB CLKCTRL_G9 32 " "Info: 3: + IC(0.818 ns) + CELL(0.000 ns) = 3.224 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'aft_clk~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { aft_clk aft_clk~clkctrl } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 4.770 ns current_state.pay_ok 4 REG LCFF_X42_Y14_N11 4 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 4.770 ns; Loc. = LCFF_X42_Y14_N11; Fanout = 4; REG Node = 'current_state.pay_ok'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { aft_clk~clkctrl current_state.pay_ok } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 48.28 % ) " "Info: Total cell delay = 2.303 ns ( 48.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.467 ns ( 51.72 % ) " "Info: Total interconnect delay = 2.467 ns ( 51.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.770 ns" { CLOCK_27 aft_clk aft_clk~clkctrl current_state.pay_ok } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.770 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} aft_clk~clkctrl {} current_state.pay_ok {} } { 0.000ns 0.000ns 0.640ns 0.818ns 1.009ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.478 ns" { SW[16] Selector2~0 Selector2~1 Selector2~2 current_state.pay_ok } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.478 ns" { SW[16] {} SW[16]~combout {} Selector2~0 {} Selector2~1 {} Selector2~2 {} current_state.pay_ok {} } { 0.000ns 0.000ns 5.687ns 0.287ns 0.417ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.438ns 0.438ns 0.084ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.770 ns" { CLOCK_27 aft_clk aft_clk~clkctrl current_state.pay_ok } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.770 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} aft_clk~clkctrl {} current_state.pay_ok {} } { 0.000ns 0.000ns 0.640ns 0.818ns 1.009ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 HEX5\[0\] given_money\[1\] 13.393 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"HEX5\[0\]\" through register \"given_money\[1\]\" is 13.393 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 4.771 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to source register is 4.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.787 ns) 2.406 ns aft_clk 2 REG LCFF_X32_Y33_N17 3 " "Info: 2: + IC(0.640 ns) + CELL(0.787 ns) = 2.406 ns; Loc. = LCFF_X32_Y33_N17; Fanout = 3; REG Node = 'aft_clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { CLOCK_27 aft_clk } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.000 ns) 3.224 ns aft_clk~clkctrl 3 COMB CLKCTRL_G9 32 " "Info: 3: + IC(0.818 ns) + CELL(0.000 ns) = 3.224 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'aft_clk~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { aft_clk aft_clk~clkctrl } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 4.771 ns given_money\[1\] 4 REG LCFF_X45_Y14_N21 14 " "Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 4.771 ns; Loc. = LCFF_X45_Y14_N21; Fanout = 14; REG Node = 'given_money\[1\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { aft_clk~clkctrl given_money[1] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 48.27 % ) " "Info: Total cell delay = 2.303 ns ( 48.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.468 ns ( 51.73 % ) " "Info: Total interconnect delay = 2.468 ns ( 51.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.771 ns" { CLOCK_27 aft_clk aft_clk~clkctrl given_money[1] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.771 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} aft_clk~clkctrl {} given_money[1] {} } { 0.000ns 0.000ns 0.640ns 0.818ns 1.010ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 188 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.372 ns + Longest register pin " "Info: + Longest register to pin delay is 8.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns given_money\[1\] 1 REG LCFF_X45_Y14_N21 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y14_N21; Fanout = 14; REG Node = 'given_money\[1\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { given_money[1] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.150 ns) 1.217 ns WideOr11~0 2 COMB LCCOMB_X41_Y14_N30 1 " "Info: 2: + IC(1.067 ns) + CELL(0.150 ns) = 1.217 ns; Loc. = LCCOMB_X41_Y14_N30; Fanout = 1; COMB Node = 'WideOr11~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { given_money[1] WideOr11~0 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.438 ns) 2.335 ns WideOr11~1 3 COMB LCCOMB_X40_Y14_N8 3 " "Info: 3: + IC(0.680 ns) + CELL(0.438 ns) = 2.335 ns; Loc. = LCCOMB_X40_Y14_N8; Fanout = 3; COMB Node = 'WideOr11~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { WideOr11~0 WideOr11~1 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.395 ns) + CELL(2.642 ns) 8.372 ns HEX5\[0\] 4 PIN PIN_T2 0 " "Info: 4: + IC(3.395 ns) + CELL(2.642 ns) = 8.372 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'HEX5\[0\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.037 ns" { WideOr11~1 HEX5[0] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.230 ns ( 38.58 % ) " "Info: Total cell delay = 3.230 ns ( 38.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.142 ns ( 61.42 % ) " "Info: Total interconnect delay = 5.142 ns ( 61.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.372 ns" { given_money[1] WideOr11~0 WideOr11~1 HEX5[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.372 ns" { given_money[1] {} WideOr11~0 {} WideOr11~1 {} HEX5[0] {} } { 0.000ns 1.067ns 0.680ns 3.395ns } { 0.000ns 0.150ns 0.438ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.771 ns" { CLOCK_27 aft_clk aft_clk~clkctrl given_money[1] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.771 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} aft_clk~clkctrl {} given_money[1] {} } { 0.000ns 0.000ns 0.640ns 0.818ns 1.010ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.372 ns" { given_money[1] WideOr11~0 WideOr11~1 HEX5[0] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "8.372 ns" { given_money[1] {} WideOr11~0 {} WideOr11~1 {} HEX5[0] {} } { 0.000ns 1.067ns 0.680ns 3.395ns } { 0.000ns 0.150ns 0.438ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[16\] LEDR\[16\] 9.859 ns Longest " "Info: Longest tpd from source pin \"SW\[16\]\" to destination pin \"LEDR\[16\]\" is 9.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 PIN PIN_V1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 3; PIN Node = 'SW\[16\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.209 ns) + CELL(2.798 ns) 9.859 ns LEDR\[16\] 2 PIN PIN_AE12 0 " "Info: 2: + IC(6.209 ns) + CELL(2.798 ns) = 9.859 ns; Loc. = PIN_AE12; Fanout = 0; PIN Node = 'LEDR\[16\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.007 ns" { SW[16] LEDR[16] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.650 ns ( 37.02 % ) " "Info: Total cell delay = 3.650 ns ( 37.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.209 ns ( 62.98 % ) " "Info: Total interconnect delay = 6.209 ns ( 62.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.859 ns" { SW[16] LEDR[16] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.859 ns" { SW[16] {} SW[16]~combout {} LEDR[16] {} } { 0.000ns 0.000ns 6.209ns } { 0.000ns 0.852ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "need_money_temp\[2\] SW\[1\] CLOCK_27 2.306 ns register " "Info: th for register \"need_money_temp\[2\]\" (data pin = \"SW\[1\]\", clock pin = \"CLOCK_27\") is 2.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 4.771 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 4.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.787 ns) 2.406 ns aft_clk 2 REG LCFF_X32_Y33_N17 3 " "Info: 2: + IC(0.640 ns) + CELL(0.787 ns) = 2.406 ns; Loc. = LCFF_X32_Y33_N17; Fanout = 3; REG Node = 'aft_clk'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { CLOCK_27 aft_clk } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.000 ns) 3.224 ns aft_clk~clkctrl 3 COMB CLKCTRL_G9 32 " "Info: 3: + IC(0.818 ns) + CELL(0.000 ns) = 3.224 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'aft_clk~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { aft_clk aft_clk~clkctrl } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 4.771 ns need_money_temp\[2\] 4 REG LCFF_X43_Y14_N31 1 " "Info: 4: + IC(1.010 ns) + CELL(0.537 ns) = 4.771 ns; Loc. = LCFF_X43_Y14_N31; Fanout = 1; REG Node = 'need_money_temp\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { aft_clk~clkctrl need_money_temp[2] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 48.27 % ) " "Info: Total cell delay = 2.303 ns ( 48.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.468 ns ( 51.73 % ) " "Info: Total interconnect delay = 2.468 ns ( 51.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.771 ns" { CLOCK_27 aft_clk aft_clk~clkctrl need_money_temp[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.771 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} aft_clk~clkctrl {} need_money_temp[2] {} } { 0.000ns 0.000ns 0.640ns 0.818ns 1.010ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 154 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.731 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; PIN Node = 'SW\[1\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.242 ns) 2.647 ns need_money_temp\[4\]~18 2 COMB LCCOMB_X43_Y14_N30 1 " "Info: 2: + IC(1.406 ns) + CELL(0.242 ns) = 2.647 ns; Loc. = LCCOMB_X43_Y14_N30; Fanout = 1; COMB Node = 'need_money_temp\[4\]~18'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { SW[1] need_money_temp[4]~18 } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.731 ns need_money_temp\[2\] 3 REG LCFF_X43_Y14_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.731 ns; Loc. = LCFF_X43_Y14_N31; Fanout = 1; REG Node = 'need_money_temp\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { need_money_temp[4]~18 need_money_temp[2] } "NODE_NAME" } } { "yjc.v" "" { Text "C:/Users/Dell/Desktop/yjc/yjc.v" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.325 ns ( 48.52 % ) " "Info: Total cell delay = 1.325 ns ( 48.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.406 ns ( 51.48 % ) " "Info: Total interconnect delay = 1.406 ns ( 51.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { SW[1] need_money_temp[4]~18 need_money_temp[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { SW[1] {} SW[1]~combout {} need_money_temp[4]~18 {} need_money_temp[2] {} } { 0.000ns 0.000ns 1.406ns 0.000ns } { 0.000ns 0.999ns 0.242ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.771 ns" { CLOCK_27 aft_clk aft_clk~clkctrl need_money_temp[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.771 ns" { CLOCK_27 {} CLOCK_27~combout {} aft_clk {} aft_clk~clkctrl {} need_money_temp[2] {} } { 0.000ns 0.000ns 0.640ns 0.818ns 1.010ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { SW[1] need_money_temp[4]~18 need_money_temp[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { SW[1] {} SW[1]~combout {} need_money_temp[4]~18 {} need_money_temp[2] {} } { 0.000ns 0.000ns 1.406ns 0.000ns } { 0.000ns 0.999ns 0.242ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 29 16:35:47 2018 " "Info: Processing ended: Thu Mar 29 16:35:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
