{
  "module_name": "bd9571mwv.h",
  "hash_id": "78d79cfdb0a91be583fffa5b688e7829f6f8008ff331a8286ba596e9c1bc438d",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/bd9571mwv.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_BD9571MWV_H\n#define __LINUX_MFD_BD9571MWV_H\n\n#include <linux/device.h>\n#include <linux/regmap.h>\n\n \n#define BD9571MWV_VENDOR_CODE\t\t\t0x00\n#define BD9571MWV_VENDOR_CODE_VAL\t\t0xdb\n#define BD9571MWV_PRODUCT_CODE\t\t\t0x01\n#define BD9571MWV_PRODUCT_CODE_BD9571MWV\t0x60\n#define BD9571MWV_PRODUCT_CODE_BD9574MWF\t0x74\n#define BD9571MWV_PRODUCT_REVISION\t\t0x02\n\n#define BD9571MWV_I2C_FUSA_MODE\t\t\t0x10\n#define BD9571MWV_I2C_MD2_E1_BIT_1\t\t0x11\n#define BD9571MWV_I2C_MD2_E1_BIT_2\t\t0x12\n\n#define BD9571MWV_BKUP_MODE_CNT\t\t\t0x20\n#define BD9571MWV_BKUP_MODE_CNT_KEEPON_MASK\tGENMASK(3, 0)\n#define BD9571MWV_BKUP_MODE_CNT_KEEPON_DDR0\tBIT(0)\n#define BD9571MWV_BKUP_MODE_CNT_KEEPON_DDR1\tBIT(1)\n#define BD9571MWV_BKUP_MODE_CNT_KEEPON_DDR0C\tBIT(2)\n#define BD9571MWV_BKUP_MODE_CNT_KEEPON_DDR1C\tBIT(3)\n#define BD9571MWV_BKUP_MODE_STATUS\t\t0x21\n#define BD9571MWV_BKUP_RECOVERY_CNT\t\t0x22\n#define BD9571MWV_BKUP_CTRL_TIM_CNT\t\t0x23\n#define BD9571MWV_WAITBKUP_WDT_CNT\t\t0x24\n#define BD9571MWV_128H_TIM_CNT\t\t\t0x26\n#define BD9571MWV_QLLM_CNT\t\t\t0x27\n\n#define BD9571MWV_AVS_SET_MONI\t\t\t0x31\n#define BD9571MWV_AVS_SET_MONI_MASK\t\t0x3\n#define BD9571MWV_AVS_VD09_VID(n)\t\t(0x32 + (n))\n#define BD9571MWV_AVS_DVFS_VID(n)\t\t(0x36 + (n))\n\n#define BD9571MWV_VD18_VID\t\t\t0x42\n#define BD9571MWV_VD25_VID\t\t\t0x43\n#define BD9571MWV_VD33_VID\t\t\t0x44\n\n#define BD9571MWV_DVFS_VINIT\t\t\t0x50\n#define BD9574MWF_VD09_VINIT\t\t\t0x51\n#define BD9571MWV_DVFS_SETVMAX\t\t\t0x52\n#define BD9571MWV_DVFS_BOOSTVID\t\t\t0x53\n#define BD9571MWV_DVFS_SETVID\t\t\t0x54\n#define BD9571MWV_DVFS_MONIVDAC\t\t\t0x55\n#define BD9571MWV_DVFS_PGD_CNT\t\t\t0x56\n\n#define BD9571MWV_GPIO_DIR\t\t\t0x60\n#define BD9571MWV_GPIO_OUT\t\t\t0x61\n#define BD9571MWV_GPIO_IN\t\t\t0x62\n#define BD9571MWV_GPIO_DEB\t\t\t0x63\n#define BD9571MWV_GPIO_INT_SET\t\t\t0x64\n#define BD9571MWV_GPIO_INT\t\t\t0x65\n#define BD9571MWV_GPIO_INTMASK\t\t\t0x66\n#define BD9574MWF_GPIO_MUX\t\t\t0x67\n\n#define BD9571MWV_REG_KEEP(n)\t\t\t(0x70 + (n))\n\n#define BD9571MWV_PMIC_INTERNAL_STATUS\t\t0x80\n#define BD9571MWV_PROT_ERROR_STATUS0\t\t0x81\n#define BD9571MWV_PROT_ERROR_STATUS1\t\t0x82\n#define BD9571MWV_PROT_ERROR_STATUS2\t\t0x83\n#define BD9571MWV_PROT_ERROR_STATUS3\t\t0x84\n#define BD9571MWV_PROT_ERROR_STATUS4\t\t0x85\n#define BD9574MWF_PROT_ERROR_STATUS5\t\t0x86\n#define BD9574MWF_SYSTEM_ERROR_STATUS\t\t0x87\n\n#define BD9571MWV_INT_INTREQ\t\t\t0x90\n#define BD9571MWV_INT_INTREQ_MD1_INT\t\tBIT(0)\n#define BD9571MWV_INT_INTREQ_MD2_E1_INT\t\tBIT(1)\n#define BD9571MWV_INT_INTREQ_MD2_E2_INT\t\tBIT(2)\n#define BD9571MWV_INT_INTREQ_PROT_ERR_INT\tBIT(3)\n#define BD9571MWV_INT_INTREQ_GP_INT\t\tBIT(4)\n#define BD9571MWV_INT_INTREQ_128H_OF_INT\tBIT(5)\n#define BD9571MWV_INT_INTREQ_WDT_OF_INT\t\tBIT(6)\n#define BD9571MWV_INT_INTREQ_BKUP_TRG_INT\tBIT(7)\n#define BD9571MWV_INT_INTMASK\t\t\t0x91\n\n#define BD9574MWF_SSCG_CNT\t\t\t0xA0\n#define BD9574MWF_POFFB_MRB\t\t\t0xA1\n#define BD9574MWF_SMRB_WR_PROT\t\t\t0xA2\n#define BD9574MWF_SMRB_ASSERT\t\t\t0xA3\n#define BD9574MWF_SMRB_STATUS\t\t\t0xA4\n\n#define BD9571MWV_ACCESS_KEY\t\t\t0xff\n\n \nenum bd9571mwv_irqs {\n\tBD9571MWV_IRQ_MD1,\n\tBD9571MWV_IRQ_MD2_E1,\n\tBD9571MWV_IRQ_MD2_E2,\n\tBD9571MWV_IRQ_PROT_ERR,\n\tBD9571MWV_IRQ_GP,\n\tBD9571MWV_IRQ_128H_OF,\t \n\tBD9571MWV_IRQ_WDT_OF,\n\tBD9571MWV_IRQ_BKUP_TRG,\n};\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}