Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:../../../src:../../../test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=conv_two_layers MAXSOURCEDIRS=../../src:../../../src \
	maxJavaRun -v -m 8192 ConvTwoLayersManager \
	DFEModel=MAIA maxFileName=ConvTwoLayers target='DFE' enableMPCX=false \
	bitWidth=16 PF=1 PC=1 PK=1 H=32 W=32 C=32 F=32 K=3 SEQ0=0 SEQ1=1 USE_DRAM=true FREQ=200 COEFF_ON_CHIP=true
]0; maxJavaRun: ConvTwoLayersManager DFEModel=MAIA maxFileName=ConvTwoLayers target=DFE enableMPCX=false bitWidth=16 PF=1 PC=1 PK=1 H=32 W=32 C=32 F=32 K=3 SEQ0=0 SEQ1=1 USE_DRAM=true FREQ=200 COEFF_ON_CHIP=true maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:../../../src:../../../test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:../../../src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : conv_two_layers
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : conv_two_layers.ConvTwoLayersManager
Class arguments     : DFEModel=MAIA maxFileName=ConvTwoLayers target=DFE enableMPCX=false bitWidth=16 PF=1 PC=1 PK=1 H=32 W=32 C=32 F=32 K=3 SEQ0=0 SEQ1=1 USE_DRAM=true FREQ=200 COEFF_ON_CHIP=true
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      ../../../src:
                      ../../../test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Wed 13:19: MaxCompiler version: 2021.1
Wed 13:19: Build "ConvTwoLayers" start time: Wed Dec 08 13:19:31 GMT 2021
Wed 13:19: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Wed 13:20: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200
Wed 13:20: Detailed build log available in "_build.log"
Wed 13:20: 
Wed 13:20: ENGINE BUILD PARAMETERS
Wed 13:20: 	              Build name: ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200
Wed 13:20: 	             maxFileName: ConvTwoLayers                                                                  
Wed 13:20: 	                  target: DFE                                                                            
Wed 13:20: 	                DFEModel: MAIA                                                                           
Wed 13:20: 	              enableMPCX: false                                                                          
Wed 13:20: 	                bitWidth: 16                                                                             
Wed 13:20: 	                   DTYPE: fixed                                                                          
Wed 13:20: 	           NUM_FRAC_BITS: 8                                                                              
Wed 13:20: 	                      PF: 1                                                                              
Wed 13:20: 	                      PC: 1                                                                              
Wed 13:20: 	                      PK: 1                                                                              
Wed 13:20: 	                       H: 32                                                                             
Wed 13:20: 	                       W: 32                                                                             
Wed 13:20: 	                       C: 32                                                                             
Wed 13:20: 	                       F: 32                                                                             
Wed 13:20: 	                       K: 3                                                                              
Wed 13:20: 	                     SEQ: 0                                                                              
Wed 13:20: 	                    FREQ: 200                                                                            
Wed 13:20: 	                USE_DRAM: true                                                                           
Wed 13:20: 	                 USE_BNN: false                                                                          
Wed 13:20: 	            USE_WINOGRAD: false                                                                          
Wed 13:20: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                          
Wed 13:20: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                              
Wed 13:20: 	                   DEBUG: false                                                                          
Wed 13:20: 	           COEFF_ON_CHIP: true                                                                           
Wed 13:20: 	                    SEQ0: 0                                                                              
Wed 13:20: 	                    SEQ1: 1                                                                              
Wed 13:21: Generating kernel conv0 ...
Wed 13:21: Instantiating kernel "conv0"
Wed 13:21: coeffOnChip = true
Wed 13:21: Created new memory for coeff: conv0_coeff_f0_c0_k0
Wed 13:21: Created new memory for coeff: conv0_coeff_f0_c0_k1
Wed 13:21: Created new memory for coeff: conv0_coeff_f0_c0_k2
Wed 13:21: Created new memory for coeff: conv0_coeff_f0_c0_k3
Wed 13:21: Created new memory for coeff: conv0_coeff_f0_c0_k4
Wed 13:21: Created new memory for coeff: conv0_coeff_f0_c0_k5
Wed 13:21: Created new memory for coeff: conv0_coeff_f0_c0_k6
Wed 13:21: Created new memory for coeff: conv0_coeff_f0_c0_k7
Wed 13:21: Created new memory for coeff: conv0_coeff_f0_c0_k8
Wed 13:21: Ifmap buffer configuration 36992 x 1
Wed 13:21: loop = false
Wed 13:21: Building line buffer for "conv0" ...
Wed 13:21: Line buffer shape 3 x 34, produces 1 number of 3 x 3 tiles per cycle
Wed 13:21: Line buffer input vector size: 1, output vector size: 9.
Wed 13:21: Number of separated line buffers: 1
Wed 13:21: Initialising line buffer kernel with 3 x 34 x 1
Wed 13:21: Size of line buffer output: 3
Wed 13:21: Number of line buffer output chunks: 3
Wed 13:21: Connecting outputs from chunk (#000) ...
Wed 13:21: Connecting outputs from chunk (#001) ...
Wed 13:21: Connecting outputs from chunk (#002) ...
Wed 13:21: Building the CORE arithmetic unit for "conv0" ...
Wed 13:21: CORE ifmap vector size: 9
Wed 13:21: CORE coefficient vector size: 9
Wed 13:21: CORE ofmap vector size: 1
Wed 13:21: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Wed 13:21: Compiling kernel "conv0"
Wed 13:21: 
Wed 13:21: Generating kernel conv1 ...
Wed 13:21: Instantiating kernel "conv1"
Wed 13:21: coeffOnChip = true
Wed 13:21: Created new memory for coeff: conv1_coeff_f0_c0_k0
Wed 13:21: Created new memory for coeff: conv1_coeff_f0_c0_k1
Wed 13:21: Created new memory for coeff: conv1_coeff_f0_c0_k2
Wed 13:21: Created new memory for coeff: conv1_coeff_f0_c0_k3
Wed 13:21: Created new memory for coeff: conv1_coeff_f0_c0_k4
Wed 13:21: Created new memory for coeff: conv1_coeff_f0_c0_k5
Wed 13:21: Created new memory for coeff: conv1_coeff_f0_c0_k6
Wed 13:21: Created new memory for coeff: conv1_coeff_f0_c0_k7
Wed 13:21: Created new memory for coeff: conv1_coeff_f0_c0_k8
Wed 13:21: Ifmap buffer configuration 1024 x 1
Wed 13:21: loop = false
Wed 13:21: Building line buffer for "conv1" ...
Wed 13:21: Line buffer shape 3 x 32, produces 1 number of 3 x 3 tiles per cycle
Wed 13:21: Line buffer input vector size: 1, output vector size: 9.
Wed 13:21: Number of separated line buffers: 1
Wed 13:21: Initialising line buffer kernel with 3 x 32 x 1
Wed 13:21: Size of line buffer output: 3
Wed 13:21: Number of line buffer output chunks: 3
Wed 13:21: Connecting outputs from chunk (#000) ...
Wed 13:21: Connecting outputs from chunk (#001) ...
Wed 13:21: Connecting outputs from chunk (#002) ...
Wed 13:21: Building the CORE arithmetic unit for "conv1" ...
Wed 13:21: CORE ifmap vector size: 9
Wed 13:21: CORE coefficient vector size: 9
Wed 13:21: CORE ofmap vector size: 1
Wed 13:21: [ConvLayerOfmapBuffer] depth = 28800 addr_bits =    15
Wed 13:21: Compiling kernel "conv1"
Wed 13:21: 
Wed 13:21: Generating padding kernels for DRAM access
Wed 13:21: Instantiating kernel "ifmap_unpad"
Wed 13:21: Compiling kernel "ifmap_unpad"
Wed 13:21: 
Wed 13:21: Instantiating kernel "ofmap_pad"
Wed 13:21: Compiling kernel "ofmap_pad"
Wed 13:21: 
Wed 13:21: Setting up stream connections for conv0
Wed 13:21: Setting up stream connections for conv1
Wed 13:21: Generating input files (VHDL, netlists, vendor specific IP cores)
Wed 15:05: Running back-end  build (15 phases)
Wed 15:05: (1/15) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Wed 15:05: (2/15) - Synthesize DFE Modules (VivadoSynth)
Wed 15:05: Executing Synthesis Strategy VIVADO_DEFAULT
Wed 15:22: (3/15) - Generate Resource Report (VivadoResourceUsage)
Wed 15:22: (4/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Wed 15:22: (5/15) - Analyse Resource Usage (VivadoResourceCounter)
Wed 15:22: 
Wed 15:22: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Wed 15:22: For this compile, we estimate this process may take longer than 1 hour.
Wed 15:22: We recommend running in simulation to verify correctness before building hardware.
Wed 15:22: 
Wed 15:22: PRELIMINARY RESOURCE USAGE
Wed 15:22: FPGA: xcVU9P-FLGB2104-2-E
Wed 15:22: Logic utilization:      219177 / 3546720 (6.18%)
Wed 15:22:   LUTs:                  86579 / 1182240 (7.32%)
Wed 15:22:   Primary FFs:          132598 / 2364480 (5.61%)
Wed 15:22: DSP blocks:                 27 / 6840    (0.39%)
Wed 15:22: Block memory (BRAM18):     617 / 4320    (14.28%)
Wed 15:22: Block memory (URAM):         5 / 960     (0.52%)
Wed 15:22: 
Wed 15:22: (6/15) - Analyse Power Usage (PreliminaryVivadoReportPower)
Wed 15:22: 
Wed 15:22: PRELIMINARY POWER REPORT
Wed 15:22: Total On-Chip Power (W) 9.74 (budget: 91.80) 
Wed 15:22: Dynamic Power (W)       7.08 
Wed 15:22: Device Static Power(W)  2.66 
Wed 15:22: 
Wed 15:22: (7/15) - Place DFE (VivadoImplementation)
Wed 15:22: Executing the following 1 Implementation Strategy in 1 thread:
Wed 15:22:  - VIVADO_DEFAULT
Wed 16:45: Implementation: Strategy "VIVADO_DEFAULT" met timing with score 0 (best score 0)
Wed 16:45: (8/15) - Generate Resource Report (VivadoResourceUsage)
Wed 16:45: (9/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Wed 16:45: (10/15) - Analyse Power Usage (FinalVivadoReportPower)
Wed 16:45: 
Wed 16:45: FINAL POWER REPORT
Wed 16:45: Total On-Chip Power (W) 10.79 (budget: 91.80) 
Wed 16:45: Dynamic Power (W)        8.11 
Wed 16:45: Device Static Power(W)   2.68 
Wed 16:45: 
Wed 16:45: (11/15) - Generate Configuration (VivadoBitgen)
Wed 16:55: (12/15) - Update Checksum (VivadoUpdateChecksum)
Wed 16:56: (13/15) - Convert Programming File (VivadoCfgfileGen)
Wed 16:56: (14/15) - Generate MaxFile (VivadoGenerateMaxFile)
Wed 16:56: (15/15) - Clean Build Directory (VivadoCleanBuildDirectory)
Wed 16:57: 
Wed 16:57: FINAL RESOURCE USAGE
Wed 16:57: FPGA: xcVU9P-FLGB2104-2-E
Wed 16:57: Logic utilization:      201432 / 3546720 (5.68%)
Wed 16:57:   LUTs:                  77700 / 1182240 (6.57%)
Wed 16:57:   Primary FFs:          123732 / 2364480 (5.23%)
Wed 16:57: DSP blocks:                 27 / 6840    (0.39%)
Wed 16:57: Block memory (BRAM18):     617 / 4320    (14.28%)
Wed 16:57: Block memory (URAM):         5 / 960     (0.52%)
Wed 16:57: 
Wed 16:57: MaxFile: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200/results/ConvTwoLayers.max (MD5Sum: 76bf5c978269d178069c5ed3c95ed505)
Wed 16:57: Build completed: Wed Dec 08 16:57:00 GMT 2021 (took 3 hours, 37 mins, 28 secs)
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200/results/ConvTwoLayers.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200/results/Maxfiles.h
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200/results/ConvTwoLayers.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200/results/ConvTwoLayers_backup.max
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200/results/ConvTwoLayers.h
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200/results/ConvTwoLayers.max
mv /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200/results/ConvTwoLayers_backup.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200/results/ConvTwoLayers.max
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200/results/../scratch/ConvTwoLayers.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200/results/ConvTwoLayers.h
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200/results/../scratch/ConvTwoLayers.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200/results/ConvTwoLayers.max
# rm -rf /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200/results/../scratch
sliccompile /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200/results/ConvTwoLayers.max ConvTwoLayers_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200_dfe.o
Processing maxfile for MAX5_LIMA from '/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200/results/ConvTwoLayers.max'.
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/dev/null" -DSLIC_NO_DESTRUCTORS -c /tmp/sliccompile_3745903143693183386/cobject/max_3083718950307410498.c -o /tmp/sliccompile_3745903143693183386/cobject/max_3083718950307410498.c.o 
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/ConvTwoLayers_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200/results/ConvTwoLayers.max" -DSLIC_NO_DESTRUCTORS -c /vol/cc/opt/maxeler/maxcompiler-2021.1/src/slicinterface/MaxFileInit.c -o max_7021085543951504229.o 
ld -r /tmp/sliccompile_3745903143693183386/cobject/max_3083718950307410498.c.o max_7021085543951504229.o -o ConvTwoLayers_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200_dfe.o 
Copying .max file C object into '/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/conv_two_layers'
g++ -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I../../../runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I../../../lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_ -DUSE_DRAM  -o ConvTwoLayers_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200_dfe ConvTwoLayers_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200_dfe.o ConvTwoLayers_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_1_DRAM_COC_FREQ_200_dfec.o -L/mnt/ccnas2/bdp/rz3515/cccad/opt/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib -L/lib/maxeleros-sim/lib -L./ -lmaxeleros -lglog -lgflags -lslic -lm -lpthread -lcurl
