

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling20be9959047424737a0422e874fccc2e  /home/pars/Documents/sim_10/cc_afforest
Extracting PTX file and ptxas options    1: cc_afforest.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_10/cc_afforest
self exe links to: /home/pars/Documents/sim_10/cc_afforest
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_10/cc_afforest
Running md5sum using "md5sum /home/pars/Documents/sim_10/cc_afforest "
self exe links to: /home/pars/Documents/sim_10/cc_afforest
Extracting specific PTX file named cc_afforest.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z17afforest_directediiPKmPKiS0_S2_Pii : hostFun 0x0x556f6b6dd5b6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_afforest.1.sm_75.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z8compressiPi'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8afforestiPKmPKiPii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19afforest_undirectediiPKmPKiPii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17afforest_directediiPKmPKiS0_S2_Pii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_afforest.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_afforest.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z17afforest_directediiPKmPKiS0_S2_Pii' : regs=16, lmem=0, smem=0, cmem=404
GPGPU-Sim PTX: Kernel '_Z19afforest_undirectediiPKmPKiPii' : regs=16, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z8afforestiPKmPKiPii' : regs=12, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z8compressiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: __cudaRegisterFunction _Z19afforest_undirectediiPKmPKiPii : hostFun 0x0x556f6b6dd382, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z8afforestiPKmPKiPii : hostFun 0x0x556f6b6dd19c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z8compressiPi : hostFun 0x0x556f6b6dcff7, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/great-britain_osm.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 7733822 |E| 16313034
This graph is symmetrized
Launching CUDA CC solver (30211 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc3b144fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc3b144f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc3b144e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc3b144e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc3b144f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x556f6b6dd19c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: Finding dominators for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: Finding postdominators for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8afforestiPKmPKiPii'...
GPGPU-Sim PTX: reconvergence points for _Z8afforestiPKmPKiPii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x120 (cc_afforest.1.sm_75.ptx:82) @%p1 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x170 (cc_afforest.1.sm_75.ptx:93) @%p2 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1d0 (cc_afforest.1.sm_75.ptx:106) @%p3 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x210 (cc_afforest.1.sm_75.ptx:116) @%p4 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x220 (cc_afforest.1.sm_75.ptx:119) @%p5 bra $L__BB1_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x238 (cc_afforest.1.sm_75.ptx:123) @%p6 bra $L__BB1_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x280 (cc_afforest.1.sm_75.ptx:135) @%p7 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (cc_afforest.1.sm_75.ptx:138) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8afforestiPKmPKiPii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8afforestiPKmPKiPii'.
GPGPU-Sim PTX: pushing kernel '_Z8afforestiPKmPKiPii' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z8afforestiPKmPKiPii'
Destroy streams for kernel 1: size 0
kernel_name = _Z8afforestiPKmPKiPii 
kernel_launch_uid = 1 
gpu_sim_cycle = 917453
gpu_sim_insn = 335912791
gpu_ipc =     366.1363
gpu_tot_sim_cycle = 917453
gpu_tot_sim_insn = 335912791
gpu_tot_ipc =     366.1363
gpu_tot_issued_cta = 30211
gpu_occupancy = 84.7497% 
gpu_tot_occupancy = 84.7497% 
max_total_param_size = 0
gpu_stall_dramfull = 225982
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.8185
partiton_level_parallism_total  =       7.8185
partiton_level_parallism_util =       7.8721
partiton_level_parallism_util_total  =       7.8721
L2_BW  =     341.5107 GB/Sec
L2_BW_total  =     341.5107 GB/Sec
gpu_total_sim_rate=36046

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 377550, Miss = 194143, Miss_rate = 0.514, Pending_hits = 118421, Reservation_fails = 70683
	L1D_cache_core[1]: Access = 380189, Miss = 195692, Miss_rate = 0.515, Pending_hits = 119227, Reservation_fails = 72926
	L1D_cache_core[2]: Access = 380528, Miss = 195305, Miss_rate = 0.513, Pending_hits = 119456, Reservation_fails = 71388
	L1D_cache_core[3]: Access = 379791, Miss = 195270, Miss_rate = 0.514, Pending_hits = 118944, Reservation_fails = 72026
	L1D_cache_core[4]: Access = 380679, Miss = 195856, Miss_rate = 0.514, Pending_hits = 119603, Reservation_fails = 72865
	L1D_cache_core[5]: Access = 379221, Miss = 194903, Miss_rate = 0.514, Pending_hits = 118810, Reservation_fails = 72987
	L1D_cache_core[6]: Access = 376593, Miss = 193641, Miss_rate = 0.514, Pending_hits = 118126, Reservation_fails = 69946
	L1D_cache_core[7]: Access = 378556, Miss = 195072, Miss_rate = 0.515, Pending_hits = 118747, Reservation_fails = 73205
	L1D_cache_core[8]: Access = 379884, Miss = 195484, Miss_rate = 0.515, Pending_hits = 119420, Reservation_fails = 70245
	L1D_cache_core[9]: Access = 379975, Miss = 195066, Miss_rate = 0.513, Pending_hits = 119535, Reservation_fails = 66147
	L1D_cache_core[10]: Access = 381354, Miss = 195675, Miss_rate = 0.513, Pending_hits = 119399, Reservation_fails = 75206
	L1D_cache_core[11]: Access = 380920, Miss = 195817, Miss_rate = 0.514, Pending_hits = 119288, Reservation_fails = 70883
	L1D_cache_core[12]: Access = 379133, Miss = 195113, Miss_rate = 0.515, Pending_hits = 118905, Reservation_fails = 72016
	L1D_cache_core[13]: Access = 379760, Miss = 195217, Miss_rate = 0.514, Pending_hits = 119196, Reservation_fails = 72058
	L1D_cache_core[14]: Access = 378470, Miss = 194569, Miss_rate = 0.514, Pending_hits = 118593, Reservation_fails = 69418
	L1D_cache_core[15]: Access = 379955, Miss = 194966, Miss_rate = 0.513, Pending_hits = 119360, Reservation_fails = 69902
	L1D_cache_core[16]: Access = 380545, Miss = 195802, Miss_rate = 0.515, Pending_hits = 119212, Reservation_fails = 68663
	L1D_cache_core[17]: Access = 379338, Miss = 195320, Miss_rate = 0.515, Pending_hits = 118673, Reservation_fails = 71413
	L1D_cache_core[18]: Access = 380393, Miss = 195315, Miss_rate = 0.513, Pending_hits = 119078, Reservation_fails = 68346
	L1D_cache_core[19]: Access = 379249, Miss = 194983, Miss_rate = 0.514, Pending_hits = 119233, Reservation_fails = 70873
	L1D_cache_core[20]: Access = 377422, Miss = 194496, Miss_rate = 0.515, Pending_hits = 118321, Reservation_fails = 71219
	L1D_cache_core[21]: Access = 380228, Miss = 195538, Miss_rate = 0.514, Pending_hits = 119179, Reservation_fails = 72077
	L1D_cache_core[22]: Access = 378461, Miss = 194503, Miss_rate = 0.514, Pending_hits = 118572, Reservation_fails = 69092
	L1D_cache_core[23]: Access = 378498, Miss = 194632, Miss_rate = 0.514, Pending_hits = 118610, Reservation_fails = 69936
	L1D_cache_core[24]: Access = 379401, Miss = 195068, Miss_rate = 0.514, Pending_hits = 119128, Reservation_fails = 67942
	L1D_cache_core[25]: Access = 379555, Miss = 194943, Miss_rate = 0.514, Pending_hits = 118937, Reservation_fails = 71759
	L1D_cache_core[26]: Access = 381191, Miss = 195303, Miss_rate = 0.512, Pending_hits = 119592, Reservation_fails = 72713
	L1D_cache_core[27]: Access = 380043, Miss = 195236, Miss_rate = 0.514, Pending_hits = 119299, Reservation_fails = 71484
	L1D_cache_core[28]: Access = 380270, Miss = 195649, Miss_rate = 0.515, Pending_hits = 119277, Reservation_fails = 70240
	L1D_cache_core[29]: Access = 378753, Miss = 194886, Miss_rate = 0.515, Pending_hits = 118749, Reservation_fails = 73896
	L1D_total_cache_accesses = 11385905
	L1D_total_cache_misses = 5853463
	L1D_total_cache_miss_rate = 0.5141
	L1D_total_cache_pending_hits = 3570890
	L1D_total_cache_reservation_fails = 2131554
	L1D_cache_data_port_util = 0.072
	L1D_cache_fill_port_util = 0.214
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1961552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3570890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2025533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2131554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3827930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3570890
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11385905

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1952892
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 178662
ctas_completed 30211, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
14237, 14269, 14330, 14313, 14282, 14436, 14240, 14230, 14107, 14094, 13975, 14047, 14005, 14050, 14116, 14161, 14094, 14178, 14107, 14022, 14024, 14018, 14217, 14037, 14169, 14172, 14371, 14121, 14116, 14229, 14081, 14077, 
gpgpu_n_tot_thrd_icount = 436755616
gpgpu_n_tot_w_icount = 13648613
gpgpu_n_stall_shd_mem = 2936439
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7173078
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 55360553
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38670080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 464103
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2472336
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4101261	W0_Idle:138569	W0_Scoreboard:91545321	W1:1025613	W2:487489	W3:252740	W4:134494	W5:73838	W6:39078	W7:20396	W8:9022	W9:3467	W10:1213	W11:355	W12:63	W13:31	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:13	W30:280	W31:19289	W32:11581232
single_issue_nums: WS0:3411221	WS1:3414007	WS2:3412490	WS3:3410895	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 46827704 {8:5853463,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 52784600 {40:1319615,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 234138520 {40:5853463,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 52784600 {40:1319615,}
maxmflatency = 2855 
max_icnt2mem_latency = 749 
maxmrqlatency = 2424 
max_icnt2sh_latency = 198 
averagemflatency = 546 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 115 
avg_icnt2sh_latency = 3 
mrq_lat_table:718938 	103233 	156002 	305586 	600444 	909026 	1124695 	1042178 	689873 	102258 	2699 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1388623 	1793578 	3769655 	221014 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	708867 	333391 	185397 	68371 	4894490 	921426 	41698 	18698 	740 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6177025 	738563 	179501 	49017 	18403 	10243 	326 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	265 	647 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      7063      7063      7339      7336      5746      5745      5751      5751      5804      5802      6027      6033      6064      6080      6309      6317 
dram[1]:      7011      7008      7288      7361      5734      5703      5739      5708      5836      5847      5987      5986      6038      6050      6283      6283 
dram[2]:      6950      6986      7289      7292      5611      5580      5616      5585      5806      5806      5989      5964      6028      5984      6199      6184 
dram[3]:      6933      6981      7239      7301      5641      5642      5647      5648      5807      5806      5954      5915      6005      5976      6085      6297 
dram[4]:      7046      7030      7384      7403      5746      5745      5752      5751      5804      5804      6027      6034      6047      6073      6292      6298 
dram[5]:      7014      7043      7329      7337      5734      5703      5740      5709      5838      5848      5987      5986      6038      6047      6270      6270 
dram[6]:      6983      6964      7293      7278      5611      5580      5617      5586      5805      5805      5998      5968      6107      6068      6146      6088 
dram[7]:      6913      6934      7246      7281      5641      5642      5647      5647      5806      5806      5966      5912      6061      6182      6071      6225 
dram[8]:      6999      7008      7342      7342      5746      5745      5751      5751      5804      5802      6028      6038      6203      6211      6245      6251 
dram[9]:      7023      6989      7303      7322      5734      5703      5739      5708      5836      5847      5990      5989      6186      6160      6226      6227 
dram[10]:      6936      6982      7267      7294      5611      5580      5616      5585      5806      5804      5987      5965      6047      6008      6153      6121 
dram[11]:      6935      6981      7246      7277      5641      5641      5646      5647      5806      5806      5958      5912      6016      5993      6085      6267 
average row accesses per activate:
dram[0]:  6.947356  7.036184  6.932176  7.132920  6.732540  6.861181  6.867826  7.218599  6.727273  7.076941  6.891068  7.413854  6.760045  6.885081  6.846242  7.173234 
dram[1]:  7.042739  7.013834  7.006801  7.250243  6.732410  6.790315  6.770580  6.999300  6.709844  6.972313  6.793409  6.955220  6.578166  6.883753  6.980841  7.030993 
dram[2]:  7.007036  7.235151  7.183708  7.092808  6.786232  6.819850  6.764321  7.036308  6.761164  6.999066  6.778962  7.013343  6.507556  7.146132  6.745740  6.993478 
dram[3]:  6.901613  7.129325  6.894992  7.027369  6.804313  7.041755  6.909868  7.032794  6.588519  6.991614  6.708529  7.035294  6.657784  7.061244  6.896083  7.088542 
dram[4]:  6.875659  7.044695  6.867842  6.990461  6.923878  6.929691  6.853513  7.123369  6.956116  7.115156  6.760108  7.038471  6.915548  7.049682  6.945683  7.111349 
dram[5]:  6.831287  6.946713  6.957792  7.081642  6.731313  6.863346  6.706027  7.068096  7.033435  6.985061  6.660226  7.133333  6.775316  7.174736  6.865719  6.942468 
dram[6]:  6.705607  6.928654  6.918131  7.083136  6.782324  6.891942  6.810909  7.062147  6.706054  7.017606  6.850195  7.146377  6.742819  7.001864  6.852234  7.158813 
dram[7]:  6.720749  7.084477  6.767583  6.913444  6.842981  6.988123  6.788344  6.790719  6.803089  7.105600  6.896838  7.070366  6.913526  6.963987  6.923701  7.388407 
dram[8]:  6.864883  7.147839  6.746855  7.045113  6.796108  6.741495  6.705094  6.860820  6.855901  7.158134  6.809968  7.038579  6.750450  6.807466  6.896209  7.143987 
dram[9]:  6.866283  7.038525  6.942348  6.995343  6.628936  6.651445  6.753492  7.046934  6.721848  7.014349  6.739287  7.197974  6.669703  6.975191  6.732855  7.020595 
dram[10]:  6.927792  6.902765  6.731631  7.027452  6.675975  6.997433  6.790545  7.144495  6.745389  7.129709  6.888427  6.993458  6.573275  7.021790  6.901269  6.800361 
dram[11]:  6.921374  6.948451  7.017614  7.023185  6.800634  6.875514  6.760208  7.102041  6.677936  6.875114  6.694420  6.984587  6.575011  6.840837  6.834094  6.812486 
average row locality = 5754938/832587 = 6.912116
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     28716     28702     28706     28703     28747     28865     28800     28651     28807     28840     28611     28400     28700     28890     28719     28611 
dram[1]:     28581     28670     28633     28632     28903     28916     28867     28766     28755     28732     28643     28729     28881     28835     28630     28698 
dram[2]:     28632     28599     28479     28643     28732     28860     28762     28804     28742     28727     28654     28714     28898     28681     28839     28776 
dram[3]:     28708     28635     28633     28800     28740     28782     28668     28791     28834     28778     28719     28651     28732     28614     28682     28695 
dram[4]:     28724     28704     28744     28805     28691     28825     28712     28793     28562     28668     28679     28574     28641     28693     28676     28709 
dram[5]:     28800     28868     28760     28769     28754     28800     28811     28768     28633     28687     28744     28713     28726     28686     28717     28800 
dram[6]:     28887     28763     28675     28582     28772     28869     28735     28765     28671     28657     28614     28630     28797     28797     28664     28686 
dram[7]:     28910     28693     28781     28788     28792     28774     28819     28913     28715     28704     28636     28698     28653     28725     28609     28581 
dram[8]:     28781     28680     28794     28742     28797     28885     28780     28887     28735     28683     28676     28673     28779     28842     28588     28576 
dram[9]:     28593     28719     28743     28803     28867     28918     28740     28646     28727     28580     28635     28602     28780     28836     28795     28754 
dram[10]:     28595     28712     28808     28711     28889     28749     28787     28682     28752     28664     28574     28684     28760     28723     28673     28865 
dram[11]:     28773     28815     28642     28747     28778     28863     28736     28694     28786     28820     28744     28660     28907     28839     28699     28874 
total dram reads = 5516575
bank skew: 28918/28400 = 1.02
chip skew: 460377/459200 = 1.00
number of total write accesses:
dram[0]:      4961      4976      4964      4964      4932      4937      4932      4933      4948      4945      4992      4989      4988      4984      4982      4976 
dram[1]:      4977      4976      4973      4956      4952      4932      4940      4929      4952      4940      4992      4992      4988      4988      4986      4988 
dram[2]:      4981      4984      4960      4956      4944      4944      4924      4936      4948      4944      4992      4988      4980      4988      4988      4988 
dram[3]:      4980      4976      4972      4968      4932      4948      4924      4928      4944      4948      4992      4993      4992      4992      4985      4988 
dram[4]:      4982      4970      4964      4960      4936      4941      4924      4928      4952      4948      4992      4992      4986      4988      4981      4976 
dram[5]:      4976      4984      4968      4969      4936      4936      4928      4916      4952      4948      4988      4988      4992      4988      4980      4988 
dram[6]:      4992      4980      4953      4952      4932      4940      4932      4937      4952      4952      4984      4993      4993      4989      4984      4980 
dram[7]:      4984      4981      4957      4974      4940      4932      4932      4924      4956      4953      4992      4980      4992      4989      4984      4984 
dram[8]:      4984      4989      4972      4968      4940      4944      4928      4928      4953      4952      4988      4992      4988      4988      4977      4972 
dram[9]:      4964      4976      4964      4968      4937      4932      4928      4932      4956      4952      4988      4992      4988      4992      4988      4980 
dram[10]:      4972      4978      4968      4960      4932      4937      4933      4928      4952      4952      4984      4989      4988      4984      4973      4988 
dram[11]:      4980      4976      4953      4968      4954      4952      4928      4936      4952      4949      4988      4992      4984      4988      4992      4973 
total dram writes = 953310
bank skew: 4993/4916 = 1.02
chip skew: 79465/79403 = 1.00
average mf latency per bank:
dram[0]:        607       605       601       607       609       612       619       628       611       635       617       616       601       611       600       604
dram[1]:        598       603       587       596       593       603       600       622       611       627       609       620       598       611       596       605
dram[2]:        588       577       572       573       584       575       589       592       607       588       601       596       585       588       582       583
dram[3]:        581       601       570       602       575       599       585       610       589       626       592       628       578       611       574       599
dram[4]:        586       584       574       580       584       593       595       603       602       613       608       608       581       592       580       585
dram[5]:        592       605       589       592       593       599       599       611       611       616       604       619       592       604       593       597
dram[6]:        597       590       590       585       603       593       609       598       619       612       622       617       600       599       602       588
dram[7]:        580       599       560       598       572       605       578       615       587       618       595       629       580       603       570       605
dram[8]:        598       603       587       590       596       606       600       613       619       623       618       621       595       605       592       598
dram[9]:        610       633       605       627       604       630       612       638       622       646       627       658       613       644       612       628
dram[10]:        611       602       612       591       620       598       620       613       628       619       634       614       617       604       611       595
dram[11]:        619       649       607       651       613       658       616       674       621       670       628       670       619       662       610       656
maximum mf latency per bank:
dram[0]:       1867      2603      1927      1868      2085      1884      2384      1857      2111      2036      1793      1746      1800      2477      1687      1861
dram[1]:       2086      1832      1972      1911      2109      2145      2218      2085      1883      2144      1876      2114      2116      1718      2045      2038
dram[2]:       1865      2559      1891      1664      1951      2180      1700      1887      2173      1948      2062      1706      1972      1995      2240      1737
dram[3]:       1883      1617      1920      1925      1912      2033      1697      1802      2452      2079      1719      2434      1610      1858      1894      1596
dram[4]:       1884      1811      1756      1690      2028      2215      2180      1737      1733      2125      2675      1962      2123      2127      1955      1624
dram[5]:       2096      2651      1792      2111      1937      2788      1791      1910      1860      1606      2074      1748      1682      1752      1728      1859
dram[6]:       1791      1723      1973      1794      2073      1982      1805      2163      1908      2006      1889      1788      2027      1959      1618      1698
dram[7]:       2043      2124      1942      1854      2057      1674      1701      1939      1956      2064      1959      1555      1986      1741      1848      1584
dram[8]:       1848      1874      1939      2619      1967      2376      2433      2664      2180      1933      1696      2074      2855      1847      1698      1698
dram[9]:       2270      1760      2105      1783      2316      1876      1674      2298      1975      1831      1898      1687      2064      1680      1838      1811
dram[10]:       2076      1897      2235      1921      1892      1909      2565      2292      1801      1823      2125      2095      2247      2027      2206      2004
dram[11]:       2264      2308      1913      2081      2094      2263      2117      2160      1755      1894      1750      2262      2223      1996      1650      1815

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2352778 n_nop=1689569 n_act=68833 n_pre=68817 n_ref_event=0 n_req=479324 n_rd=459468 n_rd_L2_A=0 n_write=0 n_wr_bk=79403 bw_util=0.9161
n_activity=2334020 dram_eff=0.9235
bk0: 28716a 1097520i bk1: 28702a 1092772i bk2: 28706a 1102555i bk3: 28703a 1089955i bk4: 28747a 1095434i bk5: 28865a 1063137i bk6: 28800a 1098355i bk7: 28651a 1083467i bk8: 28807a 1117261i bk9: 28840a 1080514i bk10: 28611a 1138449i bk11: 28400a 1149358i bk12: 28700a 1097467i bk13: 28890a 1085887i bk14: 28719a 1124902i bk15: 28611a 1085466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856396
Row_Buffer_Locality_read = 0.873460
Row_Buffer_Locality_write = 0.461523
Bank_Level_Parallism = 8.789273
Bank_Level_Parallism_Col = 7.612430
Bank_Level_Parallism_Ready = 2.811245
write_to_read_ratio_blp_rw_average = 0.418380
GrpLevelPara = 3.741025 

BW Util details:
bwutil = 0.916144 
total_CMD = 2352778 
util_bw = 2155484 
Wasted_Col = 176182 
Wasted_Row = 1191 
Idle = 19921 

BW Util Bottlenecks: 
RCDc_limit = 136272 
RCDWRc_limit = 12139 
WTRc_limit = 295885 
RTWc_limit = 588905 
CCDLc_limit = 196167 
rwq = 0 
CCDLc_limit_alone = 111261 
WTRc_limit_alone = 274195 
RTWc_limit_alone = 525689 

Commands details: 
total_CMD = 2352778 
n_nop = 1689569 
Read = 459468 
Write = 0 
L2_Alloc = 0 
L2_WB = 79403 
n_act = 68833 
n_pre = 68817 
n_ref = 0 
n_req = 479324 
total_req = 538871 

Dual Bus Interface Util: 
issued_total_row = 137650 
issued_total_col = 538871 
Row_Bus_Util =  0.058505 
CoL_Bus_Util = 0.229036 
Either_Row_CoL_Bus_Util = 0.281883 
Issued_on_Two_Bus_Simul_Util = 0.005658 
issued_two_Eff = 0.020072 
queue_avg = 60.131512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.1315
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2352778 n_nop=1687893 n_act=69500 n_pre=69484 n_ref_event=0 n_req=479740 n_rd=459871 n_rd_L2_A=0 n_write=0 n_wr_bk=79461 bw_util=0.9169
n_activity=2334167 dram_eff=0.9242
bk0: 28581a 1096865i bk1: 28670a 1085257i bk2: 28633a 1106508i bk3: 28632a 1089166i bk4: 28903a 1114558i bk5: 28916a 1066075i bk6: 28867a 1119333i bk7: 28766a 1065257i bk8: 28755a 1128167i bk9: 28732a 1095186i bk10: 28643a 1152945i bk11: 28729a 1120066i bk12: 28881a 1105485i bk13: 28835a 1068271i bk14: 28630a 1106881i bk15: 28698a 1086233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855130
Row_Buffer_Locality_read = 0.872253
Row_Buffer_Locality_write = 0.458805
Bank_Level_Parallism = 8.785554
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.819067
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.916928 
total_CMD = 2352778 
util_bw = 2157328 
Wasted_Col = 175036 
Wasted_Row = 942 
Idle = 19472 

BW Util Bottlenecks: 
RCDc_limit = 134767 
RCDWRc_limit = 12648 
WTRc_limit = 296034 
RTWc_limit = 587357 
CCDLc_limit = 192732 
rwq = 0 
CCDLc_limit_alone = 108048 
WTRc_limit_alone = 274134 
RTWc_limit_alone = 524573 

Commands details: 
total_CMD = 2352778 
n_nop = 1687893 
Read = 459871 
Write = 0 
L2_Alloc = 0 
L2_WB = 79461 
n_act = 69500 
n_pre = 69484 
n_ref = 0 
n_req = 479740 
total_req = 539332 

Dual Bus Interface Util: 
issued_total_row = 138984 
issued_total_col = 539332 
Row_Bus_Util =  0.059072 
CoL_Bus_Util = 0.229232 
Either_Row_CoL_Bus_Util = 0.282596 
Issued_on_Two_Bus_Simul_Util = 0.005709 
issued_two_Eff = 0.020200 
queue_avg = 60.123127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.1231
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2352778 n_nop=1688774 n_act=69242 n_pre=69226 n_ref_event=0 n_req=479404 n_rd=459542 n_rd_L2_A=0 n_write=0 n_wr_bk=79445 bw_util=0.9163
n_activity=2334208 dram_eff=0.9236
bk0: 28632a 1121422i bk1: 28599a 1102776i bk2: 28479a 1125152i bk3: 28643a 1064772i bk4: 28732a 1105994i bk5: 28860a 1092334i bk6: 28762a 1128920i bk7: 28804a 1086236i bk8: 28742a 1113092i bk9: 28727a 1132070i bk10: 28654a 1134750i bk11: 28714a 1130214i bk12: 28898a 1106689i bk13: 28681a 1099333i bk14: 28839a 1117351i bk15: 28776a 1068527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855567
Row_Buffer_Locality_read = 0.872658
Row_Buffer_Locality_write = 0.460125
Bank_Level_Parallism = 8.733275
Bank_Level_Parallism_Col = 7.548439
Bank_Level_Parallism_Ready = 2.798574
write_to_read_ratio_blp_rw_average = 0.414370
GrpLevelPara = 3.739227 

BW Util details:
bwutil = 0.916341 
total_CMD = 2352778 
util_bw = 2155948 
Wasted_Col = 176252 
Wasted_Row = 990 
Idle = 19588 

BW Util Bottlenecks: 
RCDc_limit = 137444 
RCDWRc_limit = 11990 
WTRc_limit = 295210 
RTWc_limit = 591924 
CCDLc_limit = 191937 
rwq = 0 
CCDLc_limit_alone = 108321 
WTRc_limit_alone = 274339 
RTWc_limit_alone = 529179 

Commands details: 
total_CMD = 2352778 
n_nop = 1688774 
Read = 459542 
Write = 0 
L2_Alloc = 0 
L2_WB = 79445 
n_act = 69242 
n_pre = 69226 
n_ref = 0 
n_req = 479404 
total_req = 538987 

Dual Bus Interface Util: 
issued_total_row = 138468 
issued_total_col = 538987 
Row_Bus_Util =  0.058853 
CoL_Bus_Util = 0.229085 
Either_Row_CoL_Bus_Util = 0.282221 
Issued_on_Two_Bus_Simul_Util = 0.005717 
issued_two_Eff = 0.020257 
queue_avg = 58.883556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.8836
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2352778 n_nop=1688623 n_act=69273 n_pre=69257 n_ref_event=0 n_req=479329 n_rd=459462 n_rd_L2_A=0 n_write=0 n_wr_bk=79462 bw_util=0.9162
n_activity=2334201 dram_eff=0.9235
bk0: 28708a 1092274i bk1: 28635a 1095617i bk2: 28633a 1112152i bk3: 28800a 1070307i bk4: 28740a 1106488i bk5: 28782a 1086736i bk6: 28668a 1130622i bk7: 28791a 1096008i bk8: 28834a 1113453i bk9: 28778a 1082800i bk10: 28719a 1127654i bk11: 28651a 1129518i bk12: 28732a 1112591i bk13: 28614a 1118218i bk14: 28682a 1126630i bk15: 28695a 1123326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855479
Row_Buffer_Locality_read = 0.872692
Row_Buffer_Locality_write = 0.457392
Bank_Level_Parallism = 8.736930
Bank_Level_Parallism_Col = 7.551297
Bank_Level_Parallism_Ready = 2.804881
write_to_read_ratio_blp_rw_average = 0.413603
GrpLevelPara = 3.736331 

BW Util details:
bwutil = 0.916234 
total_CMD = 2352778 
util_bw = 2155696 
Wasted_Col = 176228 
Wasted_Row = 1038 
Idle = 19816 

BW Util Bottlenecks: 
RCDc_limit = 135576 
RCDWRc_limit = 12173 
WTRc_limit = 301844 
RTWc_limit = 575399 
CCDLc_limit = 188341 
rwq = 0 
CCDLc_limit_alone = 107267 
WTRc_limit_alone = 280165 
RTWc_limit_alone = 516004 

Commands details: 
total_CMD = 2352778 
n_nop = 1688623 
Read = 459462 
Write = 0 
L2_Alloc = 0 
L2_WB = 79462 
n_act = 69273 
n_pre = 69257 
n_ref = 0 
n_req = 479329 
total_req = 538924 

Dual Bus Interface Util: 
issued_total_row = 138530 
issued_total_col = 538924 
Row_Bus_Util =  0.058879 
CoL_Bus_Util = 0.229059 
Either_Row_CoL_Bus_Util = 0.282285 
Issued_on_Two_Bus_Simul_Util = 0.005652 
issued_two_Eff = 0.020024 
queue_avg = 59.409000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.409
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2352778 n_nop=1689942 n_act=68758 n_pre=68742 n_ref_event=0 n_req=479060 n_rd=459200 n_rd_L2_A=0 n_write=0 n_wr_bk=79420 bw_util=0.9157
n_activity=2334194 dram_eff=0.923
bk0: 28724a 1111236i bk1: 28704a 1094041i bk2: 28744a 1110745i bk3: 28805a 1056835i bk4: 28691a 1101428i bk5: 28825a 1072492i bk6: 28712a 1109716i bk7: 28793a 1069564i bk8: 28562a 1146470i bk9: 28668a 1094220i bk10: 28679a 1113552i bk11: 28574a 1112658i bk12: 28641a 1126795i bk13: 28693a 1092314i bk14: 28676a 1111267i bk15: 28709a 1097172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856473
Row_Buffer_Locality_read = 0.873356
Row_Buffer_Locality_write = 0.466113
Bank_Level_Parallism = 8.780753
Bank_Level_Parallism_Col = 7.602991
Bank_Level_Parallism_Ready = 2.798219
write_to_read_ratio_blp_rw_average = 0.418418
GrpLevelPara = 3.735220 

BW Util details:
bwutil = 0.915717 
total_CMD = 2352778 
util_bw = 2154480 
Wasted_Col = 177324 
Wasted_Row = 1178 
Idle = 19796 

BW Util Bottlenecks: 
RCDc_limit = 139587 
RCDWRc_limit = 11911 
WTRc_limit = 291931 
RTWc_limit = 583617 
CCDLc_limit = 192737 
rwq = 0 
CCDLc_limit_alone = 108266 
WTRc_limit_alone = 270965 
RTWc_limit_alone = 520112 

Commands details: 
total_CMD = 2352778 
n_nop = 1689942 
Read = 459200 
Write = 0 
L2_Alloc = 0 
L2_WB = 79420 
n_act = 68758 
n_pre = 68742 
n_ref = 0 
n_req = 479060 
total_req = 538620 

Dual Bus Interface Util: 
issued_total_row = 137500 
issued_total_col = 538620 
Row_Bus_Util =  0.058442 
CoL_Bus_Util = 0.228929 
Either_Row_CoL_Bus_Util = 0.281725 
Issued_on_Two_Bus_Simul_Util = 0.005646 
issued_two_Eff = 0.020041 
queue_avg = 59.764252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.7643
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2352778 n_nop=1687875 n_act=69360 n_pre=69344 n_ref_event=0 n_req=479896 n_rd=460036 n_rd_L2_A=0 n_write=0 n_wr_bk=79437 bw_util=0.9172
n_activity=2334597 dram_eff=0.9243
bk0: 28800a 1087246i bk1: 28868a 1059155i bk2: 28760a 1091553i bk3: 28769a 1073258i bk4: 28754a 1099369i bk5: 28800a 1080257i bk6: 28811a 1108405i bk7: 28768a 1080781i bk8: 28633a 1134584i bk9: 28687a 1089860i bk10: 28744a 1119977i bk11: 28713a 1123654i bk12: 28726a 1120665i bk13: 28686a 1092563i bk14: 28717a 1113976i bk15: 28800a 1078009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855469
Row_Buffer_Locality_read = 0.872332
Row_Buffer_Locality_write = 0.464854
Bank_Level_Parallism = 8.809845
Bank_Level_Parallism_Col = 7.623065
Bank_Level_Parallism_Ready = 2.813348
write_to_read_ratio_blp_rw_average = 0.416511
GrpLevelPara = 3.746905 

BW Util details:
bwutil = 0.917168 
total_CMD = 2352778 
util_bw = 2157892 
Wasted_Col = 173838 
Wasted_Row = 1381 
Idle = 19667 

BW Util Bottlenecks: 
RCDc_limit = 133443 
RCDWRc_limit = 11878 
WTRc_limit = 292089 
RTWc_limit = 583834 
CCDLc_limit = 191310 
rwq = 0 
CCDLc_limit_alone = 108946 
WTRc_limit_alone = 271437 
RTWc_limit_alone = 522122 

Commands details: 
total_CMD = 2352778 
n_nop = 1687875 
Read = 460036 
Write = 0 
L2_Alloc = 0 
L2_WB = 79437 
n_act = 69360 
n_pre = 69344 
n_ref = 0 
n_req = 479896 
total_req = 539473 

Dual Bus Interface Util: 
issued_total_row = 138704 
issued_total_col = 539473 
Row_Bus_Util =  0.058953 
CoL_Bus_Util = 0.229292 
Either_Row_CoL_Bus_Util = 0.282603 
Issued_on_Two_Bus_Simul_Util = 0.005642 
issued_two_Eff = 0.019964 
queue_avg = 60.733150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.7332
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2352778 n_nop=1688689 n_act=69352 n_pre=69336 n_ref_event=0 n_req=479429 n_rd=459564 n_rd_L2_A=0 n_write=0 n_wr_bk=79445 bw_util=0.9164
n_activity=2333983 dram_eff=0.9238
bk0: 28887a 1078514i bk1: 28763a 1092586i bk2: 28675a 1098897i bk3: 28582a 1046382i bk4: 28772a 1096552i bk5: 28869a 1081995i bk6: 28735a 1110161i bk7: 28765a 1096501i bk8: 28671a 1092607i bk9: 28657a 1091622i bk10: 28614a 1135424i bk11: 28630a 1112239i bk12: 28797a 1099896i bk13: 28797a 1076785i bk14: 28664a 1088628i bk15: 28686a 1119053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855345
Row_Buffer_Locality_read = 0.872388
Row_Buffer_Locality_write = 0.461062
Bank_Level_Parallism = 8.825464
Bank_Level_Parallism_Col = 7.634060
Bank_Level_Parallism_Ready = 2.812132
write_to_read_ratio_blp_rw_average = 0.417499
GrpLevelPara = 3.739071 

BW Util details:
bwutil = 0.916379 
total_CMD = 2352778 
util_bw = 2156036 
Wasted_Col = 175970 
Wasted_Row = 872 
Idle = 19900 

BW Util Bottlenecks: 
RCDc_limit = 138593 
RCDWRc_limit = 12360 
WTRc_limit = 297432 
RTWc_limit = 591453 
CCDLc_limit = 191760 
rwq = 0 
CCDLc_limit_alone = 108284 
WTRc_limit_alone = 276028 
RTWc_limit_alone = 529381 

Commands details: 
total_CMD = 2352778 
n_nop = 1688689 
Read = 459564 
Write = 0 
L2_Alloc = 0 
L2_WB = 79445 
n_act = 69352 
n_pre = 69336 
n_ref = 0 
n_req = 479429 
total_req = 539009 

Dual Bus Interface Util: 
issued_total_row = 138688 
issued_total_col = 539009 
Row_Bus_Util =  0.058946 
CoL_Bus_Util = 0.229095 
Either_Row_CoL_Bus_Util = 0.282257 
Issued_on_Two_Bus_Simul_Util = 0.005784 
issued_two_Eff = 0.020491 
queue_avg = 60.090988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.091
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2352778 n_nop=1688833 n_act=69204 n_pre=69188 n_ref_event=0 n_req=479658 n_rd=459791 n_rd_L2_A=0 n_write=0 n_wr_bk=79454 bw_util=0.9168
n_activity=2334732 dram_eff=0.9239
bk0: 28910a 1101320i bk1: 28693a 1097047i bk2: 28781a 1085536i bk3: 28788a 1063376i bk4: 28792a 1089604i bk5: 28774a 1069757i bk6: 28819a 1105657i bk7: 28913a 1076843i bk8: 28715a 1130481i bk9: 28704a 1073912i bk10: 28636a 1143291i bk11: 28698a 1110251i bk12: 28653a 1112204i bk13: 28725a 1086221i bk14: 28609a 1115691i bk15: 28581a 1074448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855722
Row_Buffer_Locality_read = 0.872536
Row_Buffer_Locality_write = 0.466603
Bank_Level_Parallism = 8.815013
Bank_Level_Parallism_Col = 7.632905
Bank_Level_Parallism_Ready = 2.830547
write_to_read_ratio_blp_rw_average = 0.413686
GrpLevelPara = 3.737411 

BW Util details:
bwutil = 0.916780 
total_CMD = 2352778 
util_bw = 2156980 
Wasted_Col = 175485 
Wasted_Row = 1278 
Idle = 19035 

BW Util Bottlenecks: 
RCDc_limit = 136913 
RCDWRc_limit = 12162 
WTRc_limit = 294645 
RTWc_limit = 584350 
CCDLc_limit = 193498 
rwq = 0 
CCDLc_limit_alone = 109480 
WTRc_limit_alone = 273291 
RTWc_limit_alone = 521686 

Commands details: 
total_CMD = 2352778 
n_nop = 1688833 
Read = 459791 
Write = 0 
L2_Alloc = 0 
L2_WB = 79454 
n_act = 69204 
n_pre = 69188 
n_ref = 0 
n_req = 479658 
total_req = 539245 

Dual Bus Interface Util: 
issued_total_row = 138392 
issued_total_col = 539245 
Row_Bus_Util =  0.058821 
CoL_Bus_Util = 0.229195 
Either_Row_CoL_Bus_Util = 0.282196 
Issued_on_Two_Bus_Simul_Util = 0.005820 
issued_two_Eff = 0.020622 
queue_avg = 59.822163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.8222
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2352778 n_nop=1687690 n_act=69587 n_pre=69571 n_ref_event=0 n_req=479766 n_rd=459898 n_rd_L2_A=0 n_write=0 n_wr_bk=79463 bw_util=0.917
n_activity=2333845 dram_eff=0.9244
bk0: 28781a 1095568i bk1: 28680a 1087205i bk2: 28794a 1094992i bk3: 28742a 1066433i bk4: 28797a 1101056i bk5: 28885a 1054069i bk6: 28780a 1113231i bk7: 28887a 1069322i bk8: 28735a 1105365i bk9: 28683a 1097041i bk10: 28676a 1131118i bk11: 28673a 1094794i bk12: 28779a 1132719i bk13: 28842a 1072907i bk14: 28588a 1124290i bk15: 28576a 1089190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854956
Row_Buffer_Locality_read = 0.872002
Row_Buffer_Locality_write = 0.460389
Bank_Level_Parallism = 8.819841
Bank_Level_Parallism_Col = 7.625557
Bank_Level_Parallism_Ready = 2.823974
write_to_read_ratio_blp_rw_average = 0.416798
GrpLevelPara = 3.743958 

BW Util details:
bwutil = 0.916977 
total_CMD = 2352778 
util_bw = 2157444 
Wasted_Col = 174585 
Wasted_Row = 949 
Idle = 19800 

BW Util Bottlenecks: 
RCDc_limit = 134075 
RCDWRc_limit = 12293 
WTRc_limit = 294304 
RTWc_limit = 581707 
CCDLc_limit = 190843 
rwq = 0 
CCDLc_limit_alone = 108104 
WTRc_limit_alone = 273352 
RTWc_limit_alone = 519920 

Commands details: 
total_CMD = 2352778 
n_nop = 1687690 
Read = 459898 
Write = 0 
L2_Alloc = 0 
L2_WB = 79463 
n_act = 69587 
n_pre = 69571 
n_ref = 0 
n_req = 479766 
total_req = 539361 

Dual Bus Interface Util: 
issued_total_row = 139158 
issued_total_col = 539361 
Row_Bus_Util =  0.059146 
CoL_Bus_Util = 0.229244 
Either_Row_CoL_Bus_Util = 0.282682 
Issued_on_Two_Bus_Simul_Util = 0.005709 
issued_two_Eff = 0.020194 
queue_avg = 60.153564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.1536
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2352778 n_nop=1687720 n_act=69808 n_pre=69792 n_ref_event=0 n_req=479598 n_rd=459738 n_rd_L2_A=0 n_write=0 n_wr_bk=79437 bw_util=0.9167
n_activity=2334266 dram_eff=0.9239
bk0: 28593a 1109312i bk1: 28719a 1094446i bk2: 28743a 1080805i bk3: 28803a 1068935i bk4: 28867a 1097023i bk5: 28918a 1051901i bk6: 28740a 1109203i bk7: 28646a 1096885i bk8: 28727a 1112183i bk9: 28580a 1097902i bk10: 28635a 1140827i bk11: 28602a 1123723i bk12: 28780a 1103997i bk13: 28836a 1057804i bk14: 28795a 1113594i bk15: 28754a 1081938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854445
Row_Buffer_Locality_read = 0.871642
Row_Buffer_Locality_write = 0.456344
Bank_Level_Parallism = 8.814601
Bank_Level_Parallism_Col = 7.618915
Bank_Level_Parallism_Ready = 2.819549
write_to_read_ratio_blp_rw_average = 0.417260
GrpLevelPara = 3.744750 

BW Util details:
bwutil = 0.916661 
total_CMD = 2352778 
util_bw = 2156700 
Wasted_Col = 175537 
Wasted_Row = 1022 
Idle = 19519 

BW Util Bottlenecks: 
RCDc_limit = 135712 
RCDWRc_limit = 12092 
WTRc_limit = 291815 
RTWc_limit = 590139 
CCDLc_limit = 191498 
rwq = 0 
CCDLc_limit_alone = 109346 
WTRc_limit_alone = 271101 
RTWc_limit_alone = 528701 

Commands details: 
total_CMD = 2352778 
n_nop = 1687720 
Read = 459738 
Write = 0 
L2_Alloc = 0 
L2_WB = 79437 
n_act = 69808 
n_pre = 69792 
n_ref = 0 
n_req = 479598 
total_req = 539175 

Dual Bus Interface Util: 
issued_total_row = 139600 
issued_total_col = 539175 
Row_Bus_Util =  0.059334 
CoL_Bus_Util = 0.229165 
Either_Row_CoL_Bus_Util = 0.282669 
Issued_on_Two_Bus_Simul_Util = 0.005830 
issued_two_Eff = 0.020625 
queue_avg = 60.394390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.3944
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2352778 n_nop=1688132 n_act=69623 n_pre=69607 n_ref_event=0 n_req=479487 n_rd=459628 n_rd_L2_A=0 n_write=0 n_wr_bk=79418 bw_util=0.9164
n_activity=2333833 dram_eff=0.9239
bk0: 28595a 1119346i bk1: 28712a 1054665i bk2: 28808a 1104280i bk3: 28711a 1083222i bk4: 28889a 1098920i bk5: 28749a 1081562i bk6: 28787a 1109334i bk7: 28682a 1085137i bk8: 28752a 1119012i bk9: 28664a 1119326i bk10: 28574a 1133559i bk11: 28684a 1117736i bk12: 28760a 1095723i bk13: 28723a 1086061i bk14: 28673a 1110160i bk15: 28865a 1071198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854797
Row_Buffer_Locality_read = 0.871768
Row_Buffer_Locality_write = 0.462007
Bank_Level_Parallism = 8.794383
Bank_Level_Parallism_Col = 7.598535
Bank_Level_Parallism_Ready = 2.807365
write_to_read_ratio_blp_rw_average = 0.416183
GrpLevelPara = 3.741712 

BW Util details:
bwutil = 0.916442 
total_CMD = 2352778 
util_bw = 2156184 
Wasted_Col = 175701 
Wasted_Row = 1115 
Idle = 19778 

BW Util Bottlenecks: 
RCDc_limit = 137114 
RCDWRc_limit = 12163 
WTRc_limit = 298386 
RTWc_limit = 585515 
CCDLc_limit = 193580 
rwq = 0 
CCDLc_limit_alone = 110003 
WTRc_limit_alone = 275614 
RTWc_limit_alone = 524710 

Commands details: 
total_CMD = 2352778 
n_nop = 1688132 
Read = 459628 
Write = 0 
L2_Alloc = 0 
L2_WB = 79418 
n_act = 69623 
n_pre = 69607 
n_ref = 0 
n_req = 479487 
total_req = 539046 

Dual Bus Interface Util: 
issued_total_row = 139230 
issued_total_col = 539046 
Row_Bus_Util =  0.059177 
CoL_Bus_Util = 0.229110 
Either_Row_CoL_Bus_Util = 0.282494 
Issued_on_Two_Bus_Simul_Util = 0.005793 
issued_two_Eff = 0.020507 
queue_avg = 59.639114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=59.6391
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2352778 n_nop=1686527 n_act=70047 n_pre=70031 n_ref_event=0 n_req=480247 n_rd=460377 n_rd_L2_A=0 n_write=0 n_wr_bk=79465 bw_util=0.9178
n_activity=2334094 dram_eff=0.9251
bk0: 28773a 1102976i bk1: 28815a 1067933i bk2: 28642a 1084805i bk3: 28747a 1064497i bk4: 28778a 1093100i bk5: 28863a 1061186i bk6: 28736a 1111363i bk7: 28694a 1082179i bk8: 28786a 1124024i bk9: 28820a 1089190i bk10: 28744a 1113622i bk11: 28660a 1102465i bk12: 28907a 1090610i bk13: 28839a 1063490i bk14: 28699a 1122975i bk15: 28874a 1085922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854144
Row_Buffer_Locality_read = 0.871447
Row_Buffer_Locality_write = 0.453246
Bank_Level_Parallism = 8.849611
Bank_Level_Parallism_Col = 7.644111
Bank_Level_Parallism_Ready = 2.817074
write_to_read_ratio_blp_rw_average = 0.416933
GrpLevelPara = 3.746006 

BW Util details:
bwutil = 0.917795 
total_CMD = 2352778 
util_bw = 2159368 
Wasted_Col = 172940 
Wasted_Row = 849 
Idle = 19621 

BW Util Bottlenecks: 
RCDc_limit = 133839 
RCDWRc_limit = 12361 
WTRc_limit = 291866 
RTWc_limit = 584991 
CCDLc_limit = 189658 
rwq = 0 
CCDLc_limit_alone = 108964 
WTRc_limit_alone = 270977 
RTWc_limit_alone = 525186 

Commands details: 
total_CMD = 2352778 
n_nop = 1686527 
Read = 460377 
Write = 0 
L2_Alloc = 0 
L2_WB = 79465 
n_act = 70047 
n_pre = 70031 
n_ref = 0 
n_req = 480247 
total_req = 539842 

Dual Bus Interface Util: 
issued_total_row = 140078 
issued_total_col = 539842 
Row_Bus_Util =  0.059537 
CoL_Bus_Util = 0.229449 
Either_Row_CoL_Bus_Util = 0.283176 
Issued_on_Two_Bus_Simul_Util = 0.005810 
issued_two_Eff = 0.020516 
queue_avg = 60.608067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.6081

========= L2 cache stats =========
L2_cache_bank[0]: Access = 296072, Miss = 229806, Miss_rate = 0.776, Pending_hits = 3092, Reservation_fails = 35
L2_cache_bank[1]: Access = 295427, Miss = 229662, Miss_rate = 0.777, Pending_hits = 2804, Reservation_fails = 0
L2_cache_bank[2]: Access = 295826, Miss = 229893, Miss_rate = 0.777, Pending_hits = 2881, Reservation_fails = 0
L2_cache_bank[3]: Access = 295987, Miss = 229978, Miss_rate = 0.777, Pending_hits = 2970, Reservation_fails = 0
L2_cache_bank[4]: Access = 306003, Miss = 229738, Miss_rate = 0.751, Pending_hits = 12842, Reservation_fails = 320
L2_cache_bank[5]: Access = 296452, Miss = 229804, Miss_rate = 0.775, Pending_hits = 3472, Reservation_fails = 0
L2_cache_bank[6]: Access = 297334, Miss = 229716, Miss_rate = 0.773, Pending_hits = 4047, Reservation_fails = 0
L2_cache_bank[7]: Access = 306916, Miss = 229746, Miss_rate = 0.749, Pending_hits = 11509, Reservation_fails = 17
L2_cache_bank[8]: Access = 295349, Miss = 229429, Miss_rate = 0.777, Pending_hits = 2909, Reservation_fails = 0
L2_cache_bank[9]: Access = 295207, Miss = 229771, Miss_rate = 0.778, Pending_hits = 2669, Reservation_fails = 0
L2_cache_bank[10]: Access = 295993, Miss = 229945, Miss_rate = 0.777, Pending_hits = 2751, Reservation_fails = 0
L2_cache_bank[11]: Access = 296017, Miss = 230091, Miss_rate = 0.777, Pending_hits = 3053, Reservation_fails = 332
L2_cache_bank[12]: Access = 306059, Miss = 229815, Miss_rate = 0.751, Pending_hits = 12974, Reservation_fails = 0
L2_cache_bank[13]: Access = 296959, Miss = 229749, Miss_rate = 0.774, Pending_hits = 3656, Reservation_fails = 0
L2_cache_bank[14]: Access = 297533, Miss = 229915, Miss_rate = 0.773, Pending_hits = 4212, Reservation_fails = 0
L2_cache_bank[15]: Access = 306889, Miss = 229876, Miss_rate = 0.749, Pending_hits = 11915, Reservation_fails = 59
L2_cache_bank[16]: Access = 296303, Miss = 229930, Miss_rate = 0.776, Pending_hits = 2977, Reservation_fails = 215
L2_cache_bank[17]: Access = 295851, Miss = 229968, Miss_rate = 0.777, Pending_hits = 2807, Reservation_fails = 0
L2_cache_bank[18]: Access = 295868, Miss = 229880, Miss_rate = 0.777, Pending_hits = 2864, Reservation_fails = 0
L2_cache_bank[19]: Access = 296059, Miss = 229858, Miss_rate = 0.776, Pending_hits = 3242, Reservation_fails = 0
L2_cache_bank[20]: Access = 305860, Miss = 229838, Miss_rate = 0.751, Pending_hits = 12785, Reservation_fails = 0
L2_cache_bank[21]: Access = 296761, Miss = 229790, Miss_rate = 0.774, Pending_hits = 3369, Reservation_fails = 0
L2_cache_bank[22]: Access = 297948, Miss = 230065, Miss_rate = 0.772, Pending_hits = 4273, Reservation_fails = 0
L2_cache_bank[23]: Access = 308405, Miss = 230312, Miss_rate = 0.747, Pending_hits = 12391, Reservation_fails = 586
L2_total_cache_accesses = 7173078
L2_total_cache_misses = 5516575
L2_total_cache_miss_rate = 0.7691
L2_total_cache_pending_hits = 132464
L2_total_cache_reservation_fails = 1564
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1524039
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 132464
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1672658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1564
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3843917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 132464
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7173078
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 162
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1402
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.251

icnt_total_pkts_mem_to_simt=7173078
icnt_total_pkts_simt_to_mem=7173078
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7173078
Req_Network_cycles = 917453
Req_Network_injected_packets_per_cycle =       7.8185 
Req_Network_conflicts_per_cycle =       2.4978
Req_Network_conflicts_per_cycle_util =       2.5149
Req_Bank_Level_Parallism =       7.8719
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.2897
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.7702

Reply_Network_injected_packets_num = 7173078
Reply_Network_cycles = 917453
Reply_Network_injected_packets_per_cycle =        7.8185
Reply_Network_conflicts_per_cycle =        2.1661
Reply_Network_conflicts_per_cycle_util =       2.1809
Reply_Bank_Level_Parallism =       7.8721
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3180
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2606
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 35 min, 19 sec (9319 sec)
gpgpu_simulation_rate = 36046 (inst/sec)
gpgpu_simulation_rate = 98 (cycle/sec)
gpgpu_silicon_slowdown = 13928571x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc3b1451c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc3b14510..

GPGPU-Sim PTX: cudaLaunch for 0x0x556f6b6dcff7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8compressiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8compressiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8compressiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8compressiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8compressiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8compressiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8compressiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (cc_afforest.1.sm_75.ptx:33) @%p1 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (cc_afforest.1.sm_75.ptx:54) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x080 (cc_afforest.1.sm_75.ptx:42) @%p2 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (cc_afforest.1.sm_75.ptx:54) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0b8 (cc_afforest.1.sm_75.ptx:51) @%p3 bra $L__BB0_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (cc_afforest.1.sm_75.ptx:54) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8compressiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8compressiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8compressiPi' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8compressiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8compressiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 553649
gpu_sim_insn = 291668083
gpu_ipc =     526.8105
gpu_tot_sim_cycle = 1471102
gpu_tot_sim_insn = 627580874
gpu_tot_ipc =     426.6060
gpu_tot_issued_cta = 60422
gpu_occupancy = 84.7587% 
gpu_tot_occupancy = 84.7531% 
max_total_param_size = 0
gpu_stall_dramfull = 229068
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.6557
partiton_level_parallism_total  =       9.2626
partiton_level_parallism_util =      11.7807
partiton_level_parallism_util_total  =       9.3396
L2_BW  =     509.1194 GB/Sec
L2_BW_total  =     404.5902 GB/Sec
gpu_total_sim_rate=40887

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 822113, Miss = 267283, Miss_rate = 0.325, Pending_hits = 125034, Reservation_fails = 99690
	L1D_cache_core[1]: Access = 827030, Miss = 269387, Miss_rate = 0.326, Pending_hits = 125710, Reservation_fails = 101499
	L1D_cache_core[2]: Access = 827584, Miss = 269660, Miss_rate = 0.326, Pending_hits = 125903, Reservation_fails = 100001
	L1D_cache_core[3]: Access = 825352, Miss = 269415, Miss_rate = 0.326, Pending_hits = 125818, Reservation_fails = 100353
	L1D_cache_core[4]: Access = 827193, Miss = 270693, Miss_rate = 0.327, Pending_hits = 125976, Reservation_fails = 100989
	L1D_cache_core[5]: Access = 821741, Miss = 268228, Miss_rate = 0.326, Pending_hits = 125420, Reservation_fails = 100585
	L1D_cache_core[6]: Access = 822655, Miss = 267666, Miss_rate = 0.325, Pending_hits = 124870, Reservation_fails = 97964
	L1D_cache_core[7]: Access = 825881, Miss = 268780, Miss_rate = 0.325, Pending_hits = 125239, Reservation_fails = 101775
	L1D_cache_core[8]: Access = 825786, Miss = 268562, Miss_rate = 0.325, Pending_hits = 126007, Reservation_fails = 97752
	L1D_cache_core[9]: Access = 824778, Miss = 269531, Miss_rate = 0.327, Pending_hits = 126054, Reservation_fails = 94894
	L1D_cache_core[10]: Access = 826747, Miss = 270319, Miss_rate = 0.327, Pending_hits = 126100, Reservation_fails = 104272
	L1D_cache_core[11]: Access = 823617, Miss = 270201, Miss_rate = 0.328, Pending_hits = 125718, Reservation_fails = 97917
	L1D_cache_core[12]: Access = 822416, Miss = 268555, Miss_rate = 0.327, Pending_hits = 125520, Reservation_fails = 100324
	L1D_cache_core[13]: Access = 828330, Miss = 268974, Miss_rate = 0.325, Pending_hits = 126083, Reservation_fails = 101705
	L1D_cache_core[14]: Access = 826291, Miss = 268505, Miss_rate = 0.325, Pending_hits = 125150, Reservation_fails = 98685
	L1D_cache_core[15]: Access = 826607, Miss = 269444, Miss_rate = 0.326, Pending_hits = 125965, Reservation_fails = 98984
	L1D_cache_core[16]: Access = 826179, Miss = 270620, Miss_rate = 0.328, Pending_hits = 125592, Reservation_fails = 97816
	L1D_cache_core[17]: Access = 824000, Miss = 269866, Miss_rate = 0.328, Pending_hits = 125004, Reservation_fails = 98954
	L1D_cache_core[18]: Access = 824239, Miss = 269798, Miss_rate = 0.327, Pending_hits = 125413, Reservation_fails = 95423
	L1D_cache_core[19]: Access = 826767, Miss = 269672, Miss_rate = 0.326, Pending_hits = 125995, Reservation_fails = 100147
	L1D_cache_core[20]: Access = 820658, Miss = 269397, Miss_rate = 0.328, Pending_hits = 124965, Reservation_fails = 99133
	L1D_cache_core[21]: Access = 822238, Miss = 269649, Miss_rate = 0.328, Pending_hits = 125700, Reservation_fails = 99282
	L1D_cache_core[22]: Access = 821209, Miss = 268835, Miss_rate = 0.327, Pending_hits = 125250, Reservation_fails = 96321
	L1D_cache_core[23]: Access = 821657, Miss = 269042, Miss_rate = 0.327, Pending_hits = 125252, Reservation_fails = 96515
	L1D_cache_core[24]: Access = 828021, Miss = 269551, Miss_rate = 0.326, Pending_hits = 125786, Reservation_fails = 95917
	L1D_cache_core[25]: Access = 828243, Miss = 269208, Miss_rate = 0.325, Pending_hits = 125573, Reservation_fails = 101676
	L1D_cache_core[26]: Access = 823391, Miss = 270264, Miss_rate = 0.328, Pending_hits = 126114, Reservation_fails = 100238
	L1D_cache_core[27]: Access = 824695, Miss = 269555, Miss_rate = 0.327, Pending_hits = 125814, Reservation_fails = 100034
	L1D_cache_core[28]: Access = 823377, Miss = 270103, Miss_rate = 0.328, Pending_hits = 126023, Reservation_fails = 97596
	L1D_cache_core[29]: Access = 825391, Miss = 269361, Miss_rate = 0.326, Pending_hits = 125187, Reservation_fails = 102287
	L1D_total_cache_accesses = 24744186
	L1D_total_cache_misses = 8080124
	L1D_total_cache_miss_rate = 0.3265
	L1D_total_cache_pending_hits = 3768235
	L1D_total_cache_reservation_fails = 2978728
	L1D_cache_data_port_util = 0.294
	L1D_cache_fill_port_util = 0.184
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8669341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3768235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3287468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2893285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4792656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3768235
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4226486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 85443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20517700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4226486

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2714623
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 178662
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 85443
ctas_completed 60422, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
27338, 28784, 28278, 28597, 28776, 28510, 28139, 28052, 27171, 28187, 27697, 28035, 27811, 27429, 27719, 27813, 26829, 28110, 28081, 28052, 27634, 27453, 28058, 27724, 27059, 28161, 28591, 27844, 27818, 27973, 28315, 27534, 
gpgpu_n_tot_thrd_icount = 861019808
gpgpu_n_tot_w_icount = 26906869
gpgpu_n_stall_shd_mem = 4967397
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9399739
gpgpu_n_mem_write_global = 4226486
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 95645598
gpgpu_n_store_insn = 24817401
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 54138112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1768314
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3199083
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4547564	W0_Idle:362116	W0_Scoreboard:143397827	W1:1335804	W2:726238	W3:468319	W4:342786	W5:274668	W6:247720	W7:210369	W8:201872	W9:193629	W10:190227	W11:187073	W12:193088	W13:194890	W14:201824	W15:210798	W16:231147	W17:213136	W18:212128	W19:217196	W20:235039	W21:237405	W22:264005	W23:284151	W24:303884	W25:292215	W26:345604	W27:329707	W28:378252	W29:324176	W30:367795	W31:294095	W32:17197629
single_issue_nums: WS0:6651603	WS1:6776483	WS2:6750843	WS3:6727940	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64640992 {8:8080124,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 169059440 {40:4226486,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 52784600 {40:1319615,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 323204960 {40:8080124,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 33811888 {8:4226486,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 52784600 {40:1319615,}
maxmflatency = 2855 
max_icnt2mem_latency = 749 
maxmrqlatency = 2424 
max_icnt2sh_latency = 198 
averagemflatency = 437 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 101 
avg_icnt2sh_latency = 4 
mrq_lat_table:1312042 	142808 	212824 	407106 	809970 	1182839 	1397905 	1221931 	766989 	110373 	2708 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4171638 	5134646 	4092510 	227223 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	708867 	333391 	185397 	68371 	9462697 	2318279 	442907 	104041 	2275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9800615 	2063766 	974235 	523372 	217654 	45495 	1088 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	812 	648 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      7063      7063      7339      7336      6490      6556      6474      6487      6617      6625      6573      6660      6473      6501      6371      6362 
dram[1]:      7011      7008      7288      7361      6546      6479      6535      6556      6602      6648      6630      6621      6568      6527      6878      7272 
dram[2]:      6950      6986      7289      7292      6492      6295      6291      6523      6618      6614      6616      6622      6294      6485      6388      7312 
dram[3]:      6933      6981      7239      7301      6524      6484      6496      6551      6627      6630      6655      6567      6598      6600      6363      6821 
dram[4]:      7046      7030      7384      7403      6493      6482      6505      6536      6567      6548      6502      6418      6624      6533      6415      6402 
dram[5]:      7014      7043      7329      7337      6301      6484      6476      6516      6563      6566      6409      6457      6544      6585      6365      6362 
dram[6]:      6983      6964      7293      7278      6482      6488      6299      6515      6557      6596      6018      6511      6567      6615      6359      6367 
dram[7]:      6913      6934      7246      7281      6472      6468      6492      6514      6600      6585      6385      6484      6525      6594      6354      7401 
dram[8]:      6999      7008      7342      7342      6498      6490      6451      6495      6634      6636      6378      6504      6627      6633      6345      6387 
dram[9]:      7023      6989      7303      7322      6509      6505      6529      6525      6581      6634      6573      6549      6624      6598      7084      6385 
dram[10]:      6936      6982      7267      7294      6489      6497      6506      6478      6623      6619      6581      6592      6606      6556      6361      7406 
dram[11]:      6935      6981      7246      7277      6517      6522      6509      6561      6579      6249      6591      6081      6594      6558      7410      6400 
average row accesses per activate:
dram[0]:  4.861813  4.862491  4.841917  4.866856  4.667259  4.682457  4.764280  4.883677  4.694923  4.815238  4.807645  5.049356  4.746506  4.711409  4.686535  4.865253 
dram[1]:  4.918643  4.804640  4.898324  4.974238  4.642556  4.655213  4.712111  4.751293  4.686882  4.754984  4.734662  4.791357  4.613046  4.730017  4.814778  4.834010 
dram[2]:  4.870771  4.956384  4.995769  4.907093  4.658081  4.737367  4.683717  4.822179  4.690456  4.806369  4.757847  4.779287  4.567828  4.904952  4.654351  4.822926 
dram[3]:  4.808373  4.883707  4.816331  4.848927  4.735404  4.764606  4.745865  4.793886  4.613761  4.778234  4.741504  4.820059  4.705770  4.847853  4.768000  4.810425 
dram[4]:  4.738729  4.823061  4.815680  4.842570  4.749094  4.699062  4.741834  4.890476  4.790963  4.859088  4.644682  4.885592  4.782625  4.829720  4.789589  4.869248 
dram[5]:  4.752647  4.780605  4.843846  4.862834  4.637251  4.694006  4.639803  4.829837  4.862484  4.799804  4.652979  4.915343  4.728765  4.877087  4.739709  4.749340 
dram[6]:  4.647237  4.768395  4.784116  4.889569  4.616597  4.665375  4.719324  4.817392  4.662636  4.837904  4.770488  4.887586  4.689149  4.783396  4.713926  4.850450 
dram[7]:  4.680315  4.868209  4.692955  4.765103  4.717939  4.754009  4.688130  4.703945  4.740007  4.852149  4.767521  4.845840  4.740371  4.822780  4.811096  4.967636 
dram[8]:  4.759165  4.918672  4.707386  4.837335  4.654453  4.586302  4.679368  4.727240  4.772601  4.898664  4.745141  4.826524  4.692945  4.691826  4.773486  4.846163 
dram[9]:  4.776101  4.840270  4.857389  4.813108  4.565433  4.510444  4.712458  4.839096  4.666036  4.830965  4.739835  4.895638  4.669768  4.786473  4.677720  4.853481 
dram[10]:  4.849071  4.771183  4.733971  4.844666  4.566988  4.760266  4.721943  4.855605  4.692747  4.837335  4.755253  4.835510  4.642622  4.837775  4.760310  4.663460 
dram[11]:  4.793237  4.796045  4.844475  4.806373  4.674595  4.683471  4.714663  4.807030  4.639685  4.754363  4.694113  4.790723  4.589210  4.694569  4.748314  4.702004 
average row locality = 7567501/1587082 = 4.768185
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     36769     36860     36802     36944     36925     37159     36979     36778     37007     37077     36616     36269     36896     37267     36968     36752 
dram[1]:     36496     36857     36673     36701     37190     37222     37132     37032     36853     36876     36700     36854     37245     37148     36727     36820 
dram[2]:     36661     36708     36470     36800     36949     36990     36988     37007     36885     36915     36752     36903     37372     36823     37182     36968 
dram[3]:     36895     36767     36785     37047     36859     36992     36833     37041     37081     37035     36837     36713     36972     36787     36835     36907 
dram[4]:     37021     36862     36879     37002     36836     37122     36871     36904     36639     36762     36933     36529     36862     36922     36792     36862 
dram[5]:     37008     37137     36900     36927     36937     37070     37137     36894     36660     36766     36931     36801     36969     36938     36999     37045 
dram[6]:     37290     37033     36838     36646     37079     37244     36871     36909     36851     36673     36614     36671     37127     37138     36836     36841 
dram[7]:     37280     36844     37071     37020     36998     36950     37059     37229     36769     36796     36746     36759     36884     36877     36697     36643 
dram[8]:     36968     36756     37080     36997     37029     37298     36946     37198     36842     36768     36797     36841     37143     37221     36676     36722 
dram[9]:     36754     36924     36912     37088     37225     37471     36939     36713     36985     36609     36667     36669     37152     37132     37138     36890 
dram[10]:     36636     36809     37084     36837     37336     36939     36996     36765     36984     36800     36644     36743     37085     36895     36865     37260 
dram[11]:     37052     37033     36784     37024     37028     37193     36849     36909     37010     37017     36888     36848     37393     37266     36932     37153 
total dram reads = 7089160
bank skew: 37471/36269 = 1.03
chip skew: 592379/589798 = 1.00
number of total write accesses:
dram[0]:      9976      9987      9979      9987      9902      9909      9896      9905      9928      9936      9995     10016     10000     10007     10002      9982 
dram[1]:      9993      9972      9973      9980      9904      9892      9911      9897      9935      9923     10011     10026     10004      9995      9990      9980 
dram[2]:      9994      9987      9987      9983      9908      9905      9907      9907      9928      9912     10018     10027      9984      9999     10004      9990 
dram[3]:     10000      9991      9988      9984      9911      9912      9908      9900      9928      9924     10031     10009     10000      9999     10000      9999 
dram[4]:      9993      9994      9976      9976      9907      9904      9884      9916      9935      9920     10019     10007      9989     10012      9982     10003 
dram[5]:      9983      9994      9980      9980      9900      9907      9891      9895      9930      9928     10010     10026     10008     10009      9987      9991 
dram[6]:      9979      9988      9985      9980      9901      9907      9896      9908      9931      9940     10015     10006     10001     10005      9988     10002 
dram[7]:      9992      9980      9996      9986      9908      9900      9903      9907      9932      9945     10020     10008      9995      9999      9995      9988 
dram[8]:      9980      9976      9980      9980      9912      9916      9892      9892      9952      9939     10028      9998     10012     10000      9997      9991 
dram[9]:      9983     10000      9983      9977      9901      9910      9902      9895      9940      9952     10012     10003      9995      9999     10004      9984 
dram[10]:      9984      9978      9968      9966      9915      9899      9877      9908      9928      9935     10021     10004      9992      9996      9987      9984 
dram[11]:      9986      9984      9977      9976      9902      9904      9902      9899      9931      9944     10019     10011     10002      9987      9992      9991 
total dram writes = 1913073
bank skew: 10031/9877 = 1.02
chip skew: 159484/159342 = 1.00
average mf latency per bank:
dram[0]:        645       661       643       667       650       664       657       678       652       685       653       671       645       669       640       661
dram[1]:        652       656       651       654       645       658       656       671       667       677       665       669       658       666       656       659
dram[2]:        650       643       645       647       646       638       649       651       665       654       658       651       653       655       650       649
dram[3]:        645       667       640       669       639       667       650       674       655       692       654       683       645       680       640       665
dram[4]:        630       643       623       643       630       654       638       658       643       674       648       667       631       657       625       646
dram[5]:        652       660       652       656       651       657       657       665       672       675       665       669       653       669       650       655
dram[6]:        655       648       652       646       660       652       665       661       673       667       677       670       665       662       659       648
dram[7]:        642       661       632       666       639       670       642       676       653       684       654       684       652       671       634       668
dram[8]:        635       656       634       655       639       665       641       669       656       678       653       672       645       669       636       658
dram[9]:        661       676       665       682       659       681       663       685       675       692       677       700       668       693       668       677
dram[10]:        661       654       672       658       670       654       671       664       679       673       686       668       672       665       665       654
dram[11]:        670       696       663       703       670       709       668       719       678       718       681       716       678       719       667       707
maximum mf latency per bank:
dram[0]:       1867      2603      1927      1868      2085      1884      2384      1857      2111      2036      1793      1746      1800      2477      1687      1861
dram[1]:       2086      1832      1972      1911      2109      2145      2218      2085      1883      2144      1876      2114      2116      1718      2045      2038
dram[2]:       1865      2559      1891      1664      1951      2180      1700      1887      2173      1948      2062      1706      1972      1995      2240      1737
dram[3]:       1883      1617      1920      1925      1912      2033      1697      1802      2452      2079      1719      2434      1610      1858      1894      1596
dram[4]:       1884      1811      1756      1690      2028      2215      2180      1737      1733      2125      2675      1962      2123      2127      1955      1624
dram[5]:       2096      2651      1792      2111      1937      2788      1791      1910      1860      1606      2074      1748      1682      1752      1728      1859
dram[6]:       1791      1723      1973      1794      2073      1982      1805      2163      1908      2006      1889      1788      2027      1959      1618      1698
dram[7]:       2043      2124      1942      1854      2057      1674      1701      1939      1956      2064      1959      1555      1986      1741      1848      1584
dram[8]:       1848      1874      1939      2619      1967      2376      2433      2664      2180      1933      1696      2074      2855      1847      1698      1698
dram[9]:       2270      1760      2105      1783      2316      1876      1674      2298      1975      1831      1898      1687      2064      1680      1838      1811
dram[10]:       2076      1897      2235      1921      1892      1909      2565      2292      1801      1823      2125      2095      2247      2027      2206      2004
dram[11]:       2264      2308      1913      2081      2094      2263      2117      2160      1755      1894      1750      2262      2223      1996      1650      1815

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3772592 n_nop=2786184 n_act=131288 n_pre=131272 n_ref_event=0 n_req=629928 n_rd=590068 n_rd_L2_A=0 n_write=0 n_wr_bk=159407 bw_util=0.7947
n_activity=3678889 dram_eff=0.8149
bk0: 36769a 1974354i bk1: 36860a 1964812i bk2: 36802a 1985038i bk3: 36944a 1950158i bk4: 36925a 1955593i bk5: 37159a 1914756i bk6: 36979a 1964465i bk7: 36778a 1950709i bk8: 37007a 1978457i bk9: 37077a 1931618i bk10: 36616a 2023604i bk11: 36269a 2046793i bk12: 36896a 1954120i bk13: 37267a 1920373i bk14: 36968a 1976820i bk15: 36752a 1954762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791583
Row_Buffer_Locality_read = 0.822975
Row_Buffer_Locality_write = 0.326869
Bank_Level_Parallism = 8.127017
Bank_Level_Parallism_Col = 6.496913
Bank_Level_Parallism_Ready = 2.517806
write_to_read_ratio_blp_rw_average = 0.410459
GrpLevelPara = 3.393883 

BW Util details:
bwutil = 0.794653 
total_CMD = 3772592 
util_bw = 2997900 
Wasted_Col = 607570 
Wasted_Row = 35765 
Idle = 131357 

BW Util Bottlenecks: 
RCDc_limit = 540266 
RCDWRc_limit = 95560 
WTRc_limit = 825888 
RTWc_limit = 1098759 
CCDLc_limit = 407149 
rwq = 0 
CCDLc_limit_alone = 251050 
WTRc_limit_alone = 769220 
RTWc_limit_alone = 999328 

Commands details: 
total_CMD = 3772592 
n_nop = 2786184 
Read = 590068 
Write = 0 
L2_Alloc = 0 
L2_WB = 159407 
n_act = 131288 
n_pre = 131272 
n_ref = 0 
n_req = 629928 
total_req = 749475 

Dual Bus Interface Util: 
issued_total_row = 262560 
issued_total_col = 749475 
Row_Bus_Util =  0.069597 
CoL_Bus_Util = 0.198663 
Either_Row_CoL_Bus_Util = 0.261467 
Issued_on_Two_Bus_Simul_Util = 0.006793 
issued_two_Eff = 0.025980 
queue_avg = 43.533733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.5337
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3772592 n_nop=2783732 n_act=132229 n_pre=132213 n_ref_event=0 n_req=630379 n_rd=590526 n_rd_L2_A=0 n_write=0 n_wr_bk=159386 bw_util=0.7951
n_activity=3681832 dram_eff=0.8147
bk0: 36496a 1989136i bk1: 36857a 1956111i bk2: 36673a 1999891i bk3: 36701a 1977643i bk4: 37190a 1975839i bk5: 37222a 1905878i bk6: 37132a 1980784i bk7: 37032a 1924812i bk8: 36853a 1992391i bk9: 36876a 1953914i bk10: 36700a 2023107i bk11: 36854a 1995497i bk12: 37245a 1954875i bk13: 37148a 1921363i bk14: 36727a 1978924i bk15: 36820a 1961010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790239
Row_Buffer_Locality_read = 0.821505
Row_Buffer_Locality_write = 0.326952
Bank_Level_Parallism = 8.108432
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.522379
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.795116 
total_CMD = 3772592 
util_bw = 2999648 
Wasted_Col = 609397 
Wasted_Row = 35622 
Idle = 127925 

BW Util Bottlenecks: 
RCDc_limit = 545309 
RCDWRc_limit = 94884 
WTRc_limit = 826939 
RTWc_limit = 1083898 
CCDLc_limit = 395549 
rwq = 0 
CCDLc_limit_alone = 242846 
WTRc_limit_alone = 770583 
RTWc_limit_alone = 987551 

Commands details: 
total_CMD = 3772592 
n_nop = 2783732 
Read = 590526 
Write = 0 
L2_Alloc = 0 
L2_WB = 159386 
n_act = 132229 
n_pre = 132213 
n_ref = 0 
n_req = 630379 
total_req = 749912 

Dual Bus Interface Util: 
issued_total_row = 264442 
issued_total_col = 749912 
Row_Bus_Util =  0.070096 
CoL_Bus_Util = 0.198779 
Either_Row_CoL_Bus_Util = 0.262117 
Issued_on_Two_Bus_Simul_Util = 0.006758 
issued_two_Eff = 0.025781 
queue_avg = 43.208714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.2087
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3772592 n_nop=2785110 n_act=131707 n_pre=131691 n_ref_event=0 n_req=630238 n_rd=590373 n_rd_L2_A=0 n_write=0 n_wr_bk=159440 bw_util=0.795
n_activity=3678332 dram_eff=0.8154
bk0: 36661a 1985763i bk1: 36708a 1982331i bk2: 36470a 2012518i bk3: 36800a 1931486i bk4: 36949a 1957900i bk5: 36990a 1953783i bk6: 36988a 1985621i bk7: 37007a 1950315i bk8: 36885a 1970172i bk9: 36915a 1988913i bk10: 36752a 2006929i bk11: 36903a 1990871i bk12: 37372a 1944702i bk13: 36823a 1963299i bk14: 37182a 1961577i bk15: 36968a 1933968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791020
Row_Buffer_Locality_read = 0.822246
Row_Buffer_Locality_write = 0.328584
Bank_Level_Parallism = 8.105991
Bank_Level_Parallism_Col = 6.453849
Bank_Level_Parallism_Ready = 2.508342
write_to_read_ratio_blp_rw_average = 0.407594
GrpLevelPara = 3.394608 

BW Util details:
bwutil = 0.795011 
total_CMD = 3772592 
util_bw = 2999252 
Wasted_Col = 607373 
Wasted_Row = 35168 
Idle = 130799 

BW Util Bottlenecks: 
RCDc_limit = 544667 
RCDWRc_limit = 93672 
WTRc_limit = 825680 
RTWc_limit = 1096175 
CCDLc_limit = 396625 
rwq = 0 
CCDLc_limit_alone = 243722 
WTRc_limit_alone = 770213 
RTWc_limit_alone = 998739 

Commands details: 
total_CMD = 3772592 
n_nop = 2785110 
Read = 590373 
Write = 0 
L2_Alloc = 0 
L2_WB = 159440 
n_act = 131707 
n_pre = 131691 
n_ref = 0 
n_req = 630238 
total_req = 749813 

Dual Bus Interface Util: 
issued_total_row = 263398 
issued_total_col = 749813 
Row_Bus_Util =  0.069819 
CoL_Bus_Util = 0.198753 
Either_Row_CoL_Bus_Util = 0.261752 
Issued_on_Two_Bus_Simul_Util = 0.006820 
issued_two_Eff = 0.026055 
queue_avg = 42.806736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.8067
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3772592 n_nop=2784498 n_act=131874 n_pre=131858 n_ref_event=0 n_req=630260 n_rd=590386 n_rd_L2_A=0 n_write=0 n_wr_bk=159484 bw_util=0.7951
n_activity=3680651 dram_eff=0.8149
bk0: 36895a 1958580i bk1: 36767a 1965050i bk2: 36785a 1992716i bk3: 37047a 1938284i bk4: 36859a 1980044i bk5: 36992a 1945025i bk6: 36833a 2000743i bk7: 37041a 1946318i bk8: 37081a 1966787i bk9: 37035a 1936765i bk10: 36837a 2003040i bk11: 36713a 1992974i bk12: 36972a 1970932i bk13: 36787a 1982084i bk14: 36835a 1986530i bk15: 36907a 1981626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790763
Row_Buffer_Locality_read = 0.822035
Row_Buffer_Locality_write = 0.327732
Bank_Level_Parallism = 8.096323
Bank_Level_Parallism_Col = 6.460236
Bank_Level_Parallism_Ready = 2.515649
write_to_read_ratio_blp_rw_average = 0.406760
GrpLevelPara = 3.392492 

BW Util details:
bwutil = 0.795071 
total_CMD = 3772592 
util_bw = 2999480 
Wasted_Col = 607005 
Wasted_Row = 36544 
Idle = 129563 

BW Util Bottlenecks: 
RCDc_limit = 542193 
RCDWRc_limit = 94730 
WTRc_limit = 836108 
RTWc_limit = 1076595 
CCDLc_limit = 391965 
rwq = 0 
CCDLc_limit_alone = 241349 
WTRc_limit_alone = 778705 
RTWc_limit_alone = 983382 

Commands details: 
total_CMD = 3772592 
n_nop = 2784498 
Read = 590386 
Write = 0 
L2_Alloc = 0 
L2_WB = 159484 
n_act = 131874 
n_pre = 131858 
n_ref = 0 
n_req = 630260 
total_req = 749870 

Dual Bus Interface Util: 
issued_total_row = 263732 
issued_total_col = 749870 
Row_Bus_Util =  0.069907 
CoL_Bus_Util = 0.198768 
Either_Row_CoL_Bus_Util = 0.261914 
Issued_on_Two_Bus_Simul_Util = 0.006761 
issued_two_Eff = 0.025815 
queue_avg = 43.227715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.2277
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3772592 n_nop=2785922 n_act=131290 n_pre=131274 n_ref_event=0 n_req=629661 n_rd=589798 n_rd_L2_A=0 n_write=0 n_wr_bk=159417 bw_util=0.7944
n_activity=3679640 dram_eff=0.8144
bk0: 37021a 1964149i bk1: 36862a 1960726i bk2: 36879a 1986835i bk3: 37002a 1922928i bk4: 36836a 1963336i bk5: 37122a 1912806i bk6: 36871a 1976517i bk7: 36904a 1947894i bk8: 36639a 2017353i bk9: 36762a 1964757i bk10: 36933a 1964066i bk11: 36529a 1993963i bk12: 36862a 2000253i bk13: 36922a 1946885i bk14: 36792a 1987129i bk15: 36862a 1958743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791491
Row_Buffer_Locality_read = 0.822666
Row_Buffer_Locality_write = 0.330231
Bank_Level_Parallism = 8.114664
Bank_Level_Parallism_Col = 6.479346
Bank_Level_Parallism_Ready = 2.507049
write_to_read_ratio_blp_rw_average = 0.409128
GrpLevelPara = 3.387683 

BW Util details:
bwutil = 0.794377 
total_CMD = 3772592 
util_bw = 2996860 
Wasted_Col = 611863 
Wasted_Row = 35061 
Idle = 128808 

BW Util Bottlenecks: 
RCDc_limit = 547843 
RCDWRc_limit = 95028 
WTRc_limit = 832831 
RTWc_limit = 1083368 
CCDLc_limit = 400314 
rwq = 0 
CCDLc_limit_alone = 246047 
WTRc_limit_alone = 777303 
RTWc_limit_alone = 984629 

Commands details: 
total_CMD = 3772592 
n_nop = 2785922 
Read = 589798 
Write = 0 
L2_Alloc = 0 
L2_WB = 159417 
n_act = 131290 
n_pre = 131274 
n_ref = 0 
n_req = 629661 
total_req = 749215 

Dual Bus Interface Util: 
issued_total_row = 262564 
issued_total_col = 749215 
Row_Bus_Util =  0.069598 
CoL_Bus_Util = 0.198594 
Either_Row_CoL_Bus_Util = 0.261536 
Issued_on_Two_Bus_Simul_Util = 0.006656 
issued_two_Eff = 0.025448 
queue_avg = 43.306782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.3068
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3772592 n_nop=2783256 n_act=132247 n_pre=132231 n_ref_event=0 n_req=630979 n_rd=591119 n_rd_L2_A=0 n_write=0 n_wr_bk=159419 bw_util=0.7958
n_activity=3678642 dram_eff=0.8161
bk0: 37008a 1939959i bk1: 37137a 1906447i bk2: 36900a 1957938i bk3: 36927a 1938593i bk4: 36937a 1959108i bk5: 37070a 1923503i bk6: 37137a 1954264i bk7: 36894a 1947266i bk8: 36660a 2006964i bk9: 36766a 1958311i bk10: 36931a 1974891i bk11: 36801a 1995864i bk12: 36969a 1984564i bk13: 36938a 1947795i bk14: 36999a 1969487i bk15: 37045a 1937495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790410
Row_Buffer_Locality_read = 0.821469
Row_Buffer_Locality_write = 0.329804
Bank_Level_Parallism = 8.167165
Bank_Level_Parallism_Col = 6.504423
Bank_Level_Parallism_Ready = 2.520606
write_to_read_ratio_blp_rw_average = 0.407977
GrpLevelPara = 3.399003 

BW Util details:
bwutil = 0.795780 
total_CMD = 3772592 
util_bw = 3002152 
Wasted_Col = 605592 
Wasted_Row = 33998 
Idle = 130850 

BW Util Bottlenecks: 
RCDc_limit = 542898 
RCDWRc_limit = 94227 
WTRc_limit = 829515 
RTWc_limit = 1088809 
CCDLc_limit = 397407 
rwq = 0 
CCDLc_limit_alone = 244922 
WTRc_limit_alone = 774003 
RTWc_limit_alone = 991836 

Commands details: 
total_CMD = 3772592 
n_nop = 2783256 
Read = 591119 
Write = 0 
L2_Alloc = 0 
L2_WB = 159419 
n_act = 132247 
n_pre = 132231 
n_ref = 0 
n_req = 630979 
total_req = 750538 

Dual Bus Interface Util: 
issued_total_row = 264478 
issued_total_col = 750538 
Row_Bus_Util =  0.070105 
CoL_Bus_Util = 0.198945 
Either_Row_CoL_Bus_Util = 0.262243 
Issued_on_Two_Bus_Simul_Util = 0.006807 
issued_two_Eff = 0.025957 
queue_avg = 44.042889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.0429
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3772592 n_nop=2782895 n_act=132611 n_pre=132595 n_ref_event=0 n_req=630526 n_rd=590661 n_rd_L2_A=0 n_write=0 n_wr_bk=159432 bw_util=0.7953
n_activity=3677966 dram_eff=0.8158
bk0: 37290a 1930538i bk1: 37033a 1945419i bk2: 36838a 1966557i bk3: 36646a 1924224i bk4: 37079a 1937916i bk5: 37244a 1918376i bk6: 36871a 1979173i bk7: 36909a 1965006i bk8: 36851a 1953048i bk9: 36673a 1966486i bk10: 36614a 2011693i bk11: 36671a 1990465i bk12: 37127a 1954947i bk13: 37138a 1926756i bk14: 36836a 1946933i bk15: 36841a 1985740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789682
Row_Buffer_Locality_read = 0.820977
Row_Buffer_Locality_write = 0.326000
Bank_Level_Parallism = 8.162917
Bank_Level_Parallism_Col = 6.510017
Bank_Level_Parallism_Ready = 2.517041
write_to_read_ratio_blp_rw_average = 0.409541
GrpLevelPara = 3.396454 

BW Util details:
bwutil = 0.795308 
total_CMD = 3772592 
util_bw = 3000372 
Wasted_Col = 607769 
Wasted_Row = 34359 
Idle = 130092 

BW Util Bottlenecks: 
RCDc_limit = 550522 
RCDWRc_limit = 96003 
WTRc_limit = 836994 
RTWc_limit = 1103911 
CCDLc_limit = 400283 
rwq = 0 
CCDLc_limit_alone = 245415 
WTRc_limit_alone = 780634 
RTWc_limit_alone = 1005403 

Commands details: 
total_CMD = 3772592 
n_nop = 2782895 
Read = 590661 
Write = 0 
L2_Alloc = 0 
L2_WB = 159432 
n_act = 132611 
n_pre = 132595 
n_ref = 0 
n_req = 630526 
total_req = 750093 

Dual Bus Interface Util: 
issued_total_row = 265206 
issued_total_col = 750093 
Row_Bus_Util =  0.070298 
CoL_Bus_Util = 0.198827 
Either_Row_CoL_Bus_Util = 0.262339 
Issued_on_Two_Bus_Simul_Util = 0.006786 
issued_two_Eff = 0.025869 
queue_avg = 43.372932 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.3729
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3772592 n_nop=2784199 n_act=132050 n_pre=132034 n_ref_event=0 n_req=630491 n_rd=590622 n_rd_L2_A=0 n_write=0 n_wr_bk=159454 bw_util=0.7953
n_activity=3679579 dram_eff=0.8154
bk0: 37280a 1960508i bk1: 36844a 1961515i bk2: 37071a 1951171i bk3: 37020a 1919262i bk4: 36998a 1949010i bk5: 36950a 1918547i bk6: 37059a 1951354i bk7: 37229a 1929744i bk8: 36769a 2003359i bk9: 36796a 1946319i bk10: 36746a 2011745i bk11: 36759a 1988048i bk12: 36884a 1975939i bk13: 36877a 1956097i bk14: 36697a 1990381i bk15: 36643a 1956772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790560
Row_Buffer_Locality_read = 0.821674
Row_Buffer_Locality_write = 0.329630
Bank_Level_Parallism = 8.143743
Bank_Level_Parallism_Col = 6.503441
Bank_Level_Parallism_Ready = 2.530848
write_to_read_ratio_blp_rw_average = 0.407186
GrpLevelPara = 3.392149 

BW Util details:
bwutil = 0.795290 
total_CMD = 3772592 
util_bw = 3000304 
Wasted_Col = 608559 
Wasted_Row = 34852 
Idle = 128877 

BW Util Bottlenecks: 
RCDc_limit = 546874 
RCDWRc_limit = 95622 
WTRc_limit = 823609 
RTWc_limit = 1092430 
CCDLc_limit = 399172 
rwq = 0 
CCDLc_limit_alone = 245838 
WTRc_limit_alone = 767978 
RTWc_limit_alone = 994727 

Commands details: 
total_CMD = 3772592 
n_nop = 2784199 
Read = 590622 
Write = 0 
L2_Alloc = 0 
L2_WB = 159454 
n_act = 132050 
n_pre = 132034 
n_ref = 0 
n_req = 630491 
total_req = 750076 

Dual Bus Interface Util: 
issued_total_row = 264084 
issued_total_col = 750076 
Row_Bus_Util =  0.070001 
CoL_Bus_Util = 0.198822 
Either_Row_CoL_Bus_Util = 0.261993 
Issued_on_Two_Bus_Simul_Util = 0.006830 
issued_two_Eff = 0.026070 
queue_avg = 43.265404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.2654
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3772592 n_nop=2782205 n_act=132722 n_pre=132706 n_ref_event=0 n_req=631147 n_rd=591282 n_rd_L2_A=0 n_write=0 n_wr_bk=159445 bw_util=0.796
n_activity=3678152 dram_eff=0.8164
bk0: 36968a 1963173i bk1: 36756a 1956832i bk2: 37080a 1949159i bk3: 36997a 1929161i bk4: 37029a 1945633i bk5: 37298a 1884242i bk6: 36946a 1966072i bk7: 37198a 1913472i bk8: 36842a 1976626i bk9: 36768a 1963975i bk10: 36797a 1997788i bk11: 36841a 1963366i bk12: 37143a 1982536i bk13: 37221a 1916787i bk14: 36676a 1984853i bk15: 36722a 1955036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789713
Row_Buffer_Locality_read = 0.820751
Row_Buffer_Locality_write = 0.329362
Bank_Level_Parallism = 8.178023
Bank_Level_Parallism_Col = 6.512578
Bank_Level_Parallism_Ready = 2.526992
write_to_read_ratio_blp_rw_average = 0.408055
GrpLevelPara = 3.399139 

BW Util details:
bwutil = 0.795980 
total_CMD = 3772592 
util_bw = 3002908 
Wasted_Col = 603951 
Wasted_Row = 35711 
Idle = 130022 

BW Util Bottlenecks: 
RCDc_limit = 543574 
RCDWRc_limit = 94363 
WTRc_limit = 825062 
RTWc_limit = 1086784 
CCDLc_limit = 398608 
rwq = 0 
CCDLc_limit_alone = 247124 
WTRc_limit_alone = 769962 
RTWc_limit_alone = 990400 

Commands details: 
total_CMD = 3772592 
n_nop = 2782205 
Read = 591282 
Write = 0 
L2_Alloc = 0 
L2_WB = 159445 
n_act = 132722 
n_pre = 132706 
n_ref = 0 
n_req = 631147 
total_req = 750727 

Dual Bus Interface Util: 
issued_total_row = 265428 
issued_total_col = 750727 
Row_Bus_Util =  0.070357 
CoL_Bus_Util = 0.198995 
Either_Row_CoL_Bus_Util = 0.262522 
Issued_on_Two_Bus_Simul_Util = 0.006830 
issued_two_Eff = 0.026018 
queue_avg = 43.621613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.6216
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3772592 n_nop=2782136 n_act=132892 n_pre=132876 n_ref_event=0 n_req=631132 n_rd=591268 n_rd_L2_A=0 n_write=0 n_wr_bk=159440 bw_util=0.796
n_activity=3680591 dram_eff=0.8159
bk0: 36754a 1973583i bk1: 36924a 1956968i bk2: 36912a 1946819i bk3: 37088a 1922700i bk4: 37225a 1930099i bk5: 37471a 1868694i bk6: 36939a 1969347i bk7: 36713a 1962907i bk8: 36985a 1966237i bk9: 36609a 1967512i bk10: 36667a 2011412i bk11: 36669a 1989741i bk12: 37152a 1951226i bk13: 37132a 1906122i bk14: 37138a 1965432i bk15: 36890a 1947664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789439
Row_Buffer_Locality_read = 0.820589
Row_Buffer_Locality_write = 0.327413
Bank_Level_Parallism = 8.180010
Bank_Level_Parallism_Col = 6.499216
Bank_Level_Parallism_Ready = 2.520615
write_to_read_ratio_blp_rw_average = 0.408180
GrpLevelPara = 3.396812 

BW Util details:
bwutil = 0.795960 
total_CMD = 3772592 
util_bw = 3002832 
Wasted_Col = 606372 
Wasted_Row = 34822 
Idle = 128566 

BW Util Bottlenecks: 
RCDc_limit = 542652 
RCDWRc_limit = 94748 
WTRc_limit = 822377 
RTWc_limit = 1093331 
CCDLc_limit = 397821 
rwq = 0 
CCDLc_limit_alone = 246929 
WTRc_limit_alone = 767269 
RTWc_limit_alone = 997547 

Commands details: 
total_CMD = 3772592 
n_nop = 2782136 
Read = 591268 
Write = 0 
L2_Alloc = 0 
L2_WB = 159440 
n_act = 132892 
n_pre = 132876 
n_ref = 0 
n_req = 631132 
total_req = 750708 

Dual Bus Interface Util: 
issued_total_row = 265768 
issued_total_col = 750708 
Row_Bus_Util =  0.070447 
CoL_Bus_Util = 0.198990 
Either_Row_CoL_Bus_Util = 0.262540 
Issued_on_Two_Bus_Simul_Util = 0.006897 
issued_two_Eff = 0.026271 
queue_avg = 43.997456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.9975
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3772592 n_nop=2783230 n_act=132567 n_pre=132551 n_ref_event=0 n_req=630522 n_rd=590678 n_rd_L2_A=0 n_write=0 n_wr_bk=159342 bw_util=0.7952
n_activity=3679232 dram_eff=0.8154
bk0: 36636a 2008916i bk1: 36809a 1923973i bk2: 37084a 1962541i bk3: 36837a 1960442i bk4: 37336a 1940955i bk5: 36939a 1939994i bk6: 36996a 1985354i bk7: 36765a 1959100i bk8: 36984a 1981842i bk9: 36800a 1983296i bk10: 36644a 2007944i bk11: 36743a 1989272i bk12: 37085a 1953164i bk13: 36895a 1953371i bk14: 36865a 1977700i bk15: 37260a 1922131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789750
Row_Buffer_Locality_read = 0.820931
Row_Buffer_Locality_write = 0.327502
Bank_Level_Parallism = 8.125131
Bank_Level_Parallism_Col = 6.478308
Bank_Level_Parallism_Ready = 2.511674
write_to_read_ratio_blp_rw_average = 0.407857
GrpLevelPara = 3.395642 

BW Util details:
bwutil = 0.795230 
total_CMD = 3772592 
util_bw = 3000080 
Wasted_Col = 607248 
Wasted_Row = 34769 
Idle = 130495 

BW Util Bottlenecks: 
RCDc_limit = 543965 
RCDWRc_limit = 95730 
WTRc_limit = 836853 
RTWc_limit = 1091171 
CCDLc_limit = 399554 
rwq = 0 
CCDLc_limit_alone = 246994 
WTRc_limit_alone = 779789 
RTWc_limit_alone = 995675 

Commands details: 
total_CMD = 3772592 
n_nop = 2783230 
Read = 590678 
Write = 0 
L2_Alloc = 0 
L2_WB = 159342 
n_act = 132567 
n_pre = 132551 
n_ref = 0 
n_req = 630522 
total_req = 750020 

Dual Bus Interface Util: 
issued_total_row = 265118 
issued_total_col = 750020 
Row_Bus_Util =  0.070275 
CoL_Bus_Util = 0.198808 
Either_Row_CoL_Bus_Util = 0.262250 
Issued_on_Two_Bus_Simul_Util = 0.006832 
issued_two_Eff = 0.026053 
queue_avg = 43.006645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.0066
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3772592 n_nop=2779805 n_act=133605 n_pre=133589 n_ref_event=0 n_req=632238 n_rd=592379 n_rd_L2_A=0 n_write=0 n_wr_bk=159407 bw_util=0.7971
n_activity=3681053 dram_eff=0.8169
bk0: 37052a 1965987i bk1: 37033a 1929663i bk2: 36784a 1955093i bk3: 37024a 1925783i bk4: 37028a 1933779i bk5: 37193a 1906171i bk6: 36849a 1971981i bk7: 36909a 1938867i bk8: 37010a 1970713i bk9: 37017a 1943435i bk10: 36888a 1982855i bk11: 36848a 1956940i bk12: 37393a 1928833i bk13: 37266a 1901708i bk14: 36932a 1981268i bk15: 37153a 1935286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788679
Row_Buffer_Locality_read = 0.819832
Row_Buffer_Locality_write = 0.325698
Bank_Level_Parallism = 8.207643
Bank_Level_Parallism_Col = 6.525977
Bank_Level_Parallism_Ready = 2.521150
write_to_read_ratio_blp_rw_average = 0.408375
GrpLevelPara = 3.404363 

BW Util details:
bwutil = 0.797103 
total_CMD = 3772592 
util_bw = 3007144 
Wasted_Col = 603414 
Wasted_Row = 34365 
Idle = 127669 

BW Util Bottlenecks: 
RCDc_limit = 548842 
RCDWRc_limit = 93535 
WTRc_limit = 833046 
RTWc_limit = 1093156 
CCDLc_limit = 397065 
rwq = 0 
CCDLc_limit_alone = 246110 
WTRc_limit_alone = 777231 
RTWc_limit_alone = 998016 

Commands details: 
total_CMD = 3772592 
n_nop = 2779805 
Read = 592379 
Write = 0 
L2_Alloc = 0 
L2_WB = 159407 
n_act = 133605 
n_pre = 133589 
n_ref = 0 
n_req = 632238 
total_req = 751786 

Dual Bus Interface Util: 
issued_total_row = 267194 
issued_total_col = 751786 
Row_Bus_Util =  0.070825 
CoL_Bus_Util = 0.199276 
Either_Row_CoL_Bus_Util = 0.263158 
Issued_on_Two_Bus_Simul_Util = 0.006943 
issued_two_Eff = 0.026383 
queue_avg = 44.040001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.04

========= L2 cache stats =========
L2_cache_bank[0]: Access = 546527, Miss = 294962, Miss_rate = 0.540, Pending_hits = 4367, Reservation_fails = 133
L2_cache_bank[1]: Access = 565668, Miss = 295106, Miss_rate = 0.522, Pending_hits = 4017, Reservation_fails = 506
L2_cache_bank[2]: Access = 563491, Miss = 295016, Miss_rate = 0.524, Pending_hits = 4070, Reservation_fails = 485
L2_cache_bank[3]: Access = 561786, Miss = 295510, Miss_rate = 0.526, Pending_hits = 4193, Reservation_fails = 158
L2_cache_bank[4]: Access = 576284, Miss = 295259, Miss_rate = 0.512, Pending_hits = 14043, Reservation_fails = 679
L2_cache_bank[5]: Access = 567203, Miss = 295114, Miss_rate = 0.520, Pending_hits = 4805, Reservation_fails = 424
L2_cache_bank[6]: Access = 568453, Miss = 295097, Miss_rate = 0.519, Pending_hits = 5318, Reservation_fails = 47
L2_cache_bank[7]: Access = 588151, Miss = 295289, Miss_rate = 0.502, Pending_hits = 12886, Reservation_fails = 153
L2_cache_bank[8]: Access = 546165, Miss = 294833, Miss_rate = 0.540, Pending_hits = 4235, Reservation_fails = 220
L2_cache_bank[9]: Access = 565456, Miss = 294965, Miss_rate = 0.522, Pending_hits = 3892, Reservation_fails = 624
L2_cache_bank[10]: Access = 565395, Miss = 295541, Miss_rate = 0.523, Pending_hits = 4089, Reservation_fails = 301
L2_cache_bank[11]: Access = 564192, Miss = 295578, Miss_rate = 0.524, Pending_hits = 4358, Reservation_fails = 332
L2_cache_bank[12]: Access = 578313, Miss = 295506, Miss_rate = 0.511, Pending_hits = 14283, Reservation_fails = 194
L2_cache_bank[13]: Access = 566728, Miss = 295155, Miss_rate = 0.521, Pending_hits = 4893, Reservation_fails = 267
L2_cache_bank[14]: Access = 569540, Miss = 295504, Miss_rate = 0.519, Pending_hits = 5493, Reservation_fails = 594
L2_cache_bank[15]: Access = 587794, Miss = 295118, Miss_rate = 0.502, Pending_hits = 13304, Reservation_fails = 346
L2_cache_bank[16]: Access = 547727, Miss = 295481, Miss_rate = 0.539, Pending_hits = 4227, Reservation_fails = 374
L2_cache_bank[17]: Access = 567327, Miss = 295801, Miss_rate = 0.521, Pending_hits = 4076, Reservation_fails = 744
L2_cache_bank[18]: Access = 563818, Miss = 295772, Miss_rate = 0.525, Pending_hits = 4155, Reservation_fails = 350
L2_cache_bank[19]: Access = 563201, Miss = 295496, Miss_rate = 0.525, Pending_hits = 4562, Reservation_fails = 540
L2_cache_bank[20]: Access = 576620, Miss = 295630, Miss_rate = 0.513, Pending_hits = 14058, Reservation_fails = 143
L2_cache_bank[21]: Access = 566046, Miss = 295048, Miss_rate = 0.521, Pending_hits = 4701, Reservation_fails = 225
L2_cache_bank[22]: Access = 570190, Miss = 295936, Miss_rate = 0.519, Pending_hits = 5625, Reservation_fails = 105
L2_cache_bank[23]: Access = 590150, Miss = 296443, Miss_rate = 0.502, Pending_hits = 13862, Reservation_fails = 1338
L2_total_cache_accesses = 13626225
L2_total_cache_misses = 7089160
L2_total_cache_miss_rate = 0.5203
L2_total_cache_pending_hits = 163512
L2_total_cache_reservation_fails = 9282
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2147067
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 163512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2339949
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4749211
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 163512
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4226486
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9399739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4226486
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 162
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9120
L2_cache_data_port_util = 0.181
L2_cache_fill_port_util = 0.201

icnt_total_pkts_mem_to_simt=13626225
icnt_total_pkts_simt_to_mem=13626225
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13626225
Req_Network_cycles = 1471102
Req_Network_injected_packets_per_cycle =       9.2626 
Req_Network_conflicts_per_cycle =       4.3013
Req_Network_conflicts_per_cycle_util =       4.3369
Req_Bank_Level_Parallism =       9.3394
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.3485
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6713

Reply_Network_injected_packets_num = 13626225
Reply_Network_cycles = 1471102
Reply_Network_injected_packets_per_cycle =        9.2626
Reply_Network_conflicts_per_cycle =        3.3970
Reply_Network_conflicts_per_cycle_util =       3.4251
Reply_Bank_Level_Parallism =       9.3393
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.1135
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3088
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 15 min, 49 sec (15349 sec)
gpgpu_simulation_rate = 40887 (inst/sec)
gpgpu_simulation_rate = 95 (cycle/sec)
gpgpu_silicon_slowdown = 14368421x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc3b144fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc3b144f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc3b144e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc3b144e0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc3b144f8..

GPGPU-Sim PTX: cudaLaunch for 0x0x556f6b6dd19c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8afforestiPKmPKiPii 
GPGPU-Sim PTX: pushing kernel '_Z8afforestiPKmPKiPii' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z8afforestiPKmPKiPii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z8afforestiPKmPKiPii'
Destroy streams for kernel 3: size 0
kernel_name = _Z8afforestiPKmPKiPii 
kernel_launch_uid = 3 
gpu_sim_cycle = 1265103
gpu_sim_insn = 271860802
gpu_ipc =     214.8922
gpu_tot_sim_cycle = 2736205
gpu_tot_sim_insn = 899441676
gpu_tot_ipc =     328.7187
gpu_tot_issued_cta = 90633
gpu_occupancy = 56.5158% 
gpu_tot_occupancy = 71.7276% 
max_total_param_size = 0
gpu_stall_dramfull = 241672
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.4835
partiton_level_parallism_total  =       7.5153
partiton_level_parallism_util =       5.5790
partiton_level_parallism_util_total  =       7.6093
L2_BW  =     239.5214 GB/Sec
L2_BW_total  =     328.2695 GB/Sec
gpu_total_sim_rate=35423

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1193039, Miss = 472842, Miss_rate = 0.396, Pending_hits = 250147, Reservation_fails = 168210
	L1D_cache_core[1]: Access = 1196041, Miss = 473961, Miss_rate = 0.396, Pending_hits = 249612, Reservation_fails = 170247
	L1D_cache_core[2]: Access = 1202883, Miss = 478235, Miss_rate = 0.398, Pending_hits = 252322, Reservation_fails = 173138
	L1D_cache_core[3]: Access = 1191453, Miss = 472256, Miss_rate = 0.396, Pending_hits = 248333, Reservation_fails = 168569
	L1D_cache_core[4]: Access = 1197793, Miss = 476205, Miss_rate = 0.398, Pending_hits = 251027, Reservation_fails = 171020
	L1D_cache_core[5]: Access = 1199764, Miss = 477326, Miss_rate = 0.398, Pending_hits = 252811, Reservation_fails = 170760
	L1D_cache_core[6]: Access = 1193525, Miss = 473679, Miss_rate = 0.397, Pending_hits = 249957, Reservation_fails = 167479
	L1D_cache_core[7]: Access = 1201010, Miss = 477467, Miss_rate = 0.398, Pending_hits = 252018, Reservation_fails = 171718
	L1D_cache_core[8]: Access = 1200902, Miss = 476926, Miss_rate = 0.397, Pending_hits = 252915, Reservation_fails = 168978
	L1D_cache_core[9]: Access = 1196402, Miss = 475926, Miss_rate = 0.398, Pending_hits = 251374, Reservation_fails = 164556
	L1D_cache_core[10]: Access = 1193143, Miss = 473775, Miss_rate = 0.397, Pending_hits = 249613, Reservation_fails = 172991
	L1D_cache_core[11]: Access = 1200636, Miss = 479230, Miss_rate = 0.399, Pending_hits = 253253, Reservation_fails = 169929
	L1D_cache_core[12]: Access = 1201856, Miss = 479362, Miss_rate = 0.399, Pending_hits = 254150, Reservation_fails = 174302
	L1D_cache_core[13]: Access = 1198298, Miss = 474938, Miss_rate = 0.396, Pending_hits = 250532, Reservation_fails = 170246
	L1D_cache_core[14]: Access = 1202798, Miss = 477365, Miss_rate = 0.397, Pending_hits = 252991, Reservation_fails = 170504
	L1D_cache_core[15]: Access = 1197529, Miss = 475690, Miss_rate = 0.397, Pending_hits = 250868, Reservation_fails = 167377
	L1D_cache_core[16]: Access = 1200713, Miss = 478436, Miss_rate = 0.398, Pending_hits = 251522, Reservation_fails = 166736
	L1D_cache_core[17]: Access = 1197787, Miss = 477135, Miss_rate = 0.398, Pending_hits = 250734, Reservation_fails = 168583
	L1D_cache_core[18]: Access = 1198437, Miss = 476892, Miss_rate = 0.398, Pending_hits = 251567, Reservation_fails = 165047
	L1D_cache_core[19]: Access = 1205395, Miss = 479877, Miss_rate = 0.398, Pending_hits = 254042, Reservation_fails = 172743
	L1D_cache_core[20]: Access = 1194871, Miss = 477103, Miss_rate = 0.399, Pending_hits = 251550, Reservation_fails = 168545
	L1D_cache_core[21]: Access = 1196276, Miss = 476948, Miss_rate = 0.399, Pending_hits = 251399, Reservation_fails = 167954
	L1D_cache_core[22]: Access = 1194295, Miss = 476208, Miss_rate = 0.399, Pending_hits = 250954, Reservation_fails = 166869
	L1D_cache_core[23]: Access = 1196506, Miss = 477569, Miss_rate = 0.399, Pending_hits = 251893, Reservation_fails = 166373
	L1D_cache_core[24]: Access = 1200167, Miss = 475256, Miss_rate = 0.396, Pending_hits = 250412, Reservation_fails = 163992
	L1D_cache_core[25]: Access = 1201642, Miss = 476766, Miss_rate = 0.397, Pending_hits = 251268, Reservation_fails = 172028
	L1D_cache_core[26]: Access = 1195668, Miss = 476226, Miss_rate = 0.398, Pending_hits = 252000, Reservation_fails = 169328
	L1D_cache_core[27]: Access = 1200986, Miss = 478954, Miss_rate = 0.399, Pending_hits = 253068, Reservation_fails = 171496
	L1D_cache_core[28]: Access = 1195763, Miss = 476407, Miss_rate = 0.398, Pending_hits = 251796, Reservation_fails = 167605
	L1D_cache_core[29]: Access = 1201706, Miss = 478010, Miss_rate = 0.398, Pending_hits = 251929, Reservation_fails = 173143
	L1D_total_cache_accesses = 35947284
	L1D_total_cache_misses = 14296970
	L1D_total_cache_miss_rate = 0.3977
	L1D_total_cache_pending_hits = 7546057
	L1D_total_cache_reservation_fails = 5080466
	L1D_cache_data_port_util = 0.173
	L1D_cache_fill_port_util = 0.176
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9877771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7546057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5683571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4995023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8613399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7546057
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4226486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 85443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31720798
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4226486

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4803150
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 191873
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 85443
ctas_completed 90633, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
45796, 46568, 47589, 47752, 46741, 46405, 47854, 46593, 44655, 47064, 46985, 46567, 45354, 46437, 46299, 46338, 44160, 46547, 46897, 46553, 46622, 46170, 46913, 46434, 45724, 46772, 45697, 46896, 45967, 45042, 46013, 45211, 
gpgpu_n_tot_thrd_icount = 1429604672
gpgpu_n_tot_w_icount = 44675146
gpgpu_n_stall_shd_mem = 7303296
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16336992
gpgpu_n_mem_write_global = 4226486
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 137435516
gpgpu_n_store_insn = 24817401
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 92808192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2238643
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5064653
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8534121	W0_Idle:2750901	W0_Scoreboard:269286144	W1:2999553	W2:4953778	W3:1226434	W4:1466400	W5:647600	W6:682840	W7:407583	W8:397631	W9:296776	W10:279223	W11:237054	W12:231810	W13:217263	W14:218054	W15:221850	W16:240237	W17:222453	W18:224035	W19:234642	W20:260655	W21:274805	W22:317659	W23:358472	W24:401693	W25:414595	W26:491920	W27:496659	W28:563101	W29:527636	W30:593285	W31:580103	W32:23989347
single_issue_nums: WS0:11100111	WS1:11212087	WS2:11207203	WS3:11155745	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114375760 {8:14296970,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 169059440 {40:4226486,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81600880 {40:2040022,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571878800 {40:14296970,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 33811888 {8:4226486,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81600880 {40:2040022,}
maxmflatency = 2855 
max_icnt2mem_latency = 749 
maxmrqlatency = 2424 
max_icnt2sh_latency = 198 
averagemflatency = 409 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 67 
avg_icnt2sh_latency = 5 
mrq_lat_table:3597549 	450824 	597914 	904773 	1749868 	1939922 	1758675 	1325807 	788028 	111764 	2719 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5489181 	10631572 	4205440 	237077 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1226068 	479770 	232275 	77799 	15105461 	2885146 	448789 	105895 	2275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14068814 	3326370 	1843135 	964800 	308954 	50279 	1126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	2058 	653 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      7063      7063      7339      7336      6490      6556      7023      6487      6617      6625      6573      6660      6473      6501      6371      6362 
dram[1]:      7011      7008      7288      7361      6546      6479      6535      6556      6602      6648      6630      6621      6568      6527      6878      7272 
dram[2]:      6950      6986      7289      7292      9460      6295      6291      6523      6618      6614      6616      6622      6294      6485      6388      7312 
dram[3]:      6933      6981      7239      7301      6524      6484      6496      6551      6627      6630      6655      6567      6598      6600      6363     11734 
dram[4]:      7046      7030      7384      7403      6493      6482      6505      6536      6567      6548      6502      6418      6624     12501      6415     11760 
dram[5]:      7014      7043      7329      7337      6301      6484      6476      6516      6563      6566      6409      6457     11610      6585      6365      6362 
dram[6]:      6983      6964      7293      7278      6482      6488      6299      6515      6557      6596      6018      6511     11374      6615      6359      6367 
dram[7]:      6913      6934      7246      7281      6472      6468      6492      7879      6600      6585      6385      6484      6525      6594      6354      7401 
dram[8]:      6999      7008      7342      7342      6498      6490      6451      6495      6634      6636      6378      6504      6627      6633      6345      6387 
dram[9]:      7023      6989      7303      7322      6509      6505      6529      6525      6581      6634      6573      6549      6624      6598      7084      6385 
dram[10]:      7776      6982     11568      7294      6489      6497      6506      6478      6623      6619      6581      6592      6606      6556      6361      7406 
dram[11]:      6935      6981      7246      7277      6517     10827      6509      6561      6579      6249      6591      6081      6594      6558      7410      6400 
average row accesses per activate:
dram[0]:  5.147269  5.078359  5.075185  5.081071  4.910976  4.940508  4.956543  5.062602  4.892128  4.977157  4.853130  5.081598  4.717686  4.728199  4.857796  5.059898 
dram[1]:  5.170743  5.058118  5.217773  5.251999  4.924733  4.900919  4.905506  4.916524  4.885834  4.902082  4.831655  4.883835  4.680421  4.778307  5.097898  5.057896 
dram[2]:  5.053538  5.218435  5.216477  5.135194  4.929369  5.023229  4.980297  5.047242  4.886221  4.942728  4.787847  4.818861  4.645138  4.912587  4.835101  5.094475 
dram[3]:  5.108492  5.184193  5.073097  5.050238  4.975420  4.993122  4.946948  5.014769  4.845759  4.915131  4.815421  4.786021  4.736103  4.893973  4.978731  4.966287 
dram[4]:  4.982014  5.100312  5.132142  5.183150  5.008313  4.906638  4.983473  5.118511  5.013336  5.055949  4.610616  4.942459  4.814825  4.872637  4.982950  5.030186 
dram[5]:  4.991455  4.965240  5.043580  5.127620  4.837488  4.902517  4.820725  5.044944  5.000584  4.995270  4.695617  4.875292  4.764159  4.904399  4.851328  4.973626 
dram[6]:  4.912334  5.008561  4.979429  5.140574  4.820615  4.942521  4.915602  5.042324  4.791247  5.057455  4.804718  4.947308  4.680632  4.793880  4.844700  5.107911 
dram[7]:  4.902791  5.093997  5.013392  5.009295  4.988049  5.016090  4.957899  4.889438  4.926548  5.057800  4.872783  4.958324  4.828445  4.919542  5.018999  5.183443 
dram[8]:  5.024823  5.137384  4.935475  5.083376  4.860625  4.798426  4.925780  4.935912  4.939672  5.106099  4.761353  4.911947  4.756484  4.749915  4.997812  5.008665 
dram[9]:  5.014095  5.094393  5.154112  5.067044  4.775967  4.700060  4.878518  5.067653  4.834663  4.991762  4.857305  4.922934  4.689839  4.868766  4.848393  5.120602 
dram[10]:  5.060648  5.052810  4.998332  5.098465  4.765121  5.040018  4.884629  5.103785  4.816149  5.003712  4.724710  4.838904  4.700305  4.878927  4.958243  4.886428 
dram[11]:  4.968266  5.028917  5.041560  4.957088  4.855118  4.918472  4.895870  5.029276  4.848855  4.925961  4.759216  4.811567  4.624818  4.696804  4.951200  4.935622 
average row locality = 13227849/2676829 = 4.941611
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     65099     65390     65325     65471     65513     65711     65498     65274     65575     65646     65246     64695     65742     66158     65666     65239 
dram[1]:     64872     65320     64890     64935     65710     65940     65665     65704     65367     65580     65200     65380     65976     65816     64961     65256 
dram[2]:     65177     65059     64812     65228     65543     65397     65405     65464     65402     65576     65377     65600     66103     65323     65876     65288 
dram[3]:     65294     65084     65241     65618     65461     65606     65350     65534     65574     65702     65409     65587     65650     65392     65404     65518 
dram[4]:     65549     65334     65253     65286     65358     65731     65372     65267     65060     65199     65897     65067     65434     65447     65239     65401 
dram[5]:     65496     65822     65460     65367     65674     65795     65884     65331     65189     65273     65667     65561     65729     65492     65785     65612 
dram[6]:     65812     65596     65353     65111     65822     65827     65467     65396     65573     65091     65242     65231     65960     65949     65531     65245 
dram[7]:     65917     65402     65458     65563     65512     65532     65504     65912     65298     65189     65258     65116     65427     65334     65270     65034 
dram[8]:     65423     65246     65717     65493     65810     66067     65441     65763     65381     65132     65554     65392     65745     65982     65100     65380 
dram[9]:     65233     65393     65257     65610     66034     66473     65587     65175     65654     65077     65177     65206     65981     65678     65835     65309 
dram[10]:     65084     65255     65536     65368     66166     65428     65647     65128     65726     65360     65477     65492     65786     65533     65359     65891 
dram[11]:     65789     65633     65356     65768     65814     65849     65495     65346     65669     65583     65512     65561     66381     66197     65509     65737 
total dram reads = 12574577
bank skew: 66473/64695 = 1.03
chip skew: 1051199/1045894 = 1.01
number of total write accesses:
dram[0]:     11444     11468     11422     11458     11334     11321     11322     11293     11375     11395     11411     11397     11472     11516     11476     11445 
dram[1]:     11462     11512     11417     11390     11305     11285     11308     11353     11399     11405     11399     11478     11501     11440     11399     11458 
dram[2]:     11461     11479     11403     11436     11281     11325     11309     11250     11403     11347     11429     11478     11528     11453     11466     11450 
dram[3]:     11450     11448     11379     11512     11295     11265     11310     11307     11368     11337     11425     11489     11499     11470     11477     11507 
dram[4]:     11444     11447     11386     11371     11230     11322     11330     11290     11330     11387     11478     11426     11452     11405     11513     11514 
dram[5]:     11463     11552     11407     11419     11341     11255     11319     11282     11309     11350     11489     11474     11481     11409     11522     11463 
dram[6]:     11508     11498     11402     11421     11282     11326     11295     11263     11362     11390     11471     11463     11489     11502     11497     11422 
dram[7]:     11546     11464     11435     11449     11297     11290     11323     11307     11336     11411     11474     11452     11421     11439     11477     11421 
dram[8]:     11447     11436     11484     11463     11369     11352     11285     11340     11361     11324     11524     11429     11431     11498     11461     11444 
dram[9]:     11475     11524     11390     11401     11333     11375     11384     11273     11427     11354     11436     11459     11513     11491     11503     11422 
dram[10]:     11492     11539     11407     11433     11307     11276     11342     11313     11359     11343     11473     11451     11458     11488     11444     11391 
dram[11]:     11473     11480     11472     11478     11309     11332     11297     11322     11344     11407     11487     11456     11542     11546     11384     11436 
total dram writes = 2190778
bank skew: 11552/11230 = 1.03
chip skew: 182765/182325 = 1.00
average mf latency per bank:
dram[0]:        559       564       560       570       564       569       567       577       578       594       572       580       566       574       557       566
dram[1]:        559       562       559       560       556       567       562       574       576       581       582       585       569       576       563       566
dram[2]:        564       553       560       557       564       554       562       559       576       568       572       568       571       565       566       558
dram[3]:        555       569       552       571       557       573       558       574       565       595       571       591       560       583       554       571
dram[4]:        550       554       545       553       551       564       555       563       571       585       578       577       556       567       549       557
dram[5]:        559       565       559       561       560       565       564       568       582       580       577       574       566       574       560       563
dram[6]:        566       556       566       555       575       562       573       565       585       579       590       577       580       571       569       557
dram[7]:        553       567       547       572       555       572       552       577       565       584       569       590       564       577       548       570
dram[8]:        552       562       553       564       560       570       558       572       573       582       579       584       565       574       554       564
dram[9]:        565       575       567       578       566       581       568       579       578       586       588       597       574       589       569       574
dram[10]:        570       560       577       563       579       561       576       565       591       587       599       576       582       573       573       563
dram[11]:        572       588       567       594       573       599       570       602       594       612       587       606       581       607       570       595
maximum mf latency per bank:
dram[0]:       1867      2603      1927      1868      2085      1884      2384      1857      2111      2036      1793      1746      1800      2477      1687      1861
dram[1]:       2086      1832      1972      1911      2109      2145      2218      2085      1883      2144      1876      2114      2116      1718      2045      2038
dram[2]:       1865      2559      1891      1664      1951      2180      1700      1887      2173      1948      2062      1706      1972      1995      2240      1737
dram[3]:       1883      1617      1920      1925      1912      2033      1697      1802      2452      2079      1719      2434      1610      1858      1894      1596
dram[4]:       1884      1811      1756      1690      2028      2215      2180      1737      1733      2125      2675      1962      2123      2127      1955      1624
dram[5]:       2096      2651      1792      2111      1937      2788      1791      1910      1860      1606      2074      1748      1682      1752      1728      1859
dram[6]:       1791      1723      1973      1794      2073      1982      1805      2163      1908      2006      1889      1788      2027      1959      1618      1915
dram[7]:       2043      2124      1942      1854      2057      1674      1701      1939      1956      2064      1959      1555      1986      1741      1848      1729
dram[8]:       1848      1874      1939      2619      1967      2376      2433      2664      2180      1933      1696      2074      2855      1847      1698      1698
dram[9]:       2270      1760      2105      1783      2316      1876      1674      2298      1975      1831      1898      1687      2064      1680      1838      1811
dram[10]:       2076      1897      2235      1921      1892      1909      2565      2292      1801      1823      2125      2095      2247      2027      2206      2004
dram[11]:       2264      2308      1913      2081      2094      2263      2117      2160      1755      1894      1750      2262      2223      1996      1750      1815

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7016907 n_nop=5377893 n_act=222125 n_pre=222109 n_ref_event=0 n_req=1101756 n_rd=1047248 n_rd_L2_A=0 n_write=0 n_wr_bk=182549 bw_util=0.701
n_activity=6818329 dram_eff=0.7215
bk0: 65099a 4577746i bk1: 65390a 4544505i bk2: 65325a 4585065i bk3: 65471a 4538503i bk4: 65513a 4543799i bk5: 65711a 4489959i bk6: 65498a 4542066i bk7: 65274a 4526869i bk8: 65575a 4553174i bk9: 65646a 4488413i bk10: 65246a 4587536i bk11: 64695a 4622666i bk12: 65742a 4481626i bk13: 66158a 4448256i bk14: 65666a 4538641i bk15: 65239a 4530369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798390
Row_Buffer_Locality_read = 0.825085
Row_Buffer_Locality_write = 0.285499
Bank_Level_Parallism = 6.141461
Bank_Level_Parallism_Col = 4.936409
Bank_Level_Parallism_Ready = 2.132407
write_to_read_ratio_blp_rw_average = 0.331843
GrpLevelPara = 2.877362 

BW Util details:
bwutil = 0.701048 
total_CMD = 7016907 
util_bw = 4919188 
Wasted_Col = 1511853 
Wasted_Row = 230551 
Idle = 355315 

BW Util Bottlenecks: 
RCDc_limit = 1357104 
RCDWRc_limit = 153490 
WTRc_limit = 1091170 
RTWc_limit = 1633940 
CCDLc_limit = 724160 
rwq = 0 
CCDLc_limit_alone = 520302 
WTRc_limit_alone = 1026945 
RTWc_limit_alone = 1494307 

Commands details: 
total_CMD = 7016907 
n_nop = 5377893 
Read = 1047248 
Write = 0 
L2_Alloc = 0 
L2_WB = 182549 
n_act = 222125 
n_pre = 222109 
n_ref = 0 
n_req = 1101756 
total_req = 1229797 

Dual Bus Interface Util: 
issued_total_row = 444234 
issued_total_col = 1229797 
Row_Bus_Util =  0.063309 
CoL_Bus_Util = 0.175262 
Either_Row_CoL_Bus_Util = 0.233581 
Issued_on_Two_Bus_Simul_Util = 0.004990 
issued_two_Eff = 0.021365 
queue_avg = 27.065285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.0653
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7016907 n_nop=5378750 n_act=221934 n_pre=221918 n_ref_event=0 n_req=1101019 n_rd=1046572 n_rd_L2_A=0 n_write=0 n_wr_bk=182511 bw_util=0.7006
n_activity=6818005 dram_eff=0.7211
bk0: 64872a 4594746i bk1: 65320a 4543691i bk2: 64890a 4626366i bk3: 64935a 4580655i bk4: 65710a 4562622i bk5: 65940a 4477230i bk6: 65665a 4570298i bk7: 65704a 4488441i bk8: 65367a 4564699i bk9: 65580a 4513182i bk10: 65200a 4592199i bk11: 65380a 4557832i bk12: 65976a 4495630i bk13: 65816a 4462781i bk14: 64961a 4578616i bk15: 65256a 4534457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798429
Row_Buffer_Locality_read = 0.825110
Row_Buffer_Locality_write = 0.285562
Bank_Level_Parallism = 6.124558
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.139934
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.700641 
total_CMD = 7016907 
util_bw = 4916332 
Wasted_Col = 1509434 
Wasted_Row = 231333 
Idle = 359808 

BW Util Bottlenecks: 
RCDc_limit = 1348696 
RCDWRc_limit = 153432 
WTRc_limit = 1096428 
RTWc_limit = 1610219 
CCDLc_limit = 712872 
rwq = 0 
CCDLc_limit_alone = 512243 
WTRc_limit_alone = 1031936 
RTWc_limit_alone = 1474082 

Commands details: 
total_CMD = 7016907 
n_nop = 5378750 
Read = 1046572 
Write = 0 
L2_Alloc = 0 
L2_WB = 182511 
n_act = 221934 
n_pre = 221918 
n_ref = 0 
n_req = 1101019 
total_req = 1229083 

Dual Bus Interface Util: 
issued_total_row = 443852 
issued_total_col = 1229083 
Row_Bus_Util =  0.063255 
CoL_Bus_Util = 0.175160 
Either_Row_CoL_Bus_Util = 0.233459 
Issued_on_Two_Bus_Simul_Util = 0.004956 
issued_two_Eff = 0.021230 
queue_avg = 26.881668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8817
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7016907 n_nop=5379206 n_act=221737 n_pre=221721 n_ref_event=0 n_req=1100948 n_rd=1046630 n_rd_L2_A=0 n_write=0 n_wr_bk=182498 bw_util=0.7007
n_activity=6818602 dram_eff=0.721
bk0: 65177a 4573809i bk1: 65059a 4583316i bk2: 64812a 4618497i bk3: 65228a 4522998i bk4: 65543a 4552372i bk5: 65397a 4538110i bk6: 65405a 4594533i bk7: 65464a 4536574i bk8: 65402a 4555174i bk9: 65576a 4556648i bk10: 65377a 4569673i bk11: 65600a 4537332i bk12: 66103a 4484634i bk13: 65323a 4519949i bk14: 65876a 4532384i bk15: 65288a 4530333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798594
Row_Buffer_Locality_read = 0.825212
Row_Buffer_Locality_write = 0.285706
Bank_Level_Parallism = 6.111901
Bank_Level_Parallism_Col = 4.902535
Bank_Level_Parallism_Ready = 2.128772
write_to_read_ratio_blp_rw_average = 0.328763
GrpLevelPara = 2.872641 

BW Util details:
bwutil = 0.700667 
total_CMD = 7016907 
util_bw = 4916512 
Wasted_Col = 1511574 
Wasted_Row = 232202 
Idle = 356619 

BW Util Bottlenecks: 
RCDc_limit = 1354294 
RCDWRc_limit = 151795 
WTRc_limit = 1097508 
RTWc_limit = 1613683 
CCDLc_limit = 712140 
rwq = 0 
CCDLc_limit_alone = 511821 
WTRc_limit_alone = 1033792 
RTWc_limit_alone = 1477080 

Commands details: 
total_CMD = 7016907 
n_nop = 5379206 
Read = 1046630 
Write = 0 
L2_Alloc = 0 
L2_WB = 182498 
n_act = 221737 
n_pre = 221721 
n_ref = 0 
n_req = 1100948 
total_req = 1229128 

Dual Bus Interface Util: 
issued_total_row = 443458 
issued_total_col = 1229128 
Row_Bus_Util =  0.063198 
CoL_Bus_Util = 0.175167 
Either_Row_CoL_Bus_Util = 0.233394 
Issued_on_Two_Bus_Simul_Util = 0.004972 
issued_two_Eff = 0.021301 
queue_avg = 26.547186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5472
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7016907 n_nop=5376619 n_act=222492 n_pre=222476 n_ref_event=0 n_req=1101845 n_rd=1047424 n_rd_L2_A=0 n_write=0 n_wr_bk=182538 bw_util=0.7011
n_activity=6819217 dram_eff=0.7215
bk0: 65294a 4558957i bk1: 65084a 4557733i bk2: 65241a 4589333i bk3: 65618a 4515138i bk4: 65461a 4561722i bk5: 65606a 4529456i bk6: 65350a 4588266i bk7: 65534a 4519908i bk8: 65574a 4544484i bk9: 65702a 4492584i bk10: 65409a 4571875i bk11: 65587a 4529280i bk12: 65650a 4512729i bk13: 65392a 4535802i bk14: 65404a 4566111i bk15: 65518a 4539769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798073
Row_Buffer_Locality_read = 0.824725
Row_Buffer_Locality_write = 0.285111
Bank_Level_Parallism = 6.125666
Bank_Level_Parallism_Col = 4.920903
Bank_Level_Parallism_Ready = 2.136590
write_to_read_ratio_blp_rw_average = 0.328249
GrpLevelPara = 2.877766 

BW Util details:
bwutil = 0.701142 
total_CMD = 7016907 
util_bw = 4919848 
Wasted_Col = 1507556 
Wasted_Row = 233177 
Idle = 356326 

BW Util Bottlenecks: 
RCDc_limit = 1353259 
RCDWRc_limit = 153108 
WTRc_limit = 1106126 
RTWc_limit = 1599592 
CCDLc_limit = 708719 
rwq = 0 
CCDLc_limit_alone = 510439 
WTRc_limit_alone = 1040711 
RTWc_limit_alone = 1466727 

Commands details: 
total_CMD = 7016907 
n_nop = 5376619 
Read = 1047424 
Write = 0 
L2_Alloc = 0 
L2_WB = 182538 
n_act = 222492 
n_pre = 222476 
n_ref = 0 
n_req = 1101845 
total_req = 1229962 

Dual Bus Interface Util: 
issued_total_row = 444968 
issued_total_col = 1229962 
Row_Bus_Util =  0.063414 
CoL_Bus_Util = 0.175285 
Either_Row_CoL_Bus_Util = 0.233762 
Issued_on_Two_Bus_Simul_Util = 0.004937 
issued_two_Eff = 0.021119 
queue_avg = 26.899939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8999
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7016907 n_nop=5381231 n_act=220931 n_pre=220915 n_ref_event=0 n_req=1100132 n_rd=1045894 n_rd_L2_A=0 n_write=0 n_wr_bk=182325 bw_util=0.7001
n_activity=6819925 dram_eff=0.7204
bk0: 65549a 4548747i bk1: 65334a 4550571i bk2: 65253a 4601224i bk3: 65286a 4529263i bk4: 65358a 4558671i bk5: 65731a 4480303i bk6: 65372a 4571650i bk7: 65267a 4552655i bk8: 65060a 4610475i bk9: 65199a 4542187i bk10: 65897a 4491485i bk11: 65067a 4566945i bk12: 65434a 4554797i bk13: 65447a 4501746i bk14: 65239a 4570845i bk15: 65401a 4528184i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799178
Row_Buffer_Locality_read = 0.825585
Row_Buffer_Locality_write = 0.289963
Bank_Level_Parallism = 6.114438
Bank_Level_Parallism_Col = 4.917552
Bank_Level_Parallism_Ready = 2.128412
write_to_read_ratio_blp_rw_average = 0.329456
GrpLevelPara = 2.866081 

BW Util details:
bwutil = 0.700148 
total_CMD = 7016907 
util_bw = 4912876 
Wasted_Col = 1519515 
Wasted_Row = 232099 
Idle = 352417 

BW Util Bottlenecks: 
RCDc_limit = 1361032 
RCDWRc_limit = 153200 
WTRc_limit = 1099803 
RTWc_limit = 1596076 
CCDLc_limit = 718004 
rwq = 0 
CCDLc_limit_alone = 515828 
WTRc_limit_alone = 1036184 
RTWc_limit_alone = 1457519 

Commands details: 
total_CMD = 7016907 
n_nop = 5381231 
Read = 1045894 
Write = 0 
L2_Alloc = 0 
L2_WB = 182325 
n_act = 220931 
n_pre = 220915 
n_ref = 0 
n_req = 1100132 
total_req = 1228219 

Dual Bus Interface Util: 
issued_total_row = 441846 
issued_total_col = 1228219 
Row_Bus_Util =  0.062969 
CoL_Bus_Util = 0.175037 
Either_Row_CoL_Bus_Util = 0.233105 
Issued_on_Two_Bus_Simul_Util = 0.004901 
issued_two_Eff = 0.021024 
queue_avg = 26.878736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8787
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7016907 n_nop=5372211 n_act=224216 n_pre=224200 n_ref_event=0 n_req=1103569 n_rd=1049137 n_rd_L2_A=0 n_write=0 n_wr_bk=182535 bw_util=0.7021
n_activity=6823953 dram_eff=0.722
bk0: 65496a 4529368i bk1: 65822a 4461156i bk2: 65460a 4544275i bk3: 65367a 4541321i bk4: 65674a 4526858i bk5: 65795a 4492165i bk6: 65884a 4530120i bk7: 65331a 4527189i bk8: 65189a 4592832i bk9: 65273a 4537081i bk10: 65667a 4521428i bk11: 65561a 4542535i bk12: 65729a 4532418i bk13: 65492a 4503041i bk14: 65785a 4521003i bk15: 65612a 4512212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796826
Row_Buffer_Locality_read = 0.823329
Row_Buffer_Locality_write = 0.286008
Bank_Level_Parallism = 6.160735
Bank_Level_Parallism_Col = 4.935431
Bank_Level_Parallism_Ready = 2.134571
write_to_read_ratio_blp_rw_average = 0.328255
GrpLevelPara = 2.877078 

BW Util details:
bwutil = 0.702117 
total_CMD = 7016907 
util_bw = 4926688 
Wasted_Col = 1514489 
Wasted_Row = 229626 
Idle = 346104 

BW Util Bottlenecks: 
RCDc_limit = 1367246 
RCDWRc_limit = 152241 
WTRc_limit = 1098950 
RTWc_limit = 1614435 
CCDLc_limit = 716774 
rwq = 0 
CCDLc_limit_alone = 515176 
WTRc_limit_alone = 1035111 
RTWc_limit_alone = 1476676 

Commands details: 
total_CMD = 7016907 
n_nop = 5372211 
Read = 1049137 
Write = 0 
L2_Alloc = 0 
L2_WB = 182535 
n_act = 224216 
n_pre = 224200 
n_ref = 0 
n_req = 1103569 
total_req = 1231672 

Dual Bus Interface Util: 
issued_total_row = 448416 
issued_total_col = 1231672 
Row_Bus_Util =  0.063905 
CoL_Bus_Util = 0.175529 
Either_Row_CoL_Bus_Util = 0.234390 
Issued_on_Two_Bus_Simul_Util = 0.005044 
issued_two_Eff = 0.021519 
queue_avg = 27.361940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.3619
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7016907 n_nop=5372970 n_act=224082 n_pre=224066 n_ref_event=0 n_req=1102671 n_rd=1048206 n_rd_L2_A=0 n_write=0 n_wr_bk=182591 bw_util=0.7016
n_activity=6821779 dram_eff=0.7217
bk0: 65812a 4514664i bk1: 65596a 4520874i bk2: 65353a 4553093i bk3: 65111a 4513422i bk4: 65822a 4513251i bk5: 65827a 4491594i bk6: 65467a 4555547i bk7: 65396a 4540316i bk8: 65573a 4512895i bk9: 65091a 4554453i bk10: 65242a 4567030i bk11: 65231a 4545703i bk12: 65960a 4492378i bk13: 65949a 4457445i bk14: 65531a 4511824i bk15: 65245a 4577964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796783
Row_Buffer_Locality_read = 0.823392
Row_Buffer_Locality_write = 0.284678
Bank_Level_Parallism = 6.158991
Bank_Level_Parallism_Col = 4.939075
Bank_Level_Parallism_Ready = 2.132930
write_to_read_ratio_blp_rw_average = 0.330469
GrpLevelPara = 2.876384 

BW Util details:
bwutil = 0.701618 
total_CMD = 7016907 
util_bw = 4923188 
Wasted_Col = 1519919 
Wasted_Row = 227768 
Idle = 346032 

BW Util Bottlenecks: 
RCDc_limit = 1374633 
RCDWRc_limit = 154219 
WTRc_limit = 1111851 
RTWc_limit = 1639117 
CCDLc_limit = 720679 
rwq = 0 
CCDLc_limit_alone = 516616 
WTRc_limit_alone = 1047384 
RTWc_limit_alone = 1499521 

Commands details: 
total_CMD = 7016907 
n_nop = 5372970 
Read = 1048206 
Write = 0 
L2_Alloc = 0 
L2_WB = 182591 
n_act = 224082 
n_pre = 224066 
n_ref = 0 
n_req = 1102671 
total_req = 1230797 

Dual Bus Interface Util: 
issued_total_row = 448148 
issued_total_col = 1230797 
Row_Bus_Util =  0.063867 
CoL_Bus_Util = 0.175404 
Either_Row_CoL_Bus_Util = 0.234282 
Issued_on_Two_Bus_Simul_Util = 0.004989 
issued_two_Eff = 0.021295 
queue_avg = 26.944874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.9449
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7016907 n_nop=5380007 n_act=221315 n_pre=221299 n_ref_event=0 n_req=1101189 n_rd=1046726 n_rd_L2_A=0 n_write=0 n_wr_bk=182542 bw_util=0.7007
n_activity=6819119 dram_eff=0.7211
bk0: 65917a 4546592i bk1: 65402a 4535481i bk2: 65458a 4554606i bk3: 65563a 4492076i bk4: 65512a 4541572i bk5: 65532a 4502125i bk6: 65504a 4548840i bk7: 65912a 4488857i bk8: 65298a 4587420i bk9: 65189a 4525656i bk10: 65258a 4584201i bk11: 65116a 4563633i bk12: 65427a 4542987i bk13: 65334a 4523921i bk14: 65270a 4578693i bk15: 65034a 4550890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799022
Row_Buffer_Locality_read = 0.825580
Row_Buffer_Locality_write = 0.288600
Bank_Level_Parallism = 6.133986
Bank_Level_Parallism_Col = 4.935858
Bank_Level_Parallism_Ready = 2.142475
write_to_read_ratio_blp_rw_average = 0.328780
GrpLevelPara = 2.870659 

BW Util details:
bwutil = 0.700746 
total_CMD = 7016907 
util_bw = 4917072 
Wasted_Col = 1512765 
Wasted_Row = 229930 
Idle = 357140 

BW Util Bottlenecks: 
RCDc_limit = 1352631 
RCDWRc_limit = 154271 
WTRc_limit = 1093485 
RTWc_limit = 1618605 
CCDLc_limit = 720481 
rwq = 0 
CCDLc_limit_alone = 517945 
WTRc_limit_alone = 1029771 
RTWc_limit_alone = 1479783 

Commands details: 
total_CMD = 7016907 
n_nop = 5380007 
Read = 1046726 
Write = 0 
L2_Alloc = 0 
L2_WB = 182542 
n_act = 221315 
n_pre = 221299 
n_ref = 0 
n_req = 1101189 
total_req = 1229268 

Dual Bus Interface Util: 
issued_total_row = 442614 
issued_total_col = 1229268 
Row_Bus_Util =  0.063078 
CoL_Bus_Util = 0.175187 
Either_Row_CoL_Bus_Util = 0.233279 
Issued_on_Two_Bus_Simul_Util = 0.004985 
issued_two_Eff = 0.021371 
queue_avg = 26.834631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8346
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7016907 n_nop=5373303 n_act=223751 n_pre=223735 n_ref_event=0 n_req=1103105 n_rd=1048626 n_rd_L2_A=0 n_write=0 n_wr_bk=182648 bw_util=0.7019
n_activity=6824911 dram_eff=0.7216
bk0: 65423a 4557262i bk1: 65246a 4531860i bk2: 65717a 4536453i bk3: 65493a 4513553i bk4: 65810a 4517876i bk5: 66067a 4446881i bk6: 65441a 4557083i bk7: 65763a 4486414i bk8: 65381a 4554611i bk9: 65132a 4560573i bk10: 65554a 4546759i bk11: 65392a 4529382i bk12: 65745a 4541683i bk13: 65982a 4458389i bk14: 65100a 4557272i bk15: 65380a 4523196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797163
Row_Buffer_Locality_read = 0.823661
Row_Buffer_Locality_write = 0.287120
Bank_Level_Parallism = 6.157465
Bank_Level_Parallism_Col = 4.936346
Bank_Level_Parallism_Ready = 2.139990
write_to_read_ratio_blp_rw_average = 0.328806
GrpLevelPara = 2.874337 

BW Util details:
bwutil = 0.701890 
total_CMD = 7016907 
util_bw = 4925096 
Wasted_Col = 1516813 
Wasted_Row = 231008 
Idle = 343990 

BW Util Bottlenecks: 
RCDc_limit = 1368232 
RCDWRc_limit = 153472 
WTRc_limit = 1096737 
RTWc_limit = 1612834 
CCDLc_limit = 718916 
rwq = 0 
CCDLc_limit_alone = 518859 
WTRc_limit_alone = 1033320 
RTWc_limit_alone = 1476194 

Commands details: 
total_CMD = 7016907 
n_nop = 5373303 
Read = 1048626 
Write = 0 
L2_Alloc = 0 
L2_WB = 182648 
n_act = 223751 
n_pre = 223735 
n_ref = 0 
n_req = 1103105 
total_req = 1231274 

Dual Bus Interface Util: 
issued_total_row = 447486 
issued_total_col = 1231274 
Row_Bus_Util =  0.063773 
CoL_Bus_Util = 0.175472 
Either_Row_CoL_Bus_Util = 0.234235 
Issued_on_Two_Bus_Simul_Util = 0.005010 
issued_two_Eff = 0.021390 
queue_avg = 27.128782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.1288
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7016907 n_nop=5372940 n_act=223975 n_pre=223959 n_ref_event=0 n_req=1103223 n_rd=1048679 n_rd_L2_A=0 n_write=0 n_wr_bk=182760 bw_util=0.702
n_activity=6826329 dram_eff=0.7216
bk0: 65233a 4561896i bk1: 65393a 4534014i bk2: 65257a 4561100i bk3: 65610a 4508071i bk4: 66034a 4499431i bk5: 66473a 4406333i bk6: 65587a 4539209i bk7: 65175a 4538763i bk8: 65654a 4532550i bk9: 65077a 4545856i bk10: 65177a 4590305i bk11: 65206a 4553296i bk12: 65981a 4480514i bk13: 65678a 4451313i bk14: 65835a 4535688i bk15: 65309a 4536090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796981
Row_Buffer_Locality_read = 0.823671
Row_Buffer_Locality_write = 0.283844
Bank_Level_Parallism = 6.163657
Bank_Level_Parallism_Col = 4.932833
Bank_Level_Parallism_Ready = 2.136370
write_to_read_ratio_blp_rw_average = 0.330602
GrpLevelPara = 2.875923 

BW Util details:
bwutil = 0.701984 
total_CMD = 7016907 
util_bw = 4925756 
Wasted_Col = 1518913 
Wasted_Row = 229780 
Idle = 342458 

BW Util Bottlenecks: 
RCDc_limit = 1360849 
RCDWRc_limit = 153885 
WTRc_limit = 1093783 
RTWc_limit = 1630721 
CCDLc_limit = 719637 
rwq = 0 
CCDLc_limit_alone = 519323 
WTRc_limit_alone = 1030244 
RTWc_limit_alone = 1493946 

Commands details: 
total_CMD = 7016907 
n_nop = 5372940 
Read = 1048679 
Write = 0 
L2_Alloc = 0 
L2_WB = 182760 
n_act = 223975 
n_pre = 223959 
n_ref = 0 
n_req = 1103223 
total_req = 1231439 

Dual Bus Interface Util: 
issued_total_row = 447934 
issued_total_col = 1231439 
Row_Bus_Util =  0.063836 
CoL_Bus_Util = 0.175496 
Either_Row_CoL_Bus_Util = 0.234287 
Issued_on_Two_Bus_Simul_Util = 0.005046 
issued_two_Eff = 0.021537 
queue_avg = 27.345898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.3459
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7016907 n_nop=5373313 n_act=224023 n_pre=224007 n_ref_event=0 n_req=1102629 n_rd=1048236 n_rd_L2_A=0 n_write=0 n_wr_bk=182516 bw_util=0.7016
n_activity=6825290 dram_eff=0.7213
bk0: 65084a 4592703i bk1: 65255a 4501909i bk2: 65536a 4557542i bk3: 65368a 4550225i bk4: 66166a 4512414i bk5: 65428a 4529630i bk6: 65647a 4557957i bk7: 65128a 4552018i bk8: 65726a 4546286i bk9: 65360a 4556793i bk10: 65477a 4545528i bk11: 65492a 4535485i bk12: 65786a 4488881i bk13: 65533a 4507395i bk14: 65359a 4563733i bk15: 65891a 4488594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796828
Row_Buffer_Locality_read = 0.823436
Row_Buffer_Locality_write = 0.284062
Bank_Level_Parallism = 6.133255
Bank_Level_Parallism_Col = 4.917215
Bank_Level_Parallism_Ready = 2.131385
write_to_read_ratio_blp_rw_average = 0.329518
GrpLevelPara = 2.871906 

BW Util details:
bwutil = 0.701592 
total_CMD = 7016907 
util_bw = 4923008 
Wasted_Col = 1521867 
Wasted_Row = 227737 
Idle = 344295 

BW Util Bottlenecks: 
RCDc_limit = 1367412 
RCDWRc_limit = 154942 
WTRc_limit = 1111940 
RTWc_limit = 1619176 
CCDLc_limit = 720486 
rwq = 0 
CCDLc_limit_alone = 518867 
WTRc_limit_alone = 1046677 
RTWc_limit_alone = 1482820 

Commands details: 
total_CMD = 7016907 
n_nop = 5373313 
Read = 1048236 
Write = 0 
L2_Alloc = 0 
L2_WB = 182516 
n_act = 224023 
n_pre = 224007 
n_ref = 0 
n_req = 1102629 
total_req = 1230752 

Dual Bus Interface Util: 
issued_total_row = 448030 
issued_total_col = 1230752 
Row_Bus_Util =  0.063850 
CoL_Bus_Util = 0.175398 
Either_Row_CoL_Bus_Util = 0.234233 
Issued_on_Two_Bus_Simul_Util = 0.005015 
issued_two_Eff = 0.021409 
queue_avg = 26.780111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7801
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7016907 n_nop=5366454 n_act=226248 n_pre=226232 n_ref_event=0 n_req=1105763 n_rd=1051199 n_rd_L2_A=0 n_write=0 n_wr_bk=182765 bw_util=0.7034
n_activity=6824498 dram_eff=0.7233
bk0: 65789a 4547852i bk1: 65633a 4502642i bk2: 65356a 4523652i bk3: 65768a 4478549i bk4: 65814a 4495907i bk5: 65849a 4461552i bk6: 65495a 4535346i bk7: 65346a 4515801i bk8: 65669a 4542380i bk9: 65583a 4507749i bk10: 65512a 4532277i bk11: 65561a 4493712i bk12: 66381a 4454155i bk13: 66197a 4421113i bk14: 65509a 4564692i bk15: 65737a 4502472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795392
Row_Buffer_Locality_read = 0.821947
Row_Buffer_Locality_write = 0.283795
Bank_Level_Parallism = 6.207209
Bank_Level_Parallism_Col = 4.963053
Bank_Level_Parallism_Ready = 2.140088
write_to_read_ratio_blp_rw_average = 0.329483
GrpLevelPara = 2.886626 

BW Util details:
bwutil = 0.703423 
total_CMD = 7016907 
util_bw = 4935856 
Wasted_Col = 1513280 
Wasted_Row = 225327 
Idle = 342444 

BW Util Bottlenecks: 
RCDc_limit = 1380574 
RCDWRc_limit = 151572 
WTRc_limit = 1104292 
RTWc_limit = 1632184 
CCDLc_limit = 718604 
rwq = 0 
CCDLc_limit_alone = 518066 
WTRc_limit_alone = 1040294 
RTWc_limit_alone = 1495644 

Commands details: 
total_CMD = 7016907 
n_nop = 5366454 
Read = 1051199 
Write = 0 
L2_Alloc = 0 
L2_WB = 182765 
n_act = 226248 
n_pre = 226232 
n_ref = 0 
n_req = 1105763 
total_req = 1233964 

Dual Bus Interface Util: 
issued_total_row = 452480 
issued_total_col = 1233964 
Row_Bus_Util =  0.064484 
CoL_Bus_Util = 0.175856 
Either_Row_CoL_Bus_Util = 0.235211 
Issued_on_Two_Bus_Simul_Util = 0.005129 
issued_two_Eff = 0.021807 
queue_avg = 27.447721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.4477

========= L2 cache stats =========
L2_cache_bank[0]: Access = 843550, Miss = 523664, Miss_rate = 0.621, Pending_hits = 13047, Reservation_fails = 709
L2_cache_bank[1]: Access = 853256, Miss = 523584, Miss_rate = 0.614, Pending_hits = 6437, Reservation_fails = 588
L2_cache_bank[2]: Access = 848375, Miss = 522641, Miss_rate = 0.616, Pending_hits = 6122, Reservation_fails = 952
L2_cache_bank[3]: Access = 849283, Miss = 523931, Miss_rate = 0.617, Pending_hits = 6181, Reservation_fails = 158
L2_cache_bank[4]: Access = 869457, Miss = 523695, Miss_rate = 0.602, Pending_hits = 25324, Reservation_fails = 679
L2_cache_bank[5]: Access = 850638, Miss = 522935, Miss_rate = 0.615, Pending_hits = 6699, Reservation_fails = 424
L2_cache_bank[6]: Access = 854910, Miss = 523383, Miss_rate = 0.612, Pending_hits = 7301, Reservation_fails = 47
L2_cache_bank[7]: Access = 878021, Miss = 524041, Miss_rate = 0.597, Pending_hits = 15969, Reservation_fails = 153
L2_cache_bank[8]: Access = 843363, Miss = 523162, Miss_rate = 0.620, Pending_hits = 13005, Reservation_fails = 220
L2_cache_bank[9]: Access = 850221, Miss = 522732, Miss_rate = 0.615, Pending_hits = 6246, Reservation_fails = 1188
L2_cache_bank[10]: Access = 854331, Miss = 524884, Miss_rate = 0.614, Pending_hits = 6342, Reservation_fails = 670
L2_cache_bank[11]: Access = 846730, Miss = 524253, Miss_rate = 0.619, Pending_hits = 6339, Reservation_fails = 683
L2_cache_bank[12]: Access = 877647, Miss = 524760, Miss_rate = 0.598, Pending_hits = 25646, Reservation_fails = 344
L2_cache_bank[13]: Access = 851870, Miss = 523446, Miss_rate = 0.614, Pending_hits = 6903, Reservation_fails = 615
L2_cache_bank[14]: Access = 853192, Miss = 523644, Miss_rate = 0.614, Pending_hits = 7485, Reservation_fails = 594
L2_cache_bank[15]: Access = 874618, Miss = 523082, Miss_rate = 0.598, Pending_hits = 16323, Reservation_fails = 346
L2_cache_bank[16]: Access = 844385, Miss = 524171, Miss_rate = 0.621, Pending_hits = 12995, Reservation_fails = 399
L2_cache_bank[17]: Access = 854082, Miss = 524455, Miss_rate = 0.614, Pending_hits = 6510, Reservation_fails = 751
L2_cache_bank[18]: Access = 851301, Miss = 524758, Miss_rate = 0.616, Pending_hits = 6260, Reservation_fails = 354
L2_cache_bank[19]: Access = 845775, Miss = 523921, Miss_rate = 0.619, Pending_hits = 6597, Reservation_fails = 540
L2_cache_bank[20]: Access = 874581, Miss = 524781, Miss_rate = 0.600, Pending_hits = 25326, Reservation_fails = 143
L2_cache_bank[21]: Access = 851760, Miss = 523455, Miss_rate = 0.615, Pending_hits = 6632, Reservation_fails = 268
L2_cache_bank[22]: Access = 861409, Miss = 525525, Miss_rate = 0.610, Pending_hits = 7772, Reservation_fails = 151
L2_cache_bank[23]: Access = 880723, Miss = 525674, Miss_rate = 0.597, Pending_hits = 16979, Reservation_fails = 1823
L2_total_cache_accesses = 20563478
L2_total_cache_misses = 12574577
L2_total_cache_miss_rate = 0.6115
L2_total_cache_pending_hits = 264440
L2_total_cache_reservation_fails = 12799
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3497975
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 264440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4034505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12799
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8540072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 264440
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4226486
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16336992
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4226486
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 900
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11899
L2_cache_data_port_util = 0.118
L2_cache_fill_port_util = 0.191

icnt_total_pkts_mem_to_simt=20563478
icnt_total_pkts_simt_to_mem=20563478
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 20563478
Req_Network_cycles = 2736205
Req_Network_injected_packets_per_cycle =       7.5153 
Req_Network_conflicts_per_cycle =       2.7618
Req_Network_conflicts_per_cycle_util =       2.7963
Req_Bank_Level_Parallism =       7.6092
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.5340
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4724

Reply_Network_injected_packets_num = 20563478
Reply_Network_cycles = 2736205
Reply_Network_injected_packets_per_cycle =        7.5153
Reply_Network_conflicts_per_cycle =        4.2725
Reply_Network_conflicts_per_cycle_util =       4.3236
Reply_Bank_Level_Parallism =       7.6053
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.9740
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2505
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 3 min, 11 sec (25391 sec)
gpgpu_simulation_rate = 35423 (inst/sec)
gpgpu_simulation_rate = 107 (cycle/sec)
gpgpu_silicon_slowdown = 12757009x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc3b1451c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc3b14510..

GPGPU-Sim PTX: cudaLaunch for 0x0x556f6b6dcff7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8compressiPi 
GPGPU-Sim PTX: pushing kernel '_Z8compressiPi' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8compressiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8compressiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 403704
gpu_sim_insn = 193948489
gpu_ipc =     480.4225
gpu_tot_sim_cycle = 3139909
gpu_tot_sim_insn = 1093390165
gpu_tot_ipc =     348.2235
gpu_tot_issued_cta = 120844
gpu_occupancy = 84.6706% 
gpu_tot_occupancy = 73.3862% 
max_total_param_size = 0
gpu_stall_dramfull = 268355
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.0780
partiton_level_parallism_total  =       7.5877
partiton_level_parallism_util =       8.1949
partiton_level_parallism_util_total  =       7.6844
L2_BW  =     352.8487 GB/Sec
L2_BW_total  =     331.4297 GB/Sec
gpu_total_sim_rate=37345

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1353472, Miss = 529009, Miss_rate = 0.391, Pending_hits = 259150, Reservation_fails = 190795
	L1D_cache_core[1]: Access = 1355491, Miss = 529385, Miss_rate = 0.391, Pending_hits = 258592, Reservation_fails = 192323
	L1D_cache_core[2]: Access = 1361037, Miss = 534007, Miss_rate = 0.392, Pending_hits = 261178, Reservation_fails = 194760
	L1D_cache_core[3]: Access = 1351934, Miss = 527618, Miss_rate = 0.390, Pending_hits = 257402, Reservation_fails = 190015
	L1D_cache_core[4]: Access = 1358064, Miss = 531887, Miss_rate = 0.392, Pending_hits = 259945, Reservation_fails = 192765
	L1D_cache_core[5]: Access = 1361501, Miss = 533031, Miss_rate = 0.392, Pending_hits = 261887, Reservation_fails = 193589
	L1D_cache_core[6]: Access = 1352461, Miss = 529093, Miss_rate = 0.391, Pending_hits = 258829, Reservation_fails = 189520
	L1D_cache_core[7]: Access = 1360635, Miss = 533614, Miss_rate = 0.392, Pending_hits = 261012, Reservation_fails = 193738
	L1D_cache_core[8]: Access = 1360671, Miss = 532453, Miss_rate = 0.391, Pending_hits = 261828, Reservation_fails = 190712
	L1D_cache_core[9]: Access = 1357678, Miss = 531717, Miss_rate = 0.392, Pending_hits = 260529, Reservation_fails = 186603
	L1D_cache_core[10]: Access = 1351475, Miss = 529457, Miss_rate = 0.392, Pending_hits = 258444, Reservation_fails = 195407
	L1D_cache_core[11]: Access = 1360871, Miss = 535257, Miss_rate = 0.393, Pending_hits = 262314, Reservation_fails = 191085
	L1D_cache_core[12]: Access = 1362640, Miss = 535239, Miss_rate = 0.393, Pending_hits = 263184, Reservation_fails = 196754
	L1D_cache_core[13]: Access = 1357496, Miss = 530238, Miss_rate = 0.391, Pending_hits = 259318, Reservation_fails = 191437
	L1D_cache_core[14]: Access = 1363385, Miss = 533144, Miss_rate = 0.391, Pending_hits = 262067, Reservation_fails = 191531
	L1D_cache_core[15]: Access = 1355952, Miss = 531540, Miss_rate = 0.392, Pending_hits = 259865, Reservation_fails = 189405
	L1D_cache_core[16]: Access = 1359319, Miss = 534074, Miss_rate = 0.393, Pending_hits = 260226, Reservation_fails = 188342
	L1D_cache_core[17]: Access = 1357310, Miss = 533267, Miss_rate = 0.393, Pending_hits = 259753, Reservation_fails = 191381
	L1D_cache_core[18]: Access = 1357231, Miss = 532365, Miss_rate = 0.392, Pending_hits = 260510, Reservation_fails = 187692
	L1D_cache_core[19]: Access = 1364926, Miss = 535773, Miss_rate = 0.393, Pending_hits = 262923, Reservation_fails = 195372
	L1D_cache_core[20]: Access = 1353779, Miss = 532297, Miss_rate = 0.393, Pending_hits = 260549, Reservation_fails = 189471
	L1D_cache_core[21]: Access = 1354691, Miss = 532447, Miss_rate = 0.393, Pending_hits = 260285, Reservation_fails = 190012
	L1D_cache_core[22]: Access = 1353721, Miss = 531941, Miss_rate = 0.393, Pending_hits = 259761, Reservation_fails = 189078
	L1D_cache_core[23]: Access = 1355998, Miss = 533266, Miss_rate = 0.393, Pending_hits = 260990, Reservation_fails = 187732
	L1D_cache_core[24]: Access = 1359154, Miss = 530794, Miss_rate = 0.391, Pending_hits = 259349, Reservation_fails = 186725
	L1D_cache_core[25]: Access = 1359184, Miss = 532339, Miss_rate = 0.392, Pending_hits = 260030, Reservation_fails = 194832
	L1D_cache_core[26]: Access = 1353575, Miss = 531526, Miss_rate = 0.393, Pending_hits = 260637, Reservation_fails = 190379
	L1D_cache_core[27]: Access = 1359621, Miss = 534696, Miss_rate = 0.393, Pending_hits = 261925, Reservation_fails = 193214
	L1D_cache_core[28]: Access = 1355264, Miss = 531658, Miss_rate = 0.392, Pending_hits = 260734, Reservation_fails = 189996
	L1D_cache_core[29]: Access = 1359985, Miss = 533484, Miss_rate = 0.392, Pending_hits = 260676, Reservation_fails = 195061
	L1D_total_cache_accesses = 40728521
	L1D_total_cache_misses = 15966616
	L1D_total_cache_miss_rate = 0.3920
	L1D_total_cache_pending_hits = 7813892
	L1D_total_cache_reservation_fails = 5739726
	L1D_cache_data_port_util = 0.182
	L1D_cache_fill_port_util = 0.171
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11130037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7813892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6588327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5611490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9378289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7813892
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5817976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 128236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 34910545
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5817976

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5419617
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 191873
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 128236
ctas_completed 120844, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
53776, 54590, 55548, 55641, 54637, 54287, 55792, 54615, 52562, 55006, 54934, 54544, 53443, 54519, 54199, 54294, 52014, 54429, 54807, 54470, 54679, 54269, 54879, 54351, 53635, 54662, 53657, 54975, 53983, 53037, 54085, 53241, 
gpgpu_n_tot_thrd_icount = 1673392064
gpgpu_n_tot_w_icount = 52293502
gpgpu_n_stall_shd_mem = 7867728
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18006638
gpgpu_n_mem_write_global = 5817976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 164036631
gpgpu_n_store_insn = 35950872
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 108276224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2764269
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5103459
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8826707	W0_Idle:3048735	W0_Scoreboard:308884120	W1:3092772	W2:5029147	W3:1296574	W4:1532116	W5:709452	W6:741325	W7:464437	W8:453120	W9:349668	W10:329770	W11:285991	W12:280173	W13:262756	W14:261685	W15:265215	W16:281369	W17:264376	W18:263074	W19:272365	W20:297349	W21:310379	W22:351749	W23:391169	W24:434362	W25:445913	W26:521747	W27:526836	W28:594279	W29:560879	W30:633865	W31:636635	W32:30152955
single_issue_nums: WS0:13003493	WS1:13117443	WS2:13112712	WS3:13059854	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 127732928 {8:15966616,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 232719040 {40:5817976,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81600880 {40:2040022,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 638664640 {40:15966616,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 46543808 {8:5817976,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81600880 {40:2040022,}
maxmflatency = 2855 
max_icnt2mem_latency = 749 
maxmrqlatency = 2424 
max_icnt2sh_latency = 198 
averagemflatency = 399 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 69 
avg_icnt2sh_latency = 5 
mrq_lat_table:3930297 	482847 	641966 	977448 	1894003 	2144688 	2029453 	1548497 	904598 	120339 	2724 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7210344 	11845328 	4529157 	239577 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1226068 	479770 	232275 	77799 	18106281 	3133639 	458815 	107678 	2289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16406446 	3839120 	2079816 	1089103 	353807 	55170 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	2457 	653 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      7063      7063      7339      7336      6490      6556      7023      6487      6617      6625      6573      6660      6473      6501      6371      6362 
dram[1]:      7011      7008      7288      7361      6546      6479      6535      6556      6602      6648      6630      6621      6568      6527      6878      7272 
dram[2]:      6950      6986      7289      7292      9460      6295      6291      6523      6618      6614      6616      6622      6294      6485      6388      7312 
dram[3]:      6933      6981      7239      7301      6524      6484      6496      6551      6627      6630      6655      6567      6598      6600      6363     11734 
dram[4]:      7046      7030      7384      7403      6493      6482      6505      6536      6567      6548      6502      6418      6624     12501      6415     11760 
dram[5]:      7014      7043      7329      7337      6301      6484      6476      6516      6563      6566      6409      6457     11610      6585      6365      6362 
dram[6]:      6983      6964      7293      7278      6482      6488      6299      6515      6557      6596      6018      6511     11374      6615      6359      6367 
dram[7]:      6913      6934      7246      7281      6472      6468      6492      7879      6600      6585      6385      6484      6525      6594      6354      7401 
dram[8]:      6999      7008      7342      7342      6498      6490      6451      6495      6634      6636      6378      6504      6627      6633      6345      6387 
dram[9]:      7023      6989      7303      7322      6509      6505      6529      6525      6581      6634      6573      6549      6624      6598      7084      6385 
dram[10]:      7776      6982     11568      7294      6489      6497      6506      6478      6623      6619      6581      6592      6606      6556      6361      7406 
dram[11]:      6935      6981      7246      7277      6517     10827      6509      6561      6579      6249      6591      6081      6594      6558      7410      6400 
average row accesses per activate:
dram[0]:  4.930231  4.846647  4.869941  4.858886  4.690320  4.708887  4.757800  4.855466  4.680032  4.748063  4.691804  4.861197  4.558969  4.539721  4.643000  4.841273 
dram[1]:  4.957700  4.837009  4.990114  5.023336  4.718359  4.683659  4.706182  4.698063  4.680295  4.683042  4.648971  4.681645  4.503388  4.606275  4.868563  4.858346 
dram[2]:  4.840000  4.969071  4.980388  4.913254  4.704538  4.803843  4.768591  4.831749  4.677312  4.726402  4.605466  4.611382  4.470717  4.719913  4.618753  4.876648 
dram[3]:  4.883224  4.971341  4.854876  4.825154  4.770102  4.748867  4.733201  4.777965  4.652346  4.700479  4.622366  4.586876  4.559054  4.699587  4.766145  4.738530 
dram[4]:  4.758026  4.889281  4.908317  4.968279  4.778419  4.681726  4.755871  4.909126  4.794337  4.829748  4.431046  4.753319  4.624735  4.675685  4.774895  4.815275 
dram[5]:  4.774033  4.737211  4.838105  4.882740  4.600600  4.672290  4.622631  4.830817  4.779609  4.781923  4.521785  4.685294  4.591974  4.711081  4.632930  4.759133 
dram[6]:  4.701846  4.814063  4.777597  4.907395  4.601283  4.699174  4.697853  4.827274  4.591266  4.843606  4.629537  4.734971  4.498658  4.596077  4.627650  4.890095 
dram[7]:  4.691746  4.858006  4.793544  4.795252  4.771741  4.782500  4.734179  4.681594  4.727707  4.836915  4.670405  4.770197  4.635046  4.728897  4.787696  4.940468 
dram[8]:  4.805842  4.915887  4.729367  4.841696  4.646482  4.568806  4.728241  4.713882  4.723527  4.885556  4.586907  4.706995  4.573326  4.563784  4.788026  4.765124 
dram[9]:  4.800555  4.854513  4.922356  4.840738  4.552879  4.475167  4.675090  4.859116  4.627672  4.789451  4.667976  4.723367  4.515872  4.675623  4.632822  4.899903 
dram[10]:  4.851060  4.821194  4.787955  4.887564  4.545433  4.813886  4.682413  4.895775  4.624322  4.776463  4.537119  4.651957  4.535978  4.690610  4.729154  4.678517 
dram[11]:  4.761964  4.820277  4.802930  4.739745  4.633878  4.694066  4.701847  4.804611  4.643733  4.712429  4.576702  4.628086  4.451635  4.510981  4.741382  4.731545 
average row locality = 14676866/3101721 = 4.731846
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     71315     71716     71530     71791     71791     72011     71778     71512     71822     71938     71433     70928     72073     72618     72093     71541 
dram[1]:     71059     71657     71077     71146     71997     72226     71892     72056     71607     71912     71469     71683     72406     72152     71173     71462 
dram[2]:     71429     71370     71052     71527     71830     71634     71671     71681     71679     71897     71685     71981     72576     71677     72340     71540 
dram[3]:     71590     71344     71537     72002     71642     71884     71615     71878     71835     72025     71693     71934     72053     71660     71732     71870 
dram[4]:     71970     71574     71511     71510     71607     72072     71738     71469     71273     71489     72323     71269     71780     71764     71515     71692 
dram[5]:     71809     72269     71740     71707     72075     72137     72231     71558     71409     71534     72025     71823     72011     71802     72209     71954 
dram[6]:     72251     71929     71625     71387     72197     72190     71771     71640     71910     71288     71497     71523     72432     72398     71935     71500 
dram[7]:     72356     71731     71817     71899     71739     71817     71842     72225     71521     71427     71547     71273     71787     71614     71618     71304 
dram[8]:     71694     71499     72115     71879     72125     72509     71719     72118     71607     71323     71904     71739     72136     72415     71378     71760 
dram[9]:     71488     71762     71534     71964     72470     73011     71958     71392     71979     71286     71441     71448     72421     72066     72247     71538 
dram[10]:     71329     71570     71856     71616     72605     71634     71996     71311     72071     71648     71797     71775     72174     71866     71708     72237 
dram[11]:     72174     71909     71706     72157     72179     72175     71741     71680     71940     71877     71826     71853     72891     72733     71847     72072 
total dram reads = 13786444
bank skew: 73011/70928 = 1.03
chip skew: 1152760/1146556 = 1.01
number of total write accesses:
dram[0]:     16363     16360     16331     16371     16222     16205     16192     16168     16249     16289     16342     16332     16378     16430     16391     16353 
dram[1]:     16364     16411     16326     16293     16192     16156     16177     16226     16275     16289     16316     16404     16418     16350     16315     16352 
dram[2]:     16360     16374     16308     16353     16163     16218     16179     16109     16279     16244     16342     16406     16429     16363     16377     16339 
dram[3]:     16355     16358     16280     16428     16173     16142     16189     16187     16253     16219     16343     16415     16427     16371     16390     16419 
dram[4]:     16350     16347     16301     16279     16136     16208     16198     16179     16205     16273     16417     16355     16353     16326     16414     16430 
dram[5]:     16372     16442     16325     16332     16217     16125     16184     16155     16189     16226     16416     16407     16391     16311     16425     16386 
dram[6]:     16427     16412     16319     16321     16164     16196     16168     16135     16257     16269     16408     16379     16399     16415     16422     16333 
dram[7]:     16452     16387     16347     16358     16183     16166     16203     16187     16218     16307     16407     16391     16348     16358     16379     16310 
dram[8]:     16359     16351     16396     16374     16247     16243     16160     16207     16245     16205     16455     16356     16355     16433     16391     16353 
dram[9]:     16397     16437     16288     16301     16223     16251     16274     16138     16326     16252     16361     16375     16446     16401     16440     16342 
dram[10]:     16394     16438     16318     16324     16198     16150     16191     16172     16224     16218     16414     16376     16387     16436     16360     16294 
dram[11]:     16379     16358     16401     16415     16174     16209     16189     16207     16232     16272     16419     16374     16454     16466     16296     16335 
total dram writes = 3131787
bank skew: 16466/16109 = 1.02
chip skew: 261252/260771 = 1.00
average mf latency per bank:
dram[0]:        549       555       552       561       555       559       557       567       568       583       560       567       557       566       549       557
dram[1]:        549       554       552       552       547       558       553       564       566       571       572       574       561       567       554       557
dram[2]:        554       545       552       550       555       546       555       551       566       561       562       560       564       558       559       551
dram[3]:        547       559       546       564       549       564       551       566       558       584       562       580       554       574       547       564
dram[4]:        543       545       539       546       542       555       548       553       561       575       569       565       549       559       542       551
dram[5]:        550       556       552       554       553       557       557       559       572       571       567       564       557       565       553       555
dram[6]:        557       549       558       549       566       555       563       556       576       569       578       566       573       564       561       549
dram[7]:        547       560       542       566       548       564       545       569       557       576       559       578       557       569       543       562
dram[8]:        543       552       547       557       552       561       549       563       563       571       568       572       557       565       546       555
dram[9]:        555       565       558       570       559       574       560       568       569       575       575       583       566       579       560       564
dram[10]:        560       551       569       557       570       553       566       555       580       576       586       566       573       565       563       555
dram[11]:        563       578       560       585       565       587       561       590       583       599       576       594       574       598       561       584
maximum mf latency per bank:
dram[0]:       1867      2603      1927      1868      2085      1884      2384      1857      2111      2036      1793      1746      1800      2477      1687      1861
dram[1]:       2086      1832      1972      1911      2109      2145      2218      2085      1883      2144      1876      2114      2116      1718      2045      2038
dram[2]:       1865      2559      1891      1664      1951      2180      1700      1887      2173      1948      2062      1706      1972      1995      2240      1737
dram[3]:       1883      1617      1920      1925      1912      2033      1697      1802      2452      2079      1719      2434      1610      1858      1894      1596
dram[4]:       1884      1811      1756      1690      2028      2215      2180      1737      1733      2125      2675      1962      2123      2127      1955      1624
dram[5]:       2096      2651      1792      2111      1937      2788      1791      1910      1860      1606      2074      1748      1682      1752      1728      1859
dram[6]:       1791      1723      1973      1794      2073      1982      1805      2163      1908      2006      1889      1788      2027      1959      1618      1915
dram[7]:       2043      2124      1942      1854      2057      1674      1701      1939      1956      2064      1959      1555      1986      1741      1848      1729
dram[8]:       1848      1874      1939      2619      1967      2376      2433      2664      2180      1933      1696      2074      2855      1847      1698      1698
dram[9]:       2270      1760      2105      1783      2316      1876      1674      2298      1975      1831      1898      1687      2064      1680      1838      1811
dram[10]:       2076      1897      2235      1921      1892      1909      2565      2292      1801      1823      2125      2095      2247      2027      2206      2004
dram[11]:       2264      2308      1913      2081      2094      2263      2117      2160      1755      1894      1750      2262      2223      1996      1750      1815

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8052191 n_nop=6171311 n_act=257190 n_pre=257174 n_ref_event=0 n_req=1222161 n_rd=1147890 n_rd_L2_A=0 n_write=0 n_wr_bk=260976 bw_util=0.6999
n_activity=7795189 dram_eff=0.7229
bk0: 71315a 5172182i bk1: 71716a 5116000i bk2: 71530a 5191241i bk3: 71791a 5133355i bk4: 71791a 5126147i bk5: 72011a 5065453i bk6: 71778a 5135958i bk7: 71512a 5118673i bk8: 71822a 5127098i bk9: 71938a 5053986i bk10: 71433a 5185215i bk11: 70928a 5223888i bk12: 72073a 5069176i bk13: 72618a 5010331i bk14: 72093a 5105569i bk15: 71541a 5106326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789561
Row_Buffer_Locality_read = 0.822267
Row_Buffer_Locality_write = 0.284081
Bank_Level_Parallism = 6.344261
Bank_Level_Parallism_Col = 5.080301
Bank_Level_Parallism_Ready = 2.138361
write_to_read_ratio_blp_rw_average = 0.353737
GrpLevelPara = 2.910966 

BW Util details:
bwutil = 0.699867 
total_CMD = 8052191 
util_bw = 5635464 
Wasted_Col = 1725855 
Wasted_Row = 251508 
Idle = 439364 

BW Util Bottlenecks: 
RCDc_limit = 1489903 
RCDWRc_limit = 203766 
WTRc_limit = 1406194 
RTWc_limit = 2020782 
CCDLc_limit = 864943 
rwq = 0 
CCDLc_limit_alone = 605063 
WTRc_limit_alone = 1320192 
RTWc_limit_alone = 1846904 

Commands details: 
total_CMD = 8052191 
n_nop = 6171311 
Read = 1147890 
Write = 0 
L2_Alloc = 0 
L2_WB = 260976 
n_act = 257190 
n_pre = 257174 
n_ref = 0 
n_req = 1222161 
total_req = 1408866 

Dual Bus Interface Util: 
issued_total_row = 514364 
issued_total_col = 1408866 
Row_Bus_Util =  0.063879 
CoL_Bus_Util = 0.174967 
Either_Row_CoL_Bus_Util = 0.233586 
Issued_on_Two_Bus_Simul_Util = 0.005259 
issued_two_Eff = 0.022516 
queue_avg = 26.846285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.8463
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8052191 n_nop=6172618 n_act=256862 n_pre=256846 n_ref_event=0 n_req=1221172 n_rd=1146974 n_rd_L2_A=0 n_write=0 n_wr_bk=260864 bw_util=0.6994
n_activity=7793968 dram_eff=0.7225
bk0: 71059a 5194930i bk1: 71657a 5124561i bk2: 71077a 5225806i bk3: 71146a 5170626i bk4: 71997a 5142705i bk5: 72226a 5053477i bk6: 71892a 5163023i bk7: 72056a 5064332i bk8: 71607a 5148272i bk9: 71912a 5092695i bk10: 71469a 5173129i bk11: 71683a 5144225i bk12: 72406a 5073912i bk13: 72152a 5036831i bk14: 71173a 5174344i bk15: 71462a 5133772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789659
Row_Buffer_Locality_read = 0.822331
Row_Buffer_Locality_write = 0.284617
Bank_Level_Parallism = 6.326002
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.145648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.699356 
total_CMD = 8052191 
util_bw = 5631352 
Wasted_Col = 1724696 
Wasted_Row = 251585 
Idle = 444558 

BW Util Bottlenecks: 
RCDc_limit = 1483127 
RCDWRc_limit = 204144 
WTRc_limit = 1414332 
RTWc_limit = 1996386 
CCDLc_limit = 854374 
rwq = 0 
CCDLc_limit_alone = 596491 
WTRc_limit_alone = 1326703 
RTWc_limit_alone = 1826132 

Commands details: 
total_CMD = 8052191 
n_nop = 6172618 
Read = 1146974 
Write = 0 
L2_Alloc = 0 
L2_WB = 260864 
n_act = 256862 
n_pre = 256846 
n_ref = 0 
n_req = 1221172 
total_req = 1407838 

Dual Bus Interface Util: 
issued_total_row = 513708 
issued_total_col = 1407838 
Row_Bus_Util =  0.063797 
CoL_Bus_Util = 0.174839 
Either_Row_CoL_Bus_Util = 0.233424 
Issued_on_Two_Bus_Simul_Util = 0.005213 
issued_two_Eff = 0.022331 
queue_avg = 26.633017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.633
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8052191 n_nop=6171959 n_act=257035 n_pre=257019 n_ref_event=0 n_req=1221628 n_rd=1147569 n_rd_L2_A=0 n_write=0 n_wr_bk=260843 bw_util=0.6996
n_activity=7795089 dram_eff=0.7227
bk0: 71429a 5154054i bk1: 71370a 5157816i bk2: 71052a 5214141i bk3: 71527a 5116491i bk4: 71830a 5135980i bk5: 71634a 5126717i bk6: 71671a 5179358i bk7: 71681a 5121070i bk8: 71679a 5142877i bk9: 71897a 5125141i bk10: 71685a 5150070i bk11: 71981a 5107750i bk12: 72576a 5048250i bk13: 71677a 5107285i bk14: 72340a 5096992i bk15: 71540a 5117593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789596
Row_Buffer_Locality_read = 0.822176
Row_Buffer_Locality_write = 0.284759
Bank_Level_Parallism = 6.324806
Bank_Level_Parallism_Col = 5.054030
Bank_Level_Parallism_Ready = 2.136315
write_to_read_ratio_blp_rw_average = 0.350993
GrpLevelPara = 2.908103 

BW Util details:
bwutil = 0.699642 
total_CMD = 8052191 
util_bw = 5633648 
Wasted_Col = 1724900 
Wasted_Row = 252474 
Idle = 441169 

BW Util Bottlenecks: 
RCDc_limit = 1489413 
RCDWRc_limit = 202323 
WTRc_limit = 1424328 
RTWc_limit = 2005761 
CCDLc_limit = 858123 
rwq = 0 
CCDLc_limit_alone = 597448 
WTRc_limit_alone = 1335878 
RTWc_limit_alone = 1833536 

Commands details: 
total_CMD = 8052191 
n_nop = 6171959 
Read = 1147569 
Write = 0 
L2_Alloc = 0 
L2_WB = 260843 
n_act = 257035 
n_pre = 257019 
n_ref = 0 
n_req = 1221628 
total_req = 1408412 

Dual Bus Interface Util: 
issued_total_row = 514054 
issued_total_col = 1408412 
Row_Bus_Util =  0.063840 
CoL_Bus_Util = 0.174910 
Either_Row_CoL_Bus_Util = 0.233506 
Issued_on_Two_Bus_Simul_Util = 0.005245 
issued_two_Eff = 0.022462 
queue_avg = 26.419874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.4199
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8052191 n_nop=6169166 n_act=257873 n_pre=257857 n_ref_event=0 n_req=1222476 n_rd=1148294 n_rd_L2_A=0 n_write=0 n_wr_bk=260949 bw_util=0.7001
n_activity=7797443 dram_eff=0.7229
bk0: 71590a 5137692i bk1: 71344a 5150472i bk2: 71537a 5173155i bk3: 72002a 5103122i bk4: 71642a 5145364i bk5: 71884a 5107297i bk6: 71615a 5174942i bk7: 71878a 5094641i bk8: 71835a 5122776i bk9: 72025a 5069956i bk10: 71693a 5161456i bk11: 71934a 5109888i bk12: 72053a 5085006i bk13: 71660a 5110757i bk14: 71732a 5144000i bk15: 71870a 5120974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789057
Row_Buffer_Locality_read = 0.821809
Row_Buffer_Locality_write = 0.282077
Bank_Level_Parallism = 6.334918
Bank_Level_Parallism_Col = 5.069349
Bank_Level_Parallism_Ready = 2.142539
write_to_read_ratio_blp_rw_average = 0.351051
GrpLevelPara = 2.912631 

BW Util details:
bwutil = 0.700054 
total_CMD = 8052191 
util_bw = 5636972 
Wasted_Col = 1722279 
Wasted_Row = 254008 
Idle = 438932 

BW Util Bottlenecks: 
RCDc_limit = 1487527 
RCDWRc_limit = 204027 
WTRc_limit = 1425851 
RTWc_limit = 1999717 
CCDLc_limit = 850362 
rwq = 0 
CCDLc_limit_alone = 593472 
WTRc_limit_alone = 1337282 
RTWc_limit_alone = 1831396 

Commands details: 
total_CMD = 8052191 
n_nop = 6169166 
Read = 1148294 
Write = 0 
L2_Alloc = 0 
L2_WB = 260949 
n_act = 257873 
n_pre = 257857 
n_ref = 0 
n_req = 1222476 
total_req = 1409243 

Dual Bus Interface Util: 
issued_total_row = 515730 
issued_total_col = 1409243 
Row_Bus_Util =  0.064048 
CoL_Bus_Util = 0.175014 
Either_Row_CoL_Bus_Util = 0.233853 
Issued_on_Two_Bus_Simul_Util = 0.005210 
issued_two_Eff = 0.022277 
queue_avg = 26.708178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7082
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8052191 n_nop=6174587 n_act=255990 n_pre=255974 n_ref_event=0 n_req=1220565 n_rd=1146556 n_rd_L2_A=0 n_write=0 n_wr_bk=260771 bw_util=0.6991
n_activity=7796361 dram_eff=0.722
bk0: 71970a 5117838i bk1: 71574a 5135564i bk2: 71511a 5203243i bk3: 71510a 5124974i bk4: 71607a 5130815i bk5: 72072a 5046693i bk6: 71738a 5144749i bk7: 71469a 5146103i bk8: 71273a 5193688i bk9: 71489a 5124715i bk10: 72323a 5055753i bk11: 71269a 5157029i bk12: 71780a 5136174i bk13: 71764a 5072613i bk14: 71515a 5157924i bk15: 71692a 5102193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790269
Row_Buffer_Locality_read = 0.822740
Row_Buffer_Locality_write = 0.287235
Bank_Level_Parallism = 6.327502
Bank_Level_Parallism_Col = 5.066994
Bank_Level_Parallism_Ready = 2.136460
write_to_read_ratio_blp_rw_average = 0.351907
GrpLevelPara = 2.900347 

BW Util details:
bwutil = 0.699103 
total_CMD = 8052191 
util_bw = 5629308 
Wasted_Col = 1734072 
Wasted_Row = 251892 
Idle = 436919 

BW Util Bottlenecks: 
RCDc_limit = 1494729 
RCDWRc_limit = 203863 
WTRc_limit = 1419664 
RTWc_limit = 1987451 
CCDLc_limit = 863102 
rwq = 0 
CCDLc_limit_alone = 602060 
WTRc_limit_alone = 1332154 
RTWc_limit_alone = 1813919 

Commands details: 
total_CMD = 8052191 
n_nop = 6174587 
Read = 1146556 
Write = 0 
L2_Alloc = 0 
L2_WB = 260771 
n_act = 255990 
n_pre = 255974 
n_ref = 0 
n_req = 1220565 
total_req = 1407327 

Dual Bus Interface Util: 
issued_total_row = 511964 
issued_total_col = 1407327 
Row_Bus_Util =  0.063581 
CoL_Bus_Util = 0.174776 
Either_Row_CoL_Bus_Util = 0.233179 
Issued_on_Two_Bus_Simul_Util = 0.005177 
issued_two_Eff = 0.022202 
queue_avg = 26.725853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7259
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8052191 n_nop=6163990 n_act=259884 n_pre=259868 n_ref_event=0 n_req=1224468 n_rd=1150293 n_rd_L2_A=0 n_write=0 n_wr_bk=260903 bw_util=0.701
n_activity=7803287 dram_eff=0.7234
bk0: 71809a 5103146i bk1: 72269a 5023603i bk2: 71740a 5129078i bk3: 71707a 5119300i bk4: 72075a 5079936i bk5: 72137a 5051378i bk6: 72231a 5102495i bk7: 71558a 5112372i bk8: 71409a 5175819i bk9: 71534a 5116308i bk10: 72025a 5093063i bk11: 71823a 5123985i bk12: 72011a 5110524i bk13: 71802a 5086490i bk14: 72209a 5093426i bk15: 71954a 5092528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787758
Row_Buffer_Locality_read = 0.820268
Row_Buffer_Locality_write = 0.283586
Bank_Level_Parallism = 6.378438
Bank_Level_Parallism_Col = 5.091646
Bank_Level_Parallism_Ready = 2.144859
write_to_read_ratio_blp_rw_average = 0.351036
GrpLevelPara = 2.913228 

BW Util details:
bwutil = 0.701025 
total_CMD = 8052191 
util_bw = 5644784 
Wasted_Col = 1728878 
Wasted_Row = 250274 
Idle = 428255 

BW Util Bottlenecks: 
RCDc_limit = 1504681 
RCDWRc_limit = 203113 
WTRc_limit = 1413600 
RTWc_limit = 2017887 
CCDLc_limit = 859941 
rwq = 0 
CCDLc_limit_alone = 599651 
WTRc_limit_alone = 1327522 
RTWc_limit_alone = 1843675 

Commands details: 
total_CMD = 8052191 
n_nop = 6163990 
Read = 1150293 
Write = 0 
L2_Alloc = 0 
L2_WB = 260903 
n_act = 259884 
n_pre = 259868 
n_ref = 0 
n_req = 1224468 
total_req = 1411196 

Dual Bus Interface Util: 
issued_total_row = 519752 
issued_total_col = 1411196 
Row_Bus_Util =  0.064548 
CoL_Bus_Util = 0.175256 
Either_Row_CoL_Bus_Util = 0.234495 
Issued_on_Two_Bus_Simul_Util = 0.005309 
issued_two_Eff = 0.022639 
queue_avg = 27.124014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.124
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8052191 n_nop=6164626 n_act=259721 n_pre=259705 n_ref_event=0 n_req=1223710 n_rd=1149473 n_rd_L2_A=0 n_write=0 n_wr_bk=261024 bw_util=0.7007
n_activity=7797558 dram_eff=0.7236
bk0: 72251a 5078898i bk1: 71929a 5101145i bk2: 71625a 5147477i bk3: 71387a 5096384i bk4: 72197a 5076277i bk5: 72190a 5058669i bk6: 71771a 5140923i bk7: 71640a 5128250i bk8: 71910a 5084436i bk9: 71288a 5128688i bk10: 71497a 5157279i bk11: 71523a 5123858i bk12: 72432a 5058902i bk13: 72398a 5019390i bk14: 71935a 5074058i bk15: 71500a 5164399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787759
Row_Buffer_Locality_read = 0.820305
Row_Buffer_Locality_write = 0.283821
Bank_Level_Parallism = 6.376036
Bank_Level_Parallism_Col = 5.091759
Bank_Level_Parallism_Ready = 2.141405
write_to_read_ratio_blp_rw_average = 0.352421
GrpLevelPara = 2.913221 

BW Util details:
bwutil = 0.700677 
total_CMD = 8052191 
util_bw = 5641988 
Wasted_Col = 1731986 
Wasted_Row = 247825 
Idle = 430392 

BW Util Bottlenecks: 
RCDc_limit = 1512369 
RCDWRc_limit = 203833 
WTRc_limit = 1434877 
RTWc_limit = 2029018 
CCDLc_limit = 862324 
rwq = 0 
CCDLc_limit_alone = 599984 
WTRc_limit_alone = 1347234 
RTWc_limit_alone = 1854321 

Commands details: 
total_CMD = 8052191 
n_nop = 6164626 
Read = 1149473 
Write = 0 
L2_Alloc = 0 
L2_WB = 261024 
n_act = 259721 
n_pre = 259705 
n_ref = 0 
n_req = 1223710 
total_req = 1410497 

Dual Bus Interface Util: 
issued_total_row = 519426 
issued_total_col = 1410497 
Row_Bus_Util =  0.064507 
CoL_Bus_Util = 0.175169 
Either_Row_CoL_Bus_Util = 0.234416 
Issued_on_Two_Bus_Simul_Util = 0.005260 
issued_two_Eff = 0.022441 
queue_avg = 26.747849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.7478
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8052191 n_nop=6172946 n_act=256587 n_pre=256571 n_ref_event=0 n_req=1221759 n_rd=1147517 n_rd_L2_A=0 n_write=0 n_wr_bk=261001 bw_util=0.6997
n_activity=7796900 dram_eff=0.7226
bk0: 72356a 5125163i bk1: 71731a 5107588i bk2: 71817a 5137550i bk3: 71899a 5076329i bk4: 71739a 5131706i bk5: 71817a 5078200i bk6: 71842a 5122536i bk7: 72225a 5071748i bk8: 71521a 5167720i bk9: 71427a 5100825i bk10: 71547a 5170811i bk11: 71273a 5157799i bk12: 71787a 5118199i bk13: 71614a 5116996i bk14: 71618a 5152618i bk15: 71304a 5134811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789986
Row_Buffer_Locality_read = 0.822583
Row_Buffer_Locality_write = 0.286145
Bank_Level_Parallism = 6.342613
Bank_Level_Parallism_Col = 5.082867
Bank_Level_Parallism_Ready = 2.147959
write_to_read_ratio_blp_rw_average = 0.351505
GrpLevelPara = 2.905653 

BW Util details:
bwutil = 0.699694 
total_CMD = 8052191 
util_bw = 5634072 
Wasted_Col = 1727042 
Wasted_Row = 250502 
Idle = 440575 

BW Util Bottlenecks: 
RCDc_limit = 1489474 
RCDWRc_limit = 205424 
WTRc_limit = 1411841 
RTWc_limit = 2016200 
CCDLc_limit = 865466 
rwq = 0 
CCDLc_limit_alone = 603249 
WTRc_limit_alone = 1324354 
RTWc_limit_alone = 1841470 

Commands details: 
total_CMD = 8052191 
n_nop = 6172946 
Read = 1147517 
Write = 0 
L2_Alloc = 0 
L2_WB = 261001 
n_act = 256587 
n_pre = 256571 
n_ref = 0 
n_req = 1221759 
total_req = 1408518 

Dual Bus Interface Util: 
issued_total_row = 513158 
issued_total_col = 1408518 
Row_Bus_Util =  0.063729 
CoL_Bus_Util = 0.174924 
Either_Row_CoL_Bus_Util = 0.233383 
Issued_on_Two_Bus_Simul_Util = 0.005269 
issued_two_Eff = 0.022579 
queue_avg = 26.665033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.665
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8052191 n_nop=6165016 n_act=259436 n_pre=259420 n_ref_event=0 n_req=1224176 n_rd=1149920 n_rd_L2_A=0 n_write=0 n_wr_bk=261130 bw_util=0.701
n_activity=7801884 dram_eff=0.7234
bk0: 71694a 5143378i bk1: 71499a 5117159i bk2: 72115a 5107279i bk3: 71879a 5085870i bk4: 72125a 5090692i bk5: 72509a 5003087i bk6: 71719a 5141907i bk7: 72118a 5058561i bk8: 71607a 5143046i bk9: 71323a 5146460i bk10: 71904a 5123235i bk11: 71739a 5114929i bk12: 72136a 5118786i bk13: 72415a 5029448i bk14: 71378a 5137652i bk15: 71760a 5097025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788073
Row_Buffer_Locality_read = 0.820507
Row_Buffer_Locality_write = 0.285809
Bank_Level_Parallism = 6.370058
Bank_Level_Parallism_Col = 5.085375
Bank_Level_Parallism_Ready = 2.145386
write_to_read_ratio_blp_rw_average = 0.350983
GrpLevelPara = 2.910635 

BW Util details:
bwutil = 0.700952 
total_CMD = 8052191 
util_bw = 5644200 
Wasted_Col = 1730961 
Wasted_Row = 250221 
Idle = 426809 

BW Util Bottlenecks: 
RCDc_limit = 1505636 
RCDWRc_limit = 203118 
WTRc_limit = 1417955 
RTWc_limit = 2004083 
CCDLc_limit = 863537 
rwq = 0 
CCDLc_limit_alone = 605432 
WTRc_limit_alone = 1331335 
RTWc_limit_alone = 1832598 

Commands details: 
total_CMD = 8052191 
n_nop = 6165016 
Read = 1149920 
Write = 0 
L2_Alloc = 0 
L2_WB = 261130 
n_act = 259436 
n_pre = 259420 
n_ref = 0 
n_req = 1224176 
total_req = 1411050 

Dual Bus Interface Util: 
issued_total_row = 518856 
issued_total_col = 1411050 
Row_Bus_Util =  0.064437 
CoL_Bus_Util = 0.175238 
Either_Row_CoL_Bus_Util = 0.234368 
Issued_on_Two_Bus_Simul_Util = 0.005307 
issued_two_Eff = 0.022643 
queue_avg = 26.927267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.9273
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8052191 n_nop=6164789 n_act=259666 n_pre=259650 n_ref_event=0 n_req=1224335 n_rd=1150005 n_rd_L2_A=0 n_write=0 n_wr_bk=261252 bw_util=0.7011
n_activity=7805742 dram_eff=0.7232
bk0: 71488a 5148659i bk1: 71762a 5106610i bk2: 71534a 5145678i bk3: 71964a 5084876i bk4: 72470a 5055141i bk5: 73011a 4952115i bk6: 71958a 5114760i bk7: 71392a 5126835i bk8: 71979a 5094712i bk9: 71286a 5128926i bk10: 71441a 5170317i bk11: 71448a 5126248i bk12: 72421a 5047262i bk13: 72066a 5028668i bk14: 72247a 5101748i bk15: 71538a 5127520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787913
Row_Buffer_Locality_read = 0.820542
Row_Buffer_Locality_write = 0.283089
Bank_Level_Parallism = 6.382838
Bank_Level_Parallism_Col = 5.088872
Bank_Level_Parallism_Ready = 2.146842
write_to_read_ratio_blp_rw_average = 0.352865
GrpLevelPara = 2.910473 

BW Util details:
bwutil = 0.701055 
total_CMD = 8052191 
util_bw = 5645028 
Wasted_Col = 1732897 
Wasted_Row = 249679 
Idle = 424587 

BW Util Bottlenecks: 
RCDc_limit = 1498802 
RCDWRc_limit = 203706 
WTRc_limit = 1412789 
RTWc_limit = 2024230 
CCDLc_limit = 862486 
rwq = 0 
CCDLc_limit_alone = 603324 
WTRc_limit_alone = 1326044 
RTWc_limit_alone = 1851813 

Commands details: 
total_CMD = 8052191 
n_nop = 6164789 
Read = 1150005 
Write = 0 
L2_Alloc = 0 
L2_WB = 261252 
n_act = 259666 
n_pre = 259650 
n_ref = 0 
n_req = 1224335 
total_req = 1411257 

Dual Bus Interface Util: 
issued_total_row = 519316 
issued_total_col = 1411257 
Row_Bus_Util =  0.064494 
CoL_Bus_Util = 0.175264 
Either_Row_CoL_Bus_Util = 0.234396 
Issued_on_Two_Bus_Simul_Util = 0.005361 
issued_two_Eff = 0.022873 
queue_avg = 27.158518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.1585
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8052191 n_nop=6165781 n_act=259401 n_pre=259385 n_ref_event=0 n_req=1223340 n_rd=1149193 n_rd_L2_A=0 n_write=0 n_wr_bk=260894 bw_util=0.7005
n_activity=7799312 dram_eff=0.7232
bk0: 71329a 5181910i bk1: 71570a 5077848i bk2: 71856a 5150143i bk3: 71616a 5148285i bk4: 72605a 5066070i bk5: 71634a 5123737i bk6: 71996a 5147552i bk7: 71311a 5154115i bk8: 72071a 5131432i bk9: 71648a 5140946i bk10: 71797a 5131883i bk11: 71775a 5118469i bk12: 72174a 5058407i bk13: 71866a 5084798i bk14: 71708a 5148077i bk15: 72237a 5063090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787957
Row_Buffer_Locality_read = 0.820547
Row_Buffer_Locality_write = 0.282844
Bank_Level_Parallism = 6.337942
Bank_Level_Parallism_Col = 5.062646
Bank_Level_Parallism_Ready = 2.140786
write_to_read_ratio_blp_rw_average = 0.351473
GrpLevelPara = 2.907356 

BW Util details:
bwutil = 0.700474 
total_CMD = 8052191 
util_bw = 5640348 
Wasted_Col = 1733824 
Wasted_Row = 248085 
Idle = 429934 

BW Util Bottlenecks: 
RCDc_limit = 1502529 
RCDWRc_limit = 204804 
WTRc_limit = 1429330 
RTWc_limit = 2001982 
CCDLc_limit = 857911 
rwq = 0 
CCDLc_limit_alone = 601511 
WTRc_limit_alone = 1341345 
RTWc_limit_alone = 1833567 

Commands details: 
total_CMD = 8052191 
n_nop = 6165781 
Read = 1149193 
Write = 0 
L2_Alloc = 0 
L2_WB = 260894 
n_act = 259401 
n_pre = 259385 
n_ref = 0 
n_req = 1223340 
total_req = 1410087 

Dual Bus Interface Util: 
issued_total_row = 518786 
issued_total_col = 1410087 
Row_Bus_Util =  0.064428 
CoL_Bus_Util = 0.175118 
Either_Row_CoL_Bus_Util = 0.234273 
Issued_on_Two_Bus_Simul_Util = 0.005273 
issued_two_Eff = 0.022510 
queue_avg = 26.563780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.5638
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8052191 n_nop=6157591 n_act=262076 n_pre=262060 n_ref_event=0 n_req=1227076 n_rd=1152760 n_rd_L2_A=0 n_write=0 n_wr_bk=261180 bw_util=0.7024
n_activity=7800377 dram_eff=0.7251
bk0: 72174a 5115902i bk1: 71909a 5085054i bk2: 71706a 5103437i bk3: 72157a 5050626i bk4: 72179a 5052198i bk5: 72175a 5018284i bk6: 71741a 5118672i bk7: 71680a 5097341i bk8: 71940a 5104260i bk9: 71877a 5078400i bk10: 71826a 5104223i bk11: 71853a 5072906i bk12: 72891a 5009807i bk13: 72733a 4982302i bk14: 71847a 5152589i bk15: 72072a 5086644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786422
Row_Buffer_Locality_read = 0.818889
Row_Buffer_Locality_write = 0.282819
Bank_Level_Parallism = 6.427284
Bank_Level_Parallism_Col = 5.119433
Bank_Level_Parallism_Ready = 2.148591
write_to_read_ratio_blp_rw_average = 0.351820
GrpLevelPara = 2.923932 

BW Util details:
bwutil = 0.702388 
total_CMD = 8052191 
util_bw = 5655760 
Wasted_Col = 1724080 
Wasted_Row = 245288 
Idle = 427063 

BW Util Bottlenecks: 
RCDc_limit = 1517345 
RCDWRc_limit = 200732 
WTRc_limit = 1428389 
RTWc_limit = 2024556 
CCDLc_limit = 861410 
rwq = 0 
CCDLc_limit_alone = 602115 
WTRc_limit_alone = 1340976 
RTWc_limit_alone = 1852674 

Commands details: 
total_CMD = 8052191 
n_nop = 6157591 
Read = 1152760 
Write = 0 
L2_Alloc = 0 
L2_WB = 261180 
n_act = 262076 
n_pre = 262060 
n_ref = 0 
n_req = 1227076 
total_req = 1413940 

Dual Bus Interface Util: 
issued_total_row = 524136 
issued_total_col = 1413940 
Row_Bus_Util =  0.065092 
CoL_Bus_Util = 0.175597 
Either_Row_CoL_Bus_Util = 0.235290 
Issued_on_Two_Bus_Simul_Util = 0.005399 
issued_two_Eff = 0.022947 
queue_avg = 27.312262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.3123

========= L2 cache stats =========
L2_cache_bank[0]: Access = 977526, Miss = 573835, Miss_rate = 0.587, Pending_hits = 14427, Reservation_fails = 3737
L2_cache_bank[1]: Access = 987612, Miss = 574055, Miss_rate = 0.581, Pending_hits = 7841, Reservation_fails = 4277
L2_cache_bank[2]: Access = 982029, Miss = 572680, Miss_rate = 0.583, Pending_hits = 7500, Reservation_fails = 6301
L2_cache_bank[3]: Access = 984105, Miss = 574294, Miss_rate = 0.584, Pending_hits = 7536, Reservation_fails = 2925
L2_cache_bank[4]: Access = 1004926, Miss = 574262, Miss_rate = 0.571, Pending_hits = 26735, Reservation_fails = 4114
L2_cache_bank[5]: Access = 985934, Miss = 573307, Miss_rate = 0.581, Pending_hits = 8167, Reservation_fails = 3214
L2_cache_bank[6]: Access = 991226, Miss = 573697, Miss_rate = 0.579, Pending_hits = 8720, Reservation_fails = 2627
L2_cache_bank[7]: Access = 1016967, Miss = 574597, Miss_rate = 0.565, Pending_hits = 17452, Reservation_fails = 1729
L2_cache_bank[8]: Access = 977928, Miss = 573717, Miss_rate = 0.587, Pending_hits = 14472, Reservation_fails = 5772
L2_cache_bank[9]: Access = 984453, Miss = 572839, Miss_rate = 0.582, Pending_hits = 7638, Reservation_fails = 4981
L2_cache_bank[10]: Access = 990097, Miss = 575509, Miss_rate = 0.581, Pending_hits = 7883, Reservation_fails = 4573
L2_cache_bank[11]: Access = 981581, Miss = 574784, Miss_rate = 0.586, Pending_hits = 7804, Reservation_fails = 3867
L2_cache_bank[12]: Access = 1014619, Miss = 575618, Miss_rate = 0.567, Pending_hits = 27139, Reservation_fails = 5081
L2_cache_bank[13]: Access = 987297, Miss = 573855, Miss_rate = 0.581, Pending_hits = 8404, Reservation_fails = 5236
L2_cache_bank[14]: Access = 990109, Miss = 574227, Miss_rate = 0.580, Pending_hits = 9006, Reservation_fails = 5333
L2_cache_bank[15]: Access = 1013886, Miss = 573290, Miss_rate = 0.565, Pending_hits = 17819, Reservation_fails = 2359
L2_cache_bank[16]: Access = 979463, Miss = 574678, Miss_rate = 0.587, Pending_hits = 14404, Reservation_fails = 3654
L2_cache_bank[17]: Access = 989554, Miss = 575242, Miss_rate = 0.581, Pending_hits = 8032, Reservation_fails = 3356
L2_cache_bank[18]: Access = 986860, Miss = 575538, Miss_rate = 0.583, Pending_hits = 7809, Reservation_fails = 4367
L2_cache_bank[19]: Access = 980722, Miss = 574467, Miss_rate = 0.586, Pending_hits = 8074, Reservation_fails = 4589
L2_cache_bank[20]: Access = 1011249, Miss = 575536, Miss_rate = 0.569, Pending_hits = 26908, Reservation_fails = 4327
L2_cache_bank[21]: Access = 987006, Miss = 573657, Miss_rate = 0.581, Pending_hits = 8156, Reservation_fails = 1801
L2_cache_bank[22]: Access = 998826, Miss = 576304, Miss_rate = 0.577, Pending_hits = 9326, Reservation_fails = 4634
L2_cache_bank[23]: Access = 1020639, Miss = 576456, Miss_rate = 0.565, Pending_hits = 18514, Reservation_fails = 5375
L2_total_cache_accesses = 23824614
L2_total_cache_misses = 13786444
L2_total_cache_miss_rate = 0.5787
L2_total_cache_pending_hits = 299766
L2_total_cache_reservation_fails = 98229
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3920428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 299766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4487624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 98229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9298820
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 299766
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5817976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18006638
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5817976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 900
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 97329
L2_cache_data_port_util = 0.129
L2_cache_fill_port_util = 0.183

icnt_total_pkts_mem_to_simt=23824614
icnt_total_pkts_simt_to_mem=23824614
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 23824614
Req_Network_cycles = 3139909
Req_Network_injected_packets_per_cycle =       7.5877 
Req_Network_conflicts_per_cycle =       2.7553
Req_Network_conflicts_per_cycle_util =       2.7904
Req_Bank_Level_Parallism =       7.6843
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.3472
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4735

Reply_Network_injected_packets_num = 23824614
Reply_Network_cycles = 3139909
Reply_Network_injected_packets_per_cycle =        7.5877
Reply_Network_conflicts_per_cycle =        4.1604
Reply_Network_conflicts_per_cycle_util =       4.2113
Reply_Bank_Level_Parallism =       7.6805
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.9638
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2529
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 8 hrs, 7 min, 58 sec (29278 sec)
gpgpu_simulation_rate = 37345 (inst/sec)
gpgpu_simulation_rate = 107 (cycle/sec)
gpgpu_silicon_slowdown = 12757009x
Skipping largest intermediate component (ID: 0, approx. 0% of the graph)
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc3b144dc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc3b144d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc3b144d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc3b144c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc3b144c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc3b144bc..

GPGPU-Sim PTX: cudaLaunch for 0x0x556f6b6dd382 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19afforest_undirectediiPKmPKiPii'...
GPGPU-Sim PTX: Finding dominators for '_Z19afforest_undirectediiPKmPKiPii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19afforest_undirectediiPKmPKiPii'...
GPGPU-Sim PTX: Finding postdominators for '_Z19afforest_undirectediiPKmPKiPii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19afforest_undirectediiPKmPKiPii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19afforest_undirectediiPKmPKiPii'...
GPGPU-Sim PTX: reconvergence points for _Z19afforest_undirectediiPKmPKiPii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2f0 (cc_afforest.1.sm_75.ptx:168) @%p1 bra $L__BB2_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (cc_afforest.1.sm_75.ptx:239) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x318 (cc_afforest.1.sm_75.ptx:174) @%p2 bra $L__BB2_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (cc_afforest.1.sm_75.ptx:239) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x368 (cc_afforest.1.sm_75.ptx:185) @%p3 bra $L__BB2_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (cc_afforest.1.sm_75.ptx:239) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x378 (cc_afforest.1.sm_75.ptx:188) bra.uni $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x388 (cc_afforest.1.sm_75.ptx:194) mul.wide.s32 %rd12, %r32, 4;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cc_afforest.1.sm_75.ptx:201) @%p4 bra $L__BB2_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cc_afforest.1.sm_75.ptx:233) add.s32 %r32, %r32, 1;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x400 (cc_afforest.1.sm_75.ptx:211) @%p5 bra $L__BB2_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cc_afforest.1.sm_75.ptx:233) add.s32 %r32, %r32, 1;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x410 (cc_afforest.1.sm_75.ptx:214) @%p6 bra $L__BB2_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cc_afforest.1.sm_75.ptx:233) add.s32 %r32, %r32, 1;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x428 (cc_afforest.1.sm_75.ptx:218) @%p7 bra $L__BB2_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cc_afforest.1.sm_75.ptx:233) add.s32 %r32, %r32, 1;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x470 (cc_afforest.1.sm_75.ptx:230) @%p8 bra $L__BB2_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cc_afforest.1.sm_75.ptx:233) add.s32 %r32, %r32, 1;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x488 (cc_afforest.1.sm_75.ptx:235) @%p9 bra $L__BB2_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (cc_afforest.1.sm_75.ptx:239) ret;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x490 (cc_afforest.1.sm_75.ptx:236) bra.uni $L__BB2_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x380 (cc_afforest.1.sm_75.ptx:191) ld.global.u32 %r33, [%rd2];

GPGPU-Sim PTX: ... end of reconvergence points for _Z19afforest_undirectediiPKmPKiPii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19afforest_undirectediiPKmPKiPii'.
GPGPU-Sim PTX: pushing kernel '_Z19afforest_undirectediiPKmPKiPii' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z19afforest_undirectediiPKmPKiPii'
Destroy streams for kernel 5: size 0
kernel_name = _Z19afforest_undirectediiPKmPKiPii 
kernel_launch_uid = 5 
gpu_sim_cycle = 161172
gpu_sim_insn = 139253011
gpu_ipc =     864.0025
gpu_tot_sim_cycle = 3301081
gpu_tot_sim_insn = 1232643176
gpu_tot_ipc =     373.4059
gpu_tot_issued_cta = 151055
gpu_occupancy = 93.3112% 
gpu_tot_occupancy = 74.3338% 
max_total_param_size = 0
gpu_stall_dramfull = 268355
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.0138
partiton_level_parallism_total  =       7.5108
partiton_level_parallism_util =       6.2932
partiton_level_parallism_util_total  =       7.6186
L2_BW  =     262.6825 GB/Sec
L2_BW_total  =     328.0732 GB/Sec
gpu_total_sim_rate=39610

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1385948, Miss = 561408, Miss_rate = 0.405, Pending_hits = 259195, Reservation_fails = 214072
	L1D_cache_core[1]: Access = 1387896, Miss = 561736, Miss_rate = 0.405, Pending_hits = 258622, Reservation_fails = 215443
	L1D_cache_core[2]: Access = 1392756, Miss = 565611, Miss_rate = 0.406, Pending_hits = 261254, Reservation_fails = 217987
	L1D_cache_core[3]: Access = 1384535, Miss = 560208, Miss_rate = 0.405, Pending_hits = 257408, Reservation_fails = 212908
	L1D_cache_core[4]: Access = 1391011, Miss = 564784, Miss_rate = 0.406, Pending_hits = 259979, Reservation_fails = 214422
	L1D_cache_core[5]: Access = 1393124, Miss = 564563, Miss_rate = 0.405, Pending_hits = 261943, Reservation_fails = 216649
	L1D_cache_core[6]: Access = 1384538, Miss = 561116, Miss_rate = 0.405, Pending_hits = 258859, Reservation_fails = 212144
	L1D_cache_core[7]: Access = 1393018, Miss = 565904, Miss_rate = 0.406, Pending_hits = 261064, Reservation_fails = 217216
	L1D_cache_core[8]: Access = 1393836, Miss = 565587, Miss_rate = 0.406, Pending_hits = 261851, Reservation_fails = 212697
	L1D_cache_core[9]: Access = 1389556, Miss = 563547, Miss_rate = 0.406, Pending_hits = 260556, Reservation_fails = 209713
	L1D_cache_core[10]: Access = 1384150, Miss = 562068, Miss_rate = 0.406, Pending_hits = 258477, Reservation_fails = 217703
	L1D_cache_core[11]: Access = 1394115, Miss = 568415, Miss_rate = 0.408, Pending_hits = 262367, Reservation_fails = 211636
	L1D_cache_core[12]: Access = 1394745, Miss = 567265, Miss_rate = 0.407, Pending_hits = 263232, Reservation_fails = 219235
	L1D_cache_core[13]: Access = 1389769, Miss = 562474, Miss_rate = 0.405, Pending_hits = 259337, Reservation_fails = 214381
	L1D_cache_core[14]: Access = 1394950, Miss = 564656, Miss_rate = 0.405, Pending_hits = 262101, Reservation_fails = 215908
	L1D_cache_core[15]: Access = 1387838, Miss = 563367, Miss_rate = 0.406, Pending_hits = 259899, Reservation_fails = 212263
	L1D_cache_core[16]: Access = 1391739, Miss = 566395, Miss_rate = 0.407, Pending_hits = 260285, Reservation_fails = 211403
	L1D_cache_core[17]: Access = 1389725, Miss = 565639, Miss_rate = 0.407, Pending_hits = 259778, Reservation_fails = 214079
	L1D_cache_core[18]: Access = 1389748, Miss = 564823, Miss_rate = 0.406, Pending_hits = 260546, Reservation_fails = 209756
	L1D_cache_core[19]: Access = 1397346, Miss = 568126, Miss_rate = 0.407, Pending_hits = 262960, Reservation_fails = 218806
	L1D_cache_core[20]: Access = 1386463, Miss = 564902, Miss_rate = 0.407, Pending_hits = 260594, Reservation_fails = 211048
	L1D_cache_core[21]: Access = 1387211, Miss = 564905, Miss_rate = 0.407, Pending_hits = 260329, Reservation_fails = 212548
	L1D_cache_core[22]: Access = 1386257, Miss = 564424, Miss_rate = 0.407, Pending_hits = 259795, Reservation_fails = 211940
	L1D_cache_core[23]: Access = 1388639, Miss = 565859, Miss_rate = 0.407, Pending_hits = 261017, Reservation_fails = 210214
	L1D_cache_core[24]: Access = 1391108, Miss = 562685, Miss_rate = 0.404, Pending_hits = 259395, Reservation_fails = 210113
	L1D_cache_core[25]: Access = 1392039, Miss = 565139, Miss_rate = 0.406, Pending_hits = 260061, Reservation_fails = 216026
	L1D_cache_core[26]: Access = 1385560, Miss = 563416, Miss_rate = 0.407, Pending_hits = 260694, Reservation_fails = 213375
	L1D_cache_core[27]: Access = 1391845, Miss = 566848, Miss_rate = 0.407, Pending_hits = 261965, Reservation_fails = 214768
	L1D_cache_core[28]: Access = 1387653, Miss = 563971, Miss_rate = 0.406, Pending_hits = 260781, Reservation_fails = 211785
	L1D_cache_core[29]: Access = 1392310, Miss = 565747, Miss_rate = 0.406, Pending_hits = 260713, Reservation_fails = 217293
	L1D_total_cache_accesses = 41699428
	L1D_total_cache_misses = 16935588
	L1D_total_cache_miss_rate = 0.4061
	L1D_total_cache_pending_hits = 7815057
	L1D_total_cache_reservation_fails = 6417531
	L1D_cache_data_port_util = 0.173
	L1D_cache_fill_port_util = 0.173
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11130807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7815057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6831403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6289295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10104185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7815057
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5817976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 128236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 35881452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5817976

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6097422
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 191873
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 128236
ctas_completed 151055, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
58631, 59458, 60429, 60486, 59482, 59132, 60637, 59517, 57350, 59794, 59745, 59355, 58267, 59317, 58987, 59128, 56802, 59217, 59595, 59258, 59490, 59116, 59687, 59211, 58404, 59431, 58498, 59767, 58775, 57816, 58890, 58020, 
gpgpu_n_tot_thrd_icount = 1820812992
gpgpu_n_tot_w_icount = 56900406
gpgpu_n_stall_shd_mem = 7867947
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18975893
gpgpu_n_mem_write_global = 5817976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 171779080
gpgpu_n_store_insn = 35950872
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 154680320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2764381
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5103566
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12722667	W0_Idle:3057544	W0_Scoreboard:318998843	W1:3100636	W2:5030858	W3:1298329	W4:1532868	W5:710071	W6:741758	W7:464821	W8:453350	W9:349880	W10:329893	W11:286154	W12:280253	W13:262842	W14:261705	W15:265275	W16:281459	W17:264376	W18:263074	W19:272425	W20:297389	W21:310389	W22:351749	W23:391169	W24:434382	W25:445943	W26:521757	W27:526856	W28:594299	W29:560879	W30:633870	W31:636655	W32:34745042
single_issue_nums: WS0:14155191	WS1:14269085	WS2:14264211	WS3:14211919	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 135484704 {8:16935588,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 232719040 {40:5817976,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81612200 {40:2040305,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 677423520 {40:16935588,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 46543808 {8:5817976,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81612200 {40:2040305,}
maxmflatency = 2855 
max_icnt2mem_latency = 749 
maxmrqlatency = 2424 
max_icnt2sh_latency = 198 
averagemflatency = 398 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 65 
avg_icnt2sh_latency = 5 
mrq_lat_table:4196486 	553682 	754038 	1133196 	2111345 	2273935 	2045643 	1549823 	904687 	120339 	2724 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7210750 	12810845 	4532489 	239577 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1226308 	479800 	232284 	77803 	18893808 	3310733 	463082 	107762 	2289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16758178 	4026287 	2267483 	1258088 	422986 	59695 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	2612 	654 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      7063      7063      7339      7336      6490      6556      7023      6487      6617      6625      6573      6660      6473      6501      6371      6362 
dram[1]:      7011      7008      7288      7361      6546      6479      6535      6556      6602      6648      6630      6621      6568      6527      6878      7272 
dram[2]:      6950      6986      7289      7292      9460      6295      6291      6523      6618      6614      6616      6622      6294      6485      6388      7312 
dram[3]:      6933      6981      7239      7301      6524      6484      6496      6551      6627      6630      6655      6567      6598      6600      6363     11734 
dram[4]:      7046      7030      7384      7403      6493      6482      6505      6536      6567      6548      6502      6418      6624     12501      6415     11760 
dram[5]:      7014      7043      7329      7337      6301      6484      6476      6516      6563      6566      6409      6457     11610      6585      6365      6362 
dram[6]:      6983      6964      7293      7278      6482      6488      6299      6515      6557      6596      6018      6511     11374      6615      6359      6367 
dram[7]:      6913      6934      7246      7281      6472      6468      6492      7879      6600      6585      6385      6484      6525      6594      6354      7401 
dram[8]:      6999      7008      7342      7342      6498      6490      6451      6495      6634      6636      6378      6504      6627      6633      6345      6387 
dram[9]:      7023      6989      7303      7322      6509      6505      6529      6525      6581      6634      6573      6549      6624      6598      7084      6385 
dram[10]:      7776      6982     11568      7294      6489      6497      6506      6478      6623      6619      6581      6592      6606      6556      6361      7406 
dram[11]:      6935      6981      7246      7277      6517     10827      6509      6561      6579      6249      6591      6081      6594      6558      7410      6400 
average row accesses per activate:
dram[0]:  5.230923  5.139441  5.164272  5.152475  4.972210  4.989365  5.042121  5.145947  4.961033  5.032807  4.978390  5.159647  4.834811  4.813227  4.922591  5.135511 
dram[1]:  5.258102  5.129632  5.293212  5.327863  4.998898  4.961919  4.986480  4.977088  4.961903  4.964216  4.932122  4.965852  4.773808  4.885513  5.164517  5.153778 
dram[2]:  5.134455  5.270333  5.283686  5.210685  4.983471  5.091821  5.052357  5.119597  4.958356  5.010015  4.885082  4.890139  4.739982  5.005658  4.897111  5.172258 
dram[3]:  5.178472  5.272331  5.149848  5.114218  5.054564  5.031804  5.017670  5.062236  4.932913  4.982064  4.903156  4.864622  4.834919  4.985047  5.056052  5.025932 
dram[4]:  5.045457  5.186052  5.205616  5.269423  5.065019  4.960649  5.040773  5.203081  5.082684  5.119945  4.699484  5.042723  4.905851  4.958787  5.065332  5.107786 
dram[5]:  5.063206  5.022349  5.129668  5.179053  4.874903  4.950570  4.898665  5.121166  5.067359  5.069711  4.795203  4.967406  4.869928  4.996383  4.912791  5.046157 
dram[6]:  4.985409  5.105007  5.067610  5.203746  4.876677  4.979367  4.979318  5.116213  4.867638  5.136493  4.911637  5.022258  4.770732  4.872087  4.907546  5.186306 
dram[7]:  4.974985  5.152635  5.081760  5.084018  5.057590  5.068676  5.017308  4.960300  5.012722  5.128890  4.955006  5.060470  4.916375  5.015544  5.078350  5.238942 
dram[8]:  5.097114  5.213428  5.014212  5.134559  4.923494  4.840796  5.010720  4.994379  5.007271  5.180986  4.864820  4.992766  4.850024  4.839439  5.079394  5.054098 
dram[9]:  5.091838  5.148052  5.222136  5.133132  4.822624  4.739738  4.953685  5.150999  4.906256  5.078883  4.953169  5.011054  4.788916  4.957644  4.911590  5.194821 
dram[10]:  5.145042  5.113423  5.077143  5.183070  4.814999  5.100301  4.963150  5.190314  4.902279  5.064362  4.811663  4.933826  4.810782  4.974883  5.015093  4.960460 
dram[11]:  5.048144  5.111229  5.092091  5.024600  4.910013  4.974099  4.983889  5.091387  4.923216  4.994549  4.855450  4.908812  4.717163  4.781100  5.028304  5.016868 
average row locality = 15645904/3118517 = 5.017097
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     76377     76782     76600     76858     76790     77017     76782     76517     76847     76959     76499     75989     77143     77690     77164     76609 
dram[1]:     76140     76726     76145     76219     77007     77241     76899     77072     76636     76933     76532     76750     77476     77216     76246     76526 
dram[2]:     76504     76440     76114     76591     76834     76637     76677     76683     76700     76923     76758     77049     77646     76746     77403     76607 
dram[3]:     76658     76405     76608     77068     76651     76890     76617     76877     76855     77043     76760     76999     77117     76725     76797     76933 
dram[4]:     77032     76636     76571     76577     76609     77077     76739     76470     76311     76520     77389     76339     76843     76838     76572     76753 
dram[5]:     76877     77337     76808     76773     77074     77141     77230     76555     76440     76560     77091     76892     77078     76865     77270     77016 
dram[6]:     77315     76993     76689     76457     77195     77191     76774     76650     76935     76325     76564     76590     77495     77466     77002     76571 
dram[7]:     77416     76791     76883     76965     76734     76814     76841     77224     76552     76448     76610     76347     76851     76681     76695     76380 
dram[8]:     76764     76565     77181     76938     77123     77508     76719     77116     76635     76347     76977     76809     77208     77481     76444     76822 
dram[9]:     76557     76823     76594     77031     77477     78020     76971     76393     76998     76308     76503     76512     77488     77140     77317     76613 
dram[10]:     76396     76646     76921     76682     77612     76640     76992     76318     77093     76668     76864     76838     77247     76935     76776     77302 
dram[11]:     77243     76974     76770     77227     77182     77175     76739     76684     76958     76906     76886     76915     77970     77808     76922     77140 
total dram reads = 14755240
bank skew: 78020/75989 = 1.03
chip skew: 1233499/1227276 = 1.01
number of total write accesses:
dram[0]:     16363     16361     16334     16371     16223     16207     16192     16170     16251     16289     16343     16332     16381     16430     16391     16354 
dram[1]:     16365     16411     16328     16293     16192     16156     16180     16226     16275     16291     16317     16405     16421     16351     16316     16354 
dram[2]:     16362     16375     16309     16354     16167     16218     16180     16110     16279     16245     16343     16407     16429     16365     16380     16340 
dram[3]:     16357     16361     16280     16432     16175     16145     16189     16190     16253     16221     16345     16417     16427     16373     16391     16420 
dram[4]:     16351     16347     16305     16279     16138     16208     16199     16180     16207     16277     16419     16355     16353     16328     16417     16431 
dram[5]:     16372     16443     16327     16333     16221     16126     16185     16155     16189     16228     16419     16409     16393     16312     16427     16388 
dram[6]:     16427     16412     16320     16322     16166     16198     16169     16137     16258     16269     16408     16380     16399     16415     16426     16335 
dram[7]:     16453     16388     16347     16360     16185     16167     16203     16189     16218     16309     16409     16393     16350     16359     16379     16314 
dram[8]:     16359     16353     16396     16375     16247     16244     16161     16210     16247     16206     16455     16357     16355     16435     16395     16354 
dram[9]:     16397     16438     16288     16302     16223     16251     16276     16139     16327     16254     16362     16376     16448     16402     16441     16345 
dram[10]:     16395     16439     16319     16324     16200     16152     16191     16173     16224     16220     16416     16378     16388     16438     16364     16297 
dram[11]:     16381     16358     16404     16415     16174     16209     16190     16209     16234     16273     16421     16374     16456     16468     16296     16335 
total dram writes = 3132030
bank skew: 16468/16110 = 1.02
chip skew: 261269/260794 = 1.00
average mf latency per bank:
dram[0]:        539       546       542       552       546       550       548       557       558       572       551       557       548       557       540       548
dram[1]:        540       545       543       543       538       549       544       555       556       561       561       564       552       558       545       548
dram[2]:        545       536       543       542       546       538       546       542       557       552       552       550       555       549       550       543
dram[3]:        538       550       537       555       540       555       542       557       548       574       553       570       545       564       538       555
dram[4]:        534       537       530       537       533       546       539       544       552       565       559       555       540       550       533       542
dram[5]:        541       547       543       545       543       548       548       549       561       561       557       554       548       556       544       546
dram[6]:        548       540       549       540       556       546       554       547       566       560       568       556       563       555       552       541
dram[7]:        538       551       533       557       539       555       537       560       548       566       550       568       548       560       535       553
dram[8]:        534       543       538       548       542       552       540       553       553       561       558       562       548       556       537       546
dram[9]:        545       556       548       560       550       564       550       559       559       565       565       572       556       569       551       554
dram[10]:        551       543       559       548       560       544       556       546       570       566       575       557       563       555       554       546
dram[11]:        554       568       550       575       555       577       551       579       573       588       566       583       564       588       551       574
maximum mf latency per bank:
dram[0]:       1867      2603      1927      1868      2085      1884      2384      1857      2111      2036      1793      1746      1800      2477      1687      1861
dram[1]:       2086      1832      1972      1911      2109      2145      2218      2085      1883      2144      1876      2114      2116      1718      2045      2038
dram[2]:       1865      2559      1891      1664      1951      2180      1700      1887      2173      1948      2062      1706      1972      1995      2240      1737
dram[3]:       1883      1617      1920      1925      1912      2033      1697      1802      2452      2079      1719      2434      1610      1858      1894      1596
dram[4]:       1884      1811      1756      1690      2028      2215      2180      1737      1733      2125      2675      1962      2123      2127      1955      1624
dram[5]:       2096      2651      1792      2111      1937      2788      1791      1910      1860      1606      2074      1748      1682      1752      1728      1859
dram[6]:       1791      1723      1973      1794      2073      1982      1805      2163      1908      2006      1889      1788      2027      1959      1618      1915
dram[7]:       2043      2124      1942      1854      2057      1674      1701      1939      1956      2064      1959      1555      1986      1741      1848      1729
dram[8]:       1848      1874      1939      2619      1967      2376      2433      2664      2180      1933      1696      2074      2855      1847      1698      1698
dram[9]:       2270      1760      2105      1783      2316      1876      1674      2298      1975      1831      1898      1687      2064      1680      1838      1811
dram[10]:       2076      1897      2235      1921      1892      1909      2565      2292      1801      1823      2125      2095      2247      2027      2206      2004
dram[11]:       2264      2308      1913      2081      2094      2263      2117      2160      1755      1894      1750      2262      2223      1996      1750      1815

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8465510 n_nop=6501144 n_act=258575 n_pre=258559 n_ref_event=0 n_req=1302910 n_rd=1228623 n_rd_L2_A=0 n_write=0 n_wr_bk=260992 bw_util=0.7039
n_activity=8174862 dram_eff=0.7289
bk0: 76377a 5547724i bk1: 76782a 5488177i bk2: 76600a 5566227i bk3: 76858a 5507073i bk4: 76790a 5502996i bk5: 77017a 5438504i bk6: 76782a 5512049i bk7: 76517a 5490816i bk8: 76847a 5503235i bk9: 76959a 5427667i bk10: 76499a 5561426i bk11: 75989a 5598120i bk12: 77143a 5442557i bk13: 77690a 5382559i bk14: 77164a 5480179i bk15: 76609a 5478747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801540
Row_Buffer_Locality_read = 0.832832
Row_Buffer_Locality_write = 0.284020
Bank_Level_Parallism = 6.159575
Bank_Level_Parallism_Col = 4.943820
Bank_Level_Parallism_Ready = 2.091125
write_to_read_ratio_blp_rw_average = 0.338403
GrpLevelPara = 2.869641 

BW Util details:
bwutil = 0.703851 
total_CMD = 8465510 
util_bw = 5958460 
Wasted_Col = 1750534 
Wasted_Row = 256477 
Idle = 500039 

BW Util Bottlenecks: 
RCDc_limit = 1500058 
RCDWRc_limit = 203779 
WTRc_limit = 1406462 
RTWc_limit = 2021482 
CCDLc_limit = 882969 
rwq = 0 
CCDLc_limit_alone = 623033 
WTRc_limit_alone = 1320456 
RTWc_limit_alone = 1847552 

Commands details: 
total_CMD = 8465510 
n_nop = 6501144 
Read = 1228623 
Write = 0 
L2_Alloc = 0 
L2_WB = 260992 
n_act = 258575 
n_pre = 258559 
n_ref = 0 
n_req = 1302910 
total_req = 1489615 

Dual Bus Interface Util: 
issued_total_row = 517134 
issued_total_col = 1489615 
Row_Bus_Util =  0.061087 
CoL_Bus_Util = 0.175963 
Either_Row_CoL_Bus_Util = 0.232043 
Issued_on_Two_Bus_Simul_Util = 0.005007 
issued_two_Eff = 0.021576 
queue_avg = 25.897320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8973
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8465510 n_nop=6502292 n_act=258290 n_pre=258274 n_ref_event=0 n_req=1301979 n_rd=1227764 n_rd_L2_A=0 n_write=0 n_wr_bk=260881 bw_util=0.7034
n_activity=8174376 dram_eff=0.7284
bk0: 76140a 5570149i bk1: 76726a 5497862i bk2: 76145a 5600807i bk3: 76219a 5544275i bk4: 77007a 5518686i bk5: 77241a 5426645i bk6: 76899a 5537672i bk7: 77072a 5437714i bk8: 76636a 5524278i bk9: 76933a 5465842i bk10: 76532a 5549615i bk11: 76750a 5518579i bk12: 77476a 5447944i bk13: 77216a 5408388i bk14: 76246a 5548994i bk15: 76526a 5505308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801617
Row_Buffer_Locality_read = 0.832873
Row_Buffer_Locality_write = 0.284552
Bank_Level_Parallism = 6.141326
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.097686
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.703393 
total_CMD = 8465510 
util_bw = 5954580 
Wasted_Col = 1749836 
Wasted_Row = 256849 
Idle = 504245 

BW Util Bottlenecks: 
RCDc_limit = 1493311 
RCDWRc_limit = 204161 
WTRc_limit = 1414463 
RTWc_limit = 1997076 
CCDLc_limit = 872846 
rwq = 0 
CCDLc_limit_alone = 614908 
WTRc_limit_alone = 1326832 
RTWc_limit_alone = 1826769 

Commands details: 
total_CMD = 8465510 
n_nop = 6502292 
Read = 1227764 
Write = 0 
L2_Alloc = 0 
L2_WB = 260881 
n_act = 258290 
n_pre = 258274 
n_ref = 0 
n_req = 1301979 
total_req = 1488645 

Dual Bus Interface Util: 
issued_total_row = 516564 
issued_total_col = 1488645 
Row_Bus_Util =  0.061020 
CoL_Bus_Util = 0.175848 
Either_Row_CoL_Bus_Util = 0.231908 
Issued_on_Two_Bus_Simul_Util = 0.004960 
issued_two_Eff = 0.021389 
queue_avg = 25.701139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7011
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8465510 n_nop=6501701 n_act=258453 n_pre=258437 n_ref_event=0 n_req=1302391 n_rd=1228312 n_rd_L2_A=0 n_write=0 n_wr_bk=260863 bw_util=0.7036
n_activity=8175051 dram_eff=0.7286
bk0: 76504a 5528485i bk1: 76440a 5530011i bk2: 76114a 5590080i bk3: 76591a 5490416i bk4: 76834a 5510778i bk5: 76637a 5500749i bk6: 76677a 5554899i bk7: 76683a 5493515i bk8: 76700a 5518996i bk9: 76923a 5498753i bk10: 76758a 5525653i bk11: 77049a 5481502i bk12: 77646a 5422429i bk13: 76746a 5477090i bk14: 77403a 5469434i bk15: 76607a 5488887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801555
Row_Buffer_Locality_read = 0.832727
Row_Buffer_Locality_write = 0.284683
Bank_Level_Parallism = 6.145004
Bank_Level_Parallism_Col = 4.922485
Bank_Level_Parallism_Ready = 2.090503
write_to_read_ratio_blp_rw_average = 0.336230
GrpLevelPara = 2.869395 

BW Util details:
bwutil = 0.703643 
total_CMD = 8465510 
util_bw = 5956700 
Wasted_Col = 1746902 
Wasted_Row = 257925 
Idle = 503983 

BW Util Bottlenecks: 
RCDc_limit = 1499652 
RCDWRc_limit = 202342 
WTRc_limit = 1424494 
RTWc_limit = 2006873 
CCDLc_limit = 872846 
rwq = 0 
CCDLc_limit_alone = 612126 
WTRc_limit_alone = 1336044 
RTWc_limit_alone = 1834603 

Commands details: 
total_CMD = 8465510 
n_nop = 6501701 
Read = 1228312 
Write = 0 
L2_Alloc = 0 
L2_WB = 260863 
n_act = 258453 
n_pre = 258437 
n_ref = 0 
n_req = 1302391 
total_req = 1489175 

Dual Bus Interface Util: 
issued_total_row = 516890 
issued_total_col = 1489175 
Row_Bus_Util =  0.061058 
CoL_Bus_Util = 0.175911 
Either_Row_CoL_Bus_Util = 0.231978 
Issued_on_Two_Bus_Simul_Util = 0.004992 
issued_two_Eff = 0.021517 
queue_avg = 25.492081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4921
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8465510 n_nop=6498977 n_act=259270 n_pre=259254 n_ref_event=0 n_req=1303212 n_rd=1229003 n_rd_L2_A=0 n_write=0 n_wr_bk=260976 bw_util=0.704
n_activity=8178245 dram_eff=0.7288
bk0: 76658a 5511778i bk1: 76405a 5522342i bk2: 76608a 5549051i bk3: 77068a 5474835i bk4: 76651a 5521499i bk5: 76890a 5479748i bk6: 76617a 5551584i bk7: 76877a 5468162i bk8: 76855a 5499840i bk9: 77043a 5442458i bk10: 76760a 5537605i bk11: 76999a 5482615i bk12: 77117a 5459705i bk13: 76725a 5482652i bk14: 76797a 5518642i bk15: 76933a 5492423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801053
Row_Buffer_Locality_read = 0.832395
Row_Buffer_Locality_write = 0.281987
Bank_Level_Parallism = 6.154886
Bank_Level_Parallism_Col = 4.936893
Bank_Level_Parallism_Ready = 2.096542
write_to_read_ratio_blp_rw_average = 0.336341
GrpLevelPara = 2.873312 

BW Util details:
bwutil = 0.704023 
total_CMD = 8465510 
util_bw = 5959916 
Wasted_Col = 1744998 
Wasted_Row = 258975 
Idle = 501621 

BW Util Bottlenecks: 
RCDc_limit = 1497814 
RCDWRc_limit = 204060 
WTRc_limit = 1426209 
RTWc_limit = 2000867 
CCDLc_limit = 865954 
rwq = 0 
CCDLc_limit_alone = 608984 
WTRc_limit_alone = 1337637 
RTWc_limit_alone = 1832469 

Commands details: 
total_CMD = 8465510 
n_nop = 6498977 
Read = 1229003 
Write = 0 
L2_Alloc = 0 
L2_WB = 260976 
n_act = 259270 
n_pre = 259254 
n_ref = 0 
n_req = 1303212 
total_req = 1489979 

Dual Bus Interface Util: 
issued_total_row = 518524 
issued_total_col = 1489979 
Row_Bus_Util =  0.061251 
CoL_Bus_Util = 0.176006 
Either_Row_CoL_Bus_Util = 0.232299 
Issued_on_Two_Bus_Simul_Util = 0.004958 
issued_two_Eff = 0.021342 
queue_avg = 25.759998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.76
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8465510 n_nop=6504420 n_act=257380 n_pre=257364 n_ref_event=0 n_req=1301307 n_rd=1227276 n_rd_L2_A=0 n_write=0 n_wr_bk=260794 bw_util=0.7031
n_activity=8175168 dram_eff=0.7281
bk0: 77032a 5492910i bk1: 76636a 5508300i bk2: 76571a 5577862i bk3: 76577a 5497379i bk4: 76609a 5507016i bk5: 77077a 5421092i bk6: 76739a 5519659i bk7: 76470a 5517978i bk8: 76311a 5567603i bk9: 76520a 5496616i bk10: 77389a 5430093i bk11: 76339a 5529944i bk12: 76843a 5511470i bk13: 76838a 5443131i bk14: 76572a 5531066i bk15: 76753a 5475711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802214
Row_Buffer_Locality_read = 0.833284
Row_Buffer_Locality_write = 0.287150
Bank_Level_Parallism = 6.144958
Bank_Level_Parallism_Col = 4.932294
Bank_Level_Parallism_Ready = 2.089660
write_to_read_ratio_blp_rw_average = 0.336957
GrpLevelPara = 2.860399 

BW Util details:
bwutil = 0.703121 
total_CMD = 8465510 
util_bw = 5952280 
Wasted_Col = 1758850 
Wasted_Row = 256512 
Idle = 497868 

BW Util Bottlenecks: 
RCDc_limit = 1504893 
RCDWRc_limit = 203901 
WTRc_limit = 1420019 
RTWc_limit = 1988700 
CCDLc_limit = 881116 
rwq = 0 
CCDLc_limit_alone = 619916 
WTRc_limit_alone = 1332507 
RTWc_limit_alone = 1815012 

Commands details: 
total_CMD = 8465510 
n_nop = 6504420 
Read = 1227276 
Write = 0 
L2_Alloc = 0 
L2_WB = 260794 
n_act = 257380 
n_pre = 257364 
n_ref = 0 
n_req = 1301307 
total_req = 1488070 

Dual Bus Interface Util: 
issued_total_row = 514744 
issued_total_col = 1488070 
Row_Bus_Util =  0.060805 
CoL_Bus_Util = 0.175780 
Either_Row_CoL_Bus_Util = 0.231656 
Issued_on_Two_Bus_Simul_Util = 0.004929 
issued_two_Eff = 0.021276 
queue_avg = 25.793718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7937
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8465510 n_nop=6493803 n_act=261284 n_pre=261268 n_ref_event=0 n_req=1305206 n_rd=1231007 n_rd_L2_A=0 n_write=0 n_wr_bk=260927 bw_util=0.7049
n_activity=8183404 dram_eff=0.7292
bk0: 76877a 5478503i bk1: 77337a 5395583i bk2: 76808a 5502793i bk3: 76773a 5492251i bk4: 77074a 5455430i bk5: 77141a 5426149i bk6: 77230a 5478259i bk7: 76555a 5485506i bk8: 76440a 5550921i bk9: 76560a 5489027i bk10: 77091a 5469348i bk11: 76892a 5496029i bk12: 77078a 5485058i bk13: 76865a 5458813i bk14: 77270a 5468576i bk15: 77016a 5464477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799814
Row_Buffer_Locality_read = 0.830935
Row_Buffer_Locality_write = 0.283494
Bank_Level_Parallism = 6.193027
Bank_Level_Parallism_Col = 4.955061
Bank_Level_Parallism_Ready = 2.097386
write_to_read_ratio_blp_rw_average = 0.335994
GrpLevelPara = 2.871997 

BW Util details:
bwutil = 0.704947 
total_CMD = 8465510 
util_bw = 5967736 
Wasted_Col = 1754345 
Wasted_Row = 254853 
Idle = 488576 

BW Util Bottlenecks: 
RCDc_limit = 1514695 
RCDWRc_limit = 203157 
WTRc_limit = 1413840 
RTWc_limit = 2018830 
CCDLc_limit = 878799 
rwq = 0 
CCDLc_limit_alone = 618453 
WTRc_limit_alone = 1327759 
RTWc_limit_alone = 1844565 

Commands details: 
total_CMD = 8465510 
n_nop = 6493803 
Read = 1231007 
Write = 0 
L2_Alloc = 0 
L2_WB = 260927 
n_act = 261284 
n_pre = 261268 
n_ref = 0 
n_req = 1305206 
total_req = 1491934 

Dual Bus Interface Util: 
issued_total_row = 522552 
issued_total_col = 1491934 
Row_Bus_Util =  0.061727 
CoL_Bus_Util = 0.176237 
Either_Row_CoL_Bus_Util = 0.232911 
Issued_on_Two_Bus_Simul_Util = 0.005053 
issued_two_Eff = 0.021696 
queue_avg = 26.165632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.1656
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8465510 n_nop=6494425 n_act=261112 n_pre=261096 n_ref_event=0 n_req=1304466 n_rd=1230212 n_rd_L2_A=0 n_write=0 n_wr_bk=261041 bw_util=0.7046
n_activity=8176628 dram_eff=0.7295
bk0: 77315a 5454562i bk1: 76993a 5474372i bk2: 76689a 5522239i bk3: 76457a 5468213i bk4: 77195a 5452134i bk5: 77191a 5432622i bk6: 76774a 5517048i bk7: 76650a 5498972i bk8: 76935a 5459411i bk9: 76325a 5500684i bk10: 76564a 5533987i bk11: 76590a 5496589i bk12: 77495a 5434234i bk13: 77466a 5391731i bk14: 77002a 5448177i bk15: 76571a 5537198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799832
Row_Buffer_Locality_read = 0.830981
Row_Buffer_Locality_write = 0.283769
Bank_Level_Parallism = 6.195464
Bank_Level_Parallism_Col = 4.959200
Bank_Level_Parallism_Ready = 2.095391
write_to_read_ratio_blp_rw_average = 0.337613
GrpLevelPara = 2.874318 

BW Util details:
bwutil = 0.704625 
total_CMD = 8465510 
util_bw = 5965012 
Wasted_Col = 1753527 
Wasted_Row = 252485 
Idle = 494486 

BW Util Bottlenecks: 
RCDc_limit = 1521960 
RCDWRc_limit = 203874 
WTRc_limit = 1435133 
RTWc_limit = 2029835 
CCDLc_limit = 877534 
rwq = 0 
CCDLc_limit_alone = 615105 
WTRc_limit_alone = 1347488 
RTWc_limit_alone = 1855051 

Commands details: 
total_CMD = 8465510 
n_nop = 6494425 
Read = 1230212 
Write = 0 
L2_Alloc = 0 
L2_WB = 261041 
n_act = 261112 
n_pre = 261096 
n_ref = 0 
n_req = 1304466 
total_req = 1491253 

Dual Bus Interface Util: 
issued_total_row = 522208 
issued_total_col = 1491253 
Row_Bus_Util =  0.061687 
CoL_Bus_Util = 0.176156 
Either_Row_CoL_Bus_Util = 0.232837 
Issued_on_Two_Bus_Simul_Util = 0.005006 
issued_two_Eff = 0.021499 
queue_avg = 25.801489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.8015
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8465510 n_nop=6502765 n_act=257978 n_pre=257962 n_ref_event=0 n_req=1302496 n_rd=1228232 n_rd_L2_A=0 n_write=0 n_wr_bk=261023 bw_util=0.7037
n_activity=8176441 dram_eff=0.7286
bk0: 77416a 5500910i bk1: 76791a 5479768i bk2: 76883a 5512622i bk3: 76965a 5448327i bk4: 76734a 5507627i bk5: 76814a 5452557i bk6: 76841a 5498545i bk7: 77224a 5444274i bk8: 76552a 5543379i bk9: 76448a 5473569i bk10: 76610a 5546775i bk11: 76347a 5530372i bk12: 76851a 5492676i bk13: 76681a 5488411i bk14: 76695a 5528498i bk15: 76380a 5505986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801936
Row_Buffer_Locality_read = 0.833127
Row_Buffer_Locality_write = 0.286074
Bank_Level_Parallism = 6.162526
Bank_Level_Parallism_Col = 4.950357
Bank_Level_Parallism_Ready = 2.101675
write_to_read_ratio_blp_rw_average = 0.336746
GrpLevelPara = 2.866934 

BW Util details:
bwutil = 0.703681 
total_CMD = 8465510 
util_bw = 5957020 
Wasted_Col = 1748972 
Wasted_Row = 255795 
Idle = 503723 

BW Util Bottlenecks: 
RCDc_limit = 1499607 
RCDWRc_limit = 205479 
WTRc_limit = 1412103 
RTWc_limit = 2017184 
CCDLc_limit = 880553 
rwq = 0 
CCDLc_limit_alone = 618227 
WTRc_limit_alone = 1324610 
RTWc_limit_alone = 1842351 

Commands details: 
total_CMD = 8465510 
n_nop = 6502765 
Read = 1228232 
Write = 0 
L2_Alloc = 0 
L2_WB = 261023 
n_act = 257978 
n_pre = 257962 
n_ref = 0 
n_req = 1302496 
total_req = 1489255 

Dual Bus Interface Util: 
issued_total_row = 515940 
issued_total_col = 1489255 
Row_Bus_Util =  0.060946 
CoL_Bus_Util = 0.175920 
Either_Row_CoL_Bus_Util = 0.231852 
Issued_on_Two_Bus_Simul_Util = 0.005014 
issued_two_Eff = 0.021628 
queue_avg = 25.720423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.7204
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8465510 n_nop=6494848 n_act=260823 n_pre=260807 n_ref_event=0 n_req=1304912 n_rd=1230637 n_rd_L2_A=0 n_write=0 n_wr_bk=261149 bw_util=0.7049
n_activity=8182061 dram_eff=0.7293
bk0: 76764a 5519123i bk1: 76565a 5488988i bk2: 77181a 5482173i bk3: 76938a 5458242i bk4: 77123a 5467749i bk5: 77508a 5376751i bk6: 76719a 5517657i bk7: 77116a 5430067i bk8: 76635a 5518317i bk9: 76347a 5519555i bk10: 76977a 5499784i bk11: 76809a 5488905i bk12: 77208a 5493538i bk13: 77481a 5400897i bk14: 76444a 5511451i bk15: 76822a 5469923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800122
Row_Buffer_Locality_read = 0.831168
Row_Buffer_Locality_write = 0.285735
Bank_Level_Parallism = 6.184896
Bank_Level_Parallism_Col = 4.949121
Bank_Level_Parallism_Ready = 2.097882
write_to_read_ratio_blp_rw_average = 0.336005
GrpLevelPara = 2.869637 

BW Util details:
bwutil = 0.704877 
total_CMD = 8465510 
util_bw = 5967144 
Wasted_Col = 1756242 
Wasted_Row = 254937 
Idle = 487187 

BW Util Bottlenecks: 
RCDc_limit = 1515802 
RCDWRc_limit = 203165 
WTRc_limit = 1418183 
RTWc_limit = 2005277 
CCDLc_limit = 881845 
rwq = 0 
CCDLc_limit_alone = 623617 
WTRc_limit_alone = 1331563 
RTWc_limit_alone = 1833669 

Commands details: 
total_CMD = 8465510 
n_nop = 6494848 
Read = 1230637 
Write = 0 
L2_Alloc = 0 
L2_WB = 261149 
n_act = 260823 
n_pre = 260807 
n_ref = 0 
n_req = 1304912 
total_req = 1491786 

Dual Bus Interface Util: 
issued_total_row = 521630 
issued_total_col = 1491786 
Row_Bus_Util =  0.061618 
CoL_Bus_Util = 0.176219 
Either_Row_CoL_Bus_Util = 0.232787 
Issued_on_Two_Bus_Simul_Util = 0.005050 
issued_two_Eff = 0.021695 
queue_avg = 25.978148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.9781
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8465510 n_nop=6494582 n_act=261060 n_pre=261044 n_ref_event=0 n_req=1305092 n_rd=1230745 n_rd_L2_A=0 n_write=0 n_wr_bk=261269 bw_util=0.705
n_activity=8186699 dram_eff=0.729
bk0: 76557a 5524588i bk1: 76823a 5478944i bk2: 76594a 5520839i bk3: 77031a 5456463i bk4: 77477a 5431670i bk5: 78020a 5326190i bk6: 76971a 5490787i bk7: 76393a 5500905i bk8: 76998a 5470917i bk9: 76308a 5502424i bk10: 76503a 5547058i bk11: 76512a 5500614i bk12: 77488a 5420662i bk13: 77140a 5400738i bk14: 77317a 5477365i bk15: 76613a 5499419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799968
Row_Buffer_Locality_read = 0.831196
Row_Buffer_Locality_write = 0.283024
Bank_Level_Parallism = 6.195831
Bank_Level_Parallism_Col = 4.951322
Bank_Level_Parallism_Ready = 2.098955
write_to_read_ratio_blp_rw_average = 0.337659
GrpLevelPara = 2.868659 

BW Util details:
bwutil = 0.704985 
total_CMD = 8465510 
util_bw = 5968056 
Wasted_Col = 1759021 
Wasted_Row = 254492 
Idle = 483941 

BW Util Bottlenecks: 
RCDc_limit = 1509369 
RCDWRc_limit = 203720 
WTRc_limit = 1412940 
RTWc_limit = 2025177 
CCDLc_limit = 881599 
rwq = 0 
CCDLc_limit_alone = 622390 
WTRc_limit_alone = 1326193 
RTWc_limit_alone = 1852715 

Commands details: 
total_CMD = 8465510 
n_nop = 6494582 
Read = 1230745 
Write = 0 
L2_Alloc = 0 
L2_WB = 261269 
n_act = 261060 
n_pre = 261044 
n_ref = 0 
n_req = 1305092 
total_req = 1492014 

Dual Bus Interface Util: 
issued_total_row = 522104 
issued_total_col = 1492014 
Row_Bus_Util =  0.061674 
CoL_Bus_Util = 0.176246 
Either_Row_CoL_Bus_Util = 0.232819 
Issued_on_Two_Bus_Simul_Util = 0.005102 
issued_two_Eff = 0.021914 
queue_avg = 26.193588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.1936
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8465510 n_nop=6495554 n_act=260805 n_pre=260789 n_ref_event=0 n_req=1304101 n_rd=1229930 n_rd_L2_A=0 n_write=0 n_wr_bk=260918 bw_util=0.7044
n_activity=8178665 dram_eff=0.7291
bk0: 76396a 5557173i bk1: 76646a 5449840i bk2: 76921a 5523873i bk3: 76682a 5520694i bk4: 77612a 5441677i bk5: 76640a 5495653i bk6: 76992a 5523853i bk7: 76318a 5527199i bk8: 77093a 5507920i bk9: 76668a 5514796i bk10: 76864a 5508143i bk11: 76838a 5492709i bk12: 77247a 5433019i bk13: 76935a 5455890i bk14: 76776a 5522417i bk15: 77302a 5435337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800012
Row_Buffer_Locality_read = 0.831205
Row_Buffer_Locality_write = 0.282752
Bank_Level_Parallism = 6.157597
Bank_Level_Parallism_Col = 4.930574
Bank_Level_Parallism_Ready = 2.094742
write_to_read_ratio_blp_rw_average = 0.336686
GrpLevelPara = 2.868123 

BW Util details:
bwutil = 0.704434 
total_CMD = 8465510 
util_bw = 5963392 
Wasted_Col = 1756035 
Wasted_Row = 253170 
Idle = 492913 

BW Util Bottlenecks: 
RCDc_limit = 1512933 
RCDWRc_limit = 204883 
WTRc_limit = 1429692 
RTWc_limit = 2003340 
CCDLc_limit = 873002 
rwq = 0 
CCDLc_limit_alone = 616485 
WTRc_limit_alone = 1341697 
RTWc_limit_alone = 1834818 

Commands details: 
total_CMD = 8465510 
n_nop = 6495554 
Read = 1229930 
Write = 0 
L2_Alloc = 0 
L2_WB = 260918 
n_act = 260805 
n_pre = 260789 
n_ref = 0 
n_req = 1304101 
total_req = 1490848 

Dual Bus Interface Util: 
issued_total_row = 521594 
issued_total_col = 1490848 
Row_Bus_Util =  0.061614 
CoL_Bus_Util = 0.176108 
Either_Row_CoL_Bus_Util = 0.232704 
Issued_on_Two_Bus_Simul_Util = 0.005019 
issued_two_Eff = 0.021567 
queue_avg = 25.627592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.6276
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8465510 n_nop=6487348 n_act=263487 n_pre=263471 n_ref_event=0 n_req=1307832 n_rd=1233499 n_rd_L2_A=0 n_write=0 n_wr_bk=261197 bw_util=0.7063
n_activity=8179831 dram_eff=0.7309
bk0: 77243a 5491198i bk1: 76974a 5457642i bk2: 76770a 5477088i bk3: 77227a 5422687i bk4: 77182a 5428944i bk5: 77175a 5392414i bk6: 76739a 5495284i bk7: 76684a 5470144i bk8: 76958a 5479659i bk9: 76906a 5451098i bk10: 76886a 5481130i bk11: 76915a 5447030i bk12: 77970a 5383324i bk13: 77808a 5352605i bk14: 76922a 5528366i bk15: 77140a 5459766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798531
Row_Buffer_Locality_read = 0.829613
Row_Buffer_Locality_write = 0.282755
Bank_Level_Parallism = 6.243152
Bank_Level_Parallism_Col = 4.985001
Bank_Level_Parallism_Ready = 2.102556
write_to_read_ratio_blp_rw_average = 0.336854
GrpLevelPara = 2.884086 

BW Util details:
bwutil = 0.706252 
total_CMD = 8465510 
util_bw = 5978784 
Wasted_Col = 1746205 
Wasted_Row = 250571 
Idle = 489950 

BW Util Bottlenecks: 
RCDc_limit = 1527597 
RCDWRc_limit = 200757 
WTRc_limit = 1428629 
RTWc_limit = 2025152 
CCDLc_limit = 876751 
rwq = 0 
CCDLc_limit_alone = 617410 
WTRc_limit_alone = 1341212 
RTWc_limit_alone = 1853228 

Commands details: 
total_CMD = 8465510 
n_nop = 6487348 
Read = 1233499 
Write = 0 
L2_Alloc = 0 
L2_WB = 261197 
n_act = 263487 
n_pre = 263471 
n_ref = 0 
n_req = 1307832 
total_req = 1494696 

Dual Bus Interface Util: 
issued_total_row = 526958 
issued_total_col = 1494696 
Row_Bus_Util =  0.062248 
CoL_Bus_Util = 0.176563 
Either_Row_CoL_Bus_Util = 0.233673 
Issued_on_Two_Bus_Simul_Util = 0.005138 
issued_two_Eff = 0.021986 
queue_avg = 26.337502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.3375

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1017918, Miss = 614202, Miss_rate = 0.603, Pending_hits = 14427, Reservation_fails = 3737
L2_cache_bank[1]: Access = 1027990, Miss = 614421, Miss_rate = 0.598, Pending_hits = 7841, Reservation_fails = 4277
L2_cache_bank[2]: Access = 1022444, Miss = 613081, Miss_rate = 0.600, Pending_hits = 7500, Reservation_fails = 6301
L2_cache_bank[3]: Access = 1024507, Miss = 614683, Miss_rate = 0.600, Pending_hits = 7537, Reservation_fails = 2925
L2_cache_bank[4]: Access = 1045330, Miss = 614636, Miss_rate = 0.588, Pending_hits = 26743, Reservation_fails = 4114
L2_cache_bank[5]: Access = 1026319, Miss = 613676, Miss_rate = 0.598, Pending_hits = 8167, Reservation_fails = 3214
L2_cache_bank[6]: Access = 1031603, Miss = 614063, Miss_rate = 0.595, Pending_hits = 8720, Reservation_fails = 2627
L2_cache_bank[7]: Access = 1057340, Miss = 614940, Miss_rate = 0.582, Pending_hits = 17452, Reservation_fails = 1729
L2_cache_bank[8]: Access = 1018313, Miss = 614066, Miss_rate = 0.603, Pending_hits = 14473, Reservation_fails = 5772
L2_cache_bank[9]: Access = 1024838, Miss = 613210, Miss_rate = 0.598, Pending_hits = 7639, Reservation_fails = 4981
L2_cache_bank[10]: Access = 1030482, Miss = 615868, Miss_rate = 0.598, Pending_hits = 7883, Reservation_fails = 4573
L2_cache_bank[11]: Access = 1021950, Miss = 615139, Miss_rate = 0.602, Pending_hits = 7804, Reservation_fails = 3867
L2_cache_bank[12]: Access = 1054991, Miss = 615969, Miss_rate = 0.584, Pending_hits = 27139, Reservation_fails = 5081
L2_cache_bank[13]: Access = 1027702, Miss = 614243, Miss_rate = 0.598, Pending_hits = 8404, Reservation_fails = 5236
L2_cache_bank[14]: Access = 1030479, Miss = 614582, Miss_rate = 0.596, Pending_hits = 9006, Reservation_fails = 5333
L2_cache_bank[15]: Access = 1054268, Miss = 613650, Miss_rate = 0.582, Pending_hits = 17819, Reservation_fails = 2359
L2_cache_bank[16]: Access = 1019859, Miss = 615051, Miss_rate = 0.603, Pending_hits = 14406, Reservation_fails = 3654
L2_cache_bank[17]: Access = 1029917, Miss = 615586, Miss_rate = 0.598, Pending_hits = 8032, Reservation_fails = 3356
L2_cache_bank[18]: Access = 1027243, Miss = 615905, Miss_rate = 0.600, Pending_hits = 7809, Reservation_fails = 4367
L2_cache_bank[19]: Access = 1021110, Miss = 614840, Miss_rate = 0.602, Pending_hits = 8074, Reservation_fails = 4589
L2_cache_bank[20]: Access = 1051633, Miss = 615901, Miss_rate = 0.586, Pending_hits = 26909, Reservation_fails = 4327
L2_cache_bank[21]: Access = 1027396, Miss = 614029, Miss_rate = 0.598, Pending_hits = 8156, Reservation_fails = 1801
L2_cache_bank[22]: Access = 1039209, Miss = 616670, Miss_rate = 0.593, Pending_hits = 9326, Reservation_fails = 4634
L2_cache_bank[23]: Access = 1061028, Miss = 616829, Miss_rate = 0.581, Pending_hits = 18514, Reservation_fails = 5375
L2_total_cache_accesses = 24793869
L2_total_cache_misses = 14755240
L2_total_cache_miss_rate = 0.5951
L2_total_cache_pending_hits = 299780
L2_total_cache_reservation_fails = 98229
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3920873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 299780
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4730545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 98229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10024695
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 299780
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5817976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18975893
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5817976
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 900
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 97329
L2_cache_data_port_util = 0.123
L2_cache_fill_port_util = 0.186

icnt_total_pkts_mem_to_simt=24793869
icnt_total_pkts_simt_to_mem=24793869
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24793869
Req_Network_cycles = 3301081
Req_Network_injected_packets_per_cycle =       7.5108 
Req_Network_conflicts_per_cycle =       2.6733
Req_Network_conflicts_per_cycle_util =       2.7116
Req_Bank_Level_Parallism =       7.6185
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.2593
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4626

Reply_Network_injected_packets_num = 24793869
Reply_Network_cycles = 3301081
Reply_Network_injected_packets_per_cycle =        7.5108
Reply_Network_conflicts_per_cycle =        4.4822
Reply_Network_conflicts_per_cycle_util =       4.5436
Reply_Bank_Level_Parallism =       7.6138
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0285
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2504
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 8 hrs, 38 min, 39 sec (31119 sec)
gpgpu_simulation_rate = 39610 (inst/sec)
gpgpu_simulation_rate = 106 (cycle/sec)
gpgpu_silicon_slowdown = 12877358x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdc3b1451c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdc3b14510..

GPGPU-Sim PTX: cudaLaunch for 0x0x556f6b6dcff7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8compressiPi 
GPGPU-Sim PTX: pushing kernel '_Z8compressiPi' to stream 0, gridDim= (30211,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8compressiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8compressiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8compressiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 147609
gpu_sim_insn = 131491298
gpu_ipc =     890.8081
gpu_tot_sim_cycle = 3448690
gpu_tot_sim_insn = 1364134474
gpu_tot_ipc =     395.5515
gpu_tot_issued_cta = 181266
gpu_occupancy = 95.2694% 
gpu_tot_occupancy = 75.2093% 
max_total_param_size = 0
gpu_stall_dramfull = 268355
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.5560
partiton_level_parallism_total  =       7.4700
partiton_level_parallism_util =       6.8430
partiton_level_parallism_util_total  =       7.5863
L2_BW  =     286.3644 GB/Sec
L2_BW_total  =     326.2880 GB/Sec
gpu_total_sim_rate=41583

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1426060, Miss = 593449, Miss_rate = 0.416, Pending_hits = 259202, Reservation_fails = 229181
	L1D_cache_core[1]: Access = 1428349, Miss = 594029, Miss_rate = 0.416, Pending_hits = 258634, Reservation_fails = 230117
	L1D_cache_core[2]: Access = 1432694, Miss = 597493, Miss_rate = 0.417, Pending_hits = 261261, Reservation_fails = 233987
	L1D_cache_core[3]: Access = 1424738, Miss = 592308, Miss_rate = 0.416, Pending_hits = 257411, Reservation_fails = 227791
	L1D_cache_core[4]: Access = 1431290, Miss = 596954, Miss_rate = 0.417, Pending_hits = 259986, Reservation_fails = 228510
	L1D_cache_core[5]: Access = 1433638, Miss = 596929, Miss_rate = 0.416, Pending_hits = 261951, Reservation_fails = 231036
	L1D_cache_core[6]: Access = 1425376, Miss = 593757, Miss_rate = 0.417, Pending_hits = 258864, Reservation_fails = 225779
	L1D_cache_core[7]: Access = 1433265, Miss = 598068, Miss_rate = 0.417, Pending_hits = 261075, Reservation_fails = 232519
	L1D_cache_core[8]: Access = 1434263, Miss = 597881, Miss_rate = 0.417, Pending_hits = 261864, Reservation_fails = 227165
	L1D_cache_core[9]: Access = 1429515, Miss = 595489, Miss_rate = 0.417, Pending_hits = 260560, Reservation_fails = 225416
	L1D_cache_core[10]: Access = 1424744, Miss = 594518, Miss_rate = 0.417, Pending_hits = 258490, Reservation_fails = 231294
	L1D_cache_core[11]: Access = 1434250, Miss = 600452, Miss_rate = 0.419, Pending_hits = 262372, Reservation_fails = 227456
	L1D_cache_core[12]: Access = 1435349, Miss = 599717, Miss_rate = 0.418, Pending_hits = 263238, Reservation_fails = 232650
	L1D_cache_core[13]: Access = 1430056, Miss = 594669, Miss_rate = 0.416, Pending_hits = 259345, Reservation_fails = 230006
	L1D_cache_core[14]: Access = 1435594, Miss = 597137, Miss_rate = 0.416, Pending_hits = 262105, Reservation_fails = 229771
	L1D_cache_core[15]: Access = 1428307, Miss = 595690, Miss_rate = 0.417, Pending_hits = 259902, Reservation_fails = 226845
	L1D_cache_core[16]: Access = 1432240, Miss = 598752, Miss_rate = 0.418, Pending_hits = 260307, Reservation_fails = 226134
	L1D_cache_core[17]: Access = 1430215, Miss = 597996, Miss_rate = 0.418, Pending_hits = 259782, Reservation_fails = 228723
	L1D_cache_core[18]: Access = 1430008, Miss = 596961, Miss_rate = 0.417, Pending_hits = 260556, Reservation_fails = 223693
	L1D_cache_core[19]: Access = 1437790, Miss = 600419, Miss_rate = 0.418, Pending_hits = 262970, Reservation_fails = 233821
	L1D_cache_core[20]: Access = 1426810, Miss = 597130, Miss_rate = 0.419, Pending_hits = 260600, Reservation_fails = 225758
	L1D_cache_core[21]: Access = 1427962, Miss = 597455, Miss_rate = 0.418, Pending_hits = 260330, Reservation_fails = 226712
	L1D_cache_core[22]: Access = 1426264, Miss = 596397, Miss_rate = 0.418, Pending_hits = 259799, Reservation_fails = 227227
	L1D_cache_core[23]: Access = 1428545, Miss = 597735, Miss_rate = 0.418, Pending_hits = 261029, Reservation_fails = 226397
	L1D_cache_core[24]: Access = 1431504, Miss = 594947, Miss_rate = 0.416, Pending_hits = 259401, Reservation_fails = 224864
	L1D_cache_core[25]: Access = 1432264, Miss = 597273, Miss_rate = 0.417, Pending_hits = 260068, Reservation_fails = 231224
	L1D_cache_core[26]: Access = 1425470, Miss = 595295, Miss_rate = 0.418, Pending_hits = 260708, Reservation_fails = 229781
	L1D_cache_core[27]: Access = 1432470, Miss = 599302, Miss_rate = 0.418, Pending_hits = 261971, Reservation_fails = 228182
	L1D_cache_core[28]: Access = 1427837, Miss = 596072, Miss_rate = 0.417, Pending_hits = 260786, Reservation_fails = 227734
	L1D_cache_core[29]: Access = 1432908, Miss = 598198, Miss_rate = 0.417, Pending_hits = 260721, Reservation_fails = 231594
	L1D_total_cache_accesses = 42909775
	L1D_total_cache_misses = 17902472
	L1D_total_cache_miss_rate = 0.4172
	L1D_total_cache_pending_hits = 7815288
	L1D_total_cache_reservation_fails = 6861367
	L1D_cache_data_port_util = 0.168
	L1D_cache_fill_port_util = 0.175
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11373204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7815288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7073241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6733125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10829231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7815288
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5818811
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 128242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37090964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5818811

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6541252
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 191873
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 128242
ctas_completed 181266, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
63167, 63994, 64972, 65022, 64018, 63668, 65180, 64053, 61832, 64276, 64227, 63844, 62763, 63806, 63483, 63638, 61291, 63699, 64084, 63747, 63972, 63598, 64169, 63700, 62922, 63956, 63030, 64285, 63293, 62341, 63408, 62545, 
gpgpu_n_tot_thrd_icount = 1960147392
gpgpu_n_tot_w_icount = 61254606
gpgpu_n_stall_shd_mem = 7868067
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 19942777
gpgpu_n_mem_write_global = 5818811
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 187249600
gpgpu_n_store_insn = 35953748
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 170148352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2764501
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5103566
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13024973	W0_Idle:3061083	W0_Scoreboard:331434766	W1:3101343	W2:5031775	W3:1298826	W4:1533204	W5:710344	W6:741940	W7:464989	W8:453483	W9:349985	W10:329984	W11:286217	W12:280302	W13:262870	W14:261761	W15:265310	W16:281487	W17:264376	W18:263102	W19:272453	W20:297403	W21:310396	W22:351749	W23:391176	W24:434389	W25:445964	W26:521771	W27:526870	W28:594306	W29:560879	W30:633885	W31:636662	W32:39095405
single_issue_nums: WS0:15243773	WS1:15357597	WS2:15352736	WS3:15300500	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 143219776 {8:17902472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 232752440 {40:5818811,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81612200 {40:2040305,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 716098880 {40:17902472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 46550488 {8:5818811,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81612200 {40:2040305,}
maxmflatency = 2855 
max_icnt2mem_latency = 749 
maxmrqlatency = 2424 
max_icnt2sh_latency = 198 
averagemflatency = 397 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 62 
avg_icnt2sh_latency = 5 
mrq_lat_table:4357261 	615340 	867568 	1328796 	2420659 	2389180 	2053912 	1552566 	904812 	120344 	2724 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7211602 	13773907 	4536290 	239581 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1226308 	479800 	232284 	77803 	19788557 	3381131 	465384 	108032 	2289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	17202210 	4240206 	2447682 	1368699 	441816 	59823 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	2753 	655 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        65        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      7063      7063      7339      7336      6490      6556      7023      6487      6617      6625      6573      6660      6473      6501      6371      6362 
dram[1]:      7011      7008      7288      7361      6546      6479      6535      6556      6602      6648      6630      6621      6568      6527      6878      7272 
dram[2]:      6950      6986      7289      7292      9460      6295      6291      6523      6618      6614      6616      6622      6294      6485      6388      7312 
dram[3]:      6933      6981      7239      7301      6524      6484      6496      6551      6627      6630      6655      6567      6598      6600      6363     11734 
dram[4]:      7046      7030      7384      7403      6493      6482      6505      6536      6567      6548      6502      6418      6624     12501      6415     11760 
dram[5]:      7014      7043      7329      7337      6301      6484      6476      6516      6563      6566      6409      6457     11610      6585      6365      6362 
dram[6]:      6983      6964      7293      7278      6482      6488      6299      6515      6557      6596      6018      6511     11374      6615      6359      6367 
dram[7]:      6913      6934      7246      7281      6472      6468      6492      7879      6600      6585      6385      6484      6525      6594      6354      7401 
dram[8]:      6999      7008      7342      7342      6498      6490      6451      6495      6634      6636      6378      6504      6627      6633      6345      6387 
dram[9]:      7023      6989      7303      7322      6509      6505      6529      6525      6581      6634      6573      6549      6624      6598      7084      6385 
dram[10]:      7776      6982     11568      7294      6489      6497      6506      6478      6623      6619      6581      6592      6606      6556      6361      7406 
dram[11]:      6935      6981      7246      7277      6517     10827      6509      6561      6579      6249      6591      6081      6594      6558      7410      6400 
average row accesses per activate:
dram[0]:  5.529129  5.430544  5.457156  5.444060  5.251231  5.268244  5.325341  5.435125  5.239959  5.315722  5.262737  5.455420  5.109046  5.084661  5.201724  5.427557 
dram[1]:  5.557383  5.421270  5.594929  5.631137  5.279332  5.239515  5.265445  5.255776  5.242618  5.242991  5.213823  5.248104  5.043016  5.161974  5.459476  5.446627 
dram[2]:  5.425642  5.570144  5.585379  5.506413  5.261203  5.377502  5.336613  5.407298  5.238199  5.290971  5.163014  5.166756  5.008081  5.289910  5.173466  5.466118 
dram[3]:  5.471490  5.571438  5.442798  5.401854  5.337810  5.311959  5.300012  5.345859  5.211195  5.261426  5.182309  5.140334  5.109653  5.268858  5.343153  5.310455 
dram[4]:  5.331182  5.480734  5.500765  5.568735  5.348498  5.238654  5.323038  5.495051  5.370632  5.408360  4.965910  5.330834  5.185048  5.240853  5.353346  5.397690 
dram[5]:  5.350612  5.305995  5.419998  5.472402  5.147513  5.227500  5.173061  5.409571  5.354618  5.355456  5.067114  5.248560  5.145974  5.279963  5.190195  5.331407 
dram[6]:  5.267486  5.394116  5.355487  5.499362  5.149427  5.256176  5.258889  5.402996  5.142238  5.427579  5.190290  5.308397  5.040983  5.147309  5.185725  5.480147 
dram[7]:  5.255817  5.444682  5.370396  5.371940  5.340799  5.352683  5.298542  5.236883  5.296399  5.418486  5.237003  5.349161  5.195150  5.300522  5.366979  5.536794 
dram[8]:  5.387041  5.509163  5.298299  5.425512  5.199281  5.110713  5.291792  5.273468  5.289804  5.474140  5.141349  5.276060  5.125140  5.111938  5.367775  5.341049 
dram[9]:  5.381861  5.439294  5.518682  5.423175  5.092254  5.003539  5.230463  5.441238  5.182824  5.366236  5.235587  5.297161  5.059096  5.238678  5.189378  5.488014 
dram[10]:  5.437863  5.404191  5.365011  5.477486  5.083561  5.386615  5.241075  5.482228  5.178139  5.348869  5.085938  5.214230  5.083640  5.256247  5.299706  5.240255 
dram[11]:  5.333313  5.401159  5.380520  5.308246  5.184599  5.252708  5.264021  5.376979  5.199940  5.275736  5.131828  5.187961  4.982056  5.049994  5.314188  5.301044 
average row locality = 16613168/3134189 = 5.300627
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     81433     81839     81656     81914     81786     82013     81774     81509     81859     81971     81555     81045     82199     82746     82220     81665 
dram[1]:     81196     81782     81201     81275     82003     82237     81891     82064     81648     81945     81588     81806     82534     82272     81302     81583 
dram[2]:     81562     81496     81170     81647     81833     81633     81669     81675     81712     81935     81814     82105     82702     81804     82459     81663 
dram[3]:     81715     81461     81664     82126     81647     81888     81609     81869     81867     82057     81816     82055     82173     81781     81853     81989 
dram[4]:     82088     81692     81627     81633     81605     82073     81731     81463     81327     81536     82445     81395     81899     81894     81628     81809 
dram[5]:     81933     82393     81864     81829     82066     82133     82222     81547     81456     81577     82147     81948     82134     81921     82326     82073 
dram[6]:     82371     82049     81745     81513     82187     82185     81766     81643     81951     81341     81622     81646     82551     82522     82058     81628 
dram[7]:     82472     81847     81939     82021     81727     81806     81833     82216     81568     81464     81667     81403     81907     81737     81751     81436 
dram[8]:     81820     81621     82237     81994     82115     82500     81711     82108     81652     81363     82033     81865     82264     82537     81500     81878 
dram[9]:     81613     81879     81650     82088     82469     83012     81965     81385     82014     81324     81560     81568     82544     82196     82374     81671 
dram[10]:     81452     81702     81977     81738     82604     81632     81984     81311     82109     81685     81920     81894     82303     81992     81833     82358 
dram[11]:     82299     82030     81826     82283     82174     82167     81731     81676     81974     81922     81942     81971     83026     82864     81978     82196 
total dram reads = 15722009
bank skew: 83026/81045 = 1.02
chip skew: 1314059/1307845 = 1.00
number of total write accesses:
dram[0]:     16363     16363     16341     16374     16228     16213     16193     16173     16256     16291     16346     16333     16385     16432     16393     16355 
dram[1]:     16369     16411     16331     16295     16192     16158     16188     16229     16275     16298     16319     16408     16426     16357     16317     16358 
dram[2]:     16364     16376     16310     16355     16177     16227     16181     16111     16284     16250     16349     16416     16430     16369     16389     16344 
dram[3]:     16361     16366     16281     16440     16188     16156     16194     16194     16254     16227     16350     16422     16428     16376     16393     16424 
dram[4]:     16354     16348     16313     16282     16150     16209     16209     16182     16210     16283     16422     16358     16355     16330     16421     16433 
dram[5]:     16373     16444     16333     16337     16227     16130     16186     16155     16189     16232     16430     16414     16399     16315     16431     16391 
dram[6]:     16427     16414     16326     16326     16171     16207     16173     16144     16264     16269     16414     16383     16400     16417     16434     16341 
dram[7]:     16455     16392     16347     16367     16192     16173     16206     16196     16219     16312     16413     16397     16360     16363     16383     16319 
dram[8]:     16359     16358     16396     16377     16252     16247     16166     16216     16249     16208     16458     16364     16358     16441     16405     16357 
dram[9]:     16399     16446     16290     16305     16224     16251     16283     16142     16328     16259     16367     16378     16456     16403     16444     16352 
dram[10]:     16399     16441     16322     16325     16202     16156     16194     16177     16226     16226     16419     16381     16390     16444     16368     16303 
dram[11]:     16385     16358     16410     16420     16176     16209     16192     16213     16240     16277     16424     16377     16464     16474     16296     16336 
total dram writes = 3132767
bank skew: 16474/16111 = 1.02
chip skew: 261327/260859 = 1.00
average mf latency per bank:
dram[0]:        531       537       534       543       537       541       539       548       549       562       542       548       539       548       532       539
dram[1]:        531       536       534       535       530       541       535       546       547       552       552       554       543       549       536       539
dram[2]:        537       528       534       534       537       530       537       534       548       543       543       542       546       541       541       534
dram[3]:        530       542       529       546       532       546       534       548       540       564       544       561       537       555       530       546
dram[4]:        526       529       523       529       526       537       531       536       543       555       550       547       531       542       525       533
dram[5]:        532       539       534       536       535       539       539       541       552       551       548       546       540       547       535       537
dram[6]:        539       532       540       532       547       538       545       538       556       551       558       548       554       546       543       533
dram[7]:        530       542       525       548       531       546       529       551       540       556       541       559       539       551       527       544
dram[8]:        526       534       530       539       534       543       532       545       544       551       549       552       539       547       529       537
dram[9]:        536       547       539       551       541       555       542       550       550       556       555       563       547       560       542       545
dram[10]:        542       534       550       539       551       535       547       538       560       557       565       548       554       547       545       538
dram[11]:        545       558       542       565       546       567       542       569       563       578       557       573       555       577       542       564
maximum mf latency per bank:
dram[0]:       1867      2603      1927      1868      2085      1884      2384      1857      2111      2036      1793      1746      1800      2477      1687      1861
dram[1]:       2086      1832      1972      1911      2109      2145      2218      2085      1883      2144      1876      2114      2116      1718      2045      2038
dram[2]:       1865      2559      1891      1664      1951      2180      1700      1887      2173      1948      2062      1706      1972      1995      2240      1737
dram[3]:       1883      1617      1920      1925      1912      2033      1697      1802      2452      2079      1719      2434      1610      1858      1894      1596
dram[4]:       1884      1811      1756      1690      2028      2215      2180      1737      1733      2125      2675      1962      2123      2127      1955      1624
dram[5]:       2096      2651      1792      2111      1937      2788      1791      1910      1860      1606      2074      1748      1682      1752      1728      1859
dram[6]:       1791      1723      1973      1794      2073      1982      1805      2163      1908      2006      1889      1788      2027      1959      1618      1915
dram[7]:       2043      2124      1942      1854      2057      1674      1701      1939      1956      2064      1959      1555      1986      1741      1848      1729
dram[8]:       1848      1874      1939      2619      1967      2376      2433      2664      2180      1933      1696      2074      2855      1847      1698      1698
dram[9]:       2270      1760      2105      1783      2316      1876      1674      2298      1975      1831      1898      1687      2064      1680      1838      1811
dram[10]:       2076      1897      2235      1921      1892      1909      2565      2292      1801      1823      2125      2095      2247      2027      2206      2004
dram[11]:       2264      2308      1913      2081      2094      2263      2117      2160      1755      1894      1750      2262      2223      1996      1750      1815

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8844047 n_nop=6796507 n_act=259872 n_pre=259856 n_ref_event=0 n_req=1383505 n_rd=1309184 n_rd_L2_A=0 n_write=0 n_wr_bk=261039 bw_util=0.7102
n_activity=8534473 dram_eff=0.7359
bk0: 81433a 5889292i bk1: 81839a 5827289i bk2: 81656a 5905541i bk3: 81914a 5846921i bk4: 81786a 5842976i bk5: 82013a 5774870i bk6: 81774a 5853582i bk7: 81509a 5831081i bk8: 81859a 5844626i bk9: 81971a 5768968i bk10: 81555a 5902147i bk11: 81045a 5938281i bk12: 82199a 5782012i bk13: 82746a 5721987i bk14: 82220a 5821984i bk15: 81665a 5819458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812164
Row_Buffer_Locality_read = 0.842153
Row_Buffer_Locality_write = 0.283904
Bank_Level_Parallism = 5.985950
Bank_Level_Parallism_Col = 4.813836
Bank_Level_Parallism_Ready = 2.040305
write_to_read_ratio_blp_rw_average = 0.324641
GrpLevelPara = 2.828279 

BW Util details:
bwutil = 0.710183 
total_CMD = 8844047 
util_bw = 6280892 
Wasted_Col = 1774971 
Wasted_Row = 259162 
Idle = 529022 

BW Util Bottlenecks: 
RCDc_limit = 1509553 
RCDWRc_limit = 203832 
WTRc_limit = 1406936 
RTWc_limit = 2023559 
CCDLc_limit = 901305 
rwq = 0 
CCDLc_limit_alone = 641157 
WTRc_limit_alone = 1320914 
RTWc_limit_alone = 1849433 

Commands details: 
total_CMD = 8844047 
n_nop = 6796507 
Read = 1309184 
Write = 0 
L2_Alloc = 0 
L2_WB = 261039 
n_act = 259872 
n_pre = 259856 
n_ref = 0 
n_req = 1383505 
total_req = 1570223 

Dual Bus Interface Util: 
issued_total_row = 519728 
issued_total_col = 1570223 
Row_Bus_Util =  0.058766 
CoL_Bus_Util = 0.177546 
Either_Row_CoL_Bus_Util = 0.231516 
Issued_on_Two_Bus_Simul_Util = 0.004795 
issued_two_Eff = 0.020713 
queue_avg = 25.166269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.1663
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8844047 n_nop=6797638 n_act=259591 n_pre=259575 n_ref_event=0 n_req=1382578 n_rd=1308327 n_rd_L2_A=0 n_write=0 n_wr_bk=260931 bw_util=0.7097
n_activity=8534396 dram_eff=0.7355
bk0: 81196a 5910164i bk1: 81782a 5839151i bk2: 81201a 5941672i bk3: 81275a 5884283i bk4: 82003a 5860800i bk5: 82237a 5767701i bk6: 81891a 5877243i bk7: 82064a 5778092i bk8: 81648a 5866483i bk9: 81945a 5804044i bk10: 81588a 5890801i bk11: 81806a 5858083i bk12: 82534a 5783895i bk13: 82272a 5745136i bk14: 81302a 5890442i bk15: 81583a 5845244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812241
Row_Buffer_Locality_read = 0.842197
Row_Buffer_Locality_write = 0.284414
Bank_Level_Parallism = 5.968934
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 2.046306
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.709747 
total_CMD = 8844047 
util_bw = 6277032 
Wasted_Col = 1773644 
Wasted_Row = 259914 
Idle = 533457 

BW Util Bottlenecks: 
RCDc_limit = 1502945 
RCDWRc_limit = 204196 
WTRc_limit = 1414854 
RTWc_limit = 1999242 
CCDLc_limit = 890584 
rwq = 0 
CCDLc_limit_alone = 632386 
WTRc_limit_alone = 1327223 
RTWc_limit_alone = 1828675 

Commands details: 
total_CMD = 8844047 
n_nop = 6797638 
Read = 1308327 
Write = 0 
L2_Alloc = 0 
L2_WB = 260931 
n_act = 259591 
n_pre = 259575 
n_ref = 0 
n_req = 1382578 
total_req = 1569258 

Dual Bus Interface Util: 
issued_total_row = 519166 
issued_total_col = 1569258 
Row_Bus_Util =  0.058702 
CoL_Bus_Util = 0.177437 
Either_Row_CoL_Bus_Util = 0.231388 
Issued_on_Two_Bus_Simul_Util = 0.004751 
issued_two_Eff = 0.020531 
queue_avg = 24.972174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9722
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8844047 n_nop=6796998 n_act=259767 n_pre=259751 n_ref_event=0 n_req=1383002 n_rd=1308879 n_rd_L2_A=0 n_write=0 n_wr_bk=260932 bw_util=0.71
n_activity=8534427 dram_eff=0.7358
bk0: 81562a 5868774i bk1: 81496a 5868670i bk2: 81170a 5931483i bk3: 81647a 5830621i bk4: 81833a 5848788i bk5: 81633a 5840214i bk6: 81669a 5896535i bk7: 81675a 5833750i bk8: 81712a 5860946i bk9: 81935a 5836791i bk10: 81814a 5864483i bk11: 82105a 5819147i bk12: 82702a 5761617i bk13: 81804a 5815359i bk14: 82459a 5808806i bk15: 81663a 5828021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812172
Row_Buffer_Locality_read = 0.842053
Row_Buffer_Locality_write = 0.284527
Bank_Level_Parallism = 5.973630
Bank_Level_Parallism_Col = 4.795128
Bank_Level_Parallism_Ready = 2.040213
write_to_read_ratio_blp_rw_average = 0.322862
GrpLevelPara = 2.829141 

BW Util details:
bwutil = 0.709997 
total_CMD = 8844047 
util_bw = 6279244 
Wasted_Col = 1770310 
Wasted_Row = 260977 
Idle = 533516 

BW Util Bottlenecks: 
RCDc_limit = 1509447 
RCDWRc_limit = 202417 
WTRc_limit = 1425075 
RTWc_limit = 2009831 
CCDLc_limit = 889431 
rwq = 0 
CCDLc_limit_alone = 628390 
WTRc_limit_alone = 1336607 
RTWc_limit_alone = 1837258 

Commands details: 
total_CMD = 8844047 
n_nop = 6796998 
Read = 1308879 
Write = 0 
L2_Alloc = 0 
L2_WB = 260932 
n_act = 259767 
n_pre = 259751 
n_ref = 0 
n_req = 1383002 
total_req = 1569811 

Dual Bus Interface Util: 
issued_total_row = 519518 
issued_total_col = 1569811 
Row_Bus_Util =  0.058742 
CoL_Bus_Util = 0.177499 
Either_Row_CoL_Bus_Util = 0.231461 
Issued_on_Two_Bus_Simul_Util = 0.004781 
issued_two_Eff = 0.020654 
queue_avg = 24.790834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.7908
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8844047 n_nop=6794256 n_act=260589 n_pre=260573 n_ref_event=0 n_req=1383828 n_rd=1309570 n_rd_L2_A=0 n_write=0 n_wr_bk=261054 bw_util=0.7104
n_activity=8537685 dram_eff=0.7359
bk0: 81715a 5852505i bk1: 81461a 5857230i bk2: 81664a 5889947i bk3: 82126a 5811740i bk4: 81647a 5860998i bk5: 81888a 5816981i bk6: 81609a 5892669i bk7: 81869a 5808559i bk8: 81867a 5841326i bk9: 82057a 5782979i bk10: 81816a 5877665i bk11: 82055a 5820761i bk12: 82173a 5799898i bk13: 81781a 5821751i bk14: 81853a 5859659i bk15: 81989a 5832380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811690
Row_Buffer_Locality_read = 0.841735
Row_Buffer_Locality_write = 0.281828
Bank_Level_Parallism = 5.982888
Bank_Level_Parallism_Col = 4.808784
Bank_Level_Parallism_Ready = 2.045429
write_to_read_ratio_blp_rw_average = 0.323190
GrpLevelPara = 2.832653 

BW Util details:
bwutil = 0.710364 
total_CMD = 8844047 
util_bw = 6282496 
Wasted_Col = 1768601 
Wasted_Row = 262124 
Idle = 530826 

BW Util Bottlenecks: 
RCDc_limit = 1507514 
RCDWRc_limit = 204105 
WTRc_limit = 1426820 
RTWc_limit = 2003896 
CCDLc_limit = 883130 
rwq = 0 
CCDLc_limit_alone = 625872 
WTRc_limit_alone = 1338242 
RTWc_limit_alone = 1835216 

Commands details: 
total_CMD = 8844047 
n_nop = 6794256 
Read = 1309570 
Write = 0 
L2_Alloc = 0 
L2_WB = 261054 
n_act = 260589 
n_pre = 260573 
n_ref = 0 
n_req = 1383828 
total_req = 1570624 

Dual Bus Interface Util: 
issued_total_row = 521162 
issued_total_col = 1570624 
Row_Bus_Util =  0.058928 
CoL_Bus_Util = 0.177591 
Either_Row_CoL_Bus_Util = 0.231771 
Issued_on_Two_Bus_Simul_Util = 0.004748 
issued_two_Eff = 0.020487 
queue_avg = 25.029263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8844047 n_nop=6799726 n_act=258686 n_pre=258670 n_ref_event=0 n_req=1381918 n_rd=1307845 n_rd_L2_A=0 n_write=0 n_wr_bk=260859 bw_util=0.7095
n_activity=8535305 dram_eff=0.7352
bk0: 82088a 5834195i bk1: 81692a 5848808i bk2: 81627a 5916997i bk3: 81633a 5838537i bk4: 81605a 5844835i bk5: 82073a 5761796i bk6: 81731a 5858233i bk7: 81463a 5858271i bk8: 81327a 5909975i bk9: 81536a 5837464i bk10: 82445a 5770590i bk11: 81395a 5869379i bk12: 81899a 5850460i bk13: 81894a 5782279i bk14: 81628a 5872302i bk15: 81809a 5815708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812807
Row_Buffer_Locality_read = 0.842587
Row_Buffer_Locality_write = 0.287001
Bank_Level_Parallism = 5.971923
Bank_Level_Parallism_Col = 4.802623
Bank_Level_Parallism_Ready = 2.038733
write_to_read_ratio_blp_rw_average = 0.323301
GrpLevelPara = 2.819466 

BW Util details:
bwutil = 0.709496 
total_CMD = 8844047 
util_bw = 6274816 
Wasted_Col = 1783541 
Wasted_Row = 259188 
Idle = 526502 

BW Util Bottlenecks: 
RCDc_limit = 1514224 
RCDWRc_limit = 203964 
WTRc_limit = 1420622 
RTWc_limit = 1991068 
CCDLc_limit = 899566 
rwq = 0 
CCDLc_limit_alone = 638275 
WTRc_limit_alone = 1333098 
RTWc_limit_alone = 1817301 

Commands details: 
total_CMD = 8844047 
n_nop = 6799726 
Read = 1307845 
Write = 0 
L2_Alloc = 0 
L2_WB = 260859 
n_act = 258686 
n_pre = 258670 
n_ref = 0 
n_req = 1381918 
total_req = 1568704 

Dual Bus Interface Util: 
issued_total_row = 517356 
issued_total_col = 1568704 
Row_Bus_Util =  0.058498 
CoL_Bus_Util = 0.177374 
Either_Row_CoL_Bus_Util = 0.231152 
Issued_on_Two_Bus_Simul_Util = 0.004719 
issued_two_Eff = 0.020417 
queue_avg = 25.080410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0804
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8844047 n_nop=6789116 n_act=262592 n_pre=262576 n_ref_event=0 n_req=1385811 n_rd=1311569 n_rd_L2_A=0 n_write=0 n_wr_bk=260986 bw_util=0.7112
n_activity=8543959 dram_eff=0.7362
bk0: 81933a 5818698i bk1: 82393a 5734899i bk2: 81864a 5842908i bk3: 81829a 5832179i bk4: 82066a 5794301i bk5: 82133a 5765093i bk6: 82222a 5819328i bk7: 81547a 5826342i bk8: 81456a 5893390i bk9: 81577a 5830209i bk10: 82147a 5807133i bk11: 81948a 5835367i bk12: 82134a 5823709i bk13: 81921a 5797776i bk14: 82326a 5809488i bk15: 82073a 5804038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810514
Row_Buffer_Locality_read = 0.840355
Row_Buffer_Locality_write = 0.283344
Bank_Level_Parallism = 6.018195
Bank_Level_Parallism_Col = 4.825104
Bank_Level_Parallism_Ready = 2.046319
write_to_read_ratio_blp_rw_average = 0.322572
GrpLevelPara = 2.830646 

BW Util details:
bwutil = 0.711238 
total_CMD = 8844047 
util_bw = 6290220 
Wasted_Col = 1779142 
Wasted_Row = 258087 
Idle = 516598 

BW Util Bottlenecks: 
RCDc_limit = 1524286 
RCDWRc_limit = 203187 
WTRc_limit = 1414363 
RTWc_limit = 2021451 
CCDLc_limit = 897292 
rwq = 0 
CCDLc_limit_alone = 636685 
WTRc_limit_alone = 1328276 
RTWc_limit_alone = 1846931 

Commands details: 
total_CMD = 8844047 
n_nop = 6789116 
Read = 1311569 
Write = 0 
L2_Alloc = 0 
L2_WB = 260986 
n_act = 262592 
n_pre = 262576 
n_ref = 0 
n_req = 1385811 
total_req = 1572555 

Dual Bus Interface Util: 
issued_total_row = 525168 
issued_total_col = 1572555 
Row_Bus_Util =  0.059381 
CoL_Bus_Util = 0.177809 
Either_Row_CoL_Bus_Util = 0.232352 
Issued_on_Two_Bus_Simul_Util = 0.004839 
issued_two_Eff = 0.020824 
queue_avg = 25.423119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4231
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8844047 n_nop=6789725 n_act=262423 n_pre=262407 n_ref_event=0 n_req=1385077 n_rd=1310778 n_rd_L2_A=0 n_write=0 n_wr_bk=261110 bw_util=0.7109
n_activity=8536511 dram_eff=0.7365
bk0: 82371a 5795276i bk1: 82049a 5813732i bk2: 81745a 5861922i bk3: 81513a 5806504i bk4: 82187a 5790222i bk5: 82185a 5769303i bk6: 81766a 5855551i bk7: 81643a 5838439i bk8: 81951a 5801081i bk9: 81341a 5841765i bk10: 81622a 5873082i bk11: 81646a 5836236i bk12: 82551a 5774666i bk13: 82522a 5729143i bk14: 82058a 5787553i bk15: 81628a 5876633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810535
Row_Buffer_Locality_read = 0.840403
Row_Buffer_Locality_write = 0.283611
Bank_Level_Parallism = 6.023255
Bank_Level_Parallism_Col = 4.831420
Bank_Level_Parallism_Ready = 2.044972
write_to_read_ratio_blp_rw_average = 0.324335
GrpLevelPara = 2.834634 

BW Util details:
bwutil = 0.710936 
total_CMD = 8844047 
util_bw = 6287552 
Wasted_Col = 1776477 
Wasted_Row = 255464 
Idle = 524554 

BW Util Bottlenecks: 
RCDc_limit = 1531452 
RCDWRc_limit = 203929 
WTRc_limit = 1435628 
RTWc_limit = 2033074 
CCDLc_limit = 894143 
rwq = 0 
CCDLc_limit_alone = 631473 
WTRc_limit_alone = 1347975 
RTWc_limit_alone = 1858057 

Commands details: 
total_CMD = 8844047 
n_nop = 6789725 
Read = 1310778 
Write = 0 
L2_Alloc = 0 
L2_WB = 261110 
n_act = 262423 
n_pre = 262407 
n_ref = 0 
n_req = 1385077 
total_req = 1571888 

Dual Bus Interface Util: 
issued_total_row = 524830 
issued_total_col = 1571888 
Row_Bus_Util =  0.059343 
CoL_Bus_Util = 0.177734 
Either_Row_CoL_Bus_Util = 0.232283 
Issued_on_Two_Bus_Simul_Util = 0.004794 
issued_two_Eff = 0.020637 
queue_avg = 25.093613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.0936
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8844047 n_nop=6798075 n_act=259284 n_pre=259268 n_ref_event=0 n_req=1383105 n_rd=1308794 n_rd_L2_A=0 n_write=0 n_wr_bk=261094 bw_util=0.71
n_activity=8536233 dram_eff=0.7356
bk0: 82472a 5840900i bk1: 81847a 5818218i bk2: 81939a 5854373i bk3: 82021a 5787358i bk4: 81727a 5847564i bk5: 81806a 5792910i bk6: 81833a 5838559i bk7: 82216a 5782138i bk8: 81568a 5885419i bk9: 81464a 5815002i bk10: 81667a 5885313i bk11: 81403a 5867269i bk12: 81907a 5828827i bk13: 81737a 5827442i bk14: 81751a 5869903i bk15: 81436a 5844718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812535
Row_Buffer_Locality_read = 0.842434
Row_Buffer_Locality_write = 0.285933
Bank_Level_Parallism = 5.990644
Bank_Level_Parallism_Col = 4.821878
Bank_Level_Parallism_Ready = 2.050221
write_to_read_ratio_blp_rw_average = 0.323611
GrpLevelPara = 2.826443 

BW Util details:
bwutil = 0.710032 
total_CMD = 8844047 
util_bw = 6279552 
Wasted_Col = 1772843 
Wasted_Row = 258464 
Idle = 533188 

BW Util Bottlenecks: 
RCDc_limit = 1509526 
RCDWRc_limit = 205515 
WTRc_limit = 1412689 
RTWc_limit = 2020471 
CCDLc_limit = 897925 
rwq = 0 
CCDLc_limit_alone = 635090 
WTRc_limit_alone = 1325172 
RTWc_limit_alone = 1845153 

Commands details: 
total_CMD = 8844047 
n_nop = 6798075 
Read = 1308794 
Write = 0 
L2_Alloc = 0 
L2_WB = 261094 
n_act = 259284 
n_pre = 259268 
n_ref = 0 
n_req = 1383105 
total_req = 1569888 

Dual Bus Interface Util: 
issued_total_row = 518552 
issued_total_col = 1569888 
Row_Bus_Util =  0.058633 
CoL_Bus_Util = 0.177508 
Either_Row_CoL_Bus_Util = 0.231339 
Issued_on_Two_Bus_Simul_Util = 0.004802 
issued_two_Eff = 0.020757 
queue_avg = 24.991039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.991
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8844047 n_nop=6790176 n_act=262125 n_pre=262109 n_ref_event=0 n_req=1385512 n_rd=1311198 n_rd_L2_A=0 n_write=0 n_wr_bk=261211 bw_util=0.7112
n_activity=8542046 dram_eff=0.7363
bk0: 81820a 5860653i bk1: 81621a 5828480i bk2: 82237a 5824200i bk3: 81994a 5799046i bk4: 82115a 5808739i bk5: 82500a 5715307i bk6: 81711a 5857415i bk7: 82108a 5770206i bk8: 81652a 5858707i bk9: 81363a 5860536i bk10: 82033a 5838939i bk11: 81865a 5827688i bk12: 82264a 5832877i bk13: 82537a 5736836i bk14: 81500a 5849726i bk15: 81878a 5810002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810810
Row_Buffer_Locality_read = 0.840578
Row_Buffer_Locality_write = 0.285585
Bank_Level_Parallism = 6.010653
Bank_Level_Parallism_Col = 4.819264
Bank_Level_Parallism_Ready = 2.046759
write_to_read_ratio_blp_rw_average = 0.322734
GrpLevelPara = 2.828377 

BW Util details:
bwutil = 0.711172 
total_CMD = 8844047 
util_bw = 6289636 
Wasted_Col = 1781388 
Wasted_Row = 257571 
Idle = 515452 

BW Util Bottlenecks: 
RCDc_limit = 1525018 
RCDWRc_limit = 203233 
WTRc_limit = 1418733 
RTWc_limit = 2008287 
CCDLc_limit = 901105 
rwq = 0 
CCDLc_limit_alone = 642591 
WTRc_limit_alone = 1332089 
RTWc_limit_alone = 1836417 

Commands details: 
total_CMD = 8844047 
n_nop = 6790176 
Read = 1311198 
Write = 0 
L2_Alloc = 0 
L2_WB = 261211 
n_act = 262125 
n_pre = 262109 
n_ref = 0 
n_req = 1385512 
total_req = 1572409 

Dual Bus Interface Util: 
issued_total_row = 524234 
issued_total_col = 1572409 
Row_Bus_Util =  0.059275 
CoL_Bus_Util = 0.177793 
Either_Row_CoL_Bus_Util = 0.232232 
Issued_on_Two_Bus_Simul_Util = 0.004836 
issued_two_Eff = 0.020825 
queue_avg = 25.251034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.251
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8844047 n_nop=6789904 n_act=262362 n_pre=262346 n_ref_event=0 n_req=1385694 n_rd=1311312 n_rd_L2_A=0 n_write=0 n_wr_bk=261327 bw_util=0.7113
n_activity=8546629 dram_eff=0.736
bk0: 81613a 5865544i bk1: 81879a 5817065i bk2: 81650a 5860531i bk3: 82088a 5796810i bk4: 82469a 5772779i bk5: 83012a 5667594i bk6: 81965a 5831596i bk7: 81385a 5841843i bk8: 82014a 5813023i bk9: 81324a 5842405i bk10: 81560a 5886665i bk11: 81568a 5840759i bk12: 82544a 5758551i bk13: 82196a 5739794i bk14: 82374a 5819606i bk15: 81671a 5838570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810664
Row_Buffer_Locality_read = 0.840600
Row_Buffer_Locality_write = 0.282904
Bank_Level_Parallism = 6.020692
Bank_Level_Parallism_Col = 4.821076
Bank_Level_Parallism_Ready = 2.047664
write_to_read_ratio_blp_rw_average = 0.324066
GrpLevelPara = 2.827151 

BW Util details:
bwutil = 0.711276 
total_CMD = 8844047 
util_bw = 6290556 
Wasted_Col = 1783626 
Wasted_Row = 257405 
Idle = 512460 

BW Util Bottlenecks: 
RCDc_limit = 1518703 
RCDWRc_limit = 203769 
WTRc_limit = 1413371 
RTWc_limit = 2027507 
CCDLc_limit = 900136 
rwq = 0 
CCDLc_limit_alone = 640730 
WTRc_limit_alone = 1326610 
RTWc_limit_alone = 1854862 

Commands details: 
total_CMD = 8844047 
n_nop = 6789904 
Read = 1311312 
Write = 0 
L2_Alloc = 0 
L2_WB = 261327 
n_act = 262362 
n_pre = 262346 
n_ref = 0 
n_req = 1385694 
total_req = 1572639 

Dual Bus Interface Util: 
issued_total_row = 524708 
issued_total_col = 1572639 
Row_Bus_Util =  0.059329 
CoL_Bus_Util = 0.177819 
Either_Row_CoL_Bus_Util = 0.232263 
Issued_on_Two_Bus_Simul_Util = 0.004885 
issued_two_Eff = 0.021033 
queue_avg = 25.437557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.4376
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8844047 n_nop=6790873 n_act=262113 n_pre=262097 n_ref_event=0 n_req=1384709 n_rd=1310494 n_rd_L2_A=0 n_write=0 n_wr_bk=260973 bw_util=0.7107
n_activity=8537694 dram_eff=0.7362
bk0: 81452a 5896342i bk1: 81702a 5788441i bk2: 81977a 5864580i bk3: 81738a 5861163i bk4: 82604a 5782817i bk5: 81632a 5834935i bk6: 81984a 5864476i bk7: 81311a 5866748i bk8: 82109a 5849081i bk9: 81685a 5852768i bk10: 81920a 5848827i bk11: 81894a 5830793i bk12: 82303a 5771481i bk13: 81992a 5792518i bk14: 81833a 5862710i bk15: 82358a 5774620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810709
Row_Buffer_Locality_read = 0.840617
Row_Buffer_Locality_write = 0.282598
Bank_Level_Parallism = 5.986449
Bank_Level_Parallism_Col = 4.803416
Bank_Level_Parallism_Ready = 2.044082
write_to_read_ratio_blp_rw_average = 0.323463
GrpLevelPara = 2.828200 

BW Util details:
bwutil = 0.710746 
total_CMD = 8844047 
util_bw = 6285868 
Wasted_Col = 1779220 
Wasted_Row = 255907 
Idle = 523052 

BW Util Bottlenecks: 
RCDc_limit = 1522254 
RCDWRc_limit = 204928 
WTRc_limit = 1430094 
RTWc_limit = 2006197 
CCDLc_limit = 890010 
rwq = 0 
CCDLc_limit_alone = 633234 
WTRc_limit_alone = 1342088 
RTWc_limit_alone = 1837427 

Commands details: 
total_CMD = 8844047 
n_nop = 6790873 
Read = 1310494 
Write = 0 
L2_Alloc = 0 
L2_WB = 260973 
n_act = 262113 
n_pre = 262097 
n_ref = 0 
n_req = 1384709 
total_req = 1571467 

Dual Bus Interface Util: 
issued_total_row = 524210 
issued_total_col = 1571467 
Row_Bus_Util =  0.059273 
CoL_Bus_Util = 0.177686 
Either_Row_CoL_Bus_Util = 0.232153 
Issued_on_Two_Bus_Simul_Util = 0.004806 
issued_two_Eff = 0.020701 
queue_avg = 24.906906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=24.9069
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8844047 n_nop=6782694 n_act=264785 n_pre=264769 n_ref_event=0 n_req=1388429 n_rd=1314059 n_rd_L2_A=0 n_write=0 n_wr_bk=261251 bw_util=0.7125
n_activity=8539559 dram_eff=0.7379
bk0: 82299a 5831502i bk1: 82030a 5798376i bk2: 81826a 5817485i bk3: 82283a 5763066i bk4: 82174a 5769919i bk5: 82167a 5733415i bk6: 81731a 5835023i bk7: 81676a 5810080i bk8: 81974a 5817251i bk9: 81922a 5792153i bk10: 81942a 5821379i bk11: 81971a 5786936i bk12: 83026a 5721058i bk13: 82864a 5691655i bk14: 81978a 5870498i bk15: 82196a 5800507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809292
Row_Buffer_Locality_read = 0.839099
Row_Buffer_Locality_write = 0.282614
Bank_Level_Parallism = 6.066850
Bank_Level_Parallism_Col = 4.854145
Bank_Level_Parallism_Ready = 2.051512
write_to_read_ratio_blp_rw_average = 0.323366
GrpLevelPara = 2.842483 

BW Util details:
bwutil = 0.712484 
total_CMD = 8844047 
util_bw = 6301240 
Wasted_Col = 1770058 
Wasted_Row = 253534 
Idle = 519215 

BW Util Bottlenecks: 
RCDc_limit = 1536789 
RCDWRc_limit = 200788 
WTRc_limit = 1428957 
RTWc_limit = 2027416 
CCDLc_limit = 894550 
rwq = 0 
CCDLc_limit_alone = 635065 
WTRc_limit_alone = 1341530 
RTWc_limit_alone = 1855358 

Commands details: 
total_CMD = 8844047 
n_nop = 6782694 
Read = 1314059 
Write = 0 
L2_Alloc = 0 
L2_WB = 261251 
n_act = 264785 
n_pre = 264769 
n_ref = 0 
n_req = 1388429 
total_req = 1575310 

Dual Bus Interface Util: 
issued_total_row = 529554 
issued_total_col = 1575310 
Row_Bus_Util =  0.059877 
CoL_Bus_Util = 0.178121 
Either_Row_CoL_Bus_Util = 0.233078 
Issued_on_Two_Bus_Simul_Util = 0.004920 
issued_two_Eff = 0.021108 
queue_avg = 25.585037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=25.585

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1058230, Miss = 654482, Miss_rate = 0.618, Pending_hits = 14427, Reservation_fails = 3737
L2_cache_bank[1]: Access = 1068296, Miss = 654702, Miss_rate = 0.613, Pending_hits = 7841, Reservation_fails = 4277
L2_cache_bank[2]: Access = 1062756, Miss = 653363, Miss_rate = 0.615, Pending_hits = 7500, Reservation_fails = 6301
L2_cache_bank[3]: Access = 1064821, Miss = 654964, Miss_rate = 0.615, Pending_hits = 7537, Reservation_fails = 2925
L2_cache_bank[4]: Access = 1085664, Miss = 654921, Miss_rate = 0.603, Pending_hits = 26744, Reservation_fails = 4114
L2_cache_bank[5]: Access = 1066640, Miss = 653958, Miss_rate = 0.613, Pending_hits = 8167, Reservation_fails = 3214
L2_cache_bank[6]: Access = 1071928, Miss = 654344, Miss_rate = 0.610, Pending_hits = 8720, Reservation_fails = 2627
L2_cache_bank[7]: Access = 1097700, Miss = 655226, Miss_rate = 0.597, Pending_hits = 17453, Reservation_fails = 1729
L2_cache_bank[8]: Access = 1058681, Miss = 654350, Miss_rate = 0.618, Pending_hits = 14473, Reservation_fails = 5772
L2_cache_bank[9]: Access = 1065147, Miss = 653495, Miss_rate = 0.614, Pending_hits = 7639, Reservation_fails = 4981
L2_cache_bank[10]: Access = 1070808, Miss = 656148, Miss_rate = 0.613, Pending_hits = 7883, Reservation_fails = 4573
L2_cache_bank[11]: Access = 1062259, Miss = 655421, Miss_rate = 0.617, Pending_hits = 7804, Reservation_fails = 3867
L2_cache_bank[12]: Access = 1095310, Miss = 656251, Miss_rate = 0.599, Pending_hits = 27139, Reservation_fails = 5081
L2_cache_bank[13]: Access = 1068021, Miss = 654527, Miss_rate = 0.613, Pending_hits = 8404, Reservation_fails = 5236
L2_cache_bank[14]: Access = 1070798, Miss = 654864, Miss_rate = 0.612, Pending_hits = 9006, Reservation_fails = 5333
L2_cache_bank[15]: Access = 1094605, Miss = 653930, Miss_rate = 0.597, Pending_hits = 17819, Reservation_fails = 2359
L2_cache_bank[16]: Access = 1060171, Miss = 655332, Miss_rate = 0.618, Pending_hits = 14406, Reservation_fails = 3654
L2_cache_bank[17]: Access = 1070237, Miss = 655866, Miss_rate = 0.613, Pending_hits = 8032, Reservation_fails = 3356
L2_cache_bank[18]: Access = 1067560, Miss = 656189, Miss_rate = 0.615, Pending_hits = 7809, Reservation_fails = 4367
L2_cache_bank[19]: Access = 1061429, Miss = 655123, Miss_rate = 0.617, Pending_hits = 8074, Reservation_fails = 4589
L2_cache_bank[20]: Access = 1091944, Miss = 656182, Miss_rate = 0.601, Pending_hits = 26909, Reservation_fails = 4327
L2_cache_bank[21]: Access = 1067720, Miss = 654312, Miss_rate = 0.613, Pending_hits = 8156, Reservation_fails = 1801
L2_cache_bank[22]: Access = 1079523, Miss = 656950, Miss_rate = 0.609, Pending_hits = 9326, Reservation_fails = 4634
L2_cache_bank[23]: Access = 1101340, Miss = 657109, Miss_rate = 0.597, Pending_hits = 18514, Reservation_fails = 5375
L2_total_cache_accesses = 25761588
L2_total_cache_misses = 15722009
L2_total_cache_miss_rate = 0.6103
L2_total_cache_pending_hits = 299782
L2_total_cache_reservation_fails = 98229
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3920986
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 299782
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4972268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 98229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10749741
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 299782
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5818811
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 19942777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5818811
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 900
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 97329
L2_cache_data_port_util = 0.118
L2_cache_fill_port_util = 0.190

icnt_total_pkts_mem_to_simt=25761588
icnt_total_pkts_simt_to_mem=25761588
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 25761588
Req_Network_cycles = 3448690
Req_Network_injected_packets_per_cycle =       7.4700 
Req_Network_conflicts_per_cycle =       2.6163
Req_Network_conflicts_per_cycle_util =       2.6570
Req_Bank_Level_Parallism =       7.5862
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.1912
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4545

Reply_Network_injected_packets_num = 25761588
Reply_Network_cycles = 3448690
Reply_Network_injected_packets_per_cycle =        7.4700
Reply_Network_conflicts_per_cycle =        4.6916
Reply_Network_conflicts_per_cycle_util =       4.7611
Reply_Bank_Level_Parallism =       7.5808
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0479
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2490
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 9 hrs, 6 min, 45 sec (32805 sec)
gpgpu_simulation_rate = 41583 (inst/sec)
gpgpu_simulation_rate = 105 (cycle/sec)
gpgpu_silicon_slowdown = 13000000x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_afforest] = 32732467.373000 ms.
Verifying...
	runtime [serial] = 1131.757000 ms.
Correct
GPGPU-Sim: *** exit detected ***
