Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "G:\My Drive\School\Fall_2018\ECE_5930_Reconfigurable_Computing\DE10-Lite_v.2.0.2_SystemCD (1)\Tools\SystemBuilder\CodeGenerated\DE10_LITE\ADC\ADC_Drive.qsys" --block-symbol-file --output-directory="G:\My Drive\School\Fall_2018\ECE_5930_Reconfigurable_Computing\DE10-Lite_v.2.0.2_SystemCD (1)\Tools\SystemBuilder\CodeGenerated\DE10_LITE\ADC\ADC_Drive" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading ADC/ADC_Drive.qsys
Progress: Reading input file
Progress: Adding modular_adc_0 [altera_modular_adc 18.0]
Progress: Parameterizing module modular_adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "G:\My Drive\School\Fall_2018\ECE_5930_Reconfigurable_Computing\DE10-Lite_v.2.0.2_SystemCD (1)\Tools\SystemBuilder\CodeGenerated\DE10_LITE\ADC\ADC_Drive.qsys" --synthesis=VHDL --output-directory="G:\My Drive\School\Fall_2018\ECE_5930_Reconfigurable_Computing\DE10-Lite_v.2.0.2_SystemCD (1)\Tools\SystemBuilder\CodeGenerated\DE10_LITE\ADC\ADC_Drive\synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading ADC/ADC_Drive.qsys
Progress: Reading input file
Progress: Adding modular_adc_0 [altera_modular_adc 18.0]
Progress: Parameterizing module modular_adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ADC_Drive: Generating ADC_Drive "ADC_Drive" for QUARTUS_SYNTH
Info: modular_adc_0: "ADC_Drive" instantiated altera_modular_adc "modular_adc_0"
Info: control_internal: "modular_adc_0" instantiated altera_modular_adc_control "control_internal"
Info: ADC_Drive: Done "ADC_Drive" with 3 modules, 9 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
