# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name p_x_V_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_V_0 \
    op interface \
    ports { p_x_V_0 { O 27 vector } p_x_V_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name p_y_V_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_V_0 \
    op interface \
    ports { p_y_V_0 { O 27 vector } p_y_V_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name p_z_V_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_V_0 \
    op interface \
    ports { p_z_V_0 { O 27 vector } p_z_V_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name p_vx_V_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_V_0 \
    op interface \
    ports { p_vx_V_0 { O 27 vector } p_vx_V_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name p_vy_V_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_V_0 \
    op interface \
    ports { p_vy_V_0 { O 27 vector } p_vy_V_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name p_vz_V_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_V_0 \
    op interface \
    ports { p_vz_V_0 { O 27 vector } p_vz_V_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name p_x_V_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_V_1 \
    op interface \
    ports { p_x_V_1 { O 27 vector } p_x_V_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name p_y_V_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_V_1 \
    op interface \
    ports { p_y_V_1 { O 27 vector } p_y_V_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name p_z_V_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_V_1 \
    op interface \
    ports { p_z_V_1 { O 27 vector } p_z_V_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name p_vx_V_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_V_1 \
    op interface \
    ports { p_vx_V_1 { O 27 vector } p_vx_V_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name p_vy_V_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_V_1 \
    op interface \
    ports { p_vy_V_1 { O 27 vector } p_vy_V_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name p_vz_V_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_V_1 \
    op interface \
    ports { p_vz_V_1 { O 27 vector } p_vz_V_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name p_x_V_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_V_2 \
    op interface \
    ports { p_x_V_2 { O 27 vector } p_x_V_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name p_y_V_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_V_2 \
    op interface \
    ports { p_y_V_2 { O 27 vector } p_y_V_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name p_z_V_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_V_2 \
    op interface \
    ports { p_z_V_2 { O 27 vector } p_z_V_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name p_vx_V_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_V_2 \
    op interface \
    ports { p_vx_V_2 { O 27 vector } p_vx_V_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name p_vy_V_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_V_2 \
    op interface \
    ports { p_vy_V_2 { O 27 vector } p_vy_V_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name p_vz_V_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_V_2 \
    op interface \
    ports { p_vz_V_2 { O 27 vector } p_vz_V_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name p_x_V_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_V_3 \
    op interface \
    ports { p_x_V_3 { O 27 vector } p_x_V_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name p_y_V_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_V_3 \
    op interface \
    ports { p_y_V_3 { O 27 vector } p_y_V_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name p_z_V_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_V_3 \
    op interface \
    ports { p_z_V_3 { O 27 vector } p_z_V_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name p_vx_V_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_V_3 \
    op interface \
    ports { p_vx_V_3 { O 27 vector } p_vx_V_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name p_vy_V_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_V_3 \
    op interface \
    ports { p_vy_V_3 { O 27 vector } p_vy_V_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name p_vz_V_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_V_3 \
    op interface \
    ports { p_vz_V_3 { O 27 vector } p_vz_V_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name p_x_V_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_V_4 \
    op interface \
    ports { p_x_V_4 { O 27 vector } p_x_V_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name p_y_V_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_V_4 \
    op interface \
    ports { p_y_V_4 { O 27 vector } p_y_V_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name p_z_V_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_V_4 \
    op interface \
    ports { p_z_V_4 { O 27 vector } p_z_V_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name p_vx_V_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_V_4 \
    op interface \
    ports { p_vx_V_4 { O 27 vector } p_vx_V_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name p_vy_V_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_V_4 \
    op interface \
    ports { p_vy_V_4 { O 27 vector } p_vy_V_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name p_vz_V_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_V_4 \
    op interface \
    ports { p_vz_V_4 { O 27 vector } p_vz_V_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name p_x_V_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_V_5 \
    op interface \
    ports { p_x_V_5 { O 27 vector } p_x_V_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name p_y_V_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_V_5 \
    op interface \
    ports { p_y_V_5 { O 27 vector } p_y_V_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name p_z_V_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_V_5 \
    op interface \
    ports { p_z_V_5 { O 27 vector } p_z_V_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name p_vx_V_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_V_5 \
    op interface \
    ports { p_vx_V_5 { O 27 vector } p_vx_V_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name p_vy_V_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_V_5 \
    op interface \
    ports { p_vy_V_5 { O 27 vector } p_vy_V_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name p_vz_V_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_V_5 \
    op interface \
    ports { p_vz_V_5 { O 27 vector } p_vz_V_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name p_x_V_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_V_6 \
    op interface \
    ports { p_x_V_6 { O 27 vector } p_x_V_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name p_y_V_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_V_6 \
    op interface \
    ports { p_y_V_6 { O 27 vector } p_y_V_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name p_z_V_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_V_6 \
    op interface \
    ports { p_z_V_6 { O 27 vector } p_z_V_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name p_vx_V_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_V_6 \
    op interface \
    ports { p_vx_V_6 { O 27 vector } p_vx_V_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name p_vy_V_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_V_6 \
    op interface \
    ports { p_vy_V_6 { O 27 vector } p_vy_V_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name p_vz_V_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_V_6 \
    op interface \
    ports { p_vz_V_6 { O 27 vector } p_vz_V_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name p_x_V_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_V_7 \
    op interface \
    ports { p_x_V_7 { O 27 vector } p_x_V_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name p_y_V_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_V_7 \
    op interface \
    ports { p_y_V_7 { O 27 vector } p_y_V_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name p_z_V_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_V_7 \
    op interface \
    ports { p_z_V_7 { O 27 vector } p_z_V_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name p_vx_V_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_V_7 \
    op interface \
    ports { p_vx_V_7 { O 27 vector } p_vx_V_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name p_vy_V_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_V_7 \
    op interface \
    ports { p_vy_V_7 { O 27 vector } p_vy_V_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name p_vz_V_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_V_7 \
    op interface \
    ports { p_vz_V_7 { O 27 vector } p_vz_V_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name p_x_V_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_x_V_8 \
    op interface \
    ports { p_x_V_8 { O 27 vector } p_x_V_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name p_y_V_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_y_V_8 \
    op interface \
    ports { p_y_V_8 { O 27 vector } p_y_V_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name p_z_V_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_z_V_8 \
    op interface \
    ports { p_z_V_8 { O 27 vector } p_z_V_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name p_vx_V_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vx_V_8 \
    op interface \
    ports { p_vx_V_8 { O 27 vector } p_vx_V_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name p_vy_V_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vy_V_8 \
    op interface \
    ports { p_vy_V_8 { O 27 vector } p_vy_V_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name p_vz_V_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_vz_V_8 \
    op interface \
    ports { p_vz_V_8 { O 27 vector } p_vz_V_8_ap_vld { O 1 bit } } \
} "
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


