[2025-09-17 17:14:56] START suite=cs trace=classification_phase0_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3546136 heartbeat IPC: 2.82 cumulative IPC: 2.82 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5685447 cumulative IPC: 3.518 (Simulation time: 00 hr 01 min 05 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5685447 cumulative IPC: 3.518 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5685448 heartbeat IPC: 4.674 cumulative IPC: 5 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 16309207 heartbeat IPC: 0.9413 cumulative IPC: 0.9413 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 27935352 heartbeat IPC: 0.8601 cumulative IPC: 0.8989 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 50000016 cycles: 40531899 heartbeat IPC: 0.7939 cumulative IPC: 0.8609 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 53828514 heartbeat IPC: 0.7521 cumulative IPC: 0.8309 (Simulation time: 00 hr 05 min 34 sec)
Heartbeat CPU 0 instructions: 70000021 cycles: 67482690 heartbeat IPC: 0.7324 cumulative IPC: 0.8091 (Simulation time: 00 hr 06 min 45 sec)
Heartbeat CPU 0 instructions: 80000021 cycles: 81554467 heartbeat IPC: 0.7106 cumulative IPC: 0.7908 (Simulation time: 00 hr 07 min 55 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 96007194 heartbeat IPC: 0.6919 cumulative IPC: 0.775 (Simulation time: 00 hr 09 min 10 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000023 cycles: 111138592 heartbeat IPC: 0.6609 cumulative IPC: 0.7586 (Simulation time: 00 hr 10 min 43 sec)
Heartbeat CPU 0 instructions: 110000023 cycles: 126433425 heartbeat IPC: 0.6538 cumulative IPC: 0.7454 (Simulation time: 00 hr 12 min 11 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 136017307 cumulative IPC: 0.7352 (Simulation time: 00 hr 13 min 35 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 136017307 cumulative IPC: 0.7352 (Simulation time: 00 hr 13 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase0_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7352 instructions: 100000003 cycles: 136017307
CPU 0 Branch Prediction Accuracy: 99.88% MPKI: 0.00296 Average ROB Occupancy at Mispredict: 7.568e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0012
BRANCH_INDIRECT: 0.00166
BRANCH_CONDITIONAL: 0.0001
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 474719
LQ_STALL: 0
SQ_STALL: 110995


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 89.35454
REPLAY_LOAD: 79.2373
NON_REPLAY_LOAD: 29.62665

== Total ==
ADDR_TRANS: 95520
REPLAY_LOAD: 183989
NON_REPLAY_LOAD: 195210

== Counts ==
ADDR_TRANS: 1069
REPLAY_LOAD: 2322
NON_REPLAY_LOAD: 6589

cpu0->cpu0_STLB TOTAL        ACCESS:     725240 HIT:     515530 MISS:     209710 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     725240 HIT:     515530 MISS:     209710 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 149.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1452465 HIT:     422119 MISS:    1030346 MSHR_MERGE:      18944
cpu0->cpu0_L2C LOAD         ACCESS:     728701 HIT:     174396 MISS:     554305 MSHR_MERGE:         12
cpu0->cpu0_L2C RFO          ACCESS:      40025 HIT:      28609 MISS:      11416 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     170640 HIT:      69905 MISS:     100735 MSHR_MERGE:      18932
cpu0->cpu0_L2C WRITE        ACCESS:      50410 HIT:      50090 MISS:        320 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     462689 HIT:      99119 MISS:     363570 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     126126 ISSUED:     126126 USEFUL:      36423 USELESS:      20615
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 77.87 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6578038 HIT:    6571150 MISS:       6888 MSHR_MERGE:       2464
cpu0->cpu0_L1I LOAD         ACCESS:    6578038 HIT:    6571150 MISS:       6888 MSHR_MERGE:       2464
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 135.3 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   10998852 HIT:    9472210 MISS:    1526642 MSHR_MERGE:     255115
cpu0->cpu0_L1D LOAD         ACCESS:    9024169 HIT:    8132840 MISS:     891329 MSHR_MERGE:     167051
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     149898 HIT:      94591 MISS:      55307 MSHR_MERGE:      10774
cpu0->cpu0_L1D WRITE        ACCESS:    1334581 HIT:    1217583 MISS:     116998 MSHR_MERGE:      76971
cpu0->cpu0_L1D TRANSLATION  ACCESS:     490204 HIT:      27196 MISS:     463008 MSHR_MERGE:        319
cpu0->cpu0_L1D PREFETCH REQUESTED:     150080 ISSUED:     149898 USEFUL:      23790 USELESS:      20326
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 66.38 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5496703 HIT:    5495496 MISS:       1207 MSHR_MERGE:        718
cpu0->cpu0_ITLB LOAD         ACCESS:    5496703 HIT:    5495496 MISS:       1207 MSHR_MERGE:        718
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 324.9 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10343367 HIT:    9439720 MISS:     903647 MSHR_MERGE:     178896
cpu0->cpu0_DTLB LOAD         ACCESS:   10343367 HIT:    9439720 MISS:     903647 MSHR_MERGE:     178896
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 47.3 cycles
cpu0->LLC TOTAL        ACCESS:    1024034 HIT:     360699 MISS:     663335 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     554293 HIT:     179331 MISS:     374962 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      11416 HIT:        226 MISS:      11190 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      81803 HIT:      28912 MISS:      52891 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      12952 HIT:      12751 MISS:        201 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     363570 HIT:     139479 MISS:     224091 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.78 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      14091
  ROW_BUFFER_MISS:     649039
  AVG DBUS CONGESTED CYCLE: 5.404
Channel 0 WQ ROW_BUFFER_HIT:       3458
  ROW_BUFFER_MISS:       9156
  FULL:          0
Channel 0 REFRESHES ISSUED:      11335

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       449947        44464        54134        57628
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1245         8210        14356        36585
  STLB miss resolved @ L2C                0         3977        28015        34740        98038
  STLB miss resolved @ LLC                0         3186        20714        49317       115961
  STLB miss resolved @ MEM                0         1327        13563        88429       186728

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                137            9           19           19          269
---------------------------------------------------------------
  STLB miss resolved @ L1D                3            0            0            6          132
  STLB miss resolved @ L2C                2            0            0            1            5
  STLB miss resolved @ LLC               10            0            5            8           72
  STLB miss resolved @ MEM               43            1            9           69          752
[2025-09-17 17:28:32] END   suite=cs trace=classification_phase0_core2 (rc=0)
