initSidebarItems({"mod":[["bcr1","SRAM/NOR-Flash chip-select control register 1"],["bcr2","SRAM/NOR-Flash chip-select control register 2"],["bcr3","SRAM/NOR-Flash chip-select control register 3"],["bcr4","SRAM/NOR-Flash chip-select control register 4"],["btr1","SRAM/NOR-Flash chip-select timing register 1"],["btr2","SRAM/NOR-Flash chip-select timing register 2"],["btr3","SRAM/NOR-Flash chip-select timing register 3"],["btr4","SRAM/NOR-Flash chip-select timing register 4"],["bwtr1","SRAM/NOR-Flash write timing registers 1"],["bwtr2","SRAM/NOR-Flash write timing registers 2"],["bwtr3","SRAM/NOR-Flash write timing registers 3"],["bwtr4","SRAM/NOR-Flash write timing registers 4"],["eccr2","ECC result register 2"],["eccr3","ECC result register 3"],["patt2","Attribute memory space timing register 2"],["patt3","Attribute memory space timing register 3"],["patt4","Attribute memory space timing register 4"],["pcr2","PC Card/NAND Flash control register 2"],["pcr3","PC Card/NAND Flash control register 3"],["pcr4","PC Card/NAND Flash control register 4"],["pio4","I/O space timing register 4"],["pmem2","Common memory space timing register 2"],["pmem3","Common memory space timing register 3"],["pmem4","Common memory space timing register 4"],["sr2","FIFO status and interrupt register 2"],["sr3","FIFO status and interrupt register 3"],["sr4","FIFO status and interrupt register 4"]],"struct":[["BCR1","SRAM/NOR-Flash chip-select control register 1"],["BCR2","SRAM/NOR-Flash chip-select control register 2"],["BCR3","SRAM/NOR-Flash chip-select control register 3"],["BCR4","SRAM/NOR-Flash chip-select control register 4"],["BTR1","SRAM/NOR-Flash chip-select timing register 1"],["BTR2","SRAM/NOR-Flash chip-select timing register 2"],["BTR3","SRAM/NOR-Flash chip-select timing register 3"],["BTR4","SRAM/NOR-Flash chip-select timing register 4"],["BWTR1","SRAM/NOR-Flash write timing registers 1"],["BWTR2","SRAM/NOR-Flash write timing registers 2"],["BWTR3","SRAM/NOR-Flash write timing registers 3"],["BWTR4","SRAM/NOR-Flash write timing registers 4"],["ECCR2","ECC result register 2"],["ECCR3","ECC result register 3"],["PATT2","Attribute memory space timing register 2"],["PATT3","Attribute memory space timing register 3"],["PATT4","Attribute memory space timing register 4"],["PCR2","PC Card/NAND Flash control register 2"],["PCR3","PC Card/NAND Flash control register 3"],["PCR4","PC Card/NAND Flash control register 4"],["PIO4","I/O space timing register 4"],["PMEM2","Common memory space timing register 2"],["PMEM3","Common memory space timing register 3"],["PMEM4","Common memory space timing register 4"],["RegisterBlock","Register block"],["SR2","FIFO status and interrupt register 2"],["SR3","FIFO status and interrupt register 3"],["SR4","FIFO status and interrupt register 4"]]});