TimeQuest Timing Analyzer report for top
Mon Apr 20 11:36:59 2020
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'clk'
 23. Slow 1200mV 0C Model Hold: 'clk'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'clk'
 31. Fast 1200mV 0C Model Hold: 'clk'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C8                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.5%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; SobelFilter.sdc ; OK     ; Mon Apr 20 11:36:49 2020 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 15.000 ; 66.67 MHz ; 0.000 ; 7.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 81.46 MHz ; 81.46 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 2.724 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.442 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 7.044 ; 0.000                             ;
+-------+-------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.724 ; main:main_inst|cur_state[5]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a20~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.232      ; 12.556     ;
; 2.731 ; main:main_inst|cur_state[5]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a30~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.243      ; 12.560     ;
; 2.742 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5  ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_7_stage0_reg[31]                                                                                                                                                     ; clk          ; clk         ; 15.000       ; -0.137     ; 12.122     ;
; 2.746 ; main:main_inst|cur_state[5]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a23~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.240      ; 12.542     ;
; 2.778 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5  ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_3_stage0_reg[31]                                                                                                                                                     ; clk          ; clk         ; 15.000       ; -0.136     ; 12.087     ;
; 2.843 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a13~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.225      ; 12.430     ;
; 2.855 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a20~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.233      ; 12.426     ;
; 2.888 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5  ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_7_stage0_reg[29]                                                                                                                                                     ; clk          ; clk         ; 15.000       ; -0.137     ; 11.976     ;
; 2.896 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a22~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.240      ; 12.392     ;
; 2.898 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a12~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.215      ; 12.365     ;
; 2.901 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a18~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.233      ; 12.380     ;
; 2.902 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a22~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.239      ; 12.385     ;
; 2.912 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5  ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_5_stage0_reg[31]                                                                                                                                                     ; clk          ; clk         ; 15.000       ; -0.125     ; 11.964     ;
; 2.918 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5  ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_7_stage0_reg[30]                                                                                                                                                     ; clk          ; clk         ; 15.000       ; -0.137     ; 11.946     ;
; 2.920 ; main:main_inst|cur_state[7]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a20~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.232      ; 12.360     ;
; 2.923 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a11~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.246      ; 12.371     ;
; 2.927 ; main:main_inst|cur_state[7]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a30~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.243      ; 12.364     ;
; 2.929 ; main:main_inst|cur_state[5]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a11~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.267      ; 12.386     ;
; 2.932 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a20~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.252      ; 12.368     ;
; 2.936 ; main:main_inst|cur_state[4]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a20~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.232      ; 12.344     ;
; 2.942 ; main:main_inst|cur_state[7]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a23~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.240      ; 12.346     ;
; 2.943 ; main:main_inst|cur_state[4]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a30~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.243      ; 12.348     ;
; 2.945 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5  ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_5_stage0_reg[30]                                                                                                                                                     ; clk          ; clk         ; 15.000       ; -0.125     ; 11.931     ;
; 2.946 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a5~porta_address_reg0                                     ; clk          ; clk         ; 15.000       ; 0.208      ; 12.310     ;
; 2.948 ; main:main_inst|cur_state[5]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a4~porta_address_reg0                                                                           ; clk          ; clk         ; 15.000       ; 0.238      ; 12.338     ;
; 2.953 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a8~porta_address_reg0                                     ; clk          ; clk         ; 15.000       ; 0.241      ; 12.336     ;
; 2.958 ; main:main_inst|cur_state[4]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a23~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.240      ; 12.330     ;
; 2.962 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a3~porta_address_reg0                                     ; clk          ; clk         ; 15.000       ; 0.264      ; 12.350     ;
; 2.975 ; main:main_inst|cur_state[5]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a18~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.279      ; 12.352     ;
; 2.980 ; main:main_inst|cur_state[5]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a21~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.218      ; 12.286     ;
; 2.981 ; main:main_inst|cur_state[5]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a14~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.229      ; 12.296     ;
; 2.986 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a16~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.261      ; 12.323     ;
; 3.011 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a15~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.262      ; 12.299     ;
; 3.012 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a16~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.254      ; 12.290     ;
; 3.014 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5  ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_3_stage0_reg[30]                                                                                                                                                     ; clk          ; clk         ; 15.000       ; -0.136     ; 11.851     ;
; 3.015 ; main:main_inst|cur_state[5]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a26~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.261      ; 12.294     ;
; 3.018 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a8~porta_address_reg0                                     ; clk          ; clk         ; 15.000       ; 0.221      ; 12.251     ;
; 3.020 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a13~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.251      ; 12.279     ;
; 3.038 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a30~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.270      ; 12.280     ;
; 3.046 ; main:main_inst|cur_state[8]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a20~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.230      ; 12.232     ;
; 3.048 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[5]~_Duplicate_4  ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_6_stage0_reg[31]                                                                                                                                                     ; clk          ; clk         ; 15.000       ; -0.103     ; 11.850     ;
; 3.053 ; main:main_inst|cur_state[8]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a30~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.241      ; 12.236     ;
; 3.064 ; main:main_inst|cur_state[5]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a16~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.241      ; 12.225     ;
; 3.068 ; main:main_inst|cur_state[8]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a23~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.238      ; 12.218     ;
; 3.072 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a18~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.230      ; 12.206     ;
; 3.076 ; main:main_inst|cur_state[5]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a17~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.273      ; 12.245     ;
; 3.077 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a15~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.247      ; 12.218     ;
; 3.082 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a1~porta_address_reg0                                     ; clk          ; clk         ; 15.000       ; 0.266      ; 12.232     ;
; 3.100 ; main:main_inst|cur_state[5]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a4~porta_datain_reg0                                                                            ; clk          ; clk         ; 15.000       ; 0.245      ; 12.193     ;
; 3.107 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[10]~_Duplicate_5 ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_3_stage0_reg[31]                                                                                                                                                     ; clk          ; clk         ; 15.000       ; -0.145     ; 11.749     ;
; 3.107 ; main:main_inst|cur_state[6]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a20~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.229      ; 12.170     ;
; 3.114 ; main:main_inst|cur_state[6]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a30~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.240      ; 12.174     ;
; 3.125 ; main:main_inst|cur_state[7]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a11~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.267      ; 12.190     ;
; 3.127 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a5~porta_address_reg0                                     ; clk          ; clk         ; 15.000       ; 0.243      ; 12.164     ;
; 3.129 ; main:main_inst|cur_state[6]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a23~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.237      ; 12.156     ;
; 3.130 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[5]~_Duplicate_4  ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_6_stage0_reg[30]                                                                                                                                                     ; clk          ; clk         ; 15.000       ; -0.103     ; 11.768     ;
; 3.131 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5  ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_3_stage0_reg[29]                                                                                                                                                     ; clk          ; clk         ; 15.000       ; -0.136     ; 11.734     ;
; 3.134 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5  ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_7_stage0_reg[28]                                                                                                                                                     ; clk          ; clk         ; 15.000       ; -0.137     ; 11.730     ;
; 3.141 ; main:main_inst|cur_state[4]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a11~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.267      ; 12.174     ;
; 3.144 ; main:main_inst|cur_state[7]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a4~porta_address_reg0                                                                           ; clk          ; clk         ; 15.000       ; 0.238      ; 12.142     ;
; 3.153 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5  ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i4_stage0_reg[31]                                                                                                                                                      ; clk          ; clk         ; 15.000       ; -0.130     ; 11.718     ;
; 3.154 ; main:main_inst|main_while_body48_i_i_indvar1_reg[1]                                       ; main:main_inst|cur_state[0]                                                                                                                                                                                            ; clk          ; clk         ; 15.000       ; -0.053     ; 11.794     ;
; 3.160 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5  ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_3_stage0_reg[28]                                                                                                                                                     ; clk          ; clk         ; 15.000       ; -0.136     ; 11.705     ;
; 3.160 ; main:main_inst|cur_state[4]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a4~porta_address_reg0                                                                           ; clk          ; clk         ; 15.000       ; 0.238      ; 12.126     ;
; 3.168 ; main:main_inst|main_for_body18_i_i_161_i_reg[1]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a13~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.225      ; 12.105     ;
; 3.171 ; main:main_inst|cur_state[7]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a18~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.279      ; 12.156     ;
; 3.172 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[12]~_Duplicate_5 ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i4_stage0_reg[31]                                                                                                                                                      ; clk          ; clk         ; 15.000       ; -0.139     ; 11.690     ;
; 3.176 ; main:main_inst|cur_state[7]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a21~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.218      ; 12.090     ;
; 3.177 ; main:main_inst|cur_state[7]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a14~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.229      ; 12.100     ;
; 3.177 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[10]~_Duplicate_5 ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i4_stage0_reg[31]                                                                                                                                                      ; clk          ; clk         ; 15.000       ; -0.139     ; 11.685     ;
; 3.178 ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_pre_6_reg[11]                                 ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_6_stage0_reg[31]                                                                                                                                                     ; clk          ; clk         ; 15.000       ; -0.114     ; 11.709     ;
; 3.178 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a0~porta_address_reg0                                     ; clk          ; clk         ; 15.000       ; 0.265      ; 12.135     ;
; 3.180 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a29~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.262      ; 12.130     ;
; 3.180 ; main:main_inst|main_for_body18_i_i_161_i_reg[1]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a20~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.233      ; 12.101     ;
; 3.182 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a24~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.263      ; 12.129     ;
; 3.186 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a10~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.261      ; 12.123     ;
; 3.187 ; main:main_inst|cur_state[4]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a18~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.279      ; 12.140     ;
; 3.188 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a10~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.256      ; 12.116     ;
; 3.192 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a14~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.263      ; 12.119     ;
; 3.192 ; main:main_inst|cur_state[4]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a21~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.218      ; 12.074     ;
; 3.193 ; main:main_inst|cur_state[4]                                                               ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a14~porta_address_reg0                                                                          ; clk          ; clk         ; 15.000       ; 0.229      ; 12.084     ;
; 3.194 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a31~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.261      ; 12.115     ;
; 3.194 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[5]~_Duplicate_4  ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_6_stage0_reg[29]                                                                                                                                                     ; clk          ; clk         ; 15.000       ; -0.103     ; 11.704     ;
; 3.199 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                           ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a17~porta_address_reg0                                    ; clk          ; clk         ; 15.000       ; 0.260      ; 12.109     ;
; 3.201 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|altfp_multiplier64_11:main_altfp_multiply_64_0_inst|altfp_multiplier64_altfp_mult_geo:altfp_multiplier64_altfp_mult_geo_component|lpm_mult:man_product2_mult|mult_47t:auto_generated|mac_out8           ; clk          ; clk         ; 15.000       ; -0.266     ; 11.285     ;
; 3.201 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|altfp_multiplier64_11:main_altfp_multiply_64_0_inst|altfp_multiplier64_altfp_mult_geo:altfp_multiplier64_altfp_mult_geo_component|lpm_mult:man_product2_mult|mult_47t:auto_generated|mac_out8~DATAOUT34 ; clk          ; clk         ; 15.000       ; -0.266     ; 11.285     ;
; 3.201 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|altfp_multiplier64_11:main_altfp_multiply_64_0_inst|altfp_multiplier64_altfp_mult_geo:altfp_multiplier64_altfp_mult_geo_component|lpm_mult:man_product2_mult|mult_47t:auto_generated|mac_out8~DATAOUT35 ; clk          ; clk         ; 15.000       ; -0.266     ; 11.285     ;
; 3.201 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|altfp_multiplier64_11:main_altfp_multiply_64_0_inst|altfp_multiplier64_altfp_mult_geo:altfp_multiplier64_altfp_mult_geo_component|lpm_mult:man_product2_mult|mult_47t:auto_generated|mac_out8~DATAOUT1  ; clk          ; clk         ; 15.000       ; -0.266     ; 11.285     ;
; 3.201 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|altfp_multiplier64_11:main_altfp_multiply_64_0_inst|altfp_multiplier64_altfp_mult_geo:altfp_multiplier64_altfp_mult_geo_component|lpm_mult:man_product2_mult|mult_47t:auto_generated|mac_out8~DATAOUT2  ; clk          ; clk         ; 15.000       ; -0.266     ; 11.285     ;
; 3.201 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|altfp_multiplier64_11:main_altfp_multiply_64_0_inst|altfp_multiplier64_altfp_mult_geo:altfp_multiplier64_altfp_mult_geo_component|lpm_mult:man_product2_mult|mult_47t:auto_generated|mac_out8~DATAOUT3  ; clk          ; clk         ; 15.000       ; -0.266     ; 11.285     ;
; 3.201 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|altfp_multiplier64_11:main_altfp_multiply_64_0_inst|altfp_multiplier64_altfp_mult_geo:altfp_multiplier64_altfp_mult_geo_component|lpm_mult:man_product2_mult|mult_47t:auto_generated|mac_out8~DATAOUT4  ; clk          ; clk         ; 15.000       ; -0.266     ; 11.285     ;
; 3.201 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|altfp_multiplier64_11:main_altfp_multiply_64_0_inst|altfp_multiplier64_altfp_mult_geo:altfp_multiplier64_altfp_mult_geo_component|lpm_mult:man_product2_mult|mult_47t:auto_generated|mac_out8~DATAOUT5  ; clk          ; clk         ; 15.000       ; -0.266     ; 11.285     ;
; 3.201 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|altfp_multiplier64_11:main_altfp_multiply_64_0_inst|altfp_multiplier64_altfp_mult_geo:altfp_multiplier64_altfp_mult_geo_component|lpm_mult:man_product2_mult|mult_47t:auto_generated|mac_out8~DATAOUT6  ; clk          ; clk         ; 15.000       ; -0.266     ; 11.285     ;
; 3.201 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|altfp_multiplier64_11:main_altfp_multiply_64_0_inst|altfp_multiplier64_altfp_mult_geo:altfp_multiplier64_altfp_mult_geo_component|lpm_mult:man_product2_mult|mult_47t:auto_generated|mac_out8~DATAOUT7  ; clk          ; clk         ; 15.000       ; -0.266     ; 11.285     ;
; 3.201 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|altfp_multiplier64_11:main_altfp_multiply_64_0_inst|altfp_multiplier64_altfp_mult_geo:altfp_multiplier64_altfp_mult_geo_component|lpm_mult:man_product2_mult|mult_47t:auto_generated|mac_out8~DATAOUT8  ; clk          ; clk         ; 15.000       ; -0.266     ; 11.285     ;
; 3.201 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|altfp_multiplier64_11:main_altfp_multiply_64_0_inst|altfp_multiplier64_altfp_mult_geo:altfp_multiplier64_altfp_mult_geo_component|lpm_mult:man_product2_mult|mult_47t:auto_generated|mac_out8~DATAOUT9  ; clk          ; clk         ; 15.000       ; -0.266     ; 11.285     ;
; 3.201 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|altfp_multiplier64_11:main_altfp_multiply_64_0_inst|altfp_multiplier64_altfp_mult_geo:altfp_multiplier64_altfp_mult_geo_component|lpm_mult:man_product2_mult|mult_47t:auto_generated|mac_out8~DATAOUT10 ; clk          ; clk         ; 15.000       ; -0.266     ; 11.285     ;
; 3.201 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|altfp_multiplier64_11:main_altfp_multiply_64_0_inst|altfp_multiplier64_altfp_mult_geo:altfp_multiplier64_altfp_mult_geo_component|lpm_mult:man_product2_mult|mult_47t:auto_generated|mac_out8~DATAOUT11 ; clk          ; clk         ; 15.000       ; -0.266     ; 11.285     ;
; 3.201 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|altfp_multiplier64_11:main_altfp_multiply_64_0_inst|altfp_multiplier64_altfp_mult_geo:altfp_multiplier64_altfp_mult_geo_component|lpm_mult:man_product2_mult|mult_47t:auto_generated|mac_out8~DATAOUT12 ; clk          ; clk         ; 15.000       ; -0.266     ; 11.285     ;
; 3.201 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|altfp_multiplier64_11:main_altfp_multiply_64_0_inst|altfp_multiplier64_altfp_mult_geo:altfp_multiplier64_altfp_mult_geo_component|lpm_mult:man_product2_mult|mult_47t:auto_generated|mac_out8~DATAOUT13 ; clk          ; clk         ; 15.000       ; -0.266     ; 11.285     ;
+-------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.442 ; main:main_inst|cur_state[6]                                                               ; main:main_inst|cur_state[6]                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; main:main_inst|cur_state[4]                                                               ; main:main_inst|cur_state[4]                                                               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[24]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[24]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[28]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[28]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[10]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[10]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[11]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[11]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[12]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[12]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[13]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[13]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[29]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[29]              ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[30]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[30]              ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[27]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[27]              ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[26]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[26]              ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[28]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[28]              ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[24]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[24]              ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[23]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[23]              ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[25]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[25]              ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[6]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[6]               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[5]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[5]               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[4]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[4]               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[3]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[3]               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[2]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[2]               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[0]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[0]               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[1]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[1]               ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[31]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[31]              ; clk          ; clk         ; 0.000        ; 0.092      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[4]~_Duplicate_5  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[4]~_Duplicate_5  ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; main:main_inst|finish                                                                     ; main:main_inst|finish                                                                     ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|cur_state[0]                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; main:main_inst|cur_state[3]                                                               ; main:main_inst|cur_state[3]                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; main:main_inst|cur_state[2]                                                               ; main:main_inst|cur_state[2]                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; main:main_inst|cur_state[1]                                                               ; main:main_inst|cur_state[1]                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; main:main_inst|main_while_body48_i_i_r_0254_i_i_reg[21]                                   ; main:main_inst|main_while_body48_i_i_r_0254_i_i_reg[21]                                   ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; main:main_inst|main_while_body48_i_i_ix1_3259_i_i_reg[1]                                  ; main:main_inst|main_while_body48_i_i_ix1_3259_i_i_reg[1]                                  ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; main:main_inst|main_if_end39_i_i_ix1_2_i_i_reg[0]                                         ; main:main_inst|main_if_end39_i_i_ix1_2_i_i_reg[0]                                         ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; main:main_inst|main_if_end39_i_i_ix0_3_i_i_reg[20]                                        ; main:main_inst|main_if_end39_i_i_ix0_3_i_i_reg[20]                                        ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; main:main_inst|main_if_end39_i_i_ix0_3_i_i_reg[21]                                        ; main:main_inst|main_if_end39_i_i_ix0_3_i_i_reg[21]                                        ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[18]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[18]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[19]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[19]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[20]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[20]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[21]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[21]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[22]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[22]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[23]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[23]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[24]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[24]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[25]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[25]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[26]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[26]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[27]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[27]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[28]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[28]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[29]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[29]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[30]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[30]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[31]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[31]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[18]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[18]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[19]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[19]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[20]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[20]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[21]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[21]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[22]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[22]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[23]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[23]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[25]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[25]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[26]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[26]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[27]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[27]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[29]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[29]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[30]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[30]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[31]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[31]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[5]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[5]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[9]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[9]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[10]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[10]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[12]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[12]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[13]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[13]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[14]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[14]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[15]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[15]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[16]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[16]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[17]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[17]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5  ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[2]~_Duplicate_5  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[2]~_Duplicate_5  ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[5]~_Duplicate_5  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[5]~_Duplicate_5  ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[6]~_Duplicate_5  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[6]~_Duplicate_5  ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[16]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[16]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[22]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[22]              ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[20]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[20]              ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[19]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[19]              ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[18]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[18]              ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[17]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[17]              ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[16]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[16]              ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[15]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[15]              ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[14]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[14]              ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[13]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[13]              ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[12]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[12]              ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[11]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[11]              ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[10]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[10]              ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[9]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[9]               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[8]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[8]               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[7]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[7]               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[21]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[21]              ; clk          ; clk         ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; itConv_inst_finish_reg                                                                    ; itConv_inst_finish_reg                                                                    ; clk          ; clk         ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; itConv:itConv_inst|finish                                                                 ; itConv:itConv_inst|finish                                                                 ; clk          ; clk         ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; main:main_inst|main_if_end87_i_i_ix1_5_i_i_reg[0]                                         ; main:main_inst|main_if_end87_i_i_ix1_5_i_i_reg[0]                                         ; clk          ; clk         ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; itConv:itConv_inst|cur_state.LEGUP_0                                                      ; itConv:itConv_inst|cur_state.LEGUP_0                                                      ; clk          ; clk         ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; main:main_inst|main_for_end_i_i_ix0_1_lcssa_i_i_reg[0]                                    ; main:main_inst|main_for_end_i_i_ix0_1_lcssa_i_i_reg[0]                                    ; clk          ; clk         ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; main:main_inst|main_for_cond_preheader_i_i_m_0_lcssa_i_i_reg[0]                           ; main:main_inst|main_for_cond_preheader_i_i_m_0_lcssa_i_i_reg[0]                           ; clk          ; clk         ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; main:main_inst|main_for_body_i_i4_ix0_1262_i_i_reg[0]                                     ; main:main_inst|main_for_body_i_i4_ix0_1262_i_i_reg[0]                                     ; clk          ; clk         ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[0]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[0]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[1]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[1]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.090      ; 0.746      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 85.31 MHz ; 85.31 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 3.278 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.391 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 7.035 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.278 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a20~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.200      ; 11.961     ;
; 3.284 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a30~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.210      ; 11.965     ;
; 3.300 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a23~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.207      ; 11.946     ;
; 3.446 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a20~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.200      ; 11.793     ;
; 3.452 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a30~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.210      ; 11.797     ;
; 3.468 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a23~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.207      ; 11.778     ;
; 3.478 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a4~porta_address_reg0                                        ; clk          ; clk         ; 15.000       ; 0.209      ; 11.770     ;
; 3.485 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a14~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.197      ; 11.751     ;
; 3.485 ; main:main_inst|cur_state[4]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a20~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.200      ; 11.754     ;
; 3.486 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a11~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.230      ; 11.783     ;
; 3.491 ; main:main_inst|cur_state[4]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a30~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.210      ; 11.758     ;
; 3.507 ; main:main_inst|cur_state[4]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a23~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.207      ; 11.739     ;
; 3.510 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a21~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.187      ; 11.716     ;
; 3.517 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a18~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.243      ; 11.765     ;
; 3.554 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a17~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.237      ; 11.722     ;
; 3.561 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a26~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.225      ; 11.703     ;
; 3.566 ; main:main_inst|cur_state[6]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a20~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.197      ; 11.670     ;
; 3.572 ; main:main_inst|cur_state[8]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a20~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.198      ; 11.665     ;
; 3.572 ; main:main_inst|cur_state[6]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a30~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.207      ; 11.674     ;
; 3.578 ; main:main_inst|cur_state[8]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a30~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.208      ; 11.669     ;
; 3.588 ; main:main_inst|cur_state[6]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a23~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.204      ; 11.655     ;
; 3.594 ; main:main_inst|cur_state[8]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a23~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.205      ; 11.650     ;
; 3.608 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a16~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.204      ; 11.635     ;
; 3.622 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a4~porta_datain_reg0                                         ; clk          ; clk         ; 15.000       ; 0.214      ; 11.631     ;
; 3.624 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5 ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_7_stage0_reg[31]                                                                                                                  ; clk          ; clk         ; 15.000       ; -0.123     ; 11.255     ;
; 3.646 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a4~porta_address_reg0                                        ; clk          ; clk         ; 15.000       ; 0.209      ; 11.602     ;
; 3.654 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a11~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.230      ; 11.615     ;
; 3.670 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a14~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.197      ; 11.566     ;
; 3.678 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a21~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.187      ; 11.548     ;
; 3.685 ; main:main_inst|cur_state[4]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a4~porta_address_reg0                                        ; clk          ; clk         ; 15.000       ; 0.209      ; 11.563     ;
; 3.685 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a18~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.243      ; 11.597     ;
; 3.691 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.202      ; 11.550     ;
; 3.691 ; main:main_inst|cur_state[4]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a14~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.197      ; 11.545     ;
; 3.693 ; main:main_inst|cur_state[4]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a11~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.230      ; 11.576     ;
; 3.694 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.193      ; 11.538     ;
; 3.704 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5 ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_3_stage0_reg[31]                                                                                                                  ; clk          ; clk         ; 15.000       ; -0.122     ; 11.176     ;
; 3.717 ; main:main_inst|cur_state[4]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a21~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.187      ; 11.509     ;
; 3.722 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a17~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.237      ; 11.554     ;
; 3.724 ; main:main_inst|cur_state[4]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a18~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.243      ; 11.558     ;
; 3.729 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a26~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.225      ; 11.535     ;
; 3.740 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.207      ; 11.506     ;
; 3.745 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.206      ; 11.500     ;
; 3.747 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.183      ; 11.475     ;
; 3.748 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5 ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_5_stage0_reg[31]                                                                                                                  ; clk          ; clk         ; 15.000       ; -0.110     ; 11.144     ;
; 3.750 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5 ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_7_stage0_reg[29]                                                                                                                  ; clk          ; clk         ; 15.000       ; -0.123     ; 11.129     ;
; 3.766 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a19~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.246      ; 11.519     ;
; 3.766 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.215      ; 11.488     ;
; 3.766 ; main:main_inst|cur_state[6]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a4~porta_address_reg0                                        ; clk          ; clk         ; 15.000       ; 0.206      ; 11.479     ;
; 3.768 ; main:main_inst|cur_state[4]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a26~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.225      ; 11.496     ;
; 3.771 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.203      ; 11.471     ;
; 3.772 ; main:main_inst|cur_state[8]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a4~porta_address_reg0                                        ; clk          ; clk         ; 15.000       ; 0.207      ; 11.474     ;
; 3.774 ; main:main_inst|cur_state[6]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a11~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.227      ; 11.492     ;
; 3.776 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a16~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.204      ; 11.467     ;
; 3.780 ; main:main_inst|cur_state[8]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a11~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.228      ; 11.487     ;
; 3.788 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.220      ; 11.471     ;
; 3.789 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5 ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_7_stage0_reg[30]                                                                                                                  ; clk          ; clk         ; 15.000       ; -0.123     ; 11.090     ;
; 3.796 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.175      ; 11.418     ;
; 3.798 ; main:main_inst|cur_state[6]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a21~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.184      ; 11.425     ;
; 3.804 ; main:main_inst|cur_state[8]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a21~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.185      ; 11.420     ;
; 3.805 ; main:main_inst|cur_state[6]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a18~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.240      ; 11.474     ;
; 3.807 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a4~porta_datain_reg0                                         ; clk          ; clk         ; 15.000       ; 0.214      ; 11.446     ;
; 3.811 ; main:main_inst|cur_state[8]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a18~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.241      ; 11.469     ;
; 3.812 ; main:main_inst|main_while_body48_i_i_indvar1_reg[1]                                      ; main:main_inst|cur_state[0]                                                                                                                                                         ; clk          ; clk         ; 15.000       ; -0.043     ; 11.147     ;
; 3.815 ; main:main_inst|cur_state[4]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a16~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.204      ; 11.428     ;
; 3.821 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.234      ; 11.452     ;
; 3.823 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.208      ; 11.424     ;
; 3.826 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a10~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.204      ; 11.417     ;
; 3.828 ; main:main_inst|cur_state[4]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a4~porta_datain_reg0                                         ; clk          ; clk         ; 15.000       ; 0.214      ; 11.425     ;
; 3.830 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a15~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.240      ; 11.449     ;
; 3.835 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a22~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.199      ; 11.403     ;
; 3.840 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a12~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.180      ; 11.379     ;
; 3.840 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.229      ; 11.428     ;
; 3.842 ; main:main_inst|cur_state[6]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a17~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.234      ; 11.431     ;
; 3.848 ; main:main_inst|cur_state[8]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a17~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.235      ; 11.426     ;
; 3.849 ; main:main_inst|cur_state[6]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a26~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.222      ; 11.412     ;
; 3.850 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.190      ; 11.379     ;
; 3.855 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.223      ; 11.407     ;
; 3.855 ; main:main_inst|cur_state[8]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a26~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.223      ; 11.407     ;
; 3.856 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.229      ; 11.412     ;
; 3.859 ; main:main_inst|cur_state[8]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a14~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.195      ; 11.375     ;
; 3.860 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5 ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_5_stage0_reg[30]                                                                                                                  ; clk          ; clk         ; 15.000       ; -0.110     ; 11.032     ;
; 3.861 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a13~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.236      ; 11.414     ;
; 3.864 ; main:main_inst|cur_state[3]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a20~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.200      ; 11.375     ;
; 3.870 ; main:main_inst|cur_state[3]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a30~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.210      ; 11.379     ;
; 3.880 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a25~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.180      ; 11.339     ;
; 3.881 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a5~porta_address_reg0                                        ; clk          ; clk         ; 15.000       ; 0.214      ; 11.372     ;
; 3.883 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.218      ; 11.374     ;
; 3.886 ; main:main_inst|cur_state[3]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a23~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.207      ; 11.360     ;
; 3.892 ; main:main_inst|cur_state[1]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a20~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.203      ; 11.350     ;
; 3.896 ; main:main_inst|cur_state[6]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a16~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.201      ; 11.344     ;
; 3.898 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a30~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.238      ; 11.379     ;
; 3.898 ; main:main_inst|cur_state[1]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a30~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.213      ; 11.354     ;
; 3.902 ; main:main_inst|cur_state[8]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a16~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.202      ; 11.339     ;
; 3.902 ; main:main_inst|main_while_body48_i_i_indvar1_reg[0]                                      ; main:main_inst|cur_state[0]                                                                                                                                                         ; clk          ; clk         ; 15.000       ; -0.043     ; 11.057     ;
; 3.904 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.196      ; 11.331     ;
; 3.911 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.215      ; 11.343     ;
; 3.914 ; main:main_inst|cur_state[1]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a23~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.210      ; 11.335     ;
; 3.918 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[5]~_Duplicate_4 ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_6_stage0_reg[31]                                                                                                                  ; clk          ; clk         ; 15.000       ; -0.092     ; 10.992     ;
; 3.921 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a28~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.246      ; 11.364     ;
; 3.922 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a6~porta_address_reg0                                        ; clk          ; clk         ; 15.000       ; 0.209      ; 11.326     ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; main:main_inst|finish                                                                     ; main:main_inst|finish                                                                     ; clk          ; clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|cur_state[0]                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; main:main_inst|cur_state[6]                                                               ; main:main_inst|cur_state[6]                                                               ; clk          ; clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[20]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[20]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[22]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[22]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[23]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[23]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[30]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[30]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[31]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[31]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[16]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[16]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.083      ; 0.669      ;
; 0.392 ; itConv_inst_finish_reg                                                                    ; itConv_inst_finish_reg                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; itConv:itConv_inst|finish                                                                 ; itConv:itConv_inst|finish                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; itConv:itConv_inst|cur_state.LEGUP_0                                                      ; itConv:itConv_inst|cur_state.LEGUP_0                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; main:main_inst|cur_state[3]                                                               ; main:main_inst|cur_state[3]                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; main:main_inst|cur_state[2]                                                               ; main:main_inst|cur_state[2]                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; main:main_inst|cur_state[4]                                                               ; main:main_inst|cur_state[4]                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; main:main_inst|cur_state[1]                                                               ; main:main_inst|cur_state[1]                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; main:main_inst|main_for_end_i_i_ix0_1_lcssa_i_i_reg[0]                                    ; main:main_inst|main_for_end_i_i_ix0_1_lcssa_i_i_reg[0]                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; main:main_inst|main_for_cond_preheader_i_i_m_0_lcssa_i_i_reg[0]                           ; main:main_inst|main_for_cond_preheader_i_i_m_0_lcssa_i_i_reg[0]                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; main:main_inst|main_for_body_i_i4_ix0_1262_i_i_reg[0]                                     ; main:main_inst|main_for_body_i_i4_ix0_1262_i_i_reg[0]                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[19]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[19]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[21]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[21]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[24]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[24]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[26]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[26]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[28]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[28]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[29]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[29]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[31]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[31]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[18]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[18]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[19]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[19]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[21]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[21]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[24]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[24]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[25]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[25]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[26]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[26]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[27]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[27]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[28]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[28]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[29]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[29]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[0]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[0]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[1]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[1]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[3]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[3]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[4]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[4]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[6]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[6]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[8]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[8]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[17]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[17]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[2]~_Duplicate_5  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[2]~_Duplicate_5  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[5]~_Duplicate_5  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[5]~_Duplicate_5  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[6]~_Duplicate_5  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[6]~_Duplicate_5  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[10]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[10]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[11]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[11]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[12]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[12]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[13]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[13]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[29]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[29]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[30]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[30]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[27]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[27]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[26]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[26]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[28]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[28]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[24]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[24]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[23]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[23]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[25]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[25]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[6]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[6]               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[5]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[5]               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[4]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[4]               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[3]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[3]               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[2]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[2]               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[0]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[0]               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[1]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[1]               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[31]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[31]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[22]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[22]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[20]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[20]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[19]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[19]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[18]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[18]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[17]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[17]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[16]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[16]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[15]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[15]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[14]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[14]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[13]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[13]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[12]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[12]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[11]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[11]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[10]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[10]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[9]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[9]               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[8]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[8]               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[7]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[7]               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[21]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[21]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; main:main_inst|main_if_end87_i_i_ix1_5_i_i_reg[0]                                         ; main:main_inst|main_if_end87_i_i_ix1_5_i_i_reg[0]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[4]~_Duplicate_5  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[4]~_Duplicate_5  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; main:main_inst|main_while_body48_i_i_r_0254_i_i_reg[21]                                   ; main:main_inst|main_while_body48_i_i_r_0254_i_i_reg[21]                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; main:main_inst|main_while_body48_i_i_ix1_3259_i_i_reg[1]                                  ; main:main_inst|main_while_body48_i_i_ix1_3259_i_i_reg[1]                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; main:main_inst|main_if_end39_i_i_ix1_2_i_i_reg[0]                                         ; main:main_inst|main_if_end39_i_i_ix1_2_i_i_reg[0]                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; main:main_inst|main_if_end39_i_i_ix0_3_i_i_reg[20]                                        ; main:main_inst|main_if_end39_i_i_ix0_3_i_i_reg[20]                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; main:main_inst|main_if_end39_i_i_ix0_3_i_i_reg[21]                                        ; main:main_inst|main_if_end39_i_i_ix0_3_i_i_reg[21]                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[18]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[18]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[20]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[20]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[22]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[22]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[23]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[23]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[25]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[25]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[27]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[27]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[30]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[30]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[5]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[5]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[9]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[9]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[10]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[10]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[12]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[12]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 9.347 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.180 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 7.229 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.347 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a20~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.076      ; 5.738      ;
; 9.348 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a23~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.083      ; 5.744      ;
; 9.350 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a30~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.085      ; 5.744      ;
; 9.360 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.062      ; 5.711      ;
; 9.392 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.086      ; 5.703      ;
; 9.392 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.077      ; 5.694      ;
; 9.400 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.092      ; 5.701      ;
; 9.425 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.082      ; 5.666      ;
; 9.429 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.074      ; 5.654      ;
; 9.433 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.056      ; 5.632      ;
; 9.437 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.101      ; 5.673      ;
; 9.441 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.049      ; 5.617      ;
; 9.447 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.076      ; 5.638      ;
; 9.451 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a22~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.079      ; 5.637      ;
; 9.455 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.100      ; 5.654      ;
; 9.458 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a20~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.076      ; 5.627      ;
; 9.459 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a23~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.083      ; 5.633      ;
; 9.461 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a30~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.085      ; 5.633      ;
; 9.470 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a30~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.105      ; 5.644      ;
; 9.473 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.088      ; 5.624      ;
; 9.475 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.101      ; 5.635      ;
; 9.475 ; main:main_inst|cur_state[6]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a20~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.075      ; 5.609      ;
; 9.476 ; main:main_inst|cur_state[6]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a23~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.082      ; 5.615      ;
; 9.477 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.070      ; 5.602      ;
; 9.478 ; main:main_inst|cur_state[6]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a30~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.084      ; 5.615      ;
; 9.480 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.063      ; 5.592      ;
; 9.488 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a17~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.100      ; 5.621      ;
; 9.490 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a1~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.102      ; 5.621      ;
; 9.492 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.095      ; 5.612      ;
; 9.492 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.082      ; 5.599      ;
; 9.493 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a18~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.106      ; 5.622      ;
; 9.503 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a11~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.095      ; 5.601      ;
; 9.513 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a4~porta_address_reg0                                        ; clk          ; clk         ; 15.000       ; 0.085      ; 5.581      ;
; 9.514 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.101      ; 5.596      ;
; 9.520 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a26~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.090      ; 5.579      ;
; 9.522 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a21~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.062      ; 5.549      ;
; 9.522 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a10~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.096      ; 5.583      ;
; 9.532 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a15~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.092      ; 5.569      ;
; 9.534 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.099      ; 5.574      ;
; 9.535 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a17~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.100      ; 5.574      ;
; 9.536 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a16~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.070      ; 5.543      ;
; 9.539 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a26~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.098      ; 5.568      ;
; 9.540 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a14~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.071      ; 5.540      ;
; 9.553 ; main:main_inst|cur_state[8]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a20~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.075      ; 5.531      ;
; 9.554 ; main:main_inst|cur_state[8]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a23~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.082      ; 5.537      ;
; 9.556 ; main:main_inst|cur_state[8]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a30~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.084      ; 5.537      ;
; 9.558 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.090      ; 5.541      ;
; 9.563 ; main:main_inst|main_for_body18_i_i_161_i_reg[1]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.062      ; 5.508      ;
; 9.565 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.093      ; 5.537      ;
; 9.568 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.096      ; 5.537      ;
; 9.571 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.091      ; 5.529      ;
; 9.572 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a29~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.109      ; 5.546      ;
; 9.573 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a31~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.109      ; 5.545      ;
; 9.574 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a19~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.109      ; 5.544      ;
; 9.575 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a30~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.091      ; 5.525      ;
; 9.576 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a24~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.110      ; 5.543      ;
; 9.576 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.103      ; 5.536      ;
; 9.581 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5 ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_7_stage0_reg[31]                                                                                                                  ; clk          ; clk         ; 15.000       ; -0.075     ; 5.331      ;
; 9.584 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a14~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.110      ; 5.535      ;
; 9.585 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5 ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_3_stage0_reg[31]                                                                                                                  ; clk          ; clk         ; 15.000       ; -0.072     ; 5.330      ;
; 9.590 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a4~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.097      ; 5.516      ;
; 9.595 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a3~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.110      ; 5.524      ;
; 9.595 ; main:main_inst|main_for_body18_i_i_161_i_reg[1]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.086      ; 5.500      ;
; 9.595 ; main:main_inst|main_for_body18_i_i_161_i_reg[1]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.077      ; 5.491      ;
; 9.596 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.087      ; 5.500      ;
; 9.598 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a2~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.114      ; 5.525      ;
; 9.599 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5 ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_5_stage0_reg[31]                                                                                                                  ; clk          ; clk         ; 15.000       ; -0.061     ; 5.327      ;
; 9.599 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a17~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.100      ; 5.510      ;
; 9.603 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5 ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_5_stage0_reg[30]                                                                                                                  ; clk          ; clk         ; 15.000       ; -0.061     ; 5.323      ;
; 9.603 ; main:main_inst|main_for_body18_i_i_161_i_reg[1]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.092      ; 5.498      ;
; 9.604 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a18~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.106      ; 5.511      ;
; 9.609 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a6~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.130      ; 5.530      ;
; 9.610 ; main:main_inst|main_for_body18_i_i_161_i_reg[7]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.062      ; 5.461      ;
; 9.611 ; main:main_inst|cur_state[5]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a15~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.106      ; 5.504      ;
; 9.612 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a28~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.131      ; 5.528      ;
; 9.614 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a11~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.095      ; 5.490      ;
; 9.616 ; main:main_inst|cur_state[6]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a17~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.099      ; 5.492      ;
; 9.621 ; main:main_inst|cur_state[6]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a18~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.105      ; 5.493      ;
; 9.624 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a19~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.101      ; 5.486      ;
; 9.624 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a4~porta_address_reg0                                        ; clk          ; clk         ; 15.000       ; 0.085      ; 5.470      ;
; 9.628 ; main:main_inst|main_for_body18_i_i_161_i_reg[1]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a8~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.082      ; 5.463      ;
; 9.629 ; main:main_inst|cur_state[4]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a20~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.077      ; 5.457      ;
; 9.630 ; main:main_inst|cur_state[4]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a23~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.084      ; 5.463      ;
; 9.631 ; main:main_inst|cur_state[6]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a11~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.094      ; 5.472      ;
; 9.631 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a26~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.090      ; 5.468      ;
; 9.632 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5 ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_7_stage0_reg[30]                                                                                                                  ; clk          ; clk         ; 15.000       ; -0.075     ; 5.280      ;
; 9.632 ; main:main_inst|main_for_body18_i_i_161_i_reg[1]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a20~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.074      ; 5.451      ;
; 9.632 ; main:main_inst|cur_state[4]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a30~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.086      ; 5.463      ;
; 9.633 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a21~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.062      ; 5.438      ;
; 9.636 ; main:main_inst|main_for_body18_i_i_161_i_reg[1]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a12~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.056      ; 5.429      ;
; 9.640 ; main:main_inst|main_for_body18_i_i_161_i_reg[1]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a16~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.101      ; 5.470      ;
; 9.641 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a27~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.131      ; 5.499      ;
; 9.641 ; main:main_inst|cur_state[6]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a4~porta_address_reg0                                        ; clk          ; clk         ; 15.000       ; 0.084      ; 5.452      ;
; 9.642 ; main:main_inst|main_for_body18_i_i_161_i_reg[7]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.086      ; 5.453      ;
; 9.642 ; main:main_inst|main_for_body18_i_i_161_i_reg[7]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a18~porta_address_reg0 ; clk          ; clk         ; 15.000       ; 0.077      ; 5.444      ;
; 9.644 ; main:main_inst|main_for_body18_i_i_161_i_reg[1]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_v_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a5~porta_address_reg0  ; clk          ; clk         ; 15.000       ; 0.049      ; 5.414      ;
; 9.645 ; main:main_inst|main_for_body18_i_i_161_i_reg[3]                                          ; memory_controller_1:memory_controller_1_inst|ram_dual_port:main_entry_sobel_h_res_i|altsyncram:altsyncram_component|altsyncram_7ef2:auto_generated|ram_block1a10~porta_we_reg       ; clk          ; clk         ; 15.000       ; 0.101      ; 5.465      ;
; 9.647 ; main:main_inst|cur_state[7]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a16~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.070      ; 5.432      ;
; 9.648 ; main:main_inst|cur_state[6]                                                              ; ram_single_port_intel:main_entry_vla59_i_inst|altsyncram:altsyncram_component|altsyncram_a0i1:auto_generated|ram_block1a26~porta_address_reg0                                       ; clk          ; clk         ; 15.000       ; 0.089      ; 5.450      ;
; 9.649 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5 ; itConv:itConv_inst|itConv_makeOpMemCPU_exit_mul_i_7_stage0_reg[29]                                                                                                                  ; clk          ; clk         ; 15.000       ; -0.075     ; 5.263      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[29]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[29]              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[27]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[27]              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[26]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[26]              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[28]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[28]              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[24]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[24]              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[23]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[23]              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[25]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[25]              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[31]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[31]              ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[4]~_Duplicate_5  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[4]~_Duplicate_5  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; main:main_inst|finish                                                                     ; main:main_inst|finish                                                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; main:main_inst|cur_state[0]                                                               ; main:main_inst|cur_state[0]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; main:main_inst|cur_state[6]                                                               ; main:main_inst|cur_state[6]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; main:main_inst|cur_state[3]                                                               ; main:main_inst|cur_state[3]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; main:main_inst|cur_state[2]                                                               ; main:main_inst|cur_state[2]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; main:main_inst|cur_state[4]                                                               ; main:main_inst|cur_state[4]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; main:main_inst|cur_state[1]                                                               ; main:main_inst|cur_state[1]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; main:main_inst|main_for_end_i_i_ix0_1_lcssa_i_i_reg[0]                                    ; main:main_inst|main_for_end_i_i_ix0_1_lcssa_i_i_reg[0]                                    ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; main:main_inst|main_while_body48_i_i_r_0254_i_i_reg[21]                                   ; main:main_inst|main_while_body48_i_i_r_0254_i_i_reg[21]                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; main:main_inst|main_while_body48_i_i_ix1_3259_i_i_reg[1]                                  ; main:main_inst|main_while_body48_i_i_ix1_3259_i_i_reg[1]                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; main:main_inst|main_for_cond_preheader_i_i_m_0_lcssa_i_i_reg[0]                           ; main:main_inst|main_for_cond_preheader_i_i_m_0_lcssa_i_i_reg[0]                           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; main:main_inst|main_for_body_i_i4_ix0_1262_i_i_reg[0]                                     ; main:main_inst|main_for_body_i_i4_ix0_1262_i_i_reg[0]                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; main:main_inst|main_if_end39_i_i_ix1_2_i_i_reg[0]                                         ; main:main_inst|main_if_end39_i_i_ix1_2_i_i_reg[0]                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; main:main_inst|main_if_end39_i_i_ix0_3_i_i_reg[20]                                        ; main:main_inst|main_if_end39_i_i_ix0_3_i_i_reg[20]                                        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; main:main_inst|main_if_end39_i_i_ix0_3_i_i_reg[21]                                        ; main:main_inst|main_if_end39_i_i_ix0_3_i_i_reg[21]                                        ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[18]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[18]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[20]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[20]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[22]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[22]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[30]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[30]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[18]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[18]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[19]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[19]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[20]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[20]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[21]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[21]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[22]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[22]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[23]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[23]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[24]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[24]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[25]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[25]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[26]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[26]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[27]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[27]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[28]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[28]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[29]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[29]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[30]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[30]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[31]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[31]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[13]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[13]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[14]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[14]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[15]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[15]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[16]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[16]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[0]~_Duplicate_5  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[2]~_Duplicate_5  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[2]~_Duplicate_5  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[5]~_Duplicate_5  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[5]~_Duplicate_5  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[6]~_Duplicate_5  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[6]~_Duplicate_5  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[10]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[10]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[11]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[11]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[12]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[12]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[13]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[13]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[16]~_Duplicate_5 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_a[16]~_Duplicate_5 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[30]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[30]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[6]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[6]               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[5]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[5]               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[4]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[4]               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[3]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[3]               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[2]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[2]               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[0]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[0]               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[1]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[1]               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[22]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[22]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[20]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[20]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[19]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[19]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[18]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[18]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[17]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[17]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[16]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[16]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[15]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[15]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[14]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[14]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[13]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[13]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[12]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[12]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[11]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[11]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[10]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[10]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[9]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[9]               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[8]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[8]               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[7]               ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[7]               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[21]              ; memory_controller_1:memory_controller_1_inst|memory_controller_out_reg_a[21]              ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; itConv_inst_finish_reg                                                                    ; itConv_inst_finish_reg                                                                    ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; itConv:itConv_inst|finish                                                                 ; itConv:itConv_inst|finish                                                                 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; itConv:itConv_inst|cur_state.LEGUP_0                                                      ; itConv:itConv_inst|cur_state.LEGUP_0                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[19]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[19]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[21]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[21]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[23]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[23]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[24]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[24]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[25]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[25]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[26]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[26]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[27]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[27]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[28]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[28]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[29]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[29]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[31]~_Duplicate_4 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[31]~_Duplicate_4 ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[0]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[0]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[1]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[1]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[3]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[3]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[4]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[4]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[5]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[5]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[6]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[6]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[8]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[8]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[9]~_Duplicate_4  ; memory_controller_0:memory_controller_0_inst|memory_controller_out_reg_b[9]~_Duplicate_4  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 2.724 ; 0.180 ; N/A      ; N/A     ; 7.035               ;
;  clk             ; 2.724 ; 0.180 ; N/A      ; N/A     ; 7.035               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2679282  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2679282  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 49    ; 49   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; finish      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; finish      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Apr 20 11:36:44 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'SobelFilter.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.724
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.724               0.000 clk 
Info (332146): Worst-case hold slack is 0.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.442               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.044
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.044               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.278               0.000 clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.391               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.035               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.347
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.347               0.000 clk 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.229
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.229               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4942 megabytes
    Info: Processing ended: Mon Apr 20 11:36:59 2020
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:16


