

================================================================
== Vivado HLS Report for 'combinar'
================================================================
* Date:           Mon Jul 20 13:08:27 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        binarycam
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          2|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%end_0_2_i = alloca i1"   --->   Operation 6 'alloca' 'end_0_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%end_1_2_i = alloca i1"   --->   Operation 7 'alloca' 'end_1_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i11* %result_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecInterface(i11* @in1b_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecInterface(i11* @in2b_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "store i1 false, i1* %end_1_2_i" [binarycam/cam.cpp:91]   --->   Operation 11 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "store i1 false, i1* %end_0_2_i" [binarycam/cam.cpp:91]   --->   Operation 12 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br label %hls_label_3_begin" [binarycam/cam.cpp:91]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.51>
ST_2 : Operation 14 [1/1] (3.63ns)   --->   "%in1b_V_V_read = call { i1, i11 } @_ssdm_op_NbRead.ap_fifo.volatile.i11P(i11* @in1b_V_V)" [binarycam/cam.cpp:93]   --->   Operation 14 'nbread' 'in1b_V_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_n = extractvalue { i1, i11 } %in1b_V_V_read, 0" [binarycam/cam.cpp:93]   --->   Operation 15 'extractvalue' 'empty_n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_V = extractvalue { i1, i11 } %in1b_V_V_read, 1" [binarycam/cam.cpp:93]   --->   Operation 16 'extractvalue' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (3.63ns)   --->   "%in2b_V_V_read = call { i1, i11 } @_ssdm_op_NbRead.ap_fifo.volatile.i11P(i11* @in2b_V_V)" [binarycam/cam.cpp:94]   --->   Operation 17 'nbread' 'in2b_V_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_n_1 = extractvalue { i1, i11 } %in2b_V_V_read, 0" [binarycam/cam.cpp:94]   --->   Operation 18 'extractvalue' 'empty_n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_V_2 = extractvalue { i1, i11 } %in2b_V_V_read, 1" [binarycam/cam.cpp:94]   --->   Operation 19 'extractvalue' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %empty_n, label %0, label %.critedge._crit_edge.i" [binarycam/cam.cpp:96]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.88ns)   --->   "%icmp_ln879 = icmp eq i11 %tmp_V, -1023" [binarycam/cam.cpp:97]   --->   Operation 21 'icmp' 'icmp_ln879' <Predicate = (empty_n)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %..critedge._crit_edge.i_crit_edge, label %1" [binarycam/cam.cpp:97]   --->   Operation 22 'br' <Predicate = (empty_n)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "store i1 true, i1* %end_0_2_i" [binarycam/cam.cpp:97]   --->   Operation 23 'store' <Predicate = (empty_n & icmp_ln879)> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %empty_n_1, label %2, label %hls_label_3_end" [binarycam/cam.cpp:101]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.88ns)   --->   "%icmp_ln879_1 = icmp eq i11 %tmp_V_2, -1023" [binarycam/cam.cpp:102]   --->   Operation 25 'icmp' 'icmp_ln879_1' <Predicate = (empty_n_1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %.hls_label_3_end_crit_edge, label %3" [binarycam/cam.cpp:102]   --->   Operation 26 'br' <Predicate = (empty_n_1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "store i1 true, i1* %end_1_2_i" [binarycam/cam.cpp:102]   --->   Operation 27 'store' <Predicate = (empty_n_1 & icmp_ln879_1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [binarycam/cam.cpp:91]   --->   Operation 28 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V)" [binarycam/cam.cpp:98]   --->   Operation 29 'write' <Predicate = (empty_n & !icmp_ln879)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%end_0_2_i_load = load i1* %end_0_2_i" [binarycam/cam.cpp:106]   --->   Operation 30 'load' 'end_0_2_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%end_1_2_i_load = load i1* %end_1_2_i" [binarycam/cam.cpp:106]   --->   Operation 31 'load' 'end_1_2_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_i)" [binarycam/cam.cpp:106]   --->   Operation 32 'specregionend' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.97ns)   --->   "%and_ln106 = and i1 %end_0_2_i_load, %end_1_2_i_load" [binarycam/cam.cpp:106]   --->   Operation 33 'and' 'and_ln106' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %and_ln106, label %combinar.exit, label %hls_label_3_begin" [binarycam/cam.cpp:106]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [binarycam/cam.cpp:92]   --->   Operation 35 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %.critedge._crit_edge.i"   --->   Operation 36 'br' <Predicate = (empty_n & !icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %.critedge._crit_edge.i" [binarycam/cam.cpp:97]   --->   Operation 37 'br' <Predicate = (empty_n & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_2)" [binarycam/cam.cpp:103]   --->   Operation 38 'write' <Predicate = (empty_n_1 & !icmp_ln879_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %hls_label_3_end"   --->   Operation 39 'br' <Predicate = (empty_n_1 & !icmp_ln879_1)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [binarycam/cam.cpp:102]   --->   Operation 40 'br' <Predicate = (empty_n_1 & icmp_ln879_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 41 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 -1023)" [binarycam/cam.cpp:108]   --->   Operation 41 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 42 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ result_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in1b_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in2b_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
end_0_2_i         (alloca         ) [ 011110]
end_1_2_i         (alloca         ) [ 011110]
empty             (specinterface  ) [ 000000]
empty_62          (specinterface  ) [ 000000]
empty_63          (specinterface  ) [ 000000]
store_ln91        (store          ) [ 000000]
store_ln91        (store          ) [ 000000]
br_ln91           (br             ) [ 000000]
in1b_V_V_read     (nbread         ) [ 000000]
empty_n           (extractvalue   ) [ 001110]
tmp_V             (extractvalue   ) [ 000100]
in2b_V_V_read     (nbread         ) [ 000000]
empty_n_1         (extractvalue   ) [ 001110]
tmp_V_2           (extractvalue   ) [ 001110]
br_ln96           (br             ) [ 000000]
icmp_ln879        (icmp           ) [ 001110]
br_ln97           (br             ) [ 000000]
store_ln97        (store          ) [ 000000]
br_ln101          (br             ) [ 000000]
icmp_ln879_1      (icmp           ) [ 001110]
br_ln102          (br             ) [ 000000]
store_ln102       (store          ) [ 000000]
tmp_i             (specregionbegin) [ 000000]
write_ln98        (write          ) [ 000000]
end_0_2_i_load    (load           ) [ 000000]
end_1_2_i_load    (load           ) [ 000000]
empty_64          (specregionend  ) [ 000000]
and_ln106         (and            ) [ 001010]
br_ln106          (br             ) [ 000000]
specpipeline_ln92 (specpipeline   ) [ 000000]
br_ln0            (br             ) [ 000000]
br_ln97           (br             ) [ 000000]
write_ln103       (write          ) [ 000000]
br_ln0            (br             ) [ 000000]
br_ln102          (br             ) [ 000000]
write_ln108       (write          ) [ 000000]
ret_ln0           (ret            ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="result_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1b_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1b_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2b_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2b_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i11P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i11P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="end_0_2_i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_0_2_i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="end_1_2_i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_1_2_i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="in1b_V_V_read_nbread_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="12" slack="0"/>
<pin id="52" dir="0" index="1" bw="11" slack="0"/>
<pin id="53" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="in1b_V_V_read/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="in2b_V_V_read_nbread_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="12" slack="0"/>
<pin id="58" dir="0" index="1" bw="11" slack="0"/>
<pin id="59" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="in2b_V_V_read/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="11" slack="0"/>
<pin id="65" dir="0" index="2" bw="11" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln98/3 write_ln103/4 write_ln108/5 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln91_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln91_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="empty_n_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="12" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="empty_n/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="12" slack="0"/>
<pin id="86" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="empty_n_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="12" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="empty_n_1/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_V_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_V_2/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln879_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="0" index="1" bw="11" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln97_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="1"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln879_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="11" slack="0"/>
<pin id="109" dir="0" index="1" bw="11" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln102_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="1"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="end_0_2_i_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="2"/>
<pin id="120" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="end_0_2_i_load/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="end_1_2_i_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="2"/>
<pin id="123" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="end_1_2_i_load/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="and_ln106_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln106/3 "/>
</bind>
</comp>

<comp id="130" class="1005" name="end_0_2_i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="end_0_2_i "/>
</bind>
</comp>

<comp id="137" class="1005" name="end_1_2_i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="end_1_2_i "/>
</bind>
</comp>

<comp id="144" class="1005" name="empty_n_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_n "/>
</bind>
</comp>

<comp id="148" class="1005" name="tmp_V_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="1"/>
<pin id="150" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="153" class="1005" name="empty_n_1_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="2"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_n_1 "/>
</bind>
</comp>

<comp id="157" class="1005" name="tmp_V_2_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="2"/>
<pin id="159" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="icmp_ln879_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="166" class="1005" name="icmp_ln879_1_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="2"/>
<pin id="168" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="170" class="1005" name="and_ln106_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln106 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="32" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="83"><net_src comp="50" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="50" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="56" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="56" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="84" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="92" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="121" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="42" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="136"><net_src comp="130" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="140"><net_src comp="46" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="143"><net_src comp="137" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="147"><net_src comp="80" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="84" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="156"><net_src comp="88" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="92" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="165"><net_src comp="96" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="107" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="124" pin="2"/><net_sink comp="170" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_V_V | {3 4 5 }
 - Input state : 
	Port: combinar : in1b_V_V | {2 }
	Port: combinar : in2b_V_V | {2 }
  - Chain level:
	State 1
		store_ln91 : 1
		store_ln91 : 1
	State 2
		br_ln96 : 1
		icmp_ln879 : 1
		br_ln97 : 2
		br_ln101 : 1
		icmp_ln879_1 : 1
		br_ln102 : 2
	State 3
		empty_64 : 1
		and_ln106 : 1
		br_ln106 : 1
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln879_fu_96      |    0    |    13   |
|          |     icmp_ln879_1_fu_107    |    0    |    13   |
|----------|----------------------------|---------|---------|
|    and   |      and_ln106_fu_124      |    0    |    2    |
|----------|----------------------------|---------|---------|
|  nbread  | in1b_V_V_read_nbread_fu_50 |    0    |    0    |
|          | in2b_V_V_read_nbread_fu_56 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |       grp_write_fu_62      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        empty_n_fu_80       |    0    |    0    |
|extractvalue|         tmp_V_fu_84        |    0    |    0    |
|          |       empty_n_1_fu_88      |    0    |    0    |
|          |        tmp_V_2_fu_92       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    28   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  and_ln106_reg_170 |    1   |
|  empty_n_1_reg_153 |    1   |
|   empty_n_reg_144  |    1   |
|  end_0_2_i_reg_130 |    1   |
|  end_1_2_i_reg_137 |    1   |
|icmp_ln879_1_reg_166|    1   |
| icmp_ln879_reg_162 |    1   |
|   tmp_V_2_reg_157  |   11   |
|    tmp_V_reg_148   |   11   |
+--------------------+--------+
|        Total       |   29   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_62 |  p2  |   3  |  11  |   33   ||    15   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   33   || 1.81475 ||    15   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   15   |
|  Register |    -   |   29   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   29   |   43   |
+-----------+--------+--------+--------+
