-- VHDL for IBM SMS ALD page 15.49.03.1
-- Title: A CHANNEL ASSEMBLY CONTROL-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/12/2020 8:16:40 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_49_03_1_A_CHANNEL_ASSEMBLY_CONTROL_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE:	 in STD_LOGIC;
		PS_USE_A_CH_ZONES_STAR_EDIT:	 in STD_LOGIC;
		PS_OP_MOD_REG_2_BIT:	 in STD_LOGIC;
		MS_CONTROL_REG_DISABLE:	 in STD_LOGIC;
		PS_I_CYCLE_1:	 in STD_LOGIC;
		MS_1401_DOT_I_RING_5_OR_10_TIME_DOT_I_CY:	 in STD_LOGIC;
		PS_INPUT_CYCLE_NOT_LAST_INPUT:	 in STD_LOGIC;
		PS_A_CH_VALID_OR_AST_SWITCH_OFF:	 in STD_LOGIC;
		MS_A_CH_CHAR_NOT_A_BIT:	 in STD_LOGIC;
		MS_ODD_PARITY_CYCLE:	 in STD_LOGIC;
		PS_B_CYCLE_1:	 in STD_LOGIC;
		PS_DATA_MOVE_OP_CODE:	 in STD_LOGIC;
		MS_RA_OR_RS_DOT_B_DOT_U_OR_Y_DOT_1401:	 in STD_LOGIC;
		MS_G_OP_DOT_C_CYCLE:	 in STD_LOGIC;
		PS_OP_MOD_REG_1_BIT:	 in STD_LOGIC;
		MS_I_CYCLE:	 in STD_LOGIC;
		PS_EDIT_USE_A_CH_NU:	 in STD_LOGIC;
		MS_1401_H_OR_Q_DOT_A_CYCLE:	 in STD_LOGIC;
		PS_USE_A_CH_ZONES:	 out STD_LOGIC;
		PS_USE_A_CH_NU:	 out STD_LOGIC);
end ALD_15_49_03_1_A_CHANNEL_ASSEMBLY_CONTROL_ACC;

architecture behavioral of ALD_15_49_03_1_A_CHANNEL_ASSEMBLY_CONTROL_ACC is 

	signal OUT_2A_G: STD_LOGIC;
	signal OUT_4B_D: STD_LOGIC;
	signal OUT_1B_Q: STD_LOGIC;
	signal OUT_4C_G: STD_LOGIC;
	signal OUT_2C_G: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_3D_E: STD_LOGIC;
	signal OUT_2E_C: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_2F_G: STD_LOGIC;
	signal OUT_1F_A: STD_LOGIC;
	signal OUT_4G_R: STD_LOGIC;
	signal OUT_2G_G: STD_LOGIC;
	signal OUT_DOT_2B: STD_LOGIC;
	signal OUT_DOT_2F: STD_LOGIC;

begin

	OUT_2A_G <= NOT(MS_STD_A_CYCLE_OPS_DOT_A_CYCLE AND MS_CONTROL_REG_DISABLE );
	OUT_4B_D <= NOT(PS_OP_MOD_REG_2_BIT AND PS_DATA_MOVE_OP_CODE AND PS_B_CYCLE_1 );
	OUT_1B_Q <= OUT_DOT_2B;
	OUT_4C_G <= NOT(PS_I_CYCLE_1 AND MS_1401_DOT_I_RING_5_OR_10_TIME_DOT_I_CY );
	OUT_2C_G <= NOT(OUT_4B_D AND OUT_4C_G AND OUT_3D_E );
	OUT_4D_C <= NOT(MS_A_CH_CHAR_NOT_A_BIT AND MS_ODD_PARITY_CYCLE );
	OUT_3D_E <= NOT(OUT_4D_C AND PS_INPUT_CYCLE_NOT_LAST_INPUT AND PS_A_CH_VALID_OR_AST_SWITCH_OFF );
	OUT_2E_C <= NOT(MS_STD_A_CYCLE_OPS_DOT_A_CYCLE AND MS_CONTROL_REG_DISABLE AND MS_RA_OR_RS_DOT_B_DOT_U_OR_Y_DOT_1401 );
	OUT_4F_C <= NOT(PS_B_CYCLE_1 AND PS_DATA_MOVE_OP_CODE AND PS_OP_MOD_REG_1_BIT );
	OUT_2F_G <= NOT(OUT_4F_C AND MS_G_OP_DOT_C_CYCLE AND OUT_4G_R );
	OUT_1F_A <= OUT_DOT_2F;
	OUT_4G_R <= NOT(PS_EDIT_USE_A_CH_NU );
	OUT_2G_G <= NOT(OUT_3D_E AND MS_I_CYCLE AND MS_1401_H_OR_Q_DOT_A_CYCLE );
	OUT_DOT_2B <= OUT_2A_G OR PS_USE_A_CH_ZONES_STAR_EDIT OR OUT_2C_G;
	OUT_DOT_2F <= OUT_2E_C OR OUT_2F_G OR OUT_2G_G;

	PS_USE_A_CH_ZONES <= OUT_1B_Q;
	PS_USE_A_CH_NU <= OUT_1F_A;


end;
