{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1437497500340 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EPT_5M57_AP_U2_Top 5M570ZT100C5 " "Selected device 5M570ZT100C5 for design \"EPT_5M57_AP_U2_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1437497500343 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1437497500396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1437497500396 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1437497500464 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1437497500475 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100C5 " "Device 5M80ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1437497500580 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZT100I5 " "Device 5M80ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1437497500580 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100C5 " "Device 5M160ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1437497500580 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZT100I5 " "Device 5M160ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1437497500580 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100C5 " "Device 5M240ZT100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1437497500580 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT100I5 " "Device 5M240ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1437497500580 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT100I5 " "Device 5M570ZT100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1437497500580 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1437497500580 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 57 " "No exact pin location assignment(s) for 1 pins of 57 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW_USER_1 " "Pin SW_USER_1 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SW_USER_1 } } } { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/EPT_5M57_AP_U2_Top.v" 71 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW_USER_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/EPT_5M57_AP_U2_Top/" { { 0 { 0 ""} 0 3095 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1437497500614 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1437497500614 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1437497500698 ""}
{ "Info" "ISTA_SDC_FOUND" "EPT_5M57_AP_U2_Top.out.sdc " "Reading SDC File: 'EPT_5M57_AP_U2_Top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1437497500699 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay EPT_5M57_AP_U2_Top.out.sdc 68 Positional argument: object_list targets with value \[get_ports \{LB_SER\[0\]\}\] contains no input ports " "Ignored set_input_delay at EPT_5M57_AP_U2_Top.out.sdc(68): Positional argument: object_list targets with value \[get_ports \{LB_SER\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[0\]\}\]" {  } { { "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1437497500703 ""}  } { { "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1437497500703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay EPT_5M57_AP_U2_Top.out.sdc 69 Positional argument: object_list targets with value \[get_ports \{LB_SER\[1\]\}\] contains no input ports " "Ignored set_input_delay at EPT_5M57_AP_U2_Top.out.sdc(69): Positional argument: object_list targets with value \[get_ports \{LB_SER\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{CLK_66\}\]  1.000 \[get_ports \{LB_SER\[1\]\}\]" {  } { { "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1437497500704 ""}  } { { "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/EPT_5M57_AP_U2_Top/EPT_5M57_AP_U2_Top.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1437497500704 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "aa\[1\] " "Node: aa\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1437497500710 "|EPT_5M57_AP_U2_Top|aa[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_interface:SPI_IFACE_INST\|CLK_SPI " "Node: spi_interface:SPI_IFACE_INST\|CLK_SPI was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1437497500710 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST|CLK_SPI"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "Node: active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1437497500710 "|EPT_5M57_AP_U2_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "spi_interface:SPI_IFACE_INST\|read_SPI:read_spi_inst\|DONE " "Node: spi_interface:SPI_IFACE_INST\|read_SPI:read_spi_inst\|DONE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1437497500710 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST|read_SPI:read_spi_inst|DONE"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "aa\[1\] " "Virtual clock aa\[1\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1437497500718 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1437497500719 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437497500719 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437497500719 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.150        aa\[1\] " "  15.150        aa\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437497500719 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.150       CLK_66 " "  15.150       CLK_66" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437497500719 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1437497500719 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1437497500733 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1437497500733 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1437497500750 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "aa\[1\] Global clock in PIN 12 " "Automatically promoted signal \"aa\[1\]\" to use Global clock in PIN 12" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/EPT_5M57_AP_U2_Top.v" 41 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1437497500780 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "spi_interface:SPI_IFACE_INST\|CLK_SPI Global clock " "Automatically promoted some destinations of signal \"spi_interface:SPI_IFACE_INST\|CLK_SPI\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "spi_interface:SPI_IFACE_INST\|CLK_SPI " "Destination \"spi_interface:SPI_IFACE_INST\|CLK_SPI\" may be non-global or may not use global clock" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/spi_interface.v" 97 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1437497500781 ""}  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/spi_interface.v" 97 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1437497500781 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "spi_interface:SPI_IFACE_INST\|read_SPI:read_spi_inst\|DONE Global clock " "Automatically promoted some destinations of signal \"spi_interface:SPI_IFACE_INST\|read_SPI:read_spi_inst\|DONE\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "spi_interface:SPI_IFACE_INST\|state\[8\] " "Destination \"spi_interface:SPI_IFACE_INST\|state\[8\]\" may be non-global or may not use global clock" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/spi_interface.v" 423 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1437497500781 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "spi_interface:SPI_IFACE_INST\|next\[0\]~2 " "Destination \"spi_interface:SPI_IFACE_INST\|next\[0\]~2\" may be non-global or may not use global clock" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/spi_interface.v" 83 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1437497500781 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "spi_interface:SPI_IFACE_INST\|state\[9\] " "Destination \"spi_interface:SPI_IFACE_INST\|state\[9\]\" may be non-global or may not use global clock" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/spi_interface.v" 423 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1437497500781 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "spi_interface:SPI_IFACE_INST\|next\[10\]~6 " "Destination \"spi_interface:SPI_IFACE_INST\|next\[10\]~6\" may be non-global or may not use global clock" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/spi_interface.v" 83 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1437497500781 ""}  } { { "../src/read_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/read_SPI.v" 54 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1437497500781 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "aa\[0\] Global clock " "Automatically promoted some destinations of signal \"aa\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0_I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0_I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/active_transfer_library.vqm" 335 62 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1437497500782 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1_I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1_I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/active_transfer_library.vqm" 336 62 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1437497500782 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[0\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[0\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/active_transfer_library.vqm" 405 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1437497500782 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[7\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[7\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/active_transfer_library.vqm" 405 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1437497500782 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[1\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[1\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/active_transfer_library.vqm" 405 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1437497500782 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[5\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/active_transfer_library.vqm" 405 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1437497500782 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[3\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[3\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/active_transfer_library.vqm" 405 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1437497500782 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[2\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[2\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/active_transfer_library.vqm" 405 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1437497500782 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[6\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[6\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/active_transfer_library.vqm" 405 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1437497500782 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[4\]~I " "Destination \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|USB_REGISTER_DECODE\[4\]~I\" may be non-global or may not use global clock" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/active_transfer_library.vqm" 405 81 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1437497500782 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Quartus II" 0 -1 1437497500782 ""}  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/EPT_5M57_AP_U2_Top.v" 41 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1437497500782 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "aa\[0\] " "Pin \"aa\[0\]\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { aa[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aa\[0\]" } } } } { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/src/EPT_5M57_AP_U2_Top.v" 41 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aa[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/EPT_5M57_AP_U2_Top/" { { 0 { 0 ""} 0 2870 9662 10382 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1437497500783 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1437497500784 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1437497500788 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1437497500829 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1437497500906 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1437497500907 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1437497500907 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1437497500907 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1437497500920 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1437497500920 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1437497500920 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 26 9 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1437497500921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 30 9 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1437497500921 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1437497500921 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1437497500921 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1437497500961 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1437497501055 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1437497501352 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1437497501353 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1437497501663 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1437497501666 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1437497501694 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1437497501694 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1437497502040 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1437497502040 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1437497502310 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1437497502312 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1437497502339 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1437497502341 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437497502343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1437497502452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437497502985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1437497502995 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1437497503367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437497503367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1437497503441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "21 " "Router estimated average interconnect usage is 21% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/EPT_5M57_AP_U2_Top/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1437497503723 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1437497503723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437497503811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1437497503811 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1437497503811 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1437497503811 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1437497503834 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437497503841 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1437497503924 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.fit.smsg " "Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/UnoProLyzer_Verilog/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1437497504020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "798 " "Peak virtual memory: 798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437497504149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 09:51:44 2015 " "Processing ended: Tue Jul 21 09:51:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437497504149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437497504149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437497504149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1437497504149 ""}
