{
  "module_name": "gp108.c",
  "hash_id": "6d3eef8c95a4814931dae4ba2a42af9fb57a136a06aa221a815a159c24d8358f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/gr/gp108.c",
  "human_readable_source": " \n#include \"gf100.h\"\n\n#include <subdev/acr.h>\n\n#include <nvfw/flcn.h>\n\nvoid\ngp108_gr_acr_bld_patch(struct nvkm_acr *acr, u32 bld, s64 adjust)\n{\n\tstruct flcn_bl_dmem_desc_v2 hdr;\n\tnvkm_robj(acr->wpr, bld, &hdr, sizeof(hdr));\n\thdr.code_dma_base = hdr.code_dma_base + adjust;\n\thdr.data_dma_base = hdr.data_dma_base + adjust;\n\tnvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr));\n\tflcn_bl_dmem_desc_v2_dump(&acr->subdev, &hdr);\n}\n\nvoid\ngp108_gr_acr_bld_write(struct nvkm_acr *acr, u32 bld,\n\t\t       struct nvkm_acr_lsfw *lsfw)\n{\n\tconst u64 base = lsfw->offset.img + lsfw->app_start_offset;\n\tconst u64 code = base + lsfw->app_resident_code_offset;\n\tconst u64 data = base + lsfw->app_resident_data_offset;\n\tconst struct flcn_bl_dmem_desc_v2 hdr = {\n\t\t.ctx_dma = FALCON_DMAIDX_UCODE,\n\t\t.code_dma_base = code,\n\t\t.non_sec_code_off = lsfw->app_resident_code_offset,\n\t\t.non_sec_code_size = lsfw->app_resident_code_size,\n\t\t.code_entry_point = lsfw->app_imem_entry,\n\t\t.data_dma_base = data,\n\t\t.data_size = lsfw->app_resident_data_size,\n\t};\n\n\tnvkm_wobj(acr->wpr, bld, &hdr, sizeof(hdr));\n}\n\nconst struct nvkm_acr_lsf_func\ngp108_gr_gpccs_acr = {\n\t.flags = NVKM_ACR_LSF_FORCE_PRIV_LOAD,\n\t.bld_size = sizeof(struct flcn_bl_dmem_desc_v2),\n\t.bld_write = gp108_gr_acr_bld_write,\n\t.bld_patch = gp108_gr_acr_bld_patch,\n};\n\nconst struct nvkm_acr_lsf_func\ngp108_gr_fecs_acr = {\n\t.bld_size = sizeof(struct flcn_bl_dmem_desc_v2),\n\t.bld_write = gp108_gr_acr_bld_write,\n\t.bld_patch = gp108_gr_acr_bld_patch,\n};\n\nMODULE_FIRMWARE(\"nvidia/gp108/gr/fecs_bl.bin\");\nMODULE_FIRMWARE(\"nvidia/gp108/gr/fecs_inst.bin\");\nMODULE_FIRMWARE(\"nvidia/gp108/gr/fecs_data.bin\");\nMODULE_FIRMWARE(\"nvidia/gp108/gr/fecs_sig.bin\");\nMODULE_FIRMWARE(\"nvidia/gp108/gr/gpccs_bl.bin\");\nMODULE_FIRMWARE(\"nvidia/gp108/gr/gpccs_inst.bin\");\nMODULE_FIRMWARE(\"nvidia/gp108/gr/gpccs_data.bin\");\nMODULE_FIRMWARE(\"nvidia/gp108/gr/gpccs_sig.bin\");\nMODULE_FIRMWARE(\"nvidia/gp108/gr/sw_ctx.bin\");\nMODULE_FIRMWARE(\"nvidia/gp108/gr/sw_nonctx.bin\");\nMODULE_FIRMWARE(\"nvidia/gp108/gr/sw_bundle_init.bin\");\nMODULE_FIRMWARE(\"nvidia/gp108/gr/sw_method_init.bin\");\n\nstatic const struct gf100_gr_fwif\ngp108_gr_fwif[] = {\n\t{  0, gm200_gr_load, &gp107_gr, &gp108_gr_fecs_acr, &gp108_gr_gpccs_acr },\n\t{ -1, gm200_gr_nofw },\n\t{}\n};\n\nint\ngp108_gr_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_gr **pgr)\n{\n\treturn gf100_gr_new_(gp108_gr_fwif, device, type, inst, pgr);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}