

================================================================
== Vitis HLS Report for 'float_safe_softmax2'
================================================================
* Date:           Thu Oct 16 15:27:31 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.226 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7847|     7847|  78.470 us|  78.470 us|  7847|  7847|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 24 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add10418_loc = alloca i64 1"   --->   Operation 25 'alloca' 'add10418_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add104_120_loc = alloca i64 1"   --->   Operation 26 'alloca' 'add104_120_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add104_222_loc = alloca i64 1"   --->   Operation 27 'alloca' 'add104_222_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add104_324_loc = alloca i64 1"   --->   Operation 28 'alloca' 'add104_324_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add104_426_loc = alloca i64 1"   --->   Operation 29 'alloca' 'add104_426_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add104_528_loc = alloca i64 1"   --->   Operation 30 'alloca' 'add104_528_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add104_630_loc = alloca i64 1"   --->   Operation 31 'alloca' 'add104_630_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add104_732_loc = alloca i64 1"   --->   Operation 32 'alloca' 'add104_732_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add104_834_loc = alloca i64 1"   --->   Operation 33 'alloca' 'add104_834_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add104_936_loc = alloca i64 1"   --->   Operation 34 'alloca' 'add104_936_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add104_1038_loc = alloca i64 1"   --->   Operation 35 'alloca' 'add104_1038_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add104_1140_loc = alloca i64 1"   --->   Operation 36 'alloca' 'add104_1140_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add104_1242_loc = alloca i64 1"   --->   Operation 37 'alloca' 'add104_1242_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add104_1344_loc = alloca i64 1"   --->   Operation 38 'alloca' 'add104_1344_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add104_1446_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add104_1446_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add104_1548_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add104_1548_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add104_1650_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add104_1650_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add104_1752_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add104_1752_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add104_1854_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add104_1854_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add104_1956_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add104_1956_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add104_2058_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add104_2058_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add104_2160_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add104_2160_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add104_2262_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add104_2262_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add104_2364_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add104_2364_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add104_2466_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add104_2466_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add104_2568_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add104_2568_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add104_2670_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add104_2670_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add104_2772_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add104_2772_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add104_2874_loc = alloca i64 1"   --->   Operation 53 'alloca' 'add104_2874_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add104_2976_loc = alloca i64 1"   --->   Operation 54 'alloca' 'add104_2976_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add104_3078_loc = alloca i64 1"   --->   Operation 55 'alloca' 'add104_3078_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add104_3180_loc = alloca i64 1"   --->   Operation 56 'alloca' 'add104_3180_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mux_case_0_loc = alloca i64 1"   --->   Operation 57 'alloca' 'mux_case_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mux_case_1_loc = alloca i64 1"   --->   Operation 58 'alloca' 'mux_case_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mux_case_2_loc = alloca i64 1"   --->   Operation 59 'alloca' 'mux_case_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mux_case_3_loc = alloca i64 1"   --->   Operation 60 'alloca' 'mux_case_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mux_case_4_loc = alloca i64 1"   --->   Operation 61 'alloca' 'mux_case_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mux_case_5_loc = alloca i64 1"   --->   Operation 62 'alloca' 'mux_case_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mux_case_6_loc = alloca i64 1"   --->   Operation 63 'alloca' 'mux_case_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mux_case_7_loc = alloca i64 1"   --->   Operation 64 'alloca' 'mux_case_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mux_case_8_loc = alloca i64 1"   --->   Operation 65 'alloca' 'mux_case_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mux_case_9_loc = alloca i64 1"   --->   Operation 66 'alloca' 'mux_case_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mux_case_10_loc = alloca i64 1"   --->   Operation 67 'alloca' 'mux_case_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mux_case_11_loc = alloca i64 1"   --->   Operation 68 'alloca' 'mux_case_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mux_case_12_loc = alloca i64 1"   --->   Operation 69 'alloca' 'mux_case_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_13_loc = alloca i64 1"   --->   Operation 70 'alloca' 'mux_case_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_14_loc = alloca i64 1"   --->   Operation 71 'alloca' 'mux_case_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_15_loc = alloca i64 1"   --->   Operation 72 'alloca' 'mux_case_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mux_case_16_loc = alloca i64 1"   --->   Operation 73 'alloca' 'mux_case_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mux_case_17_loc = alloca i64 1"   --->   Operation 74 'alloca' 'mux_case_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mux_case_18_loc = alloca i64 1"   --->   Operation 75 'alloca' 'mux_case_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mux_case_19_loc = alloca i64 1"   --->   Operation 76 'alloca' 'mux_case_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mux_case_20_loc = alloca i64 1"   --->   Operation 77 'alloca' 'mux_case_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mux_case_21_loc = alloca i64 1"   --->   Operation 78 'alloca' 'mux_case_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mux_case_22_loc = alloca i64 1"   --->   Operation 79 'alloca' 'mux_case_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mux_case_23_loc = alloca i64 1"   --->   Operation 80 'alloca' 'mux_case_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mux_case_24_loc = alloca i64 1"   --->   Operation 81 'alloca' 'mux_case_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mux_case_25_loc = alloca i64 1"   --->   Operation 82 'alloca' 'mux_case_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mux_case_26_loc = alloca i64 1"   --->   Operation 83 'alloca' 'mux_case_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mux_case_27_loc = alloca i64 1"   --->   Operation 84 'alloca' 'mux_case_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mux_case_28_loc = alloca i64 1"   --->   Operation 85 'alloca' 'mux_case_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mux_case_29_loc = alloca i64 1"   --->   Operation 86 'alloca' 'mux_case_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mux_case_30_loc = alloca i64 1"   --->   Operation 87 'alloca' 'mux_case_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mux_case_31_loc = alloca i64 1"   --->   Operation 88 'alloca' 'mux_case_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%exp_x = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 89 'alloca' 'exp_x' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%exp_x_1 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 90 'alloca' 'exp_x_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%exp_x_2 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 91 'alloca' 'exp_x_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%exp_x_3 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 92 'alloca' 'exp_x_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%exp_x_4 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 93 'alloca' 'exp_x_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%exp_x_5 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 94 'alloca' 'exp_x_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%exp_x_6 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 95 'alloca' 'exp_x_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%exp_x_7 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 96 'alloca' 'exp_x_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%exp_x_8 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 97 'alloca' 'exp_x_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%exp_x_9 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 98 'alloca' 'exp_x_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%exp_x_10 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 99 'alloca' 'exp_x_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%exp_x_11 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 100 'alloca' 'exp_x_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%exp_x_12 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 101 'alloca' 'exp_x_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%exp_x_13 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 102 'alloca' 'exp_x_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%exp_x_14 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 103 'alloca' 'exp_x_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%exp_x_15 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 104 'alloca' 'exp_x_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%exp_x_16 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 105 'alloca' 'exp_x_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%exp_x_17 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 106 'alloca' 'exp_x_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%exp_x_18 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 107 'alloca' 'exp_x_18' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%exp_x_19 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 108 'alloca' 'exp_x_19' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%exp_x_20 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 109 'alloca' 'exp_x_20' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%exp_x_21 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 110 'alloca' 'exp_x_21' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%exp_x_22 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 111 'alloca' 'exp_x_22' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%exp_x_23 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 112 'alloca' 'exp_x_23' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%exp_x_24 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 113 'alloca' 'exp_x_24' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%exp_x_25 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 114 'alloca' 'exp_x_25' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%exp_x_26 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 115 'alloca' 'exp_x_26' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%exp_x_27 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 116 'alloca' 'exp_x_27' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%exp_x_28 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 117 'alloca' 'exp_x_28' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%exp_x_29 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 118 'alloca' 'exp_x_29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%exp_x_30 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 119 'alloca' 'exp_x_30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%exp_x_31 = alloca i64 1" [activation_accelerator.cpp:804]   --->   Operation 120 'alloca' 'exp_x_31' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 121 [2/2] (0.00ns)   --->   "%call_ln0 = call void @float_safe_softmax2_Pipeline_find_max_blocks, i32 %x_0, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %mux_case_31_loc, i32 %mux_case_30_loc, i32 %mux_case_29_loc, i32 %mux_case_28_loc, i32 %mux_case_27_loc, i32 %mux_case_26_loc, i32 %mux_case_25_loc, i32 %mux_case_24_loc, i32 %mux_case_23_loc, i32 %mux_case_22_loc, i32 %mux_case_21_loc, i32 %mux_case_20_loc, i32 %mux_case_19_loc, i32 %mux_case_18_loc, i32 %mux_case_17_loc, i32 %mux_case_16_loc, i32 %mux_case_15_loc, i32 %mux_case_14_loc, i32 %mux_case_13_loc, i32 %mux_case_12_loc, i32 %mux_case_11_loc, i32 %mux_case_10_loc, i32 %mux_case_9_loc, i32 %mux_case_8_loc, i32 %mux_case_7_loc, i32 %mux_case_6_loc, i32 %mux_case_5_loc, i32 %mux_case_4_loc, i32 %mux_case_3_loc, i32 %mux_case_2_loc, i32 %mux_case_1_loc, i32 %mux_case_0_loc"   --->   Operation 121 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln0 = call void @float_safe_softmax2_Pipeline_find_max_blocks, i32 %x_0, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %mux_case_31_loc, i32 %mux_case_30_loc, i32 %mux_case_29_loc, i32 %mux_case_28_loc, i32 %mux_case_27_loc, i32 %mux_case_26_loc, i32 %mux_case_25_loc, i32 %mux_case_24_loc, i32 %mux_case_23_loc, i32 %mux_case_22_loc, i32 %mux_case_21_loc, i32 %mux_case_20_loc, i32 %mux_case_19_loc, i32 %mux_case_18_loc, i32 %mux_case_17_loc, i32 %mux_case_16_loc, i32 %mux_case_15_loc, i32 %mux_case_14_loc, i32 %mux_case_13_loc, i32 %mux_case_12_loc, i32 %mux_case_11_loc, i32 %mux_case_10_loc, i32 %mux_case_9_loc, i32 %mux_case_8_loc, i32 %mux_case_7_loc, i32 %mux_case_6_loc, i32 %mux_case_5_loc, i32 %mux_case_4_loc, i32 %mux_case_3_loc, i32 %mux_case_2_loc, i32 %mux_case_1_loc, i32 %mux_case_0_loc"   --->   Operation 122 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.97>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%mux_case_1_loc_load = load i32 %mux_case_1_loc"   --->   Operation 123 'load' 'mux_case_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%mux_case_0_loc_load = load i32 %mux_case_0_loc"   --->   Operation 124 'load' 'mux_case_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (2.97ns)   --->   "%max_val = call i32 @fmaxf, i32 %mux_case_0_loc_load, i32 %mux_case_1_loc_load" [activation_accelerator.cpp:854]   --->   Operation 125 'call' 'max_val' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.94>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%mux_case_3_loc_load = load i32 %mux_case_3_loc"   --->   Operation 126 'load' 'mux_case_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%mux_case_2_loc_load = load i32 %mux_case_2_loc"   --->   Operation 127 'load' 'mux_case_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (2.97ns)   --->   "%max_val_1 = call i32 @fmaxf, i32 %max_val, i32 %mux_case_2_loc_load" [activation_accelerator.cpp:854]   --->   Operation 128 'call' 'max_val_1' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 129 [1/1] (2.97ns)   --->   "%max_val_2 = call i32 @fmaxf, i32 %max_val_1, i32 %mux_case_3_loc_load" [activation_accelerator.cpp:854]   --->   Operation 129 'call' 'max_val_2' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.94>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%mux_case_5_loc_load = load i32 %mux_case_5_loc"   --->   Operation 130 'load' 'mux_case_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%mux_case_4_loc_load = load i32 %mux_case_4_loc"   --->   Operation 131 'load' 'mux_case_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (2.97ns)   --->   "%max_val_3 = call i32 @fmaxf, i32 %max_val_2, i32 %mux_case_4_loc_load" [activation_accelerator.cpp:854]   --->   Operation 132 'call' 'max_val_3' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 133 [1/1] (2.97ns)   --->   "%max_val_4 = call i32 @fmaxf, i32 %max_val_3, i32 %mux_case_5_loc_load" [activation_accelerator.cpp:854]   --->   Operation 133 'call' 'max_val_4' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.94>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%mux_case_7_loc_load = load i32 %mux_case_7_loc"   --->   Operation 134 'load' 'mux_case_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%mux_case_6_loc_load = load i32 %mux_case_6_loc"   --->   Operation 135 'load' 'mux_case_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (2.97ns)   --->   "%max_val_5 = call i32 @fmaxf, i32 %max_val_4, i32 %mux_case_6_loc_load" [activation_accelerator.cpp:854]   --->   Operation 136 'call' 'max_val_5' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 137 [1/1] (2.97ns)   --->   "%max_val_6 = call i32 @fmaxf, i32 %max_val_5, i32 %mux_case_7_loc_load" [activation_accelerator.cpp:854]   --->   Operation 137 'call' 'max_val_6' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.94>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%mux_case_9_loc_load = load i32 %mux_case_9_loc"   --->   Operation 138 'load' 'mux_case_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%mux_case_8_loc_load = load i32 %mux_case_8_loc"   --->   Operation 139 'load' 'mux_case_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (2.97ns)   --->   "%max_val_7 = call i32 @fmaxf, i32 %max_val_6, i32 %mux_case_8_loc_load" [activation_accelerator.cpp:854]   --->   Operation 140 'call' 'max_val_7' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 141 [1/1] (2.97ns)   --->   "%max_val_8 = call i32 @fmaxf, i32 %max_val_7, i32 %mux_case_9_loc_load" [activation_accelerator.cpp:854]   --->   Operation 141 'call' 'max_val_8' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.94>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%mux_case_11_loc_load = load i32 %mux_case_11_loc"   --->   Operation 142 'load' 'mux_case_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%mux_case_10_loc_load = load i32 %mux_case_10_loc"   --->   Operation 143 'load' 'mux_case_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (2.97ns)   --->   "%max_val_9 = call i32 @fmaxf, i32 %max_val_8, i32 %mux_case_10_loc_load" [activation_accelerator.cpp:854]   --->   Operation 144 'call' 'max_val_9' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 145 [1/1] (2.97ns)   --->   "%max_val_10 = call i32 @fmaxf, i32 %max_val_9, i32 %mux_case_11_loc_load" [activation_accelerator.cpp:854]   --->   Operation 145 'call' 'max_val_10' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.94>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%mux_case_13_loc_load = load i32 %mux_case_13_loc"   --->   Operation 146 'load' 'mux_case_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%mux_case_12_loc_load = load i32 %mux_case_12_loc"   --->   Operation 147 'load' 'mux_case_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (2.97ns)   --->   "%max_val_11 = call i32 @fmaxf, i32 %max_val_10, i32 %mux_case_12_loc_load" [activation_accelerator.cpp:854]   --->   Operation 148 'call' 'max_val_11' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 149 [1/1] (2.97ns)   --->   "%max_val_12 = call i32 @fmaxf, i32 %max_val_11, i32 %mux_case_13_loc_load" [activation_accelerator.cpp:854]   --->   Operation 149 'call' 'max_val_12' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.94>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%mux_case_15_loc_load = load i32 %mux_case_15_loc"   --->   Operation 150 'load' 'mux_case_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%mux_case_14_loc_load = load i32 %mux_case_14_loc"   --->   Operation 151 'load' 'mux_case_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (2.97ns)   --->   "%max_val_13 = call i32 @fmaxf, i32 %max_val_12, i32 %mux_case_14_loc_load" [activation_accelerator.cpp:854]   --->   Operation 152 'call' 'max_val_13' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 153 [1/1] (2.97ns)   --->   "%max_val_14 = call i32 @fmaxf, i32 %max_val_13, i32 %mux_case_15_loc_load" [activation_accelerator.cpp:854]   --->   Operation 153 'call' 'max_val_14' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.94>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%mux_case_17_loc_load = load i32 %mux_case_17_loc"   --->   Operation 154 'load' 'mux_case_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%mux_case_16_loc_load = load i32 %mux_case_16_loc"   --->   Operation 155 'load' 'mux_case_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (2.97ns)   --->   "%max_val_15 = call i32 @fmaxf, i32 %max_val_14, i32 %mux_case_16_loc_load" [activation_accelerator.cpp:854]   --->   Operation 156 'call' 'max_val_15' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 157 [1/1] (2.97ns)   --->   "%max_val_16 = call i32 @fmaxf, i32 %max_val_15, i32 %mux_case_17_loc_load" [activation_accelerator.cpp:854]   --->   Operation 157 'call' 'max_val_16' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.94>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%mux_case_19_loc_load = load i32 %mux_case_19_loc"   --->   Operation 158 'load' 'mux_case_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%mux_case_18_loc_load = load i32 %mux_case_18_loc"   --->   Operation 159 'load' 'mux_case_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (2.97ns)   --->   "%max_val_17 = call i32 @fmaxf, i32 %max_val_16, i32 %mux_case_18_loc_load" [activation_accelerator.cpp:854]   --->   Operation 160 'call' 'max_val_17' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 161 [1/1] (2.97ns)   --->   "%max_val_18 = call i32 @fmaxf, i32 %max_val_17, i32 %mux_case_19_loc_load" [activation_accelerator.cpp:854]   --->   Operation 161 'call' 'max_val_18' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.94>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%mux_case_21_loc_load = load i32 %mux_case_21_loc"   --->   Operation 162 'load' 'mux_case_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%mux_case_20_loc_load = load i32 %mux_case_20_loc"   --->   Operation 163 'load' 'mux_case_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (2.97ns)   --->   "%max_val_19 = call i32 @fmaxf, i32 %max_val_18, i32 %mux_case_20_loc_load" [activation_accelerator.cpp:854]   --->   Operation 164 'call' 'max_val_19' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 165 [1/1] (2.97ns)   --->   "%max_val_20 = call i32 @fmaxf, i32 %max_val_19, i32 %mux_case_21_loc_load" [activation_accelerator.cpp:854]   --->   Operation 165 'call' 'max_val_20' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.94>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%mux_case_23_loc_load = load i32 %mux_case_23_loc"   --->   Operation 166 'load' 'mux_case_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%mux_case_22_loc_load = load i32 %mux_case_22_loc"   --->   Operation 167 'load' 'mux_case_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (2.97ns)   --->   "%max_val_21 = call i32 @fmaxf, i32 %max_val_20, i32 %mux_case_22_loc_load" [activation_accelerator.cpp:854]   --->   Operation 168 'call' 'max_val_21' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 169 [1/1] (2.97ns)   --->   "%max_val_22 = call i32 @fmaxf, i32 %max_val_21, i32 %mux_case_23_loc_load" [activation_accelerator.cpp:854]   --->   Operation 169 'call' 'max_val_22' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.94>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%mux_case_25_loc_load = load i32 %mux_case_25_loc"   --->   Operation 170 'load' 'mux_case_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%mux_case_24_loc_load = load i32 %mux_case_24_loc"   --->   Operation 171 'load' 'mux_case_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (2.97ns)   --->   "%max_val_23 = call i32 @fmaxf, i32 %max_val_22, i32 %mux_case_24_loc_load" [activation_accelerator.cpp:854]   --->   Operation 172 'call' 'max_val_23' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 173 [1/1] (2.97ns)   --->   "%max_val_24 = call i32 @fmaxf, i32 %max_val_23, i32 %mux_case_25_loc_load" [activation_accelerator.cpp:854]   --->   Operation 173 'call' 'max_val_24' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 5.94>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%mux_case_27_loc_load = load i32 %mux_case_27_loc"   --->   Operation 174 'load' 'mux_case_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%mux_case_26_loc_load = load i32 %mux_case_26_loc"   --->   Operation 175 'load' 'mux_case_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (2.97ns)   --->   "%max_val_25 = call i32 @fmaxf, i32 %max_val_24, i32 %mux_case_26_loc_load" [activation_accelerator.cpp:854]   --->   Operation 176 'call' 'max_val_25' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 177 [1/1] (2.97ns)   --->   "%max_val_26 = call i32 @fmaxf, i32 %max_val_25, i32 %mux_case_27_loc_load" [activation_accelerator.cpp:854]   --->   Operation 177 'call' 'max_val_26' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.94>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%mux_case_29_loc_load = load i32 %mux_case_29_loc"   --->   Operation 178 'load' 'mux_case_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%mux_case_28_loc_load = load i32 %mux_case_28_loc"   --->   Operation 179 'load' 'mux_case_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (2.97ns)   --->   "%max_val_27 = call i32 @fmaxf, i32 %max_val_26, i32 %mux_case_28_loc_load" [activation_accelerator.cpp:854]   --->   Operation 180 'call' 'max_val_27' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 181 [1/1] (2.97ns)   --->   "%max_val_28 = call i32 @fmaxf, i32 %max_val_27, i32 %mux_case_29_loc_load" [activation_accelerator.cpp:854]   --->   Operation 181 'call' 'max_val_28' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.94>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%mux_case_31_loc_load = load i32 %mux_case_31_loc"   --->   Operation 182 'load' 'mux_case_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%mux_case_30_loc_load = load i32 %mux_case_30_loc"   --->   Operation 183 'load' 'mux_case_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (2.97ns)   --->   "%max_val_29 = call i32 @fmaxf, i32 %max_val_28, i32 %mux_case_30_loc_load" [activation_accelerator.cpp:854]   --->   Operation 184 'call' 'max_val_29' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 185 [1/1] (2.97ns)   --->   "%max_val_30 = call i32 @fmaxf, i32 %max_val_29, i32 %mux_case_31_loc_load" [activation_accelerator.cpp:854]   --->   Operation 185 'call' 'max_val_30' <Predicate = true> <Delay = 2.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 186 [2/2] (0.00ns)   --->   "%call_ln854 = call void @float_safe_softmax2_Pipeline_exp_and_bucket, i32 %exp_x_31, i32 %exp_x_30, i32 %exp_x_29, i32 %exp_x_28, i32 %exp_x_27, i32 %exp_x_26, i32 %exp_x_25, i32 %exp_x_24, i32 %exp_x_23, i32 %exp_x_22, i32 %exp_x_21, i32 %exp_x_20, i32 %exp_x_19, i32 %exp_x_18, i32 %exp_x_17, i32 %exp_x_16, i32 %exp_x_15, i32 %exp_x_14, i32 %exp_x_13, i32 %exp_x_12, i32 %exp_x_11, i32 %exp_x_10, i32 %exp_x_9, i32 %exp_x_8, i32 %exp_x_7, i32 %exp_x_6, i32 %exp_x_5, i32 %exp_x_4, i32 %exp_x_3, i32 %exp_x_2, i32 %exp_x_1, i32 %exp_x, i32 %x_0, i32 %max_val_30, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %add104_3180_loc, i32 %add104_3078_loc, i32 %add104_2976_loc, i32 %add104_2874_loc, i32 %add104_2772_loc, i32 %add104_2670_loc, i32 %add104_2568_loc, i32 %add104_2466_loc, i32 %add104_2364_loc, i32 %add104_2262_loc, i32 %add104_2160_loc, i32 %add104_2058_loc, i32 %add104_1956_loc, i32 %add104_1854_loc, i32 %add104_1752_loc, i32 %add104_1650_loc, i32 %add104_1548_loc, i32 %add104_1446_loc, i32 %add104_1344_loc, i32 %add104_1242_loc, i32 %add104_1140_loc, i32 %add104_1038_loc, i32 %add104_936_loc, i32 %add104_834_loc, i32 %add104_732_loc, i32 %add104_630_loc, i32 %add104_528_loc, i32 %add104_426_loc, i32 %add104_324_loc, i32 %add104_222_loc, i32 %add104_120_loc, i32 %add10418_loc" [activation_accelerator.cpp:854]   --->   Operation 186 'call' 'call_ln854' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 187 [1/2] (0.00ns)   --->   "%call_ln854 = call void @float_safe_softmax2_Pipeline_exp_and_bucket, i32 %exp_x_31, i32 %exp_x_30, i32 %exp_x_29, i32 %exp_x_28, i32 %exp_x_27, i32 %exp_x_26, i32 %exp_x_25, i32 %exp_x_24, i32 %exp_x_23, i32 %exp_x_22, i32 %exp_x_21, i32 %exp_x_20, i32 %exp_x_19, i32 %exp_x_18, i32 %exp_x_17, i32 %exp_x_16, i32 %exp_x_15, i32 %exp_x_14, i32 %exp_x_13, i32 %exp_x_12, i32 %exp_x_11, i32 %exp_x_10, i32 %exp_x_9, i32 %exp_x_8, i32 %exp_x_7, i32 %exp_x_6, i32 %exp_x_5, i32 %exp_x_4, i32 %exp_x_3, i32 %exp_x_2, i32 %exp_x_1, i32 %exp_x, i32 %x_0, i32 %max_val_30, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %add104_3180_loc, i32 %add104_3078_loc, i32 %add104_2976_loc, i32 %add104_2874_loc, i32 %add104_2772_loc, i32 %add104_2670_loc, i32 %add104_2568_loc, i32 %add104_2466_loc, i32 %add104_2364_loc, i32 %add104_2262_loc, i32 %add104_2160_loc, i32 %add104_2058_loc, i32 %add104_1956_loc, i32 %add104_1854_loc, i32 %add104_1752_loc, i32 %add104_1650_loc, i32 %add104_1548_loc, i32 %add104_1446_loc, i32 %add104_1344_loc, i32 %add104_1242_loc, i32 %add104_1140_loc, i32 %add104_1038_loc, i32 %add104_936_loc, i32 %add104_834_loc, i32 %add104_732_loc, i32 %add104_630_loc, i32 %add104_528_loc, i32 %add104_426_loc, i32 %add104_324_loc, i32 %add104_222_loc, i32 %add104_120_loc, i32 %add10418_loc" [activation_accelerator.cpp:854]   --->   Operation 187 'call' 'call_ln854' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%add104_3180_loc_load = load i32 %add104_3180_loc"   --->   Operation 188 'load' 'add104_3180_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%add104_3078_loc_load = load i32 %add104_3078_loc"   --->   Operation 189 'load' 'add104_3078_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%add104_2976_loc_load = load i32 %add104_2976_loc"   --->   Operation 190 'load' 'add104_2976_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%add104_2874_loc_load = load i32 %add104_2874_loc"   --->   Operation 191 'load' 'add104_2874_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%add104_2772_loc_load = load i32 %add104_2772_loc"   --->   Operation 192 'load' 'add104_2772_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%add104_2670_loc_load = load i32 %add104_2670_loc"   --->   Operation 193 'load' 'add104_2670_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%add104_2568_loc_load = load i32 %add104_2568_loc"   --->   Operation 194 'load' 'add104_2568_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%add104_2466_loc_load = load i32 %add104_2466_loc"   --->   Operation 195 'load' 'add104_2466_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%add104_2364_loc_load = load i32 %add104_2364_loc"   --->   Operation 196 'load' 'add104_2364_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%add104_2262_loc_load = load i32 %add104_2262_loc"   --->   Operation 197 'load' 'add104_2262_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%add104_2160_loc_load = load i32 %add104_2160_loc"   --->   Operation 198 'load' 'add104_2160_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%add104_2058_loc_load = load i32 %add104_2058_loc"   --->   Operation 199 'load' 'add104_2058_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%add104_1956_loc_load = load i32 %add104_1956_loc"   --->   Operation 200 'load' 'add104_1956_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%add104_1854_loc_load = load i32 %add104_1854_loc"   --->   Operation 201 'load' 'add104_1854_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%add104_1752_loc_load = load i32 %add104_1752_loc"   --->   Operation 202 'load' 'add104_1752_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%add104_1650_loc_load = load i32 %add104_1650_loc"   --->   Operation 203 'load' 'add104_1650_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%add104_1548_loc_load = load i32 %add104_1548_loc"   --->   Operation 204 'load' 'add104_1548_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 205 [1/1] (0.00ns)   --->   "%add104_1446_loc_load = load i32 %add104_1446_loc"   --->   Operation 205 'load' 'add104_1446_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 206 [1/1] (0.00ns)   --->   "%add104_1344_loc_load = load i32 %add104_1344_loc"   --->   Operation 206 'load' 'add104_1344_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "%add104_1242_loc_load = load i32 %add104_1242_loc"   --->   Operation 207 'load' 'add104_1242_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 208 [1/1] (0.00ns)   --->   "%add104_1140_loc_load = load i32 %add104_1140_loc"   --->   Operation 208 'load' 'add104_1140_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 209 [1/1] (0.00ns)   --->   "%add104_1038_loc_load = load i32 %add104_1038_loc"   --->   Operation 209 'load' 'add104_1038_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 210 [1/1] (0.00ns)   --->   "%add104_936_loc_load = load i32 %add104_936_loc"   --->   Operation 210 'load' 'add104_936_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%add104_834_loc_load = load i32 %add104_834_loc"   --->   Operation 211 'load' 'add104_834_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%add104_732_loc_load = load i32 %add104_732_loc"   --->   Operation 212 'load' 'add104_732_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 213 [1/1] (0.00ns)   --->   "%add104_630_loc_load = load i32 %add104_630_loc"   --->   Operation 213 'load' 'add104_630_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%add104_528_loc_load = load i32 %add104_528_loc"   --->   Operation 214 'load' 'add104_528_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%add104_426_loc_load = load i32 %add104_426_loc"   --->   Operation 215 'load' 'add104_426_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%add104_324_loc_load = load i32 %add104_324_loc"   --->   Operation 216 'load' 'add104_324_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%add104_222_loc_load = load i32 %add104_222_loc"   --->   Operation 217 'load' 'add104_222_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%add104_120_loc_load = load i32 %add104_120_loc"   --->   Operation 218 'load' 'add104_120_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "%add10418_loc_load = load i32 %add10418_loc"   --->   Operation 219 'load' 'add10418_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 220 [2/2] (0.00ns)   --->   "%call_ln0 = call void @float_safe_softmax2_Pipeline_reduce_partial, i32 %add10418_loc_load, i32 %add104_120_loc_load, i32 %add104_222_loc_load, i32 %add104_324_loc_load, i32 %add104_426_loc_load, i32 %add104_528_loc_load, i32 %add104_630_loc_load, i32 %add104_732_loc_load, i32 %add104_834_loc_load, i32 %add104_936_loc_load, i32 %add104_1038_loc_load, i32 %add104_1140_loc_load, i32 %add104_1242_loc_load, i32 %add104_1344_loc_load, i32 %add104_1446_loc_load, i32 %add104_1548_loc_load, i32 %add104_1650_loc_load, i32 %add104_1752_loc_load, i32 %add104_1854_loc_load, i32 %add104_1956_loc_load, i32 %add104_2058_loc_load, i32 %add104_2160_loc_load, i32 %add104_2262_loc_load, i32 %add104_2364_loc_load, i32 %add104_2466_loc_load, i32 %add104_2568_loc_load, i32 %add104_2670_loc_load, i32 %add104_2772_loc_load, i32 %add104_2874_loc_load, i32 %add104_2976_loc_load, i32 %add104_3078_loc_load, i32 %add104_3180_loc_load, i32 %sum_loc"   --->   Operation 220 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.78>
ST_21 : Operation 221 [1/2] (0.78ns)   --->   "%call_ln0 = call void @float_safe_softmax2_Pipeline_reduce_partial, i32 %add10418_loc_load, i32 %add104_120_loc_load, i32 %add104_222_loc_load, i32 %add104_324_loc_load, i32 %add104_426_loc_load, i32 %add104_528_loc_load, i32 %add104_630_loc_load, i32 %add104_732_loc_load, i32 %add104_834_loc_load, i32 %add104_936_loc_load, i32 %add104_1038_loc_load, i32 %add104_1140_loc_load, i32 %add104_1242_loc_load, i32 %add104_1344_loc_load, i32 %add104_1446_loc_load, i32 %add104_1548_loc_load, i32 %add104_1650_loc_load, i32 %add104_1752_loc_load, i32 %add104_1854_loc_load, i32 %add104_1956_loc_load, i32 %add104_2058_loc_load, i32 %add104_2160_loc_load, i32 %add104_2262_loc_load, i32 %add104_2364_loc_load, i32 %add104_2466_loc_load, i32 %add104_2568_loc_load, i32 %add104_2670_loc_load, i32 %add104_2772_loc_load, i32 %add104_2874_loc_load, i32 %add104_2976_loc_load, i32 %add104_3078_loc_load, i32 %add104_3180_loc_load, i32 %sum_loc"   --->   Operation 221 'call' 'call_ln0' <Predicate = true> <Delay = 0.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 222 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 222 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 223 [2/2] (0.00ns)   --->   "%call_ln0 = call void @float_safe_softmax2_Pipeline_normalize_blocks, i32 %exp_x, i32 %sum_loc_load, i32 %exp_x_1, i32 %exp_x_2, i32 %exp_x_3, i32 %exp_x_4, i32 %exp_x_5, i32 %exp_x_6, i32 %exp_x_7, i32 %exp_x_8, i32 %exp_x_9, i32 %exp_x_10, i32 %exp_x_11, i32 %exp_x_12, i32 %exp_x_13, i32 %exp_x_14, i32 %exp_x_15, i32 %exp_x_16, i32 %exp_x_17, i32 %exp_x_18, i32 %exp_x_19, i32 %exp_x_20, i32 %exp_x_21, i32 %exp_x_22, i32 %exp_x_23, i32 %exp_x_24, i32 %exp_x_25, i32 %exp_x_26, i32 %exp_x_27, i32 %exp_x_28, i32 %exp_x_29, i32 %exp_x_30, i32 %exp_x_31, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"   --->   Operation 223 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_31, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 224 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_30, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 225 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_29, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 226 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_28, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 227 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_27, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 228 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_26, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 229 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_25, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 230 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_24, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 231 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_23, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 232 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_22, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 233 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 234 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_21, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 234 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_20, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 235 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_19, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 236 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_18, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 237 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_17, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 238 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_16, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 239 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_15, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 240 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_14, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 241 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_13, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 242 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_12, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 243 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_11, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 244 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_10, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 245 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_9, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 246 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_8, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 247 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_7, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 248 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_6, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 249 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 250 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_5, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 250 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_4, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 251 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_3, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 252 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_2, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 253 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 254 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_1, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 254 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%specmemcore_ln805 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x, i64 666, i64 18, i64 18446744073709551615" [activation_accelerator.cpp:805]   --->   Operation 255 'specmemcore' 'specmemcore_ln805' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 256 [1/2] (0.00ns)   --->   "%call_ln0 = call void @float_safe_softmax2_Pipeline_normalize_blocks, i32 %exp_x, i32 %sum_loc_load, i32 %exp_x_1, i32 %exp_x_2, i32 %exp_x_3, i32 %exp_x_4, i32 %exp_x_5, i32 %exp_x_6, i32 %exp_x_7, i32 %exp_x_8, i32 %exp_x_9, i32 %exp_x_10, i32 %exp_x_11, i32 %exp_x_12, i32 %exp_x_13, i32 %exp_x_14, i32 %exp_x_15, i32 %exp_x_16, i32 %exp_x_17, i32 %exp_x_18, i32 %exp_x_19, i32 %exp_x_20, i32 %exp_x_21, i32 %exp_x_22, i32 %exp_x_23, i32 %exp_x_24, i32 %exp_x_25, i32 %exp_x_26, i32 %exp_x_27, i32 %exp_x_28, i32 %exp_x_29, i32 %exp_x_30, i32 %exp_x_31, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"   --->   Operation 256 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "%ret_ln911 = ret" [activation_accelerator.cpp:911]   --->   Operation 257 'ret' 'ret_ln911' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 2.97ns
The critical path consists of the following:
	'load' operation ('mux_case_1_loc_load') on local variable 'mux_case_1_loc' [193]  (0 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [195]  (2.97 ns)

 <State 4>: 5.95ns
The critical path consists of the following:
	'load' operation ('mux_case_2_loc_load') on local variable 'mux_case_2_loc' [192]  (0 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [196]  (2.97 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [197]  (2.97 ns)

 <State 5>: 5.95ns
The critical path consists of the following:
	'load' operation ('mux_case_4_loc_load') on local variable 'mux_case_4_loc' [190]  (0 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [198]  (2.97 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [199]  (2.97 ns)

 <State 6>: 5.95ns
The critical path consists of the following:
	'load' operation ('mux_case_6_loc_load') on local variable 'mux_case_6_loc' [188]  (0 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [200]  (2.97 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [201]  (2.97 ns)

 <State 7>: 5.95ns
The critical path consists of the following:
	'load' operation ('mux_case_8_loc_load') on local variable 'mux_case_8_loc' [186]  (0 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [202]  (2.97 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [203]  (2.97 ns)

 <State 8>: 5.95ns
The critical path consists of the following:
	'load' operation ('mux_case_10_loc_load') on local variable 'mux_case_10_loc' [184]  (0 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [204]  (2.97 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [205]  (2.97 ns)

 <State 9>: 5.95ns
The critical path consists of the following:
	'load' operation ('mux_case_12_loc_load') on local variable 'mux_case_12_loc' [182]  (0 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [206]  (2.97 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [207]  (2.97 ns)

 <State 10>: 5.95ns
The critical path consists of the following:
	'load' operation ('mux_case_14_loc_load') on local variable 'mux_case_14_loc' [180]  (0 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [208]  (2.97 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [209]  (2.97 ns)

 <State 11>: 5.95ns
The critical path consists of the following:
	'load' operation ('mux_case_16_loc_load') on local variable 'mux_case_16_loc' [178]  (0 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [210]  (2.97 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [211]  (2.97 ns)

 <State 12>: 5.95ns
The critical path consists of the following:
	'load' operation ('mux_case_18_loc_load') on local variable 'mux_case_18_loc' [176]  (0 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [212]  (2.97 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [213]  (2.97 ns)

 <State 13>: 5.95ns
The critical path consists of the following:
	'load' operation ('mux_case_20_loc_load') on local variable 'mux_case_20_loc' [174]  (0 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [214]  (2.97 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [215]  (2.97 ns)

 <State 14>: 5.95ns
The critical path consists of the following:
	'load' operation ('mux_case_22_loc_load') on local variable 'mux_case_22_loc' [172]  (0 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [216]  (2.97 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [217]  (2.97 ns)

 <State 15>: 5.95ns
The critical path consists of the following:
	'load' operation ('mux_case_24_loc_load') on local variable 'mux_case_24_loc' [170]  (0 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [218]  (2.97 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [219]  (2.97 ns)

 <State 16>: 5.95ns
The critical path consists of the following:
	'load' operation ('mux_case_26_loc_load') on local variable 'mux_case_26_loc' [168]  (0 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [220]  (2.97 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [221]  (2.97 ns)

 <State 17>: 5.95ns
The critical path consists of the following:
	'load' operation ('mux_case_28_loc_load') on local variable 'mux_case_28_loc' [166]  (0 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [222]  (2.97 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [223]  (2.97 ns)

 <State 18>: 5.95ns
The critical path consists of the following:
	'load' operation ('mux_case_30_loc_load') on local variable 'mux_case_30_loc' [164]  (0 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [224]  (2.97 ns)
	'call' operation ('max_val', activation_accelerator.cpp:854) to 'fmaxf' [225]  (2.97 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0.785ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'float_safe_softmax2_Pipeline_reduce_partial' [259]  (0.785 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
