PPA Report for dual_clock_reset_sync
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 0
FF Count: 6
IO Count: 5
Cell Count: 22

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 271.74 MHz
Reg-to-Reg Critical Path Delay: 2.980 ns

POWER METRICS:
-------------
Total Power Consumption: 0.843 W
