
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/2022.1/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nz264' on host 'en-ec-zhang-24.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed Nov 15 21:51:08 EST 2023
INFO: [HLS 200-10] In directory '/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis'
Sourcing Tcl script 'run_slr1.tcl'
INFO: [HLS 200-1510] Running: open_project out_slr1.prj -reset 
INFO: [HLS 200-10] Creating and opening project '/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj'.
INFO: [HLS 200-1510] Running: set_top kernel_trmm 
INFO: [HLS 200-1510] Running: add_files SLR1.cpp 
INFO: [HLS 200-10] Adding design file 'SLR1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp -cflags -std=gnu++0x 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -name ap_clk -period 2.5 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 2.5ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Analyzing design file 'SLR1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.79 seconds. CPU system time: 2.06 seconds. Elapsed time: 22.75 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'l_j01' is marked as complete unroll implied by the pipeline pragma (SLR1.cpp:73:9)
INFO: [HLS 214-186] Unrolling loop 'l_j01' (SLR1.cpp:73:9) in function 'S1' completely with a factor of 240 (SLR1.cpp:66:0)
INFO: [HLS 214-248] Applying array_partition to 'v29': Complete partitioning on dimension 2. (SLR1.cpp:87:0)
INFO: [HLS 214-248] Applying array_partition to 'B_buffer': Complete partitioning on dimension 2. (SLR1.cpp:87:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.13 seconds. CPU system time: 0.66 seconds. Elapsed time: 5.93 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.17 seconds; current allocated memory: 528.180 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.83 seconds; current allocated memory: 528.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_trmm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mul_i01'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'l_mul_i01'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.64 seconds. CPU system time: 0.13 seconds. Elapsed time: 5.82 seconds; current allocated memory: 528.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.27 seconds; current allocated memory: 528.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_trmm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.53 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.64 seconds; current allocated memory: 528.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 528.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'S1' pipeline 'l_mul_i01' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'S1' is 9600 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 240 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'S1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.57 seconds; current allocated memory: 592.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_trmm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v29_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmmINFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_store_i2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.64 seconds; current allocated memory: 648.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.42 seconds; current allocated memory: 648.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 648.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.33 seconds. CPU system time: 0 seconds. Elapsed time: 3.37 seconds; current allocated memory: 648.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_trmm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.36 seconds; current allocated memory: 648.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.41 seconds. CPU system time: 0 seconds. Elapsed time: 3.44 seconds; current allocated memory: 648.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S0_Pipeline_l_load_i0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'S0_Pipeline_l_load_i0' pipeline 'l_load_i0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'S0_Pipeline_l_load_i0' is 9600 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'S0_Pipeline_l_load_i0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.87 seconds; current allocated memory: 648.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S0_Pipeline_l_update_i1_l_k1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'S0_Pipeline_l_update_i1_l_k1' pipeline 'l_update_i1_l_k1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'S0_Pipeline_l_update_i1_l_k1' is 28937 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 240 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 240 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'S0_Pipeline_l_update_i1_l_k1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.5 seconds; current allocated memory: 712.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S0_Pipeline_l_store_i2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'S0_Pipeline_l_store_i2' pipeline 'l_store_i2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'S0_Pipeline_l_store_i2' is 9600 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'S0_Pipeline_l_store_i2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.59 seconds. CPU system time: 0.18 seconds. Elapsed time: 12.9 seconds; current allocated memory: 784.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'S0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'S0' is 12497 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Finished creating RTL model for 'S0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.17 seconds; current allocated memory: 848.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_trmm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_100' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_101' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_102' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_103' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_104' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_105' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_106' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_107' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_108' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_109' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_110' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_111' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_112' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_113' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_114' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_115' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_116' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_117' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_118' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_119' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_120' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_121' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_122' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_123' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_124' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_125' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_126' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_127' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_128' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_129' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_130' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_131' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_132' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_133' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_134' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_135' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_136' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_137' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_138' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_139' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_140' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_141' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_142' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_143' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_144' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_145' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_146' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_147' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_148' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_149' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_150' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_151' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_152' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_153' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_154' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_155' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_156' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_157' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_158' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_159' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_160' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_161' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_162' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_163' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_164' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_165' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_166' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_167' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_168' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_169' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_170' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_171' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_172' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_173' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_174' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_175' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_176' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_177' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_178' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_179' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_180' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_181' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_182' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_183' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_184' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_185' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_186' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_187' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_188' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_189' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_190' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_191' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_192' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_193' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_194' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_195' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_196' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_197' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_198' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_199' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_200' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_201' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_202' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_203' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_204' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_205' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_206' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_207' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_208' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_209' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_210' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_211' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_212' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_213' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_214' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_215' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_216' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_217' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_218' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_219' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_220' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_221' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_222' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_223' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_224' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_225' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_226' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_227' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_228' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_229' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_230' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_231' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_232' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_233' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_234' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_235' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_236' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_237' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_238' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v27_239' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_64' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_65' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_66' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_67' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_68' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_69' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_70' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_71' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_72' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_73' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_74' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_75' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_76' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_77' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_78' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_79' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_80' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_81' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_82' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_83' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_84' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_85' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_86' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_87' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_88' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_89' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_90' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_91' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_92' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_93' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_94' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_95' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_96' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_97' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_98' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_99' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_100' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_101' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_102' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_103' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_104' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_105' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_106' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_107' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_108' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_109' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_110' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_111' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_112' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_113' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_114' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_115' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_116' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_117' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_118' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_119' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_120' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_121' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_122' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_123' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_124' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_125' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_126' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_127' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_128' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_129' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_130' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_131' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_132' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_133' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_134' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_135' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_136' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_137' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_138' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_139' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_140' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_141' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_142' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_143' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_144' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_145' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_146' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_147' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_148' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_149' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_150' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_151' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_152' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_153' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_154' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_155' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_156' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_157' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_158' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_159' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_160' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_161' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_162' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_163' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_164' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_165' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_166' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_167' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_168' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_169' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_170' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_trmm/v28_171' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface modINFO: [HLS 200-111] Finished Updating report files: CPU user time: 47.55 seconds. CPU system time: 0.14 seconds. Elapsed time: 47.88 seconds; current allocated memory: 656.180 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_trmm.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_trmm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 586.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 105.83 seconds. CPU system time: 3.62 seconds. Elapsed time: 111.64 seconds; current allocated memory: -833.656 MB.
INFO: [HLS 200-1510] Running: export_design -flow impl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_trmm_fmul_32ns_32ns_32_6_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_trmm_fmul_32ns_32ns_32_6_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_trmm_fmul_32ns_32ns_32_6_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 21:58:36 2023...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module kernel_trmm
## set language verilog
## set family virtexuplushbm
## set device xcu280
## set package -fsvh2892
## set speed -2L-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "2.500"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:kernel_trmm:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project out_slr1.prj
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {kernel_trmm_fmul_32ns_32ns_32_6_max_dsp_1 kernel_trmm_flow_control_loop_pipe_sequential_init}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : </work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3135.570 ; gain = 72.027 ; free physical = 164381 ; free virtual = 674682
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2023-11-15 21:59:19 EST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 15 21:59:20 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Nov 15 21:59:20 2023] Launched synth_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/synth_1/runme.log
[Wed Nov 15 21:59:20 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 122231
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3760.984 ; gain = 333.812 ; free physical = 146464 ; free virtual = 657708
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-121999-zhang-24.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-121999-zhang-24.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3859.875 ; gain = 432.703 ; free physical = 147541 ; free virtual = 658786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3877.676 ; gain = 450.504 ; free physical = 147540 ; free virtual = 658785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3877.676 ; gain = 450.504 ; free physical = 147540 ; free virtual = 658785
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3877.680 ; gain = 0.000 ; free physical = 147528 ; free virtual = 658774
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/kernel_trmm.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/kernel_trmm.xdc]
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3973.402 ; gain = 0.000 ; free physical = 147337 ; free virtual = 658586
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3973.402 ; gain = 0.000 ; free physical = 147292 ; free virtual = 658540
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3973.402 ; gain = 546.230 ; free physical = 147419 ; free virtual = 658667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3973.402 ; gain = 546.230 ; free physical = 147419 ; free virtual = 658667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
------------------------------------
*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 155165
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3760.922 ; gain = 338.750 ; free physical = 150438 ; free virtual = 661868
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-154788-zhang-24.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-154788-zhang-24.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3853.844 ; gain = 431.672 ; free physical = 151450 ; free virtual = 662881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3871.645 ; gain = 449.473 ; free physical = 151452 ; free virtual = 662883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3871.645 ; gain = 449.473 ; free physical = 151452 ; free virtual = 662883
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3871.648 ; gain = 0.000 ; free physical = 151341 ; free virtual = 662772
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/kernel_trmm.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/kernel_trmm.xdc]
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3967.371 ; gain = 0.000 ; free physical = 151281 ; free virtual = 662712
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3967.371 ; gain = 0.000 ; free physical = 151281 ; free virtual = 662712
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3967.371 ; gain = 545.199 ; free physical = 151443 ; free virtual = 662874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3967.371 ; gain = 545.199 ; free physical = 151443 ; free virtual = 662874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3967.371 ; gain = 545.199 ; free physical = 151443 ; free virtual = 662874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3967.371 ; gain = 545.199 ; free physical = 151434 ; free virtual = 662866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3967.371 ; gain = 545.199 ; free physical = 151429 ; free virtual = 662867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 4269.953 ; gain = 847.781 ; free physical = 150947 ; free virtual = 662386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 4275.945 ; gain = 853.773 ; free physical = 150940 ; free virtual = 662378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 4302.984 ; gain = 880.812 ; free physical = 150930 ; free virtual = 662369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 4302.988 ; gain = 880.816 ; free physical = 150886 ; free virtual = 662324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 4302.988 ; gain = 880.816 ; free physical = 150886 ; free virtual = 662324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 4302.988 ; gain = 880.816 ; free physical = 150886 ; free virtual = 662324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 4302.988 ; gain = 880.816 ; free physical = 150886 ; free virtual = 662324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 4302.988 ; gain = 880.816 ; free physical = 150886 ; free virtual = 662324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 4302.988 ; gain = 880.816 ; free physical = 150886 ; free virtual = 662324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 4302.988 ; gain = 880.816 ; free physical = 150886 ; free virtual = 662324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 4302.988 ; gain = 785.090 ; free physical = 150924 ; free virtual = 662362
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 4302.992 ; gain = 880.816 ; free physical = 150924 ; free virtual = 662362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4302.992 ; gain = 0.000 ; free physical = 151007 ; free virtual = 662446
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4409.648 ; gain = 0.000 ; free physical = 150872 ; free virtual = 662311
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: dd33ab3a
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 4409.648 ; gain = 1404.812 ; free physical = 151082 ; free virtual = 662520
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 22:17:19 2023...
[Wed Nov 15 22:17:30 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:18:29 ; elapsed = 00:17:59 . Memory (MB): peak = 3173.168 ; gain = 0.000 ; free physical = 153719 ; free virtual = 665150
TIMESTAMP: HLS-REPORT: synthesis open_run: 2023-11-15 22:17:30 EST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu280-fsvh2892-2L-e
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4258.492 ; gain = 0.000 ; free physical = 152338 ; free virtual = 664104
INFO: [Netlist 29-17] Analyzing 27604 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 13 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/kernel_trmm.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/kernel_trmm.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 5288.035 ; gain = 0.000 ; free physical = 151572 ; free virtual = 663005
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24241 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1200 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 7680 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 7680 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 7680 instances

open_run: Time (s): cpu = 00:02:00 ; elapsed = 00:02:09 . Memory (MB): peak = 5288.035 ; gain = 2114.867 ; free physical = 151572 ; free virtual = 663004
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2023-11-15 22:19:39 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_trmm_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/kernel_trmm_utilization_hierarchical_synth.rpt
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5288.035 ; gain = 0.000 ; free physical = 151557 ; free virtual = 662989
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_trmm_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:05:17 ; elapsed = 00:01:43 . Memory (MB): peak = 8233.426 ; gain = 2945.391 ; free physical = 147988 ; free virtual = 659750
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_trmm_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_trmm_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
report_design_analysis: Time (s): cpu = 00:01:12 ; elapsed = 00:00:18 . Memory (MB): peak = 8233.426 ; gain = 0.000 ; free physical = 148363 ; free virtual = 659796
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/kernel_trmm_failfast_synth.rpt
 -I- design metrics completed in 7 seconds
 -I- DONT_TOUCH metric completed in 4 seconds
 -I- MARK_DEBUG metric completed in 4 seconds
 -I- utilization metrics completed in 6 seconds
 -I- control set metrics completed in 1 seconds
 -I- methodology check metrics completed in 37 seconds
 -I- average fanout metrics completed in 42 seconds (6 modules)
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/report/synth.AVGFO.rpt
 -I- non-FD high fanout nets completed in 24 seconds
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/report/synth.HFN.rpt
 -I- path budgeting metrics completed in 32 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 11.09% | OK     |
#  | FD                                                        | 50%       | 5.78%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 10.35% | OK     |
#  | CARRY8                                                    | 25%       | 2.06%  | OK     |
#  | MUXF7                                                     | 15%       | 2.36%  | OK     |
#  | DSP                                                       | 80%       | 13.31% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 13.31% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 1481   | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 4.50   | REVIEW |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 15     | REVIEW |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/report/kernel_trmm_failfast_synth.rpt
 -I- Number of criteria to review: 2
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 165 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2023-11-15 22:24:36 EST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2023-11-15 22:24:36 EST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2023-11-15 22:24:36 EST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2023-11-15 22:24:40 EST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2023-11-15 22:24:43 EST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2023-11-15 22:24:43 EST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2023-11-15 22:24:43 EST
HLS EXTRACTION: synth area_totals:  0 1303680 2607360 9024 4032 0 960
HLS EXTRACTION: synth area_current: 0 144577 150817 1201 0 0 752 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 1303680 LUT 144577 AVAIL_FF 2607360 FF 150817 AVAIL_DSP 9024 DSP 1201 AVAIL_BRAM 4032 BRAM 0 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 752 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/report/verilog/kernel_trmm_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             out_slr0.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Wed Nov 15 22:24:43 EST 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:         144577
FF:          150817
DSP:           1201
BRAM:             0
URAM:             0
LATCH:            0
SRL:            752
CLB:              0

#=== Final timing ===
CP required:                     2.500
CP achieved post-synthesis:      1.634
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2023-11-15 22:24:43 EST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Wed Nov 15 22:25:41 2023] Launched impl_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:22 ; elapsed = 00:00:58 . Memory (MB): peak = 13149.434 ; gain = 48.023 ; free physical = 149927 ; free virtual = 661579
[Wed Nov 15 22:25:41 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4142.070 ; gain = 28.992 ; free physical = 154503 ; free virtual = 666157
INFO: [Netlist 29-17] Analyzing 27604 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 13 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 6774.137 ; gain = 0.000 ; free physical = 152301 ; free virtual = 663955
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24241 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1200 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 7680 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 7680 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 7680 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1.2 (64-bit) build 3605665
open_checkpoint: Time (s): cpu = 00:01:52 ; elapsed = 00:01:34 . Memory (MB): peak = 6774.137 ; gain = 3778.230 ; free physical = 152312 ; free virtual = 663965
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 6838.160 ; gain = 64.023 ; free physical = 152276 ; free virtual = 663930

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 67779ec2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 6838.160 ; gain = 0.000 ; free physical = 152269 ; free virtual = 663922

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 240 inverter(s) to 2160 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 116d545f9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:24 . Memory (MB): peak = 6838.160 ; gain = 0.000 ; free physical = 153134 ; free virtual = 664787
INFO: [Opt 31-389] Phase Retarget created 5760 cells and removed 6000 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a152f3aa

Time (s): cpu = 00:01:02 ; elapsed = 00:00:26 . Memory (MB): peak = 6838.160 ; gain = 0.000 ; free physical = 153133 ; free virtual = 664787
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 720 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18cdf2199

Time (s): cpu = 00:01:57 ; elapsed = 00:01:23 . Memory (MB): peak = 6838.160 ; gain = 0.000 ; free physical = 153480 ; free virtual = 665134
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 308724 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 18cdf2199

Time (s): cpu = 00:01:58 ; elapsed = 00:01:23 . Memory (MB): peak = 6862.172 ; gain = 24.012 ; free physical = 153477 ; free virtual = 665131
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18cdf2199

Time (s): cpu = 00:01:58 ; elapsed = 00:01:23 . Memory (MB): peak = 6862.172 ; gain = 24.012 ; free physical = 153477 ; free virtual = 665131
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18cdf2199

Time (s): cpu = 00:01:58 ; elapsed = 00:01:23 . Memory (MB): peak = 6862.172 ; gain = 24.012 ; free physical = 153477 ; free virtual = 665131
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            5760  |            6000  |                                              0  |
|  Constant propagation         |               0  |             720  |                                              0  |
|  Sweep                        |               0  |          308724  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6862.172 ; gain = 0.000 ; free physical = 153508 ; free virtual = 665162
Ending Logic Optimization Task | Checksum: 11828dc4a

Time (s): cpu = 00:01:58 ; elapsed = 00:01:23 . Memory (MB): peak = 6862.172 ; gain = 24.012 ; free physical = 153508 ; free virtual = 665162

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11828dc4a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6862.172 ; gain = 0.000 ; free physical = 153784 ; free virtual = 665438

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11828dc4a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6862.172 ; gain = 0.000 ; free physical = 153784 ; free virtual = 665438

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6862.172 ; gain = 0.000 ; free physical = 153784 ; free virtual = 665438
Ending Netlist Obfuscation Task | Checksum: 11828dc4a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6862.172 ; gain = 0.000 ; free physical = 153784 ; free virtual = 665438
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:12 ; elapsed = 00:01:32 . Memory (MB): peak = 6862.172 ; gain = 88.035 ; free physical = 153789 ; free virtual = 665442
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:12 ; elapsed = 00:01:06 . Memory (MB): peak = 6941.238 ; gain = 31.043 ; free physical = 153213 ; free virtual = 664868
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6941.238 ; gain = 0.000 ; free physical = 153205 ; free virtual = 664861
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ab2961df

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6941.238 ; gain = 0.000 ; free physical = 153205 ; free virtual = 664861
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6941.238 ; gain = 0.000 ; free physical = 153205 ; free virtual = 664861

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7482efe4

Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 6941.238 ; gain = 0.000 ; free physical = 153165 ; free virtual = 664821

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1645cae42

Time (s): cpu = 00:01:07 ; elapsed = 00:00:43 . Memory (MB): peak = 6941.238 ; gain = 0.000 ; free physical = 153067 ; free virtual = 664723

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1645cae42

Time (s): cpu = 00:01:07 ; elapsed = 00:00:43 . Memory (MB): peak = 6941.238 ; gain = 0.000 ; free physical = 153067 ; free virtual = 664723
Phase 1 Placer Initialization | Checksum: 1645cae42

Time (s): cpu = 00:01:07 ; elapsed = 00:00:43 . Memory (MB): peak = 6941.238 ; gain = 0.000 ; free physical = 153048 ; free virtual = 664704

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: f31d62e3

Time (s): cpu = 00:01:08 ; elapsed = 00:00:44 . Memory (MB): peak = 6941.238 ; gain = 0.000 ; free physical = 153013 ; free virtual = 664669

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: f31d62e3

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 6941.238 ; gain = 0.000 ; free physical = 153015 ; free virtual = 664671

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: f31d62e3

Time (s): cpu = 00:01:19 ; elapsed = 00:00:49 . Memory (MB): peak = 7147.000 ; gain = 205.762 ; free physical = 152726 ; free virtual = 664382

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 11d54456e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:49 . Memory (MB): peak = 7179.012 ; gain = 237.773 ; free physical = 152725 ; free virtual = 664381

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 11d54456e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:49 . Memory (MB): peak = 7179.012 ; gain = 237.773 ; free physical = 152725 ; free virtual = 664381
Phase 2.1.1 Partition Driven Placement | Checksum: 11d54456e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:49 . Memory (MB): peak = 7179.012 ; gain = 237.773 ; free physical = 152731 ; free virtual = 664387
Phase 2.1 Floorplanning | Checksum: 11d54456e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:49 . Memory (MB): peak = 7179.012 ; gain = 237.773 ; free physical = 152731 ; free virtual = 664387

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-670] No setup violation found.  PSIP Post Floorplan SLR Replication was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7179.012 ; gain = 0.000 ; free physical = 152728 ; free virtual = 664384

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 11d54456e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:49 . Memory (MB): peak = 7179.012 ; gain = 237.773 ; free physical = 152727 ; free virtual = 664383

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 11d54456e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:49 . Memory (MB): peak = 7179.012 ; gain = 237.773 ; free physical = 152727 ; free virtual = 664383

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 11d54456e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:49 . Memory (MB): peak = 7179.012 ; gain = 237.773 ; free physical = 152727 ; free virtual = 664383

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 7 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3 nets or LUTs. Breaked 0 LUT, combined 3 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7631.445 ; gain = 0.000 ; free physical = 152730 ; free virtual = 664386

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              3  |                     3  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              3  |                     3  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: f0fd3388

Time (s): cpu = 00:02:04 ; elapsed = 00:01:14 . Memory (MB): peak = 7631.445 ; gain = 690.207 ; free physical = 152731 ; free virtual = 664386
Phase 2.5 Global Placement Core | Checksum: 150ed3865

Time (s): cpu = 00:02:26 ; elapsed = 00:01:25 . Memory (MB): peak = 7631.445 ; gain = 690.207 ; free physical = 152723 ; free virtual = 664379
Phase 2 Global Placement | Checksum: 150ed3865

Time (s): cpu = 00:02:26 ; elapsed = 00:01:25 . Memory (MB): peak = 7631.445 ; gain = 690.207 ; free physical = 152735 ; free virtual = 664391

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e5905c54

Time (s): cpu = 00:02:37 ; elapsed = 00:01:30 . Memory (MB): peak = 7631.445 ; gain = 690.207 ; free physical = 152647 ; free virtual = 664303

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 787cc427

Time (s): cpu = 00:02:38 ; elapsed = 00:01:30 . Memory (MB): peak = 7631.445 ; gain = 690.207 ; free physical = 152604 ; free virtual = 664260

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: a262c506

Time (s): cpu = 00:02:40 ; elapsed = 00:01:32 . Memory (MB): peak = 7631.445 ; gain = 690.207 ; free physical = 152553 ; free virtual = 664209

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: f3ed0960

Time (s): cpu = 00:02:40 ; elapsed = 00:01:32 . Memory (MB): peak = 7631.445 ; gain = 690.207 ; free physical = 152542 ; free virtual = 664198

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 774ee083

Time (s): cpu = 00:02:41 ; elapsed = 00:01:32 . Memory (MB): peak = 7631.445 ; gain = 690.207 ; free physical = 152466 ; free virtual = 664122
Phase 3.3.3 Slice Area Swap | Checksum: 138bd58ef

Time (s): cpu = 00:02:42 ; elapsed = 00:01:33 . Memory (MB): peak = 7631.445 ; gain = 690.207 ; free physical = 152458 ; free virtual = 664114
Phase 3.3 Small Shape DP | Checksum: 1446233ae

Time (s): cpu = 00:02:42 ; elapsed = 00:01:33 . Memory (MB): peak = 7631.445 ; gain = 690.207 ; free physical = 152553 ; free virtual = 664209

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 124880f90

Time (s): cpu = 00:02:42 ; elapsed = 00:01:34 . Memory (MB): peak = 7631.445 ; gain = 690.207 ; free physical = 152558 ; free virtual = 664214

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 70099420

Time (s): cpu = 00:02:43 ; elapsed = 00:01:34 . Memory (MB): peak = 7631.445 ; gain = 690.207 ; free physical = 152558 ; free virtual = 664214
Phase 3 Detail Placement | Checksum: 70099420

Time (s): cpu = 00:02:43 ; elapsed = 00:01:34 . Memory (MB): peak = 7631.445 ; gain = 690.207 ; free physical = 152558 ; free virtual = 664214

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cdf8914d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.032 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1242b4537

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.13 . Memory (MB): peak = 7655.094 ; gain = 0.000 ; free physical = 152540 ; free virtual = 664196
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d9372b68

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.18 . Memory (MB): peak = 7655.094 ; gain = 0.000 ; free physical = 152540 ; free virtual = 664196
Phase 4.1.1.1 BUFG Insertion | Checksum: cdf8914d

Time (s): cpu = 00:02:55 ; elapsed = 00:01:40 . Memory (MB): peak = 7655.094 ; gain = 713.855 ; free physical = 152551 ; free virtual = 664207

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: cdf8914d

Time (s): cpu = 00:02:55 ; elapsed = 00:01:40 . Memory (MB): peak = 7655.094 ; gain = 713.855 ; free physical = 152551 ; free virtual = 664207

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: bdb52229

Time (s): cpu = 00:02:55 ; elapsed = 00:01:40 . Memory (MB): peak = 7655.094 ; gain = 713.855 ; free physical = 152552 ; free virtual = 664208

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=1.032. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: bdb52229

Time (s): cpu = 00:02:55 ; elapsed = 00:01:40 . Memory (MB): peak = 7655.094 ; gain = 713.855 ; free physical = 152551 ; free virtual = 664207

Time (s): cpu = 00:02:55 ; elapsed = 00:01:40 . Memory (MB): peak = 7655.094 ; gain = 713.855 ; free physical = 152555 ; free virtual = 664211
Phase 4.1 Post Commit Optimization | Checksum: bdb52229

Time (s): cpu = 00:02:55 ; elapsed = 00:01:40 . Memory (MB): peak = 7655.094 ; gain = 713.855 ; free physical = 152555 ; free virtual = 664211

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: bdb52229

Time (s): cpu = 00:03:28 ; elapsed = 00:02:08 . Memory (MB): peak = 7709.914 ; gain = 768.676 ; free physical = 152613 ; free virtual = 664269

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: bdb52229

Time (s): cpu = 00:03:28 ; elapsed = 00:02:08 . Memory (MB): peak = 7709.914 ; gain = 768.676 ; free physical = 152613 ; free virtual = 664269
Phase 4.3 Placer Reporting | Checksum: bdb52229

Time (s): cpu = 00:03:28 ; elapsed = 00:02:08 . Memory (MB): peak = 7709.914 ; gain = 768.676 ; free physical = 152613 ; free virtual = 664269

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7709.914 ; gain = 0.000 ; free physical = 152612 ; free virtual = 664268

Time (s): cpu = 00:03:28 ; elapsed = 00:02:08 . Memory (MB): peak = 7709.914 ; gain = 768.676 ; free physical = 152612 ; free virtual = 664268
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 774d33e3

Time (s): cpu = 00:03:28 ; elapsed = 00:02:08 . Memory (MB): peak = 7709.914 ; gain = 768.676 ; free physical = 152612 ; free virtual = 664268
Ending Placer Task | Checksum: 25cfc2b7

Time (s): cpu = 00:03:28 ; elapsed = 00:02:08 . Memory (MB): peak = 7709.914 ; gain = 768.676 ; free physical = 152613 ; free virtual = 664269
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:11 ; elapsed = 00:02:40 . Memory (MB): peak = 7709.914 ; gain = 768.676 ; free physical = 153226 ; free virtual = 664882
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 7709.914 ; gain = 0.000 ; free physical = 153204 ; free virtual = 664865
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.55 . Memory (MB): peak = 7709.914 ; gain = 0.000 ; free physical = 153143 ; free virtual = 664803
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7709.914 ; gain = 0.000 ; free physical = 153205 ; free virtual = 664864
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.15 . Memory (MB): peak = 7709.914 ; gain = 0.000 ; free physical = 153188 ; free virtual = 664850
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 16ccc681 ConstDB: 0 ShapeSum: f02fc36 RouteDB: 0
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152777 ; free virtual = 664439
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: d4f0eaa0 NumContArr: ac832c2a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1817416ca

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152756 ; free virtual = 664418

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1817416ca

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152630 ; free virtual = 664292

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1817416ca

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152630 ; free virtual = 664292

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 1817416ca

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152629 ; free virtual = 664290

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20531ee21

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152628 ; free virtual = 664290
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.122  | TNS=0.000  | WHS=0.024  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 182
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 141
  Number of Partially Routed Nets     = 41
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21d808d58

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152617 ; free virtual = 664278

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21d808d58

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152617 ; free virtual = 664278
Phase 3 Initial Routing | Checksum: 13638c569

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152510 ; free virtual = 664172

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.991  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: f555bdb1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152505 ; free virtual = 664166

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 181802bbe

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152505 ; free virtual = 664166
Phase 4 Rip-up And Reroute | Checksum: 181802bbe

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152505 ; free virtual = 664166

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 181802bbe

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152505 ; free virtual = 664166

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 181802bbe

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152505 ; free virtual = 664166
Phase 5 Delay and Skew Optimization | Checksum: 181802bbe

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152505 ; free virtual = 664166

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 151f22376

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152505 ; free virtual = 664166
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.991  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 151f22376

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152505 ; free virtual = 664166
Phase 6 Post Hold Fix | Checksum: 151f22376

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152505 ; free virtual = 664166

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000564698 %
  Global Horizontal Routing Utilization  = 0.000778952 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16fc32b0e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152490 ; free virtual = 664152

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16fc32b0e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152490 ; free virtual = 664151

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16fc32b0e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152490 ; free virtual = 664151

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 16fc32b0e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152501 ; free virtual = 664162

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.991  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 16fc32b0e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152494 ; free virtual = 664156
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152746 ; free virtual = 664408

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:23 ; elapsed = 00:00:53 . Memory (MB): peak = 7709.922 ; gain = 0.008 ; free physical = 152745 ; free virtual = 664406
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.19 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152735 ; free virtual = 664401
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 7709.922 ; gain = 0.000 ; free physical = 152747 ; free virtual = 664411
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 7733.004 ; gain = 0.000 ; free physical = 152731 ; free virtual = 664396
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 22:34:45 2023...
[Wed Nov 15 22:35:01 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:09:20 . Memory (MB): peak = 13149.434 ; gain = 0.000 ; free physical = 157171 ; free virtual = 668835
TIMESTAMP: HLS-REPORT: implementation open_run: 2023-11-15 22:35:01 EST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 13149.434 ; gain = 0.000 ; free physical = 157118 ; free virtual = 668783
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 13165.449 ; gain = 0.000 ; free physical = 156934 ; free virtual = 668599
Restored from archive | CPU: 0.080000 secs | Memory: 0.317390 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 13165.449 ; gain = 0.000 ; free physical = 156934 ; free virtual = 668599
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 13165.449 ; gain = 0.000 ; free physical = 156934 ; free virtual = 668599
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 13165.449 ; gain = 16.016 ; free physical = 156934 ; free virtual = 668599
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2023-11-15 22:35:08 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_trmm_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/kernel_trmm_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_trmm_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_route_status -file ./report/kernel_trmm_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_trmm_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_trmm_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/kernel_trmm_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 0 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.01%  | OK     |
#  | FD                                                        | 50%       | 0.01%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
#  | CARRY8                                                    | 25%       | 0.01%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 0.01%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.01%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 9      | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/report/kernel_trmm_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 3 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2023-11-15 22:35:16 EST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2023-11-15 22:35:16 EST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2023-11-15 22:35:16 EST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2023-11-15 22:35:16 EST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2023-11-15 22:35:16 EST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2023-11-15 22:35:16 EST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2023-11-15 22:35:16 EST
HLS EXTRACTION: impl area_totals:  0 1303680 2607360 9024 4032 162960 960
HLS EXTRACTION: impl area_current: 0 108 124 1 0 0 10 26 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 1303680 LUT 108 AVAIL_FF 2607360 FF 124 AVAIL_DSP 9024 DSP 1 AVAIL_BRAM 4032 BRAM 0 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 10 AVAIL_CLB 162960 CLB 26
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr0.prj/solution1/impl/report/verilog/kernel_trmm_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             out_slr0.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Wed Nov 15 22:35:16 EST 2023

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:            108
FF:             124
DSP:              1
BRAM:             0
URAM:             0
LATCH:            0
SRL:             10
CLB:             26

#=== Final timing ===
CP required:                     2.500
CP achieved post-synthesis:      1.634
CP achieved post-implementation: 1.503
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2023-11-15 22:35:16 EST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=0.996839, worst hold slack (WHS)=0.040941, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2023-11-15 22:35:16 EST
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 22:35:16 2023...
INFO: [HLS 200-802] Generated output file out_slr0.prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2415.38 seconds. CPU system time: 262.92 seconds. Elapsed time: 2518.94 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 2607.45 seconds. Total CPU system time: 268.17 seconds. Total elapsed time: 2720.24 seconds; peak allocated memory: 976.188 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Nov 15 22:36:04 2023...
 routing of the signal "B_buffer_62_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_buffer_87_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_buffer_87_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_buffer_87_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_buffer_87_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_buffer_87_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_buffer_87_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: 396347c NumContArr: 5cf5c19b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 608bf617

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 149903 ; free virtual = 661336

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 608bf617

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 149736 ; free virtual = 661169

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 608bf617

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 149721 ; free virtual = 661154

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 608bf617

Time (s): cpu = 00:00:50 ; elapsed = 00:00:21 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 149672 ; free virtual = 661105

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 998e1da1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:26 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 149648 ; free virtual = 661081
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.578  | TNS=0.000  | WHS=0.018  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 83328
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 80919
  Number of Partially Routed Nets     = 2409
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 9e6703ef

Time (s): cpu = 00:02:16 ; elapsed = 00:00:47 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 149099 ; free virtual = 660532

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 9e6703ef

Time (s): cpu = 00:02:16 ; elapsed = 00:00:47 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 149100 ; free virtual = 660533
Phase 3 Initial Routing | Checksum: 1496ac5af

Time (s): cpu = 00:02:36 ; elapsed = 00:00:54 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 149084 ; free virtual = 660517

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6853
 Number of Nodes with overlaps = 311
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.138  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: e0e2cf80

Time (s): cpu = 00:03:42 ; elapsed = 00:01:16 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 148492 ; free virtual = 659925

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 12afa786d

Time (s): cpu = 00:03:43 ; elapsed = 00:01:16 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 148496 ; free virtual = 659929
Phase 4 Rip-up And Reroute | Checksum: 12afa786d

Time (s): cpu = 00:03:43 ; elapsed = 00:01:17 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 148497 ; free virtual = 659930

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12afa786d

Time (s): cpu = 00:03:44 ; elapsed = 00:01:17 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 148494 ; free virtual = 659927

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12afa786d

Time (s): cpu = 00:03:44 ; elapsed = 00:01:17 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 148494 ; free virtual = 659927
Phase 5 Delay and Skew Optimization | Checksum: 12afa786d

Time (s): cpu = 00:03:45 ; elapsed = 00:01:17 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 148498 ; free virtual = 659932

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11b601296

Time (s): cpu = 00:04:06 ; elapsed = 00:01:23 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 148318 ; free virtual = 659751
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.138  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11b601296

Time (s): cpu = 00:04:06 ; elapsed = 00:01:23 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 148306 ; free virtual = 659739
Phase 6 Post Hold Fix | Checksum: 11b601296

Time (s): cpu = 00:04:06 ; elapsed = 00:01:23 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 148311 ; free virtual = 659744

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.246623 %
  Global Horizontal Routing Utilization  = 0.295943 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b05bc554

Time (s): cpu = 00:04:11 ; elapsed = 00:01:25 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 148294 ; free virtual = 659727

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b05bc554

Time (s): cpu = 00:04:11 ; elapsed = 00:01:25 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 148283 ; free virtual = 659716

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b05bc554

Time (s): cpu = 00:04:15 ; elapsed = 00:01:28 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 148295 ; free virtual = 659728

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: b05bc554

Time (s): cpu = 00:04:16 ; elapsed = 00:01:28 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 148300 ; free virtual = 659733

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.138  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: b05bc554

Time (s): cpu = 00:04:28 ; elapsed = 00:01:31 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 148181 ; free virtual = 659615
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:28 ; elapsed = 00:01:31 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 148487 ; free virtual = 659920

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:52 ; elapsed = 00:02:16 . Memory (MB): peak = 8448.605 ; gain = 0.004 ; free physical = 148487 ; free virtual = 659920
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 147733 ; free virtual = 659494
report_design_analysis: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 148048 ; free virtual = 659823
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 8448.605 ; gain = 0.000 ; free physical = 148300 ; free virtual = 659734
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:42 ; elapsed = 00:00:47 . Memory (MB): peak = 8448.609 ; gain = 0.004 ; free physical = 148267 ; free virtual = 659704
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:03 ; elapsed = 00:00:15 . Memory (MB): peak = 8448.609 ; gain = 0.000 ; free physical = 148038 ; free virtual = 659474
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:02 ; elapsed = 00:00:16 . Memory (MB): peak = 8472.617 ; gain = 24.008 ; free physical = 147857 ; free virtual = 659313
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 8472.617 ; gain = 0.000 ; free physical = 147562 ; free virtual = 659018
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 22:23:27 2023...
[Wed Nov 15 22:23:43 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:13:59 . Memory (MB): peak = 7353.375 ; gain = 0.000 ; free physical = 152448 ; free virtual = 663905
TIMESTAMP: HLS-REPORT: implementation open_run: 2023-11-15 22:23:43 EST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7353.375 ; gain = 0.000 ; free physical = 149257 ; free virtual = 660743
INFO: [Netlist 29-17] Analyzing 1440 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8032.605 ; gain = 229.605 ; free physical = 150972 ; free virtual = 662492
Restored from archive | CPU: 4.940000 secs | Memory: 121.546234 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8032.605 ; gain = 229.605 ; free physical = 150972 ; free virtual = 662492
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8032.605 ; gain = 0.000 ; free physical = 150995 ; free virtual = 662515
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 720 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 720 instances

open_run: Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 8032.605 ; gain = 679.230 ; free physical = 150985 ; free virtual = 662504
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2023-11-15 22:24:16 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_trmm_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/kernel_trmm_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_trmm_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:42 ; elapsed = 00:00:11 . Memory (MB): peak = 8048.602 ; gain = 15.996 ; free physical = 150314 ; free virtual = 661834
INFO: HLS-REPORT: Running report: report_route_status -file ./report/kernel_trmm_status_routed.rpt
report_route_status: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 8261.258 ; gain = 212.656 ; free physical = 150379 ; free virtual = 661899
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_trmm_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_trmm_design_analysis_routed.rpt
report_design_analysis: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 8261.258 ; gain = 0.000 ; free physical = 149955 ; free virtual = 661698
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/kernel_trmm_failfast_routed.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 5 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 12 seconds
 -I- average fanout metrics completed in 11 seconds (0 modules)
 -I- non-FD high fanout nets completed in 6 seconds
 -I- path budgeting metrics completed in 10 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 1.22%  | OK     |
#  | FD                                                        | 50%       | 1.52%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
#  | CARRY8                                                    | 25%       | 0.44%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 7.98%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 7.98%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 484    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/report/kernel_trmm_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 47 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2023-11-15 22:25:43 EST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2023-11-15 22:25:43 EST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2023-11-15 22:25:43 EST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2023-11-15 22:25:44 EST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2023-11-15 22:25:44 EST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2023-11-15 22:25:44 EST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2023-11-15 22:25:44 EST
HLS EXTRACTION: impl area_totals:  0 1303680 2607360 9024 4032 162960 960
HLS EXTRACTION: impl area_current: 0 15867 39639 720 0 0 9 4922 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 1303680 LUT 15867 AVAIL_FF 2607360 FF 39639 AVAIL_DSP 9024 DSP 720 AVAIL_BRAM 4032 BRAM 0 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 9 AVAIL_CLB 162960 CLB 4922
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/trmm/trmm_pnr_vitis/out_slr1.prj/solution1/impl/report/verilog/kernel_trmm_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             out_slr1.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Wed Nov 15 22:25:44 EST 2023

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          15867
FF:           39639
DSP:            720
BRAM:             0
URAM:             0
LATCH:            0
SRL:              9
CLB:           4922

#=== Final timing ===
CP required:                     2.500
CP achieved post-synthesis:      1.563
CP achieved post-implementation: 2.362
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2023-11-15 22:25:44 EST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=0.137837, worst hold slack (WHS)=0.030000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2023-11-15 22:25:44 EST
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 22:25:44 2023...
INFO: [HLS 200-802] Generated output file out_slr1.prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1314.54 seconds. CPU system time: 194.21 seconds. Elapsed time: 1996.18 seconds; current allocated memory: 64.000 MB.
INFO: [HLS 200-112] Total CPU user time: 1423.87 seconds. Total CPU system time: 199 seconds. Total elapsed time: 2110.72 seconds; peak allocated memory: 1.455 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Nov 15 22:26:19 2023...
