<module name="VPAC0_PAR_VPAC_VISS0_S_VBUSP_MMR_CFG_VISS_TOP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="VISS_REVISION_REG" acronym="VISS_REVISION_REG" offset="0x0" width="32" description="VISS PID">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Used to distinguish between old scheme and new scheme." range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="BU indicator DSPS ==&amp;amp;gt; 0x0 WTBU ==&amp;amp;gt; 0x1 Processors ==&amp;amp;gt; 0x2" range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x4C4" description="Function indicates a software compatible module family." range="" rwaccess="R"/>
    <bitfield id="RTL" width="5" begin="15" end="11" resetval="0x0" description="RTL Version." range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major Revision." range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Indicates a special version for a particular device." range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor Revision." range="" rwaccess="R"/>
  </register>
  <register id="VISS_LINEMEM_SIZE" acronym="VISS_LINEMEM_SIZE" offset="0x8" width="32" description="Captures the no. of pixels per line supported by the VISS">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="LINEMEM_SZ" width="14" begin="13" end="0" resetval="0x1000" description="No." range="" rwaccess="R"/>
  </register>
  <register id="VISS_CNTL" acronym="VISS_CNTL" offset="0x10" width="32" description="VISS top control">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NSF4V_EN" width="1" begin="1" end="1" resetval="0x0" description="'1' -&amp;amp;gt; NSF4V is ON , '0' -&amp;amp;gt; NSF4V is off i.e." range="" rwaccess="RW"/>
    <bitfield id="GLBCE_EN" width="1" begin="0" end="0" resetval="0x0" description="'1' -&amp;amp;gt; GLBCE is ON , '0' -&amp;amp;gt; GLBCE is off i.e." range="" rwaccess="RW"/>
  </register>
  <register id="VISS_DBG_CTL" acronym="VISS_DBG_CTL" offset="0x80" width="32" description="Enable for VISS debug staus capture">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRTL_WR_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable to Capture Partial Write to any VISS end point" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VISS_DBG_STAT" acronym="VISS_DBG_STAT" offset="0x84" width="32" description="Set/Clear for VISS debug status">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRTL_WR" width="1" begin="1" end="1" resetval="0x0" description="Status/Clear for Partial Write to any VISS end point." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="VISS_GLBCECONFIG" acronym="VISS_GLBCECONFIG" offset="0x100" width="32" description="GLBCE Configuration">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="GLBCE_PCLKFREE" width="1" begin="0" end="0" resetval="0x0" description="'1'-&amp;amp;gt; GLBCE pclk is free running , '0' -&amp;amp;gt; GLBCE pclk is gated pixel clock" range="" rwaccess="RW"/>
  </register>
  <register id="VISS_GLBCE_VPSYNCDLY" acronym="VISS_GLBCE_VPSYNCDLY" offset="0x104" width="32" description="Delay of GLBCE Core, used to regenerate VS/VE VPORT signals">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="V_DLY" width="8" begin="15" end="8" resetval="0x1" description="Line delay between GLBCE.VS_In to GLBCE.VS_Out" range="" rwaccess="RW"/>
    <bitfield id="H_DLY" width="8" begin="7" end="0" resetval="0x3C" description="Cycle delay between GLBCE.HS_In to GLBCE.HS_Out minus 1" range="" rwaccess="RW"/>
  </register>
  <register id="VISS_GLBCE_INT_STAT" acronym="VISS_GLBCE_INT_STAT" offset="0x108" width="32" description="Set on internal interutp event and clr by SW">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="VSYNC_ERR" width="1" begin="6" end="6" resetval="0x0" description="status/clear for GLBCE VSYNC Delay programmation error." range="" rwaccess="RW1C"/>
    <bitfield id="HSYNC_ERR" width="1" begin="5" end="5" resetval="0x0" description="status/clear for GLBCE HSYNC Delay programmation error." range="" rwaccess="RW1C"/>
    <bitfield id="VP_ERR" width="1" begin="4" end="4" resetval="0x0" description="status/clear for GLBCE Input frame start error." range="" rwaccess="RW1C"/>
    <bitfield id="FILT_DONE" width="1" begin="3" end="3" resetval="0x0" description="status/clear for GLBCE Filtering Done event." range="" rwaccess="RW1C"/>
    <bitfield id="FILT_START" width="1" begin="2" end="2" resetval="0x0" description="status/clear for GLBCE Filtering Start event." range="" rwaccess="RW1C"/>
    <bitfield id="STATMEM_CFG_ERR" width="1" begin="1" end="1" resetval="0x0" description="status/clear for statastics memory configuration error." range="" rwaccess="RW1C"/>
    <bitfield id="MMR_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="status/clear for mmr configuration error." range="" rwaccess="RW1C"/>
  </register>
  <register id="VISS_GLBCE_DBG_CTL" acronym="VISS_GLBCE_DBG_CTL" offset="0x10C" width="32" description="Enable for GLBCE debug events">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOF_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable for EOF at GLBCE output" range="" rwaccess="RW"/>
    <bitfield id="EOL_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable for EOF at GLBCE output" range="" rwaccess="RW"/>
    <bitfield id="SOF_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable for SOF at GLBCE input" range="" rwaccess="RW"/>
    <bitfield id="SOL_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable for SOL at GLBCE input" range="" rwaccess="RW"/>
    <bitfield id="DBG_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable debug features, set to '0' to disable all debug events" range="" rwaccess="RW"/>
  </register>
  <register id="VISS_GLBCE_DBG_STAT" acronym="VISS_GLBCE_DBG_STAT" offset="0x110" width="32" description="Set/Clear for GLBCE debug events">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOF" width="1" begin="4" end="4" resetval="0x0" description="Status/Clear for EOF at GLBCE output." range="" rwaccess="RW1C"/>
    <bitfield id="EOL" width="1" begin="3" end="3" resetval="0x0" description="Status/Clear for EOF at GLBCE output." range="" rwaccess="RW1C"/>
    <bitfield id="SOF" width="1" begin="2" end="2" resetval="0x0" description="Status/Clear for SOF at GLBCE input." range="" rwaccess="RW1C"/>
    <bitfield id="SOL" width="1" begin="1" end="1" resetval="0x0" description="Status/Clear for SOL at GLBCE input." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
</module>
