

================================================================
== Vitis HLS Report for 'reduce_accum2_ii_is_4'
================================================================
* Date:           Sun Jul 10 12:43:26 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        reduce_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9234|     9234|  46.170 us|  46.170 us|  9234|  9234|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                 |                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                     Instance                    |                 Module                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_reduce_accum2_ii_is_4_Pipeline_1_fu_34       |reduce_accum2_ii_is_4_Pipeline_1       |        4|        4|  20.000 ns|  20.000 ns|     4|     4|       no|
        |grp_reduce_accum2_ii_is_4_Pipeline_accum2_fu_40  |reduce_accum2_ii_is_4_Pipeline_accum2  |     9219|     9219|  46.095 us|  46.095 us|  9219|  9219|       no|
        +-------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%accum_0_2_loc = alloca i64 1"   --->   Operation 13 'alloca' 'accum_0_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%accum_1_2_loc = alloca i64 1"   --->   Operation 14 'alloca' 'accum_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%accum_0_0_loc = alloca i64 1"   --->   Operation 15 'alloca' 'accum_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%accum_1_0_loc = alloca i64 1"   --->   Operation 16 'alloca' 'accum_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @reduce_accum2_ii_is_4_Pipeline_1, i32 %accum_1_0_loc, i32 %accum_0_0_loc"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 18 [1/2] (0.87ns)   --->   "%call_ln0 = call void @reduce_accum2_ii_is_4_Pipeline_1, i32 %accum_1_0_loc, i32 %accum_0_0_loc"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.42>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%accum_1_0_loc_load = load i32 %accum_1_0_loc"   --->   Operation 19 'load' 'accum_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%accum_0_0_loc_load = load i32 %accum_0_0_loc"   --->   Operation 20 'load' 'accum_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.42ns)   --->   "%call_ln0 = call void @reduce_accum2_ii_is_4_Pipeline_accum2, i32 %accum_1_0_loc_load, i32 %accum_0_0_loc_load, i32 %A, i32 %accum_1_2_loc, i32 %accum_0_2_loc"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @reduce_accum2_ii_is_4_Pipeline_accum2, i32 %accum_1_0_loc_load, i32 %accum_0_0_loc_load, i32 %A, i32 %accum_1_2_loc, i32 %accum_0_2_loc"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%accum_1_2_loc_load = load i32 %accum_1_2_loc"   --->   Operation 23 'load' 'accum_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%accum_0_2_loc_load = load i32 %accum_0_2_loc"   --->   Operation 24 'load' 'accum_0_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [8/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_0_2_loc_load, i32 %accum_1_2_loc_load" [reduce.cpp:36]   --->   Operation 25 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.45>
ST_6 : Operation 26 [7/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_0_2_loc_load, i32 %accum_1_2_loc_load" [reduce.cpp:36]   --->   Operation 26 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.45>
ST_7 : Operation 27 [6/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_0_2_loc_load, i32 %accum_1_2_loc_load" [reduce.cpp:36]   --->   Operation 27 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.45>
ST_8 : Operation 28 [5/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_0_2_loc_load, i32 %accum_1_2_loc_load" [reduce.cpp:36]   --->   Operation 28 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.45>
ST_9 : Operation 29 [4/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_0_2_loc_load, i32 %accum_1_2_loc_load" [reduce.cpp:36]   --->   Operation 29 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.45>
ST_10 : Operation 30 [3/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_0_2_loc_load, i32 %accum_1_2_loc_load" [reduce.cpp:36]   --->   Operation 30 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.45>
ST_11 : Operation 31 [2/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_0_2_loc_load, i32 %accum_1_2_loc_load" [reduce.cpp:36]   --->   Operation 31 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.45>
ST_12 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 33 [1/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_0_2_loc_load, i32 %accum_1_2_loc_load" [reduce.cpp:36]   --->   Operation 33 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln36 = ret i32 %add5" [reduce.cpp:36]   --->   Operation 34 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
accum_0_2_loc      (alloca       ) [ 0011110000000]
accum_1_2_loc      (alloca       ) [ 0011110000000]
accum_0_0_loc      (alloca       ) [ 0111000000000]
accum_1_0_loc      (alloca       ) [ 0111000000000]
call_ln0           (call         ) [ 0000000000000]
accum_1_0_loc_load (load         ) [ 0000100000000]
accum_0_0_loc_load (load         ) [ 0000100000000]
call_ln0           (call         ) [ 0000000000000]
accum_1_2_loc_load (load         ) [ 0000001111111]
accum_0_2_loc_load (load         ) [ 0000001111111]
specinterface_ln0  (specinterface) [ 0000000000000]
add5               (fadd         ) [ 0000000000000]
ret_ln36           (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce_accum2_ii_is_4_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce_accum2_ii_is_4_Pipeline_accum2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="accum_0_2_loc_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="1" slack="0"/>
<pin id="20" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_0_2_loc/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="accum_1_2_loc_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="1" slack="0"/>
<pin id="24" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_1_2_loc/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="accum_0_0_loc_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_0_0_loc/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="accum_1_0_loc_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_1_0_loc/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_reduce_accum2_ii_is_4_Pipeline_1_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="0" index="2" bw="32" slack="0"/>
<pin id="38" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_reduce_accum2_ii_is_4_Pipeline_accum2_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="32" slack="0"/>
<pin id="44" dir="0" index="3" bw="32" slack="0"/>
<pin id="45" dir="0" index="4" bw="32" slack="2"/>
<pin id="46" dir="0" index="5" bw="32" slack="2"/>
<pin id="47" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add5/5 "/>
</bind>
</comp>

<comp id="54" class="1004" name="accum_1_0_loc_load_load_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="2"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_1_0_loc_load/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="accum_0_0_loc_load_load_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="2"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_0_0_loc_load/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="accum_1_2_loc_load_load_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="4"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_1_2_loc_load/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="accum_0_2_loc_load_load_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="4"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_0_2_loc_load/5 "/>
</bind>
</comp>

<comp id="70" class="1005" name="accum_0_2_loc_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="2"/>
<pin id="72" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="accum_0_2_loc "/>
</bind>
</comp>

<comp id="76" class="1005" name="accum_1_2_loc_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="2"/>
<pin id="78" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="accum_1_2_loc "/>
</bind>
</comp>

<comp id="82" class="1005" name="accum_0_0_loc_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_0_0_loc "/>
</bind>
</comp>

<comp id="88" class="1005" name="accum_1_0_loc_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="accum_1_0_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="21"><net_src comp="2" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="25"><net_src comp="2" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="29"><net_src comp="2" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="40" pin=3"/></net>

<net id="57"><net_src comp="54" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="61"><net_src comp="58" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="65"><net_src comp="62" pin="1"/><net_sink comp="50" pin=1"/></net>

<net id="69"><net_src comp="66" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="73"><net_src comp="18" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="70" pin="1"/><net_sink comp="40" pin=5"/></net>

<net id="75"><net_src comp="70" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="79"><net_src comp="22" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="40" pin=4"/></net>

<net id="81"><net_src comp="76" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="85"><net_src comp="26" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="87"><net_src comp="82" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="91"><net_src comp="30" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="34" pin=1"/></net>

<net id="93"><net_src comp="88" pin="1"/><net_sink comp="54" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: reduce_accum2_ii_is_4 : A | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		call_ln0 : 1
	State 4
	State 5
		add5 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		ret_ln36 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   call   |    grp_reduce_accum2_ii_is_4_Pipeline_1_fu_34   |    0    |    0    |    66   |    81   |
|          | grp_reduce_accum2_ii_is_4_Pipeline_accum2_fu_40 |    2    |  0.854  |   575   |   382   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                    grp_fu_50                    |    2    |    0    |   296   |   239   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    4    |  0.854  |   937   |   702   |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|accum_0_0_loc_reg_82|   32   |
|accum_0_2_loc_reg_70|   32   |
|accum_1_0_loc_reg_88|   32   |
|accum_1_2_loc_reg_76|   32   |
+--------------------+--------+
|        Total       |   128  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    0   |   937  |   702  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    0   |  1065  |   702  |
+-----------+--------+--------+--------+--------+
