{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712699686214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712699686230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 14:54:45 2024 " "Processing started: Tue Apr 09 14:54:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712699686230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699686230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K " "Command: quartus_map --read_settings_files=on --write_settings_files=off MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699686230 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Restructure Multiplexers Off " "Mode behavior is affected by advanced setting Restructure Multiplexers (default for this mode is Off)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1712699687832 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699687832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712699687987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712699687988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/lpm_bustri0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709610 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/lpm_bustri0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699709610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc68k.v 1 1 " "Found 1 design units, including 1 entities, in source file mc68k.v" { { "Info" "ISGN_ENTITY_NAME" "1 MC68K " "Found entity 1: MC68K" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699709631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch8Bit-bhvr " "Found design unit 1: Latch8Bit-bhvr" {  } { { "Latch8Bit.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Latch8Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709652 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latch8Bit " "Found entity 1: Latch8Bit" {  } { { "Latch8Bit.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Latch8Bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699709652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipIO " "Found entity 1: OnChipIO" {  } { { "OnChipIO.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/OnChipIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699709713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interruptpriorityencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interruptpriorityencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InterruptPriorityEncoder-bhvr " "Found design unit 1: InterruptPriorityEncoder-bhvr" {  } { { "InterruptPriorityEncoder.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/InterruptPriorityEncoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709737 ""} { "Info" "ISGN_ENTITY_NAME" "1 InterruptPriorityEncoder " "Found entity 1: InterruptPriorityEncoder" {  } { { "InterruptPriorityEncoder.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/InterruptPriorityEncoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699709737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iodecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iodecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IODecoder-bhvr " "Found design unit 1: IODecoder-bhvr" {  } { { "IODecoder.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/IODecoder.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709761 ""} { "Info" "ISGN_ENTITY_NAME" "1 IODecoder " "Found entity 1: IODecoder" {  } { { "IODecoder.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/IODecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699709761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Controller-bhvr " "Found design unit 1: LCD_Controller-bhvr" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/LCD_Controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709787 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/LCD_Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699709787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7segmentdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexto7segmentdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexTo7SegmentDisplay-bhvr " "Found design unit 1: HexTo7SegmentDisplay-bhvr" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/HexTo7SegmentDisplay.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709810 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexTo7SegmentDisplay " "Found entity 1: HexTo7SegmentDisplay" {  } { { "HexTo7SegmentDisplay.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/HexTo7SegmentDisplay.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699709810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-bhvr " "Found design unit 1: Timer-bhvr" {  } { { "Timer.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Timer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709831 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Timer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699709831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Dram " "Found entity 1: Dram" {  } { { "Dram.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Dram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699709862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_bustri2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri2-SYN " "Found design unit 1: lpm_bustri2-SYN" {  } { { "lpm_bustri2.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/lpm_bustri2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709873 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri2 " "Found entity 1: lpm_bustri2" {  } { { "lpm_bustri2.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/lpm_bustri2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699709873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tg68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tg68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68-logic " "Found design unit 1: TG68-logic" {  } { { "TG68.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/TG68.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709895 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68 " "Found entity 1: TG68" {  } { { "TG68.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/TG68.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699709895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamapper68k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamapper68k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMapper68k-a " "Found design unit 1: DataMapper68k-a" {  } { { "DataMapper68k.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/DataMapper68k.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709920 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMapper68k " "Found entity 1: DataMapper68k" {  } { { "DataMapper68k.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/DataMapper68k.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699709920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_6850.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acia_6850.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACIA_6850-rtl " "Found design unit 1: ACIA_6850-rtl" {  } { { "ACIA_6850.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ACIA_6850.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709942 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_6850 " "Found entity 1: ACIA_6850" {  } { { "ACIA_6850.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ACIA_6850.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699709942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acia_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACIA_RX-rtl " "Found design unit 1: ACIA_RX-rtl" {  } { { "ACIA_RX.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ACIA_RX.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709962 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_RX " "Found entity 1: ACIA_RX" {  } { { "ACIA_RX.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ACIA_RX.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699709962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acia_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACIA_TX-rtl " "Found design unit 1: ACIA_TX-rtl" {  } { { "ACIA_TX.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ACIA_TX.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709984 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_TX " "Found entity 1: ACIA_TX" {  } { { "ACIA_TX.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ACIA_TX.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699709984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699709984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68xxiodecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file m68xxiodecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M68xxIODecoder-bhvr " "Found design unit 1: M68xxIODecoder-bhvr" {  } { { "M68xxIODecoder.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68xxIODecoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710007 ""} { "Info" "ISGN_ENTITY_NAME" "1 M68xxIODecoder " "Found entity 1: M68xxIODecoder" {  } { { "M68xxIODecoder.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68xxIODecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latch3Bit-bhvr " "Found design unit 1: Latch3Bit-bhvr" {  } { { "Latch3Bit.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Latch3Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710028 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latch3Bit " "Found entity 1: Latch3Bit" {  } { { "Latch3Bit.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Latch3Bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipm68xxio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipm68xxio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipM68xxIO " "Found entity 1: OnChipM68xxIO" {  } { { "OnChipM68xxIO.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/OnChipM68xxIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_baudrate_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file acia_baudrate_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACIA_BaudRate_Generator " "Found entity 1: ACIA_BaudRate_Generator" {  } { { "ACIA_BaudRate_Generator.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ACIA_BaudRate_Generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acia_clock.vhd 4 1 " "Found 4 design units, including 1 entities, in source file acia_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_funcs " "Found design unit 1: bit_funcs" {  } { { "ACIA_Clock.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ACIA_Clock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710106 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bit_funcs-body " "Found design unit 2: bit_funcs-body" {  } { { "ACIA_Clock.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ACIA_Clock.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710106 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ACIA_Clock-rtl " "Found design unit 3: ACIA_Clock-rtl" {  } { { "ACIA_Clock.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ACIA_Clock.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710106 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACIA_Clock " "Found entity 1: ACIA_Clock" {  } { { "ACIA_Clock.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ACIA_Clock.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tg68_fast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tg68_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG68_fast-logic " "Found design unit 1: TG68_fast-logic" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/TG68_fast.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710137 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG68_fast " "Found entity 1: TG68_fast" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/TG68_fast.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traceexceptiongenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traceexceptiongenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TraceExceptionGenerator-bhvr " "Found design unit 1: TraceExceptionGenerator-bhvr" {  } { { "TraceExceptionGenerator.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/TraceExceptionGenerator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710159 ""} { "Info" "ISGN_ENTITY_NAME" "1 TraceExceptionGenerator " "Found entity 1: TraceExceptionGenerator" {  } { { "TraceExceptionGenerator.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/TraceExceptionGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traceexceptioncontrolbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traceexceptioncontrolbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TraceExceptionControlBit-bhvr " "Found design unit 1: TraceExceptionControlBit-bhvr" {  } { { "TraceExceptionControlBit.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/TraceExceptionControlBit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710179 ""} { "Info" "ISGN_ENTITY_NAME" "1 TraceExceptionControlBit " "Found entity 1: TraceExceptionControlBit" {  } { { "TraceExceptionControlBit.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/TraceExceptionControlBit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68000cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m68000cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M68000CPU " "Found entity 1: M68000CPU" {  } { { "M68000CPU.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68000CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busrequestlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busrequestlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusRequestLogic-fsm " "Found design unit 1: BusRequestLogic-fsm" {  } { { "BusRequestLogic.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/BusRequestLogic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710232 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusRequestLogic " "Found entity 1: BusRequestLogic" {  } { { "BusRequestLogic.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/BusRequestLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlebittristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlebittristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singlebittristate-SYN " "Found design unit 1: singlebittristate-SYN" {  } { { "SingleBitTriState.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/SingleBitTriState.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710243 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleBitTriState " "Found entity 1: SingleBitTriState" {  } { { "SingleBitTriState.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/SingleBitTriState.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmacontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dmacontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DMAController " "Found entity 1: DMAController" {  } { { "DMAController.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/DMAController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_dma_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_dma_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_DMA_Mux-bhvr " "Found design unit 1: CPU_DMA_Mux-bhvr" {  } { { "CPU_DMA_Mux.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/CPU_DMA_Mux.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710293 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_DMA_Mux " "Found entity 1: CPU_DMA_Mux" {  } { { "CPU_DMA_Mux.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/CPU_DMA_Mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchiprom16kwords.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchiprom16kwords.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipROM16KWords " "Found entity 1: OnChipROM16KWords" {  } { { "OnChipROM16KWords.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/OnChipROM16KWords.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchipram256kbyte.bdf 1 1 " "Found 1 design units, including 1 entities, in source file onchipram256kbyte.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipRam256kbyte " "Found entity 1: OnChipRam256kbyte" {  } { { "OnChipRam256kbyte.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/OnChipRam256kbyte.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockGen-rtl " "Found design unit 1: ClockGen-rtl" {  } { { "ClockGen.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ClockGen.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710366 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockGen " "Found entity 1: ClockGen" {  } { { "ClockGen.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ClockGen.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen/clockgen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgen/clockgen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGen_0002 " "Found entity 1: ClockGen_0002" {  } { { "ClockGen/ClockGen_0002.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ClockGen/ClockGen_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710396 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "OnChip32KWord.vhd " "Can't analyze file -- file OnChip32KWord.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1712699710412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramaddressmapper_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file ramaddressmapper_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamAddressMapper_Verilog " "Found entity 1: RamAddressMapper_Verilog" {  } { { "RamAddressMapper_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/RamAddressMapper_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32kbyte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram32kbyte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram32kbyte-SYN " "Found design unit 1: ram32kbyte-SYN" {  } { { "Ram32kByte.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Ram32kByte.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710446 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram32kByte " "Found entity 1: Ram32kByte" {  } { { "Ram32kByte.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Ram32kByte.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramblock_32kword.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sramblock_32kword.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SramBlock_32KWord " "Found entity 1: SramBlock_32KWord" {  } { { "SramBlock_32KWord.bdf" "" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/SramBlock_32KWord.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramblockdecoder_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file sramblockdecoder_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 SramBlockDecoder_Verilog " "Found entity 1: SramBlockDecoder_Verilog" {  } { { "SramBlockDecoder_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/SramBlockDecoder_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressdecoder_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file addressdecoder_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddressDecoder_Verilog " "Found entity 1: AddressDecoder_Verilog" {  } { { "AddressDecoder_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/AddressDecoder_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dtack_generator_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file dtack_generator_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dtack_Generator_Verilog " "Found entity 1: Dtack_Generator_Verilog" {  } { { "Dtack_Generator_Verilog.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Dtack_Generator_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68kdramcontroller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file m68kdramcontroller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 M68kDramController_Verilog " "Found entity 1: M68kDramController_Verilog" {  } { { "M68kDramController.qxp" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68kDramController.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config_encrypted.qxp 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_config_encrypted.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config_encrypted.qxp" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/I2C_AV_Config_encrypted.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699710964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699710964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speech_subsystem_encrypted.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speech_subsystem_encrypted.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speech_subsystem " "Found entity 1: speech_subsystem" {  } { { "speech_subsystem_encrypted.qxp" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/speech_subsystem_encrypted.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699711213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699711213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speech_synthesizer_wrapper_encrypted.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speech_synthesizer_wrapper_encrypted.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speech_synthesizer_wrapper " "Found entity 1: speech_synthesizer_wrapper" {  } { { "speech_synthesizer_wrapper_encrypted.qxp" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/speech_synthesizer_wrapper_encrypted.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699711347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699711347 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MC68K " "Elaborating entity \"MC68K\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712699711520 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B MC68K.v(64) " "Output port \"VGA_B\" at MC68K.v(64) has no driver" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712699711532 "|MC68K"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G MC68K.v(67) " "Output port \"VGA_G\" at MC68K.v(67) has no driver" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712699711532 "|MC68K"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R MC68K.v(69) " "Output port \"VGA_R\" at MC68K.v(69) has no driver" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712699711532 "|MC68K"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST MC68K.v(58) " "Output port \"ADC_CONVST\" at MC68K.v(58) has no driver" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712699711532 "|MC68K"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN MC68K.v(59) " "Output port \"ADC_DIN\" at MC68K.v(59) has no driver" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712699711532 "|MC68K"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK MC68K.v(61) " "Output port \"ADC_SCLK\" at MC68K.v(61) has no driver" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712699711533 "|MC68K"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N MC68K.v(65) " "Output port \"VGA_BLANK_N\" at MC68K.v(65) has no driver" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712699711533 "|MC68K"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK MC68K.v(66) " "Output port \"VGA_CLK\" at MC68K.v(66) has no driver" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712699711533 "|MC68K"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS MC68K.v(68) " "Output port \"VGA_HS\" at MC68K.v(68) has no driver" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712699711533 "|MC68K"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N MC68K.v(70) " "Output port \"VGA_SYNC_N\" at MC68K.v(70) has no driver" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712699711533 "|MC68K"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS MC68K.v(74) " "Output port \"VGA_VS\" at MC68K.v(74) has no driver" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1712699711533 "|MC68K"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipM68xxIO OnChipM68xxIO:b2v_inst11 " "Elaborating entity \"OnChipM68xxIO\" for hierarchy \"OnChipM68xxIO:b2v_inst11\"" {  } { { "MC68K.v" "b2v_inst11" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699711594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_6850 OnChipM68xxIO:b2v_inst11\|ACIA_6850:inst16 " "Elaborating entity \"ACIA_6850\" for hierarchy \"OnChipM68xxIO:b2v_inst11\|ACIA_6850:inst16\"" {  } { { "OnChipM68xxIO.bdf" "inst16" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/OnChipM68xxIO.bdf" { { 224 824 1008 448 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699711624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_RX OnChipM68xxIO:b2v_inst11\|ACIA_6850:inst16\|ACIA_RX:RxDev " "Elaborating entity \"ACIA_RX\" for hierarchy \"OnChipM68xxIO:b2v_inst11\|ACIA_6850:inst16\|ACIA_RX:RxDev\"" {  } { { "ACIA_6850.vhd" "RxDev" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ACIA_6850.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699711661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_TX OnChipM68xxIO:b2v_inst11\|ACIA_6850:inst16\|ACIA_TX:TxDev " "Elaborating entity \"ACIA_TX\" for hierarchy \"OnChipM68xxIO:b2v_inst11\|ACIA_6850:inst16\|ACIA_TX:TxDev\"" {  } { { "ACIA_6850.vhd" "TxDev" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ACIA_6850.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699711696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M68xxIODecoder OnChipM68xxIO:b2v_inst11\|M68xxIODecoder:inst " "Elaborating entity \"M68xxIODecoder\" for hierarchy \"OnChipM68xxIO:b2v_inst11\|M68xxIODecoder:inst\"" {  } { { "OnChipM68xxIO.bdf" "inst" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/OnChipM68xxIO.bdf" { { -64 376 624 48 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699711728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_BaudRate_Generator OnChipM68xxIO:b2v_inst11\|ACIA_BaudRate_Generator:inst1 " "Elaborating entity \"ACIA_BaudRate_Generator\" for hierarchy \"OnChipM68xxIO:b2v_inst11\|ACIA_BaudRate_Generator:inst1\"" {  } { { "OnChipM68xxIO.bdf" "inst1" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/OnChipM68xxIO.bdf" { { -320 792 976 -192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699711751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACIA_Clock OnChipM68xxIO:b2v_inst11\|ACIA_BaudRate_Generator:inst1\|ACIA_Clock:inst20 " "Elaborating entity \"ACIA_Clock\" for hierarchy \"OnChipM68xxIO:b2v_inst11\|ACIA_BaudRate_Generator:inst1\|ACIA_Clock:inst20\"" {  } { { "ACIA_BaudRate_Generator.bdf" "inst20" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ACIA_BaudRate_Generator.bdf" { { 128 736 944 224 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699711776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch3Bit OnChipM68xxIO:b2v_inst11\|ACIA_BaudRate_Generator:inst1\|Latch3Bit:inst1 " "Elaborating entity \"Latch3Bit\" for hierarchy \"OnChipM68xxIO:b2v_inst11\|ACIA_BaudRate_Generator:inst1\|Latch3Bit:inst1\"" {  } { { "ACIA_BaudRate_Generator.bdf" "inst1" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ACIA_BaudRate_Generator.bdf" { { 144 528 672 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699711802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_DMA_Mux CPU_DMA_Mux:b2v_inst14 " "Elaborating entity \"CPU_DMA_Mux\" for hierarchy \"CPU_DMA_Mux:b2v_inst14\"" {  } { { "MC68K.v" "b2v_inst14" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699711826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipROM16KWords OnChipROM16KWords:b2v_inst16 " "Elaborating entity \"OnChipROM16KWords\" for hierarchy \"OnChipROM16KWords:b2v_inst16\"" {  } { { "MC68K.v" "b2v_inst16" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699711850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst " "Elaborating entity \"lpm_bustri0\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\"" {  } { { "OnChipROM16KWords.bdf" "inst" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/OnChipROM16KWords.bdf" { { 112 752 832 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699711867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/lpm_bustri0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699711971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/lpm_bustri0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699711986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699711988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699711988 ""}  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/lpm_bustri0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712699711988 ""}
{ "Warning" "WSGN_SEARCH_FILE" "onchiprom16kword.v 1 1 " "Using design file onchiprom16kword.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipRom16KWord " "Found entity 1: OnChipRom16KWord" {  } { { "onchiprom16kword.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/onchiprom16kword.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699712060 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1712699712060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipRom16KWord OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3 " "Elaborating entity \"OnChipRom16KWord\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\"" {  } { { "OnChipROM16KWords.bdf" "inst3" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/OnChipROM16KWords.bdf" { { 96 416 632 224 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699712066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\"" {  } { { "onchiprom16kword.v" "altsyncram_component" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/onchiprom16kword.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699712785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\"" {  } { { "onchiprom16kword.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/onchiprom16kword.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699712814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699712815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699712815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699712815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Programs/DebugMonitorCode/M68kdebugmonitor.mif " "Parameter \"init_file\" = \"./Programs/DebugMonitorCode/M68kdebugmonitor.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699712815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699712815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699712815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699712815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699712815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699712815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699712815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699712815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699712815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699712815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699712815 ""}  } { { "onchiprom16kword.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/onchiprom16kword.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712699712815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fvl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fvl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fvl1 " "Found entity 1: altsyncram_fvl1" {  } { { "db/altsyncram_fvl1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_fvl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699712997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699712997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fvl1 OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated " "Elaborating entity \"altsyncram_fvl1\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699713007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1kn2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1kn2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1kn2 " "Found entity 1: altsyncram_1kn2" {  } { { "db/altsyncram_1kn2.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_1kn2.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699713159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699713159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1kn2 OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|altsyncram_1kn2:altsyncram1 " "Elaborating entity \"altsyncram_1kn2\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|altsyncram_1kn2:altsyncram1\"" {  } { { "db/altsyncram_fvl1.tdf" "altsyncram1" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_fvl1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699713171 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "7152 16384 0 2 2 " "7152 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "96 511 " "Addresses ranging from 96 to 511 are not initialized" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Programs/DebugMonitorCode/M68kdebugmonitor.mif" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Programs/DebugMonitorCode/M68kdebugmonitor.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1712699713318 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9648 16383 " "Addresses ranging from 9648 to 16383 are not initialized" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Programs/DebugMonitorCode/M68kdebugmonitor.mif" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Programs/DebugMonitorCode/M68kdebugmonitor.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1712699713318 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Programs/DebugMonitorCode/M68kdebugmonitor.mif" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Programs/DebugMonitorCode/M68kdebugmonitor.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1712699713318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699713778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699713778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|altsyncram_1kn2:altsyncram1\|decode_5la:decode4 " "Elaborating entity \"decode_5la\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|altsyncram_1kn2:altsyncram1\|decode_5la:decode4\"" {  } { { "db/altsyncram_1kn2.tdf" "decode4" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_1kn2.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699713811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699714029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699714029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|altsyncram_1kn2:altsyncram1\|mux_4hb:mux6 " "Elaborating entity \"mux_4hb\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|altsyncram_1kn2:altsyncram1\|mux_4hb:mux6\"" {  } { { "db/altsyncram_1kn2.tdf" "mux6" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_1kn2.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699714043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fvl1.tdf" "mgl_prim2" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_fvl1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699714539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_fvl1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_fvl1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699714575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699714576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699714576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699714576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928817 " "Parameter \"NODE_NAME\" = \"1380928817\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699714576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16384 " "Parameter \"NUMWORDS\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699714576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699714576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699714576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699714576 ""}  } { { "db/altsyncram_fvl1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_fvl1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712699714576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699714840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699715108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699715346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M68000CPU M68000CPU:b2v_inst17 " "Elaborating entity \"M68000CPU\" for hierarchy \"M68000CPU:b2v_inst17\"" {  } { { "MC68K.v" "b2v_inst17" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699715457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68 M68000CPU:b2v_inst17\|TG68:inst " "Elaborating entity \"TG68\" for hierarchy \"M68000CPU:b2v_inst17\|TG68:inst\"" {  } { { "M68000CPU.bdf" "inst" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68000CPU.bdf" { { 104 408 600 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699715475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TG68_fast M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst " "Elaborating entity \"TG68_fast\" for hierarchy \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\"" {  } { { "TG68.vhd" "TG68_fast_inst" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/TG68.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699715501 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_mode TG68_fast.vhd(335) " "Verilog HDL or VHDL warning at TG68_fast.vhd(335): object \"illegal_write_mode\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/TG68_fast.vhd" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712699715512 "|MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_read_mode TG68_fast.vhd(336) " "Verilog HDL or VHDL warning at TG68_fast.vhd(336): object \"illegal_read_mode\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/TG68_fast.vhd" 336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712699715512 "|MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_byteaddr TG68_fast.vhd(337) " "Verilog HDL or VHDL warning at TG68_fast.vhd(337): object \"illegal_byteaddr\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/TG68_fast.vhd" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712699715512 "|MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trap_chk TG68_fast.vhd(345) " "Verilog HDL or VHDL warning at TG68_fast.vhd(345): object \"trap_chk\" assigned a value but never read" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/TG68_fast.vhd" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712699715512 "|MC68K|M68000CPU:b2v_inst17|TG68:inst|TG68_fast:TG68_fast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusRequestLogic M68000CPU:b2v_inst17\|BusRequestLogic:inst1 " "Elaborating entity \"BusRequestLogic\" for hierarchy \"M68000CPU:b2v_inst17\|BusRequestLogic:inst1\"" {  } { { "M68000CPU.bdf" "inst1" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68000CPU.bdf" { { 448 424 576 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699715942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dram Dram:b2v_inst2 " "Elaborating entity \"Dram\" for hierarchy \"Dram:b2v_inst2\"" {  } { { "MC68K.v" "b2v_inst2" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699715961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M68kDramController_Verilog Dram:b2v_inst2\|M68kDramController_Verilog:inst1 " "Elaborating entity \"M68kDramController_Verilog\" for hierarchy \"Dram:b2v_inst2\|M68kDramController_Verilog:inst1\"" {  } { { "Dram.bdf" "inst1" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Dram.bdf" { { 304 576 816 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699715989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressDecoder_Verilog AddressDecoder_Verilog:b2v_inst20 " "Elaborating entity \"AddressDecoder_Verilog\" for hierarchy \"AddressDecoder_Verilog:b2v_inst20\"" {  } { { "MC68K.v" "b2v_inst20" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699717496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dtack_Generator_Verilog Dtack_Generator_Verilog:b2v_inst21 " "Elaborating entity \"Dtack_Generator_Verilog\" for hierarchy \"Dtack_Generator_Verilog:b2v_inst21\"" {  } { { "MC68K.v" "b2v_inst21" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699717523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterruptPriorityEncoder InterruptPriorityEncoder:b2v_inst28 " "Elaborating entity \"InterruptPriorityEncoder\" for hierarchy \"InterruptPriorityEncoder:b2v_inst28\"" {  } { { "MC68K.v" "b2v_inst28" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699717543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TraceExceptionGenerator TraceExceptionGenerator:b2v_inst30 " "Elaborating entity \"TraceExceptionGenerator\" for hierarchy \"TraceExceptionGenerator:b2v_inst30\"" {  } { { "MC68K.v" "b2v_inst30" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699717562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipRam256kbyte OnChipRam256kbyte:b2v_inst6 " "Elaborating entity \"OnChipRam256kbyte\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\"" {  } { { "MC68K.v" "b2v_inst6" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699717582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SramBlock_32KWord OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst " "Elaborating entity \"SramBlock_32KWord\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\"" {  } { { "OnChipRam256kbyte.bdf" "inst" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/OnChipRam256kbyte.bdf" { { 128 984 1248 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699717608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri2 OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1 " "Elaborating entity \"lpm_bustri2\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\"" {  } { { "SramBlock_32KWord.bdf" "inst1" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/SramBlock_32KWord.bdf" { { 656 1336 1416 696 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699717646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri2.vhd" "lpm_bustri_component" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/lpm_bustri2.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699717669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri2.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/lpm_bustri2.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699717683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|lpm_bustri2:inst1\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717683 ""}  } { { "lpm_bustri2.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/lpm_bustri2.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712699717683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram32kByte OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3 " "Elaborating entity \"Ram32kByte\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\"" {  } { { "SramBlock_32KWord.bdf" "inst3" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/SramBlock_32KWord.bdf" { { 640 1056 1272 768 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699717708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\"" {  } { { "Ram32kByte.vhd" "altsyncram_component" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Ram32kByte.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699717842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\"" {  } { { "Ram32kByte.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Ram32kByte.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699717866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699717867 ""}  } { { "Ram32kByte.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Ram32kByte.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712699717867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2a04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2a04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2a04 " "Found entity 1: altsyncram_2a04" {  } { { "db/altsyncram_2a04.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_2a04.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699718010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699718010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2a04 OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_2a04:auto_generated " "Elaborating entity \"altsyncram_2a04\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_2a04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699718017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699718165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699718165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_2a04:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_2a04:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_2a04.tdf" "decode3" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_2a04.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699718175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/mux_ofb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699718304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699718304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_2a04:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\|SramBlock_32KWord:inst\|Ram32kByte:inst3\|altsyncram:altsyncram_component\|altsyncram_2a04:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_2a04.tdf" "mux2" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_2a04.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699718316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SramBlockDecoder_Verilog OnChipRam256kbyte:b2v_inst6\|SramBlockDecoder_Verilog:inst1 " "Elaborating entity \"SramBlockDecoder_Verilog\" for hierarchy \"OnChipRam256kbyte:b2v_inst6\|SramBlockDecoder_Verilog:inst1\"" {  } { { "OnChipRam256kbyte.bdf" "inst1" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/OnChipRam256kbyte.bdf" { { 104 464 664 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699718522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGen ClockGen:b2v_inst7 " "Elaborating entity \"ClockGen\" for hierarchy \"ClockGen:b2v_inst7\"" {  } { { "MC68K.v" "b2v_inst7" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699719472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGen_0002 ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst " "Elaborating entity \"ClockGen_0002\" for hierarchy \"ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\"" {  } { { "ClockGen.vhd" "clockgen_inst" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ClockGen.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699719492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockGen/ClockGen_0002.v" "altera_pll_i" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ClockGen/ClockGen_0002.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699719679 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1712699719735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockGen/ClockGen_0002.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ClockGen/ClockGen_0002.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699719775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 30.000000 MHz " "Parameter \"output_clock_frequency1\" = \"30.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 50.000000 MHz " "Parameter \"output_clock_frequency2\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 50.000000 MHz " "Parameter \"output_clock_frequency3\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 10000 ps " "Parameter \"phase_shift3\" = \"10000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699719776 ""}  } { { "ClockGen/ClockGen_0002.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ClockGen/ClockGen_0002.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712699719776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipIO OnChipIO:b2v_inst8 " "Elaborating entity \"OnChipIO\" for hierarchy \"OnChipIO:b2v_inst8\"" {  } { { "MC68K.v" "b2v_inst8" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699719796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer OnChipIO:b2v_inst8\|Timer:Timer1 " "Elaborating entity \"Timer\" for hierarchy \"OnChipIO:b2v_inst8\|Timer:Timer1\"" {  } { { "OnChipIO.bdf" "Timer1" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/OnChipIO.bdf" { { 880 928 1160 1040 "Timer1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699719836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IODecoder OnChipIO:b2v_inst8\|IODecoder:inst1 " "Elaborating entity \"IODecoder\" for hierarchy \"OnChipIO:b2v_inst8\|IODecoder:inst1\"" {  } { { "OnChipIO.bdf" "inst1" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/OnChipIO.bdf" { { -360 24 296 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699719865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller OnChipIO:b2v_inst8\|LCD_Controller:inst2 " "Elaborating entity \"LCD_Controller\" for hierarchy \"OnChipIO:b2v_inst8\|LCD_Controller:inst2\"" {  } { { "OnChipIO.bdf" "inst2" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/OnChipIO.bdf" { { 696 928 1216 824 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699719908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TraceExceptionControlBit OnChipIO:b2v_inst8\|TraceExceptionControlBit:inst16 " "Elaborating entity \"TraceExceptionControlBit\" for hierarchy \"OnChipIO:b2v_inst8\|TraceExceptionControlBit:inst16\"" {  } { { "OnChipIO.bdf" "inst16" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/OnChipIO.bdf" { { 560 1024 1120 688 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699719928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7SegmentDisplay OnChipIO:b2v_inst8\|HexTo7SegmentDisplay:inst11 " "Elaborating entity \"HexTo7SegmentDisplay\" for hierarchy \"OnChipIO:b2v_inst8\|HexTo7SegmentDisplay:inst11\"" {  } { { "OnChipIO.bdf" "inst11" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/OnChipIO.bdf" { { -688 1192 1368 -592 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699720097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch8Bit OnChipIO:b2v_inst8\|Latch8Bit:inst3 " "Elaborating entity \"Latch8Bit\" for hierarchy \"OnChipIO:b2v_inst8\|Latch8Bit:inst3\"" {  } { { "OnChipIO.bdf" "inst3" { Schematic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/OnChipIO.bdf" { { -688 1008 1152 -560 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699720127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speech_synthesizer_wrapper speech_synthesizer_wrapper:speech_synthesizer_inst " "Elaborating entity \"speech_synthesizer_wrapper\" for hierarchy \"speech_synthesizer_wrapper:speech_synthesizer_inst\"" {  } { { "MC68K.v" "speech_synthesizer_inst" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699720170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speech_subsystem speech_subsystem:speech_subsystem_inst " "Elaborating entity \"speech_subsystem\" for hierarchy \"speech_subsystem:speech_subsystem_inst\"" {  } { { "MC68K.v" "speech_subsystem_inst" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699721534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:I2C_Configure_Audio_Chip " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:I2C_Configure_Audio_Chip\"" {  } { { "MC68K.v" "I2C_Configure_Audio_Chip" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699722865 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712699724709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.09.14:55:33 Progress: Loading sldbe7d4d23/alt_sld_fab_wrapper_hw.tcl " "2024.04.09.14:55:33 Progress: Loading sldbe7d4d23/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699733438 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699741060 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699741354 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699751245 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699751422 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699751603 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699751835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699751873 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699751875 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1712699752744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbe7d4d23/alt_sld_fab.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699753199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699753199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699753350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699753350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699753396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699753396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699753508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699753508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699753660 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699753660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699753660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/ip/sldbe7d4d23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699753781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699753781 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "ClockGen/ClockGen_0002.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ClockGen/ClockGen_0002.v" 94 0 0 } } { "ClockGen.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ClockGen.vhd" 38 0 0 } } { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 292 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699755753 "|MC68K|ClockGen:b2v_inst7|ClockGen_0002:clockgen_inst|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1712699755753 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1712699755753 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1712699755798 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0 " "Inferred dual-clock RAM node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1712699757189 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1 " "Inferred dual-clock RAM node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1712699757192 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0 " "Inferred dual-clock RAM node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1712699757192 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1 " "Inferred dual-clock RAM node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1712699757193 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_low_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|regfile_high_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1712699769401 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1712699769401 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1712699769401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0 " "Elaborated megafunction instantiation \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699769512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0 " "Instantiated megafunction \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699769512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699769512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699769512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 17 " "Parameter \"NUMWORDS_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699769512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699769512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699769512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 17 " "Parameter \"NUMWORDS_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699769512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699769512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699769512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699769512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699769512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699769512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699769512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699769512 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712699769512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lvj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lvj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lvj1 " "Found entity 1: altsyncram_lvj1" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712699769656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699769656 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712699771399 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[0\] DataBusIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[0\]\" to the node \"DataBusIn\[0\]\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699771692 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[1\] DataBusIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[1\]\" to the node \"DataBusIn\[1\]\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699771692 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[2\] DataBusIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[2\]\" to the node \"DataBusIn\[2\]\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699771692 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[3\] DataBusIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[3\]\" to the node \"DataBusIn\[3\]\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699771692 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[4\] DataBusIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[4\]\" to the node \"DataBusIn\[4\]\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699771692 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[5\] DataBusIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[5\]\" to the node \"DataBusIn\[5\]\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699771692 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[6\] DataBusIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[6\]\" to the node \"DataBusIn\[6\]\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699771692 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[7\] DataBusIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[7\]\" to the node \"DataBusIn\[7\]\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699771692 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[8\] DataBusIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[8\]\" to the node \"DataBusIn\[8\]\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699771692 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[9\] DataBusIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[9\]\" to the node \"DataBusIn\[9\]\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699771692 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[10\] DataBusIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[10\]\" to the node \"DataBusIn\[10\]\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699771692 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[11\] DataBusIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[11\]\" to the node \"DataBusIn\[11\]\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699771692 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[12\] DataBusIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[12\]\" to the node \"DataBusIn\[12\]\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699771692 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[13\] DataBusIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[13\]\" to the node \"DataBusIn\[13\]\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699771692 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[14\] DataBusIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[14\]\" to the node \"DataBusIn\[14\]\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699771692 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DataBusIn_Composite\[15\] DataBusIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"DataBusIn_Composite\[15\]\" to the node \"DataBusIn\[15\]\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1712699771692 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1712699771692 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[0\] " "Converted the fan-out from the tri-state buffer \"OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712699771720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[1\] " "Converted the fan-out from the tri-state buffer \"OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712699771720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[2\] " "Converted the fan-out from the tri-state buffer \"OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712699771720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[3\] " "Converted the fan-out from the tri-state buffer \"OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712699771720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[4\] " "Converted the fan-out from the tri-state buffer \"OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712699771720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[5\] " "Converted the fan-out from the tri-state buffer \"OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712699771720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[6\] " "Converted the fan-out from the tri-state buffer \"OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712699771720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[7\] " "Converted the fan-out from the tri-state buffer \"OnChipROM16KWords:b2v_inst16\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|last_data_read\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712699771720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:b2v_inst8\|lpm_bustri2:inst15\|lpm_bustri:lpm_bustri_component\|dout\[0\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[8\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:b2v_inst8\|lpm_bustri2:inst15\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712699771720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:b2v_inst8\|Timer:Timer1\|DataOut\[1\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[9\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:b2v_inst8\|Timer:Timer1\|DataOut\[1\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[9\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712699771720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:b2v_inst8\|Timer:Timer1\|DataOut\[2\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[10\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:b2v_inst8\|Timer:Timer1\|DataOut\[2\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[10\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712699771720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:b2v_inst8\|Timer:Timer1\|DataOut\[3\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[11\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:b2v_inst8\|Timer:Timer1\|DataOut\[3\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[11\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712699771720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:b2v_inst8\|Timer:Timer1\|DataOut\[4\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[12\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:b2v_inst8\|Timer:Timer1\|DataOut\[4\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[12\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712699771720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:b2v_inst8\|Timer:Timer1\|DataOut\[5\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[13\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:b2v_inst8\|Timer:Timer1\|DataOut\[5\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[13\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712699771720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:b2v_inst8\|Timer:Timer1\|DataOut\[6\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[14\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:b2v_inst8\|Timer:Timer1\|DataOut\[6\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[14\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712699771720 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "OnChipIO:b2v_inst8\|Timer:Timer1\|DataOut\[7\] M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[15\] " "Converted the fan-out from the tri-state buffer \"OnChipIO:b2v_inst8\|Timer:Timer1\|DataOut\[7\]\" to the node \"M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|ea_data\[15\]\" into an OR gate" {  } { { "Timer.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/Timer.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1712699771720 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1712699771720 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[0\]~synth " "Node \"DRAM_DQ\[0\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[1\]~synth " "Node \"DRAM_DQ\[1\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[2\]~synth " "Node \"DRAM_DQ\[2\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[3\]~synth " "Node \"DRAM_DQ\[3\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[4\]~synth " "Node \"DRAM_DQ\[4\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[5\]~synth " "Node \"DRAM_DQ\[5\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[6\]~synth " "Node \"DRAM_DQ\[6\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[7\]~synth " "Node \"DRAM_DQ\[7\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[8\]~synth " "Node \"DRAM_DQ\[8\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[9\]~synth " "Node \"DRAM_DQ\[9\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[10\]~synth " "Node \"DRAM_DQ\[10\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[11\]~synth " "Node \"DRAM_DQ\[11\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[12\]~synth " "Node \"DRAM_DQ\[12\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[13\]~synth " "Node \"DRAM_DQ\[13\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[14\]~synth " "Node \"DRAM_DQ\[14\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[15\]~synth " "Node \"DRAM_DQ\[15\]~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_I2C_SDAT~synth " "Node \"FPGA_I2C_SDAT~synth\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699905027 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712699905027 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712699905030 "|MC68K|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712699905030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699905592 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state\[5\] High " "Register M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state\[5\] will power up to High" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/TG68_fast.vhd" 2525 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712699912127 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state\[1\] High " "Register M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state\[1\] will power up to High" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/TG68_fast.vhd" 2525 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712699912127 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state\[2\] High " "Register M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|micro_state\[2\] will power up to High" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/TG68_fast.vhd" 2525 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712699912127 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1712699912127 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712699934914 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699935701 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "20 0 3 0 0 " "Adding 20 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712699940223 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712699940223 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "15 " "Optimize away 15 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[0\] " "Node: \"Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[0\]\"" {  } { { "M68kDramController.qxp" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68kDramController.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699940542 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[1\] " "Node: \"Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[1\]\"" {  } { { "M68kDramController.qxp" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68kDramController.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699940542 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[2\] " "Node: \"Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[2\]\"" {  } { { "M68kDramController.qxp" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68kDramController.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699940542 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[3\] " "Node: \"Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[3\]\"" {  } { { "M68kDramController.qxp" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68kDramController.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699940542 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[4\] " "Node: \"Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|DramState\[4\]\"" {  } { { "M68kDramController.qxp" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68kDramController.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699940542 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|SDram_CS_L " "Node: \"Dram:b2v_inst2\|M68kDramController_Verilog:inst1\|SDram_CS_L\"" {  } { { "M68kDramController.qxp" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68kDramController.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699940542 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "speech_subsystem:speech_subsystem_inst\|phoneme_speech_finish " "Node: \"speech_subsystem:speech_subsystem_inst\|phoneme_speech_finish\"" {  } { { "speech_subsystem_encrypted.qxp" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/speech_subsystem_encrypted.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699940542 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1712699940542 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699941892 "|MC68K|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699941892 "|MC68K|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712699941892 "|MC68K|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712699941892 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6936 " "Implemented 6936 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712699941935 ""} { "Info" "ICUT_CUT_TM_OPINS" "187 " "Implemented 187 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712699941935 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1712699941935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6270 " "Implemented 6270 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712699941935 ""} { "Info" "ICUT_CUT_TM_RAMS" "434 " "Implemented 434 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712699941935 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1712699941935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712699941935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5043 " "Peak virtual memory: 5043 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712699942072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 14:59:02 2024 " "Processing ended: Tue Apr 09 14:59:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712699942072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:17 " "Elapsed time: 00:04:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712699942072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:41 " "Total CPU time (on all processors): 00:02:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712699942072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712699942072 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712699945366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712699945379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 14:59:03 2024 " "Processing started: Tue Apr 09 14:59:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712699945379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712699945379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MC68K -c MC68K " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712699945379 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712699948083 ""}
{ "Info" "0" "" "Project  = MC68K" {  } {  } 0 0 "Project  = MC68K" 0 0 "Fitter" 0 0 1712699948086 ""}
{ "Info" "0" "" "Revision = MC68K" {  } {  } 0 0 "Revision = MC68K" 0 0 "Fitter" 0 0 1712699948086 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Restructure Multiplexers Off " "Mode behavior is affected by advanced setting Restructure Multiplexers (default for this mode is Off)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1712699948551 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1712699948551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712699948571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712699948571 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MC68K 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MC68K\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712699948723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712699948820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712699948820 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1712699949072 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1712699950229 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712699950357 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1712699951685 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712699951700 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|Z_error " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|Z_error -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/TG68_fast.vhd" 350 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952805 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node OnChipROM16KWords:b2v_inst16\|OnChipRom16KWord:inst3\|altsyncram:altsyncram_component\|altsyncram_fvl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg -- source does not feed directly to destination" {  } { { "sld_mod_ram_rom.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 928 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952807 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz OnChipM68xxIO:b2v_inst11\|ACIA_6850:inst16\|ACIA_TX:TxDev\|TxParity " "Ignored Global Signal option from source node Clk_50Mhz to destination node OnChipM68xxIO:b2v_inst11\|ACIA_6850:inst16\|ACIA_TX:TxDev\|TxParity -- source does not feed directly to destination" {  } { { "ACIA_TX.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ACIA_TX.vhd" 81 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952810 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz OnChipM68xxIO:b2v_inst11\|ACIA_6850:inst16\|ACIA_TX:TxDev\|TxShiftReg\[0\] " "Ignored Global Signal option from source node Clk_50Mhz to destination node OnChipM68xxIO:b2v_inst11\|ACIA_6850:inst16\|ACIA_TX:TxDev\|TxShiftReg\[0\] -- source does not feed directly to destination" {  } { { "ACIA_TX.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/ACIA_TX.vhd" 211 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952810 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|exec_write_back " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|exec_write_back -- source does not feed directly to destination" {  } { { "TG68_fast.vhd" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/TG68_fast.vhd" 193 -1 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952812 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 189 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952812 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 189 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952812 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 189 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952812 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 189 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952812 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 189 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952812 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~porta_address_reg1 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~porta_address_reg1 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 189 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952813 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~porta_address_reg2 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~porta_address_reg2 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 189 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952813 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~porta_address_reg3 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~porta_address_reg3 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 189 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952813 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~porta_address_reg4 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~porta_address_reg4 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 189 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952813 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 189 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952813 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~portb_address_reg1 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~portb_address_reg1 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 189 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952813 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~portb_address_reg2 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~portb_address_reg2 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 189 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952813 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~portb_address_reg3 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~portb_address_reg3 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 189 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952813 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~portb_address_reg4 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~portb_address_reg4 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 189 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952813 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 189 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952814 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 189 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952814 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a5~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 189 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952814 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 159 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952814 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 159 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952814 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 159 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952814 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 159 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952814 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 159 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952814 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~porta_address_reg1 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~porta_address_reg1 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 159 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952814 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~porta_address_reg2 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~porta_address_reg2 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 159 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952814 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~porta_address_reg3 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~porta_address_reg3 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 159 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952814 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~porta_address_reg4 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~porta_address_reg4 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 159 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952815 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 159 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952815 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~portb_address_reg1 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~portb_address_reg1 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 159 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952815 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~portb_address_reg2 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~portb_address_reg2 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 159 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952815 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~portb_address_reg3 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~portb_address_reg3 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 159 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952815 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~portb_address_reg4 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~portb_address_reg4 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 159 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952815 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 159 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952815 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 159 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952815 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a4~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 159 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952815 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 129 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952815 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 129 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952815 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 129 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952816 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 129 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952816 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 129 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952816 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~porta_address_reg1 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~porta_address_reg1 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 129 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952816 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~porta_address_reg2 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~porta_address_reg2 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 129 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952816 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~porta_address_reg3 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~porta_address_reg3 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 129 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952816 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~porta_address_reg4 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~porta_address_reg4 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 129 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952816 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 129 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952816 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~portb_address_reg1 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~portb_address_reg1 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 129 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952816 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~portb_address_reg2 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~portb_address_reg2 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 129 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952816 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~portb_address_reg3 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~portb_address_reg3 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 129 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952816 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~portb_address_reg4 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~portb_address_reg4 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 129 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952817 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 129 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952817 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 129 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952817 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a3~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 129 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952817 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952817 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952817 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952817 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952817 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952817 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~porta_address_reg1 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~porta_address_reg1 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952817 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~porta_address_reg2 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~porta_address_reg2 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952817 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~porta_address_reg3 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~porta_address_reg3 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952817 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~porta_address_reg4 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~porta_address_reg4 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952818 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952818 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~portb_address_reg1 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~portb_address_reg1 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952818 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~portb_address_reg2 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~portb_address_reg2 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952818 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~portb_address_reg3 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~portb_address_reg3 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952818 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~portb_address_reg4 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~portb_address_reg4 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952818 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952818 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952818 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a0~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 39 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952818 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 69 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952818 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 69 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952818 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 69 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952819 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 69 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952819 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 69 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952819 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~porta_address_reg1 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~porta_address_reg1 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 69 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952819 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~porta_address_reg2 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~porta_address_reg2 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 69 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952819 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~porta_address_reg3 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~porta_address_reg3 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 69 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952819 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~porta_address_reg4 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~porta_address_reg4 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 69 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952820 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 69 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952820 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~portb_address_reg1 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~portb_address_reg1 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 69 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952820 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~portb_address_reg2 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~portb_address_reg2 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 69 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952820 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~portb_address_reg3 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~portb_address_reg3 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 69 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952820 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~portb_address_reg4 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~portb_address_reg4 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 69 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952820 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~porta_datain_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~porta_datain_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 69 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952820 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~porta_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~porta_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 69 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952820 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~portb_memory_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a1~portb_memory_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 69 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952820 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2~PORTADATAOUT0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2~PORTADATAOUT0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 99 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952820 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 99 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952820 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2~porta_we_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2~porta_we_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 99 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952821 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2~portb_re_reg " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2~portb_re_reg -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 99 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952821 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2~porta_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2~porta_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 99 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952821 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2~porta_address_reg1 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2~porta_address_reg1 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 99 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952821 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2~porta_address_reg2 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2~porta_address_reg2 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 99 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952821 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2~porta_address_reg3 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2~porta_address_reg3 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 99 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952821 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2~porta_address_reg4 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2~porta_address_reg4 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 99 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952821 ""}
{ "Warning" "WFSAC_FSAC_GLOBAL_ASGN_INVALID_POINT_TO_POINT_ASSIGNMENT" "Clk_50Mhz M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2~portb_address_reg0 " "Ignored Global Signal option from source node Clk_50Mhz to destination node M68000CPU:b2v_inst17\|TG68:inst\|TG68_fast:TG68_fast_inst\|altsyncram:regfile_low_rtl_1\|altsyncram_lvj1:auto_generated\|ram_block1a2~portb_address_reg0 -- source does not feed directly to destination" {  } { { "db/altsyncram_lvj1.tdf" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/db/altsyncram_lvj1.tdf" 99 2 0 } }  } 0 176047 "Ignored Global Signal option from source node %1!s! to destination node %2!s! -- source does not feed directly to destination" 0 0 "Fitter" 0 -1 1712699952821 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1712699952852 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1712699978536 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1255 global CLKCTRL_G1 " "ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1255 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1712699979910 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 1309 global CLKCTRL_G5 " "ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 1309 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1712699979910 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 110 global CLKCTRL_G6 " "ClockGen:b2v_inst7\|ClockGen_0002:clockgen_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 with 110 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1712699979910 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1712699979910 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Reset_L~inputCLKENA0 441 global CLKCTRL_G7 " "Reset_L~inputCLKENA0 with 441 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1712699979910 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1712699979910 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1712699979910 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver Reset_L~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver Reset_L~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad Reset_L PIN_AA14 " "Refclk input I/O pad Reset_L is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1712699979912 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1712699979912 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1712699979912 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712699979914 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712699985138 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712699985138 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712699985138 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712699985138 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1712699985138 ""}
{ "Info" "ISTA_SDC_FOUND" "M68k.sdc " "Reading SDC File: 'M68k.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712699985207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 10 CLOCK2_50 port " "Ignored filter at M68k.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1712699985211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712699985212 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712699985212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 11 CLOCK3_50 port " "Ignored filter at M68k.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1712699985212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712699985213 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712699985213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 12 CLOCK4_50 port " "Ignored filter at M68k.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1712699985214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712699985214 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712699985214 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1712699985217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 19 TD_CLK27 port " "Ignored filter at M68k.sdc(19): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1712699985218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712699985218 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712699985218 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712699985228 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712699985228 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712699985228 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712699985228 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1712699985228 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1712699985229 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " "create_clock -period 39.000 -name I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712699985245 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712699985245 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712699985245 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712699985245 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712699985245 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712699985245 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712699985245 ""}  } {  } 0 332105 "%1!s!" 0 0 "Fitter" 0 -1 1712699985245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 TD_DATA* port " "Ignored filter at M68k.sdc(61): TD_DATA* could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1712699985247 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 tv_27m clock " "Ignored filter at M68k.sdc(61): tv_27m could not be matched with a clock" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1712699985247 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712699985248 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712699985248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712699985248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712699985249 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712699985249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712699985249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 63 TD_HS port " "Ignored filter at M68k.sdc(63): TD_HS could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1712699985249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712699985250 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712699985250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712699985250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712699985251 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712699985251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712699985251 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 65 TD_VS port " "Ignored filter at M68k.sdc(65): TD_VS could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1712699985252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712699985252 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712699985252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712699985252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712699985253 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712699985253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(66): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712699985253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 98 VGA_BLANK port " "Ignored filter at M68k.sdc(98): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1712699985256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712699985256 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712699985256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712699985257 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712699985257 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712699985337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712699985337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712699985337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712699985337 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712699985337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1712699985337 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1712699985489 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1712699985494 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 15 clocks " "Found 15 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712699985496 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712699985496 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500 altera_reserved_tck " "  62.500 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712699985496 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712699985496 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712699985496 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712699985496 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712699985496 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712699985496 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712699985496 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712699985496 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " "  39.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712699985496 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "  39.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712699985496 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "  39.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712699985496 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "  39.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712699985496 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "  39.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712699985496 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " "  39.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712699985496 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " "  39.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712699985496 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1712699985496 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712699986087 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712699986109 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712699986172 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712699986215 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712699986215 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712699986234 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712699988206 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1712699988231 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712699988231 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1712699988826 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1712699992399 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1712699994235 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1712699994250 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1712699994686 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1712699994686 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1712699996366 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1712699996375 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1712699996839 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:12 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:12" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1712700001140 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712700002055 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712700002109 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712700002109 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712700002129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712700004062 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1712700004082 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712700004082 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Can0_RX " "Node \"Can0_RX\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Can0_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712700004915 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Can0_TX " "Node \"Can0_TX\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Can0_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712700004915 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Can1_RX " "Node \"Can1_RX\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Can1_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712700004915 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Can1_TX " "Node \"Can1_TX\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Can1_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712700004915 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GraphicsSelect_L " "Node \"GraphicsSelect_L\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GraphicsSelect_L" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712700004915 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712700004915 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_Contrast_DE1 " "Node \"LCD_Contrast_DE1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_Contrast_DE1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712700004915 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_E " "Node \"LCD_E\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_E" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712700004915 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712700004915 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712700004915 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712700004915 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712700004915 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCL " "Node \"SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712700004915 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDA " "Node \"SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712700004915 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSN_O\[0\] " "Node \"SSN_O\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSN_O\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712700004915 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "miso_i " "Node \"miso_i\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "miso_i" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712700004915 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mosi_o " "Node \"mosi_o\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mosi_o" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712700004915 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sck_o " "Node \"sck_o\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sck_o" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1712700004915 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1712700004915 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:53 " "Fitter preparation operations ending: elapsed time is 00:00:53" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712700004918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712700013329 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1712700017990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:06 " "Fitter placement preparation operations ending: elapsed time is 00:02:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712700140264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712700319688 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712700356152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:37 " "Fitter placement operations ending: elapsed time is 00:00:37" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712700356152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712700363935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.5% " "3e+03 ns of routing delay (approximately 1.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1712700385363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 12 { 0 ""} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712700416680 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712700416680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:32 " "Fitter routing operations ending: elapsed time is 00:01:32" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712700462038 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 30.76 " "Total time spent on timing analysis during the Fitter is 30.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712700488890 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712700489229 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712700494624 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712700494632 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712700499549 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:44 " "Fitter post-fit operations ending: elapsed time is 00:00:44" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712700532126 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1712700533548 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712700533709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712700533709 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "MC68K.v" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1712700533709 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1712700533709 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.fit.smsg " "Generated suppressed messages file C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/MC68K.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712700534778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 156 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7951 " "Peak virtual memory: 7951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712700540463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 15:09:00 2024 " "Processing ended: Tue Apr 09 15:09:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712700540463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:57 " "Elapsed time: 00:09:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712700540463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:24:04 " "Total CPU time (on all processors): 00:24:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712700540463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712700540463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712700542942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712700542955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 15:09:02 2024 " "Processing started: Tue Apr 09 15:09:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712700542955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712700542955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MC68K -c MC68K " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712700542955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1712700546126 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712700574154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4934 " "Peak virtual memory: 4934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712700581612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 15:09:41 2024 " "Processing ended: Tue Apr 09 15:09:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712700581612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712700581612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712700581612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712700581612 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712700582780 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712700584436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712700584450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 15:09:43 2024 " "Processing started: Tue Apr 09 15:09:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712700584450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712700584450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MC68K -c MC68K " "Command: quartus_sta MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712700584450 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712700584886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712700588415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712700588415 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700588504 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700588504 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712700590613 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712700590613 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712700590613 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712700590613 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1712700590613 ""}
{ "Info" "ISTA_SDC_FOUND" "M68k.sdc " "Reading SDC File: 'M68k.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1712700590708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 10 CLOCK2_50 port " "Ignored filter at M68k.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590714 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 11 CLOCK3_50 port " "Ignored filter at M68k.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590716 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 12 CLOCK4_50 port " "Ignored filter at M68k.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590717 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590717 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712700590717 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 19 TD_CLK27 port " "Ignored filter at M68k.sdc(19): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590719 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590719 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712700590729 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712700590729 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712700590729 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1712700590729 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700590729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1712700590729 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " "create_clock -period 39.000 -name I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712700590747 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712700590747 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712700590747 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712700590747 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712700590747 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712700590747 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712700590747 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700590747 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 TD_DATA* port " "Ignored filter at M68k.sdc(61): TD_DATA* could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 tv_27m clock " "Ignored filter at M68k.sdc(61): tv_27m could not be matched with a clock" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590750 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590751 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590751 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 63 TD_HS port " "Ignored filter at M68k.sdc(63): TD_HS could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590752 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590753 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590753 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 65 TD_VS port " "Ignored filter at M68k.sdc(65): TD_VS could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590754 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590755 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590755 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590755 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(66): Argument -clock is not an object ID" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590756 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 98 VGA_BLANK port " "Ignored filter at M68k.sdc(98): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590758 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590759 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712700590759 ""}  } { { "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" "" { Text "C:/Users/Ryann/Documents/GitHub/CPEN412/Final/final_project_2023_sem2_student_template/M68k.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1712700590759 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700590884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700590884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700590884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700590884 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700590884 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712700590884 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700591219 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712700591229 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712700591279 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712700591776 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712700591776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.222 " "Worst-case setup slack is -7.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.222            -110.667 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   -7.222            -110.667 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.068             -33.361 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.068             -33.361 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.505              -9.804 clk_dram  " "   -5.505              -9.804 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.465               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.465               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.489               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.489               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.511               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   16.511               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.982               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   16.982               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.370               0.000 altera_reserved_tck  " "   22.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.315               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   31.315               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.235               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   34.235               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.916               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   35.916               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700591781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.836 " "Worst-case hold slack is -0.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836              -0.836 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.836              -0.836 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504             -32.088 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.504             -32.088 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.042 altera_reserved_tck  " "   -0.042              -0.042 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.297               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.602               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.668               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "    0.668               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.791               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "    0.791               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.836               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.850               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.850               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.290               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    5.290               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.423               0.000 clk_dram  " "    9.423               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700591879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.879 " "Worst-case recovery slack is -7.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.879             -47.268 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   -7.879             -47.268 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.703             -14.675 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   -7.703             -14.675 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.940             -97.120 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   -6.940             -97.120 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.503               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.503               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   59.556               0.000 altera_reserved_tck  " "   59.556               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700591893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.579 " "Worst-case removal slack is 0.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.579               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 altera_reserved_tck  " "    0.965               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.585               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    5.585               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.691               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "    5.691               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.433               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    6.433               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700591906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.974 " "Worst-case minimum pulse width slack is 0.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.974               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.373               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.373               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.726               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.726               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.259               0.000 CLOCK_50  " "    9.259               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.379               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.379               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.394               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   18.394               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.539               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   18.539               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.541               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   18.541               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.543               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   18.543               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.582               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   18.582               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.614               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   18.614               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.624               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   18.624               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.311               0.000 altera_reserved_tck  " "   29.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700591921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700591921 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700592173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700592173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700592173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700592173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 22.960 ns " "Worst Case Available Settling Time: 22.960 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700592173 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700592173 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700592173 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712700592185 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712700592306 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712700599399 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700600454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700600454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700600454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700600454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700600454 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712700600454 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700600659 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712700600965 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712700600965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.255 " "Worst-case setup slack is -7.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.255            -111.327 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   -7.255            -111.327 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.467             -29.468 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.467             -29.468 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.113              -9.028 clk_dram  " "   -5.113              -9.028 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.787               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.787               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.654               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.654               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.583               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   16.583               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.916               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   16.916               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.552               0.000 altera_reserved_tck  " "   22.552               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.429               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   31.429               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.314               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   34.314               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.948               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   35.948               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700600970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700600970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.714 " "Worst-case hold slack is -0.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.714              -0.714 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.714              -0.714 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.392             -24.898 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.392             -24.898 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.041 altera_reserved_tck  " "   -0.041              -0.041 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.322               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.590               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.633               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "    0.633               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "    0.716               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.894               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.944               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.425               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    5.425               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.167               0.000 clk_dram  " "    9.167               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700601052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.882 " "Worst-case recovery slack is -7.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.882             -47.270 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   -7.882             -47.270 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.645             -14.569 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   -7.645             -14.569 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.968             -97.517 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   -6.968             -97.517 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.810               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.810               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   59.679               0.000 altera_reserved_tck  " "   59.679               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700601062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.526 " "Worst-case removal slack is 0.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.526               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930               0.000 altera_reserved_tck  " "    0.930               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.693               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    5.693               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.779               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "    5.779               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.561               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    6.561               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700601071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.048 " "Worst-case minimum pulse width slack is 1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.048               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.436               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.436               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.865               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.865               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.293               0.000 CLOCK_50  " "    9.293               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.453               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.453               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.420               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   18.420               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.510               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   18.510               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.510               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   18.510               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.522               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   18.522               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.618               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   18.618               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.630               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   18.630               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.638               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   18.638               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.309               0.000 altera_reserved_tck  " "   29.309               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700601089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700601089 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700601312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700601312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700601312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700601312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 23.230 ns " "Worst Case Available Settling Time: 23.230 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700601312 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700601312 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700601312 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712700601327 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712700601747 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712700608395 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700609446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700609446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700609446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700609446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700609446 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712700609446 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700609659 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712700609762 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712700609762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.059 " "Worst-case setup slack is -5.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.059             -27.582 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.059             -27.582 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.658             -55.532 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   -3.658             -55.532 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 clk_dram  " "    0.215               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.708               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.708               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.916               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.916               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.032               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   17.032               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.836               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   17.836               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.519               0.000 altera_reserved_tck  " "   24.519               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.162               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   34.162               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.938               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   35.938               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.058               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   37.058               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700609770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.361 " "Worst-case hold slack is -0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.361              -0.361 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.361              -0.361 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156              -9.913 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.156              -9.913 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063              -0.064 altera_reserved_tck  " "   -0.063              -0.064 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.236               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.289               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "    0.310               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "    0.401               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.414               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.442               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.789               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    2.789               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.312               0.000 clk_dram  " "    5.312               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700609896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.187 " "Worst-case recovery slack is -4.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.187             -25.118 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   -4.187             -25.118 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.023              -7.441 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   -4.023              -7.441 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.441             -48.165 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   -3.441             -48.165 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.235               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.235               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.530               0.000 altera_reserved_tck  " "   60.530               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700609904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.420 " "Worst-case removal slack is 0.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.420               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 altera_reserved_tck  " "    0.508               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    2.943               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.058               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "    3.058               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.685               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    3.685               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700609913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.314 " "Worst-case minimum pulse width slack is 1.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.314               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.314               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.200               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.200               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.867               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.867               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.150               0.000 CLOCK_50  " "    9.150               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.168               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.168               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.722               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   18.722               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.884               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   18.884               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.903               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   18.903               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.912               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   18.912               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.920               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   18.920               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.921               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   18.921               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.929               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   18.929               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.143               0.000 altera_reserved_tck  " "   29.143               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700609930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700609930 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700610154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700610154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700610154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700610154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.752 ns " "Worst Case Available Settling Time: 25.752 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700610154 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700610154 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700610154 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712700610166 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700611140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700611140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700611140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700611140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712700611140 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712700611140 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700611361 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712700611444 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712700611444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.000 " "Worst-case setup slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000             -21.454 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.000             -21.454 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.551             -54.130 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   -3.551             -54.130 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662               0.000 clk_dram  " "    0.662               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.284               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.284               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.212               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.212               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.300               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   17.300               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.953               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   17.953               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.766               0.000 altera_reserved_tck  " "   24.766               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.607               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   34.607               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.210               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   36.210               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.196               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   37.196               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700611449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.333 " "Worst-case hold slack is -0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333              -0.333 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.333              -0.333 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.134              -8.524 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.134              -8.524 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.088 altera_reserved_tck  " "   -0.069              -0.088 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.191               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.231               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "    0.282               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "    0.350               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.380               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.390               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.758               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    2.758               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.942               0.000 clk_dram  " "    4.942               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700611542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.050 " "Worst-case recovery slack is -4.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.050             -24.296 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   -4.050             -24.296 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.877              -7.181 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   -3.877              -7.181 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.348             -46.857 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   -3.348             -46.857 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.530               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.530               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.709               0.000 altera_reserved_tck  " "   60.709               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700611552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.347 " "Worst-case removal slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.347               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 altera_reserved_tck  " "    0.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.894               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    2.894               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.998               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "    2.998               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.603               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    3.603               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700611561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.341 " "Worst-case minimum pulse width slack is 1.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.341               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.341               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.233               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.233               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.914               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.914               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.112               0.000 CLOCK_50  " "    9.112               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.198               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.198               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.782               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   18.782               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.919               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   18.919               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.928               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   18.928               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.936               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   18.936               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.964               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   18.964               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.964               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   18.964               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.970               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   18.970               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.144               0.000 altera_reserved_tck  " "   29.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712700611578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712700611578 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700611806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700611806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700611806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700611806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 26.125 ns " "Worst Case Available Settling Time: 26.125 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700611806 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1712700611806 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712700611806 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712700619687 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712700619718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 33 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5473 " "Peak virtual memory: 5473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712700620123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 15:10:20 2024 " "Processing ended: Tue Apr 09 15:10:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712700620123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712700620123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712700620123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712700620123 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 316 s " "Quartus Prime Full Compilation was successful. 0 errors, 316 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712700621323 ""}
