{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 09:46:52 2024 " "Info: Processing started: Mon Mar 18 09:46:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register-8 -c register-8 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off register-8 -c register-8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../register-4/register-4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../register-4/register-4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register-4 " "Info: Found entity 1: register-4" {  } { { "../register-4/register-4.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-4/register-4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register-8 " "Info: Found entity 1: register-8" {  } { { "register-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-8/register-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "register-8 " "Info: Elaborating entity \"register-8\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-4 register-4:inst " "Info: Elaborating entity \"register-4\" for hierarchy \"register-4:inst\"" {  } { { "register-8.bdf" "inst" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-8/register-8.bdf" { { 48 264 360 176 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst " "Warning: Port \"CLK\" of type DFF and instance \"inst\" is missing source signal" {  } { { "../register-4/register-4.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-4/register-4.bdf" { { 40 312 376 120 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Q7 GND " "Warning (13410): Pin \"Q7\" is stuck at GND" {  } { { "register-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-8/register-8.bdf" { { 72 408 584 88 "Q7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "Q3 GND " "Warning (13410): Pin \"Q3\" is stuck at GND" {  } { { "register-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-8/register-8.bdf" { { 240 408 584 256 "Q3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D7 " "Warning (15610): No output dependent on input pin \"D7\"" {  } { { "register-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-8/register-8.bdf" { { 88 32 200 104 "D7" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3 " "Warning (15610): No output dependent on input pin \"D3\"" {  } { { "register-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/Project/register-8/register-8.bdf" { { 256 32 200 272 "D3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Info: Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Info: Implemented 6 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 09:46:52 2024 " "Info: Processing ended: Mon Mar 18 09:46:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
