library IEEE;
use IEEE.std_logic_1164.all;

ENTITY Interpolador IS
	port( clock, inicio  			:	in STD_LOGIC;
			amostraIN					:	in is array (7 DOWNTO 0) of STD_LOGIC_VECTOR (7 DOWNTO 0);
			amostraOUT					:	out STD_LOGIC_VECTOR (7 DOWNTO 0);
			endereco						:	out STD_LOGIC_VECTOR (9 DOWNTO 0);
			trocaLinha, incioImagem, valido	:	out STD_LOGIC 
			);
END Interpolador;

architecture behavioral of Interpolador is
	
	COMPONENT Multiplier5 IS
		PORT(
		dataa			: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
		result		: OUT STD_LOGIC_VECTOR (15 DOWNTO 0)
	);
	END COMPONENT;

	COMPONENT Multiplier20 IS
		PORT(
		dataa			: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
		result		: OUT STD_LOGIC_VECTOR (15 DOWNTO 0)
	);
	END COMPONENT;
		
begin

	
	
end behavioral;