
rangefinder_v151116.elf:     file format elf32-littlenios2
rangefinder_v151116.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x000001b8

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x000055c0 memsz 0x000055c0 flags r-x
    LOAD off    0x000065e0 vaddr 0x000055e0 paddr 0x00005c98 align 2**12
         filesz 0x000006b8 memsz 0x000006b8 flags rw-
    LOAD off    0x00007350 vaddr 0x00006350 paddr 0x00006350 align 2**12
         filesz 0x00000000 memsz 0x00000ba4 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000198  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000053e8  000001b8  000001b8  000011b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000040  000055a0  000055a0  000065a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000006b8  000055e0  00005c98  000065e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000ba4  00006350  00006350  00007350  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  00006c98  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000770  00000000  00000000  00006cc0  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000aac6  00000000  00000000  00007430  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000381f  00000000  00000000  00011ef6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00003a1b  00000000  00000000  00015715  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001390  00000000  00000000  00019130  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002142  00000000  00000000  0001a4c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00001fbc  00000000  00000000  0001c602  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_alt_sim_info 00000030  00000000  00000000  0001e5c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000e8  00000000  00000000  0001e5f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .thread_model 00000003  00000000  00000000  0002139c  2**0
                  CONTENTS, READONLY
 17 .cpu          00000003  00000000  00000000  0002139f  2**0
                  CONTENTS, READONLY
 18 .qsys         00000001  00000000  00000000  000213a2  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  000213a3  2**0
                  CONTENTS, READONLY
 20 .sysid_hash   00000004  00000000  00000000  000213a4  2**0
                  CONTENTS, READONLY
 21 .sysid_base   00000004  00000000  00000000  000213a8  2**0
                  CONTENTS, READONLY
 22 .sysid_time   00000004  00000000  00000000  000213ac  2**0
                  CONTENTS, READONLY
 23 .stderr_dev   00000007  00000000  00000000  000213b0  2**0
                  CONTENTS, READONLY
 24 .stdin_dev    00000007  00000000  00000000  000213b7  2**0
                  CONTENTS, READONLY
 25 .stdout_dev   00000007  00000000  00000000  000213be  2**0
                  CONTENTS, READONLY
 26 .sopc_system_name 00000010  00000000  00000000  000213c5  2**0
                  CONTENTS, READONLY
 27 .quartus_project_dir 00000024  00000000  00000000  000213d5  2**0
                  CONTENTS, READONLY
 28 .sopcinfo     000d0da3  00000000  00000000  000213f9  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
000001b8 l    d  .text	00000000 .text
000055a0 l    d  .rodata	00000000 .rodata
000055e0 l    d  .rwdata	00000000 .rwdata
00006350 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../rangefinder_v151116_bsp//obj/HAL/src/crt0.o
00000200 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_exception_entry.o
00000094 l       .exceptions	00000000 alt_exception_unknown
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 accelerometer.c
00000000 l    df *ABS*	00000000 buttons.c
00000000 l    df *ABS*	00000000 fpga.c
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 laser.c
00000000 l    df *ABS*	00000000 leds.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 measurement.c
00000000 l    df *ABS*	00000000 sample_loader.c
00000000 l    df *ABS*	00000000 spi.c
00000000 l    df *ABS*	00000000 tdc.c
00000000 l    df *ABS*	00000000 test_generator.c
00000000 l    df *ABS*	00000000 timer.c
00002520 l     F .text	00000060 sys_timer_interrupt_handler
00002580 l     F .text	00000060 service_timer_interrupt_handler
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 vga.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
000036b4 l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_open.c
00003818 l     F .text	00000050 alt_get_errno
00003868 l     F .text	000000cc alt_file_locked
00000000 l    df *ABS*	00000000 alt_read.c
00003a88 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_write.c
00003c28 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
00003d64 l     F .text	00000038 alt_dev_reg
000055ec l     O .rwdata	000000c4 pc_uart
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00003e2c l     F .text	00000074 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
000040e0 l     F .text	00000098 altera_avalon_uart_irq
00004178 l     F .text	000000d8 altera_avalon_uart_rxirq
00004250 l     F .text	0000013c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
000043e0 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00004610 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_close.c
00004808 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00004964 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00004990 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00004dc0 l     F .text	000000c0 alt_open_fd
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
00005858 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00000000 l    df *ABS*	00000000 
000037a0 g     F .text	00000078 alt_main
00006c64 g     O .bss	00000100 alt_irq
00006bb8 g     O .bss	00000088 pc_uart_receiver
00002b6c g     F .text	00000290 check_buffer_pc
00005c98 g       *ABS*	00000000 __flash_rwdata_start
00000000 g       *ABS*	00000000 __alt_mem_ram_cpu
00000868 g     F .text	00000138 i2c_send_byte
00006364 g     O .bss	00000004 b
00000d00 g     F .text	00000068 write_command
0000034c g     F .text	00000020 get_x_coord
00006374 g     O .bss	00000001 shift
00006398 g     O .bss	00000004 pc_uart_file
0000063c g     F .text	00000060 ProcCmdFPGA
00009200 g       *ABS*	00000000 __alt_mem_ram_sample_3
00000000  w      *UND*	00000000 __errno
00000bf8 g     F .text	00000084 write_ack
00006b94 g     O .bss	00000024 test_pulses
00006350 g     O .bss	00000002 DATAX
00000000 g     F .entry	0000001c __reset
00000020 g       *ABS*	00000000 __flash_exceptions_start
00000f98 g     F .text	0000003c change_axis
00006368 g     O .bss	00000004 f
00000494 g     F .text	00000188 read_but
000063b8 g     O .bss	00000004 errno
000063a8 g     O .bss	00000004 alt_argv
00005c58 g     O .rwdata	00000001 leds_status
000026c8 g     F .text	00000048 service_timer_start
0000dc58 g       *ABS*	00000000 _gp
00006371 g     O .bss	00000001 rigth_blink
00002dfc g     F .text	000000a0 integrity_check
000056d8 g     O .rwdata	00000180 alt_fd_list
00004b38 g     F .text	00000090 alt_find_dev
00002fe8 g     F .text	00000030 set_rs485driver_dir
000032f4 g     F .text	000000f8 memcpy
00002710 g     F .text	00000048 sys_timer_stop
0000639c g     O .bss	00000001 current_vga_gain
00004e80 g     F .text	00000078 alt_io_redirect
00001130 g     F .text	0000004c sys_init
000055a0 g       *ABS*	00000000 __DTOR_END__
00006358 g     O .bss	00000004 x_angle
00009500 g       *ABS*	00000000 __alt_mem_ram_sample_0
00002758 g     F .text	00000048 service_timer_stop
00001e50 g     F .text	00000048 set_tdc_enable
00000000  w      *UND*	00000000 malloc
00002680 g     F .text	00000048 sys_timer_start
000050b4 g     F .text	0000008c alt_icache_flush
00002148 g     F .text	00000040 Init_TDC7200
00001ed4 g     F .text	000000bc read_tdc_meas_data
00005c80 g     O .rwdata	00000004 alt_max_fd
000030e0 g     F .text	000000bc uart_direct_transmission_cmd
00009400 g       *ABS*	00000000 __alt_mem_ram_sample_1
00000f50 g     F .text	00000048 generate_pulse
00002328 g     F .text	00000100 generate_test_pulses
0000075c g     F .text	0000008c i2c_send_bit
0000319c g     F .text	0000002c vga_init
00005c90 g     O .rwdata	00000004 _global_impure_ptr
00005c68 g     O .rwdata	00000004 trans_pc
00006ef4 g       *ABS*	00000000 __bss_end
000035c4 g     F .text	000000f0 alt_iic_isr_register
00004f90 g     F .text	00000104 alt_tick
00005c60 g     O .rwdata	00000004 service_timer_context_ptr
000007e8 g     F .text	00000080 i2c_read_bit
00001318 g     F .text	00000048 start_recording
00004038 g     F .text	000000a8 altera_avalon_uart_init
00001d44 g     F .text	00000044 tdc_init
00003578 g     F .text	0000004c alt_ic_irq_enabled
00004ef8 g     F .text	00000098 alt_alarm_stop
000063a0 g     O .bss	00000004 alt_irq_active
00006376 g     O .bss	00000001 blinky_status
00001cd0 g     F .text	00000074 read_32bword_from_tdc
000000ec g     F .exceptions	000000cc alt_irq_handler
000056b0 g     O .rwdata	00000028 alt_dev_null
0000117c g     F .text	000000b4 mainloop
0000061c g     F .text	00000020 buttons_status
0000069c g     F .text	00000060 i2c_start
00000d68 g     F .text	000000a0 write_command_multiple
00004920 g     F .text	00000044 alt_dcache_flush_all
00005c98 g       *ABS*	00000000 __ram_rwdata_end
00006373 g     O .bss	00000001 direction
00005c78 g     O .rwdata	00000008 alt_dev_list
00003c78 g     F .text	000000ec write
00002f10 g     F .text	000000d8 pc_cmd_handler
000032b0 g     F .text	00000044 ProcCmd_VGA
000055e0 g       *ABS*	00000000 __ram_rodata_end
00006ef4 g       *ABS*	00000000 end
00002864 g     F .text	00000038 request_for_rs485_driver_switch
00006370 g     O .bss	00000001 mode
00004660 g     F .text	000001a8 altera_avalon_uart_write
00003018 g     F .text	00000054 send_uart
00006379 g     O .bss	00000001 i
000055a0 g       *ABS*	00000000 __CTOR_LIST__
00008000 g       *ABS*	00000000 __alt_stack_pointer
00003ea0 g     F .text	00000088 alt_avalon_timer_sc_init
00003f88 g     F .text	00000060 altera_avalon_uart_write_fd
00003fe8 g     F .text	00000050 altera_avalon_uart_close_fd
000029a4 g     F .text	00000040 uart_init
000053c4 g     F .text	000001a0 __call_exitprocs
00001414 g     F .text	0000004c reset_memory_master
000001b8 g     F .text	0000004c _start
000063b0 g     O .bss	00000004 _alt_tick_rate
0000637c g     O .bss	00000001 timer_event_flag
00006375 g     O .bss	00000001 blinky_flag
000019f4 g     F .text	0000014c send_spi_word
000063cc g     O .bss	00000030 ram_buffer
000063b4 g     O .bss	00000004 _alt_nticks
000063fc g     O .bss	00000628 signal
00003ad8 g     F .text	000000f0 read
00003dd0 g     F .text	0000005c alt_sys_init
00001830 g     F .text	00000084 get_max
00005294 g     F .text	00000130 __register_exitproc
000021d8 g     F .text	00000070 TDC7200_reg_init
000055e0 g       *ABS*	00000000 __ram_rwdata_start
000055a0 g       *ABS*	00000000 __ram_rodata_start
000029e4 g     F .text	00000068 send2pc
00001230 g     F .text	000000a4 make_measurement
00005c5c g     O .rwdata	00000004 timer_context_ptr
00004cdc g     F .text	000000b4 alt_get_fd
000025e0 g     F .text	000000a0 sys_timer_init
00006384 g     O .bss	00000001 service_timer_event_flag
00001d88 g     F .text	00000034 tdc_test
0000518c g     F .text	0000007c memcmp
00006ef4 g       *ABS*	00000000 __alt_stack_base
00001938 g     F .text	000000bc send_sample
00002188 g     F .text	00000050 tdc7200_reset
00006372 g     O .bss	00000001 left_blink
000006fc g     F .text	00000060 i2c_stop
00000204 g     F .text	00000048 accelerometer_init
00006378 g     O .bss	00000001 counter
0000138c g     F .text	0000001c get_buffer_status
00004bc8 g     F .text	00000114 alt_find_file
000018b4 g     F .text	00000084 ProcCmd_SampleLoader
000049e0 g     F .text	000000a0 alt_dev_llist_insert
00006360 g     O .bss	00000004 z_angle
00001f90 g     F .text	000001b8 ProcCmd_TDC
00006350 g       *ABS*	00000000 __bss_start
00001114 g     F .text	0000001c main
000063ac g     O .bss	00000004 alt_envp
000063bc g     O .bss	00000010 buttons
000013a8 g     F .text	0000006c reset_ram_buffers
00006d64 g     O .bss	00000190 _atexit0
00005c84 g     O .rwdata	00000004 alt_errno
00009300 g       *ABS*	00000000 __alt_mem_ram_sample_2
00000b78 g     F .text	00000080 read_ack
00006390 g     O .bss	00000004 service_timer_context
000055a0 g       *ABS*	00000000 __CTOR_END__
00001360 g     F .text	0000002c stop_recording
00006b24 g     O .bss	00000040 rx_data
000055a0 g       *ABS*	00000000 __flash_rodata_start
000055a0 g       *ABS*	00000000 __DTOR_LIST__
0000306c g     F .text	00000074 uart_direct_transmission
000028e8 g     F .text	000000bc delay_us_by_timer
000012d4 g     F .text	00000044 delay
00000f1c g     F .text	00000034 laser_init
00003d9c g     F .text	00000034 alt_irq_init
00003bc8 g     F .text	00000060 alt_release_fd
00002824 g     F .text	00000020 reset_timer_event_flag
00005140 g     F .text	00000014 atexit
00000e08 g     F .text	00000074 read_command
000009a0 g     F .text	000001d8 i2c_read_byte
00001dbc g     F .text	00000094 read_tdc_result
00006b64 g     O .bss	00000030 tdc_result
00005c94 g     O .rwdata	00000004 _impure_ptr
00001b40 g     F .text	00000090 write_16bword_to_tdc
000063a4 g     O .bss	00000004 alt_argc
00004adc g     F .text	0000005c _do_dtors
00000cc0 g     F .text	00000040 i2c_init
00002af0 g     F .text	0000007c read_pc_cmds
00001e98 g     F .text	0000003c start_tdc_measurement
00000020 g       .exceptions	00000000 alt_irq_entry
00005c64 g     O .rwdata	00000004 rec_pc
00002844 g     F .text	00000020 read_sys_time_ms
00005c70 g     O .rwdata	00000008 alt_fs_list
00009100 g       *ABS*	00000000 __alt_mem_ram_sample_4
00006380 g     O .bss	00000004 sys_abs_time_ms
00006354 g     O .bss	00000002 DATAZ
00000020 g       *ABS*	00000000 __ram_exceptions_start
0000024c g     F .text	00000100 refresh_accelerometer_data
000033ec g     F .text	00000050 alt_ic_isr_register
00006388 g     O .bss	00000004 service_timer_ticks_cnt
00000e7c g     F .text	000000a0 read_word_command
00005c98 g       *ABS*	00000000 _edata
00003f28 g     F .text	00000060 altera_avalon_uart_read_fd
00002e9c g     F .text	00000074 pc_crc_calc
0000638e g     O .bss	00000001 rs485_switch_request_flag
00006ef4 g       *ABS*	00000000 _end
0000638c g     O .bss	00000002 neccesary_tickes_cnt
00002a4c g     F .text	000000a4 send2pc_cmdpc
00002804 g     F .text	00000020 check_timer_event
000001b8 g       *ABS*	00000000 __ram_exceptions_end
00006394 g     O .bss	00000004 timer_context
000003ac g     F .text	000000e8 buttons_handler_init
000034d8 g     F .text	000000a0 alt_ic_irq_disable
00006352 g     O .bss	00000002 DATAY
00005094 g     F .text	00000020 altera_nios2_qsys_irq_init
00005154 g     F .text	00000038 exit
000055e0 g     O .rwdata	0000000a TDC7200_reg_local_copy
0000636c g     O .bss	00000004 flags
00001c54 g     F .text	0000007c write_32bword_to_tdc
00008000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
00002428 g     F .text	000000f8 ProcCmd_Test_Gen
00002248 g     F .text	000000e0 test_pulse_generator_init
000031c8 g     F .text	000000e8 write_data2vga
0000438c g     F .text	00000054 altera_avalon_uart_close
00001bd0 g     F .text	00000084 read_16bword_from_tdc
00005564 g     F .text	0000003c _exit
00006377 g     O .bss	00000001 axis_num
00005208 g     F .text	0000008c strlen
0000289c g     F .text	0000004c service_timer_routine
00003934 g     F .text	00000154 open
000027a0 g     F .text	00000064 register_sys_timer_interrupt
0000038c g     F .text	00000020 get_z_coord
00004d90 g     F .text	00000030 alt_icache_flush_all
00000c7c g     F .text	00000044 i2c_delay
00005c6c g     O .rwdata	00000004 alt_priority_mask
00009000 g       *ABS*	00000000 __alt_mem_ram_sample_5
0000343c g     F .text	0000009c alt_ic_irq_enable
00001490 g     F .text	000003a0 refresh_meas_data
00006a24 g     O .bss	00000100 sample
00004430 g     F .text	000001e0 altera_avalon_uart_read
00006c40 g     O .bss	00000021 pc_uart_transmitter
00005c88 g     O .rwdata	00000008 alt_alarm_list
00004a80 g     F .text	0000005c _do_ctors
0000036c g     F .text	00000020 get_y_coord
00004858 g     F .text	000000c8 close
0000635c g     O .bss	00000004 y_angle
00003720 g     F .text	00000080 alt_load
00001460 g     F .text	00000030 read_abs_counter
00001000 g     F .text	00000114 leds_driver
00000000  w      *UND*	00000000 free
00000fd4 g     F .text	0000002c leds_init



Disassembly of section .entry:

00000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   0:	00840014 	movui	r2,4096
#endif

0:
    initi r2
   4:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   8:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   c:	00bffd16 	blt	zero,r2,4 <_gp+0xffff23ac>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  10:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
  14:	08406e14 	ori	at,at,440
    jmp r1
  18:	0800683a 	jmp	at
  1c:	00000000 	call	0 <__reset>

Disassembly of section .exceptions:

00000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  44:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000ec0 	call	ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000306 	br	98 <alt_exception_unknown+0x4>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  8c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)

00000094 <alt_exception_unknown>:
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  94:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  98:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  9c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  c0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  e0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  e8:	ef80083a 	eret

000000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  ec:	defff904 	addi	sp,sp,-28
  f0:	dfc00615 	stw	ra,24(sp)
  f4:	df000515 	stw	fp,20(sp)
  f8:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
  fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 100:	0005313a 	rdctl	r2,ipending
 104:	e0bffe15 	stw	r2,-8(fp)

  return active;
 108:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 10c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 110:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 114:	00800044 	movi	r2,1
 118:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 11c:	e0fffb17 	ldw	r3,-20(fp)
 120:	e0bffc17 	ldw	r2,-16(fp)
 124:	1884703a 	and	r2,r3,r2
 128:	10001726 	beq	r2,zero,188 <alt_irq_handler+0x9c>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 12c:	00c00034 	movhi	r3,0
 130:	18db1904 	addi	r3,r3,27748
 134:	e0bffd17 	ldw	r2,-12(fp)
 138:	100490fa 	slli	r2,r2,3
 13c:	1885883a 	add	r2,r3,r2
 140:	10c00017 	ldw	r3,0(r2)
 144:	01000034 	movhi	r4,0
 148:	211b1904 	addi	r4,r4,27748
 14c:	e0bffd17 	ldw	r2,-12(fp)
 150:	100490fa 	slli	r2,r2,3
 154:	2085883a 	add	r2,r4,r2
 158:	10800104 	addi	r2,r2,4
 15c:	10800017 	ldw	r2,0(r2)
 160:	1009883a 	mov	r4,r2
 164:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 168:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 16c:	0005313a 	rdctl	r2,ipending
 170:	e0bfff15 	stw	r2,-4(fp)

  return active;
 174:	e0bfff17 	ldw	r2,-4(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 178:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 17c:	e0bffb17 	ldw	r2,-20(fp)
 180:	103fe31e 	bne	r2,zero,110 <_gp+0xffff24b8>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 184:	00000706 	br	1a4 <alt_irq_handler+0xb8>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 188:	e0bffc17 	ldw	r2,-16(fp)
 18c:	1085883a 	add	r2,r2,r2
 190:	e0bffc15 	stw	r2,-16(fp)
      i++;
 194:	e0bffd17 	ldw	r2,-12(fp)
 198:	10800044 	addi	r2,r2,1
 19c:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 1a0:	003fde06 	br	11c <_gp+0xffff24c4>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 1a4:	e037883a 	mov	sp,fp
 1a8:	dfc00117 	ldw	ra,4(sp)
 1ac:	df000017 	ldw	fp,0(sp)
 1b0:	dec00204 	addi	sp,sp,8
 1b4:	f800283a 	ret

Disassembly of section .text:

000001b8 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     1b8:	00840014 	movui	r2,4096
#endif

0:
    initd 0(r2)
     1bc:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     1c0:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     1c4:	00bffd16 	blt	zero,r2,1bc <_gp+0xffff2564>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     1c8:	06c00034 	movhi	sp,0
    ori sp, sp, %lo(__alt_stack_pointer)
     1cc:	dee00014 	ori	sp,sp,32768
    movhi gp, %hi(_gp)
     1d0:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
     1d4:	d6b71614 	ori	gp,gp,56408
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     1d8:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     1dc:	1098d414 	ori	r2,r2,25424

    movhi r3, %hi(__bss_end)
     1e0:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     1e4:	18dbbd14 	ori	r3,r3,28404

    beq r2, r3, 1f
     1e8:	10c00326 	beq	r2,r3,1f8 <_start+0x40>

0:
    stw zero, (r2)
     1ec:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     1f0:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     1f4:	10fffd36 	bltu	r2,r3,1ec <_gp+0xffff2594>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     1f8:	00037200 	call	3720 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     1fc:	00037a00 	call	37a0 <alt_main>

00000200 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     200:	003fff06 	br	200 <_gp+0xffff25a8>

00000204 <accelerometer_init>:
int y_angle = 0;
int z_angle = 0;


void accelerometer_init()
{
     204:	defffe04 	addi	sp,sp,-8
     208:	dfc00115 	stw	ra,4(sp)
     20c:	df000015 	stw	fp,0(sp)
     210:	d839883a 	mov	fp,sp
	write_command (ACCEL_POW_CTL_REG, 0x08);     //power control - measure
     214:	01000b44 	movi	r4,45
     218:	01400204 	movi	r5,8
     21c:	0000d000 	call	d00 <write_command>
	write_command (ACCEL_DATA_FORMAT_REG, 0x08); //data format - full resolution
     220:	01000c44 	movi	r4,49
     224:	01400204 	movi	r5,8
     228:	0000d000 	call	d00 <write_command>
	write_command (ACCEL_FIFO_CTL_REG, 0x00); // fifo - bypassed
     22c:	01000e04 	movi	r4,56
     230:	000b883a 	mov	r5,zero
     234:	0000d000 	call	d00 <write_command>
}
     238:	e037883a 	mov	sp,fp
     23c:	dfc00117 	ldw	ra,4(sp)
     240:	df000017 	ldw	fp,0(sp)
     244:	dec00204 	addi	sp,sp,8
     248:	f800283a 	ret

0000024c <refresh_accelerometer_data>:

void refresh_accelerometer_data()
{
     24c:	defffd04 	addi	sp,sp,-12
     250:	dfc00215 	stw	ra,8(sp)
     254:	df000115 	stw	fp,4(sp)
     258:	df000104 	addi	fp,sp,4
	unsigned char buf = 0;
     25c:	e03fff05 	stb	zero,-4(fp)

	buf=read_command(ACCEL_DATAX0_REG);
     260:	01000c84 	movi	r4,50
     264:	0000e080 	call	e08 <read_command>
     268:	e0bfff05 	stb	r2,-4(fp)
	DATAX=buf;
     26c:	e0bfff03 	ldbu	r2,-4(fp)
     270:	d0a1be0d 	sth	r2,-30984(gp)
	buf=read_command(ACCEL_DATAX1_REG);
     274:	01000cc4 	movi	r4,51
     278:	0000e080 	call	e08 <read_command>
     27c:	e0bfff05 	stb	r2,-4(fp)
	DATAX|=(buf<<8)&0xff00;
     280:	e0bfff03 	ldbu	r2,-4(fp)
     284:	1004923a 	slli	r2,r2,8
     288:	1007883a 	mov	r3,r2
     28c:	d0a1be0b 	ldhu	r2,-30984(gp)
     290:	1884b03a 	or	r2,r3,r2
     294:	d0a1be0d 	sth	r2,-30984(gp)
	buf=read_command(ACCEL_DATAY0_REG);
     298:	01000d04 	movi	r4,52
     29c:	0000e080 	call	e08 <read_command>
     2a0:	e0bfff05 	stb	r2,-4(fp)
	DATAY=buf;
     2a4:	e0bfff03 	ldbu	r2,-4(fp)
     2a8:	d0a1be8d 	sth	r2,-30982(gp)
	buf=read_command(ACCEL_DATAY1_REG);
     2ac:	01000d44 	movi	r4,53
     2b0:	0000e080 	call	e08 <read_command>
     2b4:	e0bfff05 	stb	r2,-4(fp)
	DATAY|=(buf<<8)&0xff00;
     2b8:	e0bfff03 	ldbu	r2,-4(fp)
     2bc:	1004923a 	slli	r2,r2,8
     2c0:	1007883a 	mov	r3,r2
     2c4:	d0a1be8b 	ldhu	r2,-30982(gp)
     2c8:	1884b03a 	or	r2,r3,r2
     2cc:	d0a1be8d 	sth	r2,-30982(gp)
	buf=read_command(ACCEL_DATAZ0_REG);
     2d0:	01000d84 	movi	r4,54
     2d4:	0000e080 	call	e08 <read_command>
     2d8:	e0bfff05 	stb	r2,-4(fp)
	DATAZ=buf;
     2dc:	e0bfff03 	ldbu	r2,-4(fp)
     2e0:	d0a1bf0d 	sth	r2,-30980(gp)
	buf=read_command(ACCEL_DATAZ1_REG);
     2e4:	01000dc4 	movi	r4,55
     2e8:	0000e080 	call	e08 <read_command>
     2ec:	e0bfff05 	stb	r2,-4(fp)
	DATAZ|=(buf<<8)&0xff00;
     2f0:	e0bfff03 	ldbu	r2,-4(fp)
     2f4:	1004923a 	slli	r2,r2,8
     2f8:	1007883a 	mov	r3,r2
     2fc:	d0a1bf0b 	ldhu	r2,-30980(gp)
     300:	1884b03a 	or	r2,r3,r2
     304:	d0a1bf0d 	sth	r2,-30980(gp)

	x_angle=DATAX&0x1FFF;
     308:	d0a1be0b 	ldhu	r2,-30984(gp)
     30c:	10bfffcc 	andi	r2,r2,65535
     310:	1087ffcc 	andi	r2,r2,8191
     314:	d0a1c015 	stw	r2,-30976(gp)
	y_angle=DATAY&0x1FFF;
     318:	d0a1be8b 	ldhu	r2,-30982(gp)
     31c:	10bfffcc 	andi	r2,r2,65535
     320:	1087ffcc 	andi	r2,r2,8191
     324:	d0a1c115 	stw	r2,-30972(gp)
	z_angle=DATAZ&0x1FFF;
     328:	d0a1bf0b 	ldhu	r2,-30980(gp)
     32c:	10bfffcc 	andi	r2,r2,65535
     330:	1087ffcc 	andi	r2,r2,8191
     334:	d0a1c215 	stw	r2,-30968(gp)
}
     338:	e037883a 	mov	sp,fp
     33c:	dfc00117 	ldw	ra,4(sp)
     340:	df000017 	ldw	fp,0(sp)
     344:	dec00204 	addi	sp,sp,8
     348:	f800283a 	ret

0000034c <get_x_coord>:

unsigned short get_x_coord()
{
     34c:	deffff04 	addi	sp,sp,-4
     350:	df000015 	stw	fp,0(sp)
     354:	d839883a 	mov	fp,sp
  return x_angle;
     358:	d0a1c017 	ldw	r2,-30976(gp)
}
     35c:	e037883a 	mov	sp,fp
     360:	df000017 	ldw	fp,0(sp)
     364:	dec00104 	addi	sp,sp,4
     368:	f800283a 	ret

0000036c <get_y_coord>:

unsigned short get_y_coord()
{
     36c:	deffff04 	addi	sp,sp,-4
     370:	df000015 	stw	fp,0(sp)
     374:	d839883a 	mov	fp,sp
  return y_angle;
     378:	d0a1c117 	ldw	r2,-30972(gp)
}
     37c:	e037883a 	mov	sp,fp
     380:	df000017 	ldw	fp,0(sp)
     384:	dec00104 	addi	sp,sp,4
     388:	f800283a 	ret

0000038c <get_z_coord>:

unsigned short get_z_coord()
{
     38c:	deffff04 	addi	sp,sp,-4
     390:	df000015 	stw	fp,0(sp)
     394:	d839883a 	mov	fp,sp
  return z_angle;
     398:	d0a1c217 	ldw	r2,-30968(gp)
}
     39c:	e037883a 	mov	sp,fp
     3a0:	df000017 	ldw	fp,0(sp)
     3a4:	dec00104 	addi	sp,sp,4
     3a8:	f800283a 	ret

000003ac <buttons_handler_init>:
struct buttons_data *b;



void buttons_handler_init()
{
     3ac:	deffff04 	addi	sp,sp,-4
     3b0:	df000015 	stw	fp,0(sp)
     3b4:	d839883a 	mov	fp,sp
	f=&flags;
     3b8:	d0a1c504 	addi	r2,gp,-30956
     3bc:	d0a1c415 	stw	r2,-30960(gp)
	b=&buttons;
     3c0:	00800034 	movhi	r2,0
     3c4:	1098ef04 	addi	r2,r2,25532
     3c8:	d0a1c315 	stw	r2,-30964(gp)

    f->but_0_negedge=0;
     3cc:	d0a1c417 	ldw	r2,-30960(gp)
     3d0:	11000003 	ldbu	r4,0(r2)
     3d4:	00ffff84 	movi	r3,-2
     3d8:	20c6703a 	and	r3,r4,r3
     3dc:	10c00005 	stb	r3,0(r2)
    f->but_0_posedge=0;
     3e0:	d0a1c417 	ldw	r2,-30960(gp)
     3e4:	11000003 	ldbu	r4,0(r2)
     3e8:	00ffff44 	movi	r3,-3
     3ec:	20c6703a 	and	r3,r4,r3
     3f0:	10c00005 	stb	r3,0(r2)
    f->but_1_negedge=0;
     3f4:	d0a1c417 	ldw	r2,-30960(gp)
     3f8:	11000003 	ldbu	r4,0(r2)
     3fc:	00fffdc4 	movi	r3,-9
     400:	20c6703a 	and	r3,r4,r3
     404:	10c00005 	stb	r3,0(r2)
    f->but_1_posedge=0;
     408:	d0a1c417 	ldw	r2,-30960(gp)
     40c:	11000003 	ldbu	r4,0(r2)
     410:	00fffbc4 	movi	r3,-17
     414:	20c6703a 	and	r3,r4,r3
     418:	10c00005 	stb	r3,0(r2)
    //f->sys_timer=0;

    b->but0_posedge_cnt=0;
     41c:	d0a1c317 	ldw	r2,-30964(gp)
     420:	10000005 	stb	zero,0(r2)
    b->but0_negedge_cnt=0;
     424:	d0a1c317 	ldw	r2,-30964(gp)
     428:	10000045 	stb	zero,1(r2)
    b->but0_posedge_en=0;
     42c:	d0a1c317 	ldw	r2,-30964(gp)
     430:	11000303 	ldbu	r4,12(r2)
     434:	00ffff84 	movi	r3,-2
     438:	20c6703a 	and	r3,r4,r3
     43c:	10c00305 	stb	r3,12(r2)
    b->but0_negedge_en=1;
     440:	d0a1c317 	ldw	r2,-30964(gp)
     444:	10c00303 	ldbu	r3,12(r2)
     448:	18c00094 	ori	r3,r3,2
     44c:	10c00305 	stb	r3,12(r2)

    b->but1_posedge_cnt=0;
     450:	d0a1c317 	ldw	r2,-30964(gp)
     454:	10000085 	stb	zero,2(r2)
    b->but1_negedge_cnt=0;
     458:	d0a1c317 	ldw	r2,-30964(gp)
     45c:	100000c5 	stb	zero,3(r2)
    b->but1_posedge_en=0;
     460:	d0a1c317 	ldw	r2,-30964(gp)
     464:	11000303 	ldbu	r4,12(r2)
     468:	00fffec4 	movi	r3,-5
     46c:	20c6703a 	and	r3,r4,r3
     470:	10c00305 	stb	r3,12(r2)
    b->but1_negedge_en=1;
     474:	d0a1c317 	ldw	r2,-30964(gp)
     478:	10c00303 	ldbu	r3,12(r2)
     47c:	18c00214 	ori	r3,r3,8
     480:	10c00305 	stb	r3,12(r2)
}
     484:	e037883a 	mov	sp,fp
     488:	df000017 	ldw	fp,0(sp)
     48c:	dec00104 	addi	sp,sp,4
     490:	f800283a 	ret

00000494 <read_but>:

void read_but()
{
     494:	defffd04 	addi	sp,sp,-12
     498:	dfc00215 	stw	ra,8(sp)
     49c:	df000115 	stw	fp,4(sp)
     4a0:	df000104 	addi	fp,sp,4
	unsigned int sys_time = 0;
     4a4:	e03fff15 	stw	zero,-4(fp)
	sys_time = read_sys_time_ms();
     4a8:	00028440 	call	2844 <read_sys_time_ms>
     4ac:	e0bfff15 	stw	r2,-4(fp)
        }
        b->but0_last_pressed_time=sys_time;
      }
    else
     {
       b->but0_posedge_cnt=0;
     4b0:	d0a1c317 	ldw	r2,-30964(gp)
     4b4:	10000005 	stb	zero,0(r2)
       if (b->but0_negedge_en)
     4b8:	d0a1c317 	ldw	r2,-30964(gp)
     4bc:	10800317 	ldw	r2,12(r2)
     4c0:	1080008c 	andi	r2,r2,2
     4c4:	10001826 	beq	r2,zero,528 <read_but+0x94>
        {
            b->but0_negedge_cnt++;
     4c8:	d0a1c317 	ldw	r2,-30964(gp)
     4cc:	10c00043 	ldbu	r3,1(r2)
     4d0:	18c00044 	addi	r3,r3,1
     4d4:	10c00045 	stb	r3,1(r2)
            if (b->but0_negedge_cnt==16) {b->but0_negedge_cnt=0; f->but_0_negedge=1; b->but0_negedge_en=0; b->but0_posedge_en=1;}
     4d8:	d0a1c317 	ldw	r2,-30964(gp)
     4dc:	10800043 	ldbu	r2,1(r2)
     4e0:	10803fcc 	andi	r2,r2,255
     4e4:	10800418 	cmpnei	r2,r2,16
     4e8:	10000f1e 	bne	r2,zero,528 <read_but+0x94>
     4ec:	d0a1c317 	ldw	r2,-30964(gp)
     4f0:	10000045 	stb	zero,1(r2)
     4f4:	d0a1c417 	ldw	r2,-30960(gp)
     4f8:	10c00003 	ldbu	r3,0(r2)
     4fc:	18c00054 	ori	r3,r3,1
     500:	10c00005 	stb	r3,0(r2)
     504:	d0a1c317 	ldw	r2,-30964(gp)
     508:	11000303 	ldbu	r4,12(r2)
     50c:	00ffff44 	movi	r3,-3
     510:	20c6703a 	and	r3,r4,r3
     514:	10c00305 	stb	r3,12(r2)
     518:	d0a1c317 	ldw	r2,-30964(gp)
     51c:	10c00303 	ldbu	r3,12(r2)
     520:	18c00054 	ori	r3,r3,1
     524:	10c00305 	stb	r3,12(r2)
        }
       if ((sys_time-b->but0_last_pressed_time)>LONG_PRESS_TIME_MS) {f->but_0_long_pressed=1; b->but0_last_pressed_time=sys_time;}
     528:	d0a1c317 	ldw	r2,-30964(gp)
     52c:	10800117 	ldw	r2,4(r2)
     530:	e0ffff17 	ldw	r3,-4(fp)
     534:	1885c83a 	sub	r2,r3,r2
     538:	10827170 	cmpltui	r2,r2,2501
     53c:	1000071e 	bne	r2,zero,55c <read_but+0xc8>
     540:	d0a1c417 	ldw	r2,-30960(gp)
     544:	10c00003 	ldbu	r3,0(r2)
     548:	18c00114 	ori	r3,r3,4
     54c:	10c00005 	stb	r3,0(r2)
     550:	d0a1c317 	ldw	r2,-30964(gp)
     554:	e0ffff17 	ldw	r3,-4(fp)
     558:	10c00115 	stw	r3,4(r2)
        }
        b->but1_last_pressed_time=sys_time;
      }
    else
     {
       b->but1_posedge_cnt=0;
     55c:	d0a1c317 	ldw	r2,-30964(gp)
     560:	10000085 	stb	zero,2(r2)
       if (b->but1_negedge_en)
     564:	d0a1c317 	ldw	r2,-30964(gp)
     568:	10800317 	ldw	r2,12(r2)
     56c:	1080020c 	andi	r2,r2,8
     570:	10001826 	beq	r2,zero,5d4 <read_but+0x140>
        {
            b->but1_negedge_cnt++;
     574:	d0a1c317 	ldw	r2,-30964(gp)
     578:	10c000c3 	ldbu	r3,3(r2)
     57c:	18c00044 	addi	r3,r3,1
     580:	10c000c5 	stb	r3,3(r2)
            if (b->but1_negedge_cnt==16) {b->but1_negedge_cnt=0; f->but_1_negedge=1; b->but1_negedge_en=0; b->but1_posedge_en=1;}
     584:	d0a1c317 	ldw	r2,-30964(gp)
     588:	108000c3 	ldbu	r2,3(r2)
     58c:	10803fcc 	andi	r2,r2,255
     590:	10800418 	cmpnei	r2,r2,16
     594:	10000f1e 	bne	r2,zero,5d4 <read_but+0x140>
     598:	d0a1c317 	ldw	r2,-30964(gp)
     59c:	100000c5 	stb	zero,3(r2)
     5a0:	d0a1c417 	ldw	r2,-30960(gp)
     5a4:	10c00003 	ldbu	r3,0(r2)
     5a8:	18c00214 	ori	r3,r3,8
     5ac:	10c00005 	stb	r3,0(r2)
     5b0:	d0a1c317 	ldw	r2,-30964(gp)
     5b4:	11000303 	ldbu	r4,12(r2)
     5b8:	00fffdc4 	movi	r3,-9
     5bc:	20c6703a 	and	r3,r4,r3
     5c0:	10c00305 	stb	r3,12(r2)
     5c4:	d0a1c317 	ldw	r2,-30964(gp)
     5c8:	10c00303 	ldbu	r3,12(r2)
     5cc:	18c00114 	ori	r3,r3,4
     5d0:	10c00305 	stb	r3,12(r2)
        }
       if ((sys_time-b->but1_last_pressed_time)>LONG_PRESS_TIME_MS) {f->but_1_long_pressed=1; b->but1_last_pressed_time=sys_time;}
     5d4:	d0a1c317 	ldw	r2,-30964(gp)
     5d8:	10800217 	ldw	r2,8(r2)
     5dc:	e0ffff17 	ldw	r3,-4(fp)
     5e0:	1885c83a 	sub	r2,r3,r2
     5e4:	10827170 	cmpltui	r2,r2,2501
     5e8:	1000071e 	bne	r2,zero,608 <read_but+0x174>
     5ec:	d0a1c417 	ldw	r2,-30960(gp)
     5f0:	10c00003 	ldbu	r3,0(r2)
     5f4:	18c00814 	ori	r3,r3,32
     5f8:	10c00005 	stb	r3,0(r2)
     5fc:	d0a1c317 	ldw	r2,-30964(gp)
     600:	e0ffff17 	ldw	r3,-4(fp)
     604:	10c00215 	stw	r3,8(r2)
     }
}
     608:	e037883a 	mov	sp,fp
     60c:	dfc00117 	ldw	ra,4(sp)
     610:	df000017 	ldw	fp,0(sp)
     614:	dec00204 	addi	sp,sp,8
     618:	f800283a 	ret

0000061c <buttons_status>:

struct flags_info* buttons_status()
{
     61c:	deffff04 	addi	sp,sp,-4
     620:	df000015 	stw	fp,0(sp)
     624:	d839883a 	mov	fp,sp
   return f;
     628:	d0a1c417 	ldw	r2,-30960(gp)
}
     62c:	e037883a 	mov	sp,fp
     630:	df000017 	ldw	fp,0(sp)
     634:	dec00104 	addi	sp,sp,4
     638:	f800283a 	ret

0000063c <ProcCmdFPGA>:

void ProcCmdFPGA (CmdPC *cmd);


void ProcCmdFPGA (CmdPC *cmd)
{
     63c:	defffe04 	addi	sp,sp,-8
     640:	df000115 	stw	fp,4(sp)
     644:	df000104 	addi	fp,sp,4
     648:	e13fff15 	stw	r4,-4(fp)
	mode=cmd->data[0];
     64c:	e0bfff17 	ldw	r2,-4(fp)
     650:	108000c3 	ldbu	r2,3(r2)
     654:	d0a1c605 	stb	r2,-30952(gp)
	if (cmd->data[0])
     658:	e0bfff17 	ldw	r2,-4(fp)
     65c:	108000c3 	ldbu	r2,3(r2)
     660:	10803fcc 	andi	r2,r2,255
     664:	10000526 	beq	r2,zero,67c <ProcCmdFPGA+0x40>
		IOWR_ALTERA_AVALON_PIO_DATA(SYSTEM_MODE_BASE,mode);
     668:	d0a1c603 	ldbu	r2,-30952(gp)
     66c:	10c03fcc 	andi	r3,r2,255
     670:	00a5b814 	movui	r2,38624
     674:	10c00035 	stwio	r3,0(r2)
     678:	00000406 	br	68c <ProcCmdFPGA+0x50>
	else
		IOWR_ALTERA_AVALON_PIO_DATA(SYSTEM_MODE_BASE,mode);
     67c:	d0a1c603 	ldbu	r2,-30952(gp)
     680:	10c03fcc 	andi	r3,r2,255
     684:	00a5b814 	movui	r2,38624
     688:	10c00035 	stwio	r3,0(r2)
}
     68c:	e037883a 	mov	sp,fp
     690:	df000017 	ldw	fp,0(sp)
     694:	dec00104 	addi	sp,sp,4
     698:	f800283a 	ret

0000069c <i2c_start>:
unsigned char i2c_delay(unsigned int delay);



void i2c_start()
{
     69c:	defffe04 	addi	sp,sp,-8
     6a0:	dfc00115 	stw	ra,4(sp)
     6a4:	df000015 	stw	fp,0(sp)
     6a8:	d839883a 	mov	fp,sp
    SCL_SET;       //SCL=1;
     6ac:	00c00044 	movi	r3,1
     6b0:	00a5ec14 	movui	r2,38832
     6b4:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     6b8:	01000304 	movi	r4,12
     6bc:	0000c7c0 	call	c7c <i2c_delay>
    SDA_RESET;     //SDA=0;
     6c0:	00c000c4 	movi	r3,3
     6c4:	00a5e914 	movui	r2,38820
     6c8:	10c00035 	stwio	r3,0(r2)
    i2c_delay(2*I2C_SPEED);
     6cc:	01000604 	movi	r4,24
     6d0:	0000c7c0 	call	c7c <i2c_delay>
    SCL_RESET;     //SCL=0;
     6d4:	00c00044 	movi	r3,1
     6d8:	00a5ed14 	movui	r2,38836
     6dc:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     6e0:	01000304 	movi	r4,12
     6e4:	0000c7c0 	call	c7c <i2c_delay>
}
     6e8:	e037883a 	mov	sp,fp
     6ec:	dfc00117 	ldw	ra,4(sp)
     6f0:	df000017 	ldw	fp,0(sp)
     6f4:	dec00204 	addi	sp,sp,8
     6f8:	f800283a 	ret

000006fc <i2c_stop>:

void i2c_stop()
{
     6fc:	defffe04 	addi	sp,sp,-8
     700:	dfc00115 	stw	ra,4(sp)
     704:	df000015 	stw	fp,0(sp)
     708:	d839883a 	mov	fp,sp
	SDA_WRITE_MODE;   //TRISBbits.TRISB5=0;
     70c:	00c000c4 	movi	r3,3
     710:	00a5e914 	movui	r2,38820
     714:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     718:	01000304 	movi	r4,12
     71c:	0000c7c0 	call	c7c <i2c_delay>
    SCL_SET;         //SCL=1;
     720:	00c00044 	movi	r3,1
     724:	00a5ec14 	movui	r2,38832
     728:	10c00035 	stwio	r3,0(r2)
    i2c_delay(2*I2C_SPEED);
     72c:	01000604 	movi	r4,24
     730:	0000c7c0 	call	c7c <i2c_delay>
    SDA_SET;         //SDA=1;
     734:	00c00044 	movi	r3,1
     738:	00a5e914 	movui	r2,38820
     73c:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     740:	01000304 	movi	r4,12
     744:	0000c7c0 	call	c7c <i2c_delay>
}
     748:	e037883a 	mov	sp,fp
     74c:	dfc00117 	ldw	ra,4(sp)
     750:	df000017 	ldw	fp,0(sp)
     754:	dec00204 	addi	sp,sp,8
     758:	f800283a 	ret

0000075c <i2c_send_bit>:

void i2c_send_bit(unsigned char send_bit)
{
     75c:	defffd04 	addi	sp,sp,-12
     760:	dfc00215 	stw	ra,8(sp)
     764:	df000115 	stw	fp,4(sp)
     768:	df000104 	addi	fp,sp,4
     76c:	2005883a 	mov	r2,r4
     770:	e0bfff05 	stb	r2,-4(fp)
	SDA_READ_MODE;   //TRISBbits.TRISB5=0; //output
     774:	00c00044 	movi	r3,1
     778:	00a5e914 	movui	r2,38820
     77c:	10c00035 	stwio	r3,0(r2)
    if (send_bit) SDA_SET; else SDA_RESET; //SDA=(send_bit)?1:0;
     780:	e0bfff03 	ldbu	r2,-4(fp)
     784:	10000426 	beq	r2,zero,798 <i2c_send_bit+0x3c>
     788:	00c00044 	movi	r3,1
     78c:	00a5e914 	movui	r2,38820
     790:	10c00035 	stwio	r3,0(r2)
     794:	00000306 	br	7a4 <i2c_send_bit+0x48>
     798:	00c000c4 	movi	r3,3
     79c:	00a5e914 	movui	r2,38820
     7a0:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     7a4:	01000304 	movi	r4,12
     7a8:	0000c7c0 	call	c7c <i2c_delay>
    SCL_SET;        //SCL=1;
     7ac:	00c00044 	movi	r3,1
     7b0:	00a5ec14 	movui	r2,38832
     7b4:	10c00035 	stwio	r3,0(r2)
    i2c_delay(2*I2C_SPEED);
     7b8:	01000604 	movi	r4,24
     7bc:	0000c7c0 	call	c7c <i2c_delay>
    SCL_RESET;      //SCL=0;
     7c0:	00c00044 	movi	r3,1
     7c4:	00a5ed14 	movui	r2,38836
     7c8:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     7cc:	01000304 	movi	r4,12
     7d0:	0000c7c0 	call	c7c <i2c_delay>
}
     7d4:	e037883a 	mov	sp,fp
     7d8:	dfc00117 	ldw	ra,4(sp)
     7dc:	df000017 	ldw	fp,0(sp)
     7e0:	dec00204 	addi	sp,sp,8
     7e4:	f800283a 	ret

000007e8 <i2c_read_bit>:

unsigned char i2c_read_bit()
{
     7e8:	defffd04 	addi	sp,sp,-12
     7ec:	dfc00215 	stw	ra,8(sp)
     7f0:	df000115 	stw	fp,4(sp)
     7f4:	df000104 	addi	fp,sp,4
   unsigned char read_bit;
   SDA_READ_MODE;    //LATBbits.LATB5=1; //Z
     7f8:	00c00044 	movi	r3,1
     7fc:	00a5e914 	movui	r2,38820
     800:	10c00035 	stwio	r3,0(r2)
   i2c_delay(I2C_SPEED);
     804:	01000304 	movi	r4,12
     808:	0000c7c0 	call	c7c <i2c_delay>
   SCL_SET;          //SCL=1;
     80c:	00c00044 	movi	r3,1
     810:	00a5ec14 	movui	r2,38832
     814:	10c00035 	stwio	r3,0(r2)
   i2c_delay(I2C_SPEED);
     818:	01000304 	movi	r4,12
     81c:	0000c7c0 	call	c7c <i2c_delay>
   read_bit=SDA;   //read_bit=PORTBbits.RB5;
     820:	00a5e814 	movui	r2,38816
     824:	10800037 	ldwio	r2,0(r2)
     828:	1080008c 	andi	r2,r2,2
     82c:	1004c03a 	cmpne	r2,r2,zero
     830:	e0bfff05 	stb	r2,-4(fp)
   i2c_delay(I2C_SPEED);
     834:	01000304 	movi	r4,12
     838:	0000c7c0 	call	c7c <i2c_delay>
   SCL_RESET;      //SCL=0;
     83c:	00c00044 	movi	r3,1
     840:	00a5ed14 	movui	r2,38836
     844:	10c00035 	stwio	r3,0(r2)
   i2c_delay(I2C_SPEED);
     848:	01000304 	movi	r4,12
     84c:	0000c7c0 	call	c7c <i2c_delay>
   return read_bit;
     850:	e0bfff03 	ldbu	r2,-4(fp)
}
     854:	e037883a 	mov	sp,fp
     858:	dfc00117 	ldw	ra,4(sp)
     85c:	df000017 	ldw	fp,0(sp)
     860:	dec00204 	addi	sp,sp,8
     864:	f800283a 	ret

00000868 <i2c_send_byte>:

unsigned char i2c_send_byte(unsigned char send_byte)
{
     868:	defffc04 	addi	sp,sp,-16
     86c:	dfc00315 	stw	ra,12(sp)
     870:	df000215 	stw	fp,8(sp)
     874:	df000204 	addi	fp,sp,8
     878:	2005883a 	mov	r2,r4
     87c:	e0bfff05 	stb	r2,-4(fp)
    unsigned char i;
    for (i=0;i<8;i++)
     880:	e03ffe05 	stb	zero,-8(fp)
     884:	00003d06 	br	97c <i2c_send_byte+0x114>
    {
        switch(i)
     888:	e0bffe03 	ldbu	r2,-8(fp)
     88c:	10c00228 	cmpgeui	r3,r2,8
     890:	1800371e 	bne	r3,zero,970 <i2c_send_byte+0x108>
     894:	1085883a 	add	r2,r2,r2
     898:	1087883a 	add	r3,r2,r2
     89c:	00800034 	movhi	r2,0
     8a0:	10822c04 	addi	r2,r2,2224
     8a4:	1885883a 	add	r2,r3,r2
     8a8:	10800017 	ldw	r2,0(r2)
     8ac:	1000683a 	jmp	r2
     8b0:	000008d0 	cmplti	zero,zero,35
     8b4:	000008e4 	muli	zero,zero,35
     8b8:	000008f8 	rdprs	zero,zero,35
     8bc:	0000090c 	andi	zero,zero,36
     8c0:	00000920 	cmpeqi	zero,zero,36
     8c4:	00000934 	movhi	zero,36
     8c8:	00000948 	cmpgei	zero,zero,37
     8cc:	0000095c 	xori	zero,zero,37
        {
            case 0: {i2c_send_bit(send_byte&BIT7);} break;
     8d0:	e0bfff03 	ldbu	r2,-4(fp)
     8d4:	1080200c 	andi	r2,r2,128
     8d8:	1009883a 	mov	r4,r2
     8dc:	000075c0 	call	75c <i2c_send_bit>
     8e0:	00002306 	br	970 <i2c_send_byte+0x108>
            case 1: {i2c_send_bit(send_byte&BIT6);} break;
     8e4:	e0bfff03 	ldbu	r2,-4(fp)
     8e8:	1080100c 	andi	r2,r2,64
     8ec:	1009883a 	mov	r4,r2
     8f0:	000075c0 	call	75c <i2c_send_bit>
     8f4:	00001e06 	br	970 <i2c_send_byte+0x108>
            case 2: {i2c_send_bit(send_byte&BIT5);} break;
     8f8:	e0bfff03 	ldbu	r2,-4(fp)
     8fc:	1080080c 	andi	r2,r2,32
     900:	1009883a 	mov	r4,r2
     904:	000075c0 	call	75c <i2c_send_bit>
     908:	00001906 	br	970 <i2c_send_byte+0x108>
            case 3: {i2c_send_bit(send_byte&BIT4);} break;
     90c:	e0bfff03 	ldbu	r2,-4(fp)
     910:	1080040c 	andi	r2,r2,16
     914:	1009883a 	mov	r4,r2
     918:	000075c0 	call	75c <i2c_send_bit>
     91c:	00001406 	br	970 <i2c_send_byte+0x108>
            case 4: {i2c_send_bit(send_byte&BIT3);} break;
     920:	e0bfff03 	ldbu	r2,-4(fp)
     924:	1080020c 	andi	r2,r2,8
     928:	1009883a 	mov	r4,r2
     92c:	000075c0 	call	75c <i2c_send_bit>
     930:	00000f06 	br	970 <i2c_send_byte+0x108>
            case 5: {i2c_send_bit(send_byte&BIT2);} break;
     934:	e0bfff03 	ldbu	r2,-4(fp)
     938:	1080010c 	andi	r2,r2,4
     93c:	1009883a 	mov	r4,r2
     940:	000075c0 	call	75c <i2c_send_bit>
     944:	00000a06 	br	970 <i2c_send_byte+0x108>
            case 6: {i2c_send_bit(send_byte&BIT1);} break;
     948:	e0bfff03 	ldbu	r2,-4(fp)
     94c:	1080008c 	andi	r2,r2,2
     950:	1009883a 	mov	r4,r2
     954:	000075c0 	call	75c <i2c_send_bit>
     958:	00000506 	br	970 <i2c_send_byte+0x108>
            case 7: {i2c_send_bit(send_byte&BIT0);} break;
     95c:	e0bfff03 	ldbu	r2,-4(fp)
     960:	1080004c 	andi	r2,r2,1
     964:	1009883a 	mov	r4,r2
     968:	000075c0 	call	75c <i2c_send_bit>
     96c:	0001883a 	nop
}

unsigned char i2c_send_byte(unsigned char send_byte)
{
    unsigned char i;
    for (i=0;i<8;i++)
     970:	e0bffe03 	ldbu	r2,-8(fp)
     974:	10800044 	addi	r2,r2,1
     978:	e0bffe05 	stb	r2,-8(fp)
     97c:	e0bffe03 	ldbu	r2,-8(fp)
     980:	10800230 	cmpltui	r2,r2,8
     984:	103fc01e 	bne	r2,zero,888 <_gp+0xffff2c30>
            case 5: {i2c_send_bit(send_byte&BIT2);} break;
            case 6: {i2c_send_bit(send_byte&BIT1);} break;
            case 7: {i2c_send_bit(send_byte&BIT0);} break;
        }
    }
    return 1;
     988:	00800044 	movi	r2,1
}
     98c:	e037883a 	mov	sp,fp
     990:	dfc00117 	ldw	ra,4(sp)
     994:	df000017 	ldw	fp,0(sp)
     998:	dec00204 	addi	sp,sp,8
     99c:	f800283a 	ret

000009a0 <i2c_read_byte>:

unsigned char i2c_read_byte()
{
     9a0:	defffd04 	addi	sp,sp,-12
     9a4:	dfc00215 	stw	ra,8(sp)
     9a8:	df000115 	stw	fp,4(sp)
     9ac:	df000104 	addi	fp,sp,4
    unsigned char i;
    unsigned char read_byte=0;
     9b0:	e03fff45 	stb	zero,-3(fp)
    for (i=0;i<8;i++)
     9b4:	e03fff05 	stb	zero,-4(fp)
     9b8:	00006306 	br	b48 <i2c_read_byte+0x1a8>
    {
        switch(i)
     9bc:	e0bfff03 	ldbu	r2,-4(fp)
     9c0:	10c00228 	cmpgeui	r3,r2,8
     9c4:	18005d1e 	bne	r3,zero,b3c <i2c_read_byte+0x19c>
     9c8:	1085883a 	add	r2,r2,r2
     9cc:	1087883a 	add	r3,r2,r2
     9d0:	00800034 	movhi	r2,0
     9d4:	10827904 	addi	r2,r2,2532
     9d8:	1885883a 	add	r2,r3,r2
     9dc:	10800017 	ldw	r2,0(r2)
     9e0:	1000683a 	jmp	r2
     9e4:	00000a04 	movi	zero,40
     9e8:	00000a2c 	andhi	zero,zero,40
     9ec:	00000a54 	movui	zero,41
     9f0:	00000a7c 	xorhi	zero,zero,41
     9f4:	00000aa4 	muli	zero,zero,42
     9f8:	00000acc 	andi	zero,zero,43
     9fc:	00000af4 	movhi	zero,43
     a00:	00000b1c 	xori	zero,zero,44
        {
            case 0: { read_byte|=(i2c_read_bit())?BIT7:0; } break;
     a04:	00007e80 	call	7e8 <i2c_read_bit>
     a08:	10803fcc 	andi	r2,r2,255
     a0c:	10000226 	beq	r2,zero,a18 <i2c_read_byte+0x78>
     a10:	00bfe004 	movi	r2,-128
     a14:	00000106 	br	a1c <i2c_read_byte+0x7c>
     a18:	0005883a 	mov	r2,zero
     a1c:	e0ffff43 	ldbu	r3,-3(fp)
     a20:	10c4b03a 	or	r2,r2,r3
     a24:	e0bfff45 	stb	r2,-3(fp)
     a28:	00004406 	br	b3c <i2c_read_byte+0x19c>
            case 1: { read_byte|=(i2c_read_bit())?BIT6:0; } break;
     a2c:	00007e80 	call	7e8 <i2c_read_bit>
     a30:	10803fcc 	andi	r2,r2,255
     a34:	10000226 	beq	r2,zero,a40 <i2c_read_byte+0xa0>
     a38:	00801004 	movi	r2,64
     a3c:	00000106 	br	a44 <i2c_read_byte+0xa4>
     a40:	0005883a 	mov	r2,zero
     a44:	e0ffff43 	ldbu	r3,-3(fp)
     a48:	10c4b03a 	or	r2,r2,r3
     a4c:	e0bfff45 	stb	r2,-3(fp)
     a50:	00003a06 	br	b3c <i2c_read_byte+0x19c>
            case 2: { read_byte|=(i2c_read_bit())?BIT5:0; } break;
     a54:	00007e80 	call	7e8 <i2c_read_bit>
     a58:	10803fcc 	andi	r2,r2,255
     a5c:	10000226 	beq	r2,zero,a68 <i2c_read_byte+0xc8>
     a60:	00800804 	movi	r2,32
     a64:	00000106 	br	a6c <i2c_read_byte+0xcc>
     a68:	0005883a 	mov	r2,zero
     a6c:	e0ffff43 	ldbu	r3,-3(fp)
     a70:	10c4b03a 	or	r2,r2,r3
     a74:	e0bfff45 	stb	r2,-3(fp)
     a78:	00003006 	br	b3c <i2c_read_byte+0x19c>
            case 3: { read_byte|=(i2c_read_bit())?BIT4:0; } break;
     a7c:	00007e80 	call	7e8 <i2c_read_bit>
     a80:	10803fcc 	andi	r2,r2,255
     a84:	10000226 	beq	r2,zero,a90 <i2c_read_byte+0xf0>
     a88:	00800404 	movi	r2,16
     a8c:	00000106 	br	a94 <i2c_read_byte+0xf4>
     a90:	0005883a 	mov	r2,zero
     a94:	e0ffff43 	ldbu	r3,-3(fp)
     a98:	10c4b03a 	or	r2,r2,r3
     a9c:	e0bfff45 	stb	r2,-3(fp)
     aa0:	00002606 	br	b3c <i2c_read_byte+0x19c>
            case 4: { read_byte|=(i2c_read_bit())?BIT3:0; } break;
     aa4:	00007e80 	call	7e8 <i2c_read_bit>
     aa8:	10803fcc 	andi	r2,r2,255
     aac:	10000226 	beq	r2,zero,ab8 <i2c_read_byte+0x118>
     ab0:	00800204 	movi	r2,8
     ab4:	00000106 	br	abc <i2c_read_byte+0x11c>
     ab8:	0005883a 	mov	r2,zero
     abc:	e0ffff43 	ldbu	r3,-3(fp)
     ac0:	10c4b03a 	or	r2,r2,r3
     ac4:	e0bfff45 	stb	r2,-3(fp)
     ac8:	00001c06 	br	b3c <i2c_read_byte+0x19c>
            case 5: { read_byte|=(i2c_read_bit())?BIT2:0; } break;
     acc:	00007e80 	call	7e8 <i2c_read_bit>
     ad0:	10803fcc 	andi	r2,r2,255
     ad4:	10000226 	beq	r2,zero,ae0 <i2c_read_byte+0x140>
     ad8:	00800104 	movi	r2,4
     adc:	00000106 	br	ae4 <i2c_read_byte+0x144>
     ae0:	0005883a 	mov	r2,zero
     ae4:	e0ffff43 	ldbu	r3,-3(fp)
     ae8:	10c4b03a 	or	r2,r2,r3
     aec:	e0bfff45 	stb	r2,-3(fp)
     af0:	00001206 	br	b3c <i2c_read_byte+0x19c>
            case 6: { read_byte|=(i2c_read_bit())?BIT1:0; } break;
     af4:	00007e80 	call	7e8 <i2c_read_bit>
     af8:	10803fcc 	andi	r2,r2,255
     afc:	10000226 	beq	r2,zero,b08 <i2c_read_byte+0x168>
     b00:	00800084 	movi	r2,2
     b04:	00000106 	br	b0c <i2c_read_byte+0x16c>
     b08:	0005883a 	mov	r2,zero
     b0c:	e0ffff43 	ldbu	r3,-3(fp)
     b10:	10c4b03a 	or	r2,r2,r3
     b14:	e0bfff45 	stb	r2,-3(fp)
     b18:	00000806 	br	b3c <i2c_read_byte+0x19c>
            case 7: { read_byte|=(i2c_read_bit())?BIT0:0; } break;
     b1c:	00007e80 	call	7e8 <i2c_read_bit>
     b20:	10803fcc 	andi	r2,r2,255
     b24:	1004c03a 	cmpne	r2,r2,zero
     b28:	1007883a 	mov	r3,r2
     b2c:	e0bfff43 	ldbu	r2,-3(fp)
     b30:	1884b03a 	or	r2,r3,r2
     b34:	e0bfff45 	stb	r2,-3(fp)
     b38:	0001883a 	nop

unsigned char i2c_read_byte()
{
    unsigned char i;
    unsigned char read_byte=0;
    for (i=0;i<8;i++)
     b3c:	e0bfff03 	ldbu	r2,-4(fp)
     b40:	10800044 	addi	r2,r2,1
     b44:	e0bfff05 	stb	r2,-4(fp)
     b48:	e0bfff03 	ldbu	r2,-4(fp)
     b4c:	10800230 	cmpltui	r2,r2,8
     b50:	103f9a1e 	bne	r2,zero,9bc <_gp+0xffff2d64>
            case 5: { read_byte|=(i2c_read_bit())?BIT2:0; } break;
            case 6: { read_byte|=(i2c_read_bit())?BIT1:0; } break;
            case 7: { read_byte|=(i2c_read_bit())?BIT0:0; } break;
        }
    }
    SDA_READ_MODE;    //TRISBbits.TRISB5=0;
     b54:	00c00044 	movi	r3,1
     b58:	00a5e914 	movui	r2,38820
     b5c:	10c00035 	stwio	r3,0(r2)
    return read_byte;
     b60:	e0bfff43 	ldbu	r2,-3(fp)
}
     b64:	e037883a 	mov	sp,fp
     b68:	dfc00117 	ldw	ra,4(sp)
     b6c:	df000017 	ldw	fp,0(sp)
     b70:	dec00204 	addi	sp,sp,8
     b74:	f800283a 	ret

00000b78 <read_ack>:

unsigned char read_ack()
{
     b78:	defffd04 	addi	sp,sp,-12
     b7c:	dfc00215 	stw	ra,8(sp)
     b80:	df000115 	stw	fp,4(sp)
     b84:	df000104 	addi	fp,sp,4
    unsigned char ack;
    SDA_READ_MODE; //LATBbits.LATB5=1; //input
     b88:	00c00044 	movi	r3,1
     b8c:	00a5e914 	movui	r2,38820
     b90:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     b94:	01000304 	movi	r4,12
     b98:	0000c7c0 	call	c7c <i2c_delay>
    SCL_SET;       //SCL=1;
     b9c:	00c00044 	movi	r3,1
     ba0:	00a5ec14 	movui	r2,38832
     ba4:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     ba8:	01000304 	movi	r4,12
     bac:	0000c7c0 	call	c7c <i2c_delay>
    ack=SDA;      //PORTBbits.RB5;
     bb0:	00a5e814 	movui	r2,38816
     bb4:	10800037 	ldwio	r2,0(r2)
     bb8:	1080008c 	andi	r2,r2,2
     bbc:	1004c03a 	cmpne	r2,r2,zero
     bc0:	e0bfff05 	stb	r2,-4(fp)
    i2c_delay(I2C_SPEED);
     bc4:	01000304 	movi	r4,12
     bc8:	0000c7c0 	call	c7c <i2c_delay>
    SCL_RESET;     //SCL=0;
     bcc:	00c00044 	movi	r3,1
     bd0:	00a5ed14 	movui	r2,38836
     bd4:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     bd8:	01000304 	movi	r4,12
     bdc:	0000c7c0 	call	c7c <i2c_delay>
    //TRISBbits.TRISB5=0; //output
    return ack;
     be0:	e0bfff03 	ldbu	r2,-4(fp)
}
     be4:	e037883a 	mov	sp,fp
     be8:	dfc00117 	ldw	ra,4(sp)
     bec:	df000017 	ldw	fp,0(sp)
     bf0:	dec00204 	addi	sp,sp,8
     bf4:	f800283a 	ret

00000bf8 <write_ack>:

unsigned char write_ack(unsigned char ack)
{
     bf8:	defffd04 	addi	sp,sp,-12
     bfc:	dfc00215 	stw	ra,8(sp)
     c00:	df000115 	stw	fp,4(sp)
     c04:	df000104 	addi	fp,sp,4
     c08:	2005883a 	mov	r2,r4
     c0c:	e0bfff05 	stb	r2,-4(fp)
    //TRISBbits.TRISB5=0; //output
    if (ack) SDA_SET; else SDA_RESET;   //SDA=(ack)?0:1;
     c10:	e0bfff03 	ldbu	r2,-4(fp)
     c14:	10000426 	beq	r2,zero,c28 <write_ack+0x30>
     c18:	00c00044 	movi	r3,1
     c1c:	00a5e914 	movui	r2,38820
     c20:	10c00035 	stwio	r3,0(r2)
     c24:	00000306 	br	c34 <write_ack+0x3c>
     c28:	00c000c4 	movi	r3,3
     c2c:	00a5e914 	movui	r2,38820
     c30:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     c34:	01000304 	movi	r4,12
     c38:	0000c7c0 	call	c7c <i2c_delay>
    SCL_SET;    //SCL=1;
     c3c:	00c00044 	movi	r3,1
     c40:	00a5ec14 	movui	r2,38832
     c44:	10c00035 	stwio	r3,0(r2)
    i2c_delay(2*I2C_SPEED);
     c48:	01000604 	movi	r4,24
     c4c:	0000c7c0 	call	c7c <i2c_delay>
    SCL_RESET;    //SCL=0;
     c50:	00c00044 	movi	r3,1
     c54:	00a5ed14 	movui	r2,38836
     c58:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     c5c:	01000304 	movi	r4,12
     c60:	0000c7c0 	call	c7c <i2c_delay>
    //TRISBbits.TRISB5=1; //input
    return ack;
     c64:	e0bfff03 	ldbu	r2,-4(fp)
}
     c68:	e037883a 	mov	sp,fp
     c6c:	dfc00117 	ldw	ra,4(sp)
     c70:	df000017 	ldw	fp,0(sp)
     c74:	dec00204 	addi	sp,sp,8
     c78:	f800283a 	ret

00000c7c <i2c_delay>:

unsigned char i2c_delay(unsigned int delay)
{
     c7c:	defffd04 	addi	sp,sp,-12
     c80:	df000215 	stw	fp,8(sp)
     c84:	df000204 	addi	fp,sp,8
     c88:	e13fff15 	stw	r4,-4(fp)
    int i;
    for (i=delay;i>0;i--) {}
     c8c:	e0bfff17 	ldw	r2,-4(fp)
     c90:	e0bffe15 	stw	r2,-8(fp)
     c94:	00000306 	br	ca4 <i2c_delay+0x28>
     c98:	e0bffe17 	ldw	r2,-8(fp)
     c9c:	10bfffc4 	addi	r2,r2,-1
     ca0:	e0bffe15 	stw	r2,-8(fp)
     ca4:	e0bffe17 	ldw	r2,-8(fp)
     ca8:	00bffb16 	blt	zero,r2,c98 <_gp+0xffff3040>
    return 1;
     cac:	00800044 	movi	r2,1
}
     cb0:	e037883a 	mov	sp,fp
     cb4:	df000017 	ldw	fp,0(sp)
     cb8:	dec00104 	addi	sp,sp,4
     cbc:	f800283a 	ret

00000cc0 <i2c_init>:

void i2c_init()
{
     cc0:	deffff04 	addi	sp,sp,-4
     cc4:	df000015 	stw	fp,0(sp)
     cc8:	d839883a 	mov	fp,sp
	IOWR_ALTERA_AVALON_PIO_CLEAR_BITS(I2C_PORT_BASE, BIT1); //Output 0 - on SDA
     ccc:	00c00084 	movi	r3,2
     cd0:	00a5ed14 	movui	r2,38836
     cd4:	10c00035 	stwio	r3,0(r2)
    SDA_SET;   //SDA=1;
     cd8:	00c00044 	movi	r3,1
     cdc:	00a5e914 	movui	r2,38820
     ce0:	10c00035 	stwio	r3,0(r2)
    SCL_SET;   //SCL=1;
     ce4:	00c00044 	movi	r3,1
     ce8:	00a5ec14 	movui	r2,38832
     cec:	10c00035 	stwio	r3,0(r2)
}
     cf0:	e037883a 	mov	sp,fp
     cf4:	df000017 	ldw	fp,0(sp)
     cf8:	dec00104 	addi	sp,sp,4
     cfc:	f800283a 	ret

00000d00 <write_command>:

void write_command (unsigned char reg_addr, unsigned char data)
{
     d00:	defffc04 	addi	sp,sp,-16
     d04:	dfc00315 	stw	ra,12(sp)
     d08:	df000215 	stw	fp,8(sp)
     d0c:	df000204 	addi	fp,sp,8
     d10:	2007883a 	mov	r3,r4
     d14:	2805883a 	mov	r2,r5
     d18:	e0fffe05 	stb	r3,-8(fp)
     d1c:	e0bfff05 	stb	r2,-4(fp)
   i2c_start();
     d20:	000069c0 	call	69c <i2c_start>
   i2c_send_byte(I2C_ACCEL_ADDR_WR);
     d24:	01000e84 	movi	r4,58
     d28:	00008680 	call	868 <i2c_send_byte>
   read_ack();
     d2c:	0000b780 	call	b78 <read_ack>
   i2c_send_byte(reg_addr);
     d30:	e0bffe03 	ldbu	r2,-8(fp)
     d34:	1009883a 	mov	r4,r2
     d38:	00008680 	call	868 <i2c_send_byte>
   read_ack();
     d3c:	0000b780 	call	b78 <read_ack>
   i2c_send_byte(data);
     d40:	e0bfff03 	ldbu	r2,-4(fp)
     d44:	1009883a 	mov	r4,r2
     d48:	00008680 	call	868 <i2c_send_byte>
   read_ack();
     d4c:	0000b780 	call	b78 <read_ack>
   i2c_stop();
     d50:	00006fc0 	call	6fc <i2c_stop>
}
     d54:	e037883a 	mov	sp,fp
     d58:	dfc00117 	ldw	ra,4(sp)
     d5c:	df000017 	ldw	fp,0(sp)
     d60:	dec00204 	addi	sp,sp,8
     d64:	f800283a 	ret

00000d68 <write_command_multiple>:

void write_command_multiple (unsigned char reg_addr, unsigned char *data, unsigned char size)
{
     d68:	defffa04 	addi	sp,sp,-24
     d6c:	dfc00515 	stw	ra,20(sp)
     d70:	df000415 	stw	fp,16(sp)
     d74:	df000404 	addi	fp,sp,16
     d78:	2007883a 	mov	r3,r4
     d7c:	e17ffe15 	stw	r5,-8(fp)
     d80:	3005883a 	mov	r2,r6
     d84:	e0fffd05 	stb	r3,-12(fp)
     d88:	e0bfff05 	stb	r2,-4(fp)
   unsigned char i = 0;
     d8c:	e03ffc05 	stb	zero,-16(fp)
   i2c_start();
     d90:	000069c0 	call	69c <i2c_start>
   i2c_send_byte(I2C_ACCEL_ADDR_WR);
     d94:	01000e84 	movi	r4,58
     d98:	00008680 	call	868 <i2c_send_byte>
   read_ack();
     d9c:	0000b780 	call	b78 <read_ack>
   i2c_send_byte(reg_addr);
     da0:	e0bffd03 	ldbu	r2,-12(fp)
     da4:	1009883a 	mov	r4,r2
     da8:	00008680 	call	868 <i2c_send_byte>
   read_ack();
     dac:	0000b780 	call	b78 <read_ack>
   for (i=0;i<size;i++)
     db0:	e03ffc05 	stb	zero,-16(fp)
     db4:	00000b06 	br	de4 <write_command_multiple+0x7c>
   {
   i2c_send_byte(data[i]);
     db8:	e0bffc03 	ldbu	r2,-16(fp)
     dbc:	e0fffe17 	ldw	r3,-8(fp)
     dc0:	1885883a 	add	r2,r3,r2
     dc4:	10800003 	ldbu	r2,0(r2)
     dc8:	10803fcc 	andi	r2,r2,255
     dcc:	1009883a 	mov	r4,r2
     dd0:	00008680 	call	868 <i2c_send_byte>
   read_ack();
     dd4:	0000b780 	call	b78 <read_ack>
   i2c_start();
   i2c_send_byte(I2C_ACCEL_ADDR_WR);
   read_ack();
   i2c_send_byte(reg_addr);
   read_ack();
   for (i=0;i<size;i++)
     dd8:	e0bffc03 	ldbu	r2,-16(fp)
     ddc:	10800044 	addi	r2,r2,1
     de0:	e0bffc05 	stb	r2,-16(fp)
     de4:	e0fffc03 	ldbu	r3,-16(fp)
     de8:	e0bfff03 	ldbu	r2,-4(fp)
     dec:	18bff236 	bltu	r3,r2,db8 <_gp+0xffff3160>
   {
   i2c_send_byte(data[i]);
   read_ack();
   }
   i2c_stop();
     df0:	00006fc0 	call	6fc <i2c_stop>
}
     df4:	e037883a 	mov	sp,fp
     df8:	dfc00117 	ldw	ra,4(sp)
     dfc:	df000017 	ldw	fp,0(sp)
     e00:	dec00204 	addi	sp,sp,8
     e04:	f800283a 	ret

00000e08 <read_command>:

unsigned char read_command (unsigned char reg_addr)
{
     e08:	defffc04 	addi	sp,sp,-16
     e0c:	dfc00315 	stw	ra,12(sp)
     e10:	df000215 	stw	fp,8(sp)
     e14:	df000204 	addi	fp,sp,8
     e18:	2005883a 	mov	r2,r4
     e1c:	e0bfff05 	stb	r2,-4(fp)
   unsigned char buf_data;
   i2c_start();
     e20:	000069c0 	call	69c <i2c_start>
   i2c_send_byte(I2C_ACCEL_ADDR_WR);
     e24:	01000e84 	movi	r4,58
     e28:	00008680 	call	868 <i2c_send_byte>
   read_ack();
     e2c:	0000b780 	call	b78 <read_ack>
   i2c_send_byte(reg_addr);
     e30:	e0bfff03 	ldbu	r2,-4(fp)
     e34:	1009883a 	mov	r4,r2
     e38:	00008680 	call	868 <i2c_send_byte>
   read_ack();
     e3c:	0000b780 	call	b78 <read_ack>
   i2c_start();
     e40:	000069c0 	call	69c <i2c_start>
   i2c_send_byte(I2C_ACCEL_ADDR_RD);
     e44:	01000ec4 	movi	r4,59
     e48:	00008680 	call	868 <i2c_send_byte>
   read_ack();
     e4c:	0000b780 	call	b78 <read_ack>
   buf_data=i2c_read_byte();
     e50:	00009a00 	call	9a0 <i2c_read_byte>
     e54:	e0bffe05 	stb	r2,-8(fp)
   write_ack(1);
     e58:	01000044 	movi	r4,1
     e5c:	0000bf80 	call	bf8 <write_ack>
   i2c_stop();
     e60:	00006fc0 	call	6fc <i2c_stop>
   return buf_data;
     e64:	e0bffe03 	ldbu	r2,-8(fp)
}
     e68:	e037883a 	mov	sp,fp
     e6c:	dfc00117 	ldw	ra,4(sp)
     e70:	df000017 	ldw	fp,0(sp)
     e74:	dec00204 	addi	sp,sp,8
     e78:	f800283a 	ret

00000e7c <read_word_command>:

unsigned short read_word_command (unsigned char reg_addr)
{
     e7c:	defffc04 	addi	sp,sp,-16
     e80:	dfc00315 	stw	ra,12(sp)
     e84:	df000215 	stw	fp,8(sp)
     e88:	df000204 	addi	fp,sp,8
     e8c:	2005883a 	mov	r2,r4
     e90:	e0bfff05 	stb	r2,-4(fp)
   unsigned short buf_data;
   unsigned char msb,lsb;
   i2c_start();
     e94:	000069c0 	call	69c <i2c_start>
   i2c_send_byte(I2C_ACCEL_ADDR_WR);
     e98:	01000e84 	movi	r4,58
     e9c:	00008680 	call	868 <i2c_send_byte>
   read_ack();
     ea0:	0000b780 	call	b78 <read_ack>
   i2c_send_byte(reg_addr);
     ea4:	e0bfff03 	ldbu	r2,-4(fp)
     ea8:	1009883a 	mov	r4,r2
     eac:	00008680 	call	868 <i2c_send_byte>
   read_ack();
     eb0:	0000b780 	call	b78 <read_ack>
   i2c_start();
     eb4:	000069c0 	call	69c <i2c_start>
   i2c_send_byte(I2C_ACCEL_ADDR_RD);
     eb8:	01000ec4 	movi	r4,59
     ebc:	00008680 	call	868 <i2c_send_byte>
   read_ack();
     ec0:	0000b780 	call	b78 <read_ack>
   msb=i2c_read_byte();
     ec4:	00009a00 	call	9a0 <i2c_read_byte>
     ec8:	e0bffe05 	stb	r2,-8(fp)
   write_ack(1);
     ecc:	01000044 	movi	r4,1
     ed0:	0000bf80 	call	bf8 <write_ack>
   lsb=i2c_read_byte();
     ed4:	00009a00 	call	9a0 <i2c_read_byte>
     ed8:	e0bffe45 	stb	r2,-7(fp)
   write_ack(0);
     edc:	0009883a 	mov	r4,zero
     ee0:	0000bf80 	call	bf8 <write_ack>
   i2c_stop();
     ee4:	00006fc0 	call	6fc <i2c_stop>
   buf_data=(msb<<8)&0xff00;
     ee8:	e0bffe03 	ldbu	r2,-8(fp)
     eec:	1004923a 	slli	r2,r2,8
     ef0:	e0bffe8d 	sth	r2,-6(fp)
   buf_data|=lsb;
     ef4:	e0fffe43 	ldbu	r3,-7(fp)
     ef8:	e0bffe8b 	ldhu	r2,-6(fp)
     efc:	1884b03a 	or	r2,r3,r2
     f00:	e0bffe8d 	sth	r2,-6(fp)
   return buf_data;
     f04:	e0bffe8b 	ldhu	r2,-6(fp)
}
     f08:	e037883a 	mov	sp,fp
     f0c:	dfc00117 	ldw	ra,4(sp)
     f10:	df000017 	ldw	fp,0(sp)
     f14:	dec00204 	addi	sp,sp,8
     f18:	f800283a 	ret

00000f1c <laser_init>:
//01: Start by CPU (with delay), strobe length equivalent to "pulse length"
//10: Start by CPU (with delay), stop after external comparator signal (strobe length is limited by "pulse length");
//11: Start by CPU (with delay), stop after external comparator signal (with delay)

void laser_init()
{
     f1c:	deffff04 	addi	sp,sp,-4
     f20:	df000015 	stw	fp,0(sp)
     f24:	d839883a 	mov	fp,sp
	IOWR(LASER_DRIVER_BASE,2,10);
     f28:	00c00284 	movi	r3,10
     f2c:	00a5e214 	movui	r2,38792
     f30:	10c00035 	stwio	r3,0(r2)
	IOWR(LASER_DRIVER_BASE,3,2);
     f34:	00c00084 	movi	r3,2
     f38:	00a5e314 	movui	r2,38796
     f3c:	10c00035 	stwio	r3,0(r2)
}
     f40:	e037883a 	mov	sp,fp
     f44:	df000017 	ldw	fp,0(sp)
     f48:	dec00104 	addi	sp,sp,4
     f4c:	f800283a 	ret

00000f50 <generate_pulse>:

void generate_pulse(unsigned short tpulse)
{
     f50:	defffe04 	addi	sp,sp,-8
     f54:	df000115 	stw	fp,4(sp)
     f58:	df000104 	addi	fp,sp,4
     f5c:	2005883a 	mov	r2,r4
     f60:	e0bfff0d 	sth	r2,-4(fp)
   //mode - 0b01 control[2:1]
   IOWR(LASER_DRIVER_BASE,PULSE_LENGTH,tpulse);
     f64:	e0ffff0b 	ldhu	r3,-4(fp)
     f68:	00a5e214 	movui	r2,38792
     f6c:	10c00035 	stwio	r3,0(r2)
   IOWR(LASER_DRIVER_BASE,PULSE_DELAY,0);
     f70:	0007883a 	mov	r3,zero
     f74:	00a5e314 	movui	r2,38796
     f78:	10c00035 	stwio	r3,0(r2)
   IOWR(LASER_DRIVER_BASE,DRIVER_CONTROL,0x3);
     f7c:	00c000c4 	movi	r3,3
     f80:	00a5e014 	movui	r2,38784
     f84:	10c00035 	stwio	r3,0(r2)
}
     f88:	e037883a 	mov	sp,fp
     f8c:	df000017 	ldw	fp,0(sp)
     f90:	dec00104 	addi	sp,sp,4
     f94:	f800283a 	ret

00000f98 <change_axis>:

unsigned char counter = 0;
#define PERIOD 100

void change_axis()
{
     f98:	deffff04 	addi	sp,sp,-4
     f9c:	df000015 	stw	fp,0(sp)
     fa0:	d839883a 	mov	fp,sp
	axis_num++;
     fa4:	d0a1c7c3 	ldbu	r2,-30945(gp)
     fa8:	10800044 	addi	r2,r2,1
     fac:	d0a1c7c5 	stb	r2,-30945(gp)
	if (axis_num>2) axis_num=0;
     fb0:	d0a1c7c3 	ldbu	r2,-30945(gp)
     fb4:	10803fcc 	andi	r2,r2,255
     fb8:	108000f0 	cmpltui	r2,r2,3
     fbc:	1000011e 	bne	r2,zero,fc4 <change_axis+0x2c>
     fc0:	d021c7c5 	stb	zero,-30945(gp)
}
     fc4:	e037883a 	mov	sp,fp
     fc8:	df000017 	ldw	fp,0(sp)
     fcc:	dec00104 	addi	sp,sp,4
     fd0:	f800283a 	ret

00000fd4 <leds_init>:

void leds_init()
{
     fd4:	deffff04 	addi	sp,sp,-4
     fd8:	df000015 	stw	fp,0(sp)
     fdc:	d839883a 	mov	fp,sp
	IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PORT_BASE, leds_status);
     fe0:	d0a00003 	ldbu	r2,-32768(gp)
     fe4:	10c03fcc 	andi	r3,r2,255
     fe8:	00a5f014 	movui	r2,38848
     fec:	10c00035 	stwio	r3,0(r2)
}
     ff0:	e037883a 	mov	sp,fp
     ff4:	df000017 	ldw	fp,0(sp)
     ff8:	dec00104 	addi	sp,sp,4
     ffc:	f800283a 	ret

00001000 <leds_driver>:

void leds_driver()
{
    1000:	defffd04 	addi	sp,sp,-12
    1004:	dfc00215 	stw	ra,8(sp)
    1008:	df000115 	stw	fp,4(sp)
    100c:	df000104 	addi	fp,sp,4
	unsigned short coordinate = 0;
    1010:	e03fff0d 	sth	zero,-4(fp)
	unsigned char shift = 0;
    1014:	e03fff85 	stb	zero,-2(fp)

	switch (axis_num)
    1018:	d0a1c7c3 	ldbu	r2,-30945(gp)
    101c:	10803fcc 	andi	r2,r2,255
    1020:	10c00060 	cmpeqi	r3,r2,1
    1024:	1800061e 	bne	r3,zero,1040 <leds_driver+0x40>
    1028:	10c000a0 	cmpeqi	r3,r2,2
    102c:	1800071e 	bne	r3,zero,104c <leds_driver+0x4c>
    1030:	1000091e 	bne	r2,zero,1058 <leds_driver+0x58>
	{
	case 0: coordinate=get_x_coord(); break;
    1034:	000034c0 	call	34c <get_x_coord>
    1038:	e0bfff0d 	sth	r2,-4(fp)
    103c:	00000606 	br	1058 <leds_driver+0x58>
	case 1: coordinate=get_y_coord(); break;
    1040:	000036c0 	call	36c <get_y_coord>
    1044:	e0bfff0d 	sth	r2,-4(fp)
    1048:	00000306 	br	1058 <leds_driver+0x58>
	case 2: coordinate=get_z_coord(); break;
    104c:	000038c0 	call	38c <get_z_coord>
    1050:	e0bfff0d 	sth	r2,-4(fp)
    1054:	0001883a 	nop
	}

	coordinate=(coordinate>>5)&0xFF;
    1058:	e0bfff0b 	ldhu	r2,-4(fp)
    105c:	1004d17a 	srli	r2,r2,5
    1060:	10803fcc 	andi	r2,r2,255
    1064:	e0bfff0d 	sth	r2,-4(fp)

	direction=(coordinate&BIT7)?0:1; //if negative direction = 0
    1068:	e0bfff0b 	ldhu	r2,-4(fp)
    106c:	1080200c 	andi	r2,r2,128
    1070:	1005003a 	cmpeq	r2,r2,zero
    1074:	d0a1c6c5 	stb	r2,-30949(gp)
	coordinate=(direction)?(coordinate&0xff):((~coordinate)&0xff); //if negative - inverse
    1078:	d0a1c6c3 	ldbu	r2,-30949(gp)
    107c:	10803fcc 	andi	r2,r2,255
    1080:	10000326 	beq	r2,zero,1090 <leds_driver+0x90>
    1084:	e0bfff0b 	ldhu	r2,-4(fp)
    1088:	10803fcc 	andi	r2,r2,255
    108c:	00000306 	br	109c <leds_driver+0x9c>
    1090:	e0bfff0b 	ldhu	r2,-4(fp)
    1094:	0084303a 	nor	r2,zero,r2
    1098:	10803fcc 	andi	r2,r2,255
    109c:	e0bfff0d 	sth	r2,-4(fp)
	shift=(coordinate>>1)&0x7;
    10a0:	e0bfff0b 	ldhu	r2,-4(fp)
    10a4:	1004d07a 	srli	r2,r2,1
    10a8:	108001cc 	andi	r2,r2,7
    10ac:	e0bfff85 	stb	r2,-2(fp)
	leds_status=(direction)?((BIT3|BIT4)<<shift):((BIT3|BIT4)>>shift);
    10b0:	d0a1c6c3 	ldbu	r2,-30949(gp)
    10b4:	10803fcc 	andi	r2,r2,255
    10b8:	10000426 	beq	r2,zero,10cc <leds_driver+0xcc>
    10bc:	e0bfff83 	ldbu	r2,-2(fp)
    10c0:	00c00604 	movi	r3,24
    10c4:	1884983a 	sll	r2,r3,r2
    10c8:	00000306 	br	10d8 <leds_driver+0xd8>
    10cc:	e0bfff83 	ldbu	r2,-2(fp)
    10d0:	00c00604 	movi	r3,24
    10d4:	1885d83a 	sra	r2,r3,r2
    10d8:	d0a00005 	stb	r2,-32768(gp)
	blinky_flag=((coordinate>>1)>3);
    10dc:	e0bfff0b 	ldhu	r2,-4(fp)
    10e0:	1004d07a 	srli	r2,r2,1
    10e4:	10bfffcc 	andi	r2,r2,65535
    10e8:	10800128 	cmpgeui	r2,r2,4
    10ec:	d0a1c745 	stb	r2,-30947(gp)

	IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PORT_BASE, leds_status);
    10f0:	d0a00003 	ldbu	r2,-32768(gp)
    10f4:	10c03fcc 	andi	r3,r2,255
    10f8:	00a5f014 	movui	r2,38848
    10fc:	10c00035 	stwio	r3,0(r2)
}
    1100:	e037883a 	mov	sp,fp
    1104:	dfc00117 	ldw	ra,4(sp)
    1108:	df000017 	ldw	fp,0(sp)
    110c:	dec00204 	addi	sp,sp,8
    1110:	f800283a 	ret

00001114 <main>:
void mainloop();

unsigned char i = 0;

int main ()
{
    1114:	defffe04 	addi	sp,sp,-8
    1118:	dfc00115 	stw	ra,4(sp)
    111c:	df000015 	stw	fp,0(sp)
    1120:	d839883a 	mov	fp,sp
   sys_init();
    1124:	00011300 	call	1130 <sys_init>
   while (1) mainloop();
    1128:	000117c0 	call	117c <mainloop>
    112c:	003ffe06 	br	1128 <_gp+0xffff34d0>

00001130 <sys_init>:
   return 0;
}

void sys_init()
{
    1130:	defffe04 	addi	sp,sp,-8
    1134:	dfc00115 	stw	ra,4(sp)
    1138:	df000015 	stw	fp,0(sp)
    113c:	d839883a 	mov	fp,sp
	//Modules
	sys_timer_init();
    1140:	00025e00 	call	25e0 <sys_timer_init>
	sys_timer_start();
    1144:	00026800 	call	2680 <sys_timer_start>
	service_timer_start();
    1148:	00026c80 	call	26c8 <service_timer_start>
	i2c_init();
    114c:	0000cc00 	call	cc0 <i2c_init>
	leds_init();
    1150:	0000fd40 	call	fd4 <leds_init>
	test_pulse_generator_init();
    1154:	00022480 	call	2248 <test_pulse_generator_init>
	uart_init();
    1158:	00029a40 	call	29a4 <uart_init>
	//Devices
	accelerometer_init();
    115c:	00002040 	call	204 <accelerometer_init>
	tdc_init();
    1160:	0001d440 	call	1d44 <tdc_init>
	vga_init();
    1164:	000319c0 	call	319c <vga_init>
}
    1168:	e037883a 	mov	sp,fp
    116c:	dfc00117 	ldw	ra,4(sp)
    1170:	df000017 	ldw	fp,0(sp)
    1174:	dec00204 	addi	sp,sp,8
    1178:	f800283a 	ret

0000117c <mainloop>:

void mainloop()
{
    117c:	defffe04 	addi	sp,sp,-8
    1180:	dfc00115 	stw	ra,4(sp)
    1184:	df000015 	stw	fp,0(sp)
    1188:	d839883a 	mov	fp,sp
	if (check_timer_event()) //system_period - 1ms
    118c:	00028040 	call	2804 <check_timer_event>
    1190:	10803fcc 	andi	r2,r2,255
    1194:	10000b26 	beq	r2,zero,11c4 <mainloop+0x48>
	{
		i++;
    1198:	d0a1c843 	ldbu	r2,-30943(gp)
    119c:	10800044 	addi	r2,r2,1
    11a0:	d0a1c845 	stb	r2,-30943(gp)
		if (i>100)
    11a4:	d0a1c843 	ldbu	r2,-30943(gp)
    11a8:	10803fcc 	andi	r2,r2,255
    11ac:	10801970 	cmpltui	r2,r2,101
    11b0:	1000011e 	bne	r2,zero,11b8 <mainloop+0x3c>
		{
			i=0;
    11b4:	d021c845 	stb	zero,-30943(gp)
			//tdc_init();
			//generate_test_pulses();
			//read_tdc_result();
			//tdc_test();
		}
		reset_timer_event_flag();
    11b8:	00028240 	call	2824 <reset_timer_event_flag>
		refresh_accelerometer_data();
    11bc:	000024c0 	call	24c <refresh_accelerometer_data>
		leds_driver();
    11c0:	00010000 	call	1000 <leds_driver>
		//read_but();
	    //generate_pulse(i++);
	}
   if (buttons_status()->but_0_negedge)
    11c4:	000061c0 	call	61c <buttons_status>
    11c8:	10800017 	ldw	r2,0(r2)
    11cc:	1080004c 	andi	r2,r2,1
    11d0:	10000526 	beq	r2,zero,11e8 <mainloop+0x6c>
   {
	   buttons_status()->but_0_negedge=0;
    11d4:	000061c0 	call	61c <buttons_status>
    11d8:	11000003 	ldbu	r4,0(r2)
    11dc:	00ffff84 	movi	r3,-2
    11e0:	20c6703a 	and	r3,r4,r3
    11e4:	10c00005 	stb	r3,0(r2)
   }
   if (buttons_status()->but_1_negedge)
    11e8:	000061c0 	call	61c <buttons_status>
    11ec:	10800017 	ldw	r2,0(r2)
    11f0:	1080020c 	andi	r2,r2,8
    11f4:	10000726 	beq	r2,zero,1214 <mainloop+0x98>
   {
	  buttons_status()->but_1_negedge=0;
    11f8:	000061c0 	call	61c <buttons_status>
    11fc:	11000003 	ldbu	r4,0(r2)
    1200:	00fffdc4 	movi	r3,-9
    1204:	20c6703a 	and	r3,r4,r3
    1208:	10c00005 	stb	r3,0(r2)
      change_axis();
    120c:	0000f980 	call	f98 <change_axis>
      make_measurement();
    1210:	00012300 	call	1230 <make_measurement>
   }
   read_pc_cmds();
    1214:	0002af00 	call	2af0 <read_pc_cmds>
   service_timer_routine();
    1218:	000289c0 	call	289c <service_timer_routine>
}
    121c:	e037883a 	mov	sp,fp
    1220:	dfc00117 	ldw	ra,4(sp)
    1224:	df000017 	ldw	fp,0(sp)
    1228:	dec00204 	addi	sp,sp,8
    122c:	f800283a 	ret

00001230 <make_measurement>:
//6,671e-5s = 66,71usec
//66,71usec/5ns = 13342 counts
void delay(unsigned int time);

void make_measurement()
{
    1230:	defffc04 	addi	sp,sp,-16
    1234:	dfc00315 	stw	ra,12(sp)
    1238:	df000215 	stw	fp,8(sp)
    123c:	df000204 	addi	fp,sp,8
	unsigned int start_time=read_sys_time_ms();
    1240:	00028440 	call	2844 <read_sys_time_ms>
    1244:	e0bfff15 	stw	r2,-4(fp)
	unsigned char wait = 1;
    1248:	00800044 	movi	r2,1
    124c:	e0bffe05 	stb	r2,-8(fp)
	reset_ram_buffers(); //reset buffers and prepair for measurement
    1250:	00013a80 	call	13a8 <reset_ram_buffers>
	start_recording(WRITING_DELAY_COUNTS); //start signal recording
    1254:	01000284 	movi	r4,10
    1258:	00013180 	call	1318 <start_recording>
	generate_pulse(LASER_PULSE_COUNTS); //generate start pulse
    125c:	01000104 	movi	r4,4
    1260:	0000f500 	call	f50 <generate_pulse>
	delay(100);
    1264:	01001904 	movi	r4,100
    1268:	00012d40 	call	12d4 <delay>
	generate_pulse(LASER_PULSE_COUNTS); //generate stop pulse
    126c:	01000104 	movi	r4,4
    1270:	0000f500 	call	f50 <generate_pulse>
	delay(500);
    1274:	01007d04 	movi	r4,500
    1278:	00012d40 	call	12d4 <delay>
	generate_pulse(LASER_PULSE_COUNTS); //generate stop pulse
    127c:	01000104 	movi	r4,4
    1280:	0000f500 	call	f50 <generate_pulse>
    while (wait)
    1284:	00000b06 	br	12b4 <make_measurement+0x84>
    {
    	if (read_abs_counter()>13342)
    1288:	00014600 	call	1460 <read_abs_counter>
    128c:	10bfffcc 	andi	r2,r2,65535
    1290:	108d07f0 	cmpltui	r2,r2,13343
    1294:	1000021e 	bne	r2,zero,12a0 <make_measurement+0x70>
    		wait=0;
    1298:	e03ffe05 	stb	zero,-8(fp)
    129c:	00000506 	br	12b4 <make_measurement+0x84>
    	else if (read_sys_time_ms()>(start_time+2))
    12a0:	00028440 	call	2844 <read_sys_time_ms>
    12a4:	e0ffff17 	ldw	r3,-4(fp)
    12a8:	18c00084 	addi	r3,r3,2
    12ac:	1880012e 	bgeu	r3,r2,12b4 <make_measurement+0x84>
    		wait=0;
    12b0:	e03ffe05 	stb	zero,-8(fp)
	generate_pulse(LASER_PULSE_COUNTS); //generate start pulse
	delay(100);
	generate_pulse(LASER_PULSE_COUNTS); //generate stop pulse
	delay(500);
	generate_pulse(LASER_PULSE_COUNTS); //generate stop pulse
    while (wait)
    12b4:	e0bffe03 	ldbu	r2,-8(fp)
    12b8:	103ff31e 	bne	r2,zero,1288 <_gp+0xffff3630>
    	if (read_abs_counter()>13342)
    		wait=0;
    	else if (read_sys_time_ms()>(start_time+2))
    		wait=0;
    }
    refresh_meas_data();
    12bc:	00014900 	call	1490 <refresh_meas_data>
}
    12c0:	e037883a 	mov	sp,fp
    12c4:	dfc00117 	ldw	ra,4(sp)
    12c8:	df000017 	ldw	fp,0(sp)
    12cc:	dec00204 	addi	sp,sp,8
    12d0:	f800283a 	ret

000012d4 <delay>:

void delay(unsigned int time)
{
    12d4:	defffd04 	addi	sp,sp,-12
    12d8:	df000215 	stw	fp,8(sp)
    12dc:	df000204 	addi	fp,sp,8
    12e0:	e13fff15 	stw	r4,-4(fp)
	unsigned int i = 0;
    12e4:	e03ffe15 	stw	zero,-8(fp)
	for (i=0;i<time;i++) {}
    12e8:	e03ffe15 	stw	zero,-8(fp)
    12ec:	00000306 	br	12fc <delay+0x28>
    12f0:	e0bffe17 	ldw	r2,-8(fp)
    12f4:	10800044 	addi	r2,r2,1
    12f8:	e0bffe15 	stw	r2,-8(fp)
    12fc:	e0fffe17 	ldw	r3,-8(fp)
    1300:	e0bfff17 	ldw	r2,-4(fp)
    1304:	18bffa36 	bltu	r3,r2,12f0 <_gp+0xffff3698>
}
    1308:	e037883a 	mov	sp,fp
    130c:	df000017 	ldw	fp,0(sp)
    1310:	dec00104 	addi	sp,sp,4
    1314:	f800283a 	ret

00001318 <start_recording>:
struct echo_signal_data signal;

unsigned char get_max (unsigned char *sample, unsigned char length);

void start_recording(unsigned char rec_delay)
{
    1318:	defffd04 	addi	sp,sp,-12
    131c:	df000215 	stw	fp,8(sp)
    1320:	df000204 	addi	fp,sp,8
    1324:	2005883a 	mov	r2,r4
    1328:	e0bfff05 	stb	r2,-4(fp)
	unsigned short ctrl = rec_delay;
    132c:	e0bfff03 	ldbu	r2,-4(fp)
    1330:	e0bffe0d 	sth	r2,-8(fp)
	ctrl=(ctrl<<1)|BIT0;
    1334:	e0bffe0b 	ldhu	r2,-8(fp)
    1338:	1085883a 	add	r2,r2,r2
    133c:	10800054 	ori	r2,r2,1
    1340:	e0bffe0d 	sth	r2,-8(fp)
	IOWR(SAMPLE_LOADER_BASE,CONTROL_REG,ctrl);
    1344:	e0fffe0b 	ldhu	r3,-8(fp)
    1348:	00a5a014 	movui	r2,38528
    134c:	10c00035 	stwio	r3,0(r2)
}
    1350:	e037883a 	mov	sp,fp
    1354:	df000017 	ldw	fp,0(sp)
    1358:	dec00104 	addi	sp,sp,4
    135c:	f800283a 	ret

00001360 <stop_recording>:

void stop_recording()
{
    1360:	defffe04 	addi	sp,sp,-8
    1364:	df000115 	stw	fp,4(sp)
    1368:	df000104 	addi	fp,sp,4
	unsigned short ctrl = 0;
    136c:	e03fff0d 	sth	zero,-4(fp)
	IOWR(SAMPLE_LOADER_BASE,CONTROL_REG,ctrl);
    1370:	e0ffff0b 	ldhu	r3,-4(fp)
    1374:	00a5a014 	movui	r2,38528
    1378:	10c00035 	stwio	r3,0(r2)
}
    137c:	e037883a 	mov	sp,fp
    1380:	df000017 	ldw	fp,0(sp)
    1384:	dec00104 	addi	sp,sp,4
    1388:	f800283a 	ret

0000138c <get_buffer_status>:

unsigned int get_buffer_status()
{
    138c:	deffff04 	addi	sp,sp,-4
    1390:	df000015 	stw	fp,0(sp)
    1394:	d839883a 	mov	fp,sp

}
    1398:	e037883a 	mov	sp,fp
    139c:	df000017 	ldw	fp,0(sp)
    13a0:	dec00104 	addi	sp,sp,4
    13a4:	f800283a 	ret

000013a8 <reset_ram_buffers>:

void reset_ram_buffers()
{
    13a8:	defffe04 	addi	sp,sp,-8
    13ac:	df000115 	stw	fp,4(sp)
    13b0:	df000104 	addi	fp,sp,4
   unsigned int i = 0;
    13b4:	e03fff15 	stw	zero,-4(fp)
   IOWR(SAMPLE_LOADER_BASE,CONTROL_REG,0x3f<<9);
    13b8:	00df8004 	movi	r3,32256
    13bc:	00a5a014 	movui	r2,38528
    13c0:	10c00035 	stwio	r3,0(r2)
   for (i=0;i<256;i++) sample[i]=0;
    13c4:	e03fff15 	stw	zero,-4(fp)
    13c8:	00000806 	br	13ec <reset_ram_buffers+0x44>
    13cc:	00c00034 	movhi	r3,0
    13d0:	18da8904 	addi	r3,r3,27172
    13d4:	e0bfff17 	ldw	r2,-4(fp)
    13d8:	1885883a 	add	r2,r3,r2
    13dc:	10000005 	stb	zero,0(r2)
    13e0:	e0bfff17 	ldw	r2,-4(fp)
    13e4:	10800044 	addi	r2,r2,1
    13e8:	e0bfff15 	stw	r2,-4(fp)
    13ec:	e0bfff17 	ldw	r2,-4(fp)
    13f0:	10804030 	cmpltui	r2,r2,256
    13f4:	103ff51e 	bne	r2,zero,13cc <_gp+0xffff3774>
   IOWR(SAMPLE_LOADER_BASE,CONTROL_REG,0);
    13f8:	0007883a 	mov	r3,zero
    13fc:	00a5a014 	movui	r2,38528
    1400:	10c00035 	stwio	r3,0(r2)
}
    1404:	e037883a 	mov	sp,fp
    1408:	df000017 	ldw	fp,0(sp)
    140c:	dec00104 	addi	sp,sp,4
    1410:	f800283a 	ret

00001414 <reset_memory_master>:

void reset_memory_master (unsigned char buf_num)
{
    1414:	defffd04 	addi	sp,sp,-12
    1418:	df000215 	stw	fp,8(sp)
    141c:	df000204 	addi	fp,sp,8
    1420:	2005883a 	mov	r2,r4
    1424:	e0bfff05 	stb	r2,-4(fp)
   unsigned int reg_buf = 0;
    1428:	e03ffe15 	stw	zero,-8(fp)
   reg_buf=IORD(SAMPLE_LOADER_BASE,CONTROL_REG);
    142c:	00a5a014 	movui	r2,38528
    1430:	10800037 	ldwio	r2,0(r2)
    1434:	e0bffe15 	stw	r2,-8(fp)
   reg_buf&=(BIT0<<buf_num);
    1438:	e0bfff03 	ldbu	r2,-4(fp)
    143c:	00c00044 	movi	r3,1
    1440:	1884983a 	sll	r2,r3,r2
    1444:	e0fffe17 	ldw	r3,-8(fp)
    1448:	1884703a 	and	r2,r3,r2
    144c:	e0bffe15 	stw	r2,-8(fp)
}
    1450:	e037883a 	mov	sp,fp
    1454:	df000017 	ldw	fp,0(sp)
    1458:	dec00104 	addi	sp,sp,4
    145c:	f800283a 	ret

00001460 <read_abs_counter>:

unsigned short read_abs_counter()
{
    1460:	defffe04 	addi	sp,sp,-8
    1464:	df000115 	stw	fp,4(sp)
    1468:	df000104 	addi	fp,sp,4
	unsigned short buf = 0;
    146c:	e03fff0d 	sth	zero,-4(fp)
	buf=IORD(SAMPLE_LOADER_BASE,ABS_CNT_REG);
    1470:	00a5a214 	movui	r2,38536
    1474:	10800037 	ldwio	r2,0(r2)
    1478:	e0bfff0d 	sth	r2,-4(fp)
	return buf;
    147c:	e0bfff0b 	ldhu	r2,-4(fp)
}
    1480:	e037883a 	mov	sp,fp
    1484:	df000017 	ldw	fp,0(sp)
    1488:	dec00104 	addi	sp,sp,4
    148c:	f800283a 	ret

00001490 <refresh_meas_data>:

void refresh_meas_data()
{
    1490:	defff904 	addi	sp,sp,-28
    1494:	dfc00615 	stw	ra,24(sp)
    1498:	df000515 	stw	fp,20(sp)
    149c:	dc000415 	stw	r16,16(sp)
    14a0:	df000404 	addi	fp,sp,16
   unsigned int buf = 0;
    14a4:	e03ffe15 	stw	zero,-8(fp)
   unsigned char i = 0;
    14a8:	e03ffc05 	stb	zero,-16(fp)
   unsigned int j = 0;
    14ac:	e03ffd15 	stw	zero,-12(fp)
   unsigned int word = 0;
    14b0:	e03fff15 	stw	zero,-4(fp)
   for (i=0;i<6;i++)
    14b4:	e03ffc05 	stb	zero,-16(fp)
    14b8:	0000d406 	br	180c <refresh_meas_data+0x37c>
   {
	   buf = IORD(SAMPLE_LOADER_BASE,(START_RAM+i));
    14bc:	e0bffc03 	ldbu	r2,-16(fp)
    14c0:	108000c4 	addi	r2,r2,3
    14c4:	1085883a 	add	r2,r2,r2
    14c8:	1085883a 	add	r2,r2,r2
    14cc:	1007883a 	mov	r3,r2
    14d0:	00a5a014 	movui	r2,38528
    14d4:	1885883a 	add	r2,r3,r2
    14d8:	10800037 	ldwio	r2,0(r2)
    14dc:	e0bffe15 	stw	r2,-8(fp)
	   ram_buffer[i].ram_ptr=buf&0xff;
    14e0:	e0bffc03 	ldbu	r2,-16(fp)
    14e4:	e0fffe17 	ldw	r3,-8(fp)
    14e8:	01000034 	movhi	r4,0
    14ec:	2118f304 	addi	r4,r4,25548
    14f0:	100490fa 	slli	r2,r2,3
    14f4:	2085883a 	add	r2,r4,r2
    14f8:	10c000c5 	stb	r3,3(r2)
	   buf=buf>>8;
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	1004d23a 	srli	r2,r2,8
    1504:	e0bffe15 	stw	r2,-8(fp)
	   ram_buffer[i].stop_detected=buf&BIT0;
    1508:	e0bffc03 	ldbu	r2,-16(fp)
    150c:	e0fffe17 	ldw	r3,-8(fp)
    1510:	18c0004c 	andi	r3,r3,1
    1514:	01000034 	movhi	r4,0
    1518:	2118f304 	addi	r4,r4,25548
    151c:	100490fa 	slli	r2,r2,3
    1520:	2085883a 	add	r2,r4,r2
    1524:	10800104 	addi	r2,r2,4
    1528:	18c0004c 	andi	r3,r3,1
    152c:	18c7883a 	add	r3,r3,r3
    1530:	11400003 	ldbu	r5,0(r2)
    1534:	013fff44 	movi	r4,-3
    1538:	2908703a 	and	r4,r5,r4
    153c:	20c6b03a 	or	r3,r4,r3
    1540:	10c00005 	stb	r3,0(r2)
	   buf=buf>>1;
    1544:	e0bffe17 	ldw	r2,-8(fp)
    1548:	1004d07a 	srli	r2,r2,1
    154c:	e0bffe15 	stw	r2,-8(fp)
	   ram_buffer[i].buffer_full=buf&BIT0;
    1550:	e0bffc03 	ldbu	r2,-16(fp)
    1554:	e0fffe17 	ldw	r3,-8(fp)
    1558:	18c0004c 	andi	r3,r3,1
    155c:	01000034 	movhi	r4,0
    1560:	2118f304 	addi	r4,r4,25548
    1564:	100490fa 	slli	r2,r2,3
    1568:	2085883a 	add	r2,r4,r2
    156c:	10800104 	addi	r2,r2,4
    1570:	18c0004c 	andi	r3,r3,1
    1574:	11400003 	ldbu	r5,0(r2)
    1578:	013fff84 	movi	r4,-2
    157c:	2908703a 	and	r4,r5,r4
    1580:	20c6b03a 	or	r3,r4,r3
    1584:	10c00005 	stb	r3,0(r2)
	   buf=buf>>1;
    1588:	e0bffe17 	ldw	r2,-8(fp)
    158c:	1004d07a 	srli	r2,r2,1
    1590:	e0bffe15 	stw	r2,-8(fp)
	   ram_buffer[i].sample_size=buf&0xff;
    1594:	e0bffc03 	ldbu	r2,-16(fp)
    1598:	e0fffe17 	ldw	r3,-8(fp)
    159c:	01000034 	movhi	r4,0
    15a0:	2118f304 	addi	r4,r4,25548
    15a4:	100490fa 	slli	r2,r2,3
    15a8:	2085883a 	add	r2,r4,r2
    15ac:	10c00085 	stb	r3,2(r2)
	   buf=buf>>8;
    15b0:	e0bffe17 	ldw	r2,-8(fp)
    15b4:	1004d23a 	srli	r2,r2,8
    15b8:	e0bffe15 	stw	r2,-8(fp)
	   ram_buffer[i].pulse_abs_coord=buf&0x1fff;
    15bc:	e0bffc03 	ldbu	r2,-16(fp)
    15c0:	e0fffe17 	ldw	r3,-8(fp)
    15c4:	18c7ffcc 	andi	r3,r3,8191
    15c8:	01000034 	movhi	r4,0
    15cc:	2118f304 	addi	r4,r4,25548
    15d0:	100490fa 	slli	r2,r2,3
    15d4:	2085883a 	add	r2,r4,r2
    15d8:	10c0000d 	sth	r3,0(r2)
	   //signal data
	   signal.pulse[i].abs_position=ram_buffer[i].pulse_abs_coord;
    15dc:	e0bffc03 	ldbu	r2,-16(fp)
    15e0:	e0fffc03 	ldbu	r3,-16(fp)
    15e4:	01000034 	movhi	r4,0
    15e8:	2118f304 	addi	r4,r4,25548
    15ec:	180690fa 	slli	r3,r3,3
    15f0:	20c7883a 	add	r3,r4,r3
    15f4:	18c0000b 	ldhu	r3,0(r3)
    15f8:	01000034 	movhi	r4,0
    15fc:	2118ff04 	addi	r4,r4,25596
    1600:	108041a4 	muli	r2,r2,262
    1604:	2085883a 	add	r2,r4,r2
    1608:	10800104 	addi	r2,r2,4
    160c:	10c0000d 	sth	r3,0(r2)
	   if (ram_buffer[i].stop_detected)
    1610:	e0bffc03 	ldbu	r2,-16(fp)
    1614:	00c00034 	movhi	r3,0
    1618:	18d8f304 	addi	r3,r3,25548
    161c:	100490fa 	slli	r2,r2,3
    1620:	1885883a 	add	r2,r3,r2
    1624:	10800104 	addi	r2,r2,4
    1628:	10800017 	ldw	r2,0(r2)
    162c:	1004d07a 	srli	r2,r2,1
    1630:	1080004c 	andi	r2,r2,1
    1634:	10803fcc 	andi	r2,r2,255
    1638:	10007126 	beq	r2,zero,1800 <refresh_meas_data+0x370>
	   {
		   for (j=0;j<64;j++)
    163c:	e03ffd15 	stw	zero,-12(fp)
    1640:	00004406 	br	1754 <refresh_meas_data+0x2c4>
			   {
			   word=IORD(RAM_SAMPLE_0_BASE-(0x100*i),j);
    1644:	e0bffd17 	ldw	r2,-12(fp)
    1648:	1085883a 	add	r2,r2,r2
    164c:	1085883a 	add	r2,r2,r2
    1650:	1007883a 	mov	r3,r2
    1654:	e0bffc03 	ldbu	r2,-16(fp)
    1658:	10bfc024 	muli	r2,r2,-256
    165c:	1887883a 	add	r3,r3,r2
    1660:	00a54014 	movui	r2,38144
    1664:	1885883a 	add	r2,r3,r2
    1668:	10800037 	ldwio	r2,0(r2)
    166c:	e0bfff15 	stw	r2,-4(fp)
			   signal.pulse[i].sample[j*4]=word&0xff;
    1670:	e13ffc03 	ldbu	r4,-16(fp)
    1674:	e0bffd17 	ldw	r2,-12(fp)
    1678:	1085883a 	add	r2,r2,r2
    167c:	1085883a 	add	r2,r2,r2
    1680:	e0ffff17 	ldw	r3,-4(fp)
    1684:	01400034 	movhi	r5,0
    1688:	2958ff04 	addi	r5,r5,25596
    168c:	210041a4 	muli	r4,r4,262
    1690:	2909883a 	add	r4,r5,r4
    1694:	2085883a 	add	r2,r4,r2
    1698:	10800204 	addi	r2,r2,8
    169c:	10c00045 	stb	r3,1(r2)
			   signal.pulse[i].sample[j*4+1]=(word>>8)&0xff;
    16a0:	e13ffc03 	ldbu	r4,-16(fp)
    16a4:	e0bffd17 	ldw	r2,-12(fp)
    16a8:	1085883a 	add	r2,r2,r2
    16ac:	1085883a 	add	r2,r2,r2
    16b0:	10800044 	addi	r2,r2,1
    16b4:	e0ffff17 	ldw	r3,-4(fp)
    16b8:	1806d23a 	srli	r3,r3,8
    16bc:	01400034 	movhi	r5,0
    16c0:	2958ff04 	addi	r5,r5,25596
    16c4:	210041a4 	muli	r4,r4,262
    16c8:	2909883a 	add	r4,r5,r4
    16cc:	2085883a 	add	r2,r4,r2
    16d0:	10800204 	addi	r2,r2,8
    16d4:	10c00045 	stb	r3,1(r2)
			   signal.pulse[i].sample[j*4+2]=(word>>16)&0xff;
    16d8:	e13ffc03 	ldbu	r4,-16(fp)
    16dc:	e0bffd17 	ldw	r2,-12(fp)
    16e0:	1085883a 	add	r2,r2,r2
    16e4:	1085883a 	add	r2,r2,r2
    16e8:	10800084 	addi	r2,r2,2
    16ec:	e0ffff17 	ldw	r3,-4(fp)
    16f0:	1806d43a 	srli	r3,r3,16
    16f4:	01400034 	movhi	r5,0
    16f8:	2958ff04 	addi	r5,r5,25596
    16fc:	210041a4 	muli	r4,r4,262
    1700:	2909883a 	add	r4,r5,r4
    1704:	2085883a 	add	r2,r4,r2
    1708:	10800204 	addi	r2,r2,8
    170c:	10c00045 	stb	r3,1(r2)
			   signal.pulse[i].sample[j*4+3]=(word>>24)&0xff;
    1710:	e13ffc03 	ldbu	r4,-16(fp)
    1714:	e0bffd17 	ldw	r2,-12(fp)
    1718:	1085883a 	add	r2,r2,r2
    171c:	1085883a 	add	r2,r2,r2
    1720:	108000c4 	addi	r2,r2,3
    1724:	e0ffff17 	ldw	r3,-4(fp)
    1728:	1806d63a 	srli	r3,r3,24
    172c:	01400034 	movhi	r5,0
    1730:	2958ff04 	addi	r5,r5,25596
    1734:	210041a4 	muli	r4,r4,262
    1738:	2909883a 	add	r4,r5,r4
    173c:	2085883a 	add	r2,r4,r2
    1740:	10800204 	addi	r2,r2,8
    1744:	10c00045 	stb	r3,1(r2)
	   ram_buffer[i].pulse_abs_coord=buf&0x1fff;
	   //signal data
	   signal.pulse[i].abs_position=ram_buffer[i].pulse_abs_coord;
	   if (ram_buffer[i].stop_detected)
	   {
		   for (j=0;j<64;j++)
    1748:	e0bffd17 	ldw	r2,-12(fp)
    174c:	10800044 	addi	r2,r2,1
    1750:	e0bffd15 	stw	r2,-12(fp)
    1754:	e0bffd17 	ldw	r2,-12(fp)
    1758:	10801030 	cmpltui	r2,r2,64
    175c:	103fb91e 	bne	r2,zero,1644 <_gp+0xffff39ec>
			   signal.pulse[i].sample[j*4]=word&0xff;
			   signal.pulse[i].sample[j*4+1]=(word>>8)&0xff;
			   signal.pulse[i].sample[j*4+2]=(word>>16)&0xff;
			   signal.pulse[i].sample[j*4+3]=(word>>24)&0xff;
			   }
		   signal.pulse[i].amplitude=get_max(signal.pulse[i].sample,ram_buffer[i].sample_size);
    1760:	e43ffc03 	ldbu	r16,-16(fp)
    1764:	e0bffc03 	ldbu	r2,-16(fp)
    1768:	108041a4 	muli	r2,r2,262
    176c:	10c00204 	addi	r3,r2,8
    1770:	00800034 	movhi	r2,0
    1774:	1098ff04 	addi	r2,r2,25596
    1778:	1885883a 	add	r2,r3,r2
    177c:	10c00044 	addi	r3,r2,1
    1780:	e0bffc03 	ldbu	r2,-16(fp)
    1784:	01000034 	movhi	r4,0
    1788:	2118f304 	addi	r4,r4,25548
    178c:	100490fa 	slli	r2,r2,3
    1790:	2085883a 	add	r2,r4,r2
    1794:	10800083 	ldbu	r2,2(r2)
    1798:	10803fcc 	andi	r2,r2,255
    179c:	1809883a 	mov	r4,r3
    17a0:	100b883a 	mov	r5,r2
    17a4:	00018300 	call	1830 <get_max>
    17a8:	01000034 	movhi	r4,0
    17ac:	2118ff04 	addi	r4,r4,25596
    17b0:	80c041a4 	muli	r3,r16,262
    17b4:	20c7883a 	add	r3,r4,r3
    17b8:	18c00104 	addi	r3,r3,4
    17bc:	18800085 	stb	r2,2(r3)
		   signal.pulse[i].detected=ram_buffer[i].stop_detected;
    17c0:	e0bffc03 	ldbu	r2,-16(fp)
    17c4:	e0fffc03 	ldbu	r3,-16(fp)
    17c8:	01000034 	movhi	r4,0
    17cc:	2118f304 	addi	r4,r4,25548
    17d0:	180690fa 	slli	r3,r3,3
    17d4:	20c7883a 	add	r3,r4,r3
    17d8:	18c00104 	addi	r3,r3,4
    17dc:	18c00017 	ldw	r3,0(r3)
    17e0:	1806d07a 	srli	r3,r3,1
    17e4:	18c0004c 	andi	r3,r3,1
    17e8:	01000034 	movhi	r4,0
    17ec:	2118ff04 	addi	r4,r4,25596
    17f0:	108041a4 	muli	r2,r2,262
    17f4:	2085883a 	add	r2,r4,r2
    17f8:	10800204 	addi	r2,r2,8
    17fc:	10c00005 	stb	r3,0(r2)
{
   unsigned int buf = 0;
   unsigned char i = 0;
   unsigned int j = 0;
   unsigned int word = 0;
   for (i=0;i<6;i++)
    1800:	e0bffc03 	ldbu	r2,-16(fp)
    1804:	10800044 	addi	r2,r2,1
    1808:	e0bffc05 	stb	r2,-16(fp)
    180c:	e0bffc03 	ldbu	r2,-16(fp)
    1810:	108001b0 	cmpltui	r2,r2,6
    1814:	103f291e 	bne	r2,zero,14bc <_gp+0xffff3864>
			   }
		   signal.pulse[i].amplitude=get_max(signal.pulse[i].sample,ram_buffer[i].sample_size);
		   signal.pulse[i].detected=ram_buffer[i].stop_detected;
	   }
   }
}
    1818:	e037883a 	mov	sp,fp
    181c:	dfc00217 	ldw	ra,8(sp)
    1820:	df000117 	ldw	fp,4(sp)
    1824:	dc000017 	ldw	r16,0(sp)
    1828:	dec00304 	addi	sp,sp,12
    182c:	f800283a 	ret

00001830 <get_max>:

unsigned char get_max (unsigned char *sample, unsigned char length)
{
    1830:	defffb04 	addi	sp,sp,-20
    1834:	df000415 	stw	fp,16(sp)
    1838:	df000404 	addi	fp,sp,16
    183c:	e13ffe15 	stw	r4,-8(fp)
    1840:	2805883a 	mov	r2,r5
    1844:	e0bfff05 	stb	r2,-4(fp)
  unsigned int i = 0;
    1848:	e03ffc15 	stw	zero,-16(fp)
  unsigned char max = 0;
    184c:	e03ffd05 	stb	zero,-12(fp)
  for (i=0;i<length;i++)
    1850:	e03ffc15 	stw	zero,-16(fp)
    1854:	00000f06 	br	1894 <get_max+0x64>
	  if (sample[i]>max) max=sample[i];
    1858:	e0fffe17 	ldw	r3,-8(fp)
    185c:	e0bffc17 	ldw	r2,-16(fp)
    1860:	1885883a 	add	r2,r3,r2
    1864:	10800003 	ldbu	r2,0(r2)
    1868:	10803fcc 	andi	r2,r2,255
    186c:	e0fffd03 	ldbu	r3,-12(fp)
    1870:	1880052e 	bgeu	r3,r2,1888 <get_max+0x58>
    1874:	e0fffe17 	ldw	r3,-8(fp)
    1878:	e0bffc17 	ldw	r2,-16(fp)
    187c:	1885883a 	add	r2,r3,r2
    1880:	10800003 	ldbu	r2,0(r2)
    1884:	e0bffd05 	stb	r2,-12(fp)

unsigned char get_max (unsigned char *sample, unsigned char length)
{
  unsigned int i = 0;
  unsigned char max = 0;
  for (i=0;i<length;i++)
    1888:	e0bffc17 	ldw	r2,-16(fp)
    188c:	10800044 	addi	r2,r2,1
    1890:	e0bffc15 	stw	r2,-16(fp)
    1894:	e0bfff03 	ldbu	r2,-4(fp)
    1898:	e0fffc17 	ldw	r3,-16(fp)
    189c:	18bfee36 	bltu	r3,r2,1858 <_gp+0xffff3c00>
	  if (sample[i]>max) max=sample[i];
  return max;
    18a0:	e0bffd03 	ldbu	r2,-12(fp)
}
    18a4:	e037883a 	mov	sp,fp
    18a8:	df000017 	ldw	fp,0(sp)
    18ac:	dec00104 	addi	sp,sp,4
    18b0:	f800283a 	ret

000018b4 <ProcCmd_SampleLoader>:

void ProcCmd_SampleLoader (CmdPC *cmd)
{
    18b4:	defffd04 	addi	sp,sp,-12
    18b8:	dfc00215 	stw	ra,8(sp)
    18bc:	df000115 	stw	fp,4(sp)
    18c0:	df000104 	addi	fp,sp,4
    18c4:	e13fff15 	stw	r4,-4(fp)
	switch (cmd->data[0])
    18c8:	e0bfff17 	ldw	r2,-4(fp)
    18cc:	108000c3 	ldbu	r2,3(r2)
    18d0:	10803fcc 	andi	r2,r2,255
    18d4:	10c00060 	cmpeqi	r3,r2,1
    18d8:	1800091e 	bne	r3,zero,1900 <ProcCmd_SampleLoader+0x4c>
    18dc:	10c000a0 	cmpeqi	r3,r2,2
    18e0:	18000a1e 	bne	r3,zero,190c <ProcCmd_SampleLoader+0x58>
    18e4:	10000f1e 	bne	r2,zero,1924 <ProcCmd_SampleLoader+0x70>
	{
	case 0: //start record
		start_recording(cmd->data[1]); //record delay
    18e8:	e0bfff17 	ldw	r2,-4(fp)
    18ec:	10800103 	ldbu	r2,4(r2)
    18f0:	10803fcc 	andi	r2,r2,255
    18f4:	1009883a 	mov	r4,r2
    18f8:	00013180 	call	1318 <start_recording>
		break;
    18fc:	00000906 	br	1924 <ProcCmd_SampleLoader+0x70>
	case 1: //stop record
		stop_recording();
    1900:	00013600 	call	1360 <stop_recording>
		refresh_meas_data();
    1904:	00014900 	call	1490 <refresh_meas_data>
		break;
    1908:	00000606 	br	1924 <ProcCmd_SampleLoader+0x70>
	case 2: //get sample
		send_sample(cmd->data[1]);
    190c:	e0bfff17 	ldw	r2,-4(fp)
    1910:	10800103 	ldbu	r2,4(r2)
    1914:	10803fcc 	andi	r2,r2,255
    1918:	1009883a 	mov	r4,r2
    191c:	00019380 	call	1938 <send_sample>
		break;
    1920:	0001883a 	nop
	}
}
    1924:	e037883a 	mov	sp,fp
    1928:	dfc00117 	ldw	ra,4(sp)
    192c:	df000017 	ldw	fp,0(sp)
    1930:	dec00204 	addi	sp,sp,8
    1934:	f800283a 	ret

00001938 <send_sample>:

void send_sample(unsigned char sample)
{
    1938:	deffbc04 	addi	sp,sp,-272
    193c:	dfc04315 	stw	ra,268(sp)
    1940:	df004215 	stw	fp,264(sp)
    1944:	df004204 	addi	fp,sp,264
    1948:	2005883a 	mov	r2,r4
    194c:	e0bfff05 	stb	r2,-4(fp)
	CmdPC pack;
	unsigned char i = 0;
    1950:	e03fbe05 	stb	zero,-264(fp)
	for (i=0;i<8;i++)
    1954:	e03fbe05 	stb	zero,-264(fp)
    1958:	00001e06 	br	19d4 <send_sample+0x9c>
	{
		memcpy(pack.data+1,signal.pulse[sample].sample+i*32,32);
    195c:	e0bfff03 	ldbu	r2,-4(fp)
    1960:	108041a4 	muli	r2,r2,262
    1964:	10c00204 	addi	r3,r2,8
    1968:	00800034 	movhi	r2,0
    196c:	1098ff04 	addi	r2,r2,25596
    1970:	1885883a 	add	r2,r3,r2
    1974:	10c00044 	addi	r3,r2,1
    1978:	e0bfbe03 	ldbu	r2,-264(fp)
    197c:	1004917a 	slli	r2,r2,5
    1980:	1885883a 	add	r2,r3,r2
    1984:	e0ffbe44 	addi	r3,fp,-263
    1988:	18c00104 	addi	r3,r3,4
    198c:	1809883a 	mov	r4,r3
    1990:	100b883a 	mov	r5,r2
    1994:	01800804 	movi	r6,32
    1998:	00032f40 	call	32f4 <memcpy>
		pack.sign=0x5B;
    199c:	008016c4 	movi	r2,91
    19a0:	e0bfbe45 	stb	r2,-263(fp)
		pack.dlen=33; //1 byte for subframe number
    19a4:	00800844 	movi	r2,33
    19a8:	e0bfbec5 	stb	r2,-261(fp)
		pack.data[0]=i;
    19ac:	e0bfbe03 	ldbu	r2,-264(fp)
    19b0:	e0bfbf05 	stb	r2,-260(fp)
		pack.code=PCCOM_SAMPLE_LOADER;
    19b4:	008000c4 	movi	r2,3
    19b8:	e0bfbe85 	stb	r2,-262(fp)
		//send2pc_cmdpc(&pack);
		uart_direct_transmission_cmd(&pack);
    19bc:	e0bfbe44 	addi	r2,fp,-263
    19c0:	1009883a 	mov	r4,r2
    19c4:	00030e00 	call	30e0 <uart_direct_transmission_cmd>

void send_sample(unsigned char sample)
{
	CmdPC pack;
	unsigned char i = 0;
	for (i=0;i<8;i++)
    19c8:	e0bfbe03 	ldbu	r2,-264(fp)
    19cc:	10800044 	addi	r2,r2,1
    19d0:	e0bfbe05 	stb	r2,-264(fp)
    19d4:	e0bfbe03 	ldbu	r2,-264(fp)
    19d8:	10800230 	cmpltui	r2,r2,8
    19dc:	103fdf1e 	bne	r2,zero,195c <_gp+0xffff3d04>
		pack.code=PCCOM_SAMPLE_LOADER;
		//send2pc_cmdpc(&pack);
		uart_direct_transmission_cmd(&pack);
	}

}
    19e0:	e037883a 	mov	sp,fp
    19e4:	dfc00117 	ldw	ra,4(sp)
    19e8:	df000017 	ldw	fp,0(sp)
    19ec:	dec00204 	addi	sp,sp,8
    19f0:	f800283a 	ret

000019f4 <send_spi_word>:
#define TX_DATA_REG_ADDR    0x2
#define RX_DATA_REG_ADDR    0x3


unsigned int send_spi_word(unsigned int module_base, unsigned int tx_data, unsigned char len_bits, unsigned char clk_div, unsigned char clk_pol, unsigned char clk_phase)
{
    19f4:	defff504 	addi	sp,sp,-44
    19f8:	dfc00a15 	stw	ra,40(sp)
    19fc:	df000915 	stw	fp,36(sp)
    1a00:	df000904 	addi	fp,sp,36
    1a04:	e13ffa15 	stw	r4,-24(fp)
    1a08:	e17ffb15 	stw	r5,-20(fp)
    1a0c:	3007883a 	mov	r3,r6
    1a10:	3805883a 	mov	r2,r7
    1a14:	e1400217 	ldw	r5,8(fp)
    1a18:	e1000317 	ldw	r4,12(fp)
    1a1c:	e0fffc05 	stb	r3,-16(fp)
    1a20:	e0bffd05 	stb	r2,-12(fp)
    1a24:	e17ffe05 	stb	r5,-8(fp)
    1a28:	e13fff05 	stb	r4,-4(fp)
	unsigned int buf = 0;
    1a2c:	e03ff715 	stw	zero,-36(fp)
	unsigned char ready = 0;
    1a30:	e03ff805 	stb	zero,-32(fp)
	unsigned long int time_start = 0;
    1a34:	e03ff915 	stw	zero,-28(fp)
	buf=tx_data;
    1a38:	e0bffb17 	ldw	r2,-20(fp)
    1a3c:	e0bff715 	stw	r2,-36(fp)
	IOWR(module_base,TX_DATA_REG_ADDR,buf);
    1a40:	e0bffa17 	ldw	r2,-24(fp)
    1a44:	10800204 	addi	r2,r2,8
    1a48:	e0fff717 	ldw	r3,-36(fp)
    1a4c:	10c00035 	stwio	r3,0(r2)
	if (clk_pol)
    1a50:	e0bffe03 	ldbu	r2,-8(fp)
    1a54:	10000326 	beq	r2,zero,1a64 <send_spi_word+0x70>
		buf|=CLK_POLARITY_BIT;
    1a58:	e0bff717 	ldw	r2,-36(fp)
    1a5c:	10800094 	ori	r2,r2,2
    1a60:	e0bff715 	stw	r2,-36(fp)
	if (clk_phase)
    1a64:	e0bfff03 	ldbu	r2,-4(fp)
    1a68:	10000326 	beq	r2,zero,1a78 <send_spi_word+0x84>
		buf|=CLK_PHASE_BIT;
    1a6c:	e0bff717 	ldw	r2,-36(fp)
    1a70:	10800114 	ori	r2,r2,4
    1a74:	e0bff715 	stw	r2,-36(fp)
	buf|=(len_bits<<3);
    1a78:	e0bffc03 	ldbu	r2,-16(fp)
    1a7c:	100490fa 	slli	r2,r2,3
    1a80:	e0fff717 	ldw	r3,-36(fp)
    1a84:	1884b03a 	or	r2,r3,r2
    1a88:	e0bff715 	stw	r2,-36(fp)
	buf|=(clk_div<<11);
    1a8c:	e0bffd03 	ldbu	r2,-12(fp)
    1a90:	100492fa 	slli	r2,r2,11
    1a94:	e0fff717 	ldw	r3,-36(fp)
    1a98:	1884b03a 	or	r2,r3,r2
    1a9c:	e0bff715 	stw	r2,-36(fp)
	IOWR(module_base,CONTROL_REG_ADDR,buf);
    1aa0:	e0bffa17 	ldw	r2,-24(fp)
    1aa4:	e0fff717 	ldw	r3,-36(fp)
    1aa8:	10c00035 	stwio	r3,0(r2)
	buf|=START_BIT;
    1aac:	e0bff717 	ldw	r2,-36(fp)
    1ab0:	10800054 	ori	r2,r2,1
    1ab4:	e0bff715 	stw	r2,-36(fp)
	IOWR(module_base,CONTROL_REG_ADDR,buf);
    1ab8:	e0bffa17 	ldw	r2,-24(fp)
    1abc:	e0fff717 	ldw	r3,-36(fp)
    1ac0:	10c00035 	stwio	r3,0(r2)
	time_start = read_sys_time_ms() + 1;
    1ac4:	00028440 	call	2844 <read_sys_time_ms>
    1ac8:	10800044 	addi	r2,r2,1
    1acc:	e0bff915 	stw	r2,-28(fp)
	while (!ready) //while module is not ready
    1ad0:	00000f06 	br	1b10 <send_spi_word+0x11c>
	{
		buf=IORD(module_base,STATUS_REG_ADDR);
    1ad4:	e0bffa17 	ldw	r2,-24(fp)
    1ad8:	10800104 	addi	r2,r2,4
    1adc:	10800037 	ldwio	r2,0(r2)
    1ae0:	e0bff715 	stw	r2,-36(fp)
		if (buf) //if ready
    1ae4:	e0bff717 	ldw	r2,-36(fp)
    1ae8:	10000326 	beq	r2,zero,1af8 <send_spi_word+0x104>
			ready = 1;
    1aec:	00800044 	movi	r2,1
    1af0:	e0bff805 	stb	r2,-32(fp)
    1af4:	00000606 	br	1b10 <send_spi_word+0x11c>
		else if (time_start>read_sys_time_ms()) // -  2 
    1af8:	00028440 	call	2844 <read_sys_time_ms>
    1afc:	1007883a 	mov	r3,r2
    1b00:	e0bff917 	ldw	r2,-28(fp)
    1b04:	1880022e 	bgeu	r3,r2,1b10 <send_spi_word+0x11c>
			ready = 1;
    1b08:	00800044 	movi	r2,1
    1b0c:	e0bff805 	stb	r2,-32(fp)
	buf|=(clk_div<<11);
	IOWR(module_base,CONTROL_REG_ADDR,buf);
	buf|=START_BIT;
	IOWR(module_base,CONTROL_REG_ADDR,buf);
	time_start = read_sys_time_ms() + 1;
	while (!ready) //while module is not ready
    1b10:	e0bff803 	ldbu	r2,-32(fp)
    1b14:	103fef26 	beq	r2,zero,1ad4 <_gp+0xffff3e7c>
		if (buf) //if ready
			ready = 1;
		else if (time_start>read_sys_time_ms()) // -  2 
			ready = 1;
	}
	buf=IORD(module_base,RX_DATA_REG_ADDR);
    1b18:	e0bffa17 	ldw	r2,-24(fp)
    1b1c:	10800304 	addi	r2,r2,12
    1b20:	10800037 	ldwio	r2,0(r2)
    1b24:	e0bff715 	stw	r2,-36(fp)
	return buf;
    1b28:	e0bff717 	ldw	r2,-36(fp)
}
    1b2c:	e037883a 	mov	sp,fp
    1b30:	dfc00117 	ldw	ra,4(sp)
    1b34:	df000017 	ldw	fp,0(sp)
    1b38:	dec00204 	addi	sp,sp,8
    1b3c:	f800283a 	ret

00001b40 <write_16bword_to_tdc>:

tdc_meas_result tdc_result[6];


void write_16bword_to_tdc (unsigned char address, unsigned char tx_data)
{
    1b40:	defff804 	addi	sp,sp,-32
    1b44:	dfc00715 	stw	ra,28(sp)
    1b48:	df000615 	stw	fp,24(sp)
    1b4c:	df000604 	addi	fp,sp,24
    1b50:	2007883a 	mov	r3,r4
    1b54:	2805883a 	mov	r2,r5
    1b58:	e0fffe05 	stb	r3,-8(fp)
    1b5c:	e0bfff05 	stb	r2,-4(fp)
	unsigned short tx_word = 0;
    1b60:	e03ffc0d 	sth	zero,-16(fp)
	unsigned int answer = 0;
    1b64:	e03ffd15 	stw	zero,-12(fp)
	tx_word = tx_data;
    1b68:	e0bfff03 	ldbu	r2,-4(fp)
    1b6c:	e0bffc0d 	sth	r2,-16(fp)
	tx_word|=(address<<8);
    1b70:	e0bffe03 	ldbu	r2,-8(fp)
    1b74:	1004923a 	slli	r2,r2,8
    1b78:	1007883a 	mov	r3,r2
    1b7c:	e0bffc0b 	ldhu	r2,-16(fp)
    1b80:	1884b03a 	or	r2,r3,r2
    1b84:	e0bffc0d 	sth	r2,-16(fp)
	tx_word|=0x4000;
    1b88:	e0bffc0b 	ldhu	r2,-16(fp)
    1b8c:	10900014 	ori	r2,r2,16384
    1b90:	e0bffc0d 	sth	r2,-16(fp)
	answer=send_spi_word(SPI_TDC_BASE,tx_word<<16,TDC_SHORT_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    1b94:	e0bffc0b 	ldhu	r2,-16(fp)
    1b98:	1004943a 	slli	r2,r2,16
    1b9c:	d8000015 	stw	zero,0(sp)
    1ba0:	d8000115 	stw	zero,4(sp)
    1ba4:	01261414 	movui	r4,38992
    1ba8:	100b883a 	mov	r5,r2
    1bac:	01800404 	movi	r6,16
    1bb0:	01c00344 	movi	r7,13
    1bb4:	00019f40 	call	19f4 <send_spi_word>
    1bb8:	e0bffd15 	stw	r2,-12(fp)
}
    1bbc:	e037883a 	mov	sp,fp
    1bc0:	dfc00117 	ldw	ra,4(sp)
    1bc4:	df000017 	ldw	fp,0(sp)
    1bc8:	dec00204 	addi	sp,sp,8
    1bcc:	f800283a 	ret

00001bd0 <read_16bword_from_tdc>:

unsigned char read_16bword_from_tdc (unsigned char address)
{
    1bd0:	defff904 	addi	sp,sp,-28
    1bd4:	dfc00615 	stw	ra,24(sp)
    1bd8:	df000515 	stw	fp,20(sp)
    1bdc:	df000504 	addi	fp,sp,20
    1be0:	2005883a 	mov	r2,r4
    1be4:	e0bfff05 	stb	r2,-4(fp)
	unsigned short tx_word = 0;
    1be8:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int answer = 0;
    1bec:	e03ffe15 	stw	zero,-8(fp)
	tx_word|=(address<<8);
    1bf0:	e0bfff03 	ldbu	r2,-4(fp)
    1bf4:	1004923a 	slli	r2,r2,8
    1bf8:	1007883a 	mov	r3,r2
    1bfc:	e0bffd0b 	ldhu	r2,-12(fp)
    1c00:	1884b03a 	or	r2,r3,r2
    1c04:	e0bffd0d 	sth	r2,-12(fp)
	answer=send_spi_word(SPI_TDC_BASE,tx_word<<16,TDC_SHORT_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    1c08:	e0bffd0b 	ldhu	r2,-12(fp)
    1c0c:	1004943a 	slli	r2,r2,16
    1c10:	d8000015 	stw	zero,0(sp)
    1c14:	d8000115 	stw	zero,4(sp)
    1c18:	01261414 	movui	r4,38992
    1c1c:	100b883a 	mov	r5,r2
    1c20:	01800404 	movi	r6,16
    1c24:	01c00344 	movi	r7,13
    1c28:	00019f40 	call	19f4 <send_spi_word>
    1c2c:	e0bffe15 	stw	r2,-8(fp)
	answer=(answer>>24);
    1c30:	e0bffe17 	ldw	r2,-8(fp)
    1c34:	1004d63a 	srli	r2,r2,24
    1c38:	e0bffe15 	stw	r2,-8(fp)
	return answer;
    1c3c:	e0bffe17 	ldw	r2,-8(fp)
}
    1c40:	e037883a 	mov	sp,fp
    1c44:	dfc00117 	ldw	ra,4(sp)
    1c48:	df000017 	ldw	fp,0(sp)
    1c4c:	dec00204 	addi	sp,sp,8
    1c50:	f800283a 	ret

00001c54 <write_32bword_to_tdc>:

void write_32bword_to_tdc (unsigned char address, unsigned int tx_data)
{
    1c54:	defff804 	addi	sp,sp,-32
    1c58:	dfc00715 	stw	ra,28(sp)
    1c5c:	df000615 	stw	fp,24(sp)
    1c60:	df000604 	addi	fp,sp,24
    1c64:	2005883a 	mov	r2,r4
    1c68:	e17fff15 	stw	r5,-4(fp)
    1c6c:	e0bffe05 	stb	r2,-8(fp)
	unsigned short tx_word = 0;
    1c70:	e03ffc0d 	sth	zero,-16(fp)
	unsigned int answer = 0;
    1c74:	e03ffd15 	stw	zero,-12(fp)
	tx_word = tx_data&0xffffff;
    1c78:	e0bfff17 	ldw	r2,-4(fp)
    1c7c:	e0bffc0d 	sth	r2,-16(fp)
	tx_word|=(address<<24);
    1c80:	e0bffe03 	ldbu	r2,-8(fp)
    1c84:	1004963a 	slli	r2,r2,24
    1c88:	1007883a 	mov	r3,r2
    1c8c:	e0bffc0b 	ldhu	r2,-16(fp)
    1c90:	1884b03a 	or	r2,r3,r2
    1c94:	e0bffc0d 	sth	r2,-16(fp)
	tx_word|=0x40000000;
	answer=send_spi_word(SPI_TDC_BASE,tx_word,TDC_LONG_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    1c98:	e0bffc0b 	ldhu	r2,-16(fp)
    1c9c:	d8000015 	stw	zero,0(sp)
    1ca0:	d8000115 	stw	zero,4(sp)
    1ca4:	01261414 	movui	r4,38992
    1ca8:	100b883a 	mov	r5,r2
    1cac:	01800804 	movi	r6,32
    1cb0:	01c00344 	movi	r7,13
    1cb4:	00019f40 	call	19f4 <send_spi_word>
    1cb8:	e0bffd15 	stw	r2,-12(fp)
}
    1cbc:	e037883a 	mov	sp,fp
    1cc0:	dfc00117 	ldw	ra,4(sp)
    1cc4:	df000017 	ldw	fp,0(sp)
    1cc8:	dec00204 	addi	sp,sp,8
    1ccc:	f800283a 	ret

00001cd0 <read_32bword_from_tdc>:

unsigned int read_32bword_from_tdc (unsigned char address)
{
    1cd0:	defff904 	addi	sp,sp,-28
    1cd4:	dfc00615 	stw	ra,24(sp)
    1cd8:	df000515 	stw	fp,20(sp)
    1cdc:	df000504 	addi	fp,sp,20
    1ce0:	2005883a 	mov	r2,r4
    1ce4:	e0bfff05 	stb	r2,-4(fp)
	unsigned short tx_word = 0;
    1ce8:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int answer = 0;
    1cec:	e03ffe15 	stw	zero,-8(fp)
	tx_word|=(address<<24);
    1cf0:	e0bfff03 	ldbu	r2,-4(fp)
    1cf4:	1004963a 	slli	r2,r2,24
    1cf8:	1007883a 	mov	r3,r2
    1cfc:	e0bffd0b 	ldhu	r2,-12(fp)
    1d00:	1884b03a 	or	r2,r3,r2
    1d04:	e0bffd0d 	sth	r2,-12(fp)
	answer=send_spi_word(SPI_TDC_BASE,tx_word,TDC_LONG_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    1d08:	e0bffd0b 	ldhu	r2,-12(fp)
    1d0c:	d8000015 	stw	zero,0(sp)
    1d10:	d8000115 	stw	zero,4(sp)
    1d14:	01261414 	movui	r4,38992
    1d18:	100b883a 	mov	r5,r2
    1d1c:	01800804 	movi	r6,32
    1d20:	01c00344 	movi	r7,13
    1d24:	00019f40 	call	19f4 <send_spi_word>
    1d28:	e0bffe15 	stw	r2,-8(fp)
	return answer;
    1d2c:	e0bffe17 	ldw	r2,-8(fp)
}
    1d30:	e037883a 	mov	sp,fp
    1d34:	dfc00117 	ldw	ra,4(sp)
    1d38:	df000017 	ldw	fp,0(sp)
    1d3c:	dec00204 	addi	sp,sp,8
    1d40:	f800283a 	ret

00001d44 <tdc_init>:


void tdc_init()
{
    1d44:	defffe04 	addi	sp,sp,-8
    1d48:	dfc00115 	stw	ra,4(sp)
    1d4c:	df000015 	stw	fp,0(sp)
    1d50:	d839883a 	mov	fp,sp
	set_tdc_enable(1); //reset
    1d54:	01000044 	movi	r4,1
    1d58:	0001e500 	call	1e50 <set_tdc_enable>
	write_16bword_to_tdc(CONFIG2_ADDR,NUM_STOP);
    1d5c:	01000044 	movi	r4,1
    1d60:	01400104 	movi	r5,4
    1d64:	0001b400 	call	1b40 <write_16bword_to_tdc>
	write_16bword_to_tdc(CONFIG1_ADDR,MEAS_MODE);
    1d68:	0009883a 	mov	r4,zero
    1d6c:	01400084 	movi	r5,2
    1d70:	0001b400 	call	1b40 <write_16bword_to_tdc>
}
    1d74:	e037883a 	mov	sp,fp
    1d78:	dfc00117 	ldw	ra,4(sp)
    1d7c:	df000017 	ldw	fp,0(sp)
    1d80:	dec00204 	addi	sp,sp,8
    1d84:	f800283a 	ret

00001d88 <tdc_test>:

void tdc_test()
{
    1d88:	defffd04 	addi	sp,sp,-12
    1d8c:	dfc00215 	stw	ra,8(sp)
    1d90:	df000115 	stw	fp,4(sp)
    1d94:	df000104 	addi	fp,sp,4
	unsigned short rxdata;
	rxdata=read_16bword_from_tdc(0x1);
    1d98:	01000044 	movi	r4,1
    1d9c:	0001bd00 	call	1bd0 <read_16bword_from_tdc>
    1da0:	10803fcc 	andi	r2,r2,255
    1da4:	e0bfff0d 	sth	r2,-4(fp)
}
    1da8:	e037883a 	mov	sp,fp
    1dac:	dfc00117 	ldw	ra,4(sp)
    1db0:	df000017 	ldw	fp,0(sp)
    1db4:	dec00204 	addi	sp,sp,8
    1db8:	f800283a 	ret

00001dbc <read_tdc_result>:

void read_tdc_result()
{
    1dbc:	defffd04 	addi	sp,sp,-12
    1dc0:	dfc00215 	stw	ra,8(sp)
    1dc4:	df000115 	stw	fp,4(sp)
    1dc8:	df000104 	addi	fp,sp,4
   unsigned int data;

   rx_data[0]=read_32bword_from_tdc(0x10);
    1dcc:	01000404 	movi	r4,16
    1dd0:	0001cd00 	call	1cd0 <read_32bword_from_tdc>
    1dd4:	00c00034 	movhi	r3,0
    1dd8:	18dac904 	addi	r3,r3,27428
    1ddc:	18800015 	stw	r2,0(r3)
   rx_data[1]=read_32bword_from_tdc(0x12);
    1de0:	01000484 	movi	r4,18
    1de4:	0001cd00 	call	1cd0 <read_32bword_from_tdc>
    1de8:	00c00034 	movhi	r3,0
    1dec:	18dac904 	addi	r3,r3,27428
    1df0:	18800115 	stw	r2,4(r3)
   rx_data[2]=read_32bword_from_tdc(0x14);
    1df4:	01000504 	movi	r4,20
    1df8:	0001cd00 	call	1cd0 <read_32bword_from_tdc>
    1dfc:	00c00034 	movhi	r3,0
    1e00:	18dac904 	addi	r3,r3,27428
    1e04:	18800215 	stw	r2,8(r3)
   rx_data[3]=read_32bword_from_tdc(0x16);
    1e08:	01000584 	movi	r4,22
    1e0c:	0001cd00 	call	1cd0 <read_32bword_from_tdc>
    1e10:	00c00034 	movhi	r3,0
    1e14:	18dac904 	addi	r3,r3,27428
    1e18:	18800315 	stw	r2,12(r3)
   rx_data[4]=read_32bword_from_tdc(0x18);
    1e1c:	01000604 	movi	r4,24
    1e20:	0001cd00 	call	1cd0 <read_32bword_from_tdc>
    1e24:	00c00034 	movhi	r3,0
    1e28:	18dac904 	addi	r3,r3,27428
    1e2c:	18800415 	stw	r2,16(r3)

   data++;
    1e30:	e0bfff17 	ldw	r2,-4(fp)
    1e34:	10800044 	addi	r2,r2,1
    1e38:	e0bfff15 	stw	r2,-4(fp)
}
    1e3c:	e037883a 	mov	sp,fp
    1e40:	dfc00117 	ldw	ra,4(sp)
    1e44:	df000017 	ldw	fp,0(sp)
    1e48:	dec00204 	addi	sp,sp,8
    1e4c:	f800283a 	ret

00001e50 <set_tdc_enable>:

void set_tdc_enable (unsigned char state)
{
    1e50:	defffe04 	addi	sp,sp,-8
    1e54:	df000115 	stw	fp,4(sp)
    1e58:	df000104 	addi	fp,sp,4
    1e5c:	2005883a 	mov	r2,r4
    1e60:	e0bfff05 	stb	r2,-4(fp)
	if (state)
    1e64:	e0bfff03 	ldbu	r2,-4(fp)
    1e68:	10000426 	beq	r2,zero,1e7c <set_tdc_enable+0x2c>
		IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE,0x1);
    1e6c:	00c00044 	movi	r3,1
    1e70:	00a5c814 	movui	r2,38688
    1e74:	10c00035 	stwio	r3,0(r2)
    1e78:	00000306 	br	1e88 <set_tdc_enable+0x38>
	else
		IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE,0x0);
    1e7c:	0007883a 	mov	r3,zero
    1e80:	00a5c814 	movui	r2,38688
    1e84:	10c00035 	stwio	r3,0(r2)
}
    1e88:	e037883a 	mov	sp,fp
    1e8c:	df000017 	ldw	fp,0(sp)
    1e90:	dec00104 	addi	sp,sp,4
    1e94:	f800283a 	ret

00001e98 <start_tdc_measurement>:

void start_tdc_measurement()
{
    1e98:	defffe04 	addi	sp,sp,-8
    1e9c:	dfc00115 	stw	ra,4(sp)
    1ea0:	df000015 	stw	fp,0(sp)
    1ea4:	d839883a 	mov	fp,sp
	write_16bword_to_tdc(CONFIG2_ADDR,NUM_STOP);
    1ea8:	01000044 	movi	r4,1
    1eac:	01400104 	movi	r5,4
    1eb0:	0001b400 	call	1b40 <write_16bword_to_tdc>
	write_16bword_to_tdc(CONFIG1_ADDR,MEAS_MODE|START_MEAS);
    1eb4:	0009883a 	mov	r4,zero
    1eb8:	014000c4 	movi	r5,3
    1ebc:	0001b400 	call	1b40 <write_16bword_to_tdc>
}
    1ec0:	e037883a 	mov	sp,fp
    1ec4:	dfc00117 	ldw	ra,4(sp)
    1ec8:	df000017 	ldw	fp,0(sp)
    1ecc:	dec00204 	addi	sp,sp,8
    1ed0:	f800283a 	ret

00001ed4 <read_tdc_meas_data>:

void read_tdc_meas_data()
{
    1ed4:	defffd04 	addi	sp,sp,-12
    1ed8:	dfc00215 	stw	ra,8(sp)
    1edc:	df000115 	stw	fp,4(sp)
    1ee0:	df000104 	addi	fp,sp,4
   unsigned int i = 0;
    1ee4:	e03fff15 	stw	zero,-4(fp)
   write_16bword_to_tdc(CONFIG1_ADDR,MEAS_MODE);
    1ee8:	0009883a 	mov	r4,zero
    1eec:	01400084 	movi	r5,2
    1ef0:	0001b400 	call	1b40 <write_16bword_to_tdc>
   for (i=0;i<6;i++)
    1ef4:	e03fff15 	stw	zero,-4(fp)
    1ef8:	00001d06 	br	1f70 <read_tdc_meas_data+0x9c>
   {
	   tdc_result[i].time=read_32bword_from_tdc(TIME1+2*i);
    1efc:	e0bfff17 	ldw	r2,-4(fp)
    1f00:	10800204 	addi	r2,r2,8
    1f04:	1085883a 	add	r2,r2,r2
    1f08:	10803fcc 	andi	r2,r2,255
    1f0c:	1009883a 	mov	r4,r2
    1f10:	0001cd00 	call	1cd0 <read_32bword_from_tdc>
    1f14:	01000034 	movhi	r4,0
    1f18:	211ad904 	addi	r4,r4,27492
    1f1c:	e0ffff17 	ldw	r3,-4(fp)
    1f20:	180690fa 	slli	r3,r3,3
    1f24:	20c7883a 	add	r3,r4,r3
    1f28:	18800015 	stw	r2,0(r3)
	   tdc_result[i].counter=read_32bword_from_tdc(TIME1+2*i+1);
    1f2c:	e0bfff17 	ldw	r2,-4(fp)
    1f30:	10800204 	addi	r2,r2,8
    1f34:	1085883a 	add	r2,r2,r2
    1f38:	10800044 	addi	r2,r2,1
    1f3c:	10803fcc 	andi	r2,r2,255
    1f40:	1009883a 	mov	r4,r2
    1f44:	0001cd00 	call	1cd0 <read_32bword_from_tdc>
    1f48:	01000034 	movhi	r4,0
    1f4c:	211ad904 	addi	r4,r4,27492
    1f50:	e0ffff17 	ldw	r3,-4(fp)
    1f54:	180690fa 	slli	r3,r3,3
    1f58:	20c7883a 	add	r3,r4,r3
    1f5c:	18c00104 	addi	r3,r3,4
    1f60:	18800015 	stw	r2,0(r3)

void read_tdc_meas_data()
{
   unsigned int i = 0;
   write_16bword_to_tdc(CONFIG1_ADDR,MEAS_MODE);
   for (i=0;i<6;i++)
    1f64:	e0bfff17 	ldw	r2,-4(fp)
    1f68:	10800044 	addi	r2,r2,1
    1f6c:	e0bfff15 	stw	r2,-4(fp)
    1f70:	e0bfff17 	ldw	r2,-4(fp)
    1f74:	108001b0 	cmpltui	r2,r2,6
    1f78:	103fe01e 	bne	r2,zero,1efc <_gp+0xffff42a4>
   {
	   tdc_result[i].time=read_32bword_from_tdc(TIME1+2*i);
	   tdc_result[i].counter=read_32bword_from_tdc(TIME1+2*i+1);
   }
}
    1f7c:	e037883a 	mov	sp,fp
    1f80:	dfc00117 	ldw	ra,4(sp)
    1f84:	df000017 	ldw	fp,0(sp)
    1f88:	dec00204 	addi	sp,sp,8
    1f8c:	f800283a 	ret

00001f90 <ProcCmd_TDC>:

void ProcCmd_TDC (CmdPC *cmd)
{
    1f90:	deffb904 	addi	sp,sp,-284
    1f94:	dfc04615 	stw	ra,280(sp)
    1f98:	df004515 	stw	fp,276(sp)
    1f9c:	df004504 	addi	fp,sp,276
    1fa0:	e13fff15 	stw	r4,-4(fp)
	switch (cmd->data[0])
    1fa4:	e0bfff17 	ldw	r2,-4(fp)
    1fa8:	108000c3 	ldbu	r2,3(r2)
    1fac:	10803fcc 	andi	r2,r2,255
    1fb0:	10c00168 	cmpgeui	r3,r2,5
    1fb4:	18005f1e 	bne	r3,zero,2134 <ProcCmd_TDC+0x1a4>
    1fb8:	1085883a 	add	r2,r2,r2
    1fbc:	1087883a 	add	r3,r2,r2
    1fc0:	00800034 	movhi	r2,0
    1fc4:	1087f504 	addi	r2,r2,8148
    1fc8:	1885883a 	add	r2,r3,r2
    1fcc:	10800017 	ldw	r2,0(r2)
    1fd0:	1000683a 	jmp	r2
    1fd4:	00001fe8 	cmpgeui	zero,zero,127
    1fd8:	00002078 	rdprs	zero,zero,129
    1fdc:	0000211c 	xori	zero,zero,132
    1fe0:	00002124 	muli	zero,zero,132
    1fe4:	0000212c 	andhi	zero,zero,132
	{
	case 0: {//write operation by address cmd->data[1], data = data[2]|data[3];
			unsigned char addr = cmd->data[1];
    1fe8:	e0bfff17 	ldw	r2,-4(fp)
    1fec:	10800103 	ldbu	r2,4(r2)
    1ff0:	e0bfbc05 	stb	r2,-272(fp)
			unsigned int word = (cmd->data[2])<<16;
    1ff4:	e0bfff17 	ldw	r2,-4(fp)
    1ff8:	10800143 	ldbu	r2,5(r2)
    1ffc:	10803fcc 	andi	r2,r2,255
    2000:	1004943a 	slli	r2,r2,16
    2004:	e0bfbd15 	stw	r2,-268(fp)
			word|=(cmd->data[3]<<8);
    2008:	e0bfff17 	ldw	r2,-4(fp)
    200c:	10800183 	ldbu	r2,6(r2)
    2010:	10803fcc 	andi	r2,r2,255
    2014:	1004923a 	slli	r2,r2,8
    2018:	e0ffbd17 	ldw	r3,-268(fp)
    201c:	1884b03a 	or	r2,r3,r2
    2020:	e0bfbd15 	stw	r2,-268(fp)
			word|=cmd->data[4];
    2024:	e0bfff17 	ldw	r2,-4(fp)
    2028:	108001c3 	ldbu	r2,7(r2)
    202c:	10803fcc 	andi	r2,r2,255
    2030:	e0ffbd17 	ldw	r3,-268(fp)
    2034:	1884b03a 	or	r2,r3,r2
    2038:	e0bfbd15 	stw	r2,-268(fp)
			if (addr>0x9) //  
    203c:	e0bfbc03 	ldbu	r2,-272(fp)
    2040:	108002b0 	cmpltui	r2,r2,10
    2044:	1000051e 	bne	r2,zero,205c <ProcCmd_TDC+0xcc>
				write_32bword_to_tdc(addr,word);
    2048:	e0bfbc03 	ldbu	r2,-272(fp)
    204c:	1009883a 	mov	r4,r2
    2050:	e17fbd17 	ldw	r5,-268(fp)
    2054:	0001c540 	call	1c54 <write_32bword_to_tdc>
			else
				write_16bword_to_tdc(addr,word);
			} break;
    2058:	00003606 	br	2134 <ProcCmd_TDC+0x1a4>
			word|=(cmd->data[3]<<8);
			word|=cmd->data[4];
			if (addr>0x9) //  
				write_32bword_to_tdc(addr,word);
			else
				write_16bword_to_tdc(addr,word);
    205c:	e0ffbc03 	ldbu	r3,-272(fp)
    2060:	e0bfbd17 	ldw	r2,-268(fp)
    2064:	10803fcc 	andi	r2,r2,255
    2068:	1809883a 	mov	r4,r3
    206c:	100b883a 	mov	r5,r2
    2070:	0001b400 	call	1b40 <write_16bword_to_tdc>
			} break;
    2074:	00002f06 	br	2134 <ProcCmd_TDC+0x1a4>
	case 1: { //read operation
			CmdPC pack;
			unsigned char addr = cmd->data[1];
    2078:	e0bfff17 	ldw	r2,-4(fp)
    207c:	10800103 	ldbu	r2,4(r2)
    2080:	e0bfbe05 	stb	r2,-264(fp)
			unsigned int result = 0;
    2084:	e03fbb15 	stw	zero,-276(fp)
			if (addr>0x9)
    2088:	e0bfbe03 	ldbu	r2,-264(fp)
    208c:	108002b0 	cmpltui	r2,r2,10
    2090:	1000081e 	bne	r2,zero,20b4 <ProcCmd_TDC+0x124>
				result = read_32bword_from_tdc (addr) & 0xffffff;
    2094:	e0bfbe03 	ldbu	r2,-264(fp)
    2098:	1009883a 	mov	r4,r2
    209c:	0001cd00 	call	1cd0 <read_32bword_from_tdc>
    20a0:	00c04034 	movhi	r3,256
    20a4:	18ffffc4 	addi	r3,r3,-1
    20a8:	10c4703a 	and	r2,r2,r3
    20ac:	e0bfbb15 	stw	r2,-276(fp)
    20b0:	00000506 	br	20c8 <ProcCmd_TDC+0x138>
			else
				result = read_16bword_from_tdc (addr) & 0xff;
    20b4:	e0bfbe03 	ldbu	r2,-264(fp)
    20b8:	1009883a 	mov	r4,r2
    20bc:	0001bd00 	call	1bd0 <read_16bword_from_tdc>
    20c0:	10803fcc 	andi	r2,r2,255
    20c4:	e0bfbb15 	stw	r2,-276(fp)
			pack.sign = 0x5B;
    20c8:	008016c4 	movi	r2,91
    20cc:	e0bfbe45 	stb	r2,-263(fp)
			pack.code = PCCOM_TDC;
    20d0:	00800084 	movi	r2,2
    20d4:	e0bfbe85 	stb	r2,-262(fp)
			pack.dlen = 4;
    20d8:	00800104 	movi	r2,4
    20dc:	e0bfbec5 	stb	r2,-261(fp)
			pack.data[0] = 0; //read answer
    20e0:	e03fbf05 	stb	zero,-260(fp)
			pack.data[1] = addr;
    20e4:	e0bfbe03 	ldbu	r2,-264(fp)
    20e8:	e0bfbf45 	stb	r2,-259(fp)
			pack.data[2] = (result>>16)&0xFF;
    20ec:	e0bfbb17 	ldw	r2,-276(fp)
    20f0:	1004d43a 	srli	r2,r2,16
    20f4:	e0bfbf85 	stb	r2,-258(fp)
			pack.data[3] = (result>>8)&0xff;
    20f8:	e0bfbb17 	ldw	r2,-276(fp)
    20fc:	1004d23a 	srli	r2,r2,8
    2100:	e0bfbfc5 	stb	r2,-257(fp)
			pack.data[4] = result&0xff;
    2104:	e0bfbb17 	ldw	r2,-276(fp)
    2108:	e0bfc005 	stb	r2,-256(fp)
			send2pc_cmdpc(&pack);
    210c:	e0bfbe44 	addi	r2,fp,-263
    2110:	1009883a 	mov	r4,r2
    2114:	0002a4c0 	call	2a4c <send2pc_cmdpc>
			} break;
    2118:	00000606 	br	2134 <ProcCmd_TDC+0x1a4>
	case 2: { //init tdc
			Init_TDC7200();
    211c:	00021480 	call	2148 <Init_TDC7200>
			} break;
    2120:	00000406 	br	2134 <ProcCmd_TDC+0x1a4>
	case 3: { //start measurements
			start_tdc_measurement();
    2124:	0001e980 	call	1e98 <start_tdc_measurement>
			} break;
    2128:	00000206 	br	2134 <ProcCmd_TDC+0x1a4>
	case 4: { //stop measurements
			read_tdc_meas_data();
    212c:	0001ed40 	call	1ed4 <read_tdc_meas_data>
			} break;
    2130:	0001883a 	nop
	}
}
    2134:	e037883a 	mov	sp,fp
    2138:	dfc00117 	ldw	ra,4(sp)
    213c:	df000017 	ldw	fp,0(sp)
    2140:	dec00204 	addi	sp,sp,8
    2144:	f800283a 	ret

00002148 <Init_TDC7200>:


//////////////////****************************************************TDC7200 kit example********************************////////////////////////////////////////

void Init_TDC7200(void)
{
    2148:	defffe04 	addi	sp,sp,-8
    214c:	dfc00115 	stw	ra,4(sp)
    2150:	df000015 	stw	fp,0(sp)
    2154:	d839883a 	mov	fp,sp
	//UCB1CTLW0 &= ~UCSWRST;	// Switch on SPI module -  
	tdc7200_reset();									// Reset TDC_1000
    2158:	00021880 	call	2188 <tdc7200_reset>

	//TDC1000_ENABLE_PxOUT |= TDC1000_ENABLE_PIN;			// Enable TDC1000
	TDC7200_ENABLE;//TDC7200_ENABLE_PxOUT |= TDC7200_ENABLE_PIN;			// Enable TDC7200
    215c:	00c00044 	movi	r3,1
    2160:	00a5c814 	movui	r2,38688
    2164:	10c00035 	stwio	r3,0(r2)
	delay_us_by_timer(1000);//TDC7200_WAKEUP_PERIOD); //delay_uS(TDC7200_WAKEUP_PERIOD);				    // Reset TDC7200
    2168:	0100fa04 	movi	r4,1000
    216c:	00028e80 	call	28e8 <delay_us_by_timer>

	//TDC1000_CS_DIS;										// TDC1000 chip disable for SPI
	//TDC7200_CS_DIS;										// TDC7200 chip disable for SPI

	//TDC1000_reg_init();									// init registers of TDC1000
	TDC7200_reg_init();									// init registers of TDC7200
    2170:	00021d80 	call	21d8 <TDC7200_reg_init>
	//UCB1CTLW0 |= UCSWRST;								// Switch oFF SPI module
	//TDC1000_CS_EN;
	//TDC7200_CS_EN;
	//TDC1000_ENABLE_PxOUT &= ~TDC1000_ENABLE_PIN;		// Enable TDC1000
	//TDC7200_ENABLE_PxOUT &= ~TDC7200_ENABLE_PIN;		// Enable TDC7200
}
    2174:	e037883a 	mov	sp,fp
    2178:	dfc00117 	ldw	ra,4(sp)
    217c:	df000017 	ldw	fp,0(sp)
    2180:	dec00204 	addi	sp,sp,8
    2184:	f800283a 	ret

00002188 <tdc7200_reset>:

void tdc7200_reset(void)
{
    2188:	defffe04 	addi	sp,sp,-8
    218c:	dfc00115 	stw	ra,4(sp)
    2190:	df000015 	stw	fp,0(sp)
    2194:	d839883a 	mov	fp,sp
	TDC7200_DISABLE;//TDC7200_ENABLE_PxOUT &= ~TDC7200_ENABLE_PIN;
    2198:	0007883a 	mov	r3,zero
    219c:	00a5c814 	movui	r2,38688
    21a0:	10c00035 	stwio	r3,0(r2)
	//tdc_disable_clock();
	// wait for 1sec for the cap to discharge
	//delay_ACLK(24576);
	TDC7200_ENABLE;//TDC7200_ENABLE_PxOUT |= TDC7200_ENABLE_PIN;
    21a4:	00c00044 	movi	r3,1
    21a8:	00a5c814 	movui	r2,38688
    21ac:	10c00035 	stwio	r3,0(r2)
	// give at least 500us
	delay_us_by_timer(500);//delay_uS(500);
    21b0:	01007d04 	movi	r4,500
    21b4:	00028e80 	call	28e8 <delay_us_by_timer>
	//tdc_enable_clock();
	// Unset "Start New Measurement" bit to avoid measurement being triggered
	write_16bword_to_tdc(CONFIG1_ADDR,MEAS_MODE);//TDC7200_reg_local_copy[TDC7200_CONFIG1_REG] &= ~0x01;
    21b8:	0009883a 	mov	r4,zero
    21bc:	01400084 	movi	r5,2
    21c0:	0001b400 	call	1b40 <write_16bword_to_tdc>
	//TDC7200_SPIAutoIncWriteReg(TDC7200_CONFIG1_REG, TDC7200_reg_local_copy, TDC7200_TOTAL_NUM_CONFIG_REG);
}
    21c4:	e037883a 	mov	sp,fp
    21c8:	dfc00117 	ldw	ra,4(sp)
    21cc:	df000017 	ldw	fp,0(sp)
    21d0:	dec00204 	addi	sp,sp,8
    21d4:	f800283a 	ret

000021d8 <TDC7200_reg_init>:

void TDC7200_reg_init(void)
{
    21d8:	defffd04 	addi	sp,sp,-12
    21dc:	dfc00215 	stw	ra,8(sp)
    21e0:	df000115 	stw	fp,4(sp)
    21e4:	df000104 	addi	fp,sp,4
	unsigned char i = 0;
    21e8:	e03fff05 	stb	zero,-4(fp)
	for (i=0;i<sizeof(TDC7200_reg_local_copy);i++)
    21ec:	e03fff05 	stb	zero,-4(fp)
    21f0:	00000d06 	br	2228 <TDC7200_reg_init+0x50>
		write_16bword_to_tdc(i,TDC7200_reg_local_copy[i]);
    21f4:	e0ffff03 	ldbu	r3,-4(fp)
    21f8:	e0bfff03 	ldbu	r2,-4(fp)
    21fc:	01000034 	movhi	r4,0
    2200:	21157804 	addi	r4,r4,21984
    2204:	2085883a 	add	r2,r4,r2
    2208:	10800003 	ldbu	r2,0(r2)
    220c:	10803fcc 	andi	r2,r2,255
    2210:	1809883a 	mov	r4,r3
    2214:	100b883a 	mov	r5,r2
    2218:	0001b400 	call	1b40 <write_16bword_to_tdc>
}

void TDC7200_reg_init(void)
{
	unsigned char i = 0;
	for (i=0;i<sizeof(TDC7200_reg_local_copy);i++)
    221c:	e0bfff03 	ldbu	r2,-4(fp)
    2220:	10800044 	addi	r2,r2,1
    2224:	e0bfff05 	stb	r2,-4(fp)
    2228:	e0bfff03 	ldbu	r2,-4(fp)
    222c:	108002b0 	cmpltui	r2,r2,10
    2230:	103ff01e 	bne	r2,zero,21f4 <_gp+0xffff459c>
		write_16bword_to_tdc(i,TDC7200_reg_local_copy[i]);
}
    2234:	e037883a 	mov	sp,fp
    2238:	dfc00117 	ldw	ra,4(sp)
    223c:	df000017 	ldw	fp,0(sp)
    2240:	dec00204 	addi	sp,sp,8
    2244:	f800283a 	ret

00002248 <test_pulse_generator_init>:
test_pulse_parameter test_pulses[6];

void ProcCmd_Test_Gen (CmdPC *cmd);

void test_pulse_generator_init()
{
    2248:	defffe04 	addi	sp,sp,-8
    224c:	df000115 	stw	fp,4(sp)
    2250:	df000104 	addi	fp,sp,4
   unsigned char i = 0;
    2254:	e03fff05 	stb	zero,-4(fp)
   for (i=0;i<6;i++)
    2258:	e03fff05 	stb	zero,-4(fp)
    225c:	00001306 	br	22ac <test_pulse_generator_init+0x64>
   {
	   test_pulses[i].len = 4;
    2260:	e0bfff03 	ldbu	r2,-4(fp)
    2264:	00c00034 	movhi	r3,0
    2268:	18dae504 	addi	r3,r3,27540
    226c:	108001a4 	muli	r2,r2,6
    2270:	1885883a 	add	r2,r3,r2
    2274:	10800084 	addi	r2,r2,2
    2278:	00c00104 	movi	r3,4
    227c:	10c0000d 	sth	r3,0(r2)
	   test_pulses[i].enable = 1;
    2280:	e0bfff03 	ldbu	r2,-4(fp)
    2284:	00c00034 	movhi	r3,0
    2288:	18dae504 	addi	r3,r3,27540
    228c:	108001a4 	muli	r2,r2,6
    2290:	1885883a 	add	r2,r3,r2
    2294:	10800104 	addi	r2,r2,4
    2298:	00c00044 	movi	r3,1
    229c:	10c00005 	stb	r3,0(r2)
void ProcCmd_Test_Gen (CmdPC *cmd);

void test_pulse_generator_init()
{
   unsigned char i = 0;
   for (i=0;i<6;i++)
    22a0:	e0bfff03 	ldbu	r2,-4(fp)
    22a4:	10800044 	addi	r2,r2,1
    22a8:	e0bfff05 	stb	r2,-4(fp)
    22ac:	e0bfff03 	ldbu	r2,-4(fp)
    22b0:	108001b0 	cmpltui	r2,r2,6
    22b4:	103fea1e 	bne	r2,zero,2260 <_gp+0xffff4608>
   {
	   test_pulses[i].len = 4;
	   test_pulses[i].enable = 1;
   }
   test_pulses[0].delay=10;
    22b8:	00800034 	movhi	r2,0
    22bc:	109ae504 	addi	r2,r2,27540
    22c0:	00c00284 	movi	r3,10
    22c4:	10c0000d 	sth	r3,0(r2)
   test_pulses[1].delay=30;
    22c8:	00800034 	movhi	r2,0
    22cc:	109ae504 	addi	r2,r2,27540
    22d0:	00c00784 	movi	r3,30
    22d4:	10c0018d 	sth	r3,6(r2)
   test_pulses[2].delay=70;
    22d8:	00800034 	movhi	r2,0
    22dc:	109ae504 	addi	r2,r2,27540
    22e0:	00c01184 	movi	r3,70
    22e4:	10c0030d 	sth	r3,12(r2)
   test_pulses[3].delay=130;
    22e8:	00800034 	movhi	r2,0
    22ec:	109ae504 	addi	r2,r2,27540
    22f0:	00c02084 	movi	r3,130
    22f4:	10c0048d 	sth	r3,18(r2)
   test_pulses[4].delay=250;
    22f8:	00800034 	movhi	r2,0
    22fc:	109ae504 	addi	r2,r2,27540
    2300:	00c03e84 	movi	r3,250
    2304:	10c0060d 	sth	r3,24(r2)
   test_pulses[5].delay=370;
    2308:	00800034 	movhi	r2,0
    230c:	109ae504 	addi	r2,r2,27540
    2310:	00c05c84 	movi	r3,370
    2314:	10c0078d 	sth	r3,30(r2)
}
    2318:	e037883a 	mov	sp,fp
    231c:	df000017 	ldw	fp,0(sp)
    2320:	dec00104 	addi	sp,sp,4
    2324:	f800283a 	ret

00002328 <generate_test_pulses>:


void generate_test_pulses()
{
    2328:	defffb04 	addi	sp,sp,-20
    232c:	df000415 	stw	fp,16(sp)
    2330:	df000404 	addi	fp,sp,16
  unsigned int data;
  unsigned int buf;
  unsigned char i = 0;
    2334:	e03ffd05 	stb	zero,-12(fp)
  unsigned long int time = 0;
    2338:	e03ffe15 	stw	zero,-8(fp)
  for (i=0;i<6;i++)
    233c:	e03ffd05 	stb	zero,-12(fp)
    2340:	00002f06 	br	2400 <generate_test_pulses+0xd8>
  {
	  data=test_pulses[i].delay;
    2344:	e0bffd03 	ldbu	r2,-12(fp)
    2348:	00c00034 	movhi	r3,0
    234c:	18dae504 	addi	r3,r3,27540
    2350:	108001a4 	muli	r2,r2,6
    2354:	1885883a 	add	r2,r3,r2
    2358:	1080000b 	ldhu	r2,0(r2)
    235c:	10bfffcc 	andi	r2,r2,65535
    2360:	e0bffc15 	stw	r2,-16(fp)
	  buf=(test_pulses[i].len<<16)&0x7FFF0000;
    2364:	e0bffd03 	ldbu	r2,-12(fp)
    2368:	00c00034 	movhi	r3,0
    236c:	18dae504 	addi	r3,r3,27540
    2370:	108001a4 	muli	r2,r2,6
    2374:	1885883a 	add	r2,r3,r2
    2378:	10800084 	addi	r2,r2,2
    237c:	1080000b 	ldhu	r2,0(r2)
    2380:	10bfffcc 	andi	r2,r2,65535
    2384:	1004943a 	slli	r2,r2,16
    2388:	109fffec 	andhi	r2,r2,32767
    238c:	e0bfff15 	stw	r2,-4(fp)
	  data|=buf;
    2390:	e0fffc17 	ldw	r3,-16(fp)
    2394:	e0bfff17 	ldw	r2,-4(fp)
    2398:	1884b03a 	or	r2,r3,r2
    239c:	e0bffc15 	stw	r2,-16(fp)
	  if (test_pulses[i].enable)
    23a0:	e0bffd03 	ldbu	r2,-12(fp)
    23a4:	00c00034 	movhi	r3,0
    23a8:	18dae504 	addi	r3,r3,27540
    23ac:	108001a4 	muli	r2,r2,6
    23b0:	1885883a 	add	r2,r3,r2
    23b4:	10800104 	addi	r2,r2,4
    23b8:	10800003 	ldbu	r2,0(r2)
    23bc:	10803fcc 	andi	r2,r2,255
    23c0:	10000326 	beq	r2,zero,23d0 <generate_test_pulses+0xa8>
	  data|=0x80000000;
    23c4:	e0bffc17 	ldw	r2,-16(fp)
    23c8:	10a00034 	orhi	r2,r2,32768
    23cc:	e0bffc15 	stw	r2,-16(fp)
	  IOWR(PULSE_GENERATOR_BASE,i+1,data); //pulses parameters
    23d0:	e0bffd03 	ldbu	r2,-12(fp)
    23d4:	10800044 	addi	r2,r2,1
    23d8:	1085883a 	add	r2,r2,r2
    23dc:	1085883a 	add	r2,r2,r2
    23e0:	1007883a 	mov	r3,r2
    23e4:	00a5d814 	movui	r2,38752
    23e8:	1885883a 	add	r2,r3,r2
    23ec:	e0fffc17 	ldw	r3,-16(fp)
    23f0:	10c00035 	stwio	r3,0(r2)
{
  unsigned int data;
  unsigned int buf;
  unsigned char i = 0;
  unsigned long int time = 0;
  for (i=0;i<6;i++)
    23f4:	e0bffd03 	ldbu	r2,-12(fp)
    23f8:	10800044 	addi	r2,r2,1
    23fc:	e0bffd05 	stb	r2,-12(fp)
    2400:	e0bffd03 	ldbu	r2,-12(fp)
    2404:	108001b0 	cmpltui	r2,r2,6
    2408:	103fce1e 	bne	r2,zero,2344 <_gp+0xffff46ec>
	  data|=buf;
	  if (test_pulses[i].enable)
	  data|=0x80000000;
	  IOWR(PULSE_GENERATOR_BASE,i+1,data); //pulses parameters
  }
  IOWR(PULSE_GENERATOR_BASE,0,0x1); //control, start
    240c:	00c00044 	movi	r3,1
    2410:	00a5d814 	movui	r2,38752
    2414:	10c00035 	stwio	r3,0(r2)
}
    2418:	e037883a 	mov	sp,fp
    241c:	df000017 	ldw	fp,0(sp)
    2420:	dec00104 	addi	sp,sp,4
    2424:	f800283a 	ret

00002428 <ProcCmd_Test_Gen>:

void ProcCmd_Test_Gen (CmdPC *cmd)
{
    2428:	defffc04 	addi	sp,sp,-16
    242c:	dfc00315 	stw	ra,12(sp)
    2430:	df000215 	stw	fp,8(sp)
    2434:	df000204 	addi	fp,sp,8
    2438:	e13fff15 	stw	r4,-4(fp)
	unsigned char pulsind = cmd->data[0];
    243c:	e0bfff17 	ldw	r2,-4(fp)
    2440:	108000c3 	ldbu	r2,3(r2)
    2444:	e0bffe05 	stb	r2,-8(fp)
	unsigned short buf;
	if (pulsind<6)
    2448:	e0bffe03 	ldbu	r2,-8(fp)
    244c:	108001a8 	cmpgeui	r2,r2,6
    2450:	10002d1e 	bne	r2,zero,2508 <ProcCmd_Test_Gen+0xe0>
	{
		test_pulses[pulsind].enable=cmd->data[1];
    2454:	e0bffe03 	ldbu	r2,-8(fp)
    2458:	e0ffff17 	ldw	r3,-4(fp)
    245c:	18c00103 	ldbu	r3,4(r3)
    2460:	01000034 	movhi	r4,0
    2464:	211ae504 	addi	r4,r4,27540
    2468:	108001a4 	muli	r2,r2,6
    246c:	2085883a 	add	r2,r4,r2
    2470:	10800104 	addi	r2,r2,4
    2474:	10c00005 	stb	r3,0(r2)
		buf=(cmd->data[3]<<8)|cmd->data[2];
    2478:	e0bfff17 	ldw	r2,-4(fp)
    247c:	10800183 	ldbu	r2,6(r2)
    2480:	10803fcc 	andi	r2,r2,255
    2484:	1004923a 	slli	r2,r2,8
    2488:	1007883a 	mov	r3,r2
    248c:	e0bfff17 	ldw	r2,-4(fp)
    2490:	10800143 	ldbu	r2,5(r2)
    2494:	10803fcc 	andi	r2,r2,255
    2498:	1884b03a 	or	r2,r3,r2
    249c:	e0bffe8d 	sth	r2,-6(fp)
		test_pulses[pulsind].len=buf;
    24a0:	e0bffe03 	ldbu	r2,-8(fp)
    24a4:	00c00034 	movhi	r3,0
    24a8:	18dae504 	addi	r3,r3,27540
    24ac:	108001a4 	muli	r2,r2,6
    24b0:	1885883a 	add	r2,r3,r2
    24b4:	10800084 	addi	r2,r2,2
    24b8:	e0fffe8b 	ldhu	r3,-6(fp)
    24bc:	10c0000d 	sth	r3,0(r2)
		buf=(cmd->data[5]<<8)|cmd->data[4];
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10800203 	ldbu	r2,8(r2)
    24c8:	10803fcc 	andi	r2,r2,255
    24cc:	1004923a 	slli	r2,r2,8
    24d0:	1007883a 	mov	r3,r2
    24d4:	e0bfff17 	ldw	r2,-4(fp)
    24d8:	108001c3 	ldbu	r2,7(r2)
    24dc:	10803fcc 	andi	r2,r2,255
    24e0:	1884b03a 	or	r2,r3,r2
    24e4:	e0bffe8d 	sth	r2,-6(fp)
		test_pulses[pulsind].delay=buf;
    24e8:	e0bffe03 	ldbu	r2,-8(fp)
    24ec:	00c00034 	movhi	r3,0
    24f0:	18dae504 	addi	r3,r3,27540
    24f4:	108001a4 	muli	r2,r2,6
    24f8:	1885883a 	add	r2,r3,r2
    24fc:	e0fffe8b 	ldhu	r3,-6(fp)
    2500:	10c0000d 	sth	r3,0(r2)
    2504:	00000106 	br	250c <ProcCmd_Test_Gen+0xe4>
	}
	else
		generate_test_pulses();
    2508:	00023280 	call	2328 <generate_test_pulses>
}
    250c:	e037883a 	mov	sp,fp
    2510:	dfc00117 	ldw	ra,4(sp)
    2514:	df000017 	ldw	fp,0(sp)
    2518:	dec00204 	addi	sp,sp,8
    251c:	f800283a 	ret

00002520 <sys_timer_interrupt_handler>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void sys_timer_interrupt_handler(void* context)
#else
static void sys_timer_interrupt_handler(void* context, alt_u32 id)
#endif
{
    2520:	defffd04 	addi	sp,sp,-12
    2524:	df000215 	stw	fp,8(sp)
    2528:	df000204 	addi	fp,sp,8
    252c:	e13fff15 	stw	r4,-4(fp)
	unsigned short status = 0;
    2530:	e03ffe0d 	sth	zero,-8(fp)
	timer_context_ptr = (volatile int*) context;
    2534:	e0bfff17 	ldw	r2,-4(fp)
    2538:	d0a00115 	stw	r2,-32764(gp)
	status=IORD_ALTERA_AVALON_TIMER_STATUS(SYS_TIMER_BASE);
    253c:	00a60014 	movui	r2,38912
    2540:	10800037 	ldwio	r2,0(r2)
    2544:	e0bffe0d 	sth	r2,-8(fp)
	IOWR_ALTERA_AVALON_TIMER_STATUS(SYS_TIMER_BASE, status&(~ALTERA_AVALON_TIMER_CONTROL_ITO_MSK));
    2548:	e0fffe0b 	ldhu	r3,-8(fp)
    254c:	00bfff84 	movi	r2,-2
    2550:	1886703a 	and	r3,r3,r2
    2554:	00a60014 	movui	r2,38912
    2558:	10c00035 	stwio	r3,0(r2)
	timer_event_flag=1;
    255c:	00800044 	movi	r2,1
    2560:	d0a1c905 	stb	r2,-30940(gp)
	sys_abs_time_ms++;
    2564:	d0a1ca17 	ldw	r2,-30936(gp)
    2568:	10800044 	addi	r2,r2,1
    256c:	d0a1ca15 	stw	r2,-30936(gp)
}
    2570:	e037883a 	mov	sp,fp
    2574:	df000017 	ldw	fp,0(sp)
    2578:	dec00104 	addi	sp,sp,4
    257c:	f800283a 	ret

00002580 <service_timer_interrupt_handler>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void service_timer_interrupt_handler(void* context)
#else
static void service_timer_interrupt_handler(void* context, alt_u32 id)
#endif
{
    2580:	defffd04 	addi	sp,sp,-12
    2584:	df000215 	stw	fp,8(sp)
    2588:	df000204 	addi	fp,sp,8
    258c:	e13fff15 	stw	r4,-4(fp)
	unsigned short status = 0;
    2590:	e03ffe0d 	sth	zero,-8(fp)
	service_timer_context_ptr = (volatile int*) context;
    2594:	e0bfff17 	ldw	r2,-4(fp)
    2598:	d0a00215 	stw	r2,-32760(gp)
	status=IORD_ALTERA_AVALON_TIMER_STATUS(SERVICE_TIMER_BASE);
    259c:	00a5c014 	movui	r2,38656
    25a0:	10800037 	ldwio	r2,0(r2)
    25a4:	e0bffe0d 	sth	r2,-8(fp)
	IOWR_ALTERA_AVALON_TIMER_STATUS(SERVICE_TIMER_BASE, status&(~ALTERA_AVALON_TIMER_CONTROL_ITO_MSK));
    25a8:	e0fffe0b 	ldhu	r3,-8(fp)
    25ac:	00bfff84 	movi	r2,-2
    25b0:	1886703a 	and	r3,r3,r2
    25b4:	00a5c014 	movui	r2,38656
    25b8:	10c00035 	stwio	r3,0(r2)
	service_timer_event_flag=1;
    25bc:	00800044 	movi	r2,1
    25c0:	d0a1cb05 	stb	r2,-30932(gp)
	service_timer_ticks_cnt++;
    25c4:	d0a1cc17 	ldw	r2,-30928(gp)
    25c8:	10800044 	addi	r2,r2,1
    25cc:	d0a1cc15 	stw	r2,-30928(gp)
}
    25d0:	e037883a 	mov	sp,fp
    25d4:	df000017 	ldw	fp,0(sp)
    25d8:	dec00104 	addi	sp,sp,4
    25dc:	f800283a 	ret

000025e0 <sys_timer_init>:

void sys_timer_init()
{
    25e0:	defffe04 	addi	sp,sp,-8
    25e4:	dfc00115 	stw	ra,4(sp)
    25e8:	df000015 	stw	fp,0(sp)
    25ec:	d839883a 	mov	fp,sp
	register_sys_timer_interrupt(); //registration of interrupt
    25f0:	00027a00 	call	27a0 <register_sys_timer_interrupt>
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK);
    25f4:	00c00204 	movi	r3,8
    25f8:	00a60114 	movui	r2,38916
    25fc:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_STATUS(SYS_TIMER_BASE,0);
    2600:	0007883a 	mov	r3,zero
    2604:	00a60014 	movui	r2,38912
    2608:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE, ALTERA_AVALON_TIMER_CONTROL_ITO_MSK|ALTERA_AVALON_TIMER_CONTROL_CONT_MSK);
    260c:	00c000c4 	movi	r3,3
    2610:	00a60114 	movui	r2,38916
    2614:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_PERIOD_0(SYS_TIMER_BASE, TIMER_PERIOD&0xFFFF);
    2618:	00c23544 	movi	r3,2261
    261c:	00a60214 	movui	r2,38920
    2620:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_PERIOD_1(SYS_TIMER_BASE, (TIMER_PERIOD>>16)&0xFFFF);
    2624:	00c00084 	movi	r3,2
    2628:	00a60314 	movui	r2,38924
    262c:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SERVICE_TIMER_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK);
    2630:	00c00204 	movi	r3,8
    2634:	00a5c114 	movui	r2,38660
    2638:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_STATUS(SERVICE_TIMER_BASE,0);
    263c:	0007883a 	mov	r3,zero
    2640:	00a5c014 	movui	r2,38656
    2644:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SERVICE_TIMER_BASE, ALTERA_AVALON_TIMER_CONTROL_ITO_MSK|ALTERA_AVALON_TIMER_CONTROL_CONT_MSK);
    2648:	00c000c4 	movi	r3,3
    264c:	00a5c114 	movui	r2,38660
    2650:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_PERIOD_0(SERVICE_TIMER_BASE, SERVICE_TIMER_PERIOD_VALUE&0xFFFF);
    2654:	00cd0544 	movi	r3,13333
    2658:	00a5c214 	movui	r2,38664
    265c:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_PERIOD_1(SERVICE_TIMER_BASE, (SERVICE_TIMER_PERIOD_VALUE>>16)&0xFFFF);
    2660:	0007883a 	mov	r3,zero
    2664:	00a5c314 	movui	r2,38668
    2668:	10c00035 	stwio	r3,0(r2)
}
    266c:	e037883a 	mov	sp,fp
    2670:	dfc00117 	ldw	ra,4(sp)
    2674:	df000017 	ldw	fp,0(sp)
    2678:	dec00204 	addi	sp,sp,8
    267c:	f800283a 	ret

00002680 <sys_timer_start>:

void sys_timer_start()
{
    2680:	defffe04 	addi	sp,sp,-8
    2684:	df000115 	stw	fp,4(sp)
    2688:	df000104 	addi	fp,sp,4
	unsigned short buf = 0;
    268c:	e03fff0d 	sth	zero,-4(fp)
	buf=IORD_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE);
    2690:	00a60114 	movui	r2,38916
    2694:	10800037 	ldwio	r2,0(r2)
    2698:	e0bfff0d 	sth	r2,-4(fp)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE, (buf|ALTERA_AVALON_TIMER_CONTROL_START_MSK)&(~ALTERA_AVALON_TIMER_CONTROL_STOP_MSK));
    269c:	e0bfff0b 	ldhu	r2,-4(fp)
    26a0:	10800114 	ori	r2,r2,4
    26a4:	10ffffcc 	andi	r3,r2,65535
    26a8:	00bffdc4 	movi	r2,-9
    26ac:	1886703a 	and	r3,r3,r2
    26b0:	00a60114 	movui	r2,38916
    26b4:	10c00035 	stwio	r3,0(r2)
}
    26b8:	e037883a 	mov	sp,fp
    26bc:	df000017 	ldw	fp,0(sp)
    26c0:	dec00104 	addi	sp,sp,4
    26c4:	f800283a 	ret

000026c8 <service_timer_start>:

void service_timer_start()
{
    26c8:	defffe04 	addi	sp,sp,-8
    26cc:	df000115 	stw	fp,4(sp)
    26d0:	df000104 	addi	fp,sp,4
	unsigned short buf = 0;
    26d4:	e03fff0d 	sth	zero,-4(fp)
	buf=IORD_ALTERA_AVALON_TIMER_CONTROL(SERVICE_TIMER_BASE);
    26d8:	00a5c114 	movui	r2,38660
    26dc:	10800037 	ldwio	r2,0(r2)
    26e0:	e0bfff0d 	sth	r2,-4(fp)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SERVICE_TIMER_BASE, (buf|ALTERA_AVALON_TIMER_CONTROL_START_MSK)&(~ALTERA_AVALON_TIMER_CONTROL_STOP_MSK));
    26e4:	e0bfff0b 	ldhu	r2,-4(fp)
    26e8:	10800114 	ori	r2,r2,4
    26ec:	10ffffcc 	andi	r3,r2,65535
    26f0:	00bffdc4 	movi	r2,-9
    26f4:	1886703a 	and	r3,r3,r2
    26f8:	00a5c114 	movui	r2,38660
    26fc:	10c00035 	stwio	r3,0(r2)
}
    2700:	e037883a 	mov	sp,fp
    2704:	df000017 	ldw	fp,0(sp)
    2708:	dec00104 	addi	sp,sp,4
    270c:	f800283a 	ret

00002710 <sys_timer_stop>:

void sys_timer_stop()
{
    2710:	defffe04 	addi	sp,sp,-8
    2714:	df000115 	stw	fp,4(sp)
    2718:	df000104 	addi	fp,sp,4
	unsigned short buf = 0;
    271c:	e03fff0d 	sth	zero,-4(fp)
	buf=IORD_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE);
    2720:	00a60114 	movui	r2,38916
    2724:	10800037 	ldwio	r2,0(r2)
    2728:	e0bfff0d 	sth	r2,-4(fp)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE, (buf|ALTERA_AVALON_TIMER_CONTROL_STOP_MSK)&(~ALTERA_AVALON_TIMER_CONTROL_START_MSK));
    272c:	e0bfff0b 	ldhu	r2,-4(fp)
    2730:	10800214 	ori	r2,r2,8
    2734:	10ffffcc 	andi	r3,r2,65535
    2738:	00bffec4 	movi	r2,-5
    273c:	1886703a 	and	r3,r3,r2
    2740:	00a60114 	movui	r2,38916
    2744:	10c00035 	stwio	r3,0(r2)
}
    2748:	e037883a 	mov	sp,fp
    274c:	df000017 	ldw	fp,0(sp)
    2750:	dec00104 	addi	sp,sp,4
    2754:	f800283a 	ret

00002758 <service_timer_stop>:

void service_timer_stop()
{
    2758:	defffe04 	addi	sp,sp,-8
    275c:	df000115 	stw	fp,4(sp)
    2760:	df000104 	addi	fp,sp,4
	unsigned short buf = 0;
    2764:	e03fff0d 	sth	zero,-4(fp)
	buf=IORD_ALTERA_AVALON_TIMER_CONTROL(SERVICE_TIMER_BASE);
    2768:	00a5c114 	movui	r2,38660
    276c:	10800037 	ldwio	r2,0(r2)
    2770:	e0bfff0d 	sth	r2,-4(fp)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SERVICE_TIMER_BASE, (buf|ALTERA_AVALON_TIMER_CONTROL_STOP_MSK)&(~ALTERA_AVALON_TIMER_CONTROL_START_MSK));
    2774:	e0bfff0b 	ldhu	r2,-4(fp)
    2778:	10800214 	ori	r2,r2,8
    277c:	10ffffcc 	andi	r3,r2,65535
    2780:	00bffec4 	movi	r2,-5
    2784:	1886703a 	and	r3,r3,r2
    2788:	00a5c114 	movui	r2,38660
    278c:	10c00035 	stwio	r3,0(r2)
}
    2790:	e037883a 	mov	sp,fp
    2794:	df000017 	ldw	fp,0(sp)
    2798:	dec00104 	addi	sp,sp,4
    279c:	f800283a 	ret

000027a0 <register_sys_timer_interrupt>:

void register_sys_timer_interrupt()
{
    27a0:	defffd04 	addi	sp,sp,-12
    27a4:	dfc00215 	stw	ra,8(sp)
    27a8:	df000115 	stw	fp,4(sp)
    27ac:	df000104 	addi	fp,sp,4
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
alt_ic_isr_register(SYS_TIMER_IRQ_INTERRUPT_CONTROLLER_ID, SYS_TIMER_IRQ,
    27b0:	d0a00117 	ldw	r2,-32764(gp)
    27b4:	d8000015 	stw	zero,0(sp)
    27b8:	0009883a 	mov	r4,zero
    27bc:	000b883a 	mov	r5,zero
    27c0:	01800034 	movhi	r6,0
    27c4:	31894804 	addi	r6,r6,9504
    27c8:	100f883a 	mov	r7,r2
    27cc:	00033ec0 	call	33ec <alt_ic_isr_register>
#else
  alt_irq_register(SYS_TIMER_IRQ, timer_context_ptr,
		  sys_timer_interrupt_handler);
#endif
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
alt_ic_isr_register(SERVICE_TIMER_IRQ_INTERRUPT_CONTROLLER_ID, SERVICE_TIMER_IRQ,
    27d0:	d0a00217 	ldw	r2,-32760(gp)
    27d4:	d8000015 	stw	zero,0(sp)
    27d8:	0009883a 	mov	r4,zero
    27dc:	014000c4 	movi	r5,3
    27e0:	01800034 	movhi	r6,0
    27e4:	31896004 	addi	r6,r6,9600
    27e8:	100f883a 	mov	r7,r2
    27ec:	00033ec0 	call	33ec <alt_ic_isr_register>
		service_timer_interrupt_handler, service_timer_context_ptr, 0x0);
#else
  alt_irq_register(SERVICE_TIMER_IRQ, service_timer_context_ptr,
		  service_timer_interrupt_handler);
#endif
}
    27f0:	e037883a 	mov	sp,fp
    27f4:	dfc00117 	ldw	ra,4(sp)
    27f8:	df000017 	ldw	fp,0(sp)
    27fc:	dec00204 	addi	sp,sp,8
    2800:	f800283a 	ret

00002804 <check_timer_event>:

unsigned char check_timer_event()
{
    2804:	deffff04 	addi	sp,sp,-4
    2808:	df000015 	stw	fp,0(sp)
    280c:	d839883a 	mov	fp,sp
  return timer_event_flag;
    2810:	d0a1c903 	ldbu	r2,-30940(gp)
}
    2814:	e037883a 	mov	sp,fp
    2818:	df000017 	ldw	fp,0(sp)
    281c:	dec00104 	addi	sp,sp,4
    2820:	f800283a 	ret

00002824 <reset_timer_event_flag>:

void reset_timer_event_flag()
{
    2824:	deffff04 	addi	sp,sp,-4
    2828:	df000015 	stw	fp,0(sp)
    282c:	d839883a 	mov	fp,sp
	timer_event_flag=0;
    2830:	d021c905 	stb	zero,-30940(gp)
}
    2834:	e037883a 	mov	sp,fp
    2838:	df000017 	ldw	fp,0(sp)
    283c:	dec00104 	addi	sp,sp,4
    2840:	f800283a 	ret

00002844 <read_sys_time_ms>:

unsigned int read_sys_time_ms()
{
    2844:	deffff04 	addi	sp,sp,-4
    2848:	df000015 	stw	fp,0(sp)
    284c:	d839883a 	mov	fp,sp
   return sys_abs_time_ms;
    2850:	d0a1ca17 	ldw	r2,-30936(gp)
}
    2854:	e037883a 	mov	sp,fp
    2858:	df000017 	ldw	fp,0(sp)
    285c:	dec00104 	addi	sp,sp,4
    2860:	f800283a 	ret

00002864 <request_for_rs485_driver_switch>:

void request_for_rs485_driver_switch(unsigned char ticks)
{
    2864:	defffe04 	addi	sp,sp,-8
    2868:	df000115 	stw	fp,4(sp)
    286c:	df000104 	addi	fp,sp,4
    2870:	2005883a 	mov	r2,r4
    2874:	e0bfff05 	stb	r2,-4(fp)
	neccesary_tickes_cnt = ticks;
    2878:	e0bfff03 	ldbu	r2,-4(fp)
    287c:	d0a1cd0d 	sth	r2,-30924(gp)
	service_timer_ticks_cnt = 0;
    2880:	d021cc15 	stw	zero,-30928(gp)
	rs485_switch_request_flag = 1;
    2884:	00800044 	movi	r2,1
    2888:	d0a1cd85 	stb	r2,-30922(gp)
}
    288c:	e037883a 	mov	sp,fp
    2890:	df000017 	ldw	fp,0(sp)
    2894:	dec00104 	addi	sp,sp,4
    2898:	f800283a 	ret

0000289c <service_timer_routine>:

void service_timer_routine()
{
    289c:	defffe04 	addi	sp,sp,-8
    28a0:	dfc00115 	stw	ra,4(sp)
    28a4:	df000015 	stw	fp,0(sp)
    28a8:	d839883a 	mov	fp,sp
	if (rs485_switch_request_flag)
    28ac:	d0a1cd83 	ldbu	r2,-30922(gp)
    28b0:	10803fcc 	andi	r2,r2,255
    28b4:	10000726 	beq	r2,zero,28d4 <service_timer_routine+0x38>
	{
		if (service_timer_ticks_cnt >= neccesary_tickes_cnt)
    28b8:	d0a1cd0b 	ldhu	r2,-30924(gp)
    28bc:	10bfffcc 	andi	r2,r2,65535
    28c0:	d0e1cc17 	ldw	r3,-30928(gp)
    28c4:	18800336 	bltu	r3,r2,28d4 <service_timer_routine+0x38>
		{
			set_rs485driver_dir(de_receiver);
    28c8:	0009883a 	mov	r4,zero
    28cc:	0002fe80 	call	2fe8 <set_rs485driver_dir>
			rs485_switch_request_flag = 0;
    28d0:	d021cd85 	stb	zero,-30922(gp)
		}
	}
}
    28d4:	e037883a 	mov	sp,fp
    28d8:	dfc00117 	ldw	ra,4(sp)
    28dc:	df000017 	ldw	fp,0(sp)
    28e0:	dec00204 	addi	sp,sp,8
    28e4:	f800283a 	ret

000028e8 <delay_us_by_timer>:

void delay_us_by_timer(unsigned short value_us) //  
{
    28e8:	defffb04 	addi	sp,sp,-20
    28ec:	df000415 	stw	fp,16(sp)
    28f0:	df000404 	addi	fp,sp,16
    28f4:	2005883a 	mov	r2,r4
    28f8:	e0bfff0d 	sth	r2,-4(fp)
	//timer's 1 tick = 1/133.33MHz
	//1us = 133
	unsigned int necc_diff = value_us * 133;
    28fc:	e0bfff0b 	ldhu	r2,-4(fp)
    2900:	10802164 	muli	r2,r2,133
    2904:	e0bffd15 	stw	r2,-12(fp)
	unsigned int start = 0;
    2908:	e03ffe15 	stw	zero,-8(fp)
	unsigned int buf = 0;
    290c:	e03ffc15 	stw	zero,-16(fp)
	start=IORD_ALTERA_AVALON_TIMER_SNAPH(SYS_TIMER_BASE);
    2910:	00a60514 	movui	r2,38932
    2914:	10800037 	ldwio	r2,0(r2)
    2918:	e0bffe15 	stw	r2,-8(fp)
	start=start<<16;
    291c:	e0bffe17 	ldw	r2,-8(fp)
    2920:	1004943a 	slli	r2,r2,16
    2924:	e0bffe15 	stw	r2,-8(fp)
	start|=IORD_ALTERA_AVALON_TIMER_SNAPL(SYS_TIMER_BASE);
    2928:	00a60414 	movui	r2,38928
    292c:	10800037 	ldwio	r2,0(r2)
    2930:	e0fffe17 	ldw	r3,-8(fp)
    2934:	1884b03a 	or	r2,r3,r2
    2938:	e0bffe15 	stw	r2,-8(fp)
	buf = start;
    293c:	e0bffe17 	ldw	r2,-8(fp)
    2940:	e0bffc15 	stw	r2,-16(fp)
	while (abs(buf-start)<necc_diff)
    2944:	00000b06 	br	2974 <delay_us_by_timer+0x8c>
		{
		buf=IORD_ALTERA_AVALON_TIMER_SNAPH(SYS_TIMER_BASE);
    2948:	00a60514 	movui	r2,38932
    294c:	10800037 	ldwio	r2,0(r2)
    2950:	e0bffc15 	stw	r2,-16(fp)
		buf=start<<16;
    2954:	e0bffe17 	ldw	r2,-8(fp)
    2958:	1004943a 	slli	r2,r2,16
    295c:	e0bffc15 	stw	r2,-16(fp)
		buf|=IORD_ALTERA_AVALON_TIMER_SNAPL(SYS_TIMER_BASE);
    2960:	00a60414 	movui	r2,38928
    2964:	10800037 	ldwio	r2,0(r2)
    2968:	e0fffc17 	ldw	r3,-16(fp)
    296c:	1884b03a 	or	r2,r3,r2
    2970:	e0bffc15 	stw	r2,-16(fp)
	unsigned int buf = 0;
	start=IORD_ALTERA_AVALON_TIMER_SNAPH(SYS_TIMER_BASE);
	start=start<<16;
	start|=IORD_ALTERA_AVALON_TIMER_SNAPL(SYS_TIMER_BASE);
	buf = start;
	while (abs(buf-start)<necc_diff)
    2974:	e0fffc17 	ldw	r3,-16(fp)
    2978:	e0bffe17 	ldw	r2,-8(fp)
    297c:	1885c83a 	sub	r2,r3,r2
    2980:	1000010e 	bge	r2,zero,2988 <delay_us_by_timer+0xa0>
    2984:	0085c83a 	sub	r2,zero,r2
    2988:	1007883a 	mov	r3,r2
    298c:	e0bffd17 	ldw	r2,-12(fp)
    2990:	18bfed36 	bltu	r3,r2,2948 <_gp+0xffff4cf0>
		{
		buf=IORD_ALTERA_AVALON_TIMER_SNAPH(SYS_TIMER_BASE);
		buf=start<<16;
		buf|=IORD_ALTERA_AVALON_TIMER_SNAPL(SYS_TIMER_BASE);
		}
}
    2994:	e037883a 	mov	sp,fp
    2998:	df000017 	ldw	fp,0(sp)
    299c:	dec00104 	addi	sp,sp,4
    29a0:	f800283a 	ret

000029a4 <uart_init>:
void check_buffer_pc();
int send_uart(unsigned char byte, unsigned long base);
int uart_direct_transmission(unsigned char *byte, int n, unsigned long base);

void uart_init()
{
    29a4:	defffe04 	addi	sp,sp,-8
    29a8:	dfc00115 	stw	ra,4(sp)
    29ac:	df000015 	stw	fp,0(sp)
    29b0:	d839883a 	mov	fp,sp
	pc_uart_file=open("/dev/pc_uart",O_NONBLOCK | O_RDWR);
    29b4:	01000034 	movhi	r4,0
    29b8:	21156804 	addi	r4,r4,21920
    29bc:	01500084 	movi	r5,16386
    29c0:	00039340 	call	3934 <open>
    29c4:	d0a1d015 	stw	r2,-30912(gp)
	set_rs485driver_dir(de_receiver);
    29c8:	0009883a 	mov	r4,zero
    29cc:	0002fe80 	call	2fe8 <set_rs485driver_dir>
}
    29d0:	e037883a 	mov	sp,fp
    29d4:	dfc00117 	ldw	ra,4(sp)
    29d8:	df000017 	ldw	fp,0(sp)
    29dc:	dec00204 	addi	sp,sp,8
    29e0:	f800283a 	ret

000029e4 <send2pc>:

int send2pc(unsigned char *msg, unsigned short len)
{
    29e4:	defffc04 	addi	sp,sp,-16
    29e8:	dfc00315 	stw	ra,12(sp)
    29ec:	df000215 	stw	fp,8(sp)
    29f0:	df000204 	addi	fp,sp,8
    29f4:	e13ffe15 	stw	r4,-8(fp)
    29f8:	2805883a 	mov	r2,r5
    29fc:	e0bfff0d 	sth	r2,-4(fp)

	set_rs485driver_dir(de_transmitter);
    2a00:	01000044 	movi	r4,1
    2a04:	0002fe80 	call	2fe8 <set_rs485driver_dir>
    write(pc_uart_file,msg,len);
    2a08:	d0a1d017 	ldw	r2,-30912(gp)
    2a0c:	1007883a 	mov	r3,r2
    2a10:	e0bfff0b 	ldhu	r2,-4(fp)
    2a14:	1809883a 	mov	r4,r3
    2a18:	e17ffe17 	ldw	r5,-8(fp)
    2a1c:	100d883a 	mov	r6,r2
    2a20:	0003c780 	call	3c78 <write>
    request_for_rs485_driver_switch(len); //1tick - 100usec ~1byte
    2a24:	e0bfff0b 	ldhu	r2,-4(fp)
    2a28:	10803fcc 	andi	r2,r2,255
    2a2c:	1009883a 	mov	r4,r2
    2a30:	00028640 	call	2864 <request_for_rs485_driver_switch>
    return 1;
    2a34:	00800044 	movi	r2,1
}
    2a38:	e037883a 	mov	sp,fp
    2a3c:	dfc00117 	ldw	ra,4(sp)
    2a40:	df000017 	ldw	fp,0(sp)
    2a44:	dec00204 	addi	sp,sp,8
    2a48:	f800283a 	ret

00002a4c <send2pc_cmdpc>:

int send2pc_cmdpc(CmdPC *cmd)
{
    2a4c:	defffa04 	addi	sp,sp,-24
    2a50:	dfc00515 	stw	ra,20(sp)
    2a54:	df000415 	stw	fp,16(sp)
    2a58:	dc000315 	stw	r16,12(sp)
    2a5c:	df000304 	addi	fp,sp,12
    2a60:	e13fff15 	stw	r4,-4(fp)
	unsigned char *message = (unsigned char *)cmd;
    2a64:	e0bfff17 	ldw	r2,-4(fp)
    2a68:	e0bffd15 	stw	r2,-12(fp)
	unsigned short full_len = cmd->dlen;
    2a6c:	e0bfff17 	ldw	r2,-4(fp)
    2a70:	10800083 	ldbu	r2,2(r2)
    2a74:	10803fcc 	andi	r2,r2,255
    2a78:	e0bffe0d 	sth	r2,-8(fp)
	full_len=full_len+4;
    2a7c:	e0bffe0b 	ldhu	r2,-8(fp)
    2a80:	10800104 	addi	r2,r2,4
    2a84:	e0bffe0d 	sth	r2,-8(fp)
	cmd->data[cmd->dlen]=pc_crc_calc(message,cmd->dlen+3);
    2a88:	e0bfff17 	ldw	r2,-4(fp)
    2a8c:	10800083 	ldbu	r2,2(r2)
    2a90:	14003fcc 	andi	r16,r2,255
    2a94:	e0bfff17 	ldw	r2,-4(fp)
    2a98:	10800083 	ldbu	r2,2(r2)
    2a9c:	10803fcc 	andi	r2,r2,255
    2aa0:	108000c4 	addi	r2,r2,3
    2aa4:	10bfffcc 	andi	r2,r2,65535
    2aa8:	e13ffd17 	ldw	r4,-12(fp)
    2aac:	100b883a 	mov	r5,r2
    2ab0:	0002e9c0 	call	2e9c <pc_crc_calc>
    2ab4:	e0ffff17 	ldw	r3,-4(fp)
    2ab8:	1c07883a 	add	r3,r3,r16
    2abc:	18c000c4 	addi	r3,r3,3
    2ac0:	18800005 	stb	r2,0(r3)
	set_rs485driver_dir(de_transmitter);
    2ac4:	01000044 	movi	r4,1
    2ac8:	0002fe80 	call	2fe8 <set_rs485driver_dir>
    //write(pc_uart_file,message,full_len);
	uart_direct_transmission_cmd(cmd);
    2acc:	e13fff17 	ldw	r4,-4(fp)
    2ad0:	00030e00 	call	30e0 <uart_direct_transmission_cmd>
    //request_for_rs485_driver_switch(cmd->dlen+4); //1tick - 100usec ~1byte
    return 1;
    2ad4:	00800044 	movi	r2,1
}
    2ad8:	e037883a 	mov	sp,fp
    2adc:	dfc00217 	ldw	ra,8(sp)
    2ae0:	df000117 	ldw	fp,4(sp)
    2ae4:	dc000017 	ldw	r16,0(sp)
    2ae8:	dec00304 	addi	sp,sp,12
    2aec:	f800283a 	ret

00002af0 <read_pc_cmds>:

void read_pc_cmds()
{
    2af0:	defffd04 	addi	sp,sp,-12
    2af4:	dfc00215 	stw	ra,8(sp)
    2af8:	df000115 	stw	fp,4(sp)
    2afc:	df000104 	addi	fp,sp,4
	short new_data_size = 0;
    2b00:	e03fff0d 	sth	zero,-4(fp)

	new_data_size=read(pc_uart_file,rec_pc->buffer+rec_pc->byte_cnt,sizeof(rec_pc->buffer));
    2b04:	d0a1d017 	ldw	r2,-30912(gp)
    2b08:	1007883a 	mov	r3,r2
    2b0c:	d1200317 	ldw	r4,-32756(gp)
    2b10:	d0a00317 	ldw	r2,-32756(gp)
    2b14:	10801003 	ldbu	r2,64(r2)
    2b18:	10803fcc 	andi	r2,r2,255
    2b1c:	2085883a 	add	r2,r4,r2
    2b20:	1809883a 	mov	r4,r3
    2b24:	100b883a 	mov	r5,r2
    2b28:	01801004 	movi	r6,64
    2b2c:	0003ad80 	call	3ad8 <read>
    2b30:	e0bfff0d 	sth	r2,-4(fp)
    if (new_data_size>0) rec_pc->byte_cnt+=new_data_size;
    2b34:	e0bfff0f 	ldh	r2,-4(fp)
    2b38:	0080060e 	bge	zero,r2,2b54 <read_pc_cmds+0x64>
    2b3c:	d0a00317 	ldw	r2,-32756(gp)
    2b40:	d0e00317 	ldw	r3,-32756(gp)
    2b44:	19001003 	ldbu	r4,64(r3)
    2b48:	e0ffff0b 	ldhu	r3,-4(fp)
    2b4c:	20c7883a 	add	r3,r4,r3
    2b50:	10c01005 	stb	r3,64(r2)
    check_buffer_pc();
    2b54:	0002b6c0 	call	2b6c <check_buffer_pc>
}
    2b58:	e037883a 	mov	sp,fp
    2b5c:	dfc00117 	ldw	ra,4(sp)
    2b60:	df000017 	ldw	fp,0(sp)
    2b64:	dec00204 	addi	sp,sp,8
    2b68:	f800283a 	ret

00002b6c <check_buffer_pc>:

void check_buffer_pc()
{
    2b6c:	defff804 	addi	sp,sp,-32
    2b70:	dfc00715 	stw	ra,28(sp)
    2b74:	df000615 	stw	fp,24(sp)
    2b78:	df000604 	addi	fp,sp,24
	unsigned char i = 0;
    2b7c:	e03ffa05 	stb	zero,-24(fp)
	short last_start = -1;
    2b80:	00bfffc4 	movi	r2,-1
    2b84:	e0bffc0d 	sth	r2,-16(fp)
	int last_msg_len = -1;
    2b88:	00bfffc4 	movi	r2,-1
    2b8c:	e0bffd15 	stw	r2,-12(fp)
	short last_unchecked_sign = -1;
    2b90:	00bfffc4 	movi	r2,-1
    2b94:	e0bffa8d 	sth	r2,-22(fp)
	short full_checked_pos  = -1;
    2b98:	00bfffc4 	movi	r2,-1
    2b9c:	e0bffb0d 	sth	r2,-20(fp)

    if (rec_pc->byte_cnt>(PC_MIN_MSG_SIZE-1)) //handler of tv channel
    2ba0:	d0a00317 	ldw	r2,-32756(gp)
    2ba4:	10801003 	ldbu	r2,64(r2)
    2ba8:	10803fcc 	andi	r2,r2,255
    2bac:	10800130 	cmpltui	r2,r2,4
    2bb0:	10008d1e 	bne	r2,zero,2de8 <check_buffer_pc+0x27c>
    {
      for (i=0;i<rec_pc->byte_cnt;i++)
    2bb4:	e03ffa05 	stb	zero,-24(fp)
    2bb8:	00004306 	br	2cc8 <check_buffer_pc+0x15c>
      {
    	  if (rec_pc->buffer[i]==PC_START_SIGN)
    2bbc:	d0e00317 	ldw	r3,-32756(gp)
    2bc0:	e0bffa03 	ldbu	r2,-24(fp)
    2bc4:	1885883a 	add	r2,r3,r2
    2bc8:	10800003 	ldbu	r2,0(r2)
    2bcc:	10803fcc 	andi	r2,r2,255
    2bd0:	108016d8 	cmpnei	r2,r2,91
    2bd4:	1000391e 	bne	r2,zero,2cbc <check_buffer_pc+0x150>
    		  {
        	  	  char length = -1;
    2bd8:	00bfffc4 	movi	r2,-1
    2bdc:	e0bffe05 	stb	r2,-8(fp)
    		  	  short neccesary_byte_cnt = i+4+rec_pc->buffer[i+2];
    2be0:	e0fffa03 	ldbu	r3,-24(fp)
    2be4:	d1200317 	ldw	r4,-32756(gp)
    2be8:	e0bffa03 	ldbu	r2,-24(fp)
    2bec:	10800084 	addi	r2,r2,2
    2bf0:	2085883a 	add	r2,r4,r2
    2bf4:	10800003 	ldbu	r2,0(r2)
    2bf8:	10803fcc 	andi	r2,r2,255
    2bfc:	1885883a 	add	r2,r3,r2
    2c00:	10800104 	addi	r2,r2,4
    2c04:	e0bffe8d 	sth	r2,-6(fp)

				  if (rec_pc->byte_cnt>=neccesary_byte_cnt)
    2c08:	d0a00317 	ldw	r2,-32756(gp)
    2c0c:	10801003 	ldbu	r2,64(r2)
    2c10:	10c03fcc 	andi	r3,r2,255
    2c14:	e0bffe8f 	ldh	r2,-6(fp)
    2c18:	18802116 	blt	r3,r2,2ca0 <check_buffer_pc+0x134>
				  {
	    		  	  last_start=i; //    
    2c1c:	e0bffa03 	ldbu	r2,-24(fp)
    2c20:	e0bffc0d 	sth	r2,-16(fp)
	    		  	  length=integrity_check(rec_pc->buffer+i); //    
    2c24:	d0e00317 	ldw	r3,-32756(gp)
    2c28:	e0bffa03 	ldbu	r2,-24(fp)
    2c2c:	1885883a 	add	r2,r3,r2
    2c30:	1009883a 	mov	r4,r2
    2c34:	0002dfc0 	call	2dfc <integrity_check>
    2c38:	e0bffe05 	stb	r2,-8(fp)
	    	          if (length>0) // 
    2c3c:	e0bffe07 	ldb	r2,-8(fp)
    2c40:	00801e0e 	bge	zero,r2,2cbc <check_buffer_pc+0x150>
	    	          {
	    	        	  pc_cmd_handler(rec_pc->buffer+i); //  
    2c44:	d0e00317 	ldw	r3,-32756(gp)
    2c48:	e0bffa03 	ldbu	r2,-24(fp)
    2c4c:	1885883a 	add	r2,r3,r2
    2c50:	1009883a 	mov	r4,r2
    2c54:	0002f100 	call	2f10 <pc_cmd_handler>
	    	        	  i+=(length-1);//cycle increment //    
    2c58:	e0fffe03 	ldbu	r3,-8(fp)
    2c5c:	e0bffa03 	ldbu	r2,-24(fp)
    2c60:	1885883a 	add	r2,r3,r2
    2c64:	10bfffc4 	addi	r2,r2,-1
    2c68:	e0bffa05 	stb	r2,-24(fp)
	    	        	  last_msg_len=length; //  
    2c6c:	e0bffe07 	ldb	r2,-8(fp)
    2c70:	e0bffd15 	stw	r2,-12(fp)
	    	        	  full_checked_pos = i + 3 + rec_pc->buffer[i+2]; //   crc
    2c74:	e0fffa03 	ldbu	r3,-24(fp)
    2c78:	d1200317 	ldw	r4,-32756(gp)
    2c7c:	e0bffa03 	ldbu	r2,-24(fp)
    2c80:	10800084 	addi	r2,r2,2
    2c84:	2085883a 	add	r2,r4,r2
    2c88:	10800003 	ldbu	r2,0(r2)
    2c8c:	10803fcc 	andi	r2,r2,255
    2c90:	1885883a 	add	r2,r3,r2
    2c94:	108000c4 	addi	r2,r2,3
    2c98:	e0bffb0d 	sth	r2,-20(fp)
    2c9c:	00000706 	br	2cbc <check_buffer_pc+0x150>
	    	          }
				  }
				  else //      
				  {
	                    if ((last_unchecked_sign<0) || (i<last_unchecked_sign))
    2ca0:	e0bffa8f 	ldh	r2,-22(fp)
    2ca4:	10000316 	blt	r2,zero,2cb4 <check_buffer_pc+0x148>
    2ca8:	e0fffa03 	ldbu	r3,-24(fp)
    2cac:	e0bffa8f 	ldh	r2,-22(fp)
    2cb0:	1880020e 	bge	r3,r2,2cbc <check_buffer_pc+0x150>
	                        last_unchecked_sign=i;
    2cb4:	e0bffa03 	ldbu	r2,-24(fp)
    2cb8:	e0bffa8d 	sth	r2,-22(fp)
	short last_unchecked_sign = -1;
	short full_checked_pos  = -1;

    if (rec_pc->byte_cnt>(PC_MIN_MSG_SIZE-1)) //handler of tv channel
    {
      for (i=0;i<rec_pc->byte_cnt;i++)
    2cbc:	e0bffa03 	ldbu	r2,-24(fp)
    2cc0:	10800044 	addi	r2,r2,1
    2cc4:	e0bffa05 	stb	r2,-24(fp)
    2cc8:	d0a00317 	ldw	r2,-32756(gp)
    2ccc:	10801003 	ldbu	r2,64(r2)
    2cd0:	10803fcc 	andi	r2,r2,255
    2cd4:	e0fffa03 	ldbu	r3,-24(fp)
    2cd8:	18bfb836 	bltu	r3,r2,2bbc <_gp+0xffff4f64>

    		  }

      }

      if ((full_checked_pos>=last_unchecked_sign) && (full_checked_pos>=0)) //    0     full_checked_pos 
    2cdc:	e0fffb0f 	ldh	r3,-20(fp)
    2ce0:	e0bffa8f 	ldh	r2,-22(fp)
    2ce4:	18802016 	blt	r3,r2,2d68 <check_buffer_pc+0x1fc>
    2ce8:	e0bffb0f 	ldh	r2,-20(fp)
    2cec:	10001e16 	blt	r2,zero,2d68 <check_buffer_pc+0x1fc>
    	  {
    		  unsigned char useful_payload = rec_pc->byte_cnt - full_checked_pos - 1;
    2cf0:	d0a00317 	ldw	r2,-32756(gp)
    2cf4:	10c01003 	ldbu	r3,64(r2)
    2cf8:	e0bffb0b 	ldhu	r2,-20(fp)
    2cfc:	1885c83a 	sub	r2,r3,r2
    2d00:	10bfffc4 	addi	r2,r2,-1
    2d04:	e0bfff05 	stb	r2,-4(fp)
    		  unsigned char i = 0;
    2d08:	e03ffb85 	stb	zero,-18(fp)
    		  for (i=0;i<useful_payload;i++)
    2d0c:	e03ffb85 	stb	zero,-18(fp)
    2d10:	00000e06 	br	2d4c <check_buffer_pc+0x1e0>
    			  rec_pc->buffer[i]=rec_pc->buffer[i+full_checked_pos+1];
    2d14:	d1200317 	ldw	r4,-32756(gp)
    2d18:	e0bffb83 	ldbu	r2,-18(fp)
    2d1c:	d1600317 	ldw	r5,-32756(gp)
    2d20:	e1bffb83 	ldbu	r6,-18(fp)
    2d24:	e0fffb0f 	ldh	r3,-20(fp)
    2d28:	30c7883a 	add	r3,r6,r3
    2d2c:	18c00044 	addi	r3,r3,1
    2d30:	28c7883a 	add	r3,r5,r3
    2d34:	18c00003 	ldbu	r3,0(r3)
    2d38:	2085883a 	add	r2,r4,r2
    2d3c:	10c00005 	stb	r3,0(r2)

      if ((full_checked_pos>=last_unchecked_sign) && (full_checked_pos>=0)) //    0     full_checked_pos 
    	  {
    		  unsigned char useful_payload = rec_pc->byte_cnt - full_checked_pos - 1;
    		  unsigned char i = 0;
    		  for (i=0;i<useful_payload;i++)
    2d40:	e0bffb83 	ldbu	r2,-18(fp)
    2d44:	10800044 	addi	r2,r2,1
    2d48:	e0bffb85 	stb	r2,-18(fp)
    2d4c:	e0fffb83 	ldbu	r3,-18(fp)
    2d50:	e0bfff03 	ldbu	r2,-4(fp)
    2d54:	18bfef36 	bltu	r3,r2,2d14 <_gp+0xffff50bc>
    			  rec_pc->buffer[i]=rec_pc->buffer[i+full_checked_pos+1];
    		  rec_pc->byte_cnt=useful_payload;
    2d58:	d0a00317 	ldw	r2,-32756(gp)
    2d5c:	e0ffff03 	ldbu	r3,-4(fp)
    2d60:	10c01005 	stb	r3,64(r2)
    		  }

      }

      if ((full_checked_pos>=last_unchecked_sign) && (full_checked_pos>=0)) //    0     full_checked_pos 
    	  {
    2d64:	00002006 	br	2de8 <check_buffer_pc+0x27c>
    		  unsigned char i = 0;
    		  for (i=0;i<useful_payload;i++)
    			  rec_pc->buffer[i]=rec_pc->buffer[i+full_checked_pos+1];
    		  rec_pc->byte_cnt=useful_payload;
    	  }
	  else if (last_unchecked_sign>=0) //    0     last_unchecked_sign  
    2d68:	e0bffa8f 	ldh	r2,-22(fp)
    2d6c:	10001c16 	blt	r2,zero,2de0 <check_buffer_pc+0x274>
	  	  {
		  unsigned char useful_payload = rec_pc->byte_cnt - last_unchecked_sign;
    2d70:	d0a00317 	ldw	r2,-32756(gp)
    2d74:	10c01003 	ldbu	r3,64(r2)
    2d78:	e0bffa8b 	ldhu	r2,-22(fp)
    2d7c:	1885c83a 	sub	r2,r3,r2
    2d80:	e0bfff45 	stb	r2,-3(fp)
		  unsigned char i = 0;
    2d84:	e03ffbc5 	stb	zero,-17(fp)
		  for (i=0;i<useful_payload;i++)
    2d88:	e03ffbc5 	stb	zero,-17(fp)
    2d8c:	00000d06 	br	2dc4 <check_buffer_pc+0x258>
			  rec_pc->buffer[i]=rec_pc->buffer[i+last_unchecked_sign];
    2d90:	d1200317 	ldw	r4,-32756(gp)
    2d94:	e0bffbc3 	ldbu	r2,-17(fp)
    2d98:	d1600317 	ldw	r5,-32756(gp)
    2d9c:	e1bffbc3 	ldbu	r6,-17(fp)
    2da0:	e0fffa8f 	ldh	r3,-22(fp)
    2da4:	30c7883a 	add	r3,r6,r3
    2da8:	28c7883a 	add	r3,r5,r3
    2dac:	18c00003 	ldbu	r3,0(r3)
    2db0:	2085883a 	add	r2,r4,r2
    2db4:	10c00005 	stb	r3,0(r2)
    	  }
	  else if (last_unchecked_sign>=0) //    0     last_unchecked_sign  
	  	  {
		  unsigned char useful_payload = rec_pc->byte_cnt - last_unchecked_sign;
		  unsigned char i = 0;
		  for (i=0;i<useful_payload;i++)
    2db8:	e0bffbc3 	ldbu	r2,-17(fp)
    2dbc:	10800044 	addi	r2,r2,1
    2dc0:	e0bffbc5 	stb	r2,-17(fp)
    2dc4:	e0fffbc3 	ldbu	r3,-17(fp)
    2dc8:	e0bfff43 	ldbu	r2,-3(fp)
    2dcc:	18bff036 	bltu	r3,r2,2d90 <_gp+0xffff5138>
			  rec_pc->buffer[i]=rec_pc->buffer[i+last_unchecked_sign];
		  rec_pc->byte_cnt=useful_payload;
    2dd0:	d0a00317 	ldw	r2,-32756(gp)
    2dd4:	e0ffff43 	ldbu	r3,-3(fp)
    2dd8:	10c01005 	stb	r3,64(r2)
    2ddc:	00000206 	br	2de8 <check_buffer_pc+0x27c>
	  	  }
	  else
	  	  {
		  rec_pc->byte_cnt=0;
    2de0:	d0a00317 	ldw	r2,-32756(gp)
    2de4:	10001005 	stb	zero,64(r2)
	  	  }
    }
}
    2de8:	e037883a 	mov	sp,fp
    2dec:	dfc00117 	ldw	ra,4(sp)
    2df0:	df000017 	ldw	fp,0(sp)
    2df4:	dec00204 	addi	sp,sp,8
    2df8:	f800283a 	ret

00002dfc <integrity_check>:

char integrity_check (unsigned char *msg)
{
    2dfc:	defffc04 	addi	sp,sp,-16
    2e00:	dfc00315 	stw	ra,12(sp)
    2e04:	df000215 	stw	fp,8(sp)
    2e08:	df000204 	addi	fp,sp,8
    2e0c:	e13fff15 	stw	r4,-4(fp)
   char msg_length = -1;
    2e10:	00bfffc4 	movi	r2,-1
    2e14:	e0bffe05 	stb	r2,-8(fp)
   unsigned char crc = 0;
    2e18:	e03ffe45 	stb	zero,-7(fp)
   crc=pc_crc_calc(msg,3+msg[2]);
    2e1c:	e0bfff17 	ldw	r2,-4(fp)
    2e20:	10800084 	addi	r2,r2,2
    2e24:	10800003 	ldbu	r2,0(r2)
    2e28:	10803fcc 	andi	r2,r2,255
    2e2c:	108000c4 	addi	r2,r2,3
    2e30:	10bfffcc 	andi	r2,r2,65535
    2e34:	e13fff17 	ldw	r4,-4(fp)
    2e38:	100b883a 	mov	r5,r2
    2e3c:	0002e9c0 	call	2e9c <pc_crc_calc>
    2e40:	e0bffe45 	stb	r2,-7(fp)
   if (crc==msg[3+msg[2]])
    2e44:	e0bfff17 	ldw	r2,-4(fp)
    2e48:	10800084 	addi	r2,r2,2
    2e4c:	10800003 	ldbu	r2,0(r2)
    2e50:	10803fcc 	andi	r2,r2,255
    2e54:	108000c4 	addi	r2,r2,3
    2e58:	e0ffff17 	ldw	r3,-4(fp)
    2e5c:	1885883a 	add	r2,r3,r2
    2e60:	10800003 	ldbu	r2,0(r2)
    2e64:	10c03fcc 	andi	r3,r2,255
    2e68:	e0bffe43 	ldbu	r2,-7(fp)
    2e6c:	1880051e 	bne	r3,r2,2e84 <integrity_check+0x88>
	   msg_length=4+msg[2];
    2e70:	e0bfff17 	ldw	r2,-4(fp)
    2e74:	10800084 	addi	r2,r2,2
    2e78:	10800003 	ldbu	r2,0(r2)
    2e7c:	10800104 	addi	r2,r2,4
    2e80:	e0bffe05 	stb	r2,-8(fp)
   return msg_length;
    2e84:	e0bffe03 	ldbu	r2,-8(fp)
}
    2e88:	e037883a 	mov	sp,fp
    2e8c:	dfc00117 	ldw	ra,4(sp)
    2e90:	df000017 	ldw	fp,0(sp)
    2e94:	dec00204 	addi	sp,sp,8
    2e98:	f800283a 	ret

00002e9c <pc_crc_calc>:

unsigned char pc_crc_calc(unsigned char *msg, unsigned short size)
{
    2e9c:	defffc04 	addi	sp,sp,-16
    2ea0:	df000315 	stw	fp,12(sp)
    2ea4:	df000304 	addi	fp,sp,12
    2ea8:	e13ffe15 	stw	r4,-8(fp)
    2eac:	2805883a 	mov	r2,r5
    2eb0:	e0bfff0d 	sth	r2,-4(fp)
  unsigned char crc = 0;
    2eb4:	e03ffd05 	stb	zero,-12(fp)
  unsigned char i = 0;
    2eb8:	e03ffd45 	stb	zero,-11(fp)
  for (i=0;i<size;i++) crc=crc^msg[i];
    2ebc:	e03ffd45 	stb	zero,-11(fp)
    2ec0:	00000a06 	br	2eec <pc_crc_calc+0x50>
    2ec4:	e0bffd43 	ldbu	r2,-11(fp)
    2ec8:	e0fffe17 	ldw	r3,-8(fp)
    2ecc:	1885883a 	add	r2,r3,r2
    2ed0:	10c00003 	ldbu	r3,0(r2)
    2ed4:	e0bffd03 	ldbu	r2,-12(fp)
    2ed8:	1884f03a 	xor	r2,r3,r2
    2edc:	e0bffd05 	stb	r2,-12(fp)
    2ee0:	e0bffd43 	ldbu	r2,-11(fp)
    2ee4:	10800044 	addi	r2,r2,1
    2ee8:	e0bffd45 	stb	r2,-11(fp)
    2eec:	e0bffd43 	ldbu	r2,-11(fp)
    2ef0:	10ffffcc 	andi	r3,r2,65535
    2ef4:	e0bfff0b 	ldhu	r2,-4(fp)
    2ef8:	18bff236 	bltu	r3,r2,2ec4 <_gp+0xffff526c>
  return crc;
    2efc:	e0bffd03 	ldbu	r2,-12(fp)
}
    2f00:	e037883a 	mov	sp,fp
    2f04:	df000017 	ldw	fp,0(sp)
    2f08:	dec00104 	addi	sp,sp,4
    2f0c:	f800283a 	ret

00002f10 <pc_cmd_handler>:

void pc_cmd_handler(unsigned char *msg)
{
    2f10:	defffc04 	addi	sp,sp,-16
    2f14:	dfc00315 	stw	ra,12(sp)
    2f18:	df000215 	stw	fp,8(sp)
    2f1c:	df000204 	addi	fp,sp,8
    2f20:	e13fff15 	stw	r4,-4(fp)
	CmdPC *cmd;
	cmd = (CmdPC*)msg;
    2f24:	e0bfff17 	ldw	r2,-4(fp)
    2f28:	e0bffe15 	stw	r2,-8(fp)
	switch (cmd->code)
    2f2c:	e0bffe17 	ldw	r2,-8(fp)
    2f30:	10800043 	ldbu	r2,1(r2)
    2f34:	10803fcc 	andi	r2,r2,255
    2f38:	10c00328 	cmpgeui	r3,r2,12
    2f3c:	1800221e 	bne	r3,zero,2fc8 <pc_cmd_handler+0xb8>
    2f40:	1085883a 	add	r2,r2,r2
    2f44:	1087883a 	add	r3,r2,r2
    2f48:	00800034 	movhi	r2,0
    2f4c:	108bd704 	addi	r2,r2,12124
    2f50:	1885883a 	add	r2,r3,r2
    2f54:	10800017 	ldw	r2,0(r2)
    2f58:	1000683a 	jmp	r2
    2f5c:	00002f8c 	andi	zero,zero,190
    2f60:	00002f98 	cmpnei	zero,zero,190
    2f64:	00002fa4 	muli	zero,zero,190
    2f68:	00002fb0 	cmpltui	zero,zero,190
    2f6c:	00002fbc 	xorhi	zero,zero,190
    2f70:	00002fd0 	cmplti	zero,zero,191
    2f74:	00002fd0 	cmplti	zero,zero,191
    2f78:	00002fd0 	cmplti	zero,zero,191
    2f7c:	00002fd0 	cmplti	zero,zero,191
    2f80:	00002fd0 	cmplti	zero,zero,191
    2f84:	00002fd0 	cmplti	zero,zero,191
    2f88:	00002fd0 	cmplti	zero,zero,191
	{
		case PCCOM_ECHO:
			send2pc_cmdpc(cmd);
    2f8c:	e13ffe17 	ldw	r4,-8(fp)
    2f90:	0002a4c0 	call	2a4c <send2pc_cmdpc>
			break;
    2f94:	00000f06 	br	2fd4 <pc_cmd_handler+0xc4>
		case PCCOM_VGA:
			ProcCmd_VGA(cmd);
    2f98:	e13ffe17 	ldw	r4,-8(fp)
    2f9c:	00032b00 	call	32b0 <ProcCmd_VGA>
			break;
    2fa0:	00000c06 	br	2fd4 <pc_cmd_handler+0xc4>
		case PCCOM_TDC:
			ProcCmd_TDC(cmd);
    2fa4:	e13ffe17 	ldw	r4,-8(fp)
    2fa8:	0001f900 	call	1f90 <ProcCmd_TDC>
			break;
    2fac:	00000906 	br	2fd4 <pc_cmd_handler+0xc4>
		case PCCOM_SAMPLE_LOADER:
			ProcCmd_SampleLoader(cmd);
    2fb0:	e13ffe17 	ldw	r4,-8(fp)
    2fb4:	00018b40 	call	18b4 <ProcCmd_SampleLoader>
			break;
    2fb8:	00000606 	br	2fd4 <pc_cmd_handler+0xc4>
		case PCCOM_TEST_GENERATOR:
			ProcCmd_Test_Gen (cmd);
    2fbc:	e13ffe17 	ldw	r4,-8(fp)
    2fc0:	00024280 	call	2428 <ProcCmd_Test_Gen>
			break;
    2fc4:	00000306 	br	2fd4 <pc_cmd_handler+0xc4>
		case PCCOM_AMPLIFIER: break;
		case PCCOM_APD_SOURCE: break;
		case PCCOM_MODE_SWITCHER:

			 break;
		default: break;
    2fc8:	0001883a 	nop
    2fcc:	00000106 	br	2fd4 <pc_cmd_handler+0xc4>
		case PCCOM_STEPPER_ATTEN: break;
		case PCCOM_AMPLIFIER: break;
		case PCCOM_APD_SOURCE: break;
		case PCCOM_MODE_SWITCHER:

			 break;
    2fd0:	0001883a 	nop
		default: break;
	}
}
    2fd4:	e037883a 	mov	sp,fp
    2fd8:	dfc00117 	ldw	ra,4(sp)
    2fdc:	df000017 	ldw	fp,0(sp)
    2fe0:	dec00204 	addi	sp,sp,8
    2fe4:	f800283a 	ret

00002fe8 <set_rs485driver_dir>:

void set_rs485driver_dir(unsigned char dir)
{
    2fe8:	defffe04 	addi	sp,sp,-8
    2fec:	df000115 	stw	fp,4(sp)
    2ff0:	df000104 	addi	fp,sp,4
    2ff4:	2005883a 	mov	r2,r4
    2ff8:	e0bfff05 	stb	r2,-4(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,dir);
    2ffc:	e0ffff03 	ldbu	r3,-4(fp)
    3000:	00a5d014 	movui	r2,38720
    3004:	10c00035 	stwio	r3,0(r2)
}
    3008:	e037883a 	mov	sp,fp
    300c:	df000017 	ldw	fp,0(sp)
    3010:	dec00104 	addi	sp,sp,4
    3014:	f800283a 	ret

00003018 <send_uart>:

int send_uart(unsigned char byte, unsigned long base)
{
    3018:	defffd04 	addi	sp,sp,-12
    301c:	df000215 	stw	fp,8(sp)
    3020:	df000204 	addi	fp,sp,8
    3024:	2005883a 	mov	r2,r4
    3028:	e17fff15 	stw	r5,-4(fp)
    302c:	e0bffe05 	stb	r2,-8(fp)
    IOWR_ALTERA_AVALON_UART_TXDATA (base, byte);
    3030:	e0bfff17 	ldw	r2,-4(fp)
    3034:	10800104 	addi	r2,r2,4
    3038:	e0fffe03 	ldbu	r3,-8(fp)
    303c:	10c00035 	stwio	r3,0(r2)
    while (!(IORD_ALTERA_AVALON_UART_STATUS(base)&0x20));
    3040:	0001883a 	nop
    3044:	e0bfff17 	ldw	r2,-4(fp)
    3048:	10800204 	addi	r2,r2,8
    304c:	10800037 	ldwio	r2,0(r2)
    3050:	1080080c 	andi	r2,r2,32
    3054:	103ffb26 	beq	r2,zero,3044 <_gp+0xffff53ec>
    return 1;
    3058:	00800044 	movi	r2,1
}
    305c:	e037883a 	mov	sp,fp
    3060:	df000017 	ldw	fp,0(sp)
    3064:	dec00104 	addi	sp,sp,4
    3068:	f800283a 	ret

0000306c <uart_direct_transmission>:

int uart_direct_transmission(unsigned char *byte, int n, unsigned long base)
{
    306c:	defffa04 	addi	sp,sp,-24
    3070:	dfc00515 	stw	ra,20(sp)
    3074:	df000415 	stw	fp,16(sp)
    3078:	df000404 	addi	fp,sp,16
    307c:	e13ffd15 	stw	r4,-12(fp)
    3080:	e17ffe15 	stw	r5,-8(fp)
    3084:	e1bfff15 	stw	r6,-4(fp)
	int i;
	for(i=0;i<n;i++)
    3088:	e03ffc15 	stw	zero,-16(fp)
    308c:	00000b06 	br	30bc <uart_direct_transmission+0x50>
		send_uart(byte[i],base);
    3090:	e0bffc17 	ldw	r2,-16(fp)
    3094:	e0fffd17 	ldw	r3,-12(fp)
    3098:	1885883a 	add	r2,r3,r2
    309c:	10800003 	ldbu	r2,0(r2)
    30a0:	10803fcc 	andi	r2,r2,255
    30a4:	1009883a 	mov	r4,r2
    30a8:	e17fff17 	ldw	r5,-4(fp)
    30ac:	00030180 	call	3018 <send_uart>
}

int uart_direct_transmission(unsigned char *byte, int n, unsigned long base)
{
	int i;
	for(i=0;i<n;i++)
    30b0:	e0bffc17 	ldw	r2,-16(fp)
    30b4:	10800044 	addi	r2,r2,1
    30b8:	e0bffc15 	stw	r2,-16(fp)
    30bc:	e0fffc17 	ldw	r3,-16(fp)
    30c0:	e0bffe17 	ldw	r2,-8(fp)
    30c4:	18bff216 	blt	r3,r2,3090 <_gp+0xffff5438>
		send_uart(byte[i],base);
	return n;
    30c8:	e0bffe17 	ldw	r2,-8(fp)
}
    30cc:	e037883a 	mov	sp,fp
    30d0:	dfc00117 	ldw	ra,4(sp)
    30d4:	df000017 	ldw	fp,0(sp)
    30d8:	dec00204 	addi	sp,sp,8
    30dc:	f800283a 	ret

000030e0 <uart_direct_transmission_cmd>:

int uart_direct_transmission_cmd(CmdPC *cmd)
{
    30e0:	defffa04 	addi	sp,sp,-24
    30e4:	dfc00515 	stw	ra,20(sp)
    30e8:	df000415 	stw	fp,16(sp)
    30ec:	df000404 	addi	fp,sp,16
    30f0:	e13fff15 	stw	r4,-4(fp)
	int i;
	unsigned char *msgptr = (unsigned char *)cmd;
    30f4:	e0bfff17 	ldw	r2,-4(fp)
    30f8:	e0bffd15 	stw	r2,-12(fp)
	unsigned short dlen = cmd->dlen+3; //Without crc!!!
    30fc:	e0bfff17 	ldw	r2,-4(fp)
    3100:	10800083 	ldbu	r2,2(r2)
    3104:	10803fcc 	andi	r2,r2,255
    3108:	108000c4 	addi	r2,r2,3
    310c:	e0bffe0d 	sth	r2,-8(fp)
	unsigned char crc = pc_crc_calc(msgptr,dlen);
    3110:	e0bffe0b 	ldhu	r2,-8(fp)
    3114:	e13ffd17 	ldw	r4,-12(fp)
    3118:	100b883a 	mov	r5,r2
    311c:	0002e9c0 	call	2e9c <pc_crc_calc>
    3120:	e0bffe85 	stb	r2,-6(fp)
	set_rs485driver_dir(de_transmitter);
    3124:	01000044 	movi	r4,1
    3128:	0002fe80 	call	2fe8 <set_rs485driver_dir>
	for(i=0;i<dlen;i++)
    312c:	e03ffc15 	stw	zero,-16(fp)
    3130:	00000b06 	br	3160 <uart_direct_transmission_cmd+0x80>
		send_uart(msgptr[i],PC_UART_BASE);
    3134:	e0bffc17 	ldw	r2,-16(fp)
    3138:	e0fffd17 	ldw	r3,-12(fp)
    313c:	1885883a 	add	r2,r3,r2
    3140:	10800003 	ldbu	r2,0(r2)
    3144:	10803fcc 	andi	r2,r2,255
    3148:	1009883a 	mov	r4,r2
    314c:	0165f814 	movui	r5,38880
    3150:	00030180 	call	3018 <send_uart>
	int i;
	unsigned char *msgptr = (unsigned char *)cmd;
	unsigned short dlen = cmd->dlen+3; //Without crc!!!
	unsigned char crc = pc_crc_calc(msgptr,dlen);
	set_rs485driver_dir(de_transmitter);
	for(i=0;i<dlen;i++)
    3154:	e0bffc17 	ldw	r2,-16(fp)
    3158:	10800044 	addi	r2,r2,1
    315c:	e0bffc15 	stw	r2,-16(fp)
    3160:	e0bffe0b 	ldhu	r2,-8(fp)
    3164:	e0fffc17 	ldw	r3,-16(fp)
    3168:	18bff216 	blt	r3,r2,3134 <_gp+0xffff54dc>
		send_uart(msgptr[i],PC_UART_BASE);
	send_uart(crc,PC_UART_BASE); //last byte
    316c:	e0bffe83 	ldbu	r2,-6(fp)
    3170:	1009883a 	mov	r4,r2
    3174:	0165f814 	movui	r5,38880
    3178:	00030180 	call	3018 <send_uart>
	set_rs485driver_dir(de_receiver);
    317c:	0009883a 	mov	r4,zero
    3180:	0002fe80 	call	2fe8 <set_rs485driver_dir>
	return dlen;
    3184:	e0bffe0b 	ldhu	r2,-8(fp)
}
    3188:	e037883a 	mov	sp,fp
    318c:	dfc00117 	ldw	ra,4(sp)
    3190:	df000017 	ldw	fp,0(sp)
    3194:	dec00204 	addi	sp,sp,8
    3198:	f800283a 	ret

0000319c <vga_init>:

void write_data2vga(unsigned char data);
void ProcCmd_VGA (CmdPC *cmd);

void vga_init()
{
    319c:	defffe04 	addi	sp,sp,-8
    31a0:	dfc00115 	stw	ra,4(sp)
    31a4:	df000015 	stw	fp,0(sp)
    31a8:	d839883a 	mov	fp,sp
	write_data2vga(plus16db);
    31ac:	010001c4 	movi	r4,7
    31b0:	00031c80 	call	31c8 <write_data2vga>
}
    31b4:	e037883a 	mov	sp,fp
    31b8:	dfc00117 	ldw	ra,4(sp)
    31bc:	df000017 	ldw	fp,0(sp)
    31c0:	dec00204 	addi	sp,sp,8
    31c4:	f800283a 	ret

000031c8 <write_data2vga>:

void write_data2vga(unsigned char data)
{
    31c8:	defffa04 	addi	sp,sp,-24
    31cc:	df000515 	stw	fp,20(sp)
    31d0:	df000504 	addi	fp,sp,20
    31d4:	2005883a 	mov	r2,r4
    31d8:	e0bfff05 	stb	r2,-4(fp)
   unsigned int buf = 0;
    31dc:	e03ffc15 	stw	zero,-16(fp)
   unsigned char clk_div;
   unsigned char clk_pol;
   unsigned char clk_phase;
   unsigned char datalen;

   unsigned int set = 0;
    31e0:	e03ffb15 	stw	zero,-20(fp)

   clk_div = 13;
    31e4:	00800344 	movi	r2,13
    31e8:	e0bffd05 	stb	r2,-12(fp)
   clk_pol = 0;
    31ec:	e03ffd45 	stb	zero,-11(fp)
   clk_phase = 0;
    31f0:	e03ffd85 	stb	zero,-10(fp)
   datalen = 4;
    31f4:	00800104 	movi	r2,4
    31f8:	e0bffdc5 	stb	r2,-9(fp)

   tx_data = data;
    31fc:	e0bfff03 	ldbu	r2,-4(fp)
    3200:	e0bffe15 	stw	r2,-8(fp)
   tx_data = tx_data <<28;
    3204:	e0bffe17 	ldw	r2,-8(fp)
    3208:	1004973a 	slli	r2,r2,28
    320c:	e0bffe15 	stw	r2,-8(fp)

   if (clk_pol) set|=0x2;
    3210:	e0bffd43 	ldbu	r2,-11(fp)
    3214:	10000326 	beq	r2,zero,3224 <write_data2vga+0x5c>
    3218:	e0bffb17 	ldw	r2,-20(fp)
    321c:	10800094 	ori	r2,r2,2
    3220:	e0bffb15 	stw	r2,-20(fp)
   if (clk_phase) set|=0x4;
    3224:	e0bffd83 	ldbu	r2,-10(fp)
    3228:	10000326 	beq	r2,zero,3238 <write_data2vga+0x70>
    322c:	e0bffb17 	ldw	r2,-20(fp)
    3230:	10800114 	ori	r2,r2,4
    3234:	e0bffb15 	stw	r2,-20(fp)
   set=datalen<<3;
    3238:	e0bffdc3 	ldbu	r2,-9(fp)
    323c:	100490fa 	slli	r2,r2,3
    3240:	e0bffb15 	stw	r2,-20(fp)
   set|=buf;
    3244:	e0fffb17 	ldw	r3,-20(fp)
    3248:	e0bffc17 	ldw	r2,-16(fp)
    324c:	1884b03a 	or	r2,r3,r2
    3250:	e0bffb15 	stw	r2,-20(fp)
   buf=clk_div<<11;
    3254:	e0bffd03 	ldbu	r2,-12(fp)
    3258:	100492fa 	slli	r2,r2,11
    325c:	e0bffc15 	stw	r2,-16(fp)
   set|=buf;
    3260:	e0fffb17 	ldw	r3,-20(fp)
    3264:	e0bffc17 	ldw	r2,-16(fp)
    3268:	1884b03a 	or	r2,r3,r2
    326c:	e0bffb15 	stw	r2,-20(fp)

   IOWR(SPI_VGA_BASE,0,set);
    3270:	e0fffb17 	ldw	r3,-20(fp)
    3274:	00a61014 	movui	r2,38976
    3278:	10c00035 	stwio	r3,0(r2)

   IOWR(SPI_VGA_BASE,2,tx_data);
    327c:	e0fffe17 	ldw	r3,-8(fp)
    3280:	00a61214 	movui	r2,38984
    3284:	10c00035 	stwio	r3,0(r2)

   set|=0x1;
    3288:	e0bffb17 	ldw	r2,-20(fp)
    328c:	10800054 	ori	r2,r2,1
    3290:	e0bffb15 	stw	r2,-20(fp)
   IOWR(SPI_VGA_BASE,0,set);
    3294:	e0fffb17 	ldw	r3,-20(fp)
    3298:	00a61014 	movui	r2,38976
    329c:	10c00035 	stwio	r3,0(r2)
}
    32a0:	e037883a 	mov	sp,fp
    32a4:	df000017 	ldw	fp,0(sp)
    32a8:	dec00104 	addi	sp,sp,4
    32ac:	f800283a 	ret

000032b0 <ProcCmd_VGA>:

void ProcCmd_VGA (CmdPC *cmd)
{
    32b0:	defffd04 	addi	sp,sp,-12
    32b4:	dfc00215 	stw	ra,8(sp)
    32b8:	df000115 	stw	fp,4(sp)
    32bc:	df000104 	addi	fp,sp,4
    32c0:	e13fff15 	stw	r4,-4(fp)
	current_vga_gain=cmd->data[0];
    32c4:	e0bfff17 	ldw	r2,-4(fp)
    32c8:	108000c3 	ldbu	r2,3(r2)
    32cc:	d0a1d105 	stb	r2,-30908(gp)
	write_data2vga(current_vga_gain);
    32d0:	d0a1d103 	ldbu	r2,-30908(gp)
    32d4:	10803fcc 	andi	r2,r2,255
    32d8:	1009883a 	mov	r4,r2
    32dc:	00031c80 	call	31c8 <write_data2vga>
}
    32e0:	e037883a 	mov	sp,fp
    32e4:	dfc00117 	ldw	ra,4(sp)
    32e8:	df000017 	ldw	fp,0(sp)
    32ec:	dec00204 	addi	sp,sp,8
    32f0:	f800283a 	ret

000032f4 <memcpy>:
    32f4:	00c003c4 	movi	r3,15
    32f8:	2005883a 	mov	r2,r4
    32fc:	3009883a 	mov	r4,r6
    3300:	1980032e 	bgeu	r3,r6,3310 <memcpy+0x1c>
    3304:	2886b03a 	or	r3,r5,r2
    3308:	18c000cc 	andi	r3,r3,3
    330c:	18000926 	beq	r3,zero,3334 <memcpy+0x40>
    3310:	1007883a 	mov	r3,r2
    3314:	290f883a 	add	r7,r5,r4
    3318:	20000526 	beq	r4,zero,3330 <memcpy+0x3c>
    331c:	29800003 	ldbu	r6,0(r5)
    3320:	18c00044 	addi	r3,r3,1
    3324:	29400044 	addi	r5,r5,1
    3328:	19bfffc5 	stb	r6,-1(r3)
    332c:	29fffb1e 	bne	r5,r7,331c <_gp+0xffff56c4>
    3330:	f800283a 	ret
    3334:	327ffc04 	addi	r9,r6,-16
    3338:	4812d13a 	srli	r9,r9,4
    333c:	11000404 	addi	r4,r2,16
    3340:	1007883a 	mov	r3,r2
    3344:	4810913a 	slli	r8,r9,4
    3348:	280f883a 	mov	r7,r5
    334c:	2209883a 	add	r4,r4,r8
    3350:	3a000017 	ldw	r8,0(r7)
    3354:	18c00404 	addi	r3,r3,16
    3358:	39c00404 	addi	r7,r7,16
    335c:	1a3ffc15 	stw	r8,-16(r3)
    3360:	3a3ffd17 	ldw	r8,-12(r7)
    3364:	1a3ffd15 	stw	r8,-12(r3)
    3368:	3a3ffe17 	ldw	r8,-8(r7)
    336c:	1a3ffe15 	stw	r8,-8(r3)
    3370:	3a3fff17 	ldw	r8,-4(r7)
    3374:	1a3fff15 	stw	r8,-4(r3)
    3378:	193ff51e 	bne	r3,r4,3350 <_gp+0xffff56f8>
    337c:	49c00044 	addi	r7,r9,1
    3380:	380e913a 	slli	r7,r7,4
    3384:	310003cc 	andi	r4,r6,15
    3388:	018000c4 	movi	r6,3
    338c:	11c7883a 	add	r3,r2,r7
    3390:	29cb883a 	add	r5,r5,r7
    3394:	313fdf2e 	bgeu	r6,r4,3314 <_gp+0xffff56bc>
    3398:	213fff04 	addi	r4,r4,-4
    339c:	2014d0ba 	srli	r10,r4,2
    33a0:	1a400104 	addi	r9,r3,4
    33a4:	180d883a 	mov	r6,r3
    33a8:	528f883a 	add	r7,r10,r10
    33ac:	39cf883a 	add	r7,r7,r7
    33b0:	49d3883a 	add	r9,r9,r7
    33b4:	280f883a 	mov	r7,r5
    33b8:	3a000017 	ldw	r8,0(r7)
    33bc:	31800104 	addi	r6,r6,4
    33c0:	39c00104 	addi	r7,r7,4
    33c4:	323fff15 	stw	r8,-4(r6)
    33c8:	327ffb1e 	bne	r6,r9,33b8 <_gp+0xffff5760>
    33cc:	51800044 	addi	r6,r10,1
    33d0:	52bfff24 	muli	r10,r10,-4
    33d4:	318d883a 	add	r6,r6,r6
    33d8:	318d883a 	add	r6,r6,r6
    33dc:	5109883a 	add	r4,r10,r4
    33e0:	298b883a 	add	r5,r5,r6
    33e4:	1987883a 	add	r3,r3,r6
    33e8:	003fca06 	br	3314 <_gp+0xffff56bc>

000033ec <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    33ec:	defff904 	addi	sp,sp,-28
    33f0:	dfc00615 	stw	ra,24(sp)
    33f4:	df000515 	stw	fp,20(sp)
    33f8:	df000504 	addi	fp,sp,20
    33fc:	e13ffc15 	stw	r4,-16(fp)
    3400:	e17ffd15 	stw	r5,-12(fp)
    3404:	e1bffe15 	stw	r6,-8(fp)
    3408:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
    340c:	e0800217 	ldw	r2,8(fp)
    3410:	d8800015 	stw	r2,0(sp)
    3414:	e13ffc17 	ldw	r4,-16(fp)
    3418:	e17ffd17 	ldw	r5,-12(fp)
    341c:	e1bffe17 	ldw	r6,-8(fp)
    3420:	e1ffff17 	ldw	r7,-4(fp)
    3424:	00035c40 	call	35c4 <alt_iic_isr_register>
}  
    3428:	e037883a 	mov	sp,fp
    342c:	dfc00117 	ldw	ra,4(sp)
    3430:	df000017 	ldw	fp,0(sp)
    3434:	dec00204 	addi	sp,sp,8
    3438:	f800283a 	ret

0000343c <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    343c:	defff904 	addi	sp,sp,-28
    3440:	df000615 	stw	fp,24(sp)
    3444:	df000604 	addi	fp,sp,24
    3448:	e13ffe15 	stw	r4,-8(fp)
    344c:	e17fff15 	stw	r5,-4(fp)
    3450:	e0bfff17 	ldw	r2,-4(fp)
    3454:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3458:	0005303a 	rdctl	r2,status
    345c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3460:	e0fffb17 	ldw	r3,-20(fp)
    3464:	00bfff84 	movi	r2,-2
    3468:	1884703a 	and	r2,r3,r2
    346c:	1001703a 	wrctl	status,r2
  
  return context;
    3470:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    3474:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
    3478:	e0bffa17 	ldw	r2,-24(fp)
    347c:	00c00044 	movi	r3,1
    3480:	1884983a 	sll	r2,r3,r2
    3484:	1007883a 	mov	r3,r2
    3488:	00800034 	movhi	r2,0
    348c:	1098e804 	addi	r2,r2,25504
    3490:	10800017 	ldw	r2,0(r2)
    3494:	1886b03a 	or	r3,r3,r2
    3498:	00800034 	movhi	r2,0
    349c:	1098e804 	addi	r2,r2,25504
    34a0:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    34a4:	00800034 	movhi	r2,0
    34a8:	1098e804 	addi	r2,r2,25504
    34ac:	10800017 	ldw	r2,0(r2)
    34b0:	100170fa 	wrctl	ienable,r2
    34b4:	e0bffc17 	ldw	r2,-16(fp)
    34b8:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    34bc:	e0bffd17 	ldw	r2,-12(fp)
    34c0:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    34c4:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
    34c8:	e037883a 	mov	sp,fp
    34cc:	df000017 	ldw	fp,0(sp)
    34d0:	dec00104 	addi	sp,sp,4
    34d4:	f800283a 	ret

000034d8 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    34d8:	defff904 	addi	sp,sp,-28
    34dc:	df000615 	stw	fp,24(sp)
    34e0:	df000604 	addi	fp,sp,24
    34e4:	e13ffe15 	stw	r4,-8(fp)
    34e8:	e17fff15 	stw	r5,-4(fp)
    34ec:	e0bfff17 	ldw	r2,-4(fp)
    34f0:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    34f4:	0005303a 	rdctl	r2,status
    34f8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    34fc:	e0fffb17 	ldw	r3,-20(fp)
    3500:	00bfff84 	movi	r2,-2
    3504:	1884703a 	and	r2,r3,r2
    3508:	1001703a 	wrctl	status,r2
  
  return context;
    350c:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    3510:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
    3514:	e0bffa17 	ldw	r2,-24(fp)
    3518:	00c00044 	movi	r3,1
    351c:	1884983a 	sll	r2,r3,r2
    3520:	0084303a 	nor	r2,zero,r2
    3524:	1007883a 	mov	r3,r2
    3528:	00800034 	movhi	r2,0
    352c:	1098e804 	addi	r2,r2,25504
    3530:	10800017 	ldw	r2,0(r2)
    3534:	1886703a 	and	r3,r3,r2
    3538:	00800034 	movhi	r2,0
    353c:	1098e804 	addi	r2,r2,25504
    3540:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    3544:	00800034 	movhi	r2,0
    3548:	1098e804 	addi	r2,r2,25504
    354c:	10800017 	ldw	r2,0(r2)
    3550:	100170fa 	wrctl	ienable,r2
    3554:	e0bffc17 	ldw	r2,-16(fp)
    3558:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    355c:	e0bffd17 	ldw	r2,-12(fp)
    3560:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    3564:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
    3568:	e037883a 	mov	sp,fp
    356c:	df000017 	ldw	fp,0(sp)
    3570:	dec00104 	addi	sp,sp,4
    3574:	f800283a 	ret

00003578 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    3578:	defffc04 	addi	sp,sp,-16
    357c:	df000315 	stw	fp,12(sp)
    3580:	df000304 	addi	fp,sp,12
    3584:	e13ffe15 	stw	r4,-8(fp)
    3588:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
    358c:	000530fa 	rdctl	r2,ienable
    3590:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
    3594:	e0bfff17 	ldw	r2,-4(fp)
    3598:	00c00044 	movi	r3,1
    359c:	1884983a 	sll	r2,r3,r2
    35a0:	1007883a 	mov	r3,r2
    35a4:	e0bffd17 	ldw	r2,-12(fp)
    35a8:	1884703a 	and	r2,r3,r2
    35ac:	1004c03a 	cmpne	r2,r2,zero
    35b0:	10803fcc 	andi	r2,r2,255
}
    35b4:	e037883a 	mov	sp,fp
    35b8:	df000017 	ldw	fp,0(sp)
    35bc:	dec00104 	addi	sp,sp,4
    35c0:	f800283a 	ret

000035c4 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    35c4:	defff504 	addi	sp,sp,-44
    35c8:	dfc00a15 	stw	ra,40(sp)
    35cc:	df000915 	stw	fp,36(sp)
    35d0:	df000904 	addi	fp,sp,36
    35d4:	e13ffc15 	stw	r4,-16(fp)
    35d8:	e17ffd15 	stw	r5,-12(fp)
    35dc:	e1bffe15 	stw	r6,-8(fp)
    35e0:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
    35e4:	00bffa84 	movi	r2,-22
    35e8:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
    35ec:	e0bffd17 	ldw	r2,-12(fp)
    35f0:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    35f4:	e0bff817 	ldw	r2,-32(fp)
    35f8:	10800808 	cmpgei	r2,r2,32
    35fc:	1000271e 	bne	r2,zero,369c <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3600:	0005303a 	rdctl	r2,status
    3604:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3608:	e0fffa17 	ldw	r3,-24(fp)
    360c:	00bfff84 	movi	r2,-2
    3610:	1884703a 	and	r2,r3,r2
    3614:	1001703a 	wrctl	status,r2
  
  return context;
    3618:	e0bffa17 	ldw	r2,-24(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
    361c:	e0bff915 	stw	r2,-28(fp)

    alt_irq[id].handler = isr;
    3620:	00c00034 	movhi	r3,0
    3624:	18db1904 	addi	r3,r3,27748
    3628:	e0bff817 	ldw	r2,-32(fp)
    362c:	100490fa 	slli	r2,r2,3
    3630:	1885883a 	add	r2,r3,r2
    3634:	e0fffe17 	ldw	r3,-8(fp)
    3638:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
    363c:	00c00034 	movhi	r3,0
    3640:	18db1904 	addi	r3,r3,27748
    3644:	e0bff817 	ldw	r2,-32(fp)
    3648:	100490fa 	slli	r2,r2,3
    364c:	1885883a 	add	r2,r3,r2
    3650:	10800104 	addi	r2,r2,4
    3654:	e0ffff17 	ldw	r3,-4(fp)
    3658:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    365c:	e0bffe17 	ldw	r2,-8(fp)
    3660:	10000526 	beq	r2,zero,3678 <alt_iic_isr_register+0xb4>
    3664:	e0bff817 	ldw	r2,-32(fp)
    3668:	e13ffc17 	ldw	r4,-16(fp)
    366c:	100b883a 	mov	r5,r2
    3670:	000343c0 	call	343c <alt_ic_irq_enable>
    3674:	00000406 	br	3688 <alt_iic_isr_register+0xc4>
    3678:	e0bff817 	ldw	r2,-32(fp)
    367c:	e13ffc17 	ldw	r4,-16(fp)
    3680:	100b883a 	mov	r5,r2
    3684:	00034d80 	call	34d8 <alt_ic_irq_disable>
    3688:	e0bff715 	stw	r2,-36(fp)
    368c:	e0bff917 	ldw	r2,-28(fp)
    3690:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3694:	e0bffb17 	ldw	r2,-20(fp)
    3698:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
    369c:	e0bff717 	ldw	r2,-36(fp)
}
    36a0:	e037883a 	mov	sp,fp
    36a4:	dfc00117 	ldw	ra,4(sp)
    36a8:	df000017 	ldw	fp,0(sp)
    36ac:	dec00204 	addi	sp,sp,8
    36b0:	f800283a 	ret

000036b4 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
    36b4:	defffc04 	addi	sp,sp,-16
    36b8:	df000315 	stw	fp,12(sp)
    36bc:	df000304 	addi	fp,sp,12
    36c0:	e13ffd15 	stw	r4,-12(fp)
    36c4:	e17ffe15 	stw	r5,-8(fp)
    36c8:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
    36cc:	e0fffe17 	ldw	r3,-8(fp)
    36d0:	e0bffd17 	ldw	r2,-12(fp)
    36d4:	18800e26 	beq	r3,r2,3710 <alt_load_section+0x5c>
  {
    while( to != end )
    36d8:	00000a06 	br	3704 <alt_load_section+0x50>
    {
      *to++ = *from++;
    36dc:	e0bffd17 	ldw	r2,-12(fp)
    36e0:	10c00017 	ldw	r3,0(r2)
    36e4:	e0bffe17 	ldw	r2,-8(fp)
    36e8:	10c00015 	stw	r3,0(r2)
    36ec:	e0bffe17 	ldw	r2,-8(fp)
    36f0:	10800104 	addi	r2,r2,4
    36f4:	e0bffe15 	stw	r2,-8(fp)
    36f8:	e0bffd17 	ldw	r2,-12(fp)
    36fc:	10800104 	addi	r2,r2,4
    3700:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
    3704:	e0fffe17 	ldw	r3,-8(fp)
    3708:	e0bfff17 	ldw	r2,-4(fp)
    370c:	18bff31e 	bne	r3,r2,36dc <_gp+0xffff5a84>
    {
      *to++ = *from++;
    }
  }
}
    3710:	e037883a 	mov	sp,fp
    3714:	df000017 	ldw	fp,0(sp)
    3718:	dec00104 	addi	sp,sp,4
    371c:	f800283a 	ret

00003720 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    3720:	defffe04 	addi	sp,sp,-8
    3724:	dfc00115 	stw	ra,4(sp)
    3728:	df000015 	stw	fp,0(sp)
    372c:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
    3730:	01000034 	movhi	r4,0
    3734:	21172604 	addi	r4,r4,23704
    3738:	01400034 	movhi	r5,0
    373c:	29557804 	addi	r5,r5,21984
    3740:	01800034 	movhi	r6,0
    3744:	31972604 	addi	r6,r6,23704
    3748:	00036b40 	call	36b4 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
    374c:	01000034 	movhi	r4,0
    3750:	21000804 	addi	r4,r4,32
    3754:	01400034 	movhi	r5,0
    3758:	29400804 	addi	r5,r5,32
    375c:	01800034 	movhi	r6,0
    3760:	31806e04 	addi	r6,r6,440
    3764:	00036b40 	call	36b4 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
    3768:	01000034 	movhi	r4,0
    376c:	21156804 	addi	r4,r4,21920
    3770:	01400034 	movhi	r5,0
    3774:	29556804 	addi	r5,r5,21920
    3778:	01800034 	movhi	r6,0
    377c:	31957804 	addi	r6,r6,21984
    3780:	00036b40 	call	36b4 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
    3784:	00049200 	call	4920 <alt_dcache_flush_all>
  alt_icache_flush_all();
    3788:	0004d900 	call	4d90 <alt_icache_flush_all>
}
    378c:	e037883a 	mov	sp,fp
    3790:	dfc00117 	ldw	ra,4(sp)
    3794:	df000017 	ldw	fp,0(sp)
    3798:	dec00204 	addi	sp,sp,8
    379c:	f800283a 	ret

000037a0 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    37a0:	defffd04 	addi	sp,sp,-12
    37a4:	dfc00215 	stw	ra,8(sp)
    37a8:	df000115 	stw	fp,4(sp)
    37ac:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    37b0:	0009883a 	mov	r4,zero
    37b4:	0003d9c0 	call	3d9c <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
    37b8:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    37bc:	0003dd00 	call	3dd0 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    37c0:	01000034 	movhi	r4,0
    37c4:	21156c04 	addi	r4,r4,21936
    37c8:	01400034 	movhi	r5,0
    37cc:	29556c04 	addi	r5,r5,21936
    37d0:	01800034 	movhi	r6,0
    37d4:	31956c04 	addi	r6,r6,21936
    37d8:	0004e800 	call	4e80 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
    37dc:	0004a800 	call	4a80 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
    37e0:	01000034 	movhi	r4,0
    37e4:	2112b704 	addi	r4,r4,19164
    37e8:	00051400 	call	5140 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    37ec:	d121d317 	ldw	r4,-30900(gp)
    37f0:	d0e1d417 	ldw	r3,-30896(gp)
    37f4:	d0a1d517 	ldw	r2,-30892(gp)
    37f8:	180b883a 	mov	r5,r3
    37fc:	100d883a 	mov	r6,r2
    3800:	00011140 	call	1114 <main>
    3804:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
    3808:	01000044 	movi	r4,1
    380c:	00048580 	call	4858 <close>
  exit (result);
    3810:	e13fff17 	ldw	r4,-4(fp)
    3814:	00051540 	call	5154 <exit>

00003818 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3818:	defffe04 	addi	sp,sp,-8
    381c:	dfc00115 	stw	ra,4(sp)
    3820:	df000015 	stw	fp,0(sp)
    3824:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    3828:	00800034 	movhi	r2,0
    382c:	10972104 	addi	r2,r2,23684
    3830:	10800017 	ldw	r2,0(r2)
    3834:	10000526 	beq	r2,zero,384c <alt_get_errno+0x34>
    3838:	00800034 	movhi	r2,0
    383c:	10972104 	addi	r2,r2,23684
    3840:	10800017 	ldw	r2,0(r2)
    3844:	103ee83a 	callr	r2
    3848:	00000206 	br	3854 <alt_get_errno+0x3c>
    384c:	00800034 	movhi	r2,0
    3850:	1098ee04 	addi	r2,r2,25528
}
    3854:	e037883a 	mov	sp,fp
    3858:	dfc00117 	ldw	ra,4(sp)
    385c:	df000017 	ldw	fp,0(sp)
    3860:	dec00204 	addi	sp,sp,8
    3864:	f800283a 	ret

00003868 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    3868:	defffd04 	addi	sp,sp,-12
    386c:	df000215 	stw	fp,8(sp)
    3870:	df000204 	addi	fp,sp,8
    3874:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    3878:	e0bfff17 	ldw	r2,-4(fp)
    387c:	10800217 	ldw	r2,8(r2)
    3880:	10d00034 	orhi	r3,r2,16384
    3884:	e0bfff17 	ldw	r2,-4(fp)
    3888:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    388c:	e03ffe15 	stw	zero,-8(fp)
    3890:	00001d06 	br	3908 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    3894:	00c00034 	movhi	r3,0
    3898:	18d5b604 	addi	r3,r3,22232
    389c:	e0bffe17 	ldw	r2,-8(fp)
    38a0:	10800324 	muli	r2,r2,12
    38a4:	1885883a 	add	r2,r3,r2
    38a8:	10c00017 	ldw	r3,0(r2)
    38ac:	e0bfff17 	ldw	r2,-4(fp)
    38b0:	10800017 	ldw	r2,0(r2)
    38b4:	1880111e 	bne	r3,r2,38fc <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    38b8:	00c00034 	movhi	r3,0
    38bc:	18d5b604 	addi	r3,r3,22232
    38c0:	e0bffe17 	ldw	r2,-8(fp)
    38c4:	10800324 	muli	r2,r2,12
    38c8:	1885883a 	add	r2,r3,r2
    38cc:	10800204 	addi	r2,r2,8
    38d0:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    38d4:	1000090e 	bge	r2,zero,38fc <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    38d8:	e0bffe17 	ldw	r2,-8(fp)
    38dc:	10c00324 	muli	r3,r2,12
    38e0:	00800034 	movhi	r2,0
    38e4:	1095b604 	addi	r2,r2,22232
    38e8:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    38ec:	e0bfff17 	ldw	r2,-4(fp)
    38f0:	18800226 	beq	r3,r2,38fc <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    38f4:	00bffcc4 	movi	r2,-13
    38f8:	00000a06 	br	3924 <alt_file_locked+0xbc>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    38fc:	e0bffe17 	ldw	r2,-8(fp)
    3900:	10800044 	addi	r2,r2,1
    3904:	e0bffe15 	stw	r2,-8(fp)
    3908:	00800034 	movhi	r2,0
    390c:	10972004 	addi	r2,r2,23680
    3910:	10800017 	ldw	r2,0(r2)
    3914:	1007883a 	mov	r3,r2
    3918:	e0bffe17 	ldw	r2,-8(fp)
    391c:	18bfdd2e 	bgeu	r3,r2,3894 <_gp+0xffff5c3c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    3920:	0005883a 	mov	r2,zero
}
    3924:	e037883a 	mov	sp,fp
    3928:	df000017 	ldw	fp,0(sp)
    392c:	dec00104 	addi	sp,sp,4
    3930:	f800283a 	ret

00003934 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    3934:	defff604 	addi	sp,sp,-40
    3938:	dfc00915 	stw	ra,36(sp)
    393c:	df000815 	stw	fp,32(sp)
    3940:	df000804 	addi	fp,sp,32
    3944:	e13ffd15 	stw	r4,-12(fp)
    3948:	e17ffe15 	stw	r5,-8(fp)
    394c:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    3950:	00bfffc4 	movi	r2,-1
    3954:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
    3958:	00bffb44 	movi	r2,-19
    395c:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
    3960:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    3964:	e13ffd17 	ldw	r4,-12(fp)
    3968:	01400034 	movhi	r5,0
    396c:	29571e04 	addi	r5,r5,23672
    3970:	0004b380 	call	4b38 <alt_find_dev>
    3974:	e0bff815 	stw	r2,-32(fp)
    3978:	e0bff817 	ldw	r2,-32(fp)
    397c:	1000051e 	bne	r2,zero,3994 <open+0x60>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    3980:	e13ffd17 	ldw	r4,-12(fp)
    3984:	0004bc80 	call	4bc8 <alt_find_file>
    3988:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
    398c:	00800044 	movi	r2,1
    3990:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    3994:	e0bff817 	ldw	r2,-32(fp)
    3998:	10002926 	beq	r2,zero,3a40 <open+0x10c>
  {
    if ((index = alt_get_fd (dev)) < 0)
    399c:	e13ff817 	ldw	r4,-32(fp)
    39a0:	0004cdc0 	call	4cdc <alt_get_fd>
    39a4:	e0bff915 	stw	r2,-28(fp)
    39a8:	e0bff917 	ldw	r2,-28(fp)
    39ac:	1000030e 	bge	r2,zero,39bc <open+0x88>
    {
      status = index;
    39b0:	e0bff917 	ldw	r2,-28(fp)
    39b4:	e0bffa15 	stw	r2,-24(fp)
    39b8:	00002306 	br	3a48 <open+0x114>
    }
    else
    {
      fd = &alt_fd_list[index];
    39bc:	e0bff917 	ldw	r2,-28(fp)
    39c0:	10c00324 	muli	r3,r2,12
    39c4:	00800034 	movhi	r2,0
    39c8:	1095b604 	addi	r2,r2,22232
    39cc:	1885883a 	add	r2,r3,r2
    39d0:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    39d4:	e0fffe17 	ldw	r3,-8(fp)
    39d8:	00900034 	movhi	r2,16384
    39dc:	10bfffc4 	addi	r2,r2,-1
    39e0:	1886703a 	and	r3,r3,r2
    39e4:	e0bffc17 	ldw	r2,-16(fp)
    39e8:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    39ec:	e0bffb17 	ldw	r2,-20(fp)
    39f0:	1000051e 	bne	r2,zero,3a08 <open+0xd4>
    39f4:	e13ffc17 	ldw	r4,-16(fp)
    39f8:	00038680 	call	3868 <alt_file_locked>
    39fc:	e0bffa15 	stw	r2,-24(fp)
    3a00:	e0bffa17 	ldw	r2,-24(fp)
    3a04:	10001016 	blt	r2,zero,3a48 <open+0x114>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    3a08:	e0bff817 	ldw	r2,-32(fp)
    3a0c:	10800317 	ldw	r2,12(r2)
    3a10:	10000826 	beq	r2,zero,3a34 <open+0x100>
    3a14:	e0bff817 	ldw	r2,-32(fp)
    3a18:	10800317 	ldw	r2,12(r2)
    3a1c:	e13ffc17 	ldw	r4,-16(fp)
    3a20:	e17ffd17 	ldw	r5,-12(fp)
    3a24:	e1bffe17 	ldw	r6,-8(fp)
    3a28:	e1ffff17 	ldw	r7,-4(fp)
    3a2c:	103ee83a 	callr	r2
    3a30:	00000106 	br	3a38 <open+0x104>
    3a34:	0005883a 	mov	r2,zero
    3a38:	e0bffa15 	stw	r2,-24(fp)
    3a3c:	00000206 	br	3a48 <open+0x114>
      }
    }
  }
  else
  {
    status = -ENODEV;
    3a40:	00bffb44 	movi	r2,-19
    3a44:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    3a48:	e0bffa17 	ldw	r2,-24(fp)
    3a4c:	1000080e 	bge	r2,zero,3a70 <open+0x13c>
  {
    alt_release_fd (index);  
    3a50:	e13ff917 	ldw	r4,-28(fp)
    3a54:	0003bc80 	call	3bc8 <alt_release_fd>
    ALT_ERRNO = -status;
    3a58:	00038180 	call	3818 <alt_get_errno>
    3a5c:	e0fffa17 	ldw	r3,-24(fp)
    3a60:	00c7c83a 	sub	r3,zero,r3
    3a64:	10c00015 	stw	r3,0(r2)
    return -1;
    3a68:	00bfffc4 	movi	r2,-1
    3a6c:	00000106 	br	3a74 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
    3a70:	e0bff917 	ldw	r2,-28(fp)
}
    3a74:	e037883a 	mov	sp,fp
    3a78:	dfc00117 	ldw	ra,4(sp)
    3a7c:	df000017 	ldw	fp,0(sp)
    3a80:	dec00204 	addi	sp,sp,8
    3a84:	f800283a 	ret

00003a88 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3a88:	defffe04 	addi	sp,sp,-8
    3a8c:	dfc00115 	stw	ra,4(sp)
    3a90:	df000015 	stw	fp,0(sp)
    3a94:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    3a98:	00800034 	movhi	r2,0
    3a9c:	10972104 	addi	r2,r2,23684
    3aa0:	10800017 	ldw	r2,0(r2)
    3aa4:	10000526 	beq	r2,zero,3abc <alt_get_errno+0x34>
    3aa8:	00800034 	movhi	r2,0
    3aac:	10972104 	addi	r2,r2,23684
    3ab0:	10800017 	ldw	r2,0(r2)
    3ab4:	103ee83a 	callr	r2
    3ab8:	00000206 	br	3ac4 <alt_get_errno+0x3c>
    3abc:	00800034 	movhi	r2,0
    3ac0:	1098ee04 	addi	r2,r2,25528
}
    3ac4:	e037883a 	mov	sp,fp
    3ac8:	dfc00117 	ldw	ra,4(sp)
    3acc:	df000017 	ldw	fp,0(sp)
    3ad0:	dec00204 	addi	sp,sp,8
    3ad4:	f800283a 	ret

00003ad8 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
    3ad8:	defff904 	addi	sp,sp,-28
    3adc:	dfc00615 	stw	ra,24(sp)
    3ae0:	df000515 	stw	fp,20(sp)
    3ae4:	df000504 	addi	fp,sp,20
    3ae8:	e13ffd15 	stw	r4,-12(fp)
    3aec:	e17ffe15 	stw	r5,-8(fp)
    3af0:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    3af4:	e0bffd17 	ldw	r2,-12(fp)
    3af8:	10000616 	blt	r2,zero,3b14 <read+0x3c>
    3afc:	e0bffd17 	ldw	r2,-12(fp)
    3b00:	10c00324 	muli	r3,r2,12
    3b04:	00800034 	movhi	r2,0
    3b08:	1095b604 	addi	r2,r2,22232
    3b0c:	1885883a 	add	r2,r3,r2
    3b10:	00000106 	br	3b18 <read+0x40>
    3b14:	0005883a 	mov	r2,zero
    3b18:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
    3b1c:	e0bffb17 	ldw	r2,-20(fp)
    3b20:	10002026 	beq	r2,zero,3ba4 <read+0xcc>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
    3b24:	e0bffb17 	ldw	r2,-20(fp)
    3b28:	10800217 	ldw	r2,8(r2)
    3b2c:	108000cc 	andi	r2,r2,3
    3b30:	10800060 	cmpeqi	r2,r2,1
    3b34:	1000171e 	bne	r2,zero,3b94 <read+0xbc>
        (fd->dev->read))
    3b38:	e0bffb17 	ldw	r2,-20(fp)
    3b3c:	10800017 	ldw	r2,0(r2)
    3b40:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
    3b44:	10001326 	beq	r2,zero,3b94 <read+0xbc>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
    3b48:	e0bffb17 	ldw	r2,-20(fp)
    3b4c:	10800017 	ldw	r2,0(r2)
    3b50:	10c00517 	ldw	r3,20(r2)
    3b54:	e0bfff17 	ldw	r2,-4(fp)
    3b58:	e13ffb17 	ldw	r4,-20(fp)
    3b5c:	e17ffe17 	ldw	r5,-8(fp)
    3b60:	100d883a 	mov	r6,r2
    3b64:	183ee83a 	callr	r3
    3b68:	e0bffc15 	stw	r2,-16(fp)
    3b6c:	e0bffc17 	ldw	r2,-16(fp)
    3b70:	1000060e 	bge	r2,zero,3b8c <read+0xb4>
        {
          ALT_ERRNO = -rval;
    3b74:	0003a880 	call	3a88 <alt_get_errno>
    3b78:	e0fffc17 	ldw	r3,-16(fp)
    3b7c:	00c7c83a 	sub	r3,zero,r3
    3b80:	10c00015 	stw	r3,0(r2)
          return -1;
    3b84:	00bfffc4 	movi	r2,-1
    3b88:	00000a06 	br	3bb4 <read+0xdc>
        }
        return rval;
    3b8c:	e0bffc17 	ldw	r2,-16(fp)
    3b90:	00000806 	br	3bb4 <read+0xdc>
      }
      else
      {
        ALT_ERRNO = EACCES;
    3b94:	0003a880 	call	3a88 <alt_get_errno>
    3b98:	00c00344 	movi	r3,13
    3b9c:	10c00015 	stw	r3,0(r2)
    3ba0:	00000306 	br	3bb0 <read+0xd8>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
    3ba4:	0003a880 	call	3a88 <alt_get_errno>
    3ba8:	00c01444 	movi	r3,81
    3bac:	10c00015 	stw	r3,0(r2)
  }
  return -1;
    3bb0:	00bfffc4 	movi	r2,-1
}
    3bb4:	e037883a 	mov	sp,fp
    3bb8:	dfc00117 	ldw	ra,4(sp)
    3bbc:	df000017 	ldw	fp,0(sp)
    3bc0:	dec00204 	addi	sp,sp,8
    3bc4:	f800283a 	ret

00003bc8 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    3bc8:	defffe04 	addi	sp,sp,-8
    3bcc:	df000115 	stw	fp,4(sp)
    3bd0:	df000104 	addi	fp,sp,4
    3bd4:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    3bd8:	e0bfff17 	ldw	r2,-4(fp)
    3bdc:	108000d0 	cmplti	r2,r2,3
    3be0:	10000d1e 	bne	r2,zero,3c18 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
    3be4:	00c00034 	movhi	r3,0
    3be8:	18d5b604 	addi	r3,r3,22232
    3bec:	e0bfff17 	ldw	r2,-4(fp)
    3bf0:	10800324 	muli	r2,r2,12
    3bf4:	1885883a 	add	r2,r3,r2
    3bf8:	10800204 	addi	r2,r2,8
    3bfc:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    3c00:	00c00034 	movhi	r3,0
    3c04:	18d5b604 	addi	r3,r3,22232
    3c08:	e0bfff17 	ldw	r2,-4(fp)
    3c0c:	10800324 	muli	r2,r2,12
    3c10:	1885883a 	add	r2,r3,r2
    3c14:	10000015 	stw	zero,0(r2)
  }
}
    3c18:	e037883a 	mov	sp,fp
    3c1c:	df000017 	ldw	fp,0(sp)
    3c20:	dec00104 	addi	sp,sp,4
    3c24:	f800283a 	ret

00003c28 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3c28:	defffe04 	addi	sp,sp,-8
    3c2c:	dfc00115 	stw	ra,4(sp)
    3c30:	df000015 	stw	fp,0(sp)
    3c34:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    3c38:	00800034 	movhi	r2,0
    3c3c:	10972104 	addi	r2,r2,23684
    3c40:	10800017 	ldw	r2,0(r2)
    3c44:	10000526 	beq	r2,zero,3c5c <alt_get_errno+0x34>
    3c48:	00800034 	movhi	r2,0
    3c4c:	10972104 	addi	r2,r2,23684
    3c50:	10800017 	ldw	r2,0(r2)
    3c54:	103ee83a 	callr	r2
    3c58:	00000206 	br	3c64 <alt_get_errno+0x3c>
    3c5c:	00800034 	movhi	r2,0
    3c60:	1098ee04 	addi	r2,r2,25528
}
    3c64:	e037883a 	mov	sp,fp
    3c68:	dfc00117 	ldw	ra,4(sp)
    3c6c:	df000017 	ldw	fp,0(sp)
    3c70:	dec00204 	addi	sp,sp,8
    3c74:	f800283a 	ret

00003c78 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    3c78:	defff904 	addi	sp,sp,-28
    3c7c:	dfc00615 	stw	ra,24(sp)
    3c80:	df000515 	stw	fp,20(sp)
    3c84:	df000504 	addi	fp,sp,20
    3c88:	e13ffd15 	stw	r4,-12(fp)
    3c8c:	e17ffe15 	stw	r5,-8(fp)
    3c90:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    3c94:	e0bffd17 	ldw	r2,-12(fp)
    3c98:	10000616 	blt	r2,zero,3cb4 <write+0x3c>
    3c9c:	e0bffd17 	ldw	r2,-12(fp)
    3ca0:	10c00324 	muli	r3,r2,12
    3ca4:	00800034 	movhi	r2,0
    3ca8:	1095b604 	addi	r2,r2,22232
    3cac:	1885883a 	add	r2,r3,r2
    3cb0:	00000106 	br	3cb8 <write+0x40>
    3cb4:	0005883a 	mov	r2,zero
    3cb8:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
    3cbc:	e0bffb17 	ldw	r2,-20(fp)
    3cc0:	10001f26 	beq	r2,zero,3d40 <write+0xc8>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
    3cc4:	e0bffb17 	ldw	r2,-20(fp)
    3cc8:	10800217 	ldw	r2,8(r2)
    3ccc:	108000cc 	andi	r2,r2,3
    3cd0:	10001726 	beq	r2,zero,3d30 <write+0xb8>
    3cd4:	e0bffb17 	ldw	r2,-20(fp)
    3cd8:	10800017 	ldw	r2,0(r2)
    3cdc:	10800617 	ldw	r2,24(r2)
    3ce0:	10001326 	beq	r2,zero,3d30 <write+0xb8>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
    3ce4:	e0bffb17 	ldw	r2,-20(fp)
    3ce8:	10800017 	ldw	r2,0(r2)
    3cec:	10c00617 	ldw	r3,24(r2)
    3cf0:	e0bfff17 	ldw	r2,-4(fp)
    3cf4:	e13ffb17 	ldw	r4,-20(fp)
    3cf8:	e17ffe17 	ldw	r5,-8(fp)
    3cfc:	100d883a 	mov	r6,r2
    3d00:	183ee83a 	callr	r3
    3d04:	e0bffc15 	stw	r2,-16(fp)
    3d08:	e0bffc17 	ldw	r2,-16(fp)
    3d0c:	1000060e 	bge	r2,zero,3d28 <write+0xb0>
      {
        ALT_ERRNO = -rval;
    3d10:	0003c280 	call	3c28 <alt_get_errno>
    3d14:	e0fffc17 	ldw	r3,-16(fp)
    3d18:	00c7c83a 	sub	r3,zero,r3
    3d1c:	10c00015 	stw	r3,0(r2)
        return -1;
    3d20:	00bfffc4 	movi	r2,-1
    3d24:	00000a06 	br	3d50 <write+0xd8>
      }
      return rval;
    3d28:	e0bffc17 	ldw	r2,-16(fp)
    3d2c:	00000806 	br	3d50 <write+0xd8>
    }
    else
    {
      ALT_ERRNO = EACCES;
    3d30:	0003c280 	call	3c28 <alt_get_errno>
    3d34:	00c00344 	movi	r3,13
    3d38:	10c00015 	stw	r3,0(r2)
    3d3c:	00000306 	br	3d4c <write+0xd4>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
    3d40:	0003c280 	call	3c28 <alt_get_errno>
    3d44:	00c01444 	movi	r3,81
    3d48:	10c00015 	stw	r3,0(r2)
  }
  return -1;
    3d4c:	00bfffc4 	movi	r2,-1
}
    3d50:	e037883a 	mov	sp,fp
    3d54:	dfc00117 	ldw	ra,4(sp)
    3d58:	df000017 	ldw	fp,0(sp)
    3d5c:	dec00204 	addi	sp,sp,8
    3d60:	f800283a 	ret

00003d64 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
    3d64:	defffd04 	addi	sp,sp,-12
    3d68:	dfc00215 	stw	ra,8(sp)
    3d6c:	df000115 	stw	fp,4(sp)
    3d70:	df000104 	addi	fp,sp,4
    3d74:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    3d78:	e13fff17 	ldw	r4,-4(fp)
    3d7c:	01400034 	movhi	r5,0
    3d80:	29571e04 	addi	r5,r5,23672
    3d84:	00049e00 	call	49e0 <alt_dev_llist_insert>
}
    3d88:	e037883a 	mov	sp,fp
    3d8c:	dfc00117 	ldw	ra,4(sp)
    3d90:	df000017 	ldw	fp,0(sp)
    3d94:	dec00204 	addi	sp,sp,8
    3d98:	f800283a 	ret

00003d9c <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    3d9c:	defffd04 	addi	sp,sp,-12
    3da0:	dfc00215 	stw	ra,8(sp)
    3da4:	df000115 	stw	fp,4(sp)
    3da8:	df000104 	addi	fp,sp,4
    3dac:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU, cpu);
    3db0:	00050940 	call	5094 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    3db4:	00800044 	movi	r2,1
    3db8:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    3dbc:	e037883a 	mov	sp,fp
    3dc0:	dfc00117 	ldw	ra,4(sp)
    3dc4:	df000017 	ldw	fp,0(sp)
    3dc8:	dec00204 	addi	sp,sp,8
    3dcc:	f800283a 	ret

00003dd0 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    3dd0:	defffe04 	addi	sp,sp,-8
    3dd4:	dfc00115 	stw	ra,4(sp)
    3dd8:	df000015 	stw	fp,0(sp)
    3ddc:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( SERVICE_TIMER, service_timer);
    3de0:	0125c014 	movui	r4,38656
    3de4:	000b883a 	mov	r5,zero
    3de8:	018000c4 	movi	r6,3
    3dec:	01c9c404 	movi	r7,10000
    3df0:	0003ea00 	call	3ea0 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( SYS_TIMER, sys_timer);
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYS_ID, sys_id);
    3df4:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( PC_UART, pc_uart);
    3df8:	01000034 	movhi	r4,0
    3dfc:	21158504 	addi	r4,r4,22036
    3e00:	000b883a 	mov	r5,zero
    3e04:	01800044 	movi	r6,1
    3e08:	00040380 	call	4038 <altera_avalon_uart_init>
    3e0c:	01000034 	movhi	r4,0
    3e10:	21157b04 	addi	r4,r4,21996
    3e14:	0003d640 	call	3d64 <alt_dev_reg>
}
    3e18:	e037883a 	mov	sp,fp
    3e1c:	dfc00117 	ldw	ra,4(sp)
    3e20:	df000017 	ldw	fp,0(sp)
    3e24:	dec00204 	addi	sp,sp,8
    3e28:	f800283a 	ret

00003e2c <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
    3e2c:	defffa04 	addi	sp,sp,-24
    3e30:	dfc00515 	stw	ra,20(sp)
    3e34:	df000415 	stw	fp,16(sp)
    3e38:	df000404 	addi	fp,sp,16
    3e3c:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
    3e40:	0007883a 	mov	r3,zero
    3e44:	e0bfff17 	ldw	r2,-4(fp)
    3e48:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
    3e4c:	e0bfff17 	ldw	r2,-4(fp)
    3e50:	10800104 	addi	r2,r2,4
    3e54:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3e58:	0005303a 	rdctl	r2,status
    3e5c:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3e60:	e0fffd17 	ldw	r3,-12(fp)
    3e64:	00bfff84 	movi	r2,-2
    3e68:	1884703a 	and	r2,r3,r2
    3e6c:	1001703a 	wrctl	status,r2
  
  return context;
    3e70:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
    3e74:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
    3e78:	0004f900 	call	4f90 <alt_tick>
    3e7c:	e0bffc17 	ldw	r2,-16(fp)
    3e80:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3e84:	e0bffe17 	ldw	r2,-8(fp)
    3e88:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
    3e8c:	e037883a 	mov	sp,fp
    3e90:	dfc00117 	ldw	ra,4(sp)
    3e94:	df000017 	ldw	fp,0(sp)
    3e98:	dec00204 	addi	sp,sp,8
    3e9c:	f800283a 	ret

00003ea0 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
    3ea0:	defff804 	addi	sp,sp,-32
    3ea4:	dfc00715 	stw	ra,28(sp)
    3ea8:	df000615 	stw	fp,24(sp)
    3eac:	df000604 	addi	fp,sp,24
    3eb0:	e13ffc15 	stw	r4,-16(fp)
    3eb4:	e17ffd15 	stw	r5,-12(fp)
    3eb8:	e1bffe15 	stw	r6,-8(fp)
    3ebc:	e1ffff15 	stw	r7,-4(fp)
    3ec0:	e0bfff17 	ldw	r2,-4(fp)
    3ec4:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
    3ec8:	00800034 	movhi	r2,0
    3ecc:	1098ec04 	addi	r2,r2,25520
    3ed0:	10800017 	ldw	r2,0(r2)
    3ed4:	1000041e 	bne	r2,zero,3ee8 <alt_avalon_timer_sc_init+0x48>
  {
    _alt_tick_rate = nticks;
    3ed8:	00800034 	movhi	r2,0
    3edc:	1098ec04 	addi	r2,r2,25520
    3ee0:	e0fffb17 	ldw	r3,-20(fp)
    3ee4:	10c00015 	stw	r3,0(r2)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
    3ee8:	e0bffc17 	ldw	r2,-16(fp)
    3eec:	10800104 	addi	r2,r2,4
    3ef0:	00c001c4 	movi	r3,7
    3ef4:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
    3ef8:	d8000015 	stw	zero,0(sp)
    3efc:	e13ffd17 	ldw	r4,-12(fp)
    3f00:	e17ffe17 	ldw	r5,-8(fp)
    3f04:	01800034 	movhi	r6,0
    3f08:	318f8b04 	addi	r6,r6,15916
    3f0c:	e1fffc17 	ldw	r7,-16(fp)
    3f10:	00033ec0 	call	33ec <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
    3f14:	e037883a 	mov	sp,fp
    3f18:	dfc00117 	ldw	ra,4(sp)
    3f1c:	df000017 	ldw	fp,0(sp)
    3f20:	dec00204 	addi	sp,sp,8
    3f24:	f800283a 	ret

00003f28 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    3f28:	defffa04 	addi	sp,sp,-24
    3f2c:	dfc00515 	stw	ra,20(sp)
    3f30:	df000415 	stw	fp,16(sp)
    3f34:	df000404 	addi	fp,sp,16
    3f38:	e13ffd15 	stw	r4,-12(fp)
    3f3c:	e17ffe15 	stw	r5,-8(fp)
    3f40:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    3f44:	e0bffd17 	ldw	r2,-12(fp)
    3f48:	10800017 	ldw	r2,0(r2)
    3f4c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
    3f50:	e0bffc17 	ldw	r2,-16(fp)
    3f54:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    3f58:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_read(&dev->state, buffer, space,
    3f5c:	10800217 	ldw	r2,8(r2)
    3f60:	1809883a 	mov	r4,r3
    3f64:	e17ffe17 	ldw	r5,-8(fp)
    3f68:	e1bfff17 	ldw	r6,-4(fp)
    3f6c:	100f883a 	mov	r7,r2
    3f70:	00044300 	call	4430 <altera_avalon_uart_read>
      fd->fd_flags);
}
    3f74:	e037883a 	mov	sp,fp
    3f78:	dfc00117 	ldw	ra,4(sp)
    3f7c:	df000017 	ldw	fp,0(sp)
    3f80:	dec00204 	addi	sp,sp,8
    3f84:	f800283a 	ret

00003f88 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    3f88:	defffa04 	addi	sp,sp,-24
    3f8c:	dfc00515 	stw	ra,20(sp)
    3f90:	df000415 	stw	fp,16(sp)
    3f94:	df000404 	addi	fp,sp,16
    3f98:	e13ffd15 	stw	r4,-12(fp)
    3f9c:	e17ffe15 	stw	r5,-8(fp)
    3fa0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    3fa4:	e0bffd17 	ldw	r2,-12(fp)
    3fa8:	10800017 	ldw	r2,0(r2)
    3fac:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
    3fb0:	e0bffc17 	ldw	r2,-16(fp)
    3fb4:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    3fb8:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_write(&dev->state, buffer, space,
    3fbc:	10800217 	ldw	r2,8(r2)
    3fc0:	1809883a 	mov	r4,r3
    3fc4:	e17ffe17 	ldw	r5,-8(fp)
    3fc8:	e1bfff17 	ldw	r6,-4(fp)
    3fcc:	100f883a 	mov	r7,r2
    3fd0:	00046600 	call	4660 <altera_avalon_uart_write>
      fd->fd_flags);
}
    3fd4:	e037883a 	mov	sp,fp
    3fd8:	dfc00117 	ldw	ra,4(sp)
    3fdc:	df000017 	ldw	fp,0(sp)
    3fe0:	dec00204 	addi	sp,sp,8
    3fe4:	f800283a 	ret

00003fe8 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
    3fe8:	defffc04 	addi	sp,sp,-16
    3fec:	dfc00315 	stw	ra,12(sp)
    3ff0:	df000215 	stw	fp,8(sp)
    3ff4:	df000204 	addi	fp,sp,8
    3ff8:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    3ffc:	e0bfff17 	ldw	r2,-4(fp)
    4000:	10800017 	ldw	r2,0(r2)
    4004:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
    4008:	e0bffe17 	ldw	r2,-8(fp)
    400c:	10c00a04 	addi	r3,r2,40
    4010:	e0bfff17 	ldw	r2,-4(fp)
    4014:	10800217 	ldw	r2,8(r2)
    4018:	1809883a 	mov	r4,r3
    401c:	100b883a 	mov	r5,r2
    4020:	000438c0 	call	438c <altera_avalon_uart_close>
}
    4024:	e037883a 	mov	sp,fp
    4028:	dfc00117 	ldw	ra,4(sp)
    402c:	df000017 	ldw	fp,0(sp)
    4030:	dec00204 	addi	sp,sp,8
    4034:	f800283a 	ret

00004038 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
    4038:	defff804 	addi	sp,sp,-32
    403c:	dfc00715 	stw	ra,28(sp)
    4040:	df000615 	stw	fp,24(sp)
    4044:	df000604 	addi	fp,sp,24
    4048:	e13ffd15 	stw	r4,-12(fp)
    404c:	e17ffe15 	stw	r5,-8(fp)
    4050:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
    4054:	e0bffd17 	ldw	r2,-12(fp)
    4058:	10800017 	ldw	r2,0(r2)
    405c:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
    4060:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
    4064:	1000041e 	bne	r2,zero,4078 <altera_avalon_uart_init+0x40>
    4068:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
    406c:	1000021e 	bne	r2,zero,4078 <altera_avalon_uart_init+0x40>
    4070:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
    4074:	10000226 	beq	r2,zero,4080 <altera_avalon_uart_init+0x48>
    4078:	00800044 	movi	r2,1
    407c:	00000106 	br	4084 <altera_avalon_uart_init+0x4c>
    4080:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
    4084:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
    4088:	e0bffc17 	ldw	r2,-16(fp)
    408c:	10000f1e 	bne	r2,zero,40cc <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
    4090:	e0bffd17 	ldw	r2,-12(fp)
    4094:	00c32004 	movi	r3,3200
    4098:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
    409c:	e0bffb17 	ldw	r2,-20(fp)
    40a0:	10800304 	addi	r2,r2,12
    40a4:	e0fffd17 	ldw	r3,-12(fp)
    40a8:	18c00117 	ldw	r3,4(r3)
    40ac:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
    40b0:	d8000015 	stw	zero,0(sp)
    40b4:	e13ffe17 	ldw	r4,-8(fp)
    40b8:	e17fff17 	ldw	r5,-4(fp)
    40bc:	01800034 	movhi	r6,0
    40c0:	31903804 	addi	r6,r6,16608
    40c4:	e1fffd17 	ldw	r7,-12(fp)
    40c8:	00033ec0 	call	33ec <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
    40cc:	e037883a 	mov	sp,fp
    40d0:	dfc00117 	ldw	ra,4(sp)
    40d4:	df000017 	ldw	fp,0(sp)
    40d8:	dec00204 	addi	sp,sp,8
    40dc:	f800283a 	ret

000040e0 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
    40e0:	defffa04 	addi	sp,sp,-24
    40e4:	dfc00515 	stw	ra,20(sp)
    40e8:	df000415 	stw	fp,16(sp)
    40ec:	df000404 	addi	fp,sp,16
    40f0:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
    40f4:	e0bfff17 	ldw	r2,-4(fp)
    40f8:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
    40fc:	e0bffc17 	ldw	r2,-16(fp)
    4100:	10800017 	ldw	r2,0(r2)
    4104:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
    4108:	e0bffd17 	ldw	r2,-12(fp)
    410c:	10800204 	addi	r2,r2,8
    4110:	10800037 	ldwio	r2,0(r2)
    4114:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
    4118:	e0bffd17 	ldw	r2,-12(fp)
    411c:	10800204 	addi	r2,r2,8
    4120:	0007883a 	mov	r3,zero
    4124:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
    4128:	e0bffd17 	ldw	r2,-12(fp)
    412c:	10800204 	addi	r2,r2,8
    4130:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
    4134:	e0bffe17 	ldw	r2,-8(fp)
    4138:	1080200c 	andi	r2,r2,128
    413c:	10000326 	beq	r2,zero,414c <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
    4140:	e13ffc17 	ldw	r4,-16(fp)
    4144:	e17ffe17 	ldw	r5,-8(fp)
    4148:	00041780 	call	4178 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
    414c:	e0bffe17 	ldw	r2,-8(fp)
    4150:	1081100c 	andi	r2,r2,1088
    4154:	10000326 	beq	r2,zero,4164 <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
    4158:	e13ffc17 	ldw	r4,-16(fp)
    415c:	e17ffe17 	ldw	r5,-8(fp)
    4160:	00042500 	call	4250 <altera_avalon_uart_txirq>
  }
  

}
    4164:	e037883a 	mov	sp,fp
    4168:	dfc00117 	ldw	ra,4(sp)
    416c:	df000017 	ldw	fp,0(sp)
    4170:	dec00204 	addi	sp,sp,8
    4174:	f800283a 	ret

00004178 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
    4178:	defffc04 	addi	sp,sp,-16
    417c:	df000315 	stw	fp,12(sp)
    4180:	df000304 	addi	fp,sp,12
    4184:	e13ffe15 	stw	r4,-8(fp)
    4188:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
    418c:	e0bfff17 	ldw	r2,-4(fp)
    4190:	108000cc 	andi	r2,r2,3
    4194:	1000291e 	bne	r2,zero,423c <altera_avalon_uart_rxirq+0xc4>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
    4198:	e0bffe17 	ldw	r2,-8(fp)
    419c:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    41a0:	e0bffe17 	ldw	r2,-8(fp)
    41a4:	10800317 	ldw	r2,12(r2)
    41a8:	10800044 	addi	r2,r2,1
    41ac:	10800fcc 	andi	r2,r2,63
    41b0:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    41b4:	e0bffe17 	ldw	r2,-8(fp)
    41b8:	10800317 	ldw	r2,12(r2)
    41bc:	e0fffe17 	ldw	r3,-8(fp)
    41c0:	18c00017 	ldw	r3,0(r3)
    41c4:	18c00037 	ldwio	r3,0(r3)
    41c8:	e13ffe17 	ldw	r4,-8(fp)
    41cc:	2085883a 	add	r2,r4,r2
    41d0:	10800704 	addi	r2,r2,28
    41d4:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
    41d8:	e0bffe17 	ldw	r2,-8(fp)
    41dc:	e0fffd17 	ldw	r3,-12(fp)
    41e0:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    41e4:	e0bffe17 	ldw	r2,-8(fp)
    41e8:	10800317 	ldw	r2,12(r2)
    41ec:	10800044 	addi	r2,r2,1
    41f0:	10800fcc 	andi	r2,r2,63
    41f4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
    41f8:	e0bffe17 	ldw	r2,-8(fp)
    41fc:	10c00217 	ldw	r3,8(r2)
    4200:	e0bffd17 	ldw	r2,-12(fp)
    4204:	18800e1e 	bne	r3,r2,4240 <altera_avalon_uart_rxirq+0xc8>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    4208:	e0bffe17 	ldw	r2,-8(fp)
    420c:	10c00117 	ldw	r3,4(r2)
    4210:	00bfdfc4 	movi	r2,-129
    4214:	1886703a 	and	r3,r3,r2
    4218:	e0bffe17 	ldw	r2,-8(fp)
    421c:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
    4220:	e0bffe17 	ldw	r2,-8(fp)
    4224:	10800017 	ldw	r2,0(r2)
    4228:	10800304 	addi	r2,r2,12
    422c:	e0fffe17 	ldw	r3,-8(fp)
    4230:	18c00117 	ldw	r3,4(r3)
    4234:	10c00035 	stwio	r3,0(r2)
    4238:	00000106 	br	4240 <altera_avalon_uart_rxirq+0xc8>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
    423c:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
    4240:	e037883a 	mov	sp,fp
    4244:	df000017 	ldw	fp,0(sp)
    4248:	dec00104 	addi	sp,sp,4
    424c:	f800283a 	ret

00004250 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
    4250:	defffd04 	addi	sp,sp,-12
    4254:	df000215 	stw	fp,8(sp)
    4258:	df000204 	addi	fp,sp,8
    425c:	e13ffe15 	stw	r4,-8(fp)
    4260:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
    4264:	e0bffe17 	ldw	r2,-8(fp)
    4268:	10c00417 	ldw	r3,16(r2)
    426c:	e0bffe17 	ldw	r2,-8(fp)
    4270:	10800517 	ldw	r2,20(r2)
    4274:	18803026 	beq	r3,r2,4338 <altera_avalon_uart_txirq+0xe8>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    4278:	e0bffe17 	ldw	r2,-8(fp)
    427c:	10800617 	ldw	r2,24(r2)
    4280:	1080008c 	andi	r2,r2,2
    4284:	10000326 	beq	r2,zero,4294 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
    4288:	e0bfff17 	ldw	r2,-4(fp)
    428c:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    4290:	10001b26 	beq	r2,zero,4300 <altera_avalon_uart_txirq+0xb0>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
    4294:	e0bffe17 	ldw	r2,-8(fp)
    4298:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
    429c:	e0bffe17 	ldw	r2,-8(fp)
    42a0:	10800017 	ldw	r2,0(r2)
    42a4:	10800104 	addi	r2,r2,4
    42a8:	e0fffe17 	ldw	r3,-8(fp)
    42ac:	18c00417 	ldw	r3,16(r3)
    42b0:	e13ffe17 	ldw	r4,-8(fp)
    42b4:	20c7883a 	add	r3,r4,r3
    42b8:	18c01704 	addi	r3,r3,92
    42bc:	18c00003 	ldbu	r3,0(r3)
    42c0:	18c03fcc 	andi	r3,r3,255
    42c4:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
    42c8:	e0bffe17 	ldw	r2,-8(fp)
    42cc:	10800417 	ldw	r2,16(r2)
    42d0:	10800044 	addi	r2,r2,1
    42d4:	e0fffe17 	ldw	r3,-8(fp)
    42d8:	18800415 	stw	r2,16(r3)
    42dc:	10c00fcc 	andi	r3,r2,63
    42e0:	e0bffe17 	ldw	r2,-8(fp)
    42e4:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    42e8:	e0bffe17 	ldw	r2,-8(fp)
    42ec:	10800117 	ldw	r2,4(r2)
    42f0:	10c01014 	ori	r3,r2,64
    42f4:	e0bffe17 	ldw	r2,-8(fp)
    42f8:	10c00115 	stw	r3,4(r2)
    42fc:	00000e06 	br	4338 <altera_avalon_uart_txirq+0xe8>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
    4300:	e0bffe17 	ldw	r2,-8(fp)
    4304:	10800017 	ldw	r2,0(r2)
    4308:	10800204 	addi	r2,r2,8
    430c:	10800037 	ldwio	r2,0(r2)
    4310:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
    4314:	e0bfff17 	ldw	r2,-4(fp)
    4318:	1082000c 	andi	r2,r2,2048
    431c:	1000061e 	bne	r2,zero,4338 <altera_avalon_uart_txirq+0xe8>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    4320:	e0bffe17 	ldw	r2,-8(fp)
    4324:	10c00117 	ldw	r3,4(r2)
    4328:	00bfefc4 	movi	r2,-65
    432c:	1886703a 	and	r3,r3,r2
    4330:	e0bffe17 	ldw	r2,-8(fp)
    4334:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
    4338:	e0bffe17 	ldw	r2,-8(fp)
    433c:	10c00417 	ldw	r3,16(r2)
    4340:	e0bffe17 	ldw	r2,-8(fp)
    4344:	10800517 	ldw	r2,20(r2)
    4348:	1880061e 	bne	r3,r2,4364 <altera_avalon_uart_txirq+0x114>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    434c:	e0bffe17 	ldw	r2,-8(fp)
    4350:	10c00117 	ldw	r3,4(r2)
    4354:	00beefc4 	movi	r2,-1089
    4358:	1886703a 	and	r3,r3,r2
    435c:	e0bffe17 	ldw	r2,-8(fp)
    4360:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    4364:	e0bffe17 	ldw	r2,-8(fp)
    4368:	10800017 	ldw	r2,0(r2)
    436c:	10800304 	addi	r2,r2,12
    4370:	e0fffe17 	ldw	r3,-8(fp)
    4374:	18c00117 	ldw	r3,4(r3)
    4378:	10c00035 	stwio	r3,0(r2)
}
    437c:	e037883a 	mov	sp,fp
    4380:	df000017 	ldw	fp,0(sp)
    4384:	dec00104 	addi	sp,sp,4
    4388:	f800283a 	ret

0000438c <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
    438c:	defffd04 	addi	sp,sp,-12
    4390:	df000215 	stw	fp,8(sp)
    4394:	df000204 	addi	fp,sp,8
    4398:	e13ffe15 	stw	r4,-8(fp)
    439c:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    43a0:	00000506 	br	43b8 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
    43a4:	e0bfff17 	ldw	r2,-4(fp)
    43a8:	1090000c 	andi	r2,r2,16384
    43ac:	10000226 	beq	r2,zero,43b8 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
    43b0:	00bffd44 	movi	r2,-11
    43b4:	00000606 	br	43d0 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    43b8:	e0bffe17 	ldw	r2,-8(fp)
    43bc:	10c00417 	ldw	r3,16(r2)
    43c0:	e0bffe17 	ldw	r2,-8(fp)
    43c4:	10800517 	ldw	r2,20(r2)
    43c8:	18bff61e 	bne	r3,r2,43a4 <_gp+0xffff674c>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
    43cc:	0005883a 	mov	r2,zero
}
    43d0:	e037883a 	mov	sp,fp
    43d4:	df000017 	ldw	fp,0(sp)
    43d8:	dec00104 	addi	sp,sp,4
    43dc:	f800283a 	ret

000043e0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    43e0:	defffe04 	addi	sp,sp,-8
    43e4:	dfc00115 	stw	ra,4(sp)
    43e8:	df000015 	stw	fp,0(sp)
    43ec:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    43f0:	00800034 	movhi	r2,0
    43f4:	10972104 	addi	r2,r2,23684
    43f8:	10800017 	ldw	r2,0(r2)
    43fc:	10000526 	beq	r2,zero,4414 <alt_get_errno+0x34>
    4400:	00800034 	movhi	r2,0
    4404:	10972104 	addi	r2,r2,23684
    4408:	10800017 	ldw	r2,0(r2)
    440c:	103ee83a 	callr	r2
    4410:	00000206 	br	441c <alt_get_errno+0x3c>
    4414:	00800034 	movhi	r2,0
    4418:	1098ee04 	addi	r2,r2,25528
}
    441c:	e037883a 	mov	sp,fp
    4420:	dfc00117 	ldw	ra,4(sp)
    4424:	df000017 	ldw	fp,0(sp)
    4428:	dec00204 	addi	sp,sp,8
    442c:	f800283a 	ret

00004430 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
    4430:	defff204 	addi	sp,sp,-56
    4434:	dfc00d15 	stw	ra,52(sp)
    4438:	df000c15 	stw	fp,48(sp)
    443c:	df000c04 	addi	fp,sp,48
    4440:	e13ffc15 	stw	r4,-16(fp)
    4444:	e17ffd15 	stw	r5,-12(fp)
    4448:	e1bffe15 	stw	r6,-8(fp)
    444c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
    4450:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
    4454:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
    4458:	e0bfff17 	ldw	r2,-4(fp)
    445c:	1090000c 	andi	r2,r2,16384
    4460:	1005003a 	cmpeq	r2,r2,zero
    4464:	10803fcc 	andi	r2,r2,255
    4468:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    446c:	00001506 	br	44c4 <altera_avalon_uart_read+0x94>
    {
      count++;
    4470:	e0bff517 	ldw	r2,-44(fp)
    4474:	10800044 	addi	r2,r2,1
    4478:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
    447c:	e0bffc17 	ldw	r2,-16(fp)
    4480:	10800217 	ldw	r2,8(r2)
    4484:	e0fffc17 	ldw	r3,-16(fp)
    4488:	1885883a 	add	r2,r3,r2
    448c:	10800704 	addi	r2,r2,28
    4490:	10800003 	ldbu	r2,0(r2)
    4494:	1007883a 	mov	r3,r2
    4498:	e0bffd17 	ldw	r2,-12(fp)
    449c:	10c00005 	stb	r3,0(r2)
    44a0:	e0bffd17 	ldw	r2,-12(fp)
    44a4:	10800044 	addi	r2,r2,1
    44a8:	e0bffd15 	stw	r2,-12(fp)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
    44ac:	e0bffc17 	ldw	r2,-16(fp)
    44b0:	10800217 	ldw	r2,8(r2)
    44b4:	10800044 	addi	r2,r2,1
    44b8:	10c00fcc 	andi	r3,r2,63
    44bc:	e0bffc17 	ldw	r2,-16(fp)
    44c0:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    44c4:	e0fff517 	ldw	r3,-44(fp)
    44c8:	e0bffe17 	ldw	r2,-8(fp)
    44cc:	1880050e 	bge	r3,r2,44e4 <altera_avalon_uart_read+0xb4>
    44d0:	e0bffc17 	ldw	r2,-16(fp)
    44d4:	10c00217 	ldw	r3,8(r2)
    44d8:	e0bffc17 	ldw	r2,-16(fp)
    44dc:	10800317 	ldw	r2,12(r2)
    44e0:	18bfe31e 	bne	r3,r2,4470 <_gp+0xffff6818>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
    44e4:	e0bff517 	ldw	r2,-44(fp)
    44e8:	1000241e 	bne	r2,zero,457c <altera_avalon_uart_read+0x14c>
    44ec:	e0bffc17 	ldw	r2,-16(fp)
    44f0:	10c00217 	ldw	r3,8(r2)
    44f4:	e0bffc17 	ldw	r2,-16(fp)
    44f8:	10800317 	ldw	r2,12(r2)
    44fc:	18801f1e 	bne	r3,r2,457c <altera_avalon_uart_read+0x14c>
    {
      if (!block)
    4500:	e0bff617 	ldw	r2,-40(fp)
    4504:	1000061e 	bne	r2,zero,4520 <altera_avalon_uart_read+0xf0>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
    4508:	00043e00 	call	43e0 <alt_get_errno>
    450c:	00c002c4 	movi	r3,11
    4510:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
    4514:	00800044 	movi	r2,1
    4518:	e0bff405 	stb	r2,-48(fp)
        break;
    451c:	00001b06 	br	458c <altera_avalon_uart_read+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4520:	0005303a 	rdctl	r2,status
    4524:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4528:	e0fff817 	ldw	r3,-32(fp)
    452c:	00bfff84 	movi	r2,-2
    4530:	1884703a 	and	r2,r3,r2
    4534:	1001703a 	wrctl	status,r2
  
  return context;
    4538:	e0bff817 	ldw	r2,-32(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
    453c:	e0bff715 	stw	r2,-36(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    4540:	e0bffc17 	ldw	r2,-16(fp)
    4544:	10800117 	ldw	r2,4(r2)
    4548:	10c02014 	ori	r3,r2,128
    454c:	e0bffc17 	ldw	r2,-16(fp)
    4550:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    4554:	e0bffc17 	ldw	r2,-16(fp)
    4558:	10800017 	ldw	r2,0(r2)
    455c:	10800304 	addi	r2,r2,12
    4560:	e0fffc17 	ldw	r3,-16(fp)
    4564:	18c00117 	ldw	r3,4(r3)
    4568:	10c00035 	stwio	r3,0(r2)
    456c:	e0bff717 	ldw	r2,-36(fp)
    4570:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4574:	e0bff917 	ldw	r2,-28(fp)
    4578:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
    457c:	e0bff517 	ldw	r2,-44(fp)
    4580:	1000021e 	bne	r2,zero,458c <altera_avalon_uart_read+0x15c>
    4584:	e0bffe17 	ldw	r2,-8(fp)
    4588:	103fce1e 	bne	r2,zero,44c4 <_gp+0xffff686c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    458c:	0005303a 	rdctl	r2,status
    4590:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4594:	e0fffa17 	ldw	r3,-24(fp)
    4598:	00bfff84 	movi	r2,-2
    459c:	1884703a 	and	r2,r3,r2
    45a0:	1001703a 	wrctl	status,r2
  
  return context;
    45a4:	e0bffa17 	ldw	r2,-24(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
    45a8:	e0bff715 	stw	r2,-36(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    45ac:	e0bffc17 	ldw	r2,-16(fp)
    45b0:	10800117 	ldw	r2,4(r2)
    45b4:	10c02014 	ori	r3,r2,128
    45b8:	e0bffc17 	ldw	r2,-16(fp)
    45bc:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    45c0:	e0bffc17 	ldw	r2,-16(fp)
    45c4:	10800017 	ldw	r2,0(r2)
    45c8:	10800304 	addi	r2,r2,12
    45cc:	e0fffc17 	ldw	r3,-16(fp)
    45d0:	18c00117 	ldw	r3,4(r3)
    45d4:	10c00035 	stwio	r3,0(r2)
    45d8:	e0bff717 	ldw	r2,-36(fp)
    45dc:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    45e0:	e0bffb17 	ldw	r2,-20(fp)
    45e4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
    45e8:	e0bff403 	ldbu	r2,-48(fp)
    45ec:	10000226 	beq	r2,zero,45f8 <altera_avalon_uart_read+0x1c8>
    return -EWOULDBLOCK;
    45f0:	00bffd44 	movi	r2,-11
    45f4:	00000106 	br	45fc <altera_avalon_uart_read+0x1cc>
  }
  else {
    return count;
    45f8:	e0bff517 	ldw	r2,-44(fp)
  }
}
    45fc:	e037883a 	mov	sp,fp
    4600:	dfc00117 	ldw	ra,4(sp)
    4604:	df000017 	ldw	fp,0(sp)
    4608:	dec00204 	addi	sp,sp,8
    460c:	f800283a 	ret

00004610 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    4610:	defffe04 	addi	sp,sp,-8
    4614:	dfc00115 	stw	ra,4(sp)
    4618:	df000015 	stw	fp,0(sp)
    461c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    4620:	00800034 	movhi	r2,0
    4624:	10972104 	addi	r2,r2,23684
    4628:	10800017 	ldw	r2,0(r2)
    462c:	10000526 	beq	r2,zero,4644 <alt_get_errno+0x34>
    4630:	00800034 	movhi	r2,0
    4634:	10972104 	addi	r2,r2,23684
    4638:	10800017 	ldw	r2,0(r2)
    463c:	103ee83a 	callr	r2
    4640:	00000206 	br	464c <alt_get_errno+0x3c>
    4644:	00800034 	movhi	r2,0
    4648:	1098ee04 	addi	r2,r2,25528
}
    464c:	e037883a 	mov	sp,fp
    4650:	dfc00117 	ldw	ra,4(sp)
    4654:	df000017 	ldw	fp,0(sp)
    4658:	dec00204 	addi	sp,sp,8
    465c:	f800283a 	ret

00004660 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
    4660:	defff204 	addi	sp,sp,-56
    4664:	dfc00d15 	stw	ra,52(sp)
    4668:	df000c15 	stw	fp,48(sp)
    466c:	df000c04 	addi	fp,sp,48
    4670:	e13ffc15 	stw	r4,-16(fp)
    4674:	e17ffd15 	stw	r5,-12(fp)
    4678:	e1bffe15 	stw	r6,-8(fp)
    467c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
    4680:	e0bffe17 	ldw	r2,-8(fp)
    4684:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
    4688:	e0bfff17 	ldw	r2,-4(fp)
    468c:	1090000c 	andi	r2,r2,16384
    4690:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    4694:	00003b06 	br	4784 <altera_avalon_uart_write+0x124>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    4698:	e0bffc17 	ldw	r2,-16(fp)
    469c:	10800517 	ldw	r2,20(r2)
    46a0:	10800044 	addi	r2,r2,1
    46a4:	10800fcc 	andi	r2,r2,63
    46a8:	e0bff615 	stw	r2,-40(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
    46ac:	e0bffc17 	ldw	r2,-16(fp)
    46b0:	10c00417 	ldw	r3,16(r2)
    46b4:	e0bff617 	ldw	r2,-40(fp)
    46b8:	1880211e 	bne	r3,r2,4740 <altera_avalon_uart_write+0xe0>
    {
      if (no_block)
    46bc:	e0bff517 	ldw	r2,-44(fp)
    46c0:	10000426 	beq	r2,zero,46d4 <altera_avalon_uart_write+0x74>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
    46c4:	00046100 	call	4610 <alt_get_errno>
    46c8:	00c002c4 	movi	r3,11
    46cc:	10c00015 	stw	r3,0(r2)
        break;
    46d0:	00002e06 	br	478c <altera_avalon_uart_write+0x12c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    46d4:	0005303a 	rdctl	r2,status
    46d8:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    46dc:	e0fff817 	ldw	r3,-32(fp)
    46e0:	00bfff84 	movi	r2,-2
    46e4:	1884703a 	and	r2,r3,r2
    46e8:	1001703a 	wrctl	status,r2
  
  return context;
    46ec:	e0bff817 	ldw	r2,-32(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
    46f0:	e0bff715 	stw	r2,-36(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    46f4:	e0bffc17 	ldw	r2,-16(fp)
    46f8:	10800117 	ldw	r2,4(r2)
    46fc:	10c11014 	ori	r3,r2,1088
    4700:	e0bffc17 	ldw	r2,-16(fp)
    4704:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    4708:	e0bffc17 	ldw	r2,-16(fp)
    470c:	10800017 	ldw	r2,0(r2)
    4710:	10800304 	addi	r2,r2,12
    4714:	e0fffc17 	ldw	r3,-16(fp)
    4718:	18c00117 	ldw	r3,4(r3)
    471c:	10c00035 	stwio	r3,0(r2)
    4720:	e0bff717 	ldw	r2,-36(fp)
    4724:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4728:	e0bff917 	ldw	r2,-28(fp)
    472c:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
    4730:	e0bffc17 	ldw	r2,-16(fp)
    4734:	10c00417 	ldw	r3,16(r2)
    4738:	e0bff617 	ldw	r2,-40(fp)
    473c:	18bffc26 	beq	r3,r2,4730 <_gp+0xffff6ad8>
      }
    }

    count--;
    4740:	e0bff417 	ldw	r2,-48(fp)
    4744:	10bfffc4 	addi	r2,r2,-1
    4748:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    474c:	e0bffc17 	ldw	r2,-16(fp)
    4750:	10800517 	ldw	r2,20(r2)
    4754:	e0fffd17 	ldw	r3,-12(fp)
    4758:	18c00003 	ldbu	r3,0(r3)
    475c:	e13ffc17 	ldw	r4,-16(fp)
    4760:	2085883a 	add	r2,r4,r2
    4764:	10801704 	addi	r2,r2,92
    4768:	10c00005 	stb	r3,0(r2)
    476c:	e0bffd17 	ldw	r2,-12(fp)
    4770:	10800044 	addi	r2,r2,1
    4774:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
    4778:	e0bffc17 	ldw	r2,-16(fp)
    477c:	e0fff617 	ldw	r3,-40(fp)
    4780:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    4784:	e0bff417 	ldw	r2,-48(fp)
    4788:	103fc31e 	bne	r2,zero,4698 <_gp+0xffff6a40>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    478c:	0005303a 	rdctl	r2,status
    4790:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4794:	e0fffa17 	ldw	r3,-24(fp)
    4798:	00bfff84 	movi	r2,-2
    479c:	1884703a 	and	r2,r3,r2
    47a0:	1001703a 	wrctl	status,r2
  
  return context;
    47a4:	e0bffa17 	ldw	r2,-24(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
    47a8:	e0bff715 	stw	r2,-36(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    47ac:	e0bffc17 	ldw	r2,-16(fp)
    47b0:	10800117 	ldw	r2,4(r2)
    47b4:	10c11014 	ori	r3,r2,1088
    47b8:	e0bffc17 	ldw	r2,-16(fp)
    47bc:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    47c0:	e0bffc17 	ldw	r2,-16(fp)
    47c4:	10800017 	ldw	r2,0(r2)
    47c8:	10800304 	addi	r2,r2,12
    47cc:	e0fffc17 	ldw	r3,-16(fp)
    47d0:	18c00117 	ldw	r3,4(r3)
    47d4:	10c00035 	stwio	r3,0(r2)
    47d8:	e0bff717 	ldw	r2,-36(fp)
    47dc:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    47e0:	e0bffb17 	ldw	r2,-20(fp)
    47e4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
    47e8:	e0fffe17 	ldw	r3,-8(fp)
    47ec:	e0bff417 	ldw	r2,-48(fp)
    47f0:	1885c83a 	sub	r2,r3,r2
}
    47f4:	e037883a 	mov	sp,fp
    47f8:	dfc00117 	ldw	ra,4(sp)
    47fc:	df000017 	ldw	fp,0(sp)
    4800:	dec00204 	addi	sp,sp,8
    4804:	f800283a 	ret

00004808 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    4808:	defffe04 	addi	sp,sp,-8
    480c:	dfc00115 	stw	ra,4(sp)
    4810:	df000015 	stw	fp,0(sp)
    4814:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    4818:	00800034 	movhi	r2,0
    481c:	10972104 	addi	r2,r2,23684
    4820:	10800017 	ldw	r2,0(r2)
    4824:	10000526 	beq	r2,zero,483c <alt_get_errno+0x34>
    4828:	00800034 	movhi	r2,0
    482c:	10972104 	addi	r2,r2,23684
    4830:	10800017 	ldw	r2,0(r2)
    4834:	103ee83a 	callr	r2
    4838:	00000206 	br	4844 <alt_get_errno+0x3c>
    483c:	00800034 	movhi	r2,0
    4840:	1098ee04 	addi	r2,r2,25528
}
    4844:	e037883a 	mov	sp,fp
    4848:	dfc00117 	ldw	ra,4(sp)
    484c:	df000017 	ldw	fp,0(sp)
    4850:	dec00204 	addi	sp,sp,8
    4854:	f800283a 	ret

00004858 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    4858:	defffb04 	addi	sp,sp,-20
    485c:	dfc00415 	stw	ra,16(sp)
    4860:	df000315 	stw	fp,12(sp)
    4864:	df000304 	addi	fp,sp,12
    4868:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    486c:	e0bfff17 	ldw	r2,-4(fp)
    4870:	10000616 	blt	r2,zero,488c <close+0x34>
    4874:	e0bfff17 	ldw	r2,-4(fp)
    4878:	10c00324 	muli	r3,r2,12
    487c:	00800034 	movhi	r2,0
    4880:	1095b604 	addi	r2,r2,22232
    4884:	1885883a 	add	r2,r3,r2
    4888:	00000106 	br	4890 <close+0x38>
    488c:	0005883a 	mov	r2,zero
    4890:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
    4894:	e0bffd17 	ldw	r2,-12(fp)
    4898:	10001826 	beq	r2,zero,48fc <close+0xa4>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    489c:	e0bffd17 	ldw	r2,-12(fp)
    48a0:	10800017 	ldw	r2,0(r2)
    48a4:	10800417 	ldw	r2,16(r2)
    48a8:	10000626 	beq	r2,zero,48c4 <close+0x6c>
    48ac:	e0bffd17 	ldw	r2,-12(fp)
    48b0:	10800017 	ldw	r2,0(r2)
    48b4:	10800417 	ldw	r2,16(r2)
    48b8:	e13ffd17 	ldw	r4,-12(fp)
    48bc:	103ee83a 	callr	r2
    48c0:	00000106 	br	48c8 <close+0x70>
    48c4:	0005883a 	mov	r2,zero
    48c8:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    48cc:	e13fff17 	ldw	r4,-4(fp)
    48d0:	0003bc80 	call	3bc8 <alt_release_fd>
    if (rval < 0)
    48d4:	e0bffe17 	ldw	r2,-8(fp)
    48d8:	1000060e 	bge	r2,zero,48f4 <close+0x9c>
    {
      ALT_ERRNO = -rval;
    48dc:	00048080 	call	4808 <alt_get_errno>
    48e0:	e0fffe17 	ldw	r3,-8(fp)
    48e4:	00c7c83a 	sub	r3,zero,r3
    48e8:	10c00015 	stw	r3,0(r2)
      return -1;
    48ec:	00bfffc4 	movi	r2,-1
    48f0:	00000606 	br	490c <close+0xb4>
    }
    return 0;
    48f4:	0005883a 	mov	r2,zero
    48f8:	00000406 	br	490c <close+0xb4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    48fc:	00048080 	call	4808 <alt_get_errno>
    4900:	00c01444 	movi	r3,81
    4904:	10c00015 	stw	r3,0(r2)
    return -1;
    4908:	00bfffc4 	movi	r2,-1
  }
}
    490c:	e037883a 	mov	sp,fp
    4910:	dfc00117 	ldw	ra,4(sp)
    4914:	df000017 	ldw	fp,0(sp)
    4918:	dec00204 	addi	sp,sp,8
    491c:	f800283a 	ret

00004920 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    4920:	defffe04 	addi	sp,sp,-8
    4924:	df000115 	stw	fp,4(sp)
    4928:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
    492c:	e03fff15 	stw	zero,-4(fp)
    4930:	00000506 	br	4948 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
    4934:	e0bfff17 	ldw	r2,-4(fp)
    4938:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
    493c:	e0bfff17 	ldw	r2,-4(fp)
    4940:	10800804 	addi	r2,r2,32
    4944:	e0bfff15 	stw	r2,-4(fp)
    4948:	e0bfff17 	ldw	r2,-4(fp)
    494c:	10840030 	cmpltui	r2,r2,4096
    4950:	103ff81e 	bne	r2,zero,4934 <_gp+0xffff6cdc>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    4954:	e037883a 	mov	sp,fp
    4958:	df000017 	ldw	fp,0(sp)
    495c:	dec00104 	addi	sp,sp,4
    4960:	f800283a 	ret

00004964 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    4964:	defffc04 	addi	sp,sp,-16
    4968:	df000315 	stw	fp,12(sp)
    496c:	df000304 	addi	fp,sp,12
    4970:	e13ffd15 	stw	r4,-12(fp)
    4974:	e17ffe15 	stw	r5,-8(fp)
    4978:	e1bfff15 	stw	r6,-4(fp)
  return len;
    497c:	e0bfff17 	ldw	r2,-4(fp)
}
    4980:	e037883a 	mov	sp,fp
    4984:	df000017 	ldw	fp,0(sp)
    4988:	dec00104 	addi	sp,sp,4
    498c:	f800283a 	ret

00004990 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    4990:	defffe04 	addi	sp,sp,-8
    4994:	dfc00115 	stw	ra,4(sp)
    4998:	df000015 	stw	fp,0(sp)
    499c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    49a0:	00800034 	movhi	r2,0
    49a4:	10972104 	addi	r2,r2,23684
    49a8:	10800017 	ldw	r2,0(r2)
    49ac:	10000526 	beq	r2,zero,49c4 <alt_get_errno+0x34>
    49b0:	00800034 	movhi	r2,0
    49b4:	10972104 	addi	r2,r2,23684
    49b8:	10800017 	ldw	r2,0(r2)
    49bc:	103ee83a 	callr	r2
    49c0:	00000206 	br	49cc <alt_get_errno+0x3c>
    49c4:	00800034 	movhi	r2,0
    49c8:	1098ee04 	addi	r2,r2,25528
}
    49cc:	e037883a 	mov	sp,fp
    49d0:	dfc00117 	ldw	ra,4(sp)
    49d4:	df000017 	ldw	fp,0(sp)
    49d8:	dec00204 	addi	sp,sp,8
    49dc:	f800283a 	ret

000049e0 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    49e0:	defffa04 	addi	sp,sp,-24
    49e4:	dfc00515 	stw	ra,20(sp)
    49e8:	df000415 	stw	fp,16(sp)
    49ec:	df000404 	addi	fp,sp,16
    49f0:	e13ffe15 	stw	r4,-8(fp)
    49f4:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    49f8:	e0bffe17 	ldw	r2,-8(fp)
    49fc:	10000326 	beq	r2,zero,4a0c <alt_dev_llist_insert+0x2c>
    4a00:	e0bffe17 	ldw	r2,-8(fp)
    4a04:	10800217 	ldw	r2,8(r2)
    4a08:	1000051e 	bne	r2,zero,4a20 <alt_dev_llist_insert+0x40>
  {
    ALT_ERRNO = EINVAL;
    4a0c:	00049900 	call	4990 <alt_get_errno>
    4a10:	00c00584 	movi	r3,22
    4a14:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
    4a18:	00bffa84 	movi	r2,-22
    4a1c:	00001306 	br	4a6c <alt_dev_llist_insert+0x8c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
    4a20:	e0bffe17 	ldw	r2,-8(fp)
    4a24:	e0ffff17 	ldw	r3,-4(fp)
    4a28:	e0fffc15 	stw	r3,-16(fp)
    4a2c:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    4a30:	e0bffd17 	ldw	r2,-12(fp)
    4a34:	e0fffc17 	ldw	r3,-16(fp)
    4a38:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    4a3c:	e0bffc17 	ldw	r2,-16(fp)
    4a40:	10c00017 	ldw	r3,0(r2)
    4a44:	e0bffd17 	ldw	r2,-12(fp)
    4a48:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    4a4c:	e0bffc17 	ldw	r2,-16(fp)
    4a50:	10800017 	ldw	r2,0(r2)
    4a54:	e0fffd17 	ldw	r3,-12(fp)
    4a58:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    4a5c:	e0bffc17 	ldw	r2,-16(fp)
    4a60:	e0fffd17 	ldw	r3,-12(fp)
    4a64:	10c00015 	stw	r3,0(r2)

  return 0;  
    4a68:	0005883a 	mov	r2,zero
}
    4a6c:	e037883a 	mov	sp,fp
    4a70:	dfc00117 	ldw	ra,4(sp)
    4a74:	df000017 	ldw	fp,0(sp)
    4a78:	dec00204 	addi	sp,sp,8
    4a7c:	f800283a 	ret

00004a80 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
    4a80:	defffd04 	addi	sp,sp,-12
    4a84:	dfc00215 	stw	ra,8(sp)
    4a88:	df000115 	stw	fp,4(sp)
    4a8c:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    4a90:	00800034 	movhi	r2,0
    4a94:	10956704 	addi	r2,r2,21916
    4a98:	e0bfff15 	stw	r2,-4(fp)
    4a9c:	00000606 	br	4ab8 <_do_ctors+0x38>
        (*ctor) (); 
    4aa0:	e0bfff17 	ldw	r2,-4(fp)
    4aa4:	10800017 	ldw	r2,0(r2)
    4aa8:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    4aac:	e0bfff17 	ldw	r2,-4(fp)
    4ab0:	10bfff04 	addi	r2,r2,-4
    4ab4:	e0bfff15 	stw	r2,-4(fp)
    4ab8:	e0ffff17 	ldw	r3,-4(fp)
    4abc:	00800034 	movhi	r2,0
    4ac0:	10956804 	addi	r2,r2,21920
    4ac4:	18bff62e 	bgeu	r3,r2,4aa0 <_gp+0xffff6e48>
        (*ctor) (); 
}
    4ac8:	e037883a 	mov	sp,fp
    4acc:	dfc00117 	ldw	ra,4(sp)
    4ad0:	df000017 	ldw	fp,0(sp)
    4ad4:	dec00204 	addi	sp,sp,8
    4ad8:	f800283a 	ret

00004adc <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
    4adc:	defffd04 	addi	sp,sp,-12
    4ae0:	dfc00215 	stw	ra,8(sp)
    4ae4:	df000115 	stw	fp,4(sp)
    4ae8:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    4aec:	00800034 	movhi	r2,0
    4af0:	10956704 	addi	r2,r2,21916
    4af4:	e0bfff15 	stw	r2,-4(fp)
    4af8:	00000606 	br	4b14 <_do_dtors+0x38>
        (*dtor) (); 
    4afc:	e0bfff17 	ldw	r2,-4(fp)
    4b00:	10800017 	ldw	r2,0(r2)
    4b04:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    4b08:	e0bfff17 	ldw	r2,-4(fp)
    4b0c:	10bfff04 	addi	r2,r2,-4
    4b10:	e0bfff15 	stw	r2,-4(fp)
    4b14:	e0ffff17 	ldw	r3,-4(fp)
    4b18:	00800034 	movhi	r2,0
    4b1c:	10956804 	addi	r2,r2,21920
    4b20:	18bff62e 	bgeu	r3,r2,4afc <_gp+0xffff6ea4>
        (*dtor) (); 
}
    4b24:	e037883a 	mov	sp,fp
    4b28:	dfc00117 	ldw	ra,4(sp)
    4b2c:	df000017 	ldw	fp,0(sp)
    4b30:	dec00204 	addi	sp,sp,8
    4b34:	f800283a 	ret

00004b38 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    4b38:	defffa04 	addi	sp,sp,-24
    4b3c:	dfc00515 	stw	ra,20(sp)
    4b40:	df000415 	stw	fp,16(sp)
    4b44:	df000404 	addi	fp,sp,16
    4b48:	e13ffe15 	stw	r4,-8(fp)
    4b4c:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
    4b50:	e0bfff17 	ldw	r2,-4(fp)
    4b54:	10800017 	ldw	r2,0(r2)
    4b58:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    4b5c:	e13ffe17 	ldw	r4,-8(fp)
    4b60:	00052080 	call	5208 <strlen>
    4b64:	10800044 	addi	r2,r2,1
    4b68:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    4b6c:	00000d06 	br	4ba4 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    4b70:	e0bffc17 	ldw	r2,-16(fp)
    4b74:	10c00217 	ldw	r3,8(r2)
    4b78:	e0bffd17 	ldw	r2,-12(fp)
    4b7c:	1809883a 	mov	r4,r3
    4b80:	e17ffe17 	ldw	r5,-8(fp)
    4b84:	100d883a 	mov	r6,r2
    4b88:	000518c0 	call	518c <memcmp>
    4b8c:	1000021e 	bne	r2,zero,4b98 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    4b90:	e0bffc17 	ldw	r2,-16(fp)
    4b94:	00000706 	br	4bb4 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    4b98:	e0bffc17 	ldw	r2,-16(fp)
    4b9c:	10800017 	ldw	r2,0(r2)
    4ba0:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    4ba4:	e0fffc17 	ldw	r3,-16(fp)
    4ba8:	e0bfff17 	ldw	r2,-4(fp)
    4bac:	18bff01e 	bne	r3,r2,4b70 <_gp+0xffff6f18>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    4bb0:	0005883a 	mov	r2,zero
}
    4bb4:	e037883a 	mov	sp,fp
    4bb8:	dfc00117 	ldw	ra,4(sp)
    4bbc:	df000017 	ldw	fp,0(sp)
    4bc0:	dec00204 	addi	sp,sp,8
    4bc4:	f800283a 	ret

00004bc8 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    4bc8:	defffb04 	addi	sp,sp,-20
    4bcc:	dfc00415 	stw	ra,16(sp)
    4bd0:	df000315 	stw	fp,12(sp)
    4bd4:	df000304 	addi	fp,sp,12
    4bd8:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    4bdc:	00800034 	movhi	r2,0
    4be0:	10971c04 	addi	r2,r2,23664
    4be4:	10800017 	ldw	r2,0(r2)
    4be8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    4bec:	00003106 	br	4cb4 <alt_find_file+0xec>
  {
    len = strlen(next->name);
    4bf0:	e0bffd17 	ldw	r2,-12(fp)
    4bf4:	10800217 	ldw	r2,8(r2)
    4bf8:	1009883a 	mov	r4,r2
    4bfc:	00052080 	call	5208 <strlen>
    4c00:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
    4c04:	e0bffd17 	ldw	r2,-12(fp)
    4c08:	10c00217 	ldw	r3,8(r2)
    4c0c:	e0bffe17 	ldw	r2,-8(fp)
    4c10:	10bfffc4 	addi	r2,r2,-1
    4c14:	1885883a 	add	r2,r3,r2
    4c18:	10800003 	ldbu	r2,0(r2)
    4c1c:	10803fcc 	andi	r2,r2,255
    4c20:	1080201c 	xori	r2,r2,128
    4c24:	10bfe004 	addi	r2,r2,-128
    4c28:	10800bd8 	cmpnei	r2,r2,47
    4c2c:	1000031e 	bne	r2,zero,4c3c <alt_find_file+0x74>
    {
      len -= 1;
    4c30:	e0bffe17 	ldw	r2,-8(fp)
    4c34:	10bfffc4 	addi	r2,r2,-1
    4c38:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    4c3c:	e0bffe17 	ldw	r2,-8(fp)
    4c40:	e0ffff17 	ldw	r3,-4(fp)
    4c44:	1885883a 	add	r2,r3,r2
    4c48:	10800003 	ldbu	r2,0(r2)
    4c4c:	10803fcc 	andi	r2,r2,255
    4c50:	1080201c 	xori	r2,r2,128
    4c54:	10bfe004 	addi	r2,r2,-128
    4c58:	10800be0 	cmpeqi	r2,r2,47
    4c5c:	1000081e 	bne	r2,zero,4c80 <alt_find_file+0xb8>
    4c60:	e0bffe17 	ldw	r2,-8(fp)
    4c64:	e0ffff17 	ldw	r3,-4(fp)
    4c68:	1885883a 	add	r2,r3,r2
    4c6c:	10800003 	ldbu	r2,0(r2)
    4c70:	10803fcc 	andi	r2,r2,255
    4c74:	1080201c 	xori	r2,r2,128
    4c78:	10bfe004 	addi	r2,r2,-128
    4c7c:	10000a1e 	bne	r2,zero,4ca8 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    4c80:	e0bffd17 	ldw	r2,-12(fp)
    4c84:	10c00217 	ldw	r3,8(r2)
    4c88:	e0bffe17 	ldw	r2,-8(fp)
    4c8c:	1809883a 	mov	r4,r3
    4c90:	e17fff17 	ldw	r5,-4(fp)
    4c94:	100d883a 	mov	r6,r2
    4c98:	000518c0 	call	518c <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    4c9c:	1000021e 	bne	r2,zero,4ca8 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    4ca0:	e0bffd17 	ldw	r2,-12(fp)
    4ca4:	00000806 	br	4cc8 <alt_find_file+0x100>
    }
    next = (alt_dev*) next->llist.next;
    4ca8:	e0bffd17 	ldw	r2,-12(fp)
    4cac:	10800017 	ldw	r2,0(r2)
    4cb0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    4cb4:	e0fffd17 	ldw	r3,-12(fp)
    4cb8:	00800034 	movhi	r2,0
    4cbc:	10971c04 	addi	r2,r2,23664
    4cc0:	18bfcb1e 	bne	r3,r2,4bf0 <_gp+0xffff6f98>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    4cc4:	0005883a 	mov	r2,zero
}
    4cc8:	e037883a 	mov	sp,fp
    4ccc:	dfc00117 	ldw	ra,4(sp)
    4cd0:	df000017 	ldw	fp,0(sp)
    4cd4:	dec00204 	addi	sp,sp,8
    4cd8:	f800283a 	ret

00004cdc <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    4cdc:	defffc04 	addi	sp,sp,-16
    4ce0:	df000315 	stw	fp,12(sp)
    4ce4:	df000304 	addi	fp,sp,12
    4ce8:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
    4cec:	00bffa04 	movi	r2,-24
    4cf0:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    4cf4:	e03ffd15 	stw	zero,-12(fp)
    4cf8:	00001d06 	br	4d70 <alt_get_fd+0x94>
  {
    if (!alt_fd_list[i].dev)
    4cfc:	00c00034 	movhi	r3,0
    4d00:	18d5b604 	addi	r3,r3,22232
    4d04:	e0bffd17 	ldw	r2,-12(fp)
    4d08:	10800324 	muli	r2,r2,12
    4d0c:	1885883a 	add	r2,r3,r2
    4d10:	10800017 	ldw	r2,0(r2)
    4d14:	1000131e 	bne	r2,zero,4d64 <alt_get_fd+0x88>
    {
      alt_fd_list[i].dev = dev;
    4d18:	00c00034 	movhi	r3,0
    4d1c:	18d5b604 	addi	r3,r3,22232
    4d20:	e0bffd17 	ldw	r2,-12(fp)
    4d24:	10800324 	muli	r2,r2,12
    4d28:	1885883a 	add	r2,r3,r2
    4d2c:	e0ffff17 	ldw	r3,-4(fp)
    4d30:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
    4d34:	00800034 	movhi	r2,0
    4d38:	10972004 	addi	r2,r2,23680
    4d3c:	10c00017 	ldw	r3,0(r2)
    4d40:	e0bffd17 	ldw	r2,-12(fp)
    4d44:	1880040e 	bge	r3,r2,4d58 <alt_get_fd+0x7c>
      {
        alt_max_fd = i;
    4d48:	00800034 	movhi	r2,0
    4d4c:	10972004 	addi	r2,r2,23680
    4d50:	e0fffd17 	ldw	r3,-12(fp)
    4d54:	10c00015 	stw	r3,0(r2)
      }
      rc = i;
    4d58:	e0bffd17 	ldw	r2,-12(fp)
    4d5c:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
    4d60:	00000606 	br	4d7c <alt_get_fd+0xa0>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    4d64:	e0bffd17 	ldw	r2,-12(fp)
    4d68:	10800044 	addi	r2,r2,1
    4d6c:	e0bffd15 	stw	r2,-12(fp)
    4d70:	e0bffd17 	ldw	r2,-12(fp)
    4d74:	10800810 	cmplti	r2,r2,32
    4d78:	103fe01e 	bne	r2,zero,4cfc <_gp+0xffff70a4>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    4d7c:	e0bffe17 	ldw	r2,-8(fp)
}
    4d80:	e037883a 	mov	sp,fp
    4d84:	df000017 	ldw	fp,0(sp)
    4d88:	dec00104 	addi	sp,sp,4
    4d8c:	f800283a 	ret

00004d90 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    4d90:	defffe04 	addi	sp,sp,-8
    4d94:	dfc00115 	stw	ra,4(sp)
    4d98:	df000015 	stw	fp,0(sp)
    4d9c:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
    4da0:	0009883a 	mov	r4,zero
    4da4:	01440004 	movi	r5,4096
    4da8:	00050b40 	call	50b4 <alt_icache_flush>
#endif
}
    4dac:	e037883a 	mov	sp,fp
    4db0:	dfc00117 	ldw	ra,4(sp)
    4db4:	df000017 	ldw	fp,0(sp)
    4db8:	dec00204 	addi	sp,sp,8
    4dbc:	f800283a 	ret

00004dc0 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    4dc0:	defff904 	addi	sp,sp,-28
    4dc4:	dfc00615 	stw	ra,24(sp)
    4dc8:	df000515 	stw	fp,20(sp)
    4dcc:	df000504 	addi	fp,sp,20
    4dd0:	e13ffc15 	stw	r4,-16(fp)
    4dd4:	e17ffd15 	stw	r5,-12(fp)
    4dd8:	e1bffe15 	stw	r6,-8(fp)
    4ddc:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
    4de0:	e13ffd17 	ldw	r4,-12(fp)
    4de4:	e17ffe17 	ldw	r5,-8(fp)
    4de8:	e1bfff17 	ldw	r6,-4(fp)
    4dec:	00039340 	call	3934 <open>
    4df0:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
    4df4:	e0bffb17 	ldw	r2,-20(fp)
    4df8:	10001c16 	blt	r2,zero,4e6c <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
    4dfc:	00c00034 	movhi	r3,0
    4e00:	18d5b604 	addi	r3,r3,22232
    4e04:	e0bffb17 	ldw	r2,-20(fp)
    4e08:	10800324 	muli	r2,r2,12
    4e0c:	1885883a 	add	r2,r3,r2
    4e10:	10c00017 	ldw	r3,0(r2)
    4e14:	e0bffc17 	ldw	r2,-16(fp)
    4e18:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    4e1c:	00c00034 	movhi	r3,0
    4e20:	18d5b604 	addi	r3,r3,22232
    4e24:	e0bffb17 	ldw	r2,-20(fp)
    4e28:	10800324 	muli	r2,r2,12
    4e2c:	1885883a 	add	r2,r3,r2
    4e30:	10800104 	addi	r2,r2,4
    4e34:	10c00017 	ldw	r3,0(r2)
    4e38:	e0bffc17 	ldw	r2,-16(fp)
    4e3c:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    4e40:	00c00034 	movhi	r3,0
    4e44:	18d5b604 	addi	r3,r3,22232
    4e48:	e0bffb17 	ldw	r2,-20(fp)
    4e4c:	10800324 	muli	r2,r2,12
    4e50:	1885883a 	add	r2,r3,r2
    4e54:	10800204 	addi	r2,r2,8
    4e58:	10c00017 	ldw	r3,0(r2)
    4e5c:	e0bffc17 	ldw	r2,-16(fp)
    4e60:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    4e64:	e13ffb17 	ldw	r4,-20(fp)
    4e68:	0003bc80 	call	3bc8 <alt_release_fd>
  }
} 
    4e6c:	e037883a 	mov	sp,fp
    4e70:	dfc00117 	ldw	ra,4(sp)
    4e74:	df000017 	ldw	fp,0(sp)
    4e78:	dec00204 	addi	sp,sp,8
    4e7c:	f800283a 	ret

00004e80 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    4e80:	defffb04 	addi	sp,sp,-20
    4e84:	dfc00415 	stw	ra,16(sp)
    4e88:	df000315 	stw	fp,12(sp)
    4e8c:	df000304 	addi	fp,sp,12
    4e90:	e13ffd15 	stw	r4,-12(fp)
    4e94:	e17ffe15 	stw	r5,-8(fp)
    4e98:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    4e9c:	01000034 	movhi	r4,0
    4ea0:	2115b904 	addi	r4,r4,22244
    4ea4:	e17ffd17 	ldw	r5,-12(fp)
    4ea8:	01800044 	movi	r6,1
    4eac:	01c07fc4 	movi	r7,511
    4eb0:	0004dc00 	call	4dc0 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    4eb4:	01000034 	movhi	r4,0
    4eb8:	2115b604 	addi	r4,r4,22232
    4ebc:	e17ffe17 	ldw	r5,-8(fp)
    4ec0:	000d883a 	mov	r6,zero
    4ec4:	01c07fc4 	movi	r7,511
    4ec8:	0004dc00 	call	4dc0 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    4ecc:	01000034 	movhi	r4,0
    4ed0:	2115bc04 	addi	r4,r4,22256
    4ed4:	e17fff17 	ldw	r5,-4(fp)
    4ed8:	01800044 	movi	r6,1
    4edc:	01c07fc4 	movi	r7,511
    4ee0:	0004dc00 	call	4dc0 <alt_open_fd>
}  
    4ee4:	e037883a 	mov	sp,fp
    4ee8:	dfc00117 	ldw	ra,4(sp)
    4eec:	df000017 	ldw	fp,0(sp)
    4ef0:	dec00204 	addi	sp,sp,8
    4ef4:	f800283a 	ret

00004ef8 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    4ef8:	defffa04 	addi	sp,sp,-24
    4efc:	df000515 	stw	fp,20(sp)
    4f00:	df000504 	addi	fp,sp,20
    4f04:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4f08:	0005303a 	rdctl	r2,status
    4f0c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4f10:	e0fffc17 	ldw	r3,-16(fp)
    4f14:	00bfff84 	movi	r2,-2
    4f18:	1884703a 	and	r2,r3,r2
    4f1c:	1001703a 	wrctl	status,r2
  
  return context;
    4f20:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    4f24:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
    4f28:	e0bfff17 	ldw	r2,-4(fp)
    4f2c:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    4f30:	e0bffd17 	ldw	r2,-12(fp)
    4f34:	10800017 	ldw	r2,0(r2)
    4f38:	e0fffd17 	ldw	r3,-12(fp)
    4f3c:	18c00117 	ldw	r3,4(r3)
    4f40:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
    4f44:	e0bffd17 	ldw	r2,-12(fp)
    4f48:	10800117 	ldw	r2,4(r2)
    4f4c:	e0fffd17 	ldw	r3,-12(fp)
    4f50:	18c00017 	ldw	r3,0(r3)
    4f54:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    4f58:	e0bffd17 	ldw	r2,-12(fp)
    4f5c:	e0fffd17 	ldw	r3,-12(fp)
    4f60:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
    4f64:	e0bffd17 	ldw	r2,-12(fp)
    4f68:	e0fffd17 	ldw	r3,-12(fp)
    4f6c:	10c00015 	stw	r3,0(r2)
    4f70:	e0bffb17 	ldw	r2,-20(fp)
    4f74:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4f78:	e0bffe17 	ldw	r2,-8(fp)
    4f7c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    4f80:	e037883a 	mov	sp,fp
    4f84:	df000017 	ldw	fp,0(sp)
    4f88:	dec00104 	addi	sp,sp,4
    4f8c:	f800283a 	ret

00004f90 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    4f90:	defffb04 	addi	sp,sp,-20
    4f94:	dfc00415 	stw	ra,16(sp)
    4f98:	df000315 	stw	fp,12(sp)
    4f9c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    4fa0:	d0a00c17 	ldw	r2,-32720(gp)
    4fa4:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    4fa8:	d0a1d717 	ldw	r2,-30884(gp)
    4fac:	10800044 	addi	r2,r2,1
    4fb0:	d0a1d715 	stw	r2,-30884(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    4fb4:	00002e06 	br	5070 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
    4fb8:	e0bffd17 	ldw	r2,-12(fp)
    4fbc:	10800017 	ldw	r2,0(r2)
    4fc0:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    4fc4:	e0bffd17 	ldw	r2,-12(fp)
    4fc8:	10800403 	ldbu	r2,16(r2)
    4fcc:	10803fcc 	andi	r2,r2,255
    4fd0:	10000426 	beq	r2,zero,4fe4 <alt_tick+0x54>
    4fd4:	d0a1d717 	ldw	r2,-30884(gp)
    4fd8:	1000021e 	bne	r2,zero,4fe4 <alt_tick+0x54>
    {
      alarm->rollover = 0;
    4fdc:	e0bffd17 	ldw	r2,-12(fp)
    4fe0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    4fe4:	e0bffd17 	ldw	r2,-12(fp)
    4fe8:	10800217 	ldw	r2,8(r2)
    4fec:	d0e1d717 	ldw	r3,-30884(gp)
    4ff0:	18801d36 	bltu	r3,r2,5068 <alt_tick+0xd8>
    4ff4:	e0bffd17 	ldw	r2,-12(fp)
    4ff8:	10800403 	ldbu	r2,16(r2)
    4ffc:	10803fcc 	andi	r2,r2,255
    5000:	1000191e 	bne	r2,zero,5068 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
    5004:	e0bffd17 	ldw	r2,-12(fp)
    5008:	10c00317 	ldw	r3,12(r2)
    500c:	e0bffd17 	ldw	r2,-12(fp)
    5010:	10800517 	ldw	r2,20(r2)
    5014:	1009883a 	mov	r4,r2
    5018:	183ee83a 	callr	r3
    501c:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    5020:	e0bfff17 	ldw	r2,-4(fp)
    5024:	1000031e 	bne	r2,zero,5034 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
    5028:	e13ffd17 	ldw	r4,-12(fp)
    502c:	0004ef80 	call	4ef8 <alt_alarm_stop>
    5030:	00000d06 	br	5068 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
    5034:	e0bffd17 	ldw	r2,-12(fp)
    5038:	10c00217 	ldw	r3,8(r2)
    503c:	e0bfff17 	ldw	r2,-4(fp)
    5040:	1887883a 	add	r3,r3,r2
    5044:	e0bffd17 	ldw	r2,-12(fp)
    5048:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    504c:	e0bffd17 	ldw	r2,-12(fp)
    5050:	10c00217 	ldw	r3,8(r2)
    5054:	d0a1d717 	ldw	r2,-30884(gp)
    5058:	1880032e 	bgeu	r3,r2,5068 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
    505c:	e0bffd17 	ldw	r2,-12(fp)
    5060:	00c00044 	movi	r3,1
    5064:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
    5068:	e0bffe17 	ldw	r2,-8(fp)
    506c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    5070:	e0fffd17 	ldw	r3,-12(fp)
    5074:	d0a00c04 	addi	r2,gp,-32720
    5078:	18bfcf1e 	bne	r3,r2,4fb8 <_gp+0xffff7360>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
    507c:	0001883a 	nop
}
    5080:	e037883a 	mov	sp,fp
    5084:	dfc00117 	ldw	ra,4(sp)
    5088:	df000017 	ldw	fp,0(sp)
    508c:	dec00204 	addi	sp,sp,8
    5090:	f800283a 	ret

00005094 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    5094:	deffff04 	addi	sp,sp,-4
    5098:	df000015 	stw	fp,0(sp)
    509c:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    50a0:	000170fa 	wrctl	ienable,zero
}
    50a4:	e037883a 	mov	sp,fp
    50a8:	df000017 	ldw	fp,0(sp)
    50ac:	dec00104 	addi	sp,sp,4
    50b0:	f800283a 	ret

000050b4 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
    50b4:	defffb04 	addi	sp,sp,-20
    50b8:	df000415 	stw	fp,16(sp)
    50bc:	df000404 	addi	fp,sp,16
    50c0:	e13ffe15 	stw	r4,-8(fp)
    50c4:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
    50c8:	e0bfff17 	ldw	r2,-4(fp)
    50cc:	10840070 	cmpltui	r2,r2,4097
    50d0:	1000021e 	bne	r2,zero,50dc <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
    50d4:	00840004 	movi	r2,4096
    50d8:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
    50dc:	e0fffe17 	ldw	r3,-8(fp)
    50e0:	e0bfff17 	ldw	r2,-4(fp)
    50e4:	1885883a 	add	r2,r3,r2
    50e8:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    50ec:	e0bffe17 	ldw	r2,-8(fp)
    50f0:	e0bffc15 	stw	r2,-16(fp)
    50f4:	00000506 	br	510c <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
    50f8:	e0bffc17 	ldw	r2,-16(fp)
    50fc:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    5100:	e0bffc17 	ldw	r2,-16(fp)
    5104:	10800804 	addi	r2,r2,32
    5108:	e0bffc15 	stw	r2,-16(fp)
    510c:	e0fffc17 	ldw	r3,-16(fp)
    5110:	e0bffd17 	ldw	r2,-12(fp)
    5114:	18bff836 	bltu	r3,r2,50f8 <_gp+0xffff74a0>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
    5118:	e0bffe17 	ldw	r2,-8(fp)
    511c:	108007cc 	andi	r2,r2,31
    5120:	10000226 	beq	r2,zero,512c <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
    5124:	e0bffc17 	ldw	r2,-16(fp)
    5128:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
    512c:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
    5130:	e037883a 	mov	sp,fp
    5134:	df000017 	ldw	fp,0(sp)
    5138:	dec00104 	addi	sp,sp,4
    513c:	f800283a 	ret

00005140 <atexit>:
    5140:	200b883a 	mov	r5,r4
    5144:	000d883a 	mov	r6,zero
    5148:	0009883a 	mov	r4,zero
    514c:	000f883a 	mov	r7,zero
    5150:	00052941 	jmpi	5294 <__register_exitproc>

00005154 <exit>:
    5154:	defffe04 	addi	sp,sp,-8
    5158:	000b883a 	mov	r5,zero
    515c:	dc000015 	stw	r16,0(sp)
    5160:	dfc00115 	stw	ra,4(sp)
    5164:	2021883a 	mov	r16,r4
    5168:	00053c40 	call	53c4 <__call_exitprocs>
    516c:	00800034 	movhi	r2,0
    5170:	10972404 	addi	r2,r2,23696
    5174:	11000017 	ldw	r4,0(r2)
    5178:	20800f17 	ldw	r2,60(r4)
    517c:	10000126 	beq	r2,zero,5184 <exit+0x30>
    5180:	103ee83a 	callr	r2
    5184:	8009883a 	mov	r4,r16
    5188:	00055640 	call	5564 <_exit>

0000518c <memcmp>:
    518c:	01c000c4 	movi	r7,3
    5190:	3980192e 	bgeu	r7,r6,51f8 <memcmp+0x6c>
    5194:	2904b03a 	or	r2,r5,r4
    5198:	11c4703a 	and	r2,r2,r7
    519c:	10000f26 	beq	r2,zero,51dc <memcmp+0x50>
    51a0:	20c00003 	ldbu	r3,0(r4)
    51a4:	28800003 	ldbu	r2,0(r5)
    51a8:	1880151e 	bne	r3,r2,5200 <memcmp+0x74>
    51ac:	31bfff84 	addi	r6,r6,-2
    51b0:	01ffffc4 	movi	r7,-1
    51b4:	00000406 	br	51c8 <memcmp+0x3c>
    51b8:	20c00003 	ldbu	r3,0(r4)
    51bc:	28800003 	ldbu	r2,0(r5)
    51c0:	31bfffc4 	addi	r6,r6,-1
    51c4:	18800e1e 	bne	r3,r2,5200 <memcmp+0x74>
    51c8:	21000044 	addi	r4,r4,1
    51cc:	29400044 	addi	r5,r5,1
    51d0:	31fff91e 	bne	r6,r7,51b8 <_gp+0xffff7560>
    51d4:	0005883a 	mov	r2,zero
    51d8:	f800283a 	ret
    51dc:	20c00017 	ldw	r3,0(r4)
    51e0:	28800017 	ldw	r2,0(r5)
    51e4:	1880041e 	bne	r3,r2,51f8 <memcmp+0x6c>
    51e8:	31bfff04 	addi	r6,r6,-4
    51ec:	21000104 	addi	r4,r4,4
    51f0:	29400104 	addi	r5,r5,4
    51f4:	39bff936 	bltu	r7,r6,51dc <_gp+0xffff7584>
    51f8:	303fe91e 	bne	r6,zero,51a0 <_gp+0xffff7548>
    51fc:	003ff506 	br	51d4 <_gp+0xffff757c>
    5200:	1885c83a 	sub	r2,r3,r2
    5204:	f800283a 	ret

00005208 <strlen>:
    5208:	208000cc 	andi	r2,r4,3
    520c:	10001f1e 	bne	r2,zero,528c <strlen+0x84>
    5210:	20800017 	ldw	r2,0(r4)
    5214:	01ffbff4 	movhi	r7,65279
    5218:	39ffbfc4 	addi	r7,r7,-257
    521c:	01a02074 	movhi	r6,32897
    5220:	31a02004 	addi	r6,r6,-32640
    5224:	11c7883a 	add	r3,r2,r7
    5228:	0084303a 	nor	r2,zero,r2
    522c:	1886703a 	and	r3,r3,r2
    5230:	1986703a 	and	r3,r3,r6
    5234:	2005883a 	mov	r2,r4
    5238:	1800101e 	bne	r3,zero,527c <strlen+0x74>
    523c:	10800104 	addi	r2,r2,4
    5240:	10c00017 	ldw	r3,0(r2)
    5244:	19cb883a 	add	r5,r3,r7
    5248:	00c6303a 	nor	r3,zero,r3
    524c:	28c6703a 	and	r3,r5,r3
    5250:	1986703a 	and	r3,r3,r6
    5254:	1800091e 	bne	r3,zero,527c <strlen+0x74>
    5258:	10800104 	addi	r2,r2,4
    525c:	10c00017 	ldw	r3,0(r2)
    5260:	19cb883a 	add	r5,r3,r7
    5264:	00c6303a 	nor	r3,zero,r3
    5268:	28c6703a 	and	r3,r5,r3
    526c:	1986703a 	and	r3,r3,r6
    5270:	183ff226 	beq	r3,zero,523c <_gp+0xffff75e4>
    5274:	00000106 	br	527c <strlen+0x74>
    5278:	10800044 	addi	r2,r2,1
    527c:	10c00007 	ldb	r3,0(r2)
    5280:	183ffd1e 	bne	r3,zero,5278 <_gp+0xffff7620>
    5284:	1105c83a 	sub	r2,r2,r4
    5288:	f800283a 	ret
    528c:	2005883a 	mov	r2,r4
    5290:	003ffa06 	br	527c <_gp+0xffff7624>

00005294 <__register_exitproc>:
    5294:	defffa04 	addi	sp,sp,-24
    5298:	00800034 	movhi	r2,0
    529c:	10972404 	addi	r2,r2,23696
    52a0:	dc000315 	stw	r16,12(sp)
    52a4:	14000017 	ldw	r16,0(r2)
    52a8:	dc400415 	stw	r17,16(sp)
    52ac:	dfc00515 	stw	ra,20(sp)
    52b0:	80805217 	ldw	r2,328(r16)
    52b4:	2023883a 	mov	r17,r4
    52b8:	10003e26 	beq	r2,zero,53b4 <__register_exitproc+0x120>
    52bc:	10c00117 	ldw	r3,4(r2)
    52c0:	020007c4 	movi	r8,31
    52c4:	40c0180e 	bge	r8,r3,5328 <__register_exitproc+0x94>
    52c8:	00800034 	movhi	r2,0
    52cc:	10800004 	addi	r2,r2,0
    52d0:	1000061e 	bne	r2,zero,52ec <__register_exitproc+0x58>
    52d4:	00bfffc4 	movi	r2,-1
    52d8:	dfc00517 	ldw	ra,20(sp)
    52dc:	dc400417 	ldw	r17,16(sp)
    52e0:	dc000317 	ldw	r16,12(sp)
    52e4:	dec00604 	addi	sp,sp,24
    52e8:	f800283a 	ret
    52ec:	01006404 	movi	r4,400
    52f0:	d9400015 	stw	r5,0(sp)
    52f4:	d9800115 	stw	r6,4(sp)
    52f8:	d9c00215 	stw	r7,8(sp)
    52fc:	00000000 	call	0 <__alt_mem_ram_cpu>
    5300:	d9400017 	ldw	r5,0(sp)
    5304:	d9800117 	ldw	r6,4(sp)
    5308:	d9c00217 	ldw	r7,8(sp)
    530c:	103ff126 	beq	r2,zero,52d4 <_gp+0xffff767c>
    5310:	80c05217 	ldw	r3,328(r16)
    5314:	10000115 	stw	zero,4(r2)
    5318:	10c00015 	stw	r3,0(r2)
    531c:	80805215 	stw	r2,328(r16)
    5320:	10006215 	stw	zero,392(r2)
    5324:	10006315 	stw	zero,396(r2)
    5328:	10c00117 	ldw	r3,4(r2)
    532c:	88000d1e 	bne	r17,zero,5364 <__register_exitproc+0xd0>
    5330:	19000084 	addi	r4,r3,2
    5334:	2109883a 	add	r4,r4,r4
    5338:	18c00044 	addi	r3,r3,1
    533c:	2109883a 	add	r4,r4,r4
    5340:	1109883a 	add	r4,r2,r4
    5344:	10c00115 	stw	r3,4(r2)
    5348:	0005883a 	mov	r2,zero
    534c:	21400015 	stw	r5,0(r4)
    5350:	dfc00517 	ldw	ra,20(sp)
    5354:	dc400417 	ldw	r17,16(sp)
    5358:	dc000317 	ldw	r16,12(sp)
    535c:	dec00604 	addi	sp,sp,24
    5360:	f800283a 	ret
    5364:	02400044 	movi	r9,1
    5368:	12806217 	ldw	r10,392(r2)
    536c:	48d2983a 	sll	r9,r9,r3
    5370:	19000804 	addi	r4,r3,32
    5374:	18d1883a 	add	r8,r3,r3
    5378:	2109883a 	add	r4,r4,r4
    537c:	4211883a 	add	r8,r8,r8
    5380:	2109883a 	add	r4,r4,r4
    5384:	1109883a 	add	r4,r2,r4
    5388:	1211883a 	add	r8,r2,r8
    538c:	5254b03a 	or	r10,r10,r9
    5390:	21c02215 	stw	r7,136(r4)
    5394:	41802215 	stw	r6,136(r8)
    5398:	12806215 	stw	r10,392(r2)
    539c:	01000084 	movi	r4,2
    53a0:	893fe31e 	bne	r17,r4,5330 <_gp+0xffff76d8>
    53a4:	11006317 	ldw	r4,396(r2)
    53a8:	2252b03a 	or	r9,r4,r9
    53ac:	12406315 	stw	r9,396(r2)
    53b0:	003fdf06 	br	5330 <_gp+0xffff76d8>
    53b4:	00800034 	movhi	r2,0
    53b8:	109b5904 	addi	r2,r2,28004
    53bc:	80805215 	stw	r2,328(r16)
    53c0:	003fbe06 	br	52bc <_gp+0xffff7664>

000053c4 <__call_exitprocs>:
    53c4:	00800034 	movhi	r2,0
    53c8:	10972404 	addi	r2,r2,23696
    53cc:	10800017 	ldw	r2,0(r2)
    53d0:	defff304 	addi	sp,sp,-52
    53d4:	df000b15 	stw	fp,44(sp)
    53d8:	d8800015 	stw	r2,0(sp)
    53dc:	10805204 	addi	r2,r2,328
    53e0:	dd400815 	stw	r21,32(sp)
    53e4:	dfc00c15 	stw	ra,48(sp)
    53e8:	ddc00a15 	stw	r23,40(sp)
    53ec:	dd800915 	stw	r22,36(sp)
    53f0:	dd000715 	stw	r20,28(sp)
    53f4:	dcc00615 	stw	r19,24(sp)
    53f8:	dc800515 	stw	r18,20(sp)
    53fc:	dc400415 	stw	r17,16(sp)
    5400:	dc000315 	stw	r16,12(sp)
    5404:	d9000115 	stw	r4,4(sp)
    5408:	2839883a 	mov	fp,r5
    540c:	d8800215 	stw	r2,8(sp)
    5410:	057fffc4 	movi	r21,-1
    5414:	d8800017 	ldw	r2,0(sp)
    5418:	ddc00217 	ldw	r23,8(sp)
    541c:	14805217 	ldw	r18,328(r2)
    5420:	90001726 	beq	r18,zero,5480 <__call_exitprocs+0xbc>
    5424:	94400117 	ldw	r17,4(r18)
    5428:	8c3fffc4 	addi	r16,r17,-1
    542c:	80001116 	blt	r16,zero,5474 <__call_exitprocs+0xb0>
    5430:	8c400044 	addi	r17,r17,1
    5434:	8427883a 	add	r19,r16,r16
    5438:	8c63883a 	add	r17,r17,r17
    543c:	95802204 	addi	r22,r18,136
    5440:	9ce7883a 	add	r19,r19,r19
    5444:	8c63883a 	add	r17,r17,r17
    5448:	b4e7883a 	add	r19,r22,r19
    544c:	9463883a 	add	r17,r18,r17
    5450:	e0001726 	beq	fp,zero,54b0 <__call_exitprocs+0xec>
    5454:	8c87c83a 	sub	r3,r17,r18
    5458:	b0c7883a 	add	r3,r22,r3
    545c:	18c01e17 	ldw	r3,120(r3)
    5460:	1f001326 	beq	r3,fp,54b0 <__call_exitprocs+0xec>
    5464:	843fffc4 	addi	r16,r16,-1
    5468:	9cffff04 	addi	r19,r19,-4
    546c:	8c7fff04 	addi	r17,r17,-4
    5470:	857ff71e 	bne	r16,r21,5450 <_gp+0xffff77f8>
    5474:	00800034 	movhi	r2,0
    5478:	10800004 	addi	r2,r2,0
    547c:	10002a1e 	bne	r2,zero,5528 <__call_exitprocs+0x164>
    5480:	dfc00c17 	ldw	ra,48(sp)
    5484:	df000b17 	ldw	fp,44(sp)
    5488:	ddc00a17 	ldw	r23,40(sp)
    548c:	dd800917 	ldw	r22,36(sp)
    5490:	dd400817 	ldw	r21,32(sp)
    5494:	dd000717 	ldw	r20,28(sp)
    5498:	dcc00617 	ldw	r19,24(sp)
    549c:	dc800517 	ldw	r18,20(sp)
    54a0:	dc400417 	ldw	r17,16(sp)
    54a4:	dc000317 	ldw	r16,12(sp)
    54a8:	dec00d04 	addi	sp,sp,52
    54ac:	f800283a 	ret
    54b0:	91000117 	ldw	r4,4(r18)
    54b4:	88c00017 	ldw	r3,0(r17)
    54b8:	213fffc4 	addi	r4,r4,-1
    54bc:	24001526 	beq	r4,r16,5514 <__call_exitprocs+0x150>
    54c0:	88000015 	stw	zero,0(r17)
    54c4:	183fe726 	beq	r3,zero,5464 <_gp+0xffff780c>
    54c8:	00800044 	movi	r2,1
    54cc:	1408983a 	sll	r4,r2,r16
    54d0:	91406217 	ldw	r5,392(r18)
    54d4:	95000117 	ldw	r20,4(r18)
    54d8:	214a703a 	and	r5,r4,r5
    54dc:	28000b26 	beq	r5,zero,550c <__call_exitprocs+0x148>
    54e0:	91406317 	ldw	r5,396(r18)
    54e4:	2148703a 	and	r4,r4,r5
    54e8:	20000c1e 	bne	r4,zero,551c <__call_exitprocs+0x158>
    54ec:	99400017 	ldw	r5,0(r19)
    54f0:	d9000117 	ldw	r4,4(sp)
    54f4:	183ee83a 	callr	r3
    54f8:	90c00117 	ldw	r3,4(r18)
    54fc:	1d3fc51e 	bne	r3,r20,5414 <_gp+0xffff77bc>
    5500:	b8c00017 	ldw	r3,0(r23)
    5504:	1cbfd726 	beq	r3,r18,5464 <_gp+0xffff780c>
    5508:	003fc206 	br	5414 <_gp+0xffff77bc>
    550c:	183ee83a 	callr	r3
    5510:	003ff906 	br	54f8 <_gp+0xffff78a0>
    5514:	94000115 	stw	r16,4(r18)
    5518:	003fea06 	br	54c4 <_gp+0xffff786c>
    551c:	99000017 	ldw	r4,0(r19)
    5520:	183ee83a 	callr	r3
    5524:	003ff406 	br	54f8 <_gp+0xffff78a0>
    5528:	90c00117 	ldw	r3,4(r18)
    552c:	1800071e 	bne	r3,zero,554c <__call_exitprocs+0x188>
    5530:	90c00017 	ldw	r3,0(r18)
    5534:	18000926 	beq	r3,zero,555c <__call_exitprocs+0x198>
    5538:	9009883a 	mov	r4,r18
    553c:	b8c00015 	stw	r3,0(r23)
    5540:	00000000 	call	0 <__alt_mem_ram_cpu>
    5544:	bc800017 	ldw	r18,0(r23)
    5548:	003fb506 	br	5420 <_gp+0xffff77c8>
    554c:	90c00017 	ldw	r3,0(r18)
    5550:	902f883a 	mov	r23,r18
    5554:	1825883a 	mov	r18,r3
    5558:	003fb106 	br	5420 <_gp+0xffff77c8>
    555c:	0007883a 	mov	r3,zero
    5560:	003ffb06 	br	5550 <_gp+0xffff78f8>

00005564 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    5564:	defffc04 	addi	sp,sp,-16
    5568:	df000315 	stw	fp,12(sp)
    556c:	df000304 	addi	fp,sp,12
    5570:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
    5574:	0001883a 	nop
    5578:	e0bfff17 	ldw	r2,-4(fp)
    557c:	e0bffd15 	stw	r2,-12(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  int r2 = exit_code;
    5580:	e0bffd17 	ldw	r2,-12(fp)
    5584:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    5588:	e0bffe17 	ldw	r2,-8(fp)
    558c:	10000226 	beq	r2,zero,5598 <_exit+0x34>
    ALT_SIM_FAIL();
    5590:	002af070 	cmpltui	zero,zero,43969
    5594:	00000106 	br	559c <_exit+0x38>
  } else {
    ALT_SIM_PASS();
    5598:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    559c:	003fff06 	br	559c <_gp+0xffff7944>
