// Seed: 1637943521
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output wand id_2,
    input tri id_3,
    input supply1 id_4,
    output wor id_5
);
  id_7(
      1, id_2
  );
  wire id_8;
  id_9(
      .id_0(id_4), .id_1(1'b0)
  );
  wire id_10;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54
);
  inout wire id_54;
  output wire id_53;
  output wire id_52;
  output wire id_51;
  inout wire id_50;
  output wire id_49;
  inout wire id_48;
  output wire id_47;
  inout wire id_46;
  output wire id_45;
  output wire id_44;
  input wire id_43;
  inout wire id_42;
  input wire id_41;
  input wire id_40;
  inout wire id_39;
  output wire id_38;
  inout wire id_37;
  inout wire id_36;
  inout wire id_35;
  inout wire id_34;
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  inout wire id_30;
  inout wire id_29;
  output wire id_28;
  input wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_29 = id_34;
  wire id_55;
  assign id_25 = 1 + id_46;
  assign id_39 = id_25;
  assign id_45[1] = id_5[1];
  always @(id_27) begin : LABEL_0
    if (1 == id_4) begin : LABEL_0
      if (1) id_28 <= id_24;
    end
  end
  id_56(
      .id_0(id_55), .id_1(id_37 - (1)), .id_2(1)
  );
  wire id_57;
  wire id_58;
  id_59(
      .id_0(1), .id_1(0), .id_2(1), .id_3(1)
  );
  module_0 modCall_1 ();
  supply1 id_60, id_61 = 1 == 1;
  always @(posedge 1 or posedge 'b0) begin : LABEL_0
    assume (id_60 - id_6);
  end
endmodule
