'GCBASIC/GCGB Chip Data File
'Chip: 16F18125
'Main Format last revised:   14/07/2017
'Header Format last revised: 22/05/2021

[ChipData]
';All items in the ChipData section are available to user programs as constants
';The constants have the prefix of Chip: See the examples below

'This constant is exposed as ChipWORDS
Prog=8192

'This constant is exposed as ChipEEPROM
EEPROM=128

'This constant is exposed as ChipRAM
RAM=1024

'This constant is exposed as ChipIO
I/O=12

'This constant is exposed as ChipADC
ADC=11

'These constants are the valid ADC constants
ADCConstants=AN{A..G}{0..7} USAGE:ANA0..ANG7

'This constant is exposed as ChipMhz
MaxMHz=32

'This constant is exposed with only the first parameter (if more than one)
IntOsc=32, 16, 8, 4, 2, 1

'31kSupport is exposed as Chip31Kconfig, Chip31Kregister, Chip31KValue
31kSupport=LFINTOSC,OSCCON1,80

'This constant is exposed as ChipPins
Pins=14

'This constant is exposed as ChipFamily
Family=15

'This constant is exposed as ChipFamilyVariant
FamilyVariant=1

'This constant is exposed as ChipSubFamily
SubFamily=15004

'This constant is exposed as ChipConfWords
ConfigWords=5

'This constant is exposed as ChipPSP
PSP=0

'This constant is exposed as ChipUSART
USART=2

'This constant is exposed as ChipMaxAddress
MaxAddress=8191

';Microcontroller specific configuration Constants used in specific libraries, compiler or user programs
';This section of constants is specific to a microcontroller, so the constants may not be present for all microcontrollers

'ChipReadAD10BitForceVariant is used within adc.h.  This constant provides information with respect to the register used for setting the ADC operations
ReadAD10BitForceVariant=4

'ChipSAFMemWords is used within hefsaf.h.  This constant provides information with respect to the register used for setting the SAF operations
SAFMemWords=128

'ChipsEraseRowSizeWords is used within hefsaf.h.  This constant provides information with respect to the register used for setting the HEFSAF operations
EraseRowSizeWords=32

'ChipStacks constant can be used in user programs and provides the available stack depth
Stacks=16

'ChipUserIDAddress constant is used in user programs and provides the User ID address
UserIDAddress=32768

'ChipUserIDLength constant is used in user programs to provide the length of the UserID (in words)
UserIDLength=4

'WriteFlashBlocksize constant is used in user programs that write to flash memory in bytes
WriteFlashBlockSize=32

'EraseFlashBlockSize constant is used in user programs that write to flash memory in bytes
EraseFlashBlockSize=32

'ChipSelfWrite constant is used within the compiler to indicate the chip is self write capable
SelfWrite=1

[Interrupts]
'For specific details of the interrupts see the microcontroller datasheet
'The first parameter is the GCBASIC identifier used in user code to expose the specific interrupt
ADCReady:ADIE,ADIF
ADThreshold:ADTIE,ADTIF
ActiveClockTuning:ACTIE,ACTIF
CCP1:CCP1IE,CCP1IF
CCP2:CCP2IE,CCP2IF
CRCComplete:CRCIE,CRCIF
CWG1ShutDown:CWG1IE,CWG1IF
ClockSwitchComplete:CSWIE,CSWIF
Comp1Change:CM1IE,CM1IF
Comp2Change:CM2IE,CM2IF
ExtInt0:INTE,INTF
LogicCell1Event:CLC1IE,CLC1IF
LogicCell2Event:CLC2IE,CLC2IF
LogicCell3Event:CLC3IE,CLC3IF
LogicCell4Event:CLC4IE,CLC4IF
NVMComplete:NVMIE,NVMIF
NumericOscOverflow:NCO1IE,NCO1IF
OscillatorFail:OSFIE,OSFIF
PORTAChange:IOCIE,IOCIF
PWM1MatchEvent:PWM1IE,PWM1IF
PWM2MatchEvent:PWM2IE,PWM2IF
PWM2PeriodEvent:PWM2PIE,PWM2PIF
PWMPeriodEvent:PWM1PIE,PWM1PIF
PortChange:IOCIE,IOCIF
SSP1Collision:BCL1IE,BCL1IF
SSP1Ready:SSP1IE,SSP1IF
SSP2Collision:BCL2IE,BCL2IF
SSP2Ready:SSP2IE,SSP2IF
ScanComplete:SCANIE,SCANIF
Timer0Overflow:TMR0IE,TMR0IF
Timer1Gate:TMR1GIE,TMR1GIF
Timer1Overflow:TMR1IE,TMR1IF
Timer2Match:TMR2IE,TMR2IF
Timer3Gate:TMR3GIE,TMR3GIF
Timer3Overflow:TMR3IE,TMR3IF
Timer4Match:TMR4IE,TMR4IF
UsartRX1Ready:RC1IE,RC1IF
UsartRX2Ready:RC2IE,RC2IF
UsartTX1Ready:TX1IE,TX1IF
UsartTX2Ready:TX2IE,TX2IF
ZeroCrossDetect:ZCDIE,ZCDIF

[Registers]
'For specific details of the registers see the microcontroller datasheet
'The first parameter is the GCBASIC register name used in user code to expose the specific register
INDF0,0
INDF1,1
PCL,2
STATUS,3
FSR0,4
FSR0L,4
FSR0H,5
FSR1,6
FSR1L,6
FSR1H,7
BSR,8
WREG,9
PCLATH,10
INTCON,11
PORTA,12
PORTC,14
TRISA,18
TRISC,20
LATA,24
LATC,26
PIR0,140
PIR1,141
PIR2,142
PIR3,143
PIR4,144
PIR5,145
PIR6,146
PIE0,150
PIE1,151
PIE2,152
PIE3,153
PIE4,154
PIE5,155
PIE6,156
PMD0,268
PMD1,269
PMD2,270
PMD3,271
PMD4,272
WDTCON0,396
WDTCON1,397
WDTPS,398
WDTPSL,398
WDTPSH,399
WDTTMR,400
BORCON,401
PCON0,402
PCON1,403
TMR0L,412
TMR0,412
TMR0H,413
PR0,413
T0CON0,414
T0CON1,415
FVRCON,524
CPCON,525
ZCDCON,543
CPUDOZE,652
OSCCON1,653
OSCCON2,654
OSCCON3,655
OSCSTAT,656
OSCEN,657
OSCTUNE,658
OSCFRQ,659
ACTCON,660
CLKRCON,662
CLKRCLK,663
TMR1,780
TMR1L,780
TMR1H,781
T1CON,782
T1GCON,783
PR1,783
T1GATE,784
TMR1GATE,784
T1CLK,785
TMR1CLK,785
TMR3,786
TMR3L,786
TMR3H,787
T3CON,788
T3GCON,789
PR3,789
T3GATE,790
TMR3GATE,790
T3CLK,791
TMR3CLK,791
T2TMR,908
TMR2,908
T2PR,909
PR2,909
T2CON,910
T2HLT,911
T2CLKCON,912
T2CLK,912
T2RST,913
T4TMR,914
TMR4,914
T4PR,915
PR4,915
T4CON,916
T4HLT,917
T4CLKCON,918
T4CLK,918
T4RST,919
CCPR1,1036
CCPR1L,1036
CCPR1H,1037
CCP1CON,1038
CCP1CAP,1039
CCPR2,1040
CCPR2L,1040
CCPR2H,1041
CCP2CON,1042
CCP2CAP,1043
CCPTMRS0,1055
PWM1ERS,1164
PWM1CLK,1165
PWM1LDS,1166
PWM1PR,1167
PWM1PRL,1167
PWM1PRH,1168
PWM1CPRE,1169
PWM1PIPOS,1170
PWM1GIR,1171
PWM1GIE,1172
PWM1CON,1173
PWM1S1CFG,1174
PWM1S1P1,1175
PWM1S1P1L,1175
PWM1S1P1H,1176
PWM1S1P2,1177
PWM1S1P2L,1177
PWM1S1P2H,1178
PWMLOAD,1182
PWMEN,1183
PWM2ERS,1292
PWM2CLK,1293
PWM2LDS,1294
PWM2PR,1295
PWM2PRL,1295
PWM2PRH,1296
PWM2CPRE,1297
PWM2PIPOS,1298
PWM2GIR,1299
PWM2GIE,1300
PWM2CON,1301
PWM2S1CFG,1302
PWM2S1P1,1303
PWM2S1P1L,1303
PWM2S1P1H,1304
PWM2S1P2,1305
PWM2S1P2L,1305
PWM2S1P2H,1306
NCO1ACC,1420
NCO1ACCL,1420
NCO1ACCH,1421
NCO1ACCU,1422
NCO1INC,1423
NCO1INCL,1423
NCO1INCH,1424
NCO1INCU,1425
NCO1CON,1426
NCO1CLK,1427
CWG1CLK,1548
CWG1CLKCON,1548
CWG1ISM,1549
CWG1DAT,1549
CWG1DBR,1550
CWG1DBF,1551
CWG1CON0,1552
CWG1CON1,1553
CWG1AS0,1554
CWG1AS1,1555
CWG1STR,1556
CLCNCON,1676
CLCNPOL,1677
CLCNSEL0,1678
CLCNSEL1,1679
CLCNSEL2,1680
CLCNSEL3,1681
CLCNGLS0,1682
CLCNGLS1,1683
CLCNGLS2,1684
CLCNGLS3,1685
CLCSELECT,1686
CLCDATA,1687
RC1REG,1804
TX1REG,1805
SP1BRG,1806
SP1BRGL,1806
SP1BRGH,1807
RC1STA,1808
TX1STA,1809
BAUD1CON,1810
RC2REG,1814
TX2REG,1815
SP2BRG,1816
SP2BRGL,1816
SP2BRGH,1817
RC2STA,1818
TX2STA,1819
BAUD2CON,1820
SSP1BUF,1932
SSP1ADD,1933
SSP1MSK,1934
SSP1STAT,1935
SSP1CON1,1936
SSP1CON2,1937
SSP1CON3,1938
SSP2BUF,1942
SSP2ADD,1943
SSP2MSK,1944
SSP2STAT,1945
SSP2CON1,1946
SSP2CON2,1947
SSP2CON3,1948
CM1CON0,2060
CM1CON1,2061
CM1NCH,2062
CM1PCH,2063
CM2CON0,2064
CM2CON1,2065
CM2NCH,2066
CM2PCH,2067
CMOUT,2079
CMSTAT,2079
DAC1CON,2188
DAC1DATL,2189
DAC2CON,2192
DAC2DATL,2193
NVMADR,7308
NVMADRL,7308
NVMADRH,7309
NVMDAT,7310
NVMDATL,7310
NVMDATH,7311
NVMCON1,7312
NVMCON2,7313
SCANHADR,7314
SCANHADRL,7314
SCANHADRH,7315
SCANLADR,7317
SCANLADRL,7317
SCANLADRH,7318
SCANCON0,7320
SCANTRIG,7321
CRCDATA,7322
CRCDATAL,7322
CRCDATAH,7323
CRCDATAU,7324
CRCDATAT,7325
CRCOUT,7326
CRCSHFT,7326
CRCXOR,7326
CRCOUTL,7326
CRCSHFTL,7326
CRCSHIFTL,7326
CRCXORL,7326
CRCOUTH,7327
CRCSHFTH,7327
CRCSHIFTH,7327
CRCXORH,7327
CRCOUTU,7328
CRCSHFTU,7328
CRCSHIFTU,7328
CRCXORU,7328
CRCOUTT,7329
CRCSHFTT,7329
CRCSHIFTT,7329
CRCXORT,7329
CRCCON0,7330
CRCCON1,7331
CRCCON2,7332
ADLTH,7436
ADLTHL,7436
ADLTHH,7437
ADUTH,7438
ADUTHL,7438
ADUTHH,7439
ADERR,7440
ADERRL,7440
ADERRH,7441
ADSTPT,7442
ADSTPTL,7442
ADSTPTH,7443
ADFLTR,7444
ADFLTRL,7444
ADFLTRH,7445
ADACC,7446
ADACCL,7446
ADACCH,7447
ADACCU,7448
ADCNT,7449
ADRPT,7450
ADPREV,7451
ADPREVL,7451
ADPREVH,7452
ADRES,7453
ADRESL,7453
ADRESH,7454
ADPCH,7455
ADNCH,7456
ADACQ,7457
ADACQL,7457
ADACQH,7458
ADCAP,7459
ADPRE,7460
ADPREL,7460
ADPREH,7461
ADCON0,7462
ADCON1,7463
ADCON2,7464
ADCON3,7465
ADSTAT,7466
ADREF,7467
ADACT,7468
ADCLK,7469
ADCG1A,7470
ADCG1C,7472
RA0PPS,7564
RA1PPS,7565
RA2PPS,7566
RA4PPS,7568
RA5PPS,7569
RC0PPS,7580
RC1PPS,7581
RC2PPS,7582
RC3PPS,7583
RC4PPS,7584
RC5PPS,7585
PPSLOCK,7692
INTPPS,7693
T0CKIPPS,7694
T1CKIPPS,7695
T1GPPS,7696
T3CKIPPS,7697
T3GPPS,7698
T2INPPS,7705
T4INPPS,7706
CCP1PPS,7710
CCP2PPS,7711
PWMIN0PPS,7716
PWMIN1PPS,7717
PWM1ERSPPS,7718
PWM2ERSPPS,7719
CWG1PPS,7737
CLCIN0PPS,7741
CLCIN1PPS,7742
CLCIN2PPS,7743
CLCIN3PPS,7744
CK1PPS,7745
TX1CKPPS,7745
RX1PPS,7746
RX1DTPPS,7746
CK2PPS,7747
TX2CKPPS,7747
RX2PPS,7748
RX2DTPPS,7748
SSP1CLKPPS,7751
SSP1DATPPS,7752
SSP1SSPPS,7753
SSP2CLKPPS,7754
SSP2DATPPS,7755
SSP2SSPPS,7756
ADACTPPS,7760
ANSELA,7820
WPUA,7821
ODCONA,7822
SLRCONA,7823
INLVLA,7824
IOCAP,7825
IOCAN,7826
IOCAF,7827
ANSELC,7840
WPUC,7841
ODCONC,7842
SLRCONC,7843
INLVLC,7844
IOCCP,7845
IOCCN,7846
IOCCF,7847
RC0I2C,7913
RC1I2C,7914
RC4I2C,7916
RC5I2C,7917
UMTOAP,7948
UMTOAL,7949
UMTOAH,7950
STATUS_SHAD,8164
WREG_SHAD,8165
BSR_SHAD,8166
PCLATH_SHAD,8167
FSR0_SHAD,8168
FSR0L_SHAD,8168
FSR0H_SHAD,8169
FSR1_SHAD,8170
FSR1L_SHAD,8170
FSR1H_SHAD,8171
STKPTR,8173
TOSL,8174
TOSH,8175

[Bits]
'For details of the bits (relative to a register in terms of registerbits) see the microcontroller datasheet
'The first parameter is the GCBASIC bit name used in user code to expose the specific registerbit
NVMIF,PIR1,0
CRCIF,PIR1,1
SCANIF,PIR1,2
ACTIF,PIR1,3
CSWIF,PIR1,4
OSFIF,PIR1,5
TMR1IF,PIR1,6
TMR1GIF,PIR1,7
NVMIE,PIE1,0
CRCIE,PIE1,1
SCANIE,PIE1,2
ACTIE,PIE1,3
CSWIE,PIE1,4
OSFIE,PIE1,5
TMR1IE,PIE1,6
TMR1GIE,PIE1,7
TMR1MD,PMD1,0
TMR3MD,PMD1,1
TMR2MD,PMD1,2
TMR4MD,PMD1,3
CCP1MD,PMD1,5
CCP2MD,PMD1,6
PWM1MD,PMD1,7
NDIV0,OSCCON1,0
NDIV1,OSCCON1,1
NDIV2,OSCCON1,2
NDIV3,OSCCON1,3
NOSC0,OSCCON1,4
NOSC1,OSCCON1,5
NOSC2,OSCCON1,6
TMR1L0,TMR1,0
TMR1L1,TMR1,1
TMR1L2,TMR1,2
TMR1L3,TMR1,3
TMR1L4,TMR1,4
TMR1L5,TMR1,5
TMR1L6,TMR1,6
TMR1L7,TMR1,7
TMR10_TMR1,TMR1,0
TMR11_TMR1,TMR1,1
TMR12_TMR1,TMR1,2
TMR13_TMR1,TMR1,3
TMR14_TMR1,TMR1,4
TMR15_TMR1,TMR1,5
TMR16_TMR1,TMR1,6
TMR17_TMR1,TMR1,7
CAL01,TMR1,0
CAL11,TMR1,1
CAL21,TMR1,2
CAL31,TMR1,3
CAL41,TMR1,4
CAL51,TMR1,5
CAL61,TMR1,6
CAL71,TMR1,7
TMR1H0,TMR1H,0
TMR1H1,TMR1H,1
TMR1H2,TMR1H,2
TMR1H3,TMR1H,3
TMR1H4,TMR1H,4
TMR1H5,TMR1H,5
TMR1H6,TMR1H,6
TMR1H7,TMR1H,7
TMR18_TMR1H,TMR1H,0
TMR19_TMR1H,TMR1H,1
TMR110,TMR1H,2
TMR111,TMR1H,3
TMR112,TMR1H,4
TMR113,TMR1H,5
TMR114,TMR1H,6
TMR115,TMR1H,7
ON_T1CON,T1CON,0
RD16,T1CON,1
NSYNC,T1CON,2
TMR1ON,T1CON,0
T1RD16,T1CON,1
NT1SYNC,T1CON,2
T1CKPS0,T1CON,4
T1CKPS1,T1CON,5
CKPS0_T1CON,T1CON,4
CKPS1_T1CON,T1CON,5
RD161,T1CON,1
GVAL,T1GCON,2
GGO_NDONE,T1GCON,3
GSPM,T1GCON,4
GTM,T1GCON,5
T1GCON_GPOL,T1GCON,6
GE,T1GCON,7
T1GVAL,T1GCON,2
T1GGO_NDONE,T1GCON,3
T1GSPM,T1GCON,4
T1GTM,T1GCON,5
T1GPOL,T1GCON,6
T1GE,T1GCON,7
T1GGO,T1GCON,3
GSS0,T1GATE,0
GSS1,T1GATE,1
GSS2,T1GATE,2
GSS3,T1GATE,3
GSS4,T1GATE,4
T1GSS0,T1GATE,0
T1GSS1,T1GATE,1
T1GSS2,T1GATE,2
T1GSS3,T1GATE,3
T1GSS4,T1GATE,4
T1CS0,T1CLK,0
T1CS1,T1CLK,1
T1CS2,T1CLK,2
T1CS3,T1CLK,3
T1CS4,T1CLK,4
CS0_T1CLK,T1CLK,0
CS1_T1CLK,T1CLK,1
CS2_T1CLK,T1CLK,2
CS3,T1CLK,3
CS4,T1CLK,4
FMT,CCP1CON,4
OUT_CCP1CON,CCP1CON,5
EN,CCP1CON,7
MODE0,CCP1CON,0
MODE1,CCP1CON,1
MODE2,CCP1CON,2
MODE3,CCP1CON,3
CCP1FMT,CCP1CON,4
CCP1OUT,CCP1CON,5
CCP1EN,CCP1CON,7
CCP1MODE0,CCP1CON,0
CCP1MODE1,CCP1CON,1
CCP1MODE2,CCP1CON,2
CCP1MODE3,CCP1CON,3
P1M1,CCP1CON,7
CTS0,CCP1CAP,0
CTS1,CCP1CAP,1
CTS2,CCP1CAP,2
CTS3,CCP1CAP,3
CCP1CTS0,CCP1CAP,0
CCP1CTS1,CCP1CAP,1
CCP1CTS2,CCP1CAP,2
CCP1CTS3,CCP1CAP,3
ERS0,PWM1ERS,0
ERS1,PWM1ERS,1
ERS2,PWM1ERS,2
ERS3,PWM1ERS,3
CLK0,PWM1CLK,0
CLK1,PWM1CLK,1
CLK2,PWM1CLK,2
CLK3,PWM1CLK,3
LDS0,PWM1LDS,0
LDS1,PWM1LDS,1
LDS2,PWM1LDS,2
S1P1,PWM1GIR,0
S1P2,PWM1GIR,1
S1P1IF,PWM1GIR,0
S1P2IF,PWM1GIR,1
PWM1GIE_S1P1,PWM1GIE,0
PWM1GIE_S1P2,PWM1GIE,1
S1P1IE,PWM1GIE,0
S1P2IE,PWM1GIE,1
ERSNOW,PWM1CON,0
ERSPOL,PWM1CON,1
PWM1CON_LD,PWM1CON,2
PWM1CON_EN,PWM1CON,7
PPEN,PWM1S1CFG,3
POL1,PWM1S1CFG,6
POL2,PWM1S1CFG,7
PWM1S1CFG_MODE0,PWM1S1CFG,0
PWM1S1CFG_MODE1,PWM1S1CFG,1
PWM1S1CFG_MODE2,PWM1S1CFG,2
D2S0,CLCNSEL1,0
D2S1,CLCNSEL1,1
D2S2,CLCNSEL1,2
D2S3,CLCNSEL1,3
D2S4,CLCNSEL1,4
D2S5,CLCNSEL1,5
D2S6,CLCNSEL1,6
G2D1N,CLCNGLS1,0
G2D1T,CLCNGLS1,1
G2D2N,CLCNGLS1,2
G2D2T,CLCNGLS1,3
G2D3N,CLCNGLS1,4
G2D3T,CLCNGLS1,5
G2D4N,CLCNGLS1,6
G2D4T,CLCNGLS1,7
RX9D,RC1STA,0
OERR,RC1STA,1
FERR,RC1STA,2
ADDEN,RC1STA,3
CREN,RC1STA,4
SREN,RC1STA,5
RX9,RC1STA,6
SPEN,RC1STA,7
TX9D,TX1STA,0
TRMT,TX1STA,1
BRGH,TX1STA,2
SENDB,TX1STA,3
SYNC_TX1STA,TX1STA,4
TXEN,TX1STA,5
TX9,TX1STA,6
CSRC,TX1STA,7
ABDEN,BAUD1CON,0
WUE,BAUD1CON,1
BRG16,BAUD1CON,3
SCKP,BAUD1CON,4
RCIDL,BAUD1CON,6
ABDOVF,BAUD1CON,7
CKP,SSP1CON1,4
SSPEN,SSP1CON1,5
SSPOV,SSP1CON1,6
WCOL,SSP1CON1,7
SSPM0,SSP1CON1,0
SSPM1,SSP1CON1,1
SSPM2,SSP1CON1,2
SSPM3,SSP1CON1,3
SSPM01,SSP1CON1,0
SSPM11,SSP1CON1,1
SSPM21,SSP1CON1,2
SSPM31,SSP1CON1,3
CKP1,SSP1CON1,4
SSPEN1,SSP1CON1,5
SSPOV1,SSP1CON1,6
WCOL1,SSP1CON1,7
MSK0,SSP1ADD,0
MSK1,SSP1ADD,1
MSK2,SSP1ADD,2
MSK3,SSP1ADD,3
MSK4,SSP1ADD,4
MSK5,SSP1ADD,5
MSK6,SSP1ADD,6
MSK7,SSP1ADD,7
MSK01,SSP1ADD,0
MSK11,SSP1ADD,1
MSK21,SSP1ADD,2
MSK31,SSP1ADD,3
MSK41,SSP1ADD,4
MSK51,SSP1ADD,5
MSK61,SSP1ADD,6
MSK71,SSP1ADD,7
SSP1MSK_MSK0,SSP1MSK,0
SSP1MSK_MSK1,SSP1MSK,1
SSP1MSK_MSK2,SSP1MSK,2
SSP1MSK_MSK3,SSP1MSK,3
SSP1MSK_MSK4,SSP1MSK,4
SSP1MSK_MSK5,SSP1MSK,5
SSP1MSK_MSK6,SSP1MSK,6
SSP1MSK_MSK7,SSP1MSK,7
BF,SSP1STAT,0
UA,SSP1STAT,1
R_NW,SSP1STAT,2
S,SSP1STAT,3
P,SSP1STAT,4
D_NA,SSP1STAT,5
CKE,SSP1STAT,6
SMP,SSP1STAT,7
R_W,SSP1STAT,2
D_A,SSP1STAT,5
NW,SSP1STAT,2
NA,SSP1STAT,5
NWRITE,SSP1STAT,2
NADDRESS,SSP1STAT,5
READ_WRITE,SSP1STAT,2
DATA_ADDRESS,SSP1STAT,5
I2C_READ,SSP1STAT,2
I2C_START,SSP1STAT,3
I2C_STOP,SSP1STAT,4
I2C_DAT,SSP1STAT,5
BF1,SSP1STAT,0
UA1,SSP1STAT,1
R,SSP1STAT,2
START,SSP1STAT,3
STOP,SSP1STAT,4
D,SSP1STAT,5
CKE1,SSP1STAT,6
SMP1,SSP1STAT,7
RW,SSP1STAT,2
START1,SSP1STAT,3
STOP1,SSP1STAT,4
DA,SSP1STAT,5
RW1,SSP1STAT,2
I2C_START1,SSP1STAT,3
I2C_STOP2,SSP1STAT,4
DA1,SSP1STAT,5
I2C_READ1,SSP1STAT,2
S2,SSP1STAT,3
P2,SSP1STAT,4
DATA_ADDRESS1,SSP1STAT,5
READ_WRITE1,SSP1STAT,2
D_A1,SSP1STAT,5
R_W1,SSP1STAT,2
D_NA1,SSP1STAT,5
R_NW1,SSP1STAT,2
I2C_DAT1,SSP1STAT,5
NW2,SSP1STAT,2
NA2,SSP1STAT,5
NWRITE1,SSP1STAT,2
NADDRESS1,SSP1STAT,5
SEN,SSP1CON2,0
RSEN,SSP1CON2,1
PEN,SSP1CON2,2
RCEN,SSP1CON2,3
ACKEN,SSP1CON2,4
ACKDT,SSP1CON2,5
ACKSTAT,SSP1CON2,6
GCEN,SSP1CON2,7
ADMSK1,SSP1CON2,1
ADMSK2,SSP1CON2,2
ADMSK3,SSP1CON2,3
ADMSK4,SSP1CON2,4
ADMSK5,SSP1CON2,5
SEN1,SSP1CON2,0
ADMSK11,SSP1CON2,1
ADMSK21,SSP1CON2,2
ADMSK31,SSP1CON2,3
ACKEN1,SSP1CON2,4
ACKDT1,SSP1CON2,5
ACKSTAT1,SSP1CON2,6
GCEN1,SSP1CON2,7
RSEN1,SSP1CON2,1
PEN1,SSP1CON2,2
RCEN1,SSP1CON2,3
ADMSK41,SSP1CON2,4
ADMSK51,SSP1CON2,5
DHEN,SSP1CON3,0
AHEN,SSP1CON3,1
SBCDE,SSP1CON3,2
SDAHT,SSP1CON3,3
BOEN,SSP1CON3,4
SCIE,SSP1CON3,5
PCIE,SSP1CON3,6
ACKTIM,SSP1CON3,7
SYNC_CM1CON0,CM1CON0,0
HYS,CM1CON0,1
POL_CM1CON0,CM1CON0,4
OUT_CM1CON0,CM1CON0,6
CM1CON0_EN,CM1CON0,7
C1SYNC,CM1CON0,0
C1HYS,CM1CON0,1
C1POL,CM1CON0,4
C1OUT_CM1CON0,CM1CON0,6
C1EN,CM1CON0,7
INTN_CM1CON1,CM1CON1,0
INTP_CM1CON1,CM1CON1,1
C1INTN,CM1CON1,0
C1INTP,CM1CON1,1
NCH0,CM1NCH,0
NCH1,CM1NCH,1
NCH2,CM1NCH,2
C1NCH0,CM1NCH,0
C1NCH1,CM1NCH,1
C1NCH2,CM1NCH,2
PCH0,CM1PCH,0
PCH1,CM1PCH,1
PCH2,CM1PCH,2
C1PCH0,CM1PCH,0
C1PCH1,CM1PCH,1
C1PCH2,CM1PCH,2
NSS,DAC1CON,0
REFRNG,DAC1CON,6
DAC1CON_EN,DAC1CON,7
PSS0,DAC1CON,2
PSS1,DAC1CON,3
OE0,DAC1CON,4
OE1,DAC1CON,5
PLEN0,CRCCON1,0
PLEN1,CRCCON1,1
PLEN2,CRCCON1,2
PLEN3,CRCCON1,3
PLEN4,CRCCON1,4
DSEN,ADCON1,0
PCSC,ADCON1,1
GPOL,ADCON1,5
IPEN,ADCON1,6
PPOL,ADCON1,7
ADDSEN,ADCON1,0
ADPCSC,ADCON1,1
ADGPOL,ADCON1,5
ADIPEN,ADCON1,6
ADPPOL,ADCON1,7
CCP1PPS0,CCP1PPS,0
CCP1PPS1,CCP1PPS,1
CCP1PPS2,CCP1PPS,2
CCP1PPS3,CCP1PPS,3
CCP1PPS4,CCP1PPS,4
CCP1PPS5,CCP1PPS,5
CLCIN1PPS0,CLCIN1PPS,0
CLCIN1PPS1,CLCIN1PPS,1
CLCIN1PPS2,CLCIN1PPS,2
CLCIN1PPS3,CLCIN1PPS,3
CLCIN1PPS4,CLCIN1PPS,4
CLCIN1PPS5,CLCIN1PPS,5
C,STATUS,0
DC,STATUS,1
Z,STATUS,2
NPD,STATUS,3
NTO,STATUS,4
CARRY,STATUS,0
ZERO,STATUS,2
BSR0,BSR,0
BSR1,BSR,1
BSR2,BSR,2
BSR3,BSR,3
BSR4,BSR,4
BSR5,BSR,5
INTEDG,INTCON,0
PEIE,INTCON,6
GIE,INTCON,7
RA0,PORTA,0
RA1,PORTA,1
RA2,PORTA,2
RA3,PORTA,3
RA4,PORTA,4
RA5,PORTA,5
RC0,PORTC,0
RC1,PORTC,1
RC2,PORTC,2
RC3,PORTC,3
RC4,PORTC,4
RC5,PORTC,5
TRISA0,TRISA,0
TRISA1,TRISA,1
TRISA2,TRISA,2
TRISA4,TRISA,4
TRISA5,TRISA,5
TRISC0,TRISC,0
TRISC1,TRISC,1
TRISC2,TRISC,2
TRISC3,TRISC,3
TRISC4,TRISC,4
TRISC5,TRISC,5
LATA0,LATA,0
LATA1,LATA,1
LATA2,LATA,2
LATA4,LATA,4
LATA5,LATA,5
LATC0,LATC,0
LATC1,LATC,1
LATC2,LATC,2
LATC3,LATC,3
LATC4,LATC,4
LATC5,LATC,5
INTF,PIR0,0
IOCIF,PIR0,4
TMR0IF,PIR0,5
TMR3IF,PIR2,0
TMR3GIF,PIR2,1
TMR2IF,PIR2,2
TMR4IF,PIR2,3
CCP1IF,PIR2,5
CCP2IF,PIR2,6
PWM1PIF,PIR3,0
PWM1IF,PIR3,1
PWM2PIF,PIR3,2
PWM2IF,PIR3,3
NCO1IF,PIR4,0
CWG1IF,PIR4,1
CLC1IF,PIR4,2
CLC2IF,PIR4,3
CLC3IF,PIR4,4
CLC4IF,PIR4,5
TX1IF,PIR4,6
RC1IF,PIR4,7
TX2IF,PIR5,0
RC2IF,PIR5,1
SSP1IF,PIR5,2
BCL1IF,PIR5,3
SSP2IF,PIR5,4
BCL2IF,PIR5,5
CM1IF,PIR5,6
CM2IF,PIR5,7
ADIF,PIR6,0
ADTIF,PIR6,1
ZCDIF,PIR6,2
INTE,PIE0,0
IOCIE,PIE0,4
TMR0IE,PIE0,5
TMR3IE,PIE2,0
TMR3GIE,PIE2,1
TMR2IE,PIE2,2
TMR4IE,PIE2,3
CCP1IE,PIE2,5
CCP2IE,PIE2,6
PWM1PIE,PIE3,0
PWM1IE,PIE3,1
PWM2PIE,PIE3,2
PWM2IE,PIE3,3
NCO1IE,PIE4,0
CWG1IE,PIE4,1
CLC1IE,PIE4,2
CLC2IE,PIE4,3
CLC3IE,PIE4,4
CLC4IE,PIE4,5
TX1IE,PIE4,6
RC1IE,PIE4,7
TX2IE,PIE5,0
RC2IE,PIE5,1
SSP1IE,PIE5,2
BCL1IE,PIE5,3
SSP2IE,PIE5,4
BCL2IE,PIE5,5
CM1IE,PIE5,6
CM2IE,PIE5,7
ADIE,PIE6,0
ADTIE,PIE6,1
ZCDIE,PIE6,2
NVMMD,PMD0,0
CRCMD,PMD0,1
SCANMD,PMD0,2
SYSCMD,PMD0,3
ACTMD,PMD0,4
IOCMD,PMD0,5
CLKRMD,PMD0,6
TMR0MD,PMD0,7
PWM2MD,PMD2,0
NCO1MD,PMD2,3
CWG1MD,PMD2,4
CLC1MD,PMD2,5
CLC2MD,PMD2,6
CLC3MD,PMD2,7
CLC4MD,PMD3,0
UART1MD,PMD3,1
UART2MD,PMD3,2
MSSP1MD,PMD3,3
MSSP2MD,PMD3,4
FVRMD,PMD3,5
CM1MD,PMD3,6
CM2MD,PMD3,7
ADCMD,PMD4,0
DAC1MD,PMD4,1
DAC2MD,PMD4,2
ZCDMD,PMD4,4
WDTCON0_SEN,WDTCON0,0
SWDTEN,WDTCON0,0
WDTSEN,WDTCON0,0
PS0,WDTCON0,1
PS1,WDTCON0,2
PS2,WDTCON0,3
PS3,WDTCON0,4
PS4,WDTCON0,5
WDTPS0,WDTCON0,1
WDTPS1,WDTCON0,2
WDTPS2,WDTCON0,3
WDTPS3,WDTCON0,4
WDTPS4,WDTCON0,5
WINDOW0,WDTCON1,0
WINDOW1,WDTCON1,1
WINDOW2,WDTCON1,2
CS0_WDTCON1,WDTCON1,4
CS1_WDTCON1,WDTCON1,5
CS2_WDTCON1,WDTCON1,6
WDTWINDOW0,WDTCON1,0
WDTWINDOW1,WDTCON1,1
WDTWINDOW2,WDTCON1,2
WDTCS0,WDTCON1,4
WDTCS1,WDTCON1,5
WDTCS2,WDTCON1,6
PSCNT0,WDTPS,0
PSCNT1,WDTPS,1
PSCNT2,WDTPS,2
PSCNT3,WDTPS,3
PSCNT4,WDTPS,4
PSCNT5,WDTPS,5
PSCNT6,WDTPS,6
PSCNT7,WDTPS,7
PSCNT8,WDTPSH,0
PSCNT9,WDTPSH,1
PSCNT10,WDTPSH,2
PSCNT11,WDTPSH,3
PSCNT12,WDTPSH,4
PSCNT13,WDTPSH,5
PSCNT14,WDTPSH,6
PSCNT15,WDTPSH,7
PSCNT16,WDTTMR,0
PSCNT17,WDTTMR,1
STATE,WDTTMR,2
WDTPSCNT16,WDTTMR,0
WDTPSCNT17,WDTTMR,1
WDTSTATE,WDTTMR,2
WDTTMR0,WDTTMR,3
WDTTMR1,WDTTMR,4
WDTTMR2,WDTTMR,5
WDTTMR3,WDTTMR,6
WDTTMR4,WDTTMR,7
BORRDY,BORCON,0
SBOREN,BORCON,7
NBOR,PCON0,0
NPOR,PCON0,1
NRI,PCON0,2
NRMCLR,PCON0,3
NRWDT,PCON0,4
NWDTWV,PCON0,5
STKUNF,PCON0,6
STKOVF,PCON0,7
NMEMV,PCON1,1
TMR0L0,TMR0L,0
TMR0L1,TMR0L,1
TMR0L2,TMR0L,2
TMR0L3,TMR0L,3
TMR0L4,TMR0L,4
TMR0L5,TMR0L,5
TMR0L6,TMR0L,6
TMR0L7,TMR0L,7
TMR0H0,TMR0H,0
TMR0H1,TMR0H,1
TMR0H2,TMR0H,2
TMR0H3,TMR0H,3
TMR0H4,TMR0H,4
TMR0H5,TMR0H,5
TMR0H6,TMR0H,6
TMR0H7,TMR0H,7
T0PR0,TMR0H,0
T0PR1,TMR0H,1
T0PR2,TMR0H,2
T0PR3,TMR0H,3
T0PR4,TMR0H,4
T0PR5,TMR0H,5
T0PR6,TMR0H,6
T0PR7,TMR0H,7
MD16,T0CON0,4
OUT_T0CON0,T0CON0,5
T0CON0_EN,T0CON0,7
T0MD16,T0CON0,4
T0OUT,T0CON0,5
T0EN,T0CON0,7
OUTPS0,T0CON0,0
OUTPS1,T0CON0,1
OUTPS2,T0CON0,2
OUTPS3,T0CON0,3
T016BIT,T0CON0,4
T0OUTPS0,T0CON0,0
T0OUTPS1,T0CON0,1
T0OUTPS2,T0CON0,2
T0OUTPS3,T0CON0,3
ASYNC,T0CON1,4
CKPS0_T0CON1,T0CON1,0
CKPS1_T0CON1,T0CON1,1
CKPS2_T0CON1,T0CON1,2
CKPS3,T0CON1,3
T0ASYNC,T0CON1,4
CS0_T0CON1,T0CON1,5
CS1_T0CON1,T0CON1,6
CS2_T0CON1,T0CON1,7
T0CKPS0,T0CON1,0
T0CKPS1,T0CON1,1
T0CKPS2,T0CON1,2
T0CKPS3,T0CON1,3
T0CS0,T0CON1,5
T0CS1,T0CON1,6
T0CS2,T0CON1,7
TSRNG,FVRCON,4
TSEN,FVRCON,5
RDY,FVRCON,6
FVRCON_EN,FVRCON,7
ADFVR0,FVRCON,0
ADFVR1,FVRCON,1
CDAFVR0,FVRCON,2
CDAFVR1,FVRCON,3
FVRRDY,FVRCON,6
FVREN,FVRCON,7
CPRDY,CPCON,0
CPT,CPCON,1
CPREQ,CPCON,2
CPOS,CPCON,5
INTN_ZCDCON,ZCDCON,0
INTP_ZCDCON,ZCDCON,1
POL_ZCDCON,ZCDCON,4
OUT_ZCDCON,ZCDCON,5
ZCDCON_SEN,ZCDCON,7
ZCDINTN,ZCDCON,0
ZCDINTP,ZCDCON,1
ZCDPOL,ZCDCON,4
ZCDOUT,ZCDCON,5
ZCDSEN,ZCDCON,7
DOE,CPUDOZE,4
ROI,CPUDOZE,5
DOZEN,CPUDOZE,6
IDLEN,CPUDOZE,7
DOZE0,CPUDOZE,0
DOZE1,CPUDOZE,1
DOZE2,CPUDOZE,2
CDIV0,OSCCON2,0
CDIV1,OSCCON2,1
CDIV2,OSCCON2,2
CDIV3,OSCCON2,3
COSC0,OSCCON2,4
COSC1,OSCCON2,5
COSC2,OSCCON2,6
NOSCR,OSCCON3,3
ORDY,OSCCON3,4
SOSCPWR,OSCCON3,6
CSWHOLD,OSCCON3,7
PLLR,OSCSTAT,0
SFOR,OSCSTAT,1
ADOR,OSCSTAT,2
SOR,OSCSTAT,3
LFOR,OSCSTAT,4
MFOR,OSCSTAT,5
HFOR,OSCSTAT,6
EXTOR,OSCSTAT,7
PLLEN,OSCEN,0
ADOEN,OSCEN,2
SOSCEN,OSCEN,3
LFOEN,OSCEN,4
MFOEN,OSCEN,5
HFOEN,OSCEN,6
EXTOEN,OSCEN,7
TUN0,OSCTUNE,0
TUN1,OSCTUNE,1
TUN2,OSCTUNE,2
TUN3,OSCTUNE,3
TUN4,OSCTUNE,4
TUN5,OSCTUNE,5
FRQ0,OSCFRQ,0
FRQ1,OSCFRQ,1
FRQ2,OSCFRQ,2
ACTORS,ACTCON,1
ACTLOCK,ACTCON,3
ACTUD,ACTCON,6
ACTEN,ACTCON,7
CLKRCON_EN,CLKRCON,7
CLKREN,CLKRCON,7
TMR3L0,TMR3,0
TMR3L1,TMR3,1
TMR3L2,TMR3,2
TMR3L3,TMR3,3
TMR3L4,TMR3,4
TMR3L5,TMR3,5
TMR3L6,TMR3,6
TMR3L7,TMR3,7
TMR30,TMR3,0
TMR31,TMR3,1
TMR32,TMR3,2
TMR33,TMR3,3
TMR34,TMR3,4
TMR35,TMR3,5
TMR36,TMR3,6
TMR37,TMR3,7
CAL03,TMR3,0
CAL13,TMR3,1
CAL23,TMR3,2
CAL33,TMR3,3
CAL43,TMR3,4
CAL53,TMR3,5
CAL63,TMR3,6
CAL73,TMR3,7
TMR3H0,TMR3H,0
TMR3H1,TMR3H,1
TMR3H2,TMR3H,2
TMR3H3,TMR3H,3
TMR3H4,TMR3H,4
TMR3H5,TMR3H,5
TMR3H6,TMR3H,6
TMR3H7,TMR3H,7
TMR38,TMR3H,0
TMR39,TMR3H,1
TMR310,TMR3H,2
TMR311,TMR3H,3
TMR312,TMR3H,4
TMR313,TMR3H,5
TMR314,TMR3H,6
TMR315,TMR3H,7
ON_T3CON,T3CON,0
T3CON_RD16,T3CON,1
T3CON_NSYNC,T3CON,2
TMR3ON,T3CON,0
T3RD16,T3CON,1
NT3SYNC,T3CON,2
T3CKPS0,T3CON,4
T3CKPS1,T3CON,5
CKPS0_T3CON,T3CON,4
CKPS1_T3CON,T3CON,5
RD163,T3CON,1
T3GCON_GVAL,T3GCON,2
T3GCON_GGO_NDONE,T3GCON,3
T3GCON_GSPM,T3GCON,4
T3GCON_GTM,T3GCON,5
T3GCON_GPOL,T3GCON,6
T3GCON_GE,T3GCON,7
T3GVAL,T3GCON,2
T3GGO_NDONE,T3GCON,3
T3GSPM,T3GCON,4
T3GTM,T3GCON,5
T3GPOL,T3GCON,6
T3GE,T3GCON,7
T3GGO,T3GCON,3
T3GATE_GSS0,T3GATE,0
T3GATE_GSS1,T3GATE,1
T3GATE_GSS2,T3GATE,2
T3GATE_GSS3,T3GATE,3
T3GATE_GSS4,T3GATE,4
T3GSS0,T3GATE,0
T3GSS1,T3GATE,1
T3GSS2,T3GATE,2
T3GSS3,T3GATE,3
T3GSS4,T3GATE,4
T3CS0,T3CLK,0
T3CS1,T3CLK,1
T3CS2,T3CLK,2
T3CS3,T3CLK,3
T3CS4,T3CLK,4
CS0_T3CLK,T3CLK,0
CS1_T3CLK,T3CLK,1
CS2_T3CLK,T3CLK,2
T3CLK_CS3,T3CLK,3
T3CLK_CS4,T3CLK,4
ON_T2CON,T2CON,7
T2ON,T2CON,7
T2OUTPS0,T2CON,0
T2OUTPS1,T2CON,1
T2OUTPS2,T2CON,2
T2OUTPS3,T2CON,3
T2CKPS0,T2CON,4
T2CKPS1,T2CON,5
T2CKPS2,T2CON,6
T2CON_OUTPS0,T2CON,0
T2CON_OUTPS1,T2CON,1
T2CON_OUTPS2,T2CON,2
T2CON_OUTPS3,T2CON,3
CKPS0_T2CON,T2CON,4
CKPS1_T2CON,T2CON,5
CKPS2_T2CON,T2CON,6
TMR2ON,T2CON,7
CSYNC,T2HLT,5
CPOL,T2HLT,6
PSYNC,T2HLT,7
T2HLT_MODE0,T2HLT,0
T2HLT_MODE1,T2HLT,1
T2HLT_MODE2,T2HLT,2
T2HLT_MODE3,T2HLT,3
MODE4,T2HLT,4
CKSYNC,T2HLT,5
CKPOL,T2HLT,6
T2CSYNC,T2HLT,5
T2CPOL,T2HLT,6
T2PSYNC,T2HLT,7
T2MODE0,T2HLT,0
T2MODE1,T2HLT,1
T2MODE2,T2HLT,2
T2MODE3,T2HLT,3
T2MODE4,T2HLT,4
CS0_T2CLKCON,T2CLKCON,0
CS1_T2CLKCON,T2CLKCON,1
CS2_T2CLKCON,T2CLKCON,2
T2CLKCON_CS3,T2CLKCON,3
T2CS0,T2CLKCON,0
T2CS1,T2CLKCON,1
T2CS2,T2CLKCON,2
T2CS3,T2CLKCON,3
RSEL0,T2RST,0
RSEL1,T2RST,1
RSEL2,T2RST,2
RSEL3,T2RST,3
RSEL4,T2RST,4
T2RSEL0,T2RST,0
T2RSEL1,T2RST,1
T2RSEL2,T2RST,2
T2RSEL3,T2RST,3
T2RSEL4,T2RST,4
ON_T4CON,T4CON,7
T4ON,T4CON,7
T4OUTPS0,T4CON,0
T4OUTPS1,T4CON,1
T4OUTPS2,T4CON,2
T4OUTPS3,T4CON,3
T4CKPS0,T4CON,4
T4CKPS1,T4CON,5
T4CKPS2,T4CON,6
T4CON_OUTPS0,T4CON,0
T4CON_OUTPS1,T4CON,1
T4CON_OUTPS2,T4CON,2
T4CON_OUTPS3,T4CON,3
CKPS0_T4CON,T4CON,4
CKPS1_T4CON,T4CON,5
CKPS2_T4CON,T4CON,6
TMR4ON,T4CON,7
T4HLT_CSYNC,T4HLT,5
T4HLT_CPOL,T4HLT,6
T4HLT_PSYNC,T4HLT,7
T4HLT_MODE0,T4HLT,0
T4HLT_MODE1,T4HLT,1
T4HLT_MODE2,T4HLT,2
T4HLT_MODE3,T4HLT,3
T4HLT_MODE4,T4HLT,4
T4HLT_CKSYNC,T4HLT,5
T4HLT_CKPOL,T4HLT,6
T4CSYNC,T4HLT,5
T4CPOL,T4HLT,6
T4PSYNC,T4HLT,7
T4MODE0,T4HLT,0
T4MODE1,T4HLT,1
T4MODE2,T4HLT,2
T4MODE3,T4HLT,3
T4MODE4,T4HLT,4
CS0_T4CLKCON,T4CLKCON,0
CS1_T4CLKCON,T4CLKCON,1
CS2_T4CLKCON,T4CLKCON,2
T4CLKCON_CS3,T4CLKCON,3
T4CS0,T4CLKCON,0
T4CS1,T4CLKCON,1
T4CS2,T4CLKCON,2
T4CS3,T4CLKCON,3
T4RST_RSEL0,T4RST,0
T4RST_RSEL1,T4RST,1
T4RST_RSEL2,T4RST,2
T4RST_RSEL3,T4RST,3
T4RST_RSEL4,T4RST,4
T4RSEL0,T4RST,0
T4RSEL1,T4RST,1
T4RSEL2,T4RST,2
T4RSEL3,T4RST,3
T4RSEL4,T4RST,4
CCP2CON_FMT,CCP2CON,4
OUT_CCP2CON,CCP2CON,5
CCP2CON_EN,CCP2CON,7
CCP2CON_MODE0,CCP2CON,0
CCP2CON_MODE1,CCP2CON,1
CCP2CON_MODE2,CCP2CON,2
CCP2CON_MODE3,CCP2CON,3
CCP2FMT,CCP2CON,4
CCP2OUT,CCP2CON,5
CCP2EN,CCP2CON,7
CCP2MODE0,CCP2CON,0
CCP2MODE1,CCP2CON,1
CCP2MODE2,CCP2CON,2
CCP2MODE3,CCP2CON,3
P2M1,CCP2CON,7
CCP2CAP_CTS0,CCP2CAP,0
CCP2CAP_CTS1,CCP2CAP,1
CCP2CAP_CTS2,CCP2CAP,2
CCP2CAP_CTS3,CCP2CAP,3
CCP2CTS0,CCP2CAP,0
CCP2CTS1,CCP2CAP,1
CCP2CTS2,CCP2CAP,2
CCP2CTS3,CCP2CAP,3
MPWM1LD,PWMLOAD,0
MPWM2LD,PWMLOAD,1
MPWM1EN,PWMEN,0
MPWM2EN,PWMEN,1
PWM2ERS_ERS0,PWM2ERS,0
PWM2ERS_ERS1,PWM2ERS,1
PWM2ERS_ERS2,PWM2ERS,2
PWM2ERS_ERS3,PWM2ERS,3
PWM2CLK_CLK0,PWM2CLK,0
PWM2CLK_CLK1,PWM2CLK,1
PWM2CLK_CLK2,PWM2CLK,2
PWM2CLK_CLK3,PWM2CLK,3
PWM2LDS_LDS0,PWM2LDS,0
PWM2LDS_LDS1,PWM2LDS,1
PWM2LDS_LDS2,PWM2LDS,2
PWM2GIR_S1P1,PWM2GIR,0
PWM2GIR_S1P2,PWM2GIR,1
PWM2GIR_S1P1IF,PWM2GIR,0
PWM2GIR_S1P2IF,PWM2GIR,1
PWM2GIE_S1P1,PWM2GIE,0
PWM2GIE_S1P2,PWM2GIE,1
PWM2GIE_S1P1IE,PWM2GIE,0
PWM2GIE_S1P2IE,PWM2GIE,1
PWM2CON_ERSNOW,PWM2CON,0
PWM2CON_ERSPOL,PWM2CON,1
PWM2CON_LD,PWM2CON,2
PWM2CON_EN,PWM2CON,7
PWM2S1CFG_PPEN,PWM2S1CFG,3
PWM2S1CFG_POL1,PWM2S1CFG,6
PWM2S1CFG_POL2,PWM2S1CFG,7
PWM2S1CFG_MODE0,PWM2S1CFG,0
PWM2S1CFG_MODE1,PWM2S1CFG,1
PWM2S1CFG_MODE2,PWM2S1CFG,2
NCO1ACC0,NCO1ACC,0
NCO1ACC1,NCO1ACC,1
NCO1ACC2,NCO1ACC,2
NCO1ACC3,NCO1ACC,3
NCO1ACC4,NCO1ACC,4
NCO1ACC5,NCO1ACC,5
NCO1ACC6,NCO1ACC,6
NCO1ACC7,NCO1ACC,7
ACC0,NCO1ACC,0
ACC1,NCO1ACC,1
ACC2,NCO1ACC,2
ACC3,NCO1ACC,3
ACC4,NCO1ACC,4
ACC5,NCO1ACC,5
ACC6,NCO1ACC,6
ACC7,NCO1ACC,7
NCO1ACC8,NCO1ACCH,0
NCO1ACC9,NCO1ACCH,1
NCO1ACC10,NCO1ACCH,2
NCO1ACC11,NCO1ACCH,3
NCO1ACC12,NCO1ACCH,4
NCO1ACC13,NCO1ACCH,5
NCO1ACC14,NCO1ACCH,6
NCO1ACC15,NCO1ACCH,7
ACC8,NCO1ACCH,0
ACC9,NCO1ACCH,1
ACC10,NCO1ACCH,2
ACC11,NCO1ACCH,3
ACC12,NCO1ACCH,4
ACC13,NCO1ACCH,5
ACC14,NCO1ACCH,6
ACC15,NCO1ACCH,7
NCO1ACC16,NCO1ACCU,0
NCO1ACC17,NCO1ACCU,1
NCO1ACC18,NCO1ACCU,2
NCO1ACC19,NCO1ACCU,3
ACC16,NCO1ACCU,0
ACC17,NCO1ACCU,1
ACC18,NCO1ACCU,2
ACC19,NCO1ACCU,3
NCO1INC0,NCO1INC,0
NCO1INC1,NCO1INC,1
NCO1INC2,NCO1INC,2
NCO1INC3,NCO1INC,3
NCO1INC4,NCO1INC,4
NCO1INC5,NCO1INC,5
NCO1INC6,NCO1INC,6
NCO1INC7,NCO1INC,7
INC0,NCO1INC,0
INC1,NCO1INC,1
INC2,NCO1INC,2
INC3,NCO1INC,3
INC4,NCO1INC,4
INC5,NCO1INC,5
INC6,NCO1INC,6
INC7,NCO1INC,7
NCO1INC8,NCO1INCH,0
NCO1INC9,NCO1INCH,1
NCO1INC10,NCO1INCH,2
NCO1INC11,NCO1INCH,3
NCO1INC12,NCO1INCH,4
NCO1INC13,NCO1INCH,5
NCO1INC14,NCO1INCH,6
NCO1INC15,NCO1INCH,7
INC8,NCO1INCH,0
INC9,NCO1INCH,1
INC10,NCO1INCH,2
INC11,NCO1INCH,3
INC12,NCO1INCH,4
INC13,NCO1INCH,5
INC14,NCO1INCH,6
INC15,NCO1INCH,7
NCO1INC16,NCO1INCU,0
NCO1INC17,NCO1INCU,1
NCO1INC18,NCO1INCU,2
NCO1INC19,NCO1INCU,3
INC16,NCO1INCU,0
INC17,NCO1INCU,1
INC18,NCO1INCU,2
INC19,NCO1INCU,3
PFM,NCO1CON,0
POL_NCO1CON,NCO1CON,4
OUT_NCO1CON,NCO1CON,5
NCO1CON_EN,NCO1CON,7
NCO1PFM,NCO1CON,0
NCO1POL,NCO1CON,4
NCO1OUT,NCO1CON,5
NCO1EN,NCO1CON,7
CKS0,NCO1CLK,0
CKS1,NCO1CLK,1
CKS2,NCO1CLK,2
CKS3,NCO1CLK,3
PWS0,NCO1CLK,5
PWS1,NCO1CLK,6
PWS2,NCO1CLK,7
NCO1CKS0,NCO1CLK,0
NCO1CKS1,NCO1CLK,1
NCO1CKS2,NCO1CLK,2
NCO1CKS3,NCO1CLK,3
NCO1PWS0,NCO1CLK,5
NCO1PWS1,NCO1CLK,6
NCO1PWS2,NCO1CLK,7
CWG1CLK_CS,CWG1CLK,0
CWG1CS,CWG1CLK,0
ISM0,CWG1ISM,0
ISM1,CWG1ISM,1
ISM2,CWG1ISM,2
ISM3,CWG1ISM,3
ISM4,CWG1ISM,4
DAT0,CWG1ISM,0
DAT1,CWG1ISM,1
DAT2,CWG1ISM,2
DAT3,CWG1ISM,3
DAT4,CWG1ISM,4
DBR0,CWG1DBR,0
DBR1,CWG1DBR,1
DBR2,CWG1DBR,2
DBR3,CWG1DBR,3
DBR4,CWG1DBR,4
DBR5,CWG1DBR,5
CWG1DBR0,CWG1DBR,0
CWG1DBR1,CWG1DBR,1
CWG1DBR2,CWG1DBR,2
CWG1DBR3,CWG1DBR,3
CWG1DBR4,CWG1DBR,4
CWG1DBR5,CWG1DBR,5
DBF0,CWG1DBF,0
DBF1,CWG1DBF,1
DBF2,CWG1DBF,2
DBF3,CWG1DBF,3
DBF4,CWG1DBF,4
DBF5,CWG1DBF,5
CWG1DBF0,CWG1DBF,0
CWG1DBF1,CWG1DBF,1
CWG1DBF2,CWG1DBF,2
CWG1DBF3,CWG1DBF,3
CWG1DBF4,CWG1DBF,4
CWG1DBF5,CWG1DBF,5
LD,CWG1CON0,6
CWG1CON0_EN,CWG1CON0,7
CWG1CON0_MODE0,CWG1CON0,0
CWG1CON0_MODE1,CWG1CON0,1
CWG1CON0_MODE2,CWG1CON0,2
G1EN,CWG1CON0,7
CWG1LD,CWG1CON0,6
CWG1EN,CWG1CON0,7
CWG1MODE0,CWG1CON0,0
CWG1MODE1,CWG1CON0,1
CWG1MODE2,CWG1CON0,2
POLA,CWG1CON1,0
POLB,CWG1CON1,1
POLC,CWG1CON1,2
POLD,CWG1CON1,3
IN,CWG1CON1,5
CWG1POLA,CWG1CON1,0
CWG1POLB,CWG1CON1,1
CWG1POLC,CWG1CON1,2
CWG1POLD,CWG1CON1,3
CWG1IN,CWG1CON1,5
REN,CWG1AS0,6
SHUTDOWN,CWG1AS0,7
LSAC0,CWG1AS0,2
LSCA1,CWG1AS0,3
LSBD0,CWG1AS0,4
LSBD1,CWG1AS0,5
CWG1LSAC0,CWG1AS0,2
CWG1LSAC1,CWG1AS0,3
CWG1LSBD0,CWG1AS0,4
CWG1LSBD1,CWG1AS0,5
AS0E,CWG1AS1,0
AS1E,CWG1AS1,1
AS2E,CWG1AS1,2
AS3E,CWG1AS1,3
AS4E,CWG1AS1,4
AS5E,CWG1AS1,5
AS6E,CWG1AS1,6
AS7E,CWG1AS1,7
STRA,CWG1STR,0
STRB,CWG1STR,1
STRC,CWG1STR,2
STRD,CWG1STR,3
OVRA,CWG1STR,4
OVRB,CWG1STR,5
OVRC,CWG1STR,6
OVRD,CWG1STR,7
CWG1STRA,CWG1STR,0
CWG1STRB,CWG1STR,1
CWG1STRC,CWG1STR,2
CWG1STRD,CWG1STR,3
CWG1OVRA,CWG1STR,4
CWG1OVRB,CWG1STR,5
CWG1OVRC,CWG1STR,6
CWG1OVRD,CWG1STR,7
INTN_CLCNCON,CLCNCON,3
INTP_CLCNCON,CLCNCON,4
OUT_CLCNCON,CLCNCON,5
CLCNCON_EN,CLCNCON,7
CLCNCON_MODE0,CLCNCON,0
CLCNCON_MODE1,CLCNCON,1
CLCNCON_MODE2,CLCNCON,2
G1POL,CLCNPOL,0
G2POL,CLCNPOL,1
G3POL,CLCNPOL,2
G4POL,CLCNPOL,3
POL_CLCNPOL,CLCNPOL,7
D1S0,CLCNSEL0,0
D1S1,CLCNSEL0,1
D1S2,CLCNSEL0,2
D1S3,CLCNSEL0,3
D1S4,CLCNSEL0,4
D1S5,CLCNSEL0,5
D1S6,CLCNSEL0,6
D3S0,CLCNSEL2,0
D3S1,CLCNSEL2,1
D3S2,CLCNSEL2,2
D3S3,CLCNSEL2,3
D3S4,CLCNSEL2,4
D3S5,CLCNSEL2,5
D3S6,CLCNSEL2,6
D4S0,CLCNSEL3,0
D4S1,CLCNSEL3,1
D4S2,CLCNSEL3,2
D4S3,CLCNSEL3,3
D4S4,CLCNSEL3,4
D4S5,CLCNSEL3,5
D4S6,CLCNSEL3,6
G1D1N,CLCNGLS0,0
G1D1T,CLCNGLS0,1
G1D2N,CLCNGLS0,2
G1D2T,CLCNGLS0,3
G1D3N,CLCNGLS0,4
G1D3T,CLCNGLS0,5
G1D4N,CLCNGLS0,6
G1D4T,CLCNGLS0,7
G3D1N,CLCNGLS2,0
G3D1T,CLCNGLS2,1
G3D2N,CLCNGLS2,2
G3D2T,CLCNGLS2,3
G3D3N,CLCNGLS2,4
G3D3T,CLCNGLS2,5
G3D4N,CLCNGLS2,6
G3D4T,CLCNGLS2,7
G4D1N,CLCNGLS3,0
G4D1T,CLCNGLS3,1
G4D2N,CLCNGLS3,2
G4D2T,CLCNGLS3,3
G4D3N,CLCNGLS3,4
G4D3T,CLCNGLS3,5
G4D4N,CLCNGLS3,6
G4D4T,CLCNGLS3,7
SLCT0,CLCSELECT,0
SLCT1,CLCSELECT,1
SLCT2,CLCSELECT,2
SLCT3,CLCSELECT,3
CLC1OUT,CLCDATA,0
CLC2OUT,CLCDATA,1
CLC3OUT,CLCDATA,2
CLC4OUT,CLCDATA,3
RC2STA_RX9D,RC2STA,0
RC2STA_OERR,RC2STA,1
RC2STA_FERR,RC2STA,2
RC2STA_ADDEN,RC2STA,3
RC2STA_CREN,RC2STA,4
RC2STA_SREN,RC2STA,5
RC2STA_RX9,RC2STA,6
RC2STA_SPEN,RC2STA,7
TX2STA_TX9D,TX2STA,0
TX2STA_TRMT,TX2STA,1
TX2STA_BRGH,TX2STA,2
TX2STA_SENDB,TX2STA,3
SYNC_TX2STA,TX2STA,4
TX2STA_TXEN,TX2STA,5
TX2STA_TX9,TX2STA,6
TX2STA_CSRC,TX2STA,7
BAUD2CON_ABDEN,BAUD2CON,0
BAUD2CON_WUE,BAUD2CON,1
BAUD2CON_BRG16,BAUD2CON,3
BAUD2CON_SCKP,BAUD2CON,4
BAUD2CON_RCIDL,BAUD2CON,6
BAUD2CON_ABDOVF,BAUD2CON,7
SSP2ADD_MSK0,SSP2ADD,0
SSP2ADD_MSK1,SSP2ADD,1
SSP2ADD_MSK2,SSP2ADD,2
SSP2ADD_MSK3,SSP2ADD,3
SSP2ADD_MSK4,SSP2ADD,4
SSP2ADD_MSK5,SSP2ADD,5
SSP2ADD_MSK6,SSP2ADD,6
SSP2ADD_MSK7,SSP2ADD,7
MSK02,SSP2ADD,0
MSK12,SSP2ADD,1
MSK22,SSP2ADD,2
MSK32,SSP2ADD,3
MSK42,SSP2ADD,4
MSK52,SSP2ADD,5
MSK62,SSP2ADD,6
MSK72,SSP2ADD,7
SSP2MSK_MSK0,SSP2MSK,0
SSP2MSK_MSK1,SSP2MSK,1
SSP2MSK_MSK2,SSP2MSK,2
SSP2MSK_MSK3,SSP2MSK,3
SSP2MSK_MSK4,SSP2MSK,4
SSP2MSK_MSK5,SSP2MSK,5
SSP2MSK_MSK6,SSP2MSK,6
SSP2MSK_MSK7,SSP2MSK,7
SSP2STAT_BF,SSP2STAT,0
SSP2STAT_UA,SSP2STAT,1
SSP2STAT_R_NW,SSP2STAT,2
SSP2STAT_S,SSP2STAT,3
SSP2STAT_P,SSP2STAT,4
SSP2STAT_D_NA,SSP2STAT,5
SSP2STAT_CKE,SSP2STAT,6
SSP2STAT_SMP,SSP2STAT,7
SSP2STAT_R_W,SSP2STAT,2
SSP2STAT_D_A,SSP2STAT,5
SSP2STAT_NW,SSP2STAT,2
SSP2STAT_NA,SSP2STAT,5
SSP2STAT_NWRITE,SSP2STAT,2
SSP2STAT_NADDRESS,SSP2STAT,5
SSP2STAT_READ_WRITE,SSP2STAT,2
SSP2STAT_DATA_ADDRESS,SSP2STAT,5
SSP2STAT_I2C_READ,SSP2STAT,2
SSP2STAT_I2C_START,SSP2STAT,3
SSP2STAT_I2C_STOP,SSP2STAT,4
SSP2STAT_I2C_DAT,SSP2STAT,5
BF2,SSP2STAT,0
UA2,SSP2STAT,1
SSP2STAT_R,SSP2STAT,2
SSP2STAT_START,SSP2STAT,3
SSP2STAT_STOP,SSP2STAT,4
SSP2STAT_D,SSP2STAT,5
CKE2,SSP2STAT,6
SMP2,SSP2STAT,7
SSP2STAT_RW,SSP2STAT,2
START2,SSP2STAT,3
STOP2,SSP2STAT,4
SSP2STAT_DA,SSP2STAT,5
RW2,SSP2STAT,2
I2C_START2,SSP2STAT,3
SSP2STAT_I2C_STOP2,SSP2STAT,4
DA2,SSP2STAT,5
I2C_READ2,SSP2STAT,2
SSP2STAT_S2,SSP2STAT,3
SSP2STAT_P2,SSP2STAT,4
DATA_ADDRESS2,SSP2STAT,5
READ_WRITE2,SSP2STAT,2
D_A2,SSP2STAT,5
R_W2,SSP2STAT,2
D_NA2,SSP2STAT,5
R_NW2,SSP2STAT,2
I2C_DAT2,SSP2STAT,5
SSP2STAT_NW2,SSP2STAT,2
SSP2STAT_NA2,SSP2STAT,5
NWRITE2,SSP2STAT,2
NADDRESS2,SSP2STAT,5
SSP2CON1_CKP,SSP2CON1,4
SSP2CON1_SSPEN,SSP2CON1,5
SSP2CON1_SSPOV,SSP2CON1,6
SSP2CON1_WCOL,SSP2CON1,7
SSP2CON1_SSPM0,SSP2CON1,0
SSP2CON1_SSPM1,SSP2CON1,1
SSP2CON1_SSPM2,SSP2CON1,2
SSP2CON1_SSPM3,SSP2CON1,3
SSPM02,SSP2CON1,0
SSPM12,SSP2CON1,1
SSPM22,SSP2CON1,2
SSPM32,SSP2CON1,3
CKP2,SSP2CON1,4
SSPEN2,SSP2CON1,5
SSPOV2,SSP2CON1,6
WCOL2,SSP2CON1,7
SSP2CON2_SEN,SSP2CON2,0
SSP2CON2_RSEN,SSP2CON2,1
SSP2CON2_PEN,SSP2CON2,2
SSP2CON2_RCEN,SSP2CON2,3
SSP2CON2_ACKEN,SSP2CON2,4
SSP2CON2_ACKDT,SSP2CON2,5
SSP2CON2_ACKSTAT,SSP2CON2,6
SSP2CON2_GCEN,SSP2CON2,7
SSP2CON2_ADMSK1,SSP2CON2,1
SSP2CON2_ADMSK2,SSP2CON2,2
SSP2CON2_ADMSK3,SSP2CON2,3
SSP2CON2_ADMSK4,SSP2CON2,4
SSP2CON2_ADMSK5,SSP2CON2,5
SEN2,SSP2CON2,0
ADMSK12,SSP2CON2,1
ADMSK22,SSP2CON2,2
ADMSK32,SSP2CON2,3
ACKEN2,SSP2CON2,4
ACKDT2,SSP2CON2,5
ACKSTAT2,SSP2CON2,6
GCEN2,SSP2CON2,7
RSEN2,SSP2CON2,1
PEN2,SSP2CON2,2
RCEN2,SSP2CON2,3
ADMSK42,SSP2CON2,4
ADMSK52,SSP2CON2,5
SSP2CON3_DHEN,SSP2CON3,0
SSP2CON3_AHEN,SSP2CON3,1
SSP2CON3_SBCDE,SSP2CON3,2
SSP2CON3_SDAHT,SSP2CON3,3
SSP2CON3_BOEN,SSP2CON3,4
SSP2CON3_SCIE,SSP2CON3,5
SSP2CON3_PCIE,SSP2CON3,6
SSP2CON3_ACKTIM,SSP2CON3,7
SYNC_CM2CON0,CM2CON0,0
CM2CON0_HYS,CM2CON0,1
POL_CM2CON0,CM2CON0,4
OUT_CM2CON0,CM2CON0,6
CM2CON0_EN,CM2CON0,7
C2SYNC,CM2CON0,0
C2HYS,CM2CON0,1
C2POL,CM2CON0,4
C2OUT_CM2CON0,CM2CON0,6
C2EN,CM2CON0,7
INTN_CM2CON1,CM2CON1,0
INTP_CM2CON1,CM2CON1,1
C2INTN,CM2CON1,0
C2INTP,CM2CON1,1
CM2NCH_NCH0,CM2NCH,0
CM2NCH_NCH1,CM2NCH,1
CM2NCH_NCH2,CM2NCH,2
C2NCH0,CM2NCH,0
C2NCH1,CM2NCH,1
C2NCH2,CM2NCH,2
CM2PCH_PCH0,CM2PCH,0
CM2PCH_PCH1,CM2PCH,1
CM2PCH_PCH2,CM2PCH,2
C2PCH0,CM2PCH,0
C2PCH1,CM2PCH,1
C2PCH2,CM2PCH,2
C1OUT_CMOUT,CMOUT,0
C2OUT_CMOUT,CMOUT,1
DAC2CON_NSS,DAC2CON,0
DAC2CON_EN,DAC2CON,7
DAC2CON_PSS0,DAC2CON,2
DAC2CON_PSS1,DAC2CON,3
NVMADR0,NVMADR,0
NVMADR1,NVMADR,1
NVMADR2,NVMADR,2
NVMADR3,NVMADR,3
NVMADR4,NVMADR,4
NVMADR5,NVMADR,5
NVMADR6,NVMADR,6
NVMADR7,NVMADR,7
NVMADR8,NVMADRH,0
NVMADR9,NVMADRH,1
NVMADR10,NVMADRH,2
NVMADR11,NVMADRH,3
NVMADR12,NVMADRH,4
NVMADR13,NVMADRH,5
NVMADR14,NVMADRH,6
NVMDAT0,NVMDAT,0
NVMDAT1,NVMDAT,1
NVMDAT2,NVMDAT,2
NVMDAT3,NVMDAT,3
NVMDAT4,NVMDAT,4
NVMDAT5,NVMDAT,5
NVMDAT6,NVMDAT,6
NVMDAT7,NVMDAT,7
NVMDAT8,NVMDATH,0
NVMDAT9,NVMDATH,1
NVMDAT10,NVMDATH,2
NVMDAT11,NVMDATH,3
NVMDAT12,NVMDATH,4
NVMDAT13,NVMDATH,5
RD,NVMCON1,0
WR,NVMCON1,1
WREN,NVMCON1,2
WRERR,NVMCON1,3
FREE,NVMCON1,4
LWLO,NVMCON1,5
NVMREGS,NVMCON1,6
INTM,SCANCON0,3
DABORT,SCANCON0,4
BUSY,SCANCON0,5
SGO,SCANCON0,6
SCANCON0_EN,SCANCON0,7
DATA0,CRCDATA,0
DATA1,CRCDATA,1
DATA2,CRCDATA,2
DATA3,CRCDATA,3
DATA4,CRCDATA,4
DATA5,CRCDATA,5
DATA6,CRCDATA,6
DATA7,CRCDATA,7
DATA8,CRCDATAH,0
DATA9,CRCDATAH,1
DATA10,CRCDATAH,2
DATA11,CRCDATAH,3
DATA12,CRCDATAH,4
DATA13,CRCDATAH,5
DATA14,CRCDATAH,6
DATA15,CRCDATAH,7
DATA16,CRCDATAU,0
DATA17,CRCDATAU,1
DATA18,CRCDATAU,2
DATA19,CRCDATAU,3
DATA20,CRCDATAU,4
DATA21,CRCDATAU,5
DATA22,CRCDATAU,6
DATA23,CRCDATAU,7
DATA24,CRCDATAT,0
DATA25,CRCDATAT,1
DATA26,CRCDATAT,2
DATA27,CRCDATAT,3
DATA28,CRCDATAT,4
DATA29,CRCDATAT,5
DATA30,CRCDATAT,6
DATA31,CRCDATAT,7
OUT0,CRCOUT,0
OUT1,CRCOUT,1
OUT2,CRCOUT,2
OUT3,CRCOUT,3
OUT4,CRCOUT,4
OUT5,CRCOUT,5
OUT6,CRCOUT,6
OUT7,CRCOUT,7
SHIFT0,CRCOUT,0
SHIFT1,CRCOUT,1
SHIFT2,CRCOUT,2
SHIFT3,CRCOUT,3
SHIFT4,CRCOUT,4
SHIFT5,CRCOUT,5
SHIFT6,CRCOUT,6
SHIFT7,CRCOUT,7
XOR0,CRCOUT,0
XOR1,CRCOUT,1
XOR2,CRCOUT,2
XOR3,CRCOUT,3
XOR4,CRCOUT,4
XOR5,CRCOUT,5
XOR6,CRCOUT,6
XOR7,CRCOUT,7
OUT8,CRCOUTH,0
OUT9,CRCOUTH,1
OUT10,CRCOUTH,2
OUT11,CRCOUTH,3
OUT12,CRCOUTH,4
OUT13,CRCOUTH,5
OUT14,CRCOUTH,6
OUT15,CRCOUTH,7
SHIFT8,CRCOUTH,0
SHIFT9,CRCOUTH,1
SHIFT10,CRCOUTH,2
SHIFT11,CRCOUTH,3
SHIFT12,CRCOUTH,4
SHIFT13,CRCOUTH,5
SHIFT14,CRCOUTH,6
SHIFT15,CRCOUTH,7
XOR8,CRCOUTH,0
XOR9,CRCOUTH,1
XOR10,CRCOUTH,2
XOR11,CRCOUTH,3
XOR12,CRCOUTH,4
XOR13,CRCOUTH,5
XOR14,CRCOUTH,6
XOR15,CRCOUTH,7
OUT16,CRCOUTU,0
OUT17,CRCOUTU,1
OUT18,CRCOUTU,2
OUT19,CRCOUTU,3
OUT20,CRCOUTU,4
OUT21,CRCOUTU,5
OUT22,CRCOUTU,6
OUT23,CRCOUTU,7
SHIFT16,CRCOUTU,0
SHIFT17,CRCOUTU,1
SHIFT18,CRCOUTU,2
SHIFT19,CRCOUTU,3
SHIFT20,CRCOUTU,4
SHIFT21,CRCOUTU,5
SHIFT22,CRCOUTU,6
SHIFT23,CRCOUTU,7
XOR16,CRCOUTU,0
XOR17,CRCOUTU,1
XOR18,CRCOUTU,2
XOR19,CRCOUTU,3
XOR20,CRCOUTU,4
XOR21,CRCOUTU,5
XOR22,CRCOUTU,6
XOR23,CRCOUTU,7
OUT24,CRCOUTT,0
OUT25,CRCOUTT,1
OUT26,CRCOUTT,2
OUT27,CRCOUTT,3
OUT28,CRCOUTT,4
OUT29,CRCOUTT,5
OUT30,CRCOUTT,6
OUT31,CRCOUTT,7
SHIFT24,CRCOUTT,0
SHIFT25,CRCOUTT,1
SHIFT26,CRCOUTT,2
SHIFT27,CRCOUTT,3
SHIFT28,CRCOUTT,4
SHIFT29,CRCOUTT,5
SHIFT30,CRCOUTT,6
SHIFT31,CRCOUTT,7
XOR24,CRCOUTT,0
XOR25,CRCOUTT,1
XOR26,CRCOUTT,2
XOR27,CRCOUTT,3
XOR28,CRCOUTT,4
XOR29,CRCOUTT,5
XOR30,CRCOUTT,6
XOR31,CRCOUTT,7
FULL,CRCCON0,0
SHIFTM,CRCCON0,1
ACCMOD,CRCCON0,4
CRCBUSY,CRCCON0,5
CRCGO,CRCCON0,6
CRCEN,CRCCON0,7
LENDIAN,CRCCON0,1
SETUP0,CRCCON0,2
SETUP1,CRCCON0,3
ACCM,CRCCON0,4
CRCCON0_BUSY,CRCCON0,5
GO_CRCCON0,CRCCON0,6
CRCCON0_EN,CRCCON0,7
DLEN0,CRCCON2,0
DLEN1,CRCCON2,1
DLEN2,CRCCON2,2
DLEN3,CRCCON2,3
DLEN4,CRCCON2,4
ADLTH0,ADLTH,0
ADLTH1,ADLTH,1
ADLTH2,ADLTH,2
ADLTH3,ADLTH,3
ADLTH4,ADLTH,4
ADLTH5,ADLTH,5
ADLTH6,ADLTH,6
ADLTH7,ADLTH,7
LTH0,ADLTH,0
LTH1,ADLTH,1
LTH2,ADLTH,2
LTH3,ADLTH,3
LTH4,ADLTH,4
LTH5,ADLTH,5
LTH6,ADLTH,6
LTH7,ADLTH,7
ADLTH8,ADLTHH,0
ADLTH9,ADLTHH,1
ADLTH10,ADLTHH,2
ADLTH11,ADLTHH,3
ADLTH12,ADLTHH,4
ADLTH13,ADLTHH,5
ADLTH14,ADLTHH,6
ADLTH15,ADLTHH,7
LTH8,ADLTHH,0
LTH9,ADLTHH,1
LTH10,ADLTHH,2
LTH11,ADLTHH,3
LTH12,ADLTHH,4
LTH13,ADLTHH,5
LTH14,ADLTHH,6
LTH15,ADLTHH,7
ADUTH0,ADUTH,0
ADUTH1,ADUTH,1
ADUTH2,ADUTH,2
ADUTH3,ADUTH,3
ADUTH4,ADUTH,4
ADUTH5,ADUTH,5
ADUTH6,ADUTH,6
ADUTH7,ADUTH,7
UTH0,ADUTH,0
UTH1,ADUTH,1
UTH2,ADUTH,2
UTH3,ADUTH,3
UTH4,ADUTH,4
UTH5,ADUTH,5
UTH6,ADUTH,6
UTH7,ADUTH,7
ADUTH8,ADUTHH,0
ADUTH9,ADUTHH,1
ADUTH10,ADUTHH,2
ADUTH11,ADUTHH,3
ADUTH12,ADUTHH,4
ADUTH13,ADUTHH,5
ADUTH14,ADUTHH,6
ADUTH15,ADUTHH,7
UTH8,ADUTHH,0
UTH9,ADUTHH,1
UTH10,ADUTHH,2
UTH11,ADUTHH,3
UTH12,ADUTHH,4
UTH13,ADUTHH,5
UTH14,ADUTHH,6
UTH15,ADUTHH,7
ADERR0,ADERR,0
ADERR1,ADERR,1
ADERR2,ADERR,2
ADERR3,ADERR,3
ADERR4,ADERR,4
ADERR5,ADERR,5
ADERR6,ADERR,6
ADERR7,ADERR,7
ERR0,ADERR,0
ERR1,ADERR,1
ERR2,ADERR,2
ERR3,ADERR,3
ERR4,ADERR,4
ERR5,ADERR,5
ERR6,ADERR,6
ERR7,ADERR,7
ADERR8,ADERRH,0
ADERR9,ADERRH,1
ADERR10,ADERRH,2
ADERR11,ADERRH,3
ADERR12,ADERRH,4
ADERR13,ADERRH,5
ADERR14,ADERRH,6
ADERR15,ADERRH,7
ERR8,ADERRH,0
ERR9,ADERRH,1
ERR10,ADERRH,2
ERR11,ADERRH,3
ERR12,ADERRH,4
ERR13,ADERRH,5
ERR14,ADERRH,6
ERR15,ADERRH,7
ADSTPT0,ADSTPT,0
ADSTPT1,ADSTPT,1
ADSTPT2,ADSTPT,2
ADSTPT3,ADSTPT,3
ADSTPT4,ADSTPT,4
ADSTPT5,ADSTPT,5
ADSTPT6,ADSTPT,6
ADSTPT7,ADSTPT,7
STPT0,ADSTPT,0
STPT1,ADSTPT,1
STPT2,ADSTPT,2
STPT3,ADSTPT,3
STPT4,ADSTPT,4
STPT5,ADSTPT,5
STPT6,ADSTPT,6
STPT7,ADSTPT,7
ADSTPT8,ADSTPTH,0
ADSTPT9,ADSTPTH,1
ADSTPT10,ADSTPTH,2
ADSTPT11,ADSTPTH,3
ADSTPT12,ADSTPTH,4
ADSTPT13,ADSTPTH,5
ADSTPT14,ADSTPTH,6
ADSTPT15,ADSTPTH,7
STPT8,ADSTPTH,0
STPT9,ADSTPTH,1
STPT10,ADSTPTH,2
STPT11,ADSTPTH,3
STPT12,ADSTPTH,4
STPT13,ADSTPTH,5
STPT15,ADSTPTH,6
STPT16,ADSTPTH,7
ADFLTR0,ADFLTR,0
ADFLTR1,ADFLTR,1
ADFLTR2,ADFLTR,2
ADFLTR3,ADFLTR,3
ADFLTR4,ADFLTR,4
ADFLTR5,ADFLTR,5
ADFLTR6,ADFLTR,6
ADFLTR7,ADFLTR,7
FLTR0,ADFLTR,0
FLTR1,ADFLTR,1
FLTR2,ADFLTR,2
FLTR3,ADFLTR,3
FLTR4,ADFLTR,4
FLTR5,ADFLTR,5
FLTR6,ADFLTR,6
FLTR7,ADFLTR,7
ADFLTR8,ADFLTRH,0
ADFLTR9,ADFLTRH,1
ADFLTR10,ADFLTRH,2
ADFLTR11,ADFLTRH,3
ADFLTR12,ADFLTRH,4
ADFLTR13,ADFLTRH,5
ADFLTR14,ADFLTRH,6
ADFLTR15,ADFLTRH,7
FLTR8,ADFLTRH,0
FLTR9,ADFLTRH,1
FLTR10,ADFLTRH,2
FLTR11,ADFLTRH,3
FLTR12,ADFLTRH,4
FLTR13,ADFLTRH,5
FLTR14,ADFLTRH,6
FLTR15,ADFLTRH,7
ADACC0,ADACC,0
ADACC1,ADACC,1
ADACC2,ADACC,2
ADACC3,ADACC,3
ADACC4,ADACC,4
ADACC5,ADACC,5
ADACC6,ADACC,6
ADACC7,ADACC,7
ADACC_ACC0,ADACC,0
ADACC_ACC1,ADACC,1
ADACC_ACC2,ADACC,2
ADACC_ACC3,ADACC,3
ADACC_ACC4,ADACC,4
ADACC_ACC5,ADACC,5
ADACC_ACC6,ADACC,6
ADACC_ACC7,ADACC,7
ADACC8,ADACCH,0
ADACC9,ADACCH,1
ADACC10,ADACCH,2
ADACC11,ADACCH,3
ADACC12,ADACCH,4
ADACC13,ADACCH,5
ADACC14,ADACCH,6
ADACC15,ADACCH,7
ADACCH_ACC8,ADACCH,0
ADACCH_ACC9,ADACCH,1
ADACCH_ACC10,ADACCH,2
ADACCH_ACC11,ADACCH,3
ADACCH_ACC12,ADACCH,4
ADACCH_ACC13,ADACCH,5
ADACCH_ACC14,ADACCH,6
ADACCH_ACC15,ADACCH,7
ADACC16,ADACCU,0
ADACC17,ADACCU,1
ADACCU_ACC16,ADACCU,0
ADACCU_ACC17,ADACCU,1
ADCNT0,ADCNT,0
ADCNT1,ADCNT,1
ADCNT2,ADCNT,2
ADCNT3,ADCNT,3
ADCNT4,ADCNT,4
ADCNT5,ADCNT,5
ADCNT6,ADCNT,6
ADCNT7,ADCNT,7
CNT0,ADCNT,0
CNT1,ADCNT,1
CNT2,ADCNT,2
CNT3,ADCNT,3
CNT4,ADCNT,4
CNT5,ADCNT,5
CNT6,ADCNT,6
CNT7,ADCNT,7
ADRPT0,ADRPT,0
ADRPT1,ADRPT,1
ADRPT2,ADRPT,2
ADRPT3,ADRPT,3
ADRPT4,ADRPT,4
ADRPT5,ADRPT,5
ADRPT6,ADRPT,6
ADRPT7,ADRPT,7
RPT0,ADRPT,0
RPT1,ADRPT,1
RPT2,ADRPT,2
RPT3,ADRPT,3
RPT4,ADRPT,4
RPT5,ADRPT,5
RPT6,ADRPT,6
RPT7,ADRPT,7
ADPREV0,ADPREV,0
ADPREV1,ADPREV,1
ADPREV2,ADPREV,2
ADPREV3,ADPREV,3
ADPREV4,ADPREV,4
ADPREV5,ADPREV,5
ADPREV6,ADPREV,6
ADPREV7,ADPREV,7
PREV0,ADPREV,0
PREV1,ADPREV,1
PREV2,ADPREV,2
PREV3,ADPREV,3
PREV4,ADPREV,4
PREV5,ADPREV,5
PREV6,ADPREV,6
PREV7,ADPREV,7
ADPREV8,ADPREVH,0
ADPREV9,ADPREVH,1
ADPREV10,ADPREVH,2
ADPREV11,ADPREVH,3
ADPREV12,ADPREVH,4
ADPREV13,ADPREVH,5
ADPREV14,ADPREVH,6
ADPREV15,ADPREVH,7
PREV8,ADPREVH,0
PREV9,ADPREVH,1
PREV10,ADPREVH,2
PREV11,ADPREVH,3
PREV12,ADPREVH,4
PREV13,ADPREVH,5
PREV14,ADPREVH,6
PREV15,ADPREVH,7
ADRES0,ADRES,0
ADRES1,ADRES,1
ADRES2,ADRES,2
ADRES3,ADRES,3
ADRES4,ADRES,4
ADRES5,ADRES,5
ADRES6,ADRES,6
ADRES7,ADRES,7
RES0,ADRES,0
RES1,ADRES,1
RES2,ADRES,2
RES3,ADRES,3
RES4,ADRES,4
RES5,ADRES,5
RES6,ADRES,6
RES7,ADRES,7
ADRES8,ADRESH,0
ADRES9,ADRESH,1
ADRES10,ADRESH,2
ADRES11,ADRESH,3
ADRES12,ADRESH,4
ADRES13,ADRESH,5
ADRES14,ADRESH,6
ADRES15,ADRESH,7
RES8,ADRESH,0
RES9,ADRESH,1
RES10,ADRESH,2
RES11,ADRESH,3
RES12,ADRESH,4
RES13,ADRESH,5
RES14,ADRESH,6
RES15,ADRESH,7
ADPCH_PCH0,ADPCH,0
ADPCH_PCH1,ADPCH,1
ADPCH_PCH2,ADPCH,2
PCH3,ADPCH,3
PCH4,ADPCH,4
PCH5,ADPCH,5
ADNCH_NCH0,ADNCH,0
ADNCH_NCH1,ADNCH,1
ADNCH_NCH2,ADNCH,2
NCH3,ADNCH,3
NCH4,ADNCH,4
NCH5,ADNCH,5
ADACQ0,ADACQ,0
ADACQ1,ADACQ,1
ADACQ2,ADACQ,2
ADACQ3,ADACQ,3
ADACQ4,ADACQ,4
ADACQ5,ADACQ,5
ADACQ6,ADACQ,6
ADACQ7,ADACQ,7
ACQ0,ADACQ,0
ACQ1,ADACQ,1
ACQ2,ADACQ,2
ACQ3,ADACQ,3
ACQ4,ADACQ,4
ACQ5,ADACQ,5
ACQ6,ADACQ,6
ACQ7,ADACQ,7
ADACQ8,ADACQH,0
ADACQ9,ADACQH,1
ADACQ10,ADACQH,2
ADACQ11,ADACQH,3
ADACQ12,ADACQH,4
ACQ8,ADACQH,0
ACQ9,ADACQH,1
ACQ10,ADACQH,2
ACQ11,ADACQH,3
ACQ12,ADACQH,4
ADCAP0,ADCAP,0
ADCAP1,ADCAP,1
ADCAP2,ADCAP,2
ADCAP3,ADCAP,3
ADCAP4,ADCAP,4
PRE0,ADPRE,0
PRE1,ADPRE,1
PRE2,ADPRE,2
PRE3,ADPRE,3
PRE4,ADPRE,4
PRE5,ADPRE,5
PRE6,ADPRE,6
PRE7,ADPRE,7
ADPRE0,ADPRE,0
ADPRE1,ADPRE,1
ADPRE2,ADPRE,2
ADPRE3,ADPRE,3
ADPRE4,ADPRE,4
ADPRE5,ADPRE,5
ADPRE6,ADPRE,6
ADPRE7,ADPRE,7
PRE8,ADPREH,0
PRE9,ADPREH,1
PRE10,ADPREH,2
PRE11,ADPREH,3
PRE12,ADPREH,4
ADPRE8,ADPREH,0
ADPRE9,ADPREH,1
ADPRE10,ADPREH,2
ADPRE11,ADPREH,3
ADPRE12,ADPREH,4
GO_ADCON0,ADCON0,0
IC,ADCON0,1
CS,ADCON0,4
CONT,ADCON0,6
ON_ADCON0,ADCON0,7
ADGO,ADCON0,0
ADIC,ADCON0,1
ADCS,ADCON0,4
ADCONT,ADCON0,6
ADON,ADCON0,7
DONE,ADCON0,0
FM0,ADCON0,2
FM1,ADCON0,3
GO_NDONE,ADCON0,0
ADFM0,ADCON0,2
ADFM1,ADCON0,3
ACLR,ADCON2,3
PSIS,ADCON2,7
ADMD0,ADCON2,0
ADMD1,ADCON2,1
ADMD2,ADCON2,2
ADACLR,ADCON2,3
ADCRS0,ADCON2,4
ADCRS1,ADCON2,5
ADCRS2,ADCON2,6
ADPSIS,ADCON2,7
ADCON2_MODE0,ADCON2,0
ADCON2_MODE1,ADCON2,1
ADCON2_MODE2,ADCON2,2
CRS0,ADCON2,4
CRS1,ADCON2,5
CRS2,ADCON2,6
MD0,ADCON2,0
MD1,ADCON2,1
MD2,ADCON2,2
SOI,ADCON3,3
ADTMD0,ADCON3,0
ADTMD1,ADCON3,1
ADTMD2,ADCON3,2
ADSOI,ADCON3,3
ADCALC0,ADCON3,4
ADCALC1,ADCON3,5
ADCALC2,ADCON3,6
TMD0,ADCON3,0
TMD1,ADCON3,1
TMD2,ADCON3,2
CALC0,ADCON3,4
CALC1,ADCON3,5
CALC2,ADCON3,6
MATH,ADSTAT,4
LTHR,ADSTAT,5
UTHR,ADSTAT,6
AOV,ADSTAT,7
ADSTAT0,ADSTAT,0
ADSTAT1,ADSTAT,1
ADSTAT2,ADSTAT,2
ADMATH,ADSTAT,4
ADLTHR,ADSTAT,5
ADUTHR,ADSTAT,6
ADAOV,ADSTAT,7
ADOV,ADSTAT,7
STAT0,ADSTAT,0
STAT1,ADSTAT,1
STAT2,ADSTAT,2
PREF0,ADREF,0
PREF1,ADREF,1
ADPREF0,ADREF,0
ADPREF1,ADREF,1
ADACT0,ADACT,0
ADACT1,ADACT,1
ADACT2,ADACT,2
ADACT3,ADACT,3
ADACT4,ADACT,4
ACT0,ADACT,0
ACT1,ADACT,1
ACT2,ADACT,2
ACT3,ADACT,3
ACT4,ADACT,4
ADCS0,ADCLK,0
ADCS1,ADCLK,1
ADCS2,ADCLK,2
ADCS3,ADCLK,3
ADCS4,ADCLK,4
ADCS5,ADCLK,5
CS0_ADCLK,ADCLK,0
CS1_ADCLK,ADCLK,1
CS2_ADCLK,ADCLK,2
ADCLK_CS3,ADCLK,3
ADCLK_CS4,ADCLK,4
CS5,ADCLK,5
CGA0,ADCG1A,0
CGA1,ADCG1A,1
CGA2,ADCG1A,2
CGA4,ADCG1A,4
CGA5,ADCG1A,5
CGC0,ADCG1C,0
CGC1,ADCG1C,1
CGC2,ADCG1C,2
CGC3,ADCG1C,3
CGC4,ADCG1C,4
CGC5,ADCG1C,5
PPSLOCKED,PPSLOCK,0
INTPPS0,INTPPS,0
INTPPS1,INTPPS,1
INTPPS2,INTPPS,2
INTPPS3,INTPPS,3
INTPPS4,INTPPS,4
INTPPS5,INTPPS,5
T0CKIPPS0,T0CKIPPS,0
T0CKIPPS1,T0CKIPPS,1
T0CKIPPS2,T0CKIPPS,2
T0CKIPPS3,T0CKIPPS,3
T0CKIPPS4,T0CKIPPS,4
T0CKIPPS5,T0CKIPPS,5
T1CKIPPS0,T1CKIPPS,0
T1CKIPPS1,T1CKIPPS,1
T1CKIPPS2,T1CKIPPS,2
T1CKIPPS3,T1CKIPPS,3
T1CKIPPS4,T1CKIPPS,4
T1CKIPPS5,T1CKIPPS,5
T1GPPS0,T1GPPS,0
T1GPPS1,T1GPPS,1
T1GPPS2,T1GPPS,2
T1GPPS3,T1GPPS,3
T1GPPS4,T1GPPS,4
T1GPPS5,T1GPPS,5
T2INPPS0,T2INPPS,0
T2INPPS1,T2INPPS,1
T2INPPS2,T2INPPS,2
T2INPPS3,T2INPPS,3
T2INPPS4,T2INPPS,4
T2INPPS5,T2INPPS,5
CCP2PPS0,CCP2PPS,0
CCP2PPS1,CCP2PPS,1
CCP2PPS2,CCP2PPS,2
CCP2PPS3,CCP2PPS,3
CCP2PPS4,CCP2PPS,4
CCP2PPS5,CCP2PPS,5
CWG1PPS0,CWG1PPS,0
CWG1PPS1,CWG1PPS,1
CWG1PPS2,CWG1PPS,2
CWG1PPS3,CWG1PPS,3
CWG1PPS4,CWG1PPS,4
CWG1PPS5,CWG1PPS,5
CLCIN0PPS0,CLCIN0PPS,0
CLCIN0PPS1,CLCIN0PPS,1
CLCIN0PPS2,CLCIN0PPS,2
CLCIN0PPS3,CLCIN0PPS,3
CLCIN0PPS4,CLCIN0PPS,4
CLCIN0PPS5,CLCIN0PPS,5
CLCIN2PPS0,CLCIN2PPS,0
CLCIN2PPS1,CLCIN2PPS,1
CLCIN2PPS2,CLCIN2PPS,2
CLCIN2PPS3,CLCIN2PPS,3
CLCIN2PPS4,CLCIN2PPS,4
CLCIN2PPS5,CLCIN2PPS,5
CLCIN3PPS0,CLCIN3PPS,0
CLCIN3PPS1,CLCIN3PPS,1
CLCIN3PPS2,CLCIN3PPS,2
CLCIN3PPS3,CLCIN3PPS,3
CLCIN3PPS4,CLCIN3PPS,4
CLCIN3PPS5,CLCIN3PPS,5
SSP1CLKPPS0,SSP1CLKPPS,0
SSP1CLKPPS1,SSP1CLKPPS,1
SSP1CLKPPS2,SSP1CLKPPS,2
SSP1CLKPPS3,SSP1CLKPPS,3
SSP1CLKPPS4,SSP1CLKPPS,4
SSP1CLKPPS5,SSP1CLKPPS,5
SSP1DATPPS0,SSP1DATPPS,0
SSP1DATPPS1,SSP1DATPPS,1
SSP1DATPPS2,SSP1DATPPS,2
SSP1DATPPS3,SSP1DATPPS,3
SSP1DATPPS4,SSP1DATPPS,4
SSP1DATPPS5,SSP1DATPPS,5
SSP1SSPPS0,SSP1SSPPS,0
SSP1SSPPS1,SSP1SSPPS,1
SSP1SSPPS2,SSP1SSPPS,2
SSP1SSPPS3,SSP1SSPPS,3
SSP1SSPPS4,SSP1SSPPS,4
SSP1SSPPS5,SSP1SSPPS,5
ANSELA0,ANSELA,0
ANSELA1,ANSELA,1
ANSELA2,ANSELA,2
ANSELA4,ANSELA,4
ANSELA5,ANSELA,5
ANSA0,ANSELA,0
ANSA1,ANSELA,1
ANSA2,ANSELA,2
ANSA4,ANSELA,4
ANSA5,ANSELA,5
WPUA0,WPUA,0
WPUA1,WPUA,1
WPUA2,WPUA,2
WPUA3,WPUA,3
WPUA4,WPUA,4
WPUA5,WPUA,5
ODCA0,ODCONA,0
ODCA1,ODCONA,1
ODCA2,ODCONA,2
ODCA4,ODCONA,4
ODCA5,ODCONA,5
SLRA0,SLRCONA,0
SLRA1,SLRCONA,1
SLRA2,SLRCONA,2
SLRA3,SLRCONA,3
SLRA4,SLRCONA,4
SLRA5,SLRCONA,5
INLVLA0,INLVLA,0
INLVLA1,INLVLA,1
INLVLA2,INLVLA,2
INLVLA3,INLVLA,3
INLVLA4,INLVLA,4
INLVLA5,INLVLA,5
IOCAP0,IOCAP,0
IOCAP1,IOCAP,1
IOCAP2,IOCAP,2
IOCAP3,IOCAP,3
IOCAP4,IOCAP,4
IOCAP5,IOCAP,5
IOCAN0,IOCAN,0
IOCAN1,IOCAN,1
IOCAN2,IOCAN,2
IOCAN3,IOCAN,3
IOCAN4,IOCAN,4
IOCAN5,IOCAN,5
IOCAF0,IOCAF,0
IOCAF1,IOCAF,1
IOCAF2,IOCAF,2
IOCAF3,IOCAF,3
IOCAF4,IOCAF,4
IOCAF5,IOCAF,5
ANSELC0,ANSELC,0
ANSELC1,ANSELC,1
ANSELC2,ANSELC,2
ANSELC3,ANSELC,3
ANSELC4,ANSELC,4
ANSELC5,ANSELC,5
ANSC0,ANSELC,0
ANSC1,ANSELC,1
ANSC2,ANSELC,2
ANSC3,ANSELC,3
ANSC4,ANSELC,4
ANSC5,ANSELC,5
WPUC0,WPUC,0
WPUC1,WPUC,1
WPUC2,WPUC,2
WPUC3,WPUC,3
WPUC4,WPUC,4
WPUC5,WPUC,5
ODCC0,ODCONC,0
ODCC1,ODCONC,1
ODCC2,ODCONC,2
ODCC3,ODCONC,3
ODCC4,ODCONC,4
ODCC5,ODCONC,5
SLRC0,SLRCONC,0
SLRC1,SLRCONC,1
SLRC2,SLRCONC,2
SLRC3,SLRCONC,3
SLRC4,SLRCONC,4
SLRC5,SLRCONC,5
INLVLC0,INLVLC,0
INLVLC1,INLVLC,1
INLVLC2,INLVLC,2
INLVLC3,INLVLC,3
INLVLC4,INLVLC,4
INLVLC5,INLVLC,5
IOCCP0,IOCCP,0
IOCCP1,IOCCP,1
IOCCP2,IOCCP,2
IOCCP3,IOCCP,3
IOCCP4,IOCCP,4
IOCCP5,IOCCP,5
IOCCN0,IOCCN,0
IOCCN1,IOCCN,1
IOCCN2,IOCCN,2
IOCCN3,IOCCN,3
IOCCN4,IOCCN,4
IOCCN5,IOCCN,5
IOCCF0,IOCCF,0
IOCCF1,IOCCF,1
IOCCF2,IOCCF,2
IOCCF3,IOCCF,3
IOCCF4,IOCCF,4
IOCCF5,IOCCF,5
TH0,RC0I2C,0
TH1,RC0I2C,1
PU0,RC0I2C,4
PU1,RC0I2C,5
SLEW0,RC0I2C,6
SLEW1,RC0I2C,7
RC1I2C_TH0,RC1I2C,0
RC1I2C_TH1,RC1I2C,1
RC1I2C_PU0,RC1I2C,4
RC1I2C_PU1,RC1I2C,5
RC1I2C_SLEW0,RC1I2C,6
RC1I2C_SLEW1,RC1I2C,7
RC4I2C_TH0,RC4I2C,0
RC4I2C_TH1,RC4I2C,1
RC4I2C_PU0,RC4I2C,4
RC4I2C_PU1,RC4I2C,5
RC4I2C_SLEW0,RC4I2C,6
RC4I2C_SLEW1,RC4I2C,7
RC5I2C_TH0,RC5I2C,0
RC5I2C_TH1,RC5I2C,1
RC5I2C_PU0,RC5I2C,4
RC5I2C_PU1,RC5I2C,5
RC5I2C_SLEW0,RC5I2C,6
RC5I2C_SLEW1,RC5I2C,7
STATUS_SHAD0,STATUS_SHAD,0
STATUS_SHAD1,STATUS_SHAD,1
STATUS_SHAD2,STATUS_SHAD,2
STKPTR0,STKPTR,0
STKPTR1,STKPTR,1
STKPTR2,STKPTR,2
STKPTR3,STKPTR,3
STKPTR4,STKPTR,4
TOSL0,TOSL,0
TOSL1,TOSL,1
TOSL2,TOSL,2
TOSL3,TOSL,3
TOSL4,TOSL,4
TOSL5,TOSL,5
TOSL6,TOSL,6
TOSL7,TOSL,7
TOSH0,TOSH,0
TOSH1,TOSH,1
TOSH2,TOSH,2
TOSH3,TOSH,3
TOSH4,TOSH,4
TOSH5,TOSH,5
TOSH6,TOSH,6
TOSH7,TOSH,7
CHS0,ADCON0,2
CHS1,ADCON0,3
CHS2,ADCON0,4
CHS3,ADCON0,5
CHS4,ADCON0,6

[FreeRAM]
20:7F
A0:EF
120:16F
1A0:1EF
220:26F
2A0:2EF
320:36F
3A0:3EF
420:46F
4A0:4EF
520:56F
5A0:5EF
620:64F

[NoBankRAM]
'NoBankRAM is somewhat misnamed - it is used for the defintion of (any) access bank locations
'If a memory location is defined in both NoBankRAM and FreeRAM, then the compiler knows that it is access bank RAM.
'If an SFR location is in one of the NoBankRAM ranges, then the compiler knows not to do any bank selection when accessing that register.

'The NoBankRAM section must include two ranges, one for access bank RAM, one for access bank SFRs, or there will be issues.
'The first range MUST be the ACCESS RAM range
'The first range is the FAST SFR range

'If there are no ranges defined in NoBankRAM, the compiler will try to guess them.
'On 18Fs, it will guess based on where the lowest SFR is, and from what the total RAM on the chip is. If there's only one range defined
'in the NoBankRAM locations, the compiler will assume that is the range for the RAM, and then will guess where the range for the access bank SFRs is.
70:7F

[Pins-DIP]
13,RA0(IO)
12,RA1(IO)
11,RA2(IO)
4,RA3(IO)
3,RA4(IO)
2,RA5(IO)
10,RC0(IO)
9,RC1(IO)
8,RC2(IO)
7,RC3(IO)
6,RC4(IO)
5,RC5(IO)
14,Vss
1,Vdd

[ConfigOps]
'For details of the config options see the microcontroller datasheet
'The first parameter is the configuration field that can be used to expose specific configuration bits
'The other parameters are the configuration field options that can be set
FEXTOSC=ECH,ECL,OFF,HS,XT,LP
RSTOSC=EXTOSC,HFINTOSC_1MHZ,LFINTOSC,SOSC,EXTOSC_4PLL,HFINTOSC_16MHZ,HFINTOSC_32MHZ
CLKOUTEN=ON,OFF
CSWEN=ON,OFF
VDDAR=HI,LO
FCMEN=ON,OFF
MCLRE=EXTMCLR,INTMCLR
PWRTS=PWRT_OFF,PWRT_64,PWRT_16,PWRT_1
LPBOREN=OFF,ON
BOREN=ON,NSLEEP,SBOREN,OFF
DACAUTOEN=OFF,ON
BORV=LO,HI
ZCD=OFF,ON
PPS1WAY=ON,OFF
STVREN=ON,OFF
DEBUG=OFF,ON
WDTCPS=WDTCPS_0,WDTCPS_1,WDTCPS_2,WDTCPS_3,WDTCPS_4,WDTCPS_5,WDTCPS_6,WDTCPS_7,WDTCPS_8,WDTCPS_9,WDTCPS_10,WDTCPS_11,WDTCPS_12,WDTCPS_13,WDTCPS_14,WDTCPS_15,WDTCPS_16,WDTCPS_17,WDTCPS_18,WDTCPS_19,WDTCPS_20,WDTCPS_21,WDTCPS_22,WDTCPS_23,WDTCPS_24,WDTCPS_25,WDTCPS_26,WDTCPS_27,WDTCPS_28,WDTCPS_29,WDTCPS_30,WDTCPS_31
WDTE=OFF,SWDTEN,NSLEEP,ON
WDTCWS=WDTCWS_0,WDTCWS_1,WDTCWS_2,WDTCWS_3,WDTCWS_4,WDTCWS_5,WDTCWS_6,WDTCWS_7
WDTCCS=LFINTOSC,MFINTOSC,SOSC,SC
BBSIZE=BB512,BB1K,BB2K,BB4K,BB8K,BB16K,BB32K,BB64K
BBEN=OFF,ON
SAFEN=OFF,ON
WRTAPP=OFF,ON
WRTB=OFF,ON
WRTC=OFF,ON
WRTD=OFF,ON
WRTSAF=OFF,ON
LVP=ON,OFF
CP=OFF,ON
CPD=OFF,ON

[Config]
'For details of the config addresses see the microcontroller datasheet
FEXTOSC_ECH,1,16383
FEXTOSC_ECL,1,16381
FEXTOSC_OFF,1,16380
FEXTOSC_HS,1,16378
FEXTOSC_XT,1,16377
FEXTOSC_LP,1,16376
RSTOSC_EXTOSC,1,16383
RSTOSC_HFINTOSC_1MHz,1,16367
RSTOSC_LFINTOSC,1,16351
RSTOSC_SOSC,1,16335
RSTOSC_EXTOSC_4PLL,1,16303
RSTOSC_HFINTOSC_16MHz,1,16287
RSTOSC_HFINTOSC_32MHz,1,16271
CLKOUTEN_ON,1,16127
CLKOUTEN_OFF,1,16383
CSWEN_ON,1,16383
CSWEN_OFF,1,14335
VDDAR_HI,1,16383
VDDAR_LO,1,12287
FCMEN_ON,1,16383
FCMEN_OFF,1,8191
MCLRE_EXTMCLR,2,16383
MCLRE_INTMCLR,2,16382
PWRTS_PWRT_OFF,2,16383
PWRTS_PWRT_64,2,16381
PWRTS_PWRT_16,2,16379
PWRTS_PWRT_1,2,16377
LPBOREN_OFF,2,16383
LPBOREN_ON,2,16351
BOREN_ON,2,16383
BOREN_NSLEEP,2,16319
BOREN_SBOREN,2,16255
BOREN_OFF,2,16191
DACAUTOEN_OFF,2,16383
DACAUTOEN_ON,2,16127
BORV_LO,2,16383
BORV_HI,2,15871
ZCD_OFF,2,16383
ZCD_ON,2,15359
PPS1WAY_ON,2,16383
PPS1WAY_OFF,2,14335
STVREN_ON,2,16383
STVREN_OFF,2,12287
DEBUG_OFF,2,16383
DEBUG_ON,2,8191
WDTCPS_WDTCPS_0,3,16352
WDTCPS_WDTCPS_1,3,16353
WDTCPS_WDTCPS_2,3,16354
WDTCPS_WDTCPS_3,3,16355
WDTCPS_WDTCPS_4,3,16356
WDTCPS_WDTCPS_5,3,16357
WDTCPS_WDTCPS_6,3,16358
WDTCPS_WDTCPS_7,3,16359
WDTCPS_WDTCPS_8,3,16360
WDTCPS_WDTCPS_9,3,16361
WDTCPS_WDTCPS_10,3,16362
WDTCPS_WDTCPS_11,3,16363
WDTCPS_WDTCPS_12,3,16364
WDTCPS_WDTCPS_13,3,16365
WDTCPS_WDTCPS_14,3,16366
WDTCPS_WDTCPS_15,3,16367
WDTCPS_WDTCPS_16,3,16368
WDTCPS_WDTCPS_17,3,16369
WDTCPS_WDTCPS_18,3,16370
WDTCPS_WDTCPS_19,3,16371
WDTCPS_WDTCPS_20,3,16372
WDTCPS_WDTCPS_21,3,16373
WDTCPS_WDTCPS_22,3,16374
WDTCPS_WDTCPS_23,3,16375
WDTCPS_WDTCPS_24,3,16376
WDTCPS_WDTCPS_25,3,16377
WDTCPS_WDTCPS_26,3,16378
WDTCPS_WDTCPS_27,3,16379
WDTCPS_WDTCPS_28,3,16380
WDTCPS_WDTCPS_29,3,16381
WDTCPS_WDTCPS_30,3,16382
WDTCPS_WDTCPS_31,3,16383
WDTE_OFF,3,16287
WDTE_SWDTEN,3,16319
WDTE_NSLEEP,3,16351
WDTE_ON,3,16383
WDTCWS_WDTCWS_0,3,14591
WDTCWS_WDTCWS_1,3,14847
WDTCWS_WDTCWS_2,3,15103
WDTCWS_WDTCWS_3,3,15359
WDTCWS_WDTCWS_4,3,15615
WDTCWS_WDTCWS_5,3,15871
WDTCWS_WDTCWS_6,3,16127
WDTCWS_WDTCWS_7,3,16383
WDTCCS_LFINTOSC,3,2047
WDTCCS_MFINTOSC,3,4095
WDTCCS_SOSC,3,6143
WDTCCS_SC,3,16383
BBSIZE_BB512,4,16383
BBSIZE_BB1K,4,16382
BBSIZE_BB2K,4,16381
BBSIZE_BB4K,4,16380
BBSIZE_BB8K,4,16379
BBSIZE_BB16K,4,16378
BBSIZE_BB32K,4,16377
BBSIZE_BB64K,4,16376
BBEN_OFF,4,16383
BBEN_ON,4,16375
SAFEN_OFF,4,16383
SAFEN_ON,4,16367
WRTAPP_OFF,4,16383
WRTAPP_ON,4,16255
WRTB_OFF,4,16383
WRTB_ON,4,16127
WRTC_OFF,4,16383
WRTC_ON,4,15871
WRTD_OFF,4,16383
WRTD_ON,4,15359
WRTSAF_OFF,4,16383
WRTSAF_ON,4,14335
LVP_ON,4,16383
LVP_OFF,4,8191
CP_OFF,5,16383
CP_ON,5,16382
CPD_OFF,5,16383
CPD_ON,5,16381
IDLOC0,5,32768
IDLOC1,5,32769
IDLOC2,5,32769
IDLOC3,5,32770
IDLOC4,5,32770
IDLOC5,5,32771
IDLOC6,5,32771
IDLOC7,5,32772

