#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0000000000884670 .scope module, "testbench" "testbench" 2 11;
 .timescale 0 0;
P_00000000008b6600 .param/l "N" 0 2 13, +C4<00000000000000000000000000000100>;
v0000000000906910_0 .net "Accu", 3 0, L_000000000086edc0;  1 drivers
v0000000000907770_0 .net "C", 0 0, L_0000000002834670;  1 drivers
v00000000009078b0_0 .var "In0", 3 0;
v00000000009080d0_0 .var "In1", 3 0;
v00000000009069b0_0 .var "In2", 3 0;
v0000000000907db0_0 .net "Out0", 3 0, v0000000000905b20_0;  1 drivers
v0000000000907810_0 .net "Out1", 3 0, v00000000009056c0_0;  1 drivers
v0000000000907090_0 .net "Out2", 3 0, v0000000000905940_0;  1 drivers
v0000000000906af0_0 .net "Z", 0 0, L_0000000002833770;  1 drivers
v0000000000907a90_0 .var "clk", 0 0;
v0000000000906a50_0 .var "reset", 0 0;
v0000000000907b30_0 .net "test", 15 0, L_000000000086ece0;  1 drivers
S_00000000008847f0 .scope module, "Processor" "Board" 2 18, 3 15 0, S_0000000000884670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "In0"
    .port_info 3 /INPUT 4 "In1"
    .port_info 4 /INPUT 4 "In2"
    .port_info 5 /OUTPUT 1 "C"
    .port_info 6 /OUTPUT 1 "Z"
    .port_info 7 /OUTPUT 4 "Out0"
    .port_info 8 /OUTPUT 4 "Out1"
    .port_info 9 /OUTPUT 4 "Out2"
    .port_info 10 /OUTPUT 4 "Accu"
    .port_info 11 /OUTPUT 16 "test"
P_00000000008b6440 .param/l "N" 0 3 15, +C4<00000000000000000000000000000100>;
L_000000000086ec70 .functor NOT 1, L_0000000000907bd0, C4<0>, C4<0>, C4<0>;
L_000000000086f530 .functor NOT 1, L_0000000000907d10, C4<0>, C4<0>, C4<0>;
L_000000000086ed50 .functor AND 1, L_0000000000907c70, L_000000000086f530, C4<1>, C4<1>;
L_000000000086eb20 .functor NOT 2, L_0000000002834030, C4<00>, C4<00>, C4<00>;
L_000000000086f290 .functor NOT 1, L_0000000002833e50, C4<0>, C4<0>, C4<0>;
L_000000000086f5a0 .functor NOT 1, L_00000000028340d0, C4<0>, C4<0>, C4<0>;
L_000000000086f300 .functor NOT 1, L_0000000002834b70, C4<0>, C4<0>, C4<0>;
L_000000000086f760 .functor NOT 1, L_0000000002833d10, C4<0>, C4<0>, C4<0>;
L_000000000086f7d0 .functor NOT 1, L_0000000002833db0, C4<0>, C4<0>, C4<0>;
L_000000000086eb90 .functor NOT 1, L_0000000002834210, C4<0>, C4<0>, C4<0>;
L_000000000086edc0 .functor BUFZ 4, v00000000008bdeb0_0, C4<0000>, C4<0000>, C4<0000>;
L_000000000086ece0 .functor BUFZ 16, v0000000000904860_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000000009049a0_0 .net "ALUR", 3 0, v00000000008bc330_0;  1 drivers
v0000000000904b80_0 .net "Accu", 3 0, L_000000000086edc0;  alias, 1 drivers
v00000000009051c0_0 .net "Aout", 3 0, v00000000008bdeb0_0;  1 drivers
v0000000000905440_0 .net "C", 0 0, L_0000000002834670;  alias, 1 drivers
v0000000000905580_0 .net "CarryZero", 1 0, L_0000000002834030;  1 drivers
v00000000009054e0_0 .net "In0", 3 0, v00000000009078b0_0;  1 drivers
v0000000000908490_0 .net "In1", 3 0, v00000000009080d0_0;  1 drivers
v0000000000906cd0_0 .net "In2", 3 0, v00000000009069b0_0;  1 drivers
v0000000000906b90_0 .net "Out0", 3 0, v0000000000905b20_0;  alias, 1 drivers
v0000000000907270_0 .net "Out1", 3 0, v00000000009056c0_0;  alias, 1 drivers
v0000000000907450_0 .net "Out2", 3 0, v0000000000905940_0;  alias, 1 drivers
v00000000009079f0_0 .net "Z", 0 0, L_0000000002833770;  alias, 1 drivers
v0000000000908530_0 .net *"_s1", 0 0, L_0000000000907bd0;  1 drivers
v00000000009085d0_0 .net *"_s11", 0 0, L_0000000000907c70;  1 drivers
v0000000000908350_0 .net *"_s13", 0 0, L_0000000000907d10;  1 drivers
v0000000000906d70_0 .net *"_s14", 0 0, L_000000000086f530;  1 drivers
v0000000000908710_0 .net *"_s24", 3 0, L_00000000009082b0;  1 drivers
v0000000000908170_0 .net *"_s31", 0 0, L_0000000002833e50;  1 drivers
v0000000000908030_0 .net *"_s46", 0 0, L_00000000028340d0;  1 drivers
v0000000000907310_0 .net *"_s50", 0 0, L_0000000002834b70;  1 drivers
v0000000000906eb0_0 .net *"_s54", 0 0, L_0000000002833d10;  1 drivers
v00000000009083f0_0 .net *"_s58", 0 0, L_0000000002833db0;  1 drivers
v00000000009076d0_0 .net *"_s64", 0 0, L_0000000002834210;  1 drivers
v0000000000908670_0 .net "address", 11 0, v0000000000904c20_0;  1 drivers
v00000000009073b0_0 .net "clk", 0 0, v0000000000907a90_0;  1 drivers
v0000000000907f90_0 .net "control", 15 0, v0000000000904860_0;  1 drivers
RS_00000000008c7948 .resolv tri, L_0000000002833950, L_0000000002833ef0, L_0000000002833f90, L_0000000002834490, L_0000000002834a30, L_0000000002834f30;
v0000000000907e50_0 .net8 "databus", 3 0, RS_00000000008c7948;  6 drivers
v0000000000906f50_0 .net "inputE", 15 0, v0000000000904cc0_0;  1 drivers
v0000000000906e10_0 .net "loadAdd", 11 0, L_00000000028345d0;  1 drivers
v00000000009074f0_0 .net "operand", 3 0, L_0000000002834350;  1 drivers
v0000000000906ff0_0 .net "outputE", 15 0, v0000000000906020_0;  1 drivers
v0000000000907590_0 .net "progbyte", 7 0, L_00000000009071d0;  1 drivers
v0000000000906870_0 .net "reset", 0 0, v0000000000906a50_0;  1 drivers
v0000000000907950_0 .net "test", 15 0, L_000000000086ece0;  alias, 1 drivers
v0000000000907630_0 .net "uRomAddress", 6 0, L_0000000000908210;  1 drivers
L_0000000000907bd0 .part v0000000000904860_0, 14, 1;
L_0000000000906c30 .part v0000000000904860_0, 15, 1;
L_0000000000907c70 .part v0000000000904860_0, 12, 1;
L_0000000000907d10 .part L_0000000000908210, 0, 1;
L_0000000000907ef0 .part L_0000000000908210, 0, 1;
L_0000000000908210 .concat8 [ 1 2 4 0], v00000000009053a0_0, v00000000008be090_0, L_00000000009082b0;
L_00000000009082b0 .part v00000000008bcbf0_0, 4, 4;
L_0000000002834350 .part v00000000008bcbf0_0, 0, 4;
L_0000000002833e50 .part v0000000000904860_0, 1, 1;
L_00000000028347b0 .part v0000000000904860_0, 13, 1;
L_0000000002833270 .part v0000000000904860_0, 6, 5;
L_0000000002833310 .part v0000000000904860_0, 11, 1;
L_0000000002834030 .concat8 [ 1 1 0 0], v00000000008bcfb0_0, v00000000008bcdd0_0;
L_00000000028340d0 .part v0000000000904860_0, 3, 1;
L_0000000002834b70 .part v0000000000904860_0, 4, 1;
L_0000000002833d10 .part v0000000000904860_0, 5, 1;
L_0000000002833db0 .part v0000000000904860_0, 0, 1;
L_0000000002834530 .part v0000000000904860_0, 13, 1;
L_0000000002834210 .part v0000000000904860_0, 2, 1;
L_0000000002834170 .part v0000000000904860_0, 13, 1;
L_0000000002833450 .part v0000000000904cc0_0, 0, 1;
L_0000000002834ad0 .part v0000000000904cc0_0, 1, 1;
L_00000000028343f0 .part v0000000000904cc0_0, 2, 1;
L_00000000028342b0 .part v0000000000906020_0, 0, 1;
L_0000000002834990 .part v0000000000906020_0, 1, 1;
L_0000000002834c10 .part v0000000000906020_0, 2, 1;
L_00000000028345d0 .concat [ 8 4 0 0], L_00000000009071d0, L_0000000002834350;
L_0000000002834670 .part L_0000000000908210, 2, 1;
L_0000000002833770 .part L_0000000000908210, 1, 1;
S_000000000086add0 .scope module, "A" "FFD4" 3 42, 4 36 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_00000000008b5e80 .param/l "N" 0 4 36, +C4<00000000000000000000000000000100>;
v00000000008bcd30_0 .net "D", 3 0, v00000000008bc330_0;  alias, 1 drivers
v00000000008bdeb0_0 .var "Q", 3 0;
v00000000008bd870_0 .net "clk", 0 0, L_00000000028347b0;  1 drivers
v00000000008bd5f0_0 .net "reset", 0 0, v0000000000906a50_0;  alias, 1 drivers
E_00000000008b6380 .event posedge, v00000000008bd5f0_0, v00000000008bd870_0;
S_000000000086af50 .scope module, "ALU" "ALU" 3 44, 5 6 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 5 "S"
    .port_info 3 /INPUT 1 "nCin"
    .port_info 4 /OUTPUT 1 "Cout"
    .port_info 5 /OUTPUT 1 "eq"
    .port_info 6 /OUTPUT 4 "Result"
P_00000000008b5fc0 .param/l "N" 0 5 6, +C4<00000000000000000000000000000100>;
v00000000008bcab0_0 .net "A", 3 0, v00000000008bdeb0_0;  alias, 1 drivers
v00000000008bcc90_0 .var "Ans", 4 0;
v00000000008bd050_0 .net8 "B", 3 0, RS_00000000008c7948;  alias, 6 drivers
v00000000008bcdd0_0 .var "Cout", 0 0;
v00000000008bc330_0 .var "Result", 3 0;
v00000000008bdaf0_0 .net "S", 4 0, L_0000000002833270;  1 drivers
v00000000008bcfb0_0 .var "eq", 0 0;
v00000000008bd230_0 .net "nCin", 0 0, L_0000000002833310;  1 drivers
E_00000000008b5e00 .event edge, v00000000008bcc90_0;
E_00000000008b6340 .event edge, v00000000008bdaf0_0, v00000000008bdeb0_0, v00000000008bd050_0, v00000000008bcc90_0;
S_000000000086e5f0 .scope module, "CZ" "FFD2" 3 32, 4 51 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "D"
    .port_info 3 /OUTPUT 2 "Q"
P_00000000008b6400 .param/l "N" 0 4 51, +C4<00000000000000000000000000000010>;
v00000000008bdf50_0 .net "D", 1 0, L_000000000086eb20;  1 drivers
v00000000008be090_0 .var "Q", 1 0;
v00000000008bd550_0 .net "clk", 0 0, L_000000000086ed50;  1 drivers
v00000000008bdcd0_0 .net "reset", 0 0, v0000000000906a50_0;  alias, 1 drivers
E_00000000008b5740 .event posedge, v00000000008bd5f0_0, v00000000008bd550_0;
S_000000000086e770 .scope module, "DRAM" "RAM" 3 48, 6 7 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 1 "cs"
    .port_info 3 /INPUT 12 "address"
    .port_info 4 /INOUT 4 "data"
P_0000000000875ac0 .param/l "M" 0 6 7, +C4<00000000000000000000000000000100>;
P_0000000000875af8 .param/l "N" 0 6 7, +C4<00000000000000000000000000001100>;
L_000000000086f4c0 .functor AND 1, L_000000000086f760, L_0000000002833630, C4<1>, C4<1>;
L_000000000086f610 .functor NOT 1, v0000000000907a90_0, C4<0>, C4<0>, C4<0>;
v00000000008bd0f0_0 .net *"_s1", 0 0, L_0000000002833630;  1 drivers
v00000000008bc650_0 .net *"_s2", 0 0, L_000000000086f4c0;  1 drivers
o00000000008c7d38 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000008bca10_0 name=_s4
v00000000008bc3d0_0 .net *"_s9", 0 0, L_000000000086f610;  1 drivers
v00000000008bc470_0 .net "address", 11 0, L_00000000028345d0;  alias, 1 drivers
v00000000008bc6f0_0 .net "clk", 0 0, v0000000000907a90_0;  alias, 1 drivers
v00000000008bc510_0 .net "cs", 0 0, L_000000000086f760;  1 drivers
v00000000008bc830_0 .net8 "data", 3 0, RS_00000000008c7948;  alias, 6 drivers
v00000000008bc970_0 .var "data_out", 3 0;
v00000000008bd4b0 .array "memory", 4000 0, 3 0;
v00000000008bcb50_0 .net "we", 0 0, L_000000000086f300;  1 drivers
E_00000000008b6500 .event posedge, L_000000000086f610;
L_0000000002833630 .reduce/nor L_000000000086f300;
L_0000000002833f90 .functor MUXZ 4, o00000000008c7d38, v00000000008bc970_0, L_000000000086f4c0, C4<>;
S_00000000008655e0 .scope module, "Fetch" "FFD8" 3 38, 4 21 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "D"
    .port_info 3 /OUTPUT 8 "Q"
P_00000000008b5800 .param/l "N" 0 4 21, +C4<00000000000000000000000000001000>;
v00000000008bd9b0_0 .net "D", 7 0, L_00000000009071d0;  alias, 1 drivers
v00000000008bcbf0_0 .var "Q", 7 0;
v00000000008bd730_0 .net "clk", 0 0, L_0000000000907ef0;  1 drivers
v00000000008bd7d0_0 .net "reset", 0 0, v0000000000906a50_0;  alias, 1 drivers
E_00000000008b6580 .event posedge, v00000000008bd5f0_0, v00000000008bd730_0;
S_0000000000865760 .scope module, "Input0" "TristateB" 3 54, 7 7 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_00000000008b6180 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000008c80c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000008bd190_0 name=_s0
v00000000008bce70_0 .net "entrada", 3 0, v00000000009078b0_0;  alias, 1 drivers
v00000000008bd370_0 .net8 "salida", 3 0, RS_00000000008c7948;  alias, 6 drivers
v00000000008bd410_0 .net "tri_en", 0 0, L_0000000002833450;  1 drivers
L_0000000002834490 .functor MUXZ 4, o00000000008c80c8, v00000000009078b0_0, L_0000000002833450, C4<>;
S_0000000000858ec0 .scope module, "Input1" "TristateB" 3 56, 7 7 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_00000000008b5cc0 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000008c81e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000008bd690_0 name=_s0
v00000000008a7f00_0 .net "entrada", 3 0, v00000000009080d0_0;  alias, 1 drivers
v00000000008a6e20_0 .net8 "salida", 3 0, RS_00000000008c7948;  alias, 6 drivers
v00000000008a6ec0_0 .net "tri_en", 0 0, L_0000000002834ad0;  1 drivers
L_0000000002834a30 .functor MUXZ 4, o00000000008c81e8, v00000000009080d0_0, L_0000000002834ad0, C4<>;
S_0000000000859040 .scope module, "Input2" "TristateB" 3 58, 7 7 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_00000000008b75c0 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000008c8308 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000008a71e0_0 name=_s0
v00000000008a8540_0 .net "entrada", 3 0, v00000000009069b0_0;  alias, 1 drivers
v000000000088cbc0_0 .net8 "salida", 3 0, RS_00000000008c7948;  alias, 6 drivers
v000000000088cc60_0 .net "tri_en", 0 0, L_00000000028343f0;  1 drivers
L_0000000002834f30 .functor MUXZ 4, o00000000008c8308, v00000000009069b0_0, L_00000000028343f0, C4<>;
S_000000000085eed0 .scope module, "InputDecode" "Decoder" 3 52, 8 7 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 4 "binary"
    .port_info 3 /OUTPUT 16 "onehot"
P_00000000008741c0 .param/l "M" 0 8 7, +C4<00000000000000000000000000010000>;
P_00000000008741f8 .param/l "N" 0 8 7, +C4<00000000000000000000000000000100>;
v0000000000905f80_0 .net "binary", 3 0, L_0000000002834350;  alias, 1 drivers
v0000000000906520_0 .net "clk", 0 0, L_0000000002834170;  1 drivers
v0000000000906340_0 .net "load", 0 0, L_000000000086eb90;  1 drivers
v0000000000904cc0_0 .var "onehot", 15 0;
E_00000000008b6700 .event edge, v0000000000906520_0;
S_000000000085f050 .scope module, "Oper" "TristateB" 3 40, 7 7 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_00000000008b7300 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000008c85a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0000000000904ea0_0 name=_s0
v0000000000905800_0 .net "entrada", 3 0, L_0000000002834350;  alias, 1 drivers
v0000000000905620_0 .net8 "salida", 3 0, RS_00000000008c7948;  alias, 6 drivers
v0000000000905bc0_0 .net "tri_en", 0 0, L_000000000086f290;  1 drivers
L_0000000002833950 .functor MUXZ 4, o00000000008c85a8, L_0000000002834350, L_000000000086f290, C4<>;
S_00000000008611b0 .scope module, "OutDecode" "Decoder" 3 50, 8 7 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 4 "binary"
    .port_info 3 /OUTPUT 16 "onehot"
P_0000000000874540 .param/l "M" 0 8 7, +C4<00000000000000000000000000010000>;
P_0000000000874578 .param/l "N" 0 8 7, +C4<00000000000000000000000000000100>;
v0000000000906200_0 .net "binary", 3 0, L_0000000002834350;  alias, 1 drivers
v0000000000905120_0 .net "clk", 0 0, L_0000000002834530;  1 drivers
v0000000000905c60_0 .net "load", 0 0, L_000000000086f7d0;  1 drivers
v0000000000906020_0 .var "onehot", 15 0;
E_00000000008b72c0 .event edge, v0000000000905120_0;
S_0000000000861330 .scope module, "Output0" "FFD4" 3 60, 4 36 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_00000000008b7400 .param/l "N" 0 4 36, +C4<00000000000000000000000000000100>;
v0000000000904a40_0 .net8 "D", 3 0, RS_00000000008c7948;  alias, 6 drivers
v0000000000905b20_0 .var "Q", 3 0;
v0000000000905260_0 .net "clk", 0 0, L_00000000028342b0;  1 drivers
v0000000000904f40_0 .net "reset", 0 0, v0000000000906a50_0;  alias, 1 drivers
E_00000000008b7080 .event posedge, v00000000008bd5f0_0, v0000000000905260_0;
S_0000000000871ac0 .scope module, "Output1" "FFD4" 3 62, 4 36 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_00000000008b6840 .param/l "N" 0 4 36, +C4<00000000000000000000000000000100>;
v0000000000905e40_0 .net8 "D", 3 0, RS_00000000008c7948;  alias, 6 drivers
v00000000009056c0_0 .var "Q", 3 0;
v00000000009063e0_0 .net "clk", 0 0, L_0000000002834990;  1 drivers
v0000000000904d60_0 .net "reset", 0 0, v0000000000906a50_0;  alias, 1 drivers
E_00000000008b7340 .event posedge, v00000000008bd5f0_0, v00000000009063e0_0;
S_0000000000871c40 .scope module, "Output2" "FFD4" 3 64, 4 36 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_00000000008b6bc0 .param/l "N" 0 4 36, +C4<00000000000000000000000000000100>;
v0000000000906480_0 .net8 "D", 3 0, RS_00000000008c7948;  alias, 6 drivers
v0000000000905940_0 .var "Q", 3 0;
v0000000000905d00_0 .net "clk", 0 0, L_0000000002834c10;  1 drivers
v00000000009065c0_0 .net "reset", 0 0, v0000000000906a50_0;  alias, 1 drivers
E_00000000008b73c0 .event posedge, v00000000008bd5f0_0, v0000000000905d00_0;
S_0000000000866030 .scope module, "Phase" "FFT" 3 30, 4 7 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "T"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "Q"
v00000000009053a0_0 .var "Q", 0 0;
L_00000000027eb038 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000009060c0_0 .net "T", 0 0, L_00000000027eb038;  1 drivers
v0000000000904fe0_0 .net "clk", 0 0, v0000000000907a90_0;  alias, 1 drivers
v0000000000905da0_0 .net "reset", 0 0, v0000000000906a50_0;  alias, 1 drivers
E_00000000008b7440 .event posedge, v00000000008bd5f0_0, v00000000008bc6f0_0;
S_00000000027ea7f0 .scope module, "ProgCounter" "PC" 3 28, 9 8 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "LOAD"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "loadE"
    .port_info 3 /INPUT 1 "incPC"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 12 "INS"
P_00000000008b6740 .param/l "N" 0 9 8, +C4<00000000000000000000000000001100>;
v0000000000904c20_0 .var "INS", 11 0;
v0000000000905760_0 .net "LOAD", 11 0, L_00000000028345d0;  alias, 1 drivers
v0000000000904ae0_0 .net "clk", 0 0, v0000000000907a90_0;  alias, 1 drivers
v0000000000904e00_0 .net "incPC", 0 0, L_0000000000906c30;  1 drivers
v0000000000905080_0 .net "loadE", 0 0, L_000000000086ec70;  1 drivers
v0000000000906160_0 .net "reset", 0 0, v0000000000906a50_0;  alias, 1 drivers
S_00000000027ea370 .scope module, "TriALU" "TristateB" 3 46, 7 7 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_00000000008b7000 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000008c8e18 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0000000000905300_0 name=_s0
v0000000000905ee0_0 .net "entrada", 3 0, v00000000008bc330_0;  alias, 1 drivers
v00000000009059e0_0 .net8 "salida", 3 0, RS_00000000008c7948;  alias, 6 drivers
v00000000009062a0_0 .net "tri_en", 0 0, L_000000000086f5a0;  1 drivers
L_0000000002833ef0 .functor MUXZ 4, o00000000008c8e18, v00000000008bc330_0, L_000000000086f5a0, C4<>;
S_00000000027ea4f0 .scope module, "pROM" "ProgROM" 3 36, 10 7 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "address"
    .port_info 1 /OUTPUT 8 "ProgOut"
P_0000000000874ac0 .param/l "M" 0 10 7, +C4<00000000000000000000000000001000>;
P_0000000000874af8 .param/l "N" 0 10 7, +C4<00000000000000000000000000001100>;
v0000000000906660_0 .net "ProgOut", 7 0, L_00000000009071d0;  alias, 1 drivers
v0000000000906700_0 .net *"_s0", 11 0, L_0000000000907130;  1 drivers
v00000000009058a0_0 .net "address", 11 0, v0000000000904c20_0;  alias, 1 drivers
v0000000000905a80 .array "memory", 100 0, 11 0;
L_0000000000907130 .array/port v0000000000905a80, v0000000000904c20_0;
L_00000000009071d0 .part L_0000000000907130, 0, 8;
S_00000000027ea970 .scope module, "uROM" "ControlROM" 3 34, 10 18 0, S_00000000008847f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "address"
    .port_info 1 /OUTPUT 16 "ProgOut"
P_0000000000875d40 .param/l "M" 0 10 18, +C4<00000000000000000000000000010000>;
P_0000000000875d78 .param/l "N" 0 10 18, +C4<00000000000000000000000000000111>;
v0000000000904860_0 .var "ProgOut", 15 0;
v0000000000904900_0 .net "address", 6 0, L_0000000000908210;  alias, 1 drivers
E_00000000008b6d40 .event edge, v0000000000904900_0;
    .scope S_00000000027ea7f0;
T_0 ;
    %wait E_00000000008b7440;
    %load/vec4 v0000000000906160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000904c20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000905080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000000905760_0;
    %assign/vec4 v0000000000904c20_0, 0;
T_0.2 ;
    %load/vec4 v0000000000904e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000000000904c20_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000000000904c20_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000866030;
T_1 ;
    %wait E_00000000008b7440;
    %load/vec4 v00000000009060c0_0;
    %load/vec4 v0000000000904fe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000000009053a0_0;
    %inv;
    %store/vec4 v00000000009053a0_0, 0, 1;
T_1.0 ;
    %load/vec4 v0000000000905da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009053a0_0, 0, 1;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000086e5f0;
T_2 ;
    %wait E_00000000008b5740;
    %load/vec4 v00000000008bd550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000000008bdf50_0;
    %assign/vec4 v00000000008be090_0, 0;
T_2.0 ;
    %load/vec4 v00000000008bdcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000008be090_0, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000027ea970;
T_3 ;
    %wait E_00000000008b6d40;
    %load/vec4 v0000000000904900_0;
    %dup/vec4;
    %pushi/vec4 126, 126, 7;
    %cmp/x;
    %jmp/1 T_3.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 2, 7;
    %cmp/x;
    %jmp/1 T_3.1, 4;
    %dup/vec4;
    %pushi/vec4 7, 2, 7;
    %cmp/x;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 11, 2, 7;
    %cmp/x;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 15, 2, 7;
    %cmp/x;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 23, 6, 7;
    %cmp/x;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 31, 6, 7;
    %cmp/x;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 39, 6, 7;
    %cmp/x;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 47, 6, 7;
    %cmp/x;
    %jmp/1 T_3.8, 4;
    %dup/vec4;
    %pushi/vec4 55, 6, 7;
    %cmp/x;
    %jmp/1 T_3.9, 4;
    %dup/vec4;
    %pushi/vec4 63, 6, 7;
    %cmp/x;
    %jmp/1 T_3.10, 4;
    %dup/vec4;
    %pushi/vec4 69, 4, 7;
    %cmp/x;
    %jmp/1 T_3.11, 4;
    %dup/vec4;
    %pushi/vec4 71, 4, 7;
    %cmp/x;
    %jmp/1 T_3.12, 4;
    %dup/vec4;
    %pushi/vec4 77, 4, 7;
    %cmp/x;
    %jmp/1 T_3.13, 4;
    %dup/vec4;
    %pushi/vec4 79, 4, 7;
    %cmp/x;
    %jmp/1 T_3.14, 4;
    %dup/vec4;
    %pushi/vec4 87, 6, 7;
    %cmp/x;
    %jmp/1 T_3.15, 4;
    %dup/vec4;
    %pushi/vec4 95, 6, 7;
    %cmp/x;
    %jmp/1 T_3.16, 4;
    %dup/vec4;
    %pushi/vec4 103, 6, 7;
    %cmp/x;
    %jmp/1 T_3.17, 4;
    %dup/vec4;
    %pushi/vec4 111, 6, 7;
    %cmp/x;
    %jmp/1 T_3.18, 4;
    %dup/vec4;
    %pushi/vec4 119, 6, 7;
    %cmp/x;
    %jmp/1 T_3.19, 4;
    %dup/vec4;
    %pushi/vec4 127, 6, 7;
    %cmp/x;
    %jmp/1 T_3.20, 4;
    %pushi/vec4 30783, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.0 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.1 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.2 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.3 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.4 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.5 ;
    %pushi/vec4 25021, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.6 ;
    %pushi/vec4 57759, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.7 ;
    %pushi/vec4 18109, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.8 ;
    %pushi/vec4 18107, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.9 ;
    %pushi/vec4 50847, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.10 ;
    %pushi/vec4 63495, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.11 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.12 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.13 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.14 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.15 ;
    %pushi/vec4 19069, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.16 ;
    %pushi/vec4 51807, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.17 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.18 ;
    %pushi/vec4 30774, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.19 ;
    %pushi/vec4 17533, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 50271, 0, 16;
    %assign/vec4 v0000000000904860_0, 0;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000027ea4f0;
T_4 ;
    %vpi_call/w 10 14 "$readmemb", "CodeROM.list", v0000000000905a80 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000000008655e0;
T_5 ;
    %wait E_00000000008b6580;
    %load/vec4 v00000000008bd730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000008bd9b0_0;
    %assign/vec4 v00000000008bcbf0_0, 0;
T_5.0 ;
    %load/vec4 v00000000008bd7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000008bcbf0_0, 0;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000086add0;
T_6 ;
    %wait E_00000000008b6380;
    %load/vec4 v00000000008bd870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000000008bcd30_0;
    %assign/vec4 v00000000008bdeb0_0, 0;
T_6.0 ;
    %load/vec4 v00000000008bd5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008bdeb0_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000086af50;
T_7 ;
    %wait E_00000000008b6340;
    %load/vec4 v00000000008bdaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000008bcc90_0, 0, 5;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v00000000008bcab0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000008bcc90_0, 4, 5;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v00000000008bcab0_0;
    %pad/u 5;
    %load/vec4 v00000000008bd050_0;
    %pad/u 5;
    %sub;
    %assign/vec4 v00000000008bcc90_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v00000000008bd050_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000008bcc90_0, 4, 5;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v00000000008bcab0_0;
    %pad/u 5;
    %load/vec4 v00000000008bd050_0;
    %pad/u 5;
    %add;
    %assign/vec4 v00000000008bcc90_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v00000000008bcab0_0;
    %load/vec4 v00000000008bd050_0;
    %nor;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000008bcc90_0, 4, 5;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %load/vec4 v00000000008bcc90_0;
    %parti/s 1, 4, 4;
    %store/vec4 v00000000008bcdd0_0, 0, 1;
    %load/vec4 v00000000008bcc90_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v00000000008bc330_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000086af50;
T_8 ;
    %wait E_00000000008b5e00;
    %load/vec4 v00000000008bcc90_0;
    %parti/s 4, 0, 2;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008bcfb0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008bcfb0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000086e770;
T_9 ;
    %wait E_00000000008b6500;
    %load/vec4 v00000000008bc510_0;
    %load/vec4 v00000000008bcb50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000000008bc830_0;
    %load/vec4 v00000000008bc470_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008bd4b0, 0, 4;
T_9.0 ;
    %load/vec4 v00000000008bc510_0;
    %load/vec4 v00000000008bcb50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000000008bc470_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v00000000008bd4b0, 4;
    %assign/vec4 v00000000008bc970_0, 0;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000008611b0;
T_10 ;
    %wait E_00000000008b72c0;
    %load/vec4 v0000000000905c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000000906200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000906020_0, 0;
    %jmp T_10.19;
T_10.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000906020_0, 0;
    %jmp T_10.19;
T_10.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000906020_0, 0;
    %jmp T_10.19;
T_10.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000906020_0, 0;
    %jmp T_10.19;
T_10.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000906020_0, 0;
    %jmp T_10.19;
T_10.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000906020_0, 0;
    %jmp T_10.19;
T_10.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000906020_0, 0;
    %jmp T_10.19;
T_10.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000906020_0, 0;
    %jmp T_10.19;
T_10.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000906020_0, 0;
    %jmp T_10.19;
T_10.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000906020_0, 0;
    %jmp T_10.19;
T_10.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000906020_0, 0;
    %jmp T_10.19;
T_10.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000906020_0, 0;
    %jmp T_10.19;
T_10.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000906020_0, 0;
    %jmp T_10.19;
T_10.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000906020_0, 0;
    %jmp T_10.19;
T_10.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000906020_0, 0;
    %jmp T_10.19;
T_10.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000906020_0, 0;
    %jmp T_10.19;
T_10.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000906020_0, 0;
    %jmp T_10.19;
T_10.19 ;
    %pop/vec4 1;
T_10.0 ;
    %load/vec4 v0000000000905c60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000906020_0, 0;
T_10.20 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000000000085eed0;
T_11 ;
    %wait E_00000000008b6700;
    %load/vec4 v0000000000906340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000000000905f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000904cc0_0, 0;
    %jmp T_11.19;
T_11.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000904cc0_0, 0;
    %jmp T_11.19;
T_11.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000904cc0_0, 0;
    %jmp T_11.19;
T_11.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000904cc0_0, 0;
    %jmp T_11.19;
T_11.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000904cc0_0, 0;
    %jmp T_11.19;
T_11.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000904cc0_0, 0;
    %jmp T_11.19;
T_11.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000904cc0_0, 0;
    %jmp T_11.19;
T_11.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000904cc0_0, 0;
    %jmp T_11.19;
T_11.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000904cc0_0, 0;
    %jmp T_11.19;
T_11.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000904cc0_0, 0;
    %jmp T_11.19;
T_11.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000904cc0_0, 0;
    %jmp T_11.19;
T_11.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000904cc0_0, 0;
    %jmp T_11.19;
T_11.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000904cc0_0, 0;
    %jmp T_11.19;
T_11.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000904cc0_0, 0;
    %jmp T_11.19;
T_11.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000904cc0_0, 0;
    %jmp T_11.19;
T_11.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000904cc0_0, 0;
    %jmp T_11.19;
T_11.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000904cc0_0, 0;
    %jmp T_11.19;
T_11.19 ;
    %pop/vec4 1;
T_11.0 ;
    %load/vec4 v0000000000906340_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.20, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000904cc0_0, 0;
T_11.20 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000861330;
T_12 ;
    %wait E_00000000008b7080;
    %load/vec4 v0000000000905260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000000904a40_0;
    %assign/vec4 v0000000000905b20_0, 0;
T_12.0 ;
    %load/vec4 v0000000000904f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000905b20_0, 0;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000871ac0;
T_13 ;
    %wait E_00000000008b7340;
    %load/vec4 v00000000009063e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000000905e40_0;
    %assign/vec4 v00000000009056c0_0, 0;
T_13.0 ;
    %load/vec4 v0000000000904d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000009056c0_0, 0;
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000871c40;
T_14 ;
    %wait E_00000000008b73c0;
    %load/vec4 v0000000000905d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000000000906480_0;
    %assign/vec4 v0000000000905940_0, 0;
T_14.0 ;
    %load/vec4 v00000000009065c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000905940_0, 0;
T_14.2 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000000884670;
T_15 ;
    %vpi_call/w 2 21 "$display", "\011\011Time\011\011 clk \011 reset \011 C \011 Z \011 Accu \011 In0 \011 In1 \011 In2 \011 Out0 \011 Out1 \011 Out2 \011 test" {0 0 0};
    %vpi_call/w 2 22 "$monitor", "%d \011 \011 %b \011 %b \011 %b \011 %b \011 %d \011 %d \011 %d \011 %d \011 %d \011\011 %d \011 %d \011 %b", $time, v0000000000907a90_0, v0000000000906a50_0, v0000000000907770_0, v0000000000906af0_0, v0000000000906910_0, v00000000009078b0_0, v00000000009080d0_0, v00000000009069b0_0, v0000000000907db0_0, v0000000000907810_0, v0000000000907090_0, v0000000000907b30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000907a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000906a50_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000009078b0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000000009080d0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000000009069b0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000906a50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000906a50_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0000000000884670;
T_16 ;
    %delay 200, 0;
    %vpi_call/w 2 41 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0000000000884670;
T_17 ;
    %delay 2, 0;
    %load/vec4 v0000000000907a90_0;
    %inv;
    %store/vec4 v0000000000907a90_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000884670;
T_18 ;
    %vpi_call/w 2 50 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 2 51 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tbProcessor.sv";
    "./Board.sv";
    "./FlipFlops.sv";
    "./ALU.sv";
    "./RAM.sv";
    "./TristateBuffer.sv";
    "./DecoderIO.sv";
    "./ProgramCounter.sv";
    "./ROM.sv";
