Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.40 secs
 
--> Reading design: vga_1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_1"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : vga_1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Xilinx/projects/vga/counter_10.vhd" in Library work.
Architecture behavioral of Entity counter_10 is up to date.
Compiling vhdl file "E:/Xilinx/projects/vga/sync_count.vhd" in Library work.
Architecture behavioral of Entity sync_count is up to date.
Compiling vhdl file "E:/Xilinx/projects/vga/FSM.vhd" in Library work.
Architecture behavioral of Entity fsm is up to date.
Compiling vhdl file "E:/Xilinx/projects/vga/vga_1.vhd" in Library work.
Entity <vga_1> compiled.
Entity <vga_1> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vga_1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sync_count> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter_10> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vga_1> in library <work> (Architecture <behavioral>).
Entity <vga_1> analyzed. Unit <vga_1> generated.

Analyzing Entity <sync_count> in library <work> (Architecture <behavioral>).
Entity <sync_count> analyzed. Unit <sync_count> generated.

Analyzing Entity <FSM> in library <work> (Architecture <behavioral>).
Entity <FSM> analyzed. Unit <FSM> generated.

Analyzing Entity <counter_10> in library <work> (Architecture <behavioral>).
Entity <counter_10> analyzed. Unit <counter_10> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FSM>.
    Related source file is "E:/Xilinx/projects/vga/FSM.vhd".
    Found finite state machine <FSM_0> for signal <ps>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | clr                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | st0                                            |
    | Power Up State     | st0                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.


Synthesizing Unit <counter_10>.
    Related source file is "E:/Xilinx/projects/vga/counter_10.vhd".
    Found 10-bit up counter for signal <number>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_10> synthesized.


Synthesizing Unit <sync_count>.
    Related source file is "E:/Xilinx/projects/vga/sync_count.vhd".
    Found 10-bit comparator equal for signal <last_state$cmp_eq0000> created at line 64.
    Found 10-bit comparator equal for signal <state_1$cmp_eq0000> created at line 70.
    Found 10-bit comparator equal for signal <state_2$cmp_eq0000> created at line 73.
    Found 10-bit comparator equal for signal <state_3$cmp_eq0000> created at line 76.
    Summary:
	inferred   4 Comparator(s).
Unit <sync_count> synthesized.


Synthesizing Unit <vga_1>.
    Related source file is "E:/Xilinx/projects/vga/vga_1.vhd".
Unit <vga_1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 10-bit up counter                                     : 4
# Comparators                                          : 8
 10-bit comparator equal                               : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <horizontal_fsm/ps/FSM> on signal <ps[1:2]> with gray encoding.
Optimizing FSM <vertical_fsm/ps/FSM> on signal <ps[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 st0   | 00
 st1   | 01
 st2   | 11
 st3   | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 4
 10-bit up counter                                     : 4
# Comparators                                          : 8
 10-bit comparator equal                               : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga_1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_1, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 44
 Flip-Flops                                            : 44

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vga_1.ngr
Top Level Output File Name         : vga_1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 157
#      GND                         : 1
#      LUT1                        : 10
#      LUT2                        : 17
#      LUT2_D                      : 1
#      LUT3                        : 6
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 39
#      LUT4_D                      : 2
#      MUXCY                       : 36
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 44
#      FDC                         : 4
#      FDCE                        : 40
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 4
#      OBUF                        : 25
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                       41  out of   1920     2%  
 Number of Slice Flip Flops:             44  out of   3840     1%  
 Number of 4 input LUTs:                 78  out of   3840     2%  
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    173    17%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
clk                                | BUFGP                      | 24    |
bcde2(bcde1:O)                     | BUFG(*)(row_count/number_0)| 20    |
-----------------------------------+----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
clr                                | IBUF                   | 44    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.712ns (Maximum Frequency: 129.668MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 10.711ns
   Maximum combinational path delay: 8.957ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.712ns (frequency: 129.668MHz)
  Total number of paths / destination ports: 1172 / 34
-------------------------------------------------------------------------
Delay:               7.712ns (Levels of Logic = 7)
  Source:            h_count/counter/number_0 (FF)
  Destination:       h_count/counter/number_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: h_count/counter/number_0 to h_count/counter/number_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.720   1.246  h_count/counter/number_0 (h_count/counter/number_0)
     LUT4_D:I0->O         10   0.551   1.160  bc11 (N11)
     LUT4:I3->O            6   0.551   1.198  bcde1_1 (bcde1)
     LUT2:I1->O            1   0.551   0.000  column_count/Mcount_number_lut<6> (column_count/Mcount_number_lut<6>)
     MUXCY:S->O            1   0.500   0.000  column_count/Mcount_number_cy<6> (column_count/Mcount_number_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  column_count/Mcount_number_cy<7> (column_count/Mcount_number_cy<7>)
     MUXCY:CI->O           0   0.064   0.000  column_count/Mcount_number_cy<8> (column_count/Mcount_number_cy<8>)
     XORCY:CI->O           1   0.904   0.000  column_count/Mcount_number_xor<9> (column_count/Mcount_number9)
     FDCE:D                    0.203          column_count/number_9
    ----------------------------------------
    Total                      7.712ns (4.108ns logic, 3.604ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bcde2'
  Clock period: 7.684ns (frequency: 130.141MHz)
  Total number of paths / destination ports: 1184 / 30
-------------------------------------------------------------------------
Delay:               7.684ns (Levels of Logic = 7)
  Source:            v_count/counter/number_9 (FF)
  Destination:       row_count/number_9 (FF)
  Source Clock:      bcde2 rising
  Destination Clock: bcde2 rising

  Data Path: v_count/counter/number_9 to row_count/number_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.720   1.261  v_count/counter/number_9 (v_count/counter/number_9)
     LUT4:I1->O            1   0.551   0.996  p1_SW1 (N48)
     LUT4:I1->O            9   0.551   1.319  pqrs (pqrs)
     LUT2:I1->O            1   0.551   0.000  row_count/Mcount_number_lut<6> (row_count/Mcount_number_lut<6>)
     MUXCY:S->O            1   0.500   0.000  row_count/Mcount_number_cy<6> (row_count/Mcount_number_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  row_count/Mcount_number_cy<7> (row_count/Mcount_number_cy<7>)
     MUXCY:CI->O           0   0.064   0.000  row_count/Mcount_number_cy<8> (row_count/Mcount_number_cy<8>)
     XORCY:CI->O           1   0.904   0.000  row_count/Mcount_number_xor<9> (row_count/Mcount_number9)
     FDCE:D                    0.203          row_count/number_9
    ----------------------------------------
    Total                      7.684ns (4.108ns logic, 3.576ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 26 / 15
-------------------------------------------------------------------------
Offset:              10.711ns (Levels of Logic = 3)
  Source:            horizontal_fsm/ps_FSM_FFd1 (FF)
  Destination:       blue_out (PAD)
  Source Clock:      clk rising

  Data Path: horizontal_fsm/ps_FSM_FFd1 to blue_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.720   1.342  horizontal_fsm/ps_FSM_FFd1 (horizontal_fsm/ps_FSM_FFd1)
     LUT4:I0->O            3   0.551   1.102  blue_out11 (N10)
     LUT2:I1->O            1   0.551   0.801  red_out1 (red_out_OBUF)
     OBUF:I->O                 5.644          red_out_OBUF (red_out)
    ----------------------------------------
    Total                     10.711ns (7.466ns logic, 3.245ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bcde2'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              7.241ns (Levels of Logic = 1)
  Source:            row_count/number_9 (FF)
  Destination:       row_out<9> (PAD)
  Source Clock:      bcde2 rising

  Data Path: row_count/number_9 to row_out<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.720   0.877  row_count/number_9 (row_count/number_9)
     OBUF:I->O                 5.644          row_out_9_OBUF (row_out<9>)
    ----------------------------------------
    Total                      7.241ns (6.364ns logic, 0.877ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               8.957ns (Levels of Logic = 3)
  Source:            blue (PAD)
  Destination:       blue_out (PAD)

  Data Path: blue to blue_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   1.140  blue_IBUF (blue_IBUF)
     LUT2:I0->O            1   0.551   0.801  blue_out2 (blue_out_OBUF)
     OBUF:I->O                 5.644          blue_out_OBUF (blue_out)
    ----------------------------------------
    Total                      8.957ns (7.016ns logic, 1.941ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.12 secs
 
--> 

Total memory usage is 232676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

