# PLL_osu_180
The main purpose of this workshop is to design an On-Chip Clock Multiplier (PLL) and implement the layout using open-source EDA tools such as ngspice and Magic on OSU180nm PDK.

## Section 1 - Introduction and Basics of PLL

#Intellectual Property

#On-Chip Clock Multiplier 
What is it?
Why
How?

