#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000027f73f8b9c0 .scope module, "PL_CPU_mod" "PL_CPU_mod" 2 34;
 .timescale 0 0;
v0000027f74005a10_0 .net "PC", 31 0, L_0000027f74050800;  1 drivers
v0000027f74006d70_0 .net "cycles_consumed", 31 0, v0000027f74001500_0;  1 drivers
v0000027f74004b10_0 .var "input_clk", 0 0;
v0000027f74006cd0_0 .var "rst", 0 0;
S_0000027f73f8ec50 .scope module, "cpu" "CPU5STAGE" 2 39, 3 2 0, S_0000027f73f8b9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
P_0000027f73f61bb0 .param/l "handler_addr" 0 3 9, C4<00000000000000000000000011111110>;
L_0000027f73f76720 .functor NOR 1, v0000027f74004b10_0, v0000027f740033a0_0, C4<0>, C4<0>;
L_0000027f74050800 .functor BUFZ 32, v0000027f73ff61a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027f740036c0_0 .net "EX_FLUSH", 0 0, L_0000027f74050f70;  1 drivers
v0000027f74003800_0 .net "EX_INST", 31 0, v0000027f73fec950_0;  1 drivers
v0000027f74002c20_0 .net "EX_Immed", 31 0, v0000027f73feca90_0;  1 drivers
v0000027f74001a00_0 .net "EX_PC", 31 0, v0000027f73feddf0_0;  1 drivers
v0000027f74001c80_0 .net "EX_PFC", 31 0, v0000027f73fedf30_0;  1 drivers
v0000027f74001f00_0 .net "EX_PFC_to_IF", 31 0, L_0000027f74007090;  1 drivers
v0000027f74001fa0_0 .net "EX_memread", 0 0, v0000027f73fed490_0;  1 drivers
v0000027f740016e0_0 .net "EX_memwrite", 0 0, v0000027f73fed7b0_0;  1 drivers
v0000027f74001aa0_0 .net "EX_opcode", 6 0, v0000027f73ff06c0_0;  1 drivers
v0000027f74000920_0 .net "EX_rd_ind", 4 0, v0000027f73ff0800_0;  1 drivers
v0000027f74001b40_0 .net "EX_regwrite", 0 0, v0000027f73ff01c0_0;  1 drivers
v0000027f74002400_0 .net "EX_rs1", 31 0, v0000027f73fef7c0_0;  1 drivers
v0000027f74002220_0 .net "EX_rs1_ind", 4 0, v0000027f73feffe0_0;  1 drivers
v0000027f74002040_0 .net "EX_rs2", 31 0, v0000027f73ff0300_0;  1 drivers
v0000027f740020e0_0 .net "EX_rs2_ind", 4 0, v0000027f73fefae0_0;  1 drivers
v0000027f74002180_0 .net "ID_FLUSH_buf", 0 0, L_0000027f740512f0;  1 drivers
v0000027f74001140_0 .net "ID_INST", 31 0, v0000027f73ff8360_0;  1 drivers
v0000027f74000ec0_0 .net "ID_Immed", 31 0, v0000027f73ff24b0_0;  1 drivers
v0000027f74001e60_0 .net "ID_PC", 31 0, v0000027f73ff7b40_0;  1 drivers
v0000027f740015a0_0 .net "ID_PFC", 31 0, L_0000027f74004f70;  1 drivers
v0000027f74001640_0 .net "ID_memread", 0 0, L_0000027f74008530;  1 drivers
v0000027f740022c0_0 .net "ID_memwrite", 0 0, L_0000027f740073b0;  1 drivers
v0000027f740029a0_0 .net "ID_opcode", 6 0, v0000027f73ff71e0_0;  1 drivers
v0000027f74002360_0 .net "ID_rd_ind", 4 0, v0000027f73ff6d80_0;  1 drivers
v0000027f74001000_0 .net "ID_regwrite", 0 0, L_0000027f74007810;  1 drivers
v0000027f740024a0_0 .net "ID_rs1", 31 0, L_0000027f74051670;  1 drivers
v0000027f74002900_0 .net "ID_rs1_ind", 4 0, v0000027f73ff5d40_0;  1 drivers
v0000027f740011e0_0 .net "ID_rs2", 31 0, L_0000027f74051050;  1 drivers
v0000027f74000ba0_0 .net "ID_rs2_ind", 4 0, v0000027f73ff6e20_0;  1 drivers
v0000027f74001780_0 .net "IF_FLUSH", 0 0, v0000027f73ff2910_0;  1 drivers
v0000027f74002680_0 .net "IF_INST", 31 0, L_0000027f74051590;  1 drivers
v0000027f740025e0_0 .net "IF_pc", 31 0, v0000027f73ff61a0_0;  1 drivers
v0000027f74001820_0 .net "MEM_ALU_OUT", 31 0, v0000027f73fe0460_0;  1 drivers
v0000027f74002540_0 .net "MEM_Data_mem_out", 31 0, L_0000027f740516e0;  1 drivers
v0000027f740009c0_0 .net "MEM_FLUSH", 0 0, L_0000027f74050e90;  1 drivers
v0000027f74001d20_0 .net "MEM_INST", 31 0, v0000027f73fe0640_0;  1 drivers
v0000027f74002f40_0 .net "MEM_PC", 31 0, v0000027f73fe06e0_0;  1 drivers
v0000027f740007e0_0 .net "MEM_memread", 0 0, v0000027f73fe08c0_0;  1 drivers
v0000027f74002720_0 .net "MEM_memwrite", 0 0, v0000027f73fe0960_0;  1 drivers
v0000027f740018c0_0 .net "MEM_opcode", 6 0, v0000027f73fe0a00_0;  1 drivers
v0000027f740027c0_0 .net "MEM_rd_ind", 4 0, v0000027f73fe0b40_0;  1 drivers
v0000027f74001be0_0 .net "MEM_regwrite", 0 0, v0000027f73fe2510_0;  1 drivers
v0000027f74000f60_0 .net "MEM_rs1_ind", 4 0, v0000027f73fe2f10_0;  1 drivers
v0000027f74002a40_0 .net "MEM_rs2", 31 0, v0000027f73fe3230_0;  1 drivers
v0000027f74002e00_0 .net "MEM_rs2_ind", 4 0, v0000027f73fe1b10_0;  1 drivers
v0000027f74000c40_0 .net "PC", 31 0, L_0000027f74050800;  alias, 1 drivers
v0000027f74000880_0 .net "WB_ALU_OUT", 31 0, v0000027f74003c60_0;  1 drivers
v0000027f74000a60_0 .net "WB_Data_mem_out", 31 0, v0000027f740039e0_0;  1 drivers
v0000027f74000b00_0 .net "WB_INST", 31 0, v0000027f74003a80_0;  1 drivers
v0000027f74000ce0_0 .net "WB_PC", 31 0, v0000027f74004660_0;  1 drivers
v0000027f74002ae0_0 .net "WB_memread", 0 0, v0000027f74003f80_0;  1 drivers
v0000027f74002860_0 .net "WB_memwrite", 0 0, v0000027f74003d00_0;  1 drivers
v0000027f74002b80_0 .net "WB_opcode", 6 0, v0000027f74003da0_0;  1 drivers
v0000027f74001dc0_0 .net "WB_rd_ind", 4 0, v0000027f74004020_0;  1 drivers
v0000027f74001280_0 .net "WB_regwrite", 0 0, v0000027f74004480_0;  1 drivers
v0000027f740010a0_0 .net "WB_rs1_ind", 4 0, v0000027f74003ee0_0;  1 drivers
v0000027f74002d60_0 .net "WB_rs2", 31 0, v0000027f74003300_0;  1 drivers
v0000027f74001960_0 .net "WB_rs2_ind", 4 0, v0000027f74004520_0;  1 drivers
v0000027f74002cc0_0 .net "Wrong_prediction", 0 0, L_0000027f74051520;  1 drivers
v0000027f74002ea0_0 .net "alu_out", 31 0, v0000027f73fe2e70_0;  1 drivers
v0000027f74000d80_0 .net "alu_selA", 1 0, v0000027f73fec6d0_0;  1 drivers
v0000027f74000e20_0 .net "alu_selB", 2 0, v0000027f73fed990_0;  1 drivers
v0000027f74001320_0 .net "clk", 0 0, L_0000027f73f76720;  1 drivers
v0000027f740013c0_0 .net "comp_selA", 1 0, v0000027f73fed030_0;  1 drivers
v0000027f74001460_0 .net "comp_selB", 1 0, v0000027f73fee430_0;  1 drivers
v0000027f74001500_0 .var "cycles_consumed", 31 0;
v0000027f740060f0_0 .net "exception_flag", 0 0, L_0000027f74006a50;  1 drivers
v0000027f74005150_0 .net "forwarded_data", 31 0, v0000027f73ff89a0_0;  1 drivers
v0000027f74005d30_0 .net "hlt", 0 0, v0000027f740033a0_0;  1 drivers
v0000027f74005dd0_0 .net "id_flush", 0 0, L_0000027f740509c0;  1 drivers
v0000027f74005790_0 .net "if_id_write", 0 0, v0000027f73ff2370_0;  1 drivers
v0000027f74006690_0 .net "input_clk", 0 0, v0000027f74004b10_0;  1 drivers
v0000027f74005e70_0 .net "pc_src", 2 0, L_0000027f74008170;  1 drivers
v0000027f74005c90_0 .net "pc_write", 0 0, v0000027f73ff3950_0;  1 drivers
v0000027f74005f10_0 .net "rs2_out", 31 0, v0000027f73fe2470_0;  1 drivers
v0000027f74004930_0 .net "rst", 0 0, v0000027f74006cd0_0;  1 drivers
v0000027f740056f0_0 .net "store_rs2_forward", 1 0, v0000027f73fed2b0_0;  1 drivers
v0000027f74006af0_0 .net "target_addr_adder_mux_sel", 2 0, v0000027f73fed210_0;  1 drivers
v0000027f74006910_0 .net "wdata_to_reg_file", 31 0, v0000027f74003580_0;  1 drivers
S_0000027f73f8ede0 .scope module, "EDU" "exception_detect_unit" 3 37, 4 3 0, S_0000027f73f8ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PC";
    .port_info 1 /INPUT 7 "ID_opcode";
    .port_info 2 /OUTPUT 1 "excep_flag";
    .port_info 3 /OUTPUT 1 "id_flush";
    .port_info 4 /OUTPUT 1 "EX_FLUSH";
    .port_info 5 /OUTPUT 1 "MEM_FLUSH";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
P_0000027f73f8f3b0 .param/l "add" 0 5 6, C4<0100000>;
P_0000027f73f8f3e8 .param/l "addi" 0 5 10, C4<1001000>;
P_0000027f73f8f420 .param/l "addu" 0 5 6, C4<0100001>;
P_0000027f73f8f458 .param/l "and_" 0 5 6, C4<0100100>;
P_0000027f73f8f490 .param/l "andi" 0 5 10, C4<1001100>;
P_0000027f73f8f4c8 .param/l "beq" 0 5 10, C4<1000100>;
P_0000027f73f8f500 .param/l "bne" 0 5 10, C4<1000101>;
P_0000027f73f8f538 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000027f73f8f570 .param/l "j" 0 5 12, C4<1000010>;
P_0000027f73f8f5a8 .param/l "jal" 0 5 12, C4<1000011>;
P_0000027f73f8f5e0 .param/l "jr" 0 5 8, C4<0001000>;
P_0000027f73f8f618 .param/l "lw" 0 5 10, C4<1100011>;
P_0000027f73f8f650 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000027f73f8f688 .param/l "numofinst" 0 4 11, +C4<00000000000000000000000000011000>;
P_0000027f73f8f6c0 .param/l "opcodes" 0 4 12, C4<010000001000100100001010001110010000100100100110001001011001101010011010011100100111000000000000101100011110101110001001000101101000010100011000010100001100010000101010>;
P_0000027f73f8f6f8 .param/l "or_" 0 5 6, C4<0100101>;
P_0000027f73f8f730 .param/l "ori" 0 5 10, C4<1001101>;
P_0000027f73f8f768 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000027f73f8f7a0 .param/l "sll" 0 5 7, C4<0000000>;
P_0000027f73f8f7d8 .param/l "slt" 0 5 8, C4<0101010>;
P_0000027f73f8f810 .param/l "slti" 0 5 10, C4<1101010>;
P_0000027f73f8f848 .param/l "srl" 0 5 7, C4<0000010>;
P_0000027f73f8f880 .param/l "sub" 0 5 6, C4<0100010>;
P_0000027f73f8f8b8 .param/l "subu" 0 5 6, C4<0100011>;
P_0000027f73f8f8f0 .param/l "sw" 0 5 10, C4<1101011>;
P_0000027f73f8f928 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000027f73f8f960 .param/l "xori" 0 5 10, C4<1001110>;
L_0000027f73f76020 .functor OR 1, L_0000027f74005fb0, L_0000027f740067d0, C4<0>, C4<0>;
L_0000027f73f75bc0 .functor OR 1, L_0000027f73f76020, L_0000027f74006730, C4<0>, C4<0>;
L_0000027f73f765d0 .functor OR 1, L_0000027f73f75bc0, L_0000027f74006eb0, C4<0>, C4<0>;
L_0000027f73f76090 .functor OR 1, L_0000027f73f765d0, L_0000027f74004bb0, C4<0>, C4<0>;
L_0000027f73f75c30 .functor OR 1, L_0000027f73f76090, L_0000027f74005b50, C4<0>, C4<0>;
L_0000027f73f76950 .functor OR 1, L_0000027f73f75c30, L_0000027f74005ab0, C4<0>, C4<0>;
L_0000027f73f764f0 .functor OR 1, L_0000027f73f76950, L_0000027f74006f50, C4<0>, C4<0>;
L_0000027f73f75ca0 .functor OR 1, L_0000027f73f764f0, L_0000027f74005bf0, C4<0>, C4<0>;
L_0000027f73f76790 .functor OR 1, L_0000027f73f75ca0, L_0000027f74005970, C4<0>, C4<0>;
L_0000027f73f75d10 .functor OR 1, L_0000027f73f76790, L_0000027f74004d90, C4<0>, C4<0>;
L_0000027f73f31aa0 .functor OR 1, L_0000027f73f75d10, L_0000027f74006050, C4<0>, C4<0>;
L_0000027f73e3c7d0 .functor OR 1, L_0000027f73f31aa0, L_0000027f74005330, C4<0>, C4<0>;
L_0000027f73f31f00 .functor OR 1, L_0000027f73e3c7d0, L_0000027f740053d0, C4<0>, C4<0>;
L_0000027f74051280 .functor OR 1, L_0000027f73f31f00, L_0000027f74006c30, C4<0>, C4<0>;
L_0000027f74051440 .functor OR 1, L_0000027f74051280, L_0000027f74005010, C4<0>, C4<0>;
L_0000027f74050e20 .functor OR 1, L_0000027f74051440, L_0000027f74006870, C4<0>, C4<0>;
L_0000027f74050fe0 .functor OR 1, L_0000027f74050e20, L_0000027f74006190, C4<0>, C4<0>;
L_0000027f74050f00 .functor OR 1, L_0000027f74050fe0, L_0000027f740069b0, C4<0>, C4<0>;
L_0000027f74050950 .functor OR 1, L_0000027f74050f00, L_0000027f74006e10, C4<0>, C4<0>;
L_0000027f74050870 .functor OR 1, L_0000027f74050950, L_0000027f74006230, C4<0>, C4<0>;
L_0000027f74050a30 .functor OR 1, L_0000027f74050870, L_0000027f740062d0, C4<0>, C4<0>;
L_0000027f74050db0 .functor OR 1, L_0000027f74050a30, L_0000027f740047f0, C4<0>, C4<0>;
L_0000027f74050cd0 .functor OR 1, L_0000027f74050db0, L_0000027f74006370, C4<0>, C4<0>;
L_0000027f74050c60 .functor OR 1, L_0000027f74050cd0, L_0000027f74006410, C4<0>, C4<0>;
L_0000027f740509c0 .functor BUFZ 1, L_0000027f74006a50, C4<0>, C4<0>, C4<0>;
L_0000027f74050f70 .functor BUFZ 1, L_0000027f74006a50, C4<0>, C4<0>, C4<0>;
L_0000027f74050e90 .functor BUFZ 1, L_0000027f74006a50, C4<0>, C4<0>, C4<0>;
v0000027f73f8ddb0_0 .net "EX_FLUSH", 0 0, L_0000027f74050f70;  alias, 1 drivers
v0000027f73f8ceb0_0 .net "ID_PC", 31 0, v0000027f73ff7b40_0;  alias, 1 drivers
v0000027f73f8caf0_0 .net "ID_opcode", 6 0, v0000027f73ff71e0_0;  alias, 1 drivers
v0000027f73f8c910_0 .net "MEM_FLUSH", 0 0, L_0000027f74050e90;  alias, 1 drivers
L_0000027f740087a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027f73f8e350_0 .net/2u *"_ivl_0", 0 0, L_0000027f740087a8;  1 drivers
v0000027f73f8d130_0 .net *"_ivl_101", 0 0, L_0000027f74050e20;  1 drivers
L_0000027f74008cb8 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v0000027f73f8d770_0 .net/2u *"_ivl_102", 6 0, L_0000027f74008cb8;  1 drivers
v0000027f73f8de50_0 .net *"_ivl_104", 0 0, L_0000027f74006190;  1 drivers
v0000027f73f8da90_0 .net *"_ivl_107", 0 0, L_0000027f74050fe0;  1 drivers
L_0000027f74008d00 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v0000027f73f8e0d0_0 .net/2u *"_ivl_108", 6 0, L_0000027f74008d00;  1 drivers
v0000027f73f8db30_0 .net *"_ivl_11", 0 0, L_0000027f73f76020;  1 drivers
v0000027f73f8d090_0 .net *"_ivl_110", 0 0, L_0000027f740069b0;  1 drivers
v0000027f73f8d810_0 .net *"_ivl_113", 0 0, L_0000027f74050f00;  1 drivers
L_0000027f74008d48 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v0000027f73f8d9f0_0 .net/2u *"_ivl_114", 6 0, L_0000027f74008d48;  1 drivers
v0000027f73f8d3b0_0 .net *"_ivl_116", 0 0, L_0000027f74006e10;  1 drivers
v0000027f73f8e7b0_0 .net *"_ivl_119", 0 0, L_0000027f74050950;  1 drivers
L_0000027f74008880 .functor BUFT 1, C4<0100001>, C4<0>, C4<0>, C4<0>;
v0000027f73f8c9b0_0 .net/2u *"_ivl_12", 6 0, L_0000027f74008880;  1 drivers
L_0000027f74008d90 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v0000027f73f8e490_0 .net/2u *"_ivl_120", 6 0, L_0000027f74008d90;  1 drivers
v0000027f73f8def0_0 .net *"_ivl_122", 0 0, L_0000027f74006230;  1 drivers
v0000027f73f8dbd0_0 .net *"_ivl_125", 0 0, L_0000027f74050870;  1 drivers
L_0000027f74008dd8 .functor BUFT 1, C4<0101010>, C4<0>, C4<0>, C4<0>;
v0000027f73f8d8b0_0 .net/2u *"_ivl_126", 6 0, L_0000027f74008dd8;  1 drivers
v0000027f73f8d450_0 .net *"_ivl_128", 0 0, L_0000027f740062d0;  1 drivers
v0000027f73f8e3f0_0 .net *"_ivl_131", 0 0, L_0000027f74050a30;  1 drivers
L_0000027f74008e20 .functor BUFT 1, C4<0101011>, C4<0>, C4<0>, C4<0>;
v0000027f73f8e670_0 .net/2u *"_ivl_132", 6 0, L_0000027f74008e20;  1 drivers
v0000027f73f8d6d0_0 .net *"_ivl_134", 0 0, L_0000027f740047f0;  1 drivers
v0000027f73f8d590_0 .net *"_ivl_137", 0 0, L_0000027f74050db0;  1 drivers
L_0000027f74008e68 .functor BUFT 1, C4<1101010>, C4<0>, C4<0>, C4<0>;
v0000027f73f8d1d0_0 .net/2u *"_ivl_138", 6 0, L_0000027f74008e68;  1 drivers
v0000027f73f8cb90_0 .net *"_ivl_14", 0 0, L_0000027f74006730;  1 drivers
v0000027f73f8d630_0 .net *"_ivl_140", 0 0, L_0000027f74006370;  1 drivers
v0000027f73f8ca50_0 .net *"_ivl_143", 0 0, L_0000027f74050cd0;  1 drivers
L_0000027f74008eb0 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0000027f73f8e210_0 .net/2u *"_ivl_144", 6 0, L_0000027f74008eb0;  1 drivers
v0000027f73f8e2b0_0 .net *"_ivl_146", 0 0, L_0000027f74006410;  1 drivers
v0000027f73f8d4f0_0 .net *"_ivl_149", 0 0, L_0000027f74050c60;  1 drivers
L_0000027f74008ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027f73f8dc70_0 .net/2u *"_ivl_150", 0 0, L_0000027f74008ef8;  1 drivers
L_0000027f74008f40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027f73f8cff0_0 .net/2u *"_ivl_152", 0 0, L_0000027f74008f40;  1 drivers
v0000027f73f8d950_0 .net *"_ivl_154", 0 0, L_0000027f740064b0;  1 drivers
v0000027f73f8e530_0 .net *"_ivl_17", 0 0, L_0000027f73f75bc0;  1 drivers
L_0000027f740088c8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000027f73f8df90_0 .net/2u *"_ivl_18", 6 0, L_0000027f740088c8;  1 drivers
L_0000027f740087f0 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v0000027f73f8e170_0 .net/2u *"_ivl_2", 6 0, L_0000027f740087f0;  1 drivers
v0000027f73f8e030_0 .net *"_ivl_20", 0 0, L_0000027f74006eb0;  1 drivers
v0000027f73f8e710_0 .net *"_ivl_23", 0 0, L_0000027f73f765d0;  1 drivers
L_0000027f74008910 .functor BUFT 1, C4<1001000>, C4<0>, C4<0>, C4<0>;
v0000027f73f8e5d0_0 .net/2u *"_ivl_24", 6 0, L_0000027f74008910;  1 drivers
v0000027f73f8cc30_0 .net *"_ivl_26", 0 0, L_0000027f74004bb0;  1 drivers
v0000027f73f8cd70_0 .net *"_ivl_29", 0 0, L_0000027f73f76090;  1 drivers
L_0000027f74008958 .functor BUFT 1, C4<0100100>, C4<0>, C4<0>, C4<0>;
v0000027f73f8ce10_0 .net/2u *"_ivl_30", 6 0, L_0000027f74008958;  1 drivers
v0000027f73f8cf50_0 .net *"_ivl_32", 0 0, L_0000027f74005b50;  1 drivers
v0000027f73f8d270_0 .net *"_ivl_35", 0 0, L_0000027f73f75c30;  1 drivers
L_0000027f740089a0 .functor BUFT 1, C4<1001100>, C4<0>, C4<0>, C4<0>;
v0000027f73f8d310_0 .net/2u *"_ivl_36", 6 0, L_0000027f740089a0;  1 drivers
v0000027f73f335a0_0 .net *"_ivl_38", 0 0, L_0000027f74005ab0;  1 drivers
v0000027f73f32880_0 .net *"_ivl_4", 0 0, L_0000027f74005fb0;  1 drivers
v0000027f73f32ce0_0 .net *"_ivl_41", 0 0, L_0000027f73f76950;  1 drivers
L_0000027f740089e8 .functor BUFT 1, C4<0100101>, C4<0>, C4<0>, C4<0>;
v0000027f73f32e20_0 .net/2u *"_ivl_42", 6 0, L_0000027f740089e8;  1 drivers
v0000027f73f6dda0_0 .net *"_ivl_44", 0 0, L_0000027f74006f50;  1 drivers
v0000027f73f6de40_0 .net *"_ivl_47", 0 0, L_0000027f73f764f0;  1 drivers
L_0000027f74008a30 .functor BUFT 1, C4<1001101>, C4<0>, C4<0>, C4<0>;
v0000027f73f6e660_0 .net/2u *"_ivl_48", 6 0, L_0000027f74008a30;  1 drivers
v0000027f73fe0be0_0 .net *"_ivl_50", 0 0, L_0000027f74005bf0;  1 drivers
v0000027f73fe1220_0 .net *"_ivl_53", 0 0, L_0000027f73f75ca0;  1 drivers
L_0000027f74008a78 .functor BUFT 1, C4<0100110>, C4<0>, C4<0>, C4<0>;
v0000027f73fe1180_0 .net/2u *"_ivl_54", 6 0, L_0000027f74008a78;  1 drivers
v0000027f73fdff60_0 .net *"_ivl_56", 0 0, L_0000027f74005970;  1 drivers
v0000027f73fe1400_0 .net *"_ivl_59", 0 0, L_0000027f73f76790;  1 drivers
L_0000027f74008838 .functor BUFT 1, C4<0100010>, C4<0>, C4<0>, C4<0>;
v0000027f73fdfba0_0 .net/2u *"_ivl_6", 6 0, L_0000027f74008838;  1 drivers
L_0000027f74008ac0 .functor BUFT 1, C4<1001110>, C4<0>, C4<0>, C4<0>;
v0000027f73fe0780_0 .net/2u *"_ivl_60", 6 0, L_0000027f74008ac0;  1 drivers
v0000027f73fe0aa0_0 .net *"_ivl_62", 0 0, L_0000027f74004d90;  1 drivers
v0000027f73fe1900_0 .net *"_ivl_65", 0 0, L_0000027f73f75d10;  1 drivers
L_0000027f74008b08 .functor BUFT 1, C4<0100111>, C4<0>, C4<0>, C4<0>;
v0000027f73fdfce0_0 .net/2u *"_ivl_66", 6 0, L_0000027f74008b08;  1 drivers
v0000027f73fe1860_0 .net *"_ivl_68", 0 0, L_0000027f74006050;  1 drivers
v0000027f73fe0c80_0 .net *"_ivl_71", 0 0, L_0000027f73f31aa0;  1 drivers
L_0000027f74008b50 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000027f73fdfec0_0 .net/2u *"_ivl_72", 6 0, L_0000027f74008b50;  1 drivers
v0000027f73fe0dc0_0 .net *"_ivl_74", 0 0, L_0000027f74005330;  1 drivers
v0000027f73fe14a0_0 .net *"_ivl_77", 0 0, L_0000027f73e3c7d0;  1 drivers
L_0000027f74008b98 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v0000027f73fe17c0_0 .net/2u *"_ivl_78", 6 0, L_0000027f74008b98;  1 drivers
v0000027f73fe0000_0 .net *"_ivl_8", 0 0, L_0000027f740067d0;  1 drivers
v0000027f73fe0500_0 .net *"_ivl_80", 0 0, L_0000027f740053d0;  1 drivers
v0000027f73fdfb00_0 .net *"_ivl_83", 0 0, L_0000027f73f31f00;  1 drivers
L_0000027f74008be0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000027f73fdfa60_0 .net/2u *"_ivl_84", 6 0, L_0000027f74008be0;  1 drivers
v0000027f73fe0d20_0 .net *"_ivl_86", 0 0, L_0000027f74006c30;  1 drivers
v0000027f73fdfd80_0 .net *"_ivl_89", 0 0, L_0000027f74051280;  1 drivers
L_0000027f74008c28 .functor BUFT 1, C4<1101011>, C4<0>, C4<0>, C4<0>;
v0000027f73fe0820_0 .net/2u *"_ivl_90", 6 0, L_0000027f74008c28;  1 drivers
v0000027f73fdfc40_0 .net *"_ivl_92", 0 0, L_0000027f74005010;  1 drivers
v0000027f73fe0e60_0 .net *"_ivl_95", 0 0, L_0000027f74051440;  1 drivers
L_0000027f74008c70 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v0000027f73fe1040_0 .net/2u *"_ivl_96", 6 0, L_0000027f74008c70;  1 drivers
v0000027f73fe01e0_0 .net *"_ivl_98", 0 0, L_0000027f74006870;  1 drivers
v0000027f73fe0f00_0 .net "clk", 0 0, L_0000027f73f76720;  alias, 1 drivers
v0000027f73fe12c0_0 .net "excep_flag", 0 0, L_0000027f74006a50;  alias, 1 drivers
v0000027f73fe0fa0_0 .net "id_flush", 0 0, L_0000027f740509c0;  alias, 1 drivers
v0000027f73fe10e0_0 .net "rst", 0 0, v0000027f74006cd0_0;  alias, 1 drivers
L_0000027f74005fb0 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f740087f0;
L_0000027f740067d0 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008838;
L_0000027f74006730 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008880;
L_0000027f74006eb0 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f740088c8;
L_0000027f74004bb0 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008910;
L_0000027f74005b50 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008958;
L_0000027f74005ab0 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f740089a0;
L_0000027f74006f50 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f740089e8;
L_0000027f74005bf0 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008a30;
L_0000027f74005970 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008a78;
L_0000027f74004d90 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008ac0;
L_0000027f74006050 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008b08;
L_0000027f74005330 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008b50;
L_0000027f740053d0 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008b98;
L_0000027f74006c30 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008be0;
L_0000027f74005010 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008c28;
L_0000027f74006870 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008c70;
L_0000027f74006190 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008cb8;
L_0000027f740069b0 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008d00;
L_0000027f74006e10 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008d48;
L_0000027f74006230 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008d90;
L_0000027f740062d0 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008dd8;
L_0000027f740047f0 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008e20;
L_0000027f74006370 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008e68;
L_0000027f74006410 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74008eb0;
L_0000027f740064b0 .functor MUXZ 1, L_0000027f74008f40, L_0000027f74008ef8, L_0000027f74050c60, C4<>;
L_0000027f74006a50 .functor MUXZ 1, L_0000027f740064b0, L_0000027f740087a8, v0000027f74006cd0_0, C4<>;
S_0000027f73e42990 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 88, 6 2 0, S_0000027f73f8ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_ALU_OUT";
    .port_info 1 /INPUT 32 "EX_rs2";
    .port_info 2 /INPUT 5 "EX_rs1_ind";
    .port_info 3 /INPUT 5 "EX_rs2_ind";
    .port_info 4 /INPUT 5 "EX_rd_ind";
    .port_info 5 /INPUT 32 "EX_PC";
    .port_info 6 /INPUT 32 "EX_INST";
    .port_info 7 /INPUT 7 "EX_opcode";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /INPUT 1 "EX_regwrite";
    .port_info 11 /INPUT 1 "EX_FLUSH";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 14 /OUTPUT 32 "MEM_rs2";
    .port_info 15 /OUTPUT 5 "MEM_rs1_ind";
    .port_info 16 /OUTPUT 5 "MEM_rs2_ind";
    .port_info 17 /OUTPUT 5 "MEM_rd_ind";
    .port_info 18 /OUTPUT 32 "MEM_PC";
    .port_info 19 /OUTPUT 32 "MEM_INST";
    .port_info 20 /OUTPUT 7 "MEM_opcode";
    .port_info 21 /OUTPUT 1 "MEM_memread";
    .port_info 22 /OUTPUT 1 "MEM_memwrite";
    .port_info 23 /OUTPUT 1 "MEM_regwrite";
    .port_info 24 /INPUT 1 "rst";
v0000027f73fe00a0_0 .net "EX_ALU_OUT", 31 0, v0000027f73fe2e70_0;  alias, 1 drivers
v0000027f73fe1360_0 .net "EX_FLUSH", 0 0, L_0000027f74050f70;  alias, 1 drivers
v0000027f73fe1540_0 .net "EX_INST", 31 0, v0000027f73fec950_0;  alias, 1 drivers
v0000027f73fe03c0_0 .net "EX_PC", 31 0, v0000027f73feddf0_0;  alias, 1 drivers
v0000027f73fe15e0_0 .net "EX_memread", 0 0, v0000027f73fed490_0;  alias, 1 drivers
v0000027f73fe1680_0 .net "EX_memwrite", 0 0, v0000027f73fed7b0_0;  alias, 1 drivers
v0000027f73fe05a0_0 .net "EX_opcode", 6 0, v0000027f73ff06c0_0;  alias, 1 drivers
v0000027f73fdfe20_0 .net "EX_rd_ind", 4 0, v0000027f73ff0800_0;  alias, 1 drivers
v0000027f73fe1720_0 .net "EX_regwrite", 0 0, v0000027f73ff01c0_0;  alias, 1 drivers
v0000027f73fe0140_0 .net "EX_rs1_ind", 4 0, v0000027f73feffe0_0;  alias, 1 drivers
v0000027f73fe0280_0 .net "EX_rs2", 31 0, v0000027f73fe2470_0;  alias, 1 drivers
v0000027f73fe0320_0 .net "EX_rs2_ind", 4 0, v0000027f73fefae0_0;  alias, 1 drivers
v0000027f73fe0460_0 .var "MEM_ALU_OUT", 31 0;
v0000027f73fe0640_0 .var "MEM_INST", 31 0;
v0000027f73fe06e0_0 .var "MEM_PC", 31 0;
v0000027f73fe08c0_0 .var "MEM_memread", 0 0;
v0000027f73fe0960_0 .var "MEM_memwrite", 0 0;
v0000027f73fe0a00_0 .var "MEM_opcode", 6 0;
v0000027f73fe0b40_0 .var "MEM_rd_ind", 4 0;
v0000027f73fe2510_0 .var "MEM_regwrite", 0 0;
v0000027f73fe2f10_0 .var "MEM_rs1_ind", 4 0;
v0000027f73fe3230_0 .var "MEM_rs2", 31 0;
v0000027f73fe1b10_0 .var "MEM_rs2_ind", 4 0;
v0000027f73fe2c90_0 .net "clk", 0 0, L_0000027f73f76720;  alias, 1 drivers
v0000027f73fe3410_0 .net "rst", 0 0, v0000027f74006cd0_0;  alias, 1 drivers
E_0000027f73f620b0/0 .event negedge, v0000027f73fe0f00_0;
E_0000027f73f620b0/1 .event posedge, v0000027f73fe10e0_0;
E_0000027f73f620b0 .event/or E_0000027f73f620b0/0, E_0000027f73f620b0/1;
S_0000027f73e769a0 .scope module, "ex_stage" "EX_stage" 3 79, 7 3 0, S_0000027f73f8ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /OUTPUT 32 "EX_PFC_to_IF";
    .port_info 3 /INPUT 7 "opcode";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "rs1";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 5 "rs1_ind";
    .port_info 9 /INPUT 5 "rs2_ind";
    .port_info 10 /INPUT 2 "alu_selA";
    .port_info 11 /INPUT 3 "alu_selB";
    .port_info 12 /INPUT 2 "store_rs2_forward";
    .port_info 13 /INOUT 1 "reg_write";
    .port_info 14 /INOUT 1 "mem_read";
    .port_info 15 /INOUT 1 "mem_write";
    .port_info 16 /INPUT 32 "rs2_in";
    .port_info 17 /OUTPUT 32 "rs2_out";
    .port_info 18 /OUTPUT 32 "alu_out";
    .port_info 19 /OUTPUT 1 "Wrong_prediction";
P_0000027f73fe3a30 .param/l "add" 0 5 6, C4<0100000>;
P_0000027f73fe3a68 .param/l "addi" 0 5 10, C4<1001000>;
P_0000027f73fe3aa0 .param/l "addu" 0 5 6, C4<0100001>;
P_0000027f73fe3ad8 .param/l "and_" 0 5 6, C4<0100100>;
P_0000027f73fe3b10 .param/l "andi" 0 5 10, C4<1001100>;
P_0000027f73fe3b48 .param/l "beq" 0 5 10, C4<1000100>;
P_0000027f73fe3b80 .param/l "bne" 0 5 10, C4<1000101>;
P_0000027f73fe3bb8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000027f73fe3bf0 .param/l "j" 0 5 12, C4<1000010>;
P_0000027f73fe3c28 .param/l "jal" 0 5 12, C4<1000011>;
P_0000027f73fe3c60 .param/l "jr" 0 5 8, C4<0001000>;
P_0000027f73fe3c98 .param/l "lw" 0 5 10, C4<1100011>;
P_0000027f73fe3cd0 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000027f73fe3d08 .param/l "or_" 0 5 6, C4<0100101>;
P_0000027f73fe3d40 .param/l "ori" 0 5 10, C4<1001101>;
P_0000027f73fe3d78 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000027f73fe3db0 .param/l "sll" 0 5 7, C4<0000000>;
P_0000027f73fe3de8 .param/l "slt" 0 5 8, C4<0101010>;
P_0000027f73fe3e20 .param/l "slti" 0 5 10, C4<1101010>;
P_0000027f73fe3e58 .param/l "srl" 0 5 7, C4<0000010>;
P_0000027f73fe3e90 .param/l "sub" 0 5 6, C4<0100010>;
P_0000027f73fe3ec8 .param/l "subu" 0 5 6, C4<0100011>;
P_0000027f73fe3f00 .param/l "sw" 0 5 10, C4<1101011>;
P_0000027f73fe3f38 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000027f73fe3f70 .param/l "xori" 0 5 10, C4<1001110>;
L_0000027f74051360 .functor AND 1, L_0000027f740079f0, L_0000027f74008670, C4<1>, C4<1>;
L_0000027f740513d0 .functor AND 1, L_0000027f740080d0, L_0000027f74007ef0, C4<1>, C4<1>;
L_0000027f740514b0 .functor OR 1, L_0000027f74051360, L_0000027f740513d0, C4<0>, C4<0>;
L_0000027f74051520 .functor OR 1, L_0000027f740514b0, L_0000027f74007c70, C4<0>, C4<0>;
v0000027f73fe3550_0 .net "CF", 0 0, v0000027f73fe1c50_0;  1 drivers
v0000027f73fe25b0_0 .net "EX_PFC", 31 0, v0000027f73fedf30_0;  alias, 1 drivers
v0000027f73fe3910_0 .net "EX_PFC_to_IF", 31 0, L_0000027f74007090;  alias, 1 drivers
v0000027f73fe21f0_0 .net "Wrong_prediction", 0 0, L_0000027f74051520;  alias, 1 drivers
v0000027f73fe35f0_0 .net "ZF", 0 0, L_0000027f74051600;  1 drivers
v0000027f73fe3690_0 .net *"_ivl_10", 0 0, L_0000027f74007f90;  1 drivers
L_0000027f74009768 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v0000027f73fe3730_0 .net/2u *"_ivl_16", 6 0, L_0000027f74009768;  1 drivers
v0000027f73fe1f70_0 .net *"_ivl_18", 0 0, L_0000027f740079f0;  1 drivers
v0000027f73fe2650_0 .net *"_ivl_20", 0 0, L_0000027f74008670;  1 drivers
v0000027f73fe37d0_0 .net *"_ivl_23", 0 0, L_0000027f74051360;  1 drivers
L_0000027f740097b0 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v0000027f73fe2290_0 .net/2u *"_ivl_24", 6 0, L_0000027f740097b0;  1 drivers
v0000027f73fe2330_0 .net *"_ivl_26", 0 0, L_0000027f740080d0;  1 drivers
v0000027f73fe26f0_0 .net *"_ivl_28", 0 0, L_0000027f74007ef0;  1 drivers
v0000027f73fedfd0_0 .net *"_ivl_31", 0 0, L_0000027f740513d0;  1 drivers
v0000027f73fee2f0_0 .net *"_ivl_33", 0 0, L_0000027f740514b0;  1 drivers
L_0000027f740097f8 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v0000027f73fece50_0 .net/2u *"_ivl_34", 6 0, L_0000027f740097f8;  1 drivers
v0000027f73fec770_0 .net *"_ivl_36", 0 0, L_0000027f74007c70;  1 drivers
L_0000027f740096d8 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v0000027f73fecb30_0 .net/2u *"_ivl_8", 6 0, L_0000027f740096d8;  1 drivers
v0000027f73fecdb0_0 .net "alu_op", 3 0, v0000027f73fe2790_0;  1 drivers
v0000027f73fee250_0 .net "alu_out", 31 0, v0000027f73fe2e70_0;  alias, 1 drivers
v0000027f73fedcb0_0 .net "alu_selA", 1 0, v0000027f73fec6d0_0;  alias, 1 drivers
v0000027f73fed670_0 .net "alu_selB", 2 0, v0000027f73fed990_0;  alias, 1 drivers
v0000027f73fedd50_0 .net "ex_haz", 31 0, v0000027f73ff89a0_0;  alias, 1 drivers
v0000027f73fee110_0 .net "imm", 31 0, v0000027f73feca90_0;  alias, 1 drivers
v0000027f73fecc70_0 .net "mem_haz", 31 0, v0000027f74003580_0;  alias, 1 drivers
v0000027f73fed3f0_0 .net "mem_read", 0 0, v0000027f73fed490_0;  alias, 1 drivers
v0000027f73fed5d0_0 .net "mem_write", 0 0, v0000027f73fed7b0_0;  alias, 1 drivers
v0000027f73fee070_0 .net "opcode", 6 0, v0000027f73ff06c0_0;  alias, 1 drivers
v0000027f73fee390_0 .net "oper1", 31 0, v0000027f73fe3870_0;  1 drivers
v0000027f73fed8f0_0 .net "oper2", 31 0, v0000027f73fe1e30_0;  1 drivers
v0000027f73fee1b0_0 .net "pc", 31 0, v0000027f73feddf0_0;  alias, 1 drivers
v0000027f73fed850_0 .net "reg_write", 0 0, v0000027f73ff01c0_0;  alias, 1 drivers
v0000027f73fed530_0 .net "rs1", 31 0, v0000027f73fef7c0_0;  alias, 1 drivers
v0000027f73fede90_0 .net "rs1_ind", 4 0, v0000027f73feffe0_0;  alias, 1 drivers
v0000027f73fecf90_0 .net "rs2_in", 31 0, v0000027f73ff0300_0;  alias, 1 drivers
v0000027f73feda30_0 .net "rs2_ind", 4 0, v0000027f73fefae0_0;  alias, 1 drivers
v0000027f73fec630_0 .net "rs2_out", 31 0, v0000027f73fe2470_0;  alias, 1 drivers
v0000027f73fed0d0_0 .net "store_rs2_forward", 1 0, v0000027f73fed2b0_0;  alias, 1 drivers
L_0000027f74007f90 .cmp/eq 7, v0000027f73ff06c0_0, L_0000027f740096d8;
L_0000027f74007090 .functor MUXZ 32, v0000027f73fedf30_0, v0000027f73fe3870_0, L_0000027f74007f90, C4<>;
L_0000027f740079f0 .cmp/eq 7, v0000027f73ff06c0_0, L_0000027f74009768;
L_0000027f74008670 .cmp/ne 32, v0000027f73fe3870_0, v0000027f73fe1e30_0;
L_0000027f740080d0 .cmp/eq 7, v0000027f73ff06c0_0, L_0000027f740097b0;
L_0000027f74007ef0 .cmp/eq 32, v0000027f73fe3870_0, v0000027f73fe1e30_0;
L_0000027f74007c70 .cmp/eq 7, v0000027f73ff06c0_0, L_0000027f740097f8;
S_0000027f73e76b30 .scope module, "alu" "ALU" 7 29, 8 1 0, S_0000027f73e769a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000027f73f62370 .param/l "bit_width" 0 8 3, +C4<00000000000000000000000000100000>;
L_0000027f74051600 .functor NOT 1, L_0000027f740078b0, C4<0>, C4<0>, C4<0>;
v0000027f73fe2970_0 .net "A", 31 0, v0000027f73fe3870_0;  alias, 1 drivers
v0000027f73fe3050_0 .net "ALUOP", 3 0, v0000027f73fe2790_0;  alias, 1 drivers
v0000027f73fe2010_0 .net "B", 31 0, v0000027f73fe1e30_0;  alias, 1 drivers
v0000027f73fe1c50_0 .var "CF", 0 0;
v0000027f73fe1cf0_0 .net "ZF", 0 0, L_0000027f74051600;  alias, 1 drivers
v0000027f73fe20b0_0 .net *"_ivl_1", 0 0, L_0000027f740078b0;  1 drivers
v0000027f73fe2e70_0 .var "res", 31 0;
E_0000027f73f615b0 .event anyedge, v0000027f73fe3050_0, v0000027f73fe2970_0, v0000027f73fe2010_0, v0000027f73fe1c50_0;
L_0000027f740078b0 .reduce/or v0000027f73fe2e70_0;
S_0000027f73e74490 .scope module, "alu_oper" "ALU_OPER" 7 31, 9 15 0, S_0000027f73e769a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000027f73fe3fb0 .param/l "add" 0 5 6, C4<0100000>;
P_0000027f73fe3fe8 .param/l "addi" 0 5 10, C4<1001000>;
P_0000027f73fe4020 .param/l "addu" 0 5 6, C4<0100001>;
P_0000027f73fe4058 .param/l "and_" 0 5 6, C4<0100100>;
P_0000027f73fe4090 .param/l "andi" 0 5 10, C4<1001100>;
P_0000027f73fe40c8 .param/l "beq" 0 5 10, C4<1000100>;
P_0000027f73fe4100 .param/l "bne" 0 5 10, C4<1000101>;
P_0000027f73fe4138 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000027f73fe4170 .param/l "j" 0 5 12, C4<1000010>;
P_0000027f73fe41a8 .param/l "jal" 0 5 12, C4<1000011>;
P_0000027f73fe41e0 .param/l "jr" 0 5 8, C4<0001000>;
P_0000027f73fe4218 .param/l "lw" 0 5 10, C4<1100011>;
P_0000027f73fe4250 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000027f73fe4288 .param/l "or_" 0 5 6, C4<0100101>;
P_0000027f73fe42c0 .param/l "ori" 0 5 10, C4<1001101>;
P_0000027f73fe42f8 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000027f73fe4330 .param/l "sll" 0 5 7, C4<0000000>;
P_0000027f73fe4368 .param/l "slt" 0 5 8, C4<0101010>;
P_0000027f73fe43a0 .param/l "slti" 0 5 10, C4<1101010>;
P_0000027f73fe43d8 .param/l "srl" 0 5 7, C4<0000010>;
P_0000027f73fe4410 .param/l "sub" 0 5 6, C4<0100010>;
P_0000027f73fe4448 .param/l "subu" 0 5 6, C4<0100011>;
P_0000027f73fe4480 .param/l "sw" 0 5 10, C4<1101011>;
P_0000027f73fe44b8 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000027f73fe44f0 .param/l "xori" 0 5 10, C4<1001110>;
v0000027f73fe2790_0 .var "ALU_OP", 3 0;
v0000027f73fe32d0_0 .net "opcode", 6 0, v0000027f73ff06c0_0;  alias, 1 drivers
E_0000027f73f61870 .event anyedge, v0000027f73fe05a0_0;
S_0000027f73e74620 .scope module, "alu_oper1" "MUX_4x1" 7 25, 10 1 0, S_0000027f73e769a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000027f73f615f0 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v0000027f73fe2150_0 .net "ina", 31 0, v0000027f73feddf0_0;  alias, 1 drivers
v0000027f73fe1d90_0 .net "inb", 31 0, v0000027f73ff89a0_0;  alias, 1 drivers
v0000027f73fe1a70_0 .net "inc", 31 0, v0000027f74003580_0;  alias, 1 drivers
v0000027f73fe23d0_0 .net "ind", 31 0, v0000027f73fef7c0_0;  alias, 1 drivers
v0000027f73fe3870_0 .var "out", 31 0;
v0000027f73fe2fb0_0 .net "sel", 1 0, v0000027f73fec6d0_0;  alias, 1 drivers
E_0000027f73f61630/0 .event anyedge, v0000027f73fe2fb0_0, v0000027f73fe03c0_0, v0000027f73fe1d90_0, v0000027f73fe1a70_0;
E_0000027f73f61630/1 .event anyedge, v0000027f73fe23d0_0;
E_0000027f73f61630 .event/or E_0000027f73f61630/0, E_0000027f73f61630/1;
S_0000027f73e73b80 .scope module, "alu_oper2" "MUX_8x1" 7 27, 11 3 0, S_0000027f73e769a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000027f73f623b0 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v0000027f73fe2ab0_0 .net "ina", 31 0, v0000027f73feca90_0;  alias, 1 drivers
L_0000027f740095b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027f73fe2d30_0 .net "inb", 31 0, L_0000027f740095b8;  1 drivers
v0000027f73fe30f0_0 .net "inc", 31 0, v0000027f73ff89a0_0;  alias, 1 drivers
v0000027f73fe2a10_0 .net "ind", 31 0, v0000027f74003580_0;  alias, 1 drivers
v0000027f73fe1bb0_0 .net "ine", 31 0, v0000027f73ff0300_0;  alias, 1 drivers
L_0000027f74009600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027f73fe3370_0 .net "inf", 31 0, L_0000027f74009600;  1 drivers
L_0000027f74009648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027f73fe1ed0_0 .net "ing", 31 0, L_0000027f74009648;  1 drivers
L_0000027f74009690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027f73fe2b50_0 .net "inh", 31 0, L_0000027f74009690;  1 drivers
v0000027f73fe1e30_0 .var "out", 31 0;
v0000027f73fe2bf0_0 .net "sel", 2 0, v0000027f73fed990_0;  alias, 1 drivers
E_0000027f73f61cf0/0 .event anyedge, v0000027f73fe2bf0_0, v0000027f73fe2ab0_0, v0000027f73fe2d30_0, v0000027f73fe1d90_0;
E_0000027f73f61cf0/1 .event anyedge, v0000027f73fe1a70_0, v0000027f73fe1bb0_0, v0000027f73fe3370_0, v0000027f73fe1ed0_0;
E_0000027f73f61cf0/2 .event anyedge, v0000027f73fe2b50_0;
E_0000027f73f61cf0 .event/or E_0000027f73f61cf0/0, E_0000027f73f61cf0/1, E_0000027f73f61cf0/2;
S_0000027f73e73d10 .scope module, "store_rs2_mux" "MUX_4x1" 7 35, 10 1 0, S_0000027f73e769a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000027f73f616b0 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v0000027f73fe34b0_0 .net "ina", 31 0, v0000027f73ff0300_0;  alias, 1 drivers
v0000027f73fe2830_0 .net "inb", 31 0, v0000027f73ff89a0_0;  alias, 1 drivers
v0000027f73fe28d0_0 .net "inc", 31 0, v0000027f74003580_0;  alias, 1 drivers
L_0000027f74009720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027f73fe2dd0_0 .net "ind", 31 0, L_0000027f74009720;  1 drivers
v0000027f73fe2470_0 .var "out", 31 0;
v0000027f73fe3190_0 .net "sel", 1 0, v0000027f73fed2b0_0;  alias, 1 drivers
E_0000027f73f62930/0 .event anyedge, v0000027f73fe3190_0, v0000027f73fe1bb0_0, v0000027f73fe1d90_0, v0000027f73fe1a70_0;
E_0000027f73f62930/1 .event anyedge, v0000027f73fe2dd0_0;
E_0000027f73f62930 .event/or E_0000027f73f62930/0, E_0000027f73f62930/1;
S_0000027f73e40710 .scope module, "fu" "forward_unit" 3 39, 12 2 0, S_0000027f73f8ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "if_id_opcode";
    .port_info 1 /INPUT 5 "if_id_rs1";
    .port_info 2 /INPUT 5 "if_id_rs2";
    .port_info 3 /INPUT 7 "id_ex_opcode";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_wr";
    .port_info 8 /INPUT 5 "ex_mem_rd";
    .port_info 9 /INPUT 1 "ex_mem_wr";
    .port_info 10 /INPUT 5 "mem_wb_rd";
    .port_info 11 /INPUT 1 "mem_wb_wr";
    .port_info 12 /OUTPUT 3 "sel_target_address_adder_mux_InDecodeStage";
    .port_info 13 /OUTPUT 2 "comparator_mux_selA";
    .port_info 14 /OUTPUT 2 "comparator_mux_selB";
    .port_info 15 /OUTPUT 2 "forwardA";
    .port_info 16 /OUTPUT 3 "forwardB";
    .port_info 17 /OUTPUT 2 "store_rs2_forward";
P_0000027f73fee550 .param/l "add" 0 5 6, C4<0100000>;
P_0000027f73fee588 .param/l "addi" 0 5 10, C4<1001000>;
P_0000027f73fee5c0 .param/l "addu" 0 5 6, C4<0100001>;
P_0000027f73fee5f8 .param/l "and_" 0 5 6, C4<0100100>;
P_0000027f73fee630 .param/l "andi" 0 5 10, C4<1001100>;
P_0000027f73fee668 .param/l "beq" 0 5 10, C4<1000100>;
P_0000027f73fee6a0 .param/l "bit_width" 0 12 8, +C4<00000000000000000000000000100000>;
P_0000027f73fee6d8 .param/l "bne" 0 5 10, C4<1000101>;
P_0000027f73fee710 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000027f73fee748 .param/l "j" 0 5 12, C4<1000010>;
P_0000027f73fee780 .param/l "jal" 0 5 12, C4<1000011>;
P_0000027f73fee7b8 .param/l "jr" 0 5 8, C4<0001000>;
P_0000027f73fee7f0 .param/l "lw" 0 5 10, C4<1100011>;
P_0000027f73fee828 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000027f73fee860 .param/l "or_" 0 5 6, C4<0100101>;
P_0000027f73fee898 .param/l "ori" 0 5 10, C4<1001101>;
P_0000027f73fee8d0 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000027f73fee908 .param/l "sll" 0 5 7, C4<0000000>;
P_0000027f73fee940 .param/l "slt" 0 5 8, C4<0101010>;
P_0000027f73fee978 .param/l "slti" 0 5 10, C4<1101010>;
P_0000027f73fee9b0 .param/l "srl" 0 5 7, C4<0000010>;
P_0000027f73fee9e8 .param/l "sub" 0 5 6, C4<0100010>;
P_0000027f73feea20 .param/l "subu" 0 5 6, C4<0100011>;
P_0000027f73feea58 .param/l "sw" 0 5 10, C4<1101011>;
P_0000027f73feea90 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000027f73feeac8 .param/l "xori" 0 5 10, C4<1001110>;
v0000027f73fed030_0 .var "comparator_mux_selA", 1 0;
v0000027f73fee430_0 .var "comparator_mux_selB", 1 0;
v0000027f73fecbd0_0 .net "ex_mem_rd", 4 0, v0000027f73fe0b40_0;  alias, 1 drivers
v0000027f73fec590_0 .net "ex_mem_wr", 0 0, v0000027f73fe2510_0;  alias, 1 drivers
v0000027f73fec6d0_0 .var "forwardA", 1 0;
v0000027f73fed990_0 .var "forwardB", 2 0;
v0000027f73fed170_0 .net "id_ex_opcode", 6 0, v0000027f73ff06c0_0;  alias, 1 drivers
v0000027f73fecd10_0 .net "id_ex_rd", 4 0, v0000027f73ff0800_0;  alias, 1 drivers
v0000027f73fec810_0 .net "id_ex_rs1", 4 0, v0000027f73feffe0_0;  alias, 1 drivers
v0000027f73fecef0_0 .net "id_ex_rs2", 4 0, v0000027f73fefae0_0;  alias, 1 drivers
v0000027f73fec8b0_0 .net "id_ex_wr", 0 0, v0000027f73ff01c0_0;  alias, 1 drivers
v0000027f73fedad0_0 .net "if_id_opcode", 6 0, v0000027f73ff71e0_0;  alias, 1 drivers
v0000027f73fed350_0 .net "if_id_rs1", 4 0, v0000027f73ff5d40_0;  alias, 1 drivers
v0000027f73fedb70_0 .net "if_id_rs2", 4 0, v0000027f73ff6e20_0;  alias, 1 drivers
v0000027f73fedc10_0 .net "mem_wb_rd", 4 0, v0000027f74004020_0;  alias, 1 drivers
v0000027f73fec9f0_0 .net "mem_wb_wr", 0 0, v0000027f74004480_0;  alias, 1 drivers
v0000027f73fed210_0 .var "sel_target_address_adder_mux_InDecodeStage", 2 0;
v0000027f73fed2b0_0 .var "store_rs2_forward", 1 0;
E_0000027f73f617f0/0 .event anyedge, v0000027f73fe1720_0, v0000027f73fdfe20_0, v0000027f73fed350_0, v0000027f73fe2510_0;
E_0000027f73f617f0/1 .event anyedge, v0000027f73fe0b40_0, v0000027f73fec9f0_0, v0000027f73fedc10_0, v0000027f73fedb70_0;
E_0000027f73f617f0 .event/or E_0000027f73f617f0/0, E_0000027f73f617f0/1;
E_0000027f73f633f0/0 .event anyedge, v0000027f73f8caf0_0, v0000027f73fe1720_0, v0000027f73fdfe20_0, v0000027f73fed350_0;
E_0000027f73f633f0/1 .event anyedge, v0000027f73fe2510_0, v0000027f73fe0b40_0, v0000027f73fec9f0_0, v0000027f73fedc10_0;
E_0000027f73f633f0 .event/or E_0000027f73f633f0/0, E_0000027f73f633f0/1;
E_0000027f73f63270/0 .event anyedge, v0000027f73fe05a0_0, v0000027f73fe2510_0, v0000027f73fe0b40_0, v0000027f73fe0140_0;
E_0000027f73f63270/1 .event anyedge, v0000027f73fec9f0_0, v0000027f73fedc10_0, v0000027f73fe0320_0;
E_0000027f73f63270 .event/or E_0000027f73f63270/0, E_0000027f73f63270/1;
S_0000027f73e90950 .scope module, "id_ex_buffer" "ID_EX_buffer" 3 71, 13 2 0, S_0000027f73f8ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "ID_opcode";
    .port_info 1 /INPUT 5 "ID_rs1_ind";
    .port_info 2 /INPUT 5 "ID_rs2_ind";
    .port_info 3 /INPUT 5 "ID_rd_ind";
    .port_info 4 /INPUT 32 "ID_PC";
    .port_info 5 /INPUT 32 "ID_INST";
    .port_info 6 /INPUT 32 "ID_Immed";
    .port_info 7 /INPUT 32 "ID_rs1";
    .port_info 8 /INPUT 32 "ID_rs2";
    .port_info 9 /INPUT 1 "ID_regwrite";
    .port_info 10 /INPUT 1 "ID_memread";
    .port_info 11 /INPUT 1 "ID_memwrite";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "ID_FLUSH";
    .port_info 14 /INPUT 32 "ID_PFC";
    .port_info 15 /OUTPUT 7 "EX_opcode";
    .port_info 16 /OUTPUT 5 "EX_rs1_ind";
    .port_info 17 /OUTPUT 5 "EX_rs2_ind";
    .port_info 18 /OUTPUT 5 "EX_rd_ind";
    .port_info 19 /OUTPUT 32 "EX_PC";
    .port_info 20 /OUTPUT 32 "EX_INST";
    .port_info 21 /OUTPUT 32 "EX_Immed";
    .port_info 22 /OUTPUT 32 "EX_rs1";
    .port_info 23 /OUTPUT 32 "EX_rs2";
    .port_info 24 /OUTPUT 1 "EX_regwrite";
    .port_info 25 /OUTPUT 1 "EX_memread";
    .port_info 26 /OUTPUT 1 "EX_memwrite";
    .port_info 27 /OUTPUT 32 "EX_PFC";
    .port_info 28 /INPUT 1 "rst";
P_0000027f73feeb10 .param/l "add" 0 5 6, C4<0100000>;
P_0000027f73feeb48 .param/l "addi" 0 5 10, C4<1001000>;
P_0000027f73feeb80 .param/l "addu" 0 5 6, C4<0100001>;
P_0000027f73feebb8 .param/l "and_" 0 5 6, C4<0100100>;
P_0000027f73feebf0 .param/l "andi" 0 5 10, C4<1001100>;
P_0000027f73feec28 .param/l "beq" 0 5 10, C4<1000100>;
P_0000027f73feec60 .param/l "bne" 0 5 10, C4<1000101>;
P_0000027f73feec98 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000027f73feecd0 .param/l "j" 0 5 12, C4<1000010>;
P_0000027f73feed08 .param/l "jal" 0 5 12, C4<1000011>;
P_0000027f73feed40 .param/l "jr" 0 5 8, C4<0001000>;
P_0000027f73feed78 .param/l "lw" 0 5 10, C4<1100011>;
P_0000027f73feedb0 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000027f73feede8 .param/l "or_" 0 5 6, C4<0100101>;
P_0000027f73feee20 .param/l "ori" 0 5 10, C4<1001101>;
P_0000027f73feee58 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000027f73feee90 .param/l "sll" 0 5 7, C4<0000000>;
P_0000027f73feeec8 .param/l "slt" 0 5 8, C4<0101010>;
P_0000027f73feef00 .param/l "slti" 0 5 10, C4<1101010>;
P_0000027f73feef38 .param/l "srl" 0 5 7, C4<0000010>;
P_0000027f73feef70 .param/l "sub" 0 5 6, C4<0100010>;
P_0000027f73feefa8 .param/l "subu" 0 5 6, C4<0100011>;
P_0000027f73feefe0 .param/l "sw" 0 5 10, C4<1101011>;
P_0000027f73fef018 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000027f73fef050 .param/l "xori" 0 5 10, C4<1001110>;
v0000027f73fec950_0 .var "EX_INST", 31 0;
v0000027f73feca90_0 .var "EX_Immed", 31 0;
v0000027f73feddf0_0 .var "EX_PC", 31 0;
v0000027f73fedf30_0 .var "EX_PFC", 31 0;
v0000027f73fed490_0 .var "EX_memread", 0 0;
v0000027f73fed7b0_0 .var "EX_memwrite", 0 0;
v0000027f73ff06c0_0 .var "EX_opcode", 6 0;
v0000027f73ff0800_0 .var "EX_rd_ind", 4 0;
v0000027f73ff01c0_0 .var "EX_regwrite", 0 0;
v0000027f73fef7c0_0 .var "EX_rs1", 31 0;
v0000027f73feffe0_0 .var "EX_rs1_ind", 4 0;
v0000027f73ff0300_0 .var "EX_rs2", 31 0;
v0000027f73fefae0_0 .var "EX_rs2_ind", 4 0;
v0000027f73ff0ee0_0 .net "ID_FLUSH", 0 0, L_0000027f740512f0;  alias, 1 drivers
v0000027f73ff0f80_0 .net "ID_INST", 31 0, v0000027f73ff8360_0;  alias, 1 drivers
v0000027f73ff0260_0 .net "ID_Immed", 31 0, v0000027f73ff24b0_0;  alias, 1 drivers
v0000027f73ff0120_0 .net "ID_PC", 31 0, v0000027f73ff7b40_0;  alias, 1 drivers
v0000027f73fefb80_0 .net "ID_PFC", 31 0, L_0000027f74004f70;  alias, 1 drivers
v0000027f73fef180_0 .net "ID_memread", 0 0, L_0000027f74008530;  alias, 1 drivers
v0000027f73fefc20_0 .net "ID_memwrite", 0 0, L_0000027f740073b0;  alias, 1 drivers
v0000027f73ff09e0_0 .net "ID_opcode", 6 0, v0000027f73ff71e0_0;  alias, 1 drivers
v0000027f73fefea0_0 .net "ID_rd_ind", 4 0, v0000027f73ff6d80_0;  alias, 1 drivers
v0000027f73ff03a0_0 .net "ID_regwrite", 0 0, L_0000027f74007810;  alias, 1 drivers
v0000027f73ff0620_0 .net "ID_rs1", 31 0, L_0000027f74051670;  alias, 1 drivers
v0000027f73ff0580_0 .net "ID_rs1_ind", 4 0, v0000027f73ff5d40_0;  alias, 1 drivers
v0000027f73fefcc0_0 .net "ID_rs2", 31 0, L_0000027f74051050;  alias, 1 drivers
v0000027f73ff0940_0 .net "ID_rs2_ind", 4 0, v0000027f73ff6e20_0;  alias, 1 drivers
v0000027f73fef540_0 .net "clk", 0 0, L_0000027f73f76720;  alias, 1 drivers
v0000027f73ff0a80_0 .net "rst", 0 0, v0000027f74006cd0_0;  alias, 1 drivers
S_0000027f73e23ad0 .scope module, "id_stage" "ID_stage" 3 59, 14 2 0, S_0000027f73f8ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 32 "id_haz";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "wr_reg_data";
    .port_info 7 /INPUT 5 "rs1_ind";
    .port_info 8 /INPUT 5 "rs2_ind";
    .port_info 9 /INPUT 5 "id_ex_rd_ind";
    .port_info 10 /INPUT 5 "wr_reg_from_wb";
    .port_info 11 /INPUT 2 "comp_selA";
    .port_info 12 /INPUT 2 "comp_selB";
    .port_info 13 /INPUT 3 "target_addr_adder_mux_sel";
    .port_info 14 /INPUT 1 "id_flush";
    .port_info 15 /OUTPUT 1 "id_flush_mux_sel";
    .port_info 16 /INPUT 1 "Wrong_prediction";
    .port_info 17 /INPUT 1 "exception_flag";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "pfc";
    .port_info 20 /OUTPUT 32 "rs1";
    .port_info 21 /OUTPUT 32 "rs2";
    .port_info 22 /OUTPUT 3 "pc_src";
    .port_info 23 /OUTPUT 1 "pc_write";
    .port_info 24 /OUTPUT 1 "if_id_write";
    .port_info 25 /OUTPUT 1 "if_id_flush";
    .port_info 26 /OUTPUT 32 "imm";
    .port_info 27 /INPUT 1 "reg_write_from_wb";
    .port_info 28 /OUTPUT 1 "reg_write";
    .port_info 29 /OUTPUT 1 "mem_read";
    .port_info 30 /OUTPUT 1 "mem_write";
    .port_info 31 /INPUT 1 "rst";
P_0000027f73ff10a0 .param/l "add" 0 5 6, C4<0100000>;
P_0000027f73ff10d8 .param/l "addi" 0 5 10, C4<1001000>;
P_0000027f73ff1110 .param/l "addu" 0 5 6, C4<0100001>;
P_0000027f73ff1148 .param/l "and_" 0 5 6, C4<0100100>;
P_0000027f73ff1180 .param/l "andi" 0 5 10, C4<1001100>;
P_0000027f73ff11b8 .param/l "beq" 0 5 10, C4<1000100>;
P_0000027f73ff11f0 .param/l "bne" 0 5 10, C4<1000101>;
P_0000027f73ff1228 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000027f73ff1260 .param/l "j" 0 5 12, C4<1000010>;
P_0000027f73ff1298 .param/l "jal" 0 5 12, C4<1000011>;
P_0000027f73ff12d0 .param/l "jr" 0 5 8, C4<0001000>;
P_0000027f73ff1308 .param/l "lw" 0 5 10, C4<1100011>;
P_0000027f73ff1340 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000027f73ff1378 .param/l "or_" 0 5 6, C4<0100101>;
P_0000027f73ff13b0 .param/l "ori" 0 5 10, C4<1001101>;
P_0000027f73ff13e8 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000027f73ff1420 .param/l "sll" 0 5 7, C4<0000000>;
P_0000027f73ff1458 .param/l "slt" 0 5 8, C4<0101010>;
P_0000027f73ff1490 .param/l "slti" 0 5 10, C4<1101010>;
P_0000027f73ff14c8 .param/l "srl" 0 5 7, C4<0000010>;
P_0000027f73ff1500 .param/l "sub" 0 5 6, C4<0100010>;
P_0000027f73ff1538 .param/l "subu" 0 5 6, C4<0100011>;
P_0000027f73ff1570 .param/l "sw" 0 5 10, C4<1101011>;
P_0000027f73ff15a8 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000027f73ff15e0 .param/l "xori" 0 5 10, C4<1001110>;
L_0000027f74051130 .functor OR 1, L_0000027f74004cf0, L_0000027f74004e30, C4<0>, C4<0>;
L_0000027f740512f0 .functor OR 1, L_0000027f740509c0, v0000027f73ff2550_0, C4<0>, C4<0>;
v0000027f73ff2cd0_0 .net "Wrong_prediction", 0 0, L_0000027f74051520;  alias, 1 drivers
L_0000027f740091c8 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v0000027f73ff3450_0 .net/2u *"_ivl_0", 6 0, L_0000027f740091c8;  1 drivers
v0000027f73ff34f0_0 .net *"_ivl_10", 31 0, L_0000027f74004ed0;  1 drivers
L_0000027f74009570 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000027f73ff3590_0 .net/2u *"_ivl_18", 2 0, L_0000027f74009570;  1 drivers
v0000027f73ff36d0_0 .net *"_ivl_2", 0 0, L_0000027f74004cf0;  1 drivers
v0000027f73ff2c30_0 .net *"_ivl_20", 2 0, L_0000027f740076d0;  1 drivers
v0000027f73ff3630_0 .net *"_ivl_22", 2 0, L_0000027f74007bd0;  1 drivers
L_0000027f74009210 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v0000027f73ff1fb0_0 .net/2u *"_ivl_4", 6 0, L_0000027f74009210;  1 drivers
v0000027f73ff38b0_0 .net *"_ivl_6", 0 0, L_0000027f74004e30;  1 drivers
v0000027f73ff39f0_0 .net *"_ivl_9", 0 0, L_0000027f74051130;  1 drivers
v0000027f73ff2050_0 .net "clk", 0 0, L_0000027f73f76720;  alias, 1 drivers
v0000027f73ff1dd0_0 .net "comp_selA", 1 0, v0000027f73fed030_0;  alias, 1 drivers
v0000027f73ff6920_0 .net "comp_selB", 1 0, v0000027f73fee430_0;  alias, 1 drivers
v0000027f73ff6a60_0 .net "ex_haz", 31 0, v0000027f73ff89a0_0;  alias, 1 drivers
v0000027f73ff73c0_0 .net "exception_flag", 0 0, L_0000027f74006a50;  alias, 1 drivers
v0000027f73ff6b00_0 .net "id_ex_rd_ind", 4 0, v0000027f73ff0800_0;  alias, 1 drivers
v0000027f73ff6ba0_0 .net "id_ex_stall", 0 0, v0000027f73ff2550_0;  1 drivers
v0000027f73ff7640_0 .net "id_flush", 0 0, L_0000027f740509c0;  alias, 1 drivers
v0000027f73ff7a00_0 .net "id_flush_mux_sel", 0 0, L_0000027f740512f0;  alias, 1 drivers
v0000027f73ff67e0_0 .net "id_haz", 31 0, v0000027f73fe2e70_0;  alias, 1 drivers
v0000027f73ff6c40_0 .net "if_id_flush", 0 0, v0000027f73ff2910_0;  alias, 1 drivers
v0000027f73ff7000_0 .net "if_id_write", 0 0, v0000027f73ff2370_0;  alias, 1 drivers
v0000027f73ff7460_0 .net "imm", 31 0, v0000027f73ff24b0_0;  alias, 1 drivers
v0000027f73ff7500_0 .net "inst", 31 0, v0000027f73ff8360_0;  alias, 1 drivers
v0000027f73ff75a0_0 .net "mem_haz", 31 0, v0000027f74003580_0;  alias, 1 drivers
v0000027f73ff6600_0 .net "mem_read", 0 0, L_0000027f74008530;  alias, 1 drivers
v0000027f73ff7be0_0 .net "mem_read_wire", 0 0, v0000027f73ff1bf0_0;  1 drivers
v0000027f73ff6380_0 .net "mem_write", 0 0, L_0000027f740073b0;  alias, 1 drivers
v0000027f73ff7320_0 .net "mem_write_wire", 0 0, v0000027f73ff3090_0;  1 drivers
v0000027f73ff70a0_0 .net "opcode", 6 0, v0000027f73ff71e0_0;  alias, 1 drivers
v0000027f73ff5fc0_0 .net "pc", 31 0, v0000027f73ff7b40_0;  alias, 1 drivers
v0000027f73ff7820_0 .net "pc_src", 2 0, L_0000027f74008170;  alias, 1 drivers
v0000027f73ff7e60_0 .net "pc_write", 0 0, v0000027f73ff3950_0;  alias, 1 drivers
v0000027f73ff76e0_0 .net "pfc", 31 0, L_0000027f74004f70;  alias, 1 drivers
v0000027f73ff64c0_0 .net "reg_write", 0 0, L_0000027f74007810;  alias, 1 drivers
v0000027f73ff7780_0 .net "reg_write_from_wb", 0 0, v0000027f74004480_0;  alias, 1 drivers
v0000027f73ff7dc0_0 .net "reg_write_wire", 0 0, v0000027f73ff2410_0;  1 drivers
v0000027f73ff66a0_0 .net "rs1", 31 0, L_0000027f74051670;  alias, 1 drivers
v0000027f73ff78c0_0 .net "rs1_ind", 4 0, v0000027f73ff5d40_0;  alias, 1 drivers
v0000027f73ff7960_0 .net "rs2", 31 0, L_0000027f74051050;  alias, 1 drivers
v0000027f73ff6ce0_0 .net "rs2_ind", 4 0, v0000027f73ff6e20_0;  alias, 1 drivers
v0000027f73ff7f00_0 .net "rst", 0 0, v0000027f74006cd0_0;  alias, 1 drivers
v0000027f73ff7aa0_0 .net "target_addr_adder_mux_sel", 2 0, v0000027f73fed210_0;  alias, 1 drivers
v0000027f73ff7140_0 .net "wr_reg_data", 31 0, v0000027f74003580_0;  alias, 1 drivers
v0000027f73ff82c0_0 .net "wr_reg_from_wb", 4 0, v0000027f74004020_0;  alias, 1 drivers
L_0000027f74004cf0 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f740091c8;
L_0000027f74004e30 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74009210;
L_0000027f74004ed0 .arith/sum 32, v0000027f73ff7b40_0, v0000027f73ff24b0_0;
L_0000027f74004f70 .functor MUXZ 32, v0000027f73ff24b0_0, L_0000027f74004ed0, L_0000027f74051130, C4<>;
L_0000027f74007810 .part L_0000027f74007bd0, 2, 1;
L_0000027f74008530 .part L_0000027f74007bd0, 1, 1;
L_0000027f740073b0 .part L_0000027f74007bd0, 0, 1;
L_0000027f740076d0 .concat [ 1 1 1 0], v0000027f73ff3090_0, v0000027f73ff1bf0_0, v0000027f73ff2410_0;
L_0000027f74007bd0 .functor MUXZ 3, L_0000027f740076d0, L_0000027f74009570, L_0000027f740512f0, C4<>;
S_0000027f73e44630 .scope module, "BR" "BranchResolver" 14 41, 15 2 0, S_0000027f73e23ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 1 "exception_flag";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 1 "Wrong_prediction";
    .port_info 4 /INPUT 1 "rst";
P_0000027f73ff1620 .param/l "add" 0 5 6, C4<0100000>;
P_0000027f73ff1658 .param/l "addi" 0 5 10, C4<1001000>;
P_0000027f73ff1690 .param/l "addu" 0 5 6, C4<0100001>;
P_0000027f73ff16c8 .param/l "and_" 0 5 6, C4<0100100>;
P_0000027f73ff1700 .param/l "andi" 0 5 10, C4<1001100>;
P_0000027f73ff1738 .param/l "beq" 0 5 10, C4<1000100>;
P_0000027f73ff1770 .param/l "bne" 0 5 10, C4<1000101>;
P_0000027f73ff17a8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000027f73ff17e0 .param/l "j" 0 5 12, C4<1000010>;
P_0000027f73ff1818 .param/l "jal" 0 5 12, C4<1000011>;
P_0000027f73ff1850 .param/l "jr" 0 5 8, C4<0001000>;
P_0000027f73ff1888 .param/l "lw" 0 5 10, C4<1100011>;
P_0000027f73ff18c0 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000027f73ff18f8 .param/l "or_" 0 5 6, C4<0100101>;
P_0000027f73ff1930 .param/l "ori" 0 5 10, C4<1001101>;
P_0000027f73ff1968 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000027f73ff19a0 .param/l "sll" 0 5 7, C4<0000000>;
P_0000027f73ff19d8 .param/l "slt" 0 5 8, C4<0101010>;
P_0000027f73ff1a10 .param/l "slti" 0 5 10, C4<1101010>;
P_0000027f73ff1a48 .param/l "srl" 0 5 7, C4<0000010>;
P_0000027f73ff1a80 .param/l "sub" 0 5 6, C4<0100010>;
P_0000027f73ff1ab8 .param/l "subu" 0 5 6, C4<0100011>;
P_0000027f73ff1af0 .param/l "sw" 0 5 10, C4<1101011>;
P_0000027f73ff1b28 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000027f73ff1b60 .param/l "xori" 0 5 10, C4<1001110>;
L_0000027f740510c0 .functor OR 1, L_0000027f74005510, L_0000027f74005470, C4<0>, C4<0>;
L_0000027f740511a0 .functor OR 1, L_0000027f740510c0, L_0000027f740055b0, C4<0>, C4<0>;
L_0000027f74050d40 .functor OR 1, L_0000027f740511a0, L_0000027f740051f0, C4<0>, C4<0>;
L_0000027f74051210 .functor OR 1, L_0000027f74050d40, L_0000027f74005830, C4<0>, C4<0>;
v0000027f73ff0b20_0 .net "PC_src", 2 0, L_0000027f74008170;  alias, 1 drivers
v0000027f73fef680_0 .net "Wrong_prediction", 0 0, L_0000027f74051520;  alias, 1 drivers
L_0000027f74009258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000027f73fef900_0 .net/2u *"_ivl_0", 2 0, L_0000027f74009258;  1 drivers
L_0000027f74009378 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v0000027f73fef9a0_0 .net/2u *"_ivl_10", 6 0, L_0000027f74009378;  1 drivers
v0000027f73ff0bc0_0 .net *"_ivl_12", 0 0, L_0000027f74005510;  1 drivers
L_0000027f740093c0 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v0000027f73ff0c60_0 .net/2u *"_ivl_14", 6 0, L_0000027f740093c0;  1 drivers
v0000027f73fef4a0_0 .net *"_ivl_16", 0 0, L_0000027f74005470;  1 drivers
v0000027f73ff0440_0 .net *"_ivl_19", 0 0, L_0000027f740510c0;  1 drivers
L_0000027f740092a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000027f73fef860_0 .net/2u *"_ivl_2", 2 0, L_0000027f740092a0;  1 drivers
L_0000027f74009408 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v0000027f73ff04e0_0 .net/2u *"_ivl_20", 6 0, L_0000027f74009408;  1 drivers
v0000027f73fefd60_0 .net *"_ivl_22", 0 0, L_0000027f740055b0;  1 drivers
v0000027f73fef0e0_0 .net *"_ivl_25", 0 0, L_0000027f740511a0;  1 drivers
L_0000027f74009450 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v0000027f73fef220_0 .net/2u *"_ivl_26", 6 0, L_0000027f74009450;  1 drivers
v0000027f73ff0760_0 .net *"_ivl_28", 0 0, L_0000027f740051f0;  1 drivers
v0000027f73ff08a0_0 .net *"_ivl_31", 0 0, L_0000027f74050d40;  1 drivers
L_0000027f74009498 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v0000027f73ff0d00_0 .net/2u *"_ivl_32", 6 0, L_0000027f74009498;  1 drivers
v0000027f73fefe00_0 .net *"_ivl_34", 0 0, L_0000027f74005830;  1 drivers
v0000027f73fef360_0 .net *"_ivl_37", 0 0, L_0000027f74051210;  1 drivers
L_0000027f740094e0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000027f73feff40_0 .net/2u *"_ivl_38", 2 0, L_0000027f740094e0;  1 drivers
L_0000027f740092e8 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v0000027f73ff0da0_0 .net/2u *"_ivl_4", 6 0, L_0000027f740092e8;  1 drivers
L_0000027f74009528 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000027f73fef400_0 .net/2u *"_ivl_40", 2 0, L_0000027f74009528;  1 drivers
v0000027f73ff0080_0 .net *"_ivl_42", 2 0, L_0000027f74005650;  1 drivers
v0000027f73fef2c0_0 .net *"_ivl_44", 2 0, L_0000027f74005290;  1 drivers
v0000027f73fef720_0 .net *"_ivl_46", 2 0, L_0000027f740085d0;  1 drivers
v0000027f73fef5e0_0 .net *"_ivl_6", 0 0, L_0000027f740050b0;  1 drivers
L_0000027f74009330 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000027f73fefa40_0 .net/2u *"_ivl_8", 2 0, L_0000027f74009330;  1 drivers
v0000027f73ff0e40_0 .net "exception_flag", 0 0, L_0000027f74006a50;  alias, 1 drivers
v0000027f73ff2d70_0 .net "opcode", 6 0, v0000027f73ff71e0_0;  alias, 1 drivers
v0000027f73ff2730_0 .net "rst", 0 0, v0000027f74006cd0_0;  alias, 1 drivers
L_0000027f740050b0 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f740092e8;
L_0000027f74005510 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74009378;
L_0000027f74005470 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f740093c0;
L_0000027f740055b0 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74009408;
L_0000027f740051f0 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74009450;
L_0000027f74005830 .cmp/eq 7, v0000027f73ff71e0_0, L_0000027f74009498;
L_0000027f74005650 .functor MUXZ 3, L_0000027f74009528, L_0000027f740094e0, L_0000027f74051210, C4<>;
L_0000027f74005290 .functor MUXZ 3, L_0000027f74005650, L_0000027f74009330, L_0000027f740050b0, C4<>;
L_0000027f740085d0 .functor MUXZ 3, L_0000027f74005290, L_0000027f740092a0, L_0000027f74051520, C4<>;
L_0000027f74008170 .functor MUXZ 3, L_0000027f740085d0, L_0000027f74009258, L_0000027f74006a50, C4<>;
S_0000027f73e447c0 .scope module, "SDU" "StallDetectionUnit" 14 45, 16 5 0, S_0000027f73e23ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 7 "if_id_opcode";
    .port_info 2 /INPUT 5 "if_id_rs1";
    .port_info 3 /INPUT 5 "if_id_rs2";
    .port_info 4 /INPUT 5 "id_ex_rd";
    .port_info 5 /OUTPUT 1 "PC_Write";
    .port_info 6 /OUTPUT 1 "if_id_Write";
    .port_info 7 /OUTPUT 1 "if_id_flush";
    .port_info 8 /OUTPUT 1 "id_ex_flush";
P_0000027f73ff3bb0 .param/l "add" 0 5 6, C4<0100000>;
P_0000027f73ff3be8 .param/l "addi" 0 5 10, C4<1001000>;
P_0000027f73ff3c20 .param/l "addu" 0 5 6, C4<0100001>;
P_0000027f73ff3c58 .param/l "and_" 0 5 6, C4<0100100>;
P_0000027f73ff3c90 .param/l "andi" 0 5 10, C4<1001100>;
P_0000027f73ff3cc8 .param/l "beq" 0 5 10, C4<1000100>;
P_0000027f73ff3d00 .param/l "bne" 0 5 10, C4<1000101>;
P_0000027f73ff3d38 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000027f73ff3d70 .param/l "j" 0 5 12, C4<1000010>;
P_0000027f73ff3da8 .param/l "jal" 0 5 12, C4<1000011>;
P_0000027f73ff3de0 .param/l "jr" 0 5 8, C4<0001000>;
P_0000027f73ff3e18 .param/l "lw" 0 5 10, C4<1100011>;
P_0000027f73ff3e50 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000027f73ff3e88 .param/l "or_" 0 5 6, C4<0100101>;
P_0000027f73ff3ec0 .param/l "ori" 0 5 10, C4<1001101>;
P_0000027f73ff3ef8 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000027f73ff3f30 .param/l "sll" 0 5 7, C4<0000000>;
P_0000027f73ff3f68 .param/l "slt" 0 5 8, C4<0101010>;
P_0000027f73ff3fa0 .param/l "slti" 0 5 10, C4<1101010>;
P_0000027f73ff3fd8 .param/l "srl" 0 5 7, C4<0000010>;
P_0000027f73ff4010 .param/l "sub" 0 5 6, C4<0100010>;
P_0000027f73ff4048 .param/l "subu" 0 5 6, C4<0100011>;
P_0000027f73ff4080 .param/l "sw" 0 5 10, C4<1101011>;
P_0000027f73ff40b8 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000027f73ff40f0 .param/l "xori" 0 5 10, C4<1001110>;
v0000027f73ff3950_0 .var "PC_Write", 0 0;
v0000027f73ff20f0_0 .net "Wrong_prediction", 0 0, L_0000027f74051520;  alias, 1 drivers
v0000027f73ff2550_0 .var "id_ex_flush", 0 0;
v0000027f73ff25f0_0 .net "id_ex_rd", 4 0, v0000027f73ff0800_0;  alias, 1 drivers
v0000027f73ff2370_0 .var "if_id_Write", 0 0;
v0000027f73ff2910_0 .var "if_id_flush", 0 0;
v0000027f73ff1f10_0 .net "if_id_opcode", 6 0, v0000027f73ff71e0_0;  alias, 1 drivers
v0000027f73ff2a50_0 .net "if_id_rs1", 4 0, v0000027f73ff5d40_0;  alias, 1 drivers
v0000027f73ff2ff0_0 .net "if_id_rs2", 4 0, v0000027f73ff6e20_0;  alias, 1 drivers
E_0000027f73f62a70 .event anyedge, v0000027f73fe21f0_0, v0000027f73f8caf0_0;
S_0000027f73e283e0 .scope module, "cu" "control_unit" 14 44, 17 2 0, S_0000027f73e23ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
P_0000027f73ff4130 .param/l "add" 0 5 6, C4<0100000>;
P_0000027f73ff4168 .param/l "addi" 0 5 10, C4<1001000>;
P_0000027f73ff41a0 .param/l "addu" 0 5 6, C4<0100001>;
P_0000027f73ff41d8 .param/l "and_" 0 5 6, C4<0100100>;
P_0000027f73ff4210 .param/l "andi" 0 5 10, C4<1001100>;
P_0000027f73ff4248 .param/l "beq" 0 5 10, C4<1000100>;
P_0000027f73ff4280 .param/l "bne" 0 5 10, C4<1000101>;
P_0000027f73ff42b8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000027f73ff42f0 .param/l "j" 0 5 12, C4<1000010>;
P_0000027f73ff4328 .param/l "jal" 0 5 12, C4<1000011>;
P_0000027f73ff4360 .param/l "jr" 0 5 8, C4<0001000>;
P_0000027f73ff4398 .param/l "lw" 0 5 10, C4<1100011>;
P_0000027f73ff43d0 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000027f73ff4408 .param/l "or_" 0 5 6, C4<0100101>;
P_0000027f73ff4440 .param/l "ori" 0 5 10, C4<1001101>;
P_0000027f73ff4478 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000027f73ff44b0 .param/l "sll" 0 5 7, C4<0000000>;
P_0000027f73ff44e8 .param/l "slt" 0 5 8, C4<0101010>;
P_0000027f73ff4520 .param/l "slti" 0 5 10, C4<1101010>;
P_0000027f73ff4558 .param/l "srl" 0 5 7, C4<0000010>;
P_0000027f73ff4590 .param/l "sub" 0 5 6, C4<0100010>;
P_0000027f73ff45c8 .param/l "subu" 0 5 6, C4<0100011>;
P_0000027f73ff4600 .param/l "sw" 0 5 10, C4<1101011>;
P_0000027f73ff4638 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000027f73ff4670 .param/l "xori" 0 5 10, C4<1001110>;
v0000027f73ff1bf0_0 .var "memread", 0 0;
v0000027f73ff3090_0 .var "memwrite", 0 0;
v0000027f73ff27d0_0 .net "opcode", 6 0, v0000027f73ff71e0_0;  alias, 1 drivers
v0000027f73ff2410_0 .var "regwrite", 0 0;
E_0000027f73f63230 .event anyedge, v0000027f73f8caf0_0;
S_0000027f73ff4ed0 .scope module, "immed_gen" "Immed_Gen_unit" 14 30, 18 2 0, S_0000027f73e23ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000027f73ff56c0 .param/l "add" 0 5 6, C4<0100000>;
P_0000027f73ff56f8 .param/l "addi" 0 5 10, C4<1001000>;
P_0000027f73ff5730 .param/l "addu" 0 5 6, C4<0100001>;
P_0000027f73ff5768 .param/l "and_" 0 5 6, C4<0100100>;
P_0000027f73ff57a0 .param/l "andi" 0 5 10, C4<1001100>;
P_0000027f73ff57d8 .param/l "beq" 0 5 10, C4<1000100>;
P_0000027f73ff5810 .param/l "bne" 0 5 10, C4<1000101>;
P_0000027f73ff5848 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000027f73ff5880 .param/l "j" 0 5 12, C4<1000010>;
P_0000027f73ff58b8 .param/l "jal" 0 5 12, C4<1000011>;
P_0000027f73ff58f0 .param/l "jr" 0 5 8, C4<0001000>;
P_0000027f73ff5928 .param/l "lw" 0 5 10, C4<1100011>;
P_0000027f73ff5960 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000027f73ff5998 .param/l "or_" 0 5 6, C4<0100101>;
P_0000027f73ff59d0 .param/l "ori" 0 5 10, C4<1001101>;
P_0000027f73ff5a08 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000027f73ff5a40 .param/l "sll" 0 5 7, C4<0000000>;
P_0000027f73ff5a78 .param/l "slt" 0 5 8, C4<0101010>;
P_0000027f73ff5ab0 .param/l "slti" 0 5 10, C4<1101010>;
P_0000027f73ff5ae8 .param/l "srl" 0 5 7, C4<0000010>;
P_0000027f73ff5b20 .param/l "sub" 0 5 6, C4<0100010>;
P_0000027f73ff5b58 .param/l "subu" 0 5 6, C4<0100011>;
P_0000027f73ff5b90 .param/l "sw" 0 5 10, C4<1101011>;
P_0000027f73ff5bc8 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000027f73ff5c00 .param/l "xori" 0 5 10, C4<1001110>;
v0000027f73ff24b0_0 .var "Immed", 31 0;
v0000027f73ff2190_0 .net "Inst", 31 0, v0000027f73ff8360_0;  alias, 1 drivers
v0000027f73ff2b90_0 .net "opcode", 6 0, v0000027f73ff71e0_0;  alias, 1 drivers
E_0000027f73f62970 .event anyedge, v0000027f73f8caf0_0, v0000027f73ff0f80_0;
S_0000027f73ff5060 .scope module, "reg_file" "REG_FILE" 14 28, 19 2 0, S_0000027f73e23ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_reg1";
    .port_info 1 /INPUT 5 "rd_reg2";
    .port_info 2 /INPUT 5 "wr_reg";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data1";
    .port_info 5 /OUTPUT 32 "rd_data2";
    .port_info 6 /INPUT 1 "reg_wr";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
P_0000027f73f62e70 .param/l "bit_width" 0 19 3, +C4<00000000000000000000000000100000>;
L_0000027f74051670 .functor BUFZ 32, L_0000027f740049d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027f74051050 .functor BUFZ 32, L_0000027f74004a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027f73ff33b0_0 .net *"_ivl_0", 31 0, L_0000027f740049d0;  1 drivers
v0000027f73ff3310_0 .net *"_ivl_10", 6 0, L_0000027f740058d0;  1 drivers
L_0000027f74009180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027f73ff1e70_0 .net *"_ivl_13", 1 0, L_0000027f74009180;  1 drivers
v0000027f73ff1c90_0 .net *"_ivl_2", 6 0, L_0000027f74006b90;  1 drivers
L_0000027f74009138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027f73ff3810_0 .net *"_ivl_5", 1 0, L_0000027f74009138;  1 drivers
v0000027f73ff2230_0 .net *"_ivl_8", 31 0, L_0000027f74004a70;  1 drivers
v0000027f73ff3a90_0 .net "clk", 0 0, L_0000027f73f76720;  alias, 1 drivers
v0000027f73ff3130_0 .var/i "i", 31 0;
v0000027f73ff3770_0 .net "rd_data1", 31 0, L_0000027f74051670;  alias, 1 drivers
v0000027f73ff22d0_0 .net "rd_data2", 31 0, L_0000027f74051050;  alias, 1 drivers
v0000027f73ff2690_0 .net "rd_reg1", 4 0, v0000027f73ff5d40_0;  alias, 1 drivers
v0000027f73ff2870_0 .net "rd_reg2", 4 0, v0000027f73ff6e20_0;  alias, 1 drivers
v0000027f73ff29b0 .array "reg_file", 0 31, 31 0;
v0000027f73ff2af0_0 .net "reg_wr", 0 0, v0000027f74004480_0;  alias, 1 drivers
v0000027f73ff31d0_0 .net "rst", 0 0, v0000027f74006cd0_0;  alias, 1 drivers
v0000027f73ff1d30_0 .net "wr_data", 31 0, v0000027f74003580_0;  alias, 1 drivers
v0000027f73ff3270_0 .net "wr_reg", 4 0, v0000027f74004020_0;  alias, 1 drivers
E_0000027f73f62bf0 .event posedge, v0000027f73fe10e0_0, v0000027f73fe0f00_0;
L_0000027f740049d0 .array/port v0000027f73ff29b0, L_0000027f74006b90;
L_0000027f74006b90 .concat [ 5 2 0 0], v0000027f73ff5d40_0, L_0000027f74009138;
L_0000027f74004a70 .array/port v0000027f73ff29b0, L_0000027f740058d0;
L_0000027f740058d0 .concat [ 5 2 0 0], v0000027f73ff6e20_0, L_0000027f74009180;
S_0000027f73ff4a20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 19 44, 19 44 0, S_0000027f73ff5060;
 .timescale 0 0;
v0000027f73ff2e10_0 .var/i "i", 31 0;
S_0000027f73ff4bb0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 56, 20 1 0, S_0000027f73f8ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 7 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000027f73ff9c50 .param/l "add" 0 5 6, C4<0100000>;
P_0000027f73ff9c88 .param/l "addi" 0 5 10, C4<1001000>;
P_0000027f73ff9cc0 .param/l "addu" 0 5 6, C4<0100001>;
P_0000027f73ff9cf8 .param/l "and_" 0 5 6, C4<0100100>;
P_0000027f73ff9d30 .param/l "andi" 0 5 10, C4<1001100>;
P_0000027f73ff9d68 .param/l "beq" 0 5 10, C4<1000100>;
P_0000027f73ff9da0 .param/l "bne" 0 5 10, C4<1000101>;
P_0000027f73ff9dd8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000027f73ff9e10 .param/l "j" 0 5 12, C4<1000010>;
P_0000027f73ff9e48 .param/l "jal" 0 5 12, C4<1000011>;
P_0000027f73ff9e80 .param/l "jr" 0 5 8, C4<0001000>;
P_0000027f73ff9eb8 .param/l "lw" 0 5 10, C4<1100011>;
P_0000027f73ff9ef0 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000027f73ff9f28 .param/l "or_" 0 5 6, C4<0100101>;
P_0000027f73ff9f60 .param/l "ori" 0 5 10, C4<1001101>;
P_0000027f73ff9f98 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000027f73ff9fd0 .param/l "sll" 0 5 7, C4<0000000>;
P_0000027f73ffa008 .param/l "slt" 0 5 8, C4<0101010>;
P_0000027f73ffa040 .param/l "slti" 0 5 10, C4<1101010>;
P_0000027f73ffa078 .param/l "srl" 0 5 7, C4<0000010>;
P_0000027f73ffa0b0 .param/l "sub" 0 5 6, C4<0100010>;
P_0000027f73ffa0e8 .param/l "subu" 0 5 6, C4<0100011>;
P_0000027f73ffa120 .param/l "sw" 0 5 10, C4<1101011>;
P_0000027f73ffa158 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000027f73ffa190 .param/l "xori" 0 5 10, C4<1001110>;
v0000027f73ff8360_0 .var "ID_INST", 31 0;
v0000027f73ff7b40_0 .var "ID_PC", 31 0;
v0000027f73ff71e0_0 .var "ID_opcode", 6 0;
v0000027f73ff6d80_0 .var "ID_rd_ind", 4 0;
v0000027f73ff5d40_0 .var "ID_rs1_ind", 4 0;
v0000027f73ff6e20_0 .var "ID_rs2_ind", 4 0;
v0000027f73ff7c80_0 .net "IF_FLUSH", 0 0, v0000027f73ff2910_0;  alias, 1 drivers
v0000027f73ff6ec0_0 .net "IF_INST", 31 0, L_0000027f74051590;  alias, 1 drivers
v0000027f73ff7d20_0 .net "IF_PC", 31 0, v0000027f73ff61a0_0;  alias, 1 drivers
v0000027f73ff80e0_0 .net "clk", 0 0, L_0000027f73f76720;  alias, 1 drivers
v0000027f73ff7fa0_0 .net "if_id_Write", 0 0, v0000027f73ff2370_0;  alias, 1 drivers
v0000027f73ff8400_0 .net "rst", 0 0, v0000027f74006cd0_0;  alias, 1 drivers
S_0000027f73ff4700 .scope module, "if_stage" "IF_stage" 3 51, 21 1 0, S_0000027f73f8ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /INPUT 3 "pc_src";
    .port_info 3 /INOUT 32 "inst_mem_in";
    .port_info 4 /INPUT 1 "pc_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "inst";
    .port_info 7 /INPUT 1 "rst";
P_0000027f73f62ab0 .param/l "handler_addr" 0 21 2, C4<00000000000000000000000011111110>;
v0000027f73ff9440_0 .net "EX_PFC", 31 0, L_0000027f74007090;  alias, 1 drivers
v0000027f73ff8860_0 .net "ID_PFC", 31 0, L_0000027f74004f70;  alias, 1 drivers
v0000027f73ff8720_0 .net "clk", 0 0, L_0000027f73f76720;  alias, 1 drivers
v0000027f73ff8540_0 .net "inst", 31 0, L_0000027f74051590;  alias, 1 drivers
v0000027f73ff9a80_0 .net "inst_mem_in", 31 0, v0000027f73ff61a0_0;  alias, 1 drivers
v0000027f73ff9580_0 .net "pc_next", 31 0, L_0000027f740065f0;  1 drivers
v0000027f73ff8ae0_0 .net "pc_reg_in", 31 0, v0000027f73ff9260_0;  1 drivers
v0000027f73ff8cc0_0 .net "pc_src", 2 0, L_0000027f74008170;  alias, 1 drivers
v0000027f73ff99e0_0 .net "pc_write", 0 0, v0000027f73ff3950_0;  alias, 1 drivers
v0000027f73ff8b80_0 .net "rst", 0 0, v0000027f74006cd0_0;  alias, 1 drivers
S_0000027f73ff51f0 .scope module, "inst_mem" "IM" 21 20, 22 1 0, S_0000027f73ff4700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000027f73f62af0 .param/l "bit_width" 0 22 3, +C4<00000000000000000000000000100000>;
L_0000027f74051590 .functor BUFZ 32, L_0000027f74006550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027f73ff8040_0 .net "Data_Out", 31 0, L_0000027f74051590;  alias, 1 drivers
v0000027f73ff8180 .array "InstMem", 0 1023, 31 0;
v0000027f73ff6f60_0 .net *"_ivl_0", 31 0, L_0000027f74006550;  1 drivers
v0000027f73ff69c0_0 .net *"_ivl_3", 9 0, L_0000027f74004890;  1 drivers
v0000027f73ff7280_0 .net *"_ivl_4", 11 0, L_0000027f74004c50;  1 drivers
L_0000027f740090a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027f73ff8220_0 .net *"_ivl_7", 1 0, L_0000027f740090a8;  1 drivers
v0000027f73ff5ca0_0 .net "addr", 31 0, v0000027f73ff61a0_0;  alias, 1 drivers
L_0000027f74006550 .array/port v0000027f73ff8180, L_0000027f74004c50;
L_0000027f74004890 .part v0000027f73ff61a0_0, 0, 10;
L_0000027f74004c50 .concat [ 10 2 0 0], L_0000027f74004890, L_0000027f740090a8;
S_0000027f73ff4d40 .scope module, "new_PC" "Branch_or_Jump_TargGen" 21 22, 23 2 0, S_0000027f73ff4700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "Immed";
    .port_info 2 /OUTPUT 32 "targ_addr";
P_0000027f73f62c30 .param/l "bit_width" 0 23 3, +C4<00000000000000000000000000100000>;
L_0000027f740090f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027f73ff5de0_0 .net "Immed", 31 0, L_0000027f740090f0;  1 drivers
v0000027f73ff5e80_0 .net "PC", 31 0, v0000027f73ff61a0_0;  alias, 1 drivers
v0000027f73ff5f20_0 .net "targ_addr", 31 0, L_0000027f740065f0;  alias, 1 drivers
L_0000027f740065f0 .arith/sum 32, v0000027f73ff61a0_0, L_0000027f740090f0;
S_0000027f73ff4890 .scope module, "pc_reg" "PC_register" 21 18, 24 2 0, S_0000027f73ff4700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_in";
    .port_info 1 /OUTPUT 32 "addr_out";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000027f73f63470 .param/l "initialaddr" 0 24 11, +C4<11111111111111111111111111111111>;
v0000027f73ff6100_0 .net "PC_Write", 0 0, v0000027f73ff3950_0;  alias, 1 drivers
v0000027f73ff6060_0 .net "addr_in", 31 0, v0000027f73ff9260_0;  alias, 1 drivers
v0000027f73ff61a0_0 .var "addr_out", 31 0;
v0000027f73ff6240_0 .net "clk", 0 0, L_0000027f73f76720;  alias, 1 drivers
v0000027f73ff62e0_0 .net "rst", 0 0, v0000027f74006cd0_0;  alias, 1 drivers
S_0000027f73ff5380 .scope module, "pc_src_mux" "MUX_8x1" 21 16, 11 3 0, S_0000027f73ff4700;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000027f73f624b0 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v0000027f73ff6420_0 .net "ina", 31 0, L_0000027f740065f0;  alias, 1 drivers
L_0000027f74008f88 .functor BUFT 1, C4<00000000000000000000000011111110>, C4<0>, C4<0>, C4<0>;
v0000027f73ff6560_0 .net "inb", 31 0, L_0000027f74008f88;  1 drivers
v0000027f73ff6740_0 .net "inc", 31 0, L_0000027f74004f70;  alias, 1 drivers
v0000027f73ff6880_0 .net "ind", 31 0, v0000027f73ff61a0_0;  alias, 1 drivers
v0000027f73ff85e0_0 .net "ine", 31 0, L_0000027f74007090;  alias, 1 drivers
L_0000027f74008fd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027f73ff94e0_0 .net "inf", 31 0, L_0000027f74008fd0;  1 drivers
L_0000027f74009018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027f73ff96c0_0 .net "ing", 31 0, L_0000027f74009018;  1 drivers
L_0000027f74009060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027f73ff84a0_0 .net "inh", 31 0, L_0000027f74009060;  1 drivers
v0000027f73ff9260_0 .var "out", 31 0;
v0000027f73ff9b20_0 .net "sel", 2 0, L_0000027f74008170;  alias, 1 drivers
E_0000027f73f632b0/0 .event anyedge, v0000027f73ff0b20_0, v0000027f73ff5f20_0, v0000027f73ff6560_0, v0000027f73fefb80_0;
E_0000027f73f632b0/1 .event anyedge, v0000027f73ff7d20_0, v0000027f73fe3910_0, v0000027f73ff94e0_0, v0000027f73ff96c0_0;
E_0000027f73f632b0/2 .event anyedge, v0000027f73ff84a0_0;
E_0000027f73f632b0 .event/or E_0000027f73f632b0/0, E_0000027f73f632b0/1, E_0000027f73f632b0/2;
S_0000027f73ff5510 .scope module, "mem_stage" "MEM_stage" 3 93, 25 3 0, S_0000027f73f8ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wdata";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INOUT 1 "reg_write";
    .port_info 5 /INOUT 32 "mem_out";
    .port_info 6 /OUTPUT 32 "forwarded_data";
    .port_info 7 /INPUT 1 "clk";
v0000027f73ff9300_0 .net "addr", 31 0, v0000027f73fe0460_0;  alias, 1 drivers
v0000027f73ff8a40_0 .net "clk", 0 0, L_0000027f73f76720;  alias, 1 drivers
v0000027f73ff9940_0 .net "forwarded_data", 31 0, v0000027f73ff89a0_0;  alias, 1 drivers
v0000027f73ff8d60_0 .net "mem_out", 31 0, L_0000027f740516e0;  alias, 1 drivers
v0000027f73ff8e00_0 .net "mem_read", 0 0, v0000027f73fe08c0_0;  alias, 1 drivers
v0000027f73ff8ea0_0 .net "mem_write", 0 0, v0000027f73fe0960_0;  alias, 1 drivers
v0000027f73ff8f40_0 .net "reg_write", 0 0, v0000027f73fe2510_0;  alias, 1 drivers
v0000027f73ff8fe0_0 .net "wdata", 31 0, v0000027f73fe3230_0;  alias, 1 drivers
S_0000027f73fff050 .scope module, "data_mem" "DM" 25 13, 26 1 0, S_0000027f73ff5510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "WR";
    .port_info 4 /INPUT 1 "clk";
P_0000027f73f62df0 .param/l "bit_width" 0 26 3, +C4<00000000000000000000000000100000>;
L_0000027f740516e0 .functor BUFZ 32, L_0000027f74007d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027f73ff8680_0 .net "Data_In", 31 0, v0000027f73fe3230_0;  alias, 1 drivers
v0000027f73ff9620_0 .net "Data_Out", 31 0, L_0000027f740516e0;  alias, 1 drivers
v0000027f73ff87c0_0 .net "WR", 0 0, v0000027f73fe0960_0;  alias, 1 drivers
v0000027f73ff9080_0 .net *"_ivl_0", 31 0, L_0000027f74007d10;  1 drivers
v0000027f73ff9760_0 .net "addr", 31 0, v0000027f73fe0460_0;  alias, 1 drivers
v0000027f73ff9120_0 .net "clk", 0 0, L_0000027f73f76720;  alias, 1 drivers
v0000027f73ff9800 .array "data_mem", 0 1023, 31 0;
E_0000027f73f63070 .event posedge, v0000027f73fe0f00_0;
L_0000027f74007d10 .array/port v0000027f73ff9800, v0000027f73fe0460_0;
S_0000027f73fff820 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 26 24, 26 24 0, S_0000027f73fff050;
 .timescale 0 0;
v0000027f73ff91c0_0 .var/i "i", 31 0;
S_0000027f73fffcd0 .scope module, "forward_mux" "MUX_2x1" 25 15, 27 1 0, S_0000027f73ff5510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0000027f73ff98a0_0 .net "ina", 31 0, v0000027f73fe0460_0;  alias, 1 drivers
v0000027f73ff8900_0 .net "inb", 31 0, L_0000027f740516e0;  alias, 1 drivers
v0000027f73ff89a0_0 .var "out", 31 0;
v0000027f73ff8c20_0 .net "sel", 0 0, v0000027f73fe08c0_0;  alias, 1 drivers
E_0000027f73f62870 .event anyedge, v0000027f73fe08c0_0, v0000027f73fe0460_0, v0000027f73ff9620_0;
S_0000027f73ffe880 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 100, 28 2 0, S_0000027f73f8ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MEM_ALU_OUT";
    .port_info 1 /INPUT 32 "MEM_rs2";
    .port_info 2 /INPUT 32 "MEM_Data_mem_out";
    .port_info 3 /INPUT 5 "MEM_rs1_ind";
    .port_info 4 /INPUT 5 "MEM_rs2_ind";
    .port_info 5 /INPUT 5 "MEM_rd_ind";
    .port_info 6 /INPUT 32 "MEM_PC";
    .port_info 7 /INPUT 32 "MEM_INST";
    .port_info 8 /INPUT 7 "MEM_opcode";
    .port_info 9 /INPUT 1 "MEM_memread";
    .port_info 10 /INPUT 1 "MEM_memwrite";
    .port_info 11 /INPUT 1 "MEM_regwrite";
    .port_info 12 /INPUT 1 "MEM_FLUSH";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 15 /OUTPUT 32 "WB_rs2";
    .port_info 16 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 17 /OUTPUT 5 "WB_rs1_ind";
    .port_info 18 /OUTPUT 5 "WB_rs2_ind";
    .port_info 19 /OUTPUT 5 "WB_rd_ind";
    .port_info 20 /OUTPUT 32 "WB_PC";
    .port_info 21 /OUTPUT 32 "WB_INST";
    .port_info 22 /OUTPUT 7 "WB_opcode";
    .port_info 23 /OUTPUT 1 "WB_memread";
    .port_info 24 /OUTPUT 1 "WB_memwrite";
    .port_info 25 /OUTPUT 1 "WB_regwrite";
    .port_info 26 /OUTPUT 1 "hlt";
    .port_info 27 /INPUT 1 "rst";
P_0000027f74000200 .param/l "add" 0 5 6, C4<0100000>;
P_0000027f74000238 .param/l "addi" 0 5 10, C4<1001000>;
P_0000027f74000270 .param/l "addu" 0 5 6, C4<0100001>;
P_0000027f740002a8 .param/l "and_" 0 5 6, C4<0100100>;
P_0000027f740002e0 .param/l "andi" 0 5 10, C4<1001100>;
P_0000027f74000318 .param/l "beq" 0 5 10, C4<1000100>;
P_0000027f74000350 .param/l "bne" 0 5 10, C4<1000101>;
P_0000027f74000388 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_0000027f740003c0 .param/l "j" 0 5 12, C4<1000010>;
P_0000027f740003f8 .param/l "jal" 0 5 12, C4<1000011>;
P_0000027f74000430 .param/l "jr" 0 5 8, C4<0001000>;
P_0000027f74000468 .param/l "lw" 0 5 10, C4<1100011>;
P_0000027f740004a0 .param/l "nor_" 0 5 7, C4<0100111>;
P_0000027f740004d8 .param/l "or_" 0 5 6, C4<0100101>;
P_0000027f74000510 .param/l "ori" 0 5 10, C4<1001101>;
P_0000027f74000548 .param/l "sgt" 0 5 8, C4<0101011>;
P_0000027f74000580 .param/l "sll" 0 5 7, C4<0000000>;
P_0000027f740005b8 .param/l "slt" 0 5 8, C4<0101010>;
P_0000027f740005f0 .param/l "slti" 0 5 10, C4<1101010>;
P_0000027f74000628 .param/l "srl" 0 5 7, C4<0000010>;
P_0000027f74000660 .param/l "sub" 0 5 6, C4<0100010>;
P_0000027f74000698 .param/l "subu" 0 5 6, C4<0100011>;
P_0000027f740006d0 .param/l "sw" 0 5 10, C4<1101011>;
P_0000027f74000708 .param/l "xor_" 0 5 7, C4<0100110>;
P_0000027f74000740 .param/l "xori" 0 5 10, C4<1001110>;
v0000027f73ff93a0_0 .net "MEM_ALU_OUT", 31 0, v0000027f73fe0460_0;  alias, 1 drivers
v0000027f740043e0_0 .net "MEM_Data_mem_out", 31 0, L_0000027f740516e0;  alias, 1 drivers
v0000027f74003440_0 .net "MEM_FLUSH", 0 0, L_0000027f74050e90;  alias, 1 drivers
v0000027f740034e0_0 .net "MEM_INST", 31 0, v0000027f73fe0640_0;  alias, 1 drivers
v0000027f740038a0_0 .net "MEM_PC", 31 0, v0000027f73fe06e0_0;  alias, 1 drivers
v0000027f74003b20_0 .net "MEM_memread", 0 0, v0000027f73fe08c0_0;  alias, 1 drivers
v0000027f74004340_0 .net "MEM_memwrite", 0 0, v0000027f73fe0960_0;  alias, 1 drivers
v0000027f74004160_0 .net "MEM_opcode", 6 0, v0000027f73fe0a00_0;  alias, 1 drivers
v0000027f74003bc0_0 .net "MEM_rd_ind", 4 0, v0000027f73fe0b40_0;  alias, 1 drivers
v0000027f74003760_0 .net "MEM_regwrite", 0 0, v0000027f73fe2510_0;  alias, 1 drivers
v0000027f74003260_0 .net "MEM_rs1_ind", 4 0, v0000027f73fe2f10_0;  alias, 1 drivers
v0000027f740045c0_0 .net "MEM_rs2", 31 0, v0000027f73fe3230_0;  alias, 1 drivers
v0000027f74003940_0 .net "MEM_rs2_ind", 4 0, v0000027f73fe1b10_0;  alias, 1 drivers
v0000027f74003c60_0 .var "WB_ALU_OUT", 31 0;
v0000027f740039e0_0 .var "WB_Data_mem_out", 31 0;
v0000027f74003a80_0 .var "WB_INST", 31 0;
v0000027f74004660_0 .var "WB_PC", 31 0;
v0000027f74003f80_0 .var "WB_memread", 0 0;
v0000027f74003d00_0 .var "WB_memwrite", 0 0;
v0000027f74003da0_0 .var "WB_opcode", 6 0;
v0000027f74004020_0 .var "WB_rd_ind", 4 0;
v0000027f74004480_0 .var "WB_regwrite", 0 0;
v0000027f74003ee0_0 .var "WB_rs1_ind", 4 0;
v0000027f74003300_0 .var "WB_rs2", 31 0;
v0000027f74004520_0 .var "WB_rs2_ind", 4 0;
v0000027f74003e40_0 .net "clk", 0 0, L_0000027f73f76720;  alias, 1 drivers
v0000027f740033a0_0 .var "hlt", 0 0;
v0000027f740040c0_0 .net "rst", 0 0, v0000027f74006cd0_0;  alias, 1 drivers
E_0000027f73f632f0 .event negedge, v0000027f73fe0f00_0;
S_0000027f73ffea10 .scope module, "wb_stage" "WB_stage" 3 105, 29 3 0, S_0000027f73f8ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "wdata_to_reg_file";
v0000027f74003080_0 .net "alu_out", 31 0, v0000027f74003c60_0;  alias, 1 drivers
v0000027f74003120_0 .net "mem_out", 31 0, v0000027f740039e0_0;  alias, 1 drivers
v0000027f740031c0_0 .net "mem_read", 0 0, v0000027f74003f80_0;  alias, 1 drivers
v0000027f74003620_0 .net "wdata_to_reg_file", 31 0, v0000027f74003580_0;  alias, 1 drivers
S_0000027f73fff9b0 .scope module, "wb_mux" "MUX_2x1" 29 13, 27 1 0, S_0000027f73ffea10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0000027f74004200_0 .net "ina", 31 0, v0000027f74003c60_0;  alias, 1 drivers
v0000027f740042a0_0 .net "inb", 31 0, v0000027f740039e0_0;  alias, 1 drivers
v0000027f74003580_0 .var "out", 31 0;
v0000027f74002fe0_0 .net "sel", 0 0, v0000027f74003f80_0;  alias, 1 drivers
E_0000027f73f62c70 .event anyedge, v0000027f74003f80_0, v0000027f74003c60_0, v0000027f740039e0_0;
    .scope S_0000027f73e40710;
T_0 ;
    %wait E_0000027f73f63270;
    %load/vec4 v0000027f73fed170_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027f73fec6d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027f73fec590_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v0000027f73fecbd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0000027f73fecbd0_0;
    %load/vec4 v0000027f73fec810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027f73fec6d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000027f73fec9f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.9, 10;
    %load/vec4 v0000027f73fedc10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v0000027f73fedc10_0;
    %load/vec4 v0000027f73fec810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027f73fec6d0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000027f73fec6d0_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0000027f73fed170_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_0.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73fed170_0;
    %cmpi/e 76, 0, 7;
    %flag_or 4, 8;
T_0.19;
    %jmp/1 T_0.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73fed170_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_0.18;
    %jmp/1 T_0.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73fed170_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_0.17;
    %jmp/1 T_0.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73fed170_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_0.16;
    %jmp/1 T_0.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73fed170_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_0.15;
    %jmp/1 T_0.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73fed170_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
T_0.14;
    %jmp/1 T_0.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73fed170_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_0.13;
    %jmp/1 T_0.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73fed170_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_0.12;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027f73fed990_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0000027f73fed170_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000027f73fed990_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0000027f73fec590_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.25, 10;
    %load/vec4 v0000027f73fecbd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.25;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.24, 9;
    %load/vec4 v0000027f73fecbd0_0;
    %load/vec4 v0000027f73fecef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000027f73fed990_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v0000027f73fec9f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.29, 10;
    %load/vec4 v0000027f73fedc10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.29;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.28, 9;
    %load/vec4 v0000027f73fedc10_0;
    %load/vec4 v0000027f73fecef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000027f73fed990_0, 0;
    %jmp T_0.27;
T_0.26 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000027f73fed990_0, 0;
T_0.27 ;
T_0.23 ;
T_0.21 ;
T_0.11 ;
    %load/vec4 v0000027f73fec590_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.33, 10;
    %load/vec4 v0000027f73fecbd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.33;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.32, 9;
    %load/vec4 v0000027f73fecbd0_0;
    %load/vec4 v0000027f73fecef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.30, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027f73fed2b0_0, 0;
    %jmp T_0.31;
T_0.30 ;
    %load/vec4 v0000027f73fec9f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.37, 10;
    %load/vec4 v0000027f73fedc10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.37;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.36, 9;
    %load/vec4 v0000027f73fedc10_0;
    %load/vec4 v0000027f73fecef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.34, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027f73fed2b0_0, 0;
    %jmp T_0.35;
T_0.34 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027f73fed2b0_0, 0;
T_0.35 ;
T_0.31 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027f73e40710;
T_1 ;
    %wait E_0000027f73f633f0;
    %load/vec4 v0000027f73fedad0_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000027f73fec8b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.5, 10;
    %load/vec4 v0000027f73fecd10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0000027f73fed350_0;
    %load/vec4 v0000027f73fecd10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027f73fed210_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000027f73fec590_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.9, 10;
    %load/vec4 v0000027f73fecbd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v0000027f73fed350_0;
    %load/vec4 v0000027f73fecbd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000027f73fed210_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000027f73fec9f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v0000027f73fedc10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0000027f73fed350_0;
    %load/vec4 v0000027f73fedc10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000027f73fed210_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000027f73fed210_0, 0;
T_1.11 ;
T_1.7 ;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027f73fedad0_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_1.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73fedad0_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_1.16;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000027f73fed210_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000027f73fed210_0, 0;
T_1.15 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000027f73e40710;
T_2 ;
    %wait E_0000027f73f617f0;
    %load/vec4 v0000027f73fec8b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v0000027f73fecd10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0000027f73fed350_0;
    %load/vec4 v0000027f73fecd10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027f73fed030_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027f73fec590_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %load/vec4 v0000027f73fecbd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0000027f73fed350_0;
    %load/vec4 v0000027f73fecbd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027f73fed030_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000027f73fec9f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.11, 10;
    %load/vec4 v0000027f73fedc10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0000027f73fed350_0;
    %load/vec4 v0000027f73fedc10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027f73fed030_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000027f73fed030_0, 0;
T_2.9 ;
T_2.5 ;
T_2.1 ;
    %load/vec4 v0000027f73fec8b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.15, 10;
    %load/vec4 v0000027f73fecd10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.14, 9;
    %load/vec4 v0000027f73fedb70_0;
    %load/vec4 v0000027f73fecd10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027f73fee430_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000027f73fec590_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.19, 10;
    %load/vec4 v0000027f73fecbd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.18, 9;
    %load/vec4 v0000027f73fedb70_0;
    %load/vec4 v0000027f73fecbd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027f73fee430_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0000027f73fec9f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.23, 10;
    %load/vec4 v0000027f73fedc10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.22, 9;
    %load/vec4 v0000027f73fedb70_0;
    %load/vec4 v0000027f73fedc10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027f73fee430_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000027f73fee430_0, 0;
T_2.21 ;
T_2.17 ;
T_2.13 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000027f73ff5380;
T_3 ;
    %wait E_0000027f73f632b0;
    %load/vec4 v0000027f73ff9b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0000027f73ff6420_0;
    %store/vec4 v0000027f73ff9260_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0000027f73ff6560_0;
    %store/vec4 v0000027f73ff9260_0, 0, 32;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0000027f73ff6740_0;
    %store/vec4 v0000027f73ff9260_0, 0, 32;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0000027f73ff6880_0;
    %store/vec4 v0000027f73ff9260_0, 0, 32;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0000027f73ff85e0_0;
    %store/vec4 v0000027f73ff9260_0, 0, 32;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0000027f73ff94e0_0;
    %store/vec4 v0000027f73ff9260_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0000027f73ff96c0_0;
    %store/vec4 v0000027f73ff9260_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0000027f73ff84a0_0;
    %store/vec4 v0000027f73ff9260_0, 0, 32;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027f73ff4890;
T_4 ;
    %wait E_0000027f73f62bf0;
    %load/vec4 v0000027f73ff62e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000027f73ff61a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027f73ff6100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000027f73ff6060_0;
    %assign/vec4 v0000027f73ff61a0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027f73ff51f0;
T_5 ;
    %pushi/vec4 536936548, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 2885746689, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 538968187, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 2890006530, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 2892234656, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 6430754, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 8527906, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 6432803, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 2240545, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 12726306, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 872920694, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 2886139908, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 14893092, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 822673440, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 17387558, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 961282047, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 896270402, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 963444802, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 684096, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 948354, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 2261034, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 4294698, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 17403946, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 19437610, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 38969383, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 41134119, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 538312726, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 2350252036, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 584515584, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 385220610, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 201326630, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 588840961, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 134217768, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 538443800, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff8180, 0, 4;
    %end;
    .thread T_5;
    .scope S_0000027f73ff4bb0;
T_6 ;
    %wait E_0000027f73f620b0;
    %load/vec4 v0000027f73ff8400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000027f73ff71e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027f73ff5d40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027f73ff6e20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027f73ff6d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027f73ff8360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027f73ff7b40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000027f73ff7fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000027f73ff7c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0000027f73ff6ec0_0;
    %assign/vec4 v0000027f73ff8360_0, 0;
    %load/vec4 v0000027f73ff7d20_0;
    %assign/vec4 v0000027f73ff7b40_0, 0;
    %load/vec4 v0000027f73ff6ec0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000027f73ff6ec0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027f73ff71e0_0, 0;
    %load/vec4 v0000027f73ff6ec0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000027f73ff6e20_0, 0;
    %load/vec4 v0000027f73ff6ec0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000027f73ff6d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000027f73ff6ec0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 7;
    %jmp/1 T_6.10, 4;
    %flag_mov 8, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000027f73ff6ec0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_6.10;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v0000027f73ff6ec0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000027f73ff5d40_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0000027f73ff6ec0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000027f73ff5d40_0, 0;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000027f73ff6ec0_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027f73ff71e0_0, 0;
    %load/vec4 v0000027f73ff6ec0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000027f73ff5d40_0, 0;
    %load/vec4 v0000027f73ff6ec0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000027f73ff6e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000027f73ff6ec0_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_6.11, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000027f73ff6d80_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0000027f73ff6ec0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000027f73ff6d80_0, 0;
T_6.12 ;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000027f73ff71e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027f73ff5d40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027f73ff6e20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027f73ff6d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027f73ff8360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027f73ff7b40_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027f73ff5060;
T_7 ;
    %wait E_0000027f73f62bf0;
    %load/vec4 v0000027f73ff31d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027f73ff3130_0, 0, 32;
T_7.2 ;
    %load/vec4 v0000027f73ff3130_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000027f73ff3130_0;
    %store/vec4a v0000027f73ff29b0, 4, 0;
    %load/vec4 v0000027f73ff3130_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027f73ff3130_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000027f73ff3270_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.6, 4;
    %load/vec4 v0000027f73ff2af0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0000027f73ff1d30_0;
    %load/vec4 v0000027f73ff3270_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff29b0, 0, 4;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f73ff29b0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027f73ff5060;
T_8 ;
    %delay 20005, 0;
    %vpi_call 19 43 "$display", "Reading Register File : " {0 0 0};
    %fork t_1, S_0000027f73ff4a20;
    %jmp t_0;
    .scope S_0000027f73ff4a20;
t_1 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000027f73ff2e10_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000027f73ff2e10_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v0000027f73ff2e10_0;
    %load/vec4a v0000027f73ff29b0, 4;
    %ix/getv/s 4, v0000027f73ff2e10_0;
    %load/vec4a v0000027f73ff29b0, 4;
    %vpi_call 19 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v0000027f73ff2e10_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0000027f73ff2e10_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027f73ff2e10_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0000027f73ff5060;
t_0 %join;
    %end;
    .thread T_8;
    .scope S_0000027f73ff4ed0;
T_9 ;
    %wait E_0000027f73f62970;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027f73ff24b0_0, 0, 32;
    %load/vec4 v0000027f73ff2b90_0;
    %cmpi/e 0, 0, 7;
    %jmp/1 T_9.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73ff2b90_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_9.2;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000027f73ff2190_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000027f73ff24b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000027f73ff2b90_0;
    %parti/s 1, 6, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v0000027f73ff2b90_0;
    %cmpi/e 76, 0, 7;
    %jmp/1 T_9.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73ff2b90_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_9.8;
    %jmp/1 T_9.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73ff2b90_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_9.7;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000027f73ff2190_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000027f73ff24b0_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0000027f73ff2b90_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_9.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73ff2b90_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_9.11;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000027f73ff2190_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000027f73ff24b0_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0000027f73ff2b90_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_9.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73ff2b90_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_9.18;
    %jmp/1 T_9.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73ff2b90_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_9.17;
    %jmp/1 T_9.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73ff2b90_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 8;
T_9.16;
    %jmp/1 T_9.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73ff2b90_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_9.15;
    %jmp/1 T_9.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73ff2b90_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_9.14;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0000027f73ff2190_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000027f73ff2190_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000027f73ff24b0_0, 0;
T_9.12 ;
T_9.10 ;
T_9.6 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000027f73e283e0;
T_10 ;
    %wait E_0000027f73f63230;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0000027f73ff3090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027f73ff1bf0_0, 0;
    %assign/vec4 v0000027f73ff2410_0, 0;
    %load/vec4 v0000027f73ff27d0_0;
    %cmpi/e 8, 0, 7;
    %jmp/1 T_10.5, 4;
    %flag_mov 9, 4;
    %load/vec4 v0000027f73ff27d0_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 9;
T_10.5;
    %jmp/1 T_10.4, 4;
    %flag_mov 9, 4;
    %load/vec4 v0000027f73ff27d0_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 9;
T_10.4;
    %jmp/1 T_10.3, 4;
    %flag_mov 9, 4;
    %load/vec4 v0000027f73ff27d0_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 9;
T_10.3;
    %flag_get/vec4 4;
    %jmp/1 T_10.2, 4;
    %load/vec4 v0000027f73ff27d0_0;
    %pushi/vec4 66, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f73ff2410_0, 0;
T_10.0 ;
    %load/vec4 v0000027f73ff27d0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f73ff1bf0_0, 0;
T_10.6 ;
    %load/vec4 v0000027f73ff27d0_0;
    %cmpi/e 107, 0, 7;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f73ff3090_0, 0;
T_10.8 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000027f73e447c0;
T_11 ;
    %wait E_0000027f73f62a70;
    %load/vec4 v0000027f73ff20f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f73ff3950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f73ff2370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f73ff2910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f73ff2550_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000027f73ff1f10_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f73ff3950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f73ff2370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f73ff2910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f73ff2550_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000027f73ff1f10_0;
    %cmpi/e 68, 0, 7;
    %jmp/1 T_11.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027f73ff1f10_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_11.6;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f73ff3950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f73ff2370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f73ff2910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f73ff2550_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f73ff3950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f73ff2370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f73ff2910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f73ff2550_0, 0;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000027f73e90950;
T_12 ;
    %wait E_0000027f73f620b0;
    %load/vec4 v0000027f73ff0a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v0000027f73fed7b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027f73fed490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027f73ff01c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f73ff0300_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f73fef7c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f73feca90_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f73fec950_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f73feddf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027f73ff0800_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027f73fefae0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027f73feffe0_0, 0;
    %assign/vec4 v0000027f73ff06c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000027f73ff0ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000027f73ff09e0_0;
    %assign/vec4 v0000027f73ff06c0_0, 0;
    %load/vec4 v0000027f73ff0580_0;
    %assign/vec4 v0000027f73feffe0_0, 0;
    %load/vec4 v0000027f73ff0940_0;
    %assign/vec4 v0000027f73fefae0_0, 0;
    %load/vec4 v0000027f73fefea0_0;
    %assign/vec4 v0000027f73ff0800_0, 0;
    %load/vec4 v0000027f73ff0120_0;
    %assign/vec4 v0000027f73feddf0_0, 0;
    %load/vec4 v0000027f73ff0f80_0;
    %assign/vec4 v0000027f73fec950_0, 0;
    %load/vec4 v0000027f73ff0260_0;
    %assign/vec4 v0000027f73feca90_0, 0;
    %load/vec4 v0000027f73ff0620_0;
    %assign/vec4 v0000027f73fef7c0_0, 0;
    %load/vec4 v0000027f73fefcc0_0;
    %assign/vec4 v0000027f73ff0300_0, 0;
    %load/vec4 v0000027f73ff03a0_0;
    %assign/vec4 v0000027f73ff01c0_0, 0;
    %load/vec4 v0000027f73fef180_0;
    %assign/vec4 v0000027f73fed490_0, 0;
    %load/vec4 v0000027f73fefc20_0;
    %assign/vec4 v0000027f73fed7b0_0, 0;
    %load/vec4 v0000027f73ff0120_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000027f73fedf30_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 217;
    %split/vec4 32;
    %assign/vec4 v0000027f73fedf30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027f73fed7b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027f73fed490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027f73ff01c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f73ff0300_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f73fef7c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f73feca90_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f73fec950_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f73feddf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027f73ff0800_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027f73fefae0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027f73feffe0_0, 0;
    %assign/vec4 v0000027f73ff06c0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000027f73e74620;
T_13 ;
    %wait E_0000027f73f61630;
    %load/vec4 v0000027f73fe2fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0000027f73fe2150_0;
    %store/vec4 v0000027f73fe3870_0, 0, 32;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0000027f73fe1d90_0;
    %store/vec4 v0000027f73fe3870_0, 0, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0000027f73fe1a70_0;
    %store/vec4 v0000027f73fe3870_0, 0, 32;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0000027f73fe23d0_0;
    %store/vec4 v0000027f73fe3870_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000027f73e73b80;
T_14 ;
    %wait E_0000027f73f61cf0;
    %load/vec4 v0000027f73fe2bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %jmp T_14.8;
T_14.0 ;
    %load/vec4 v0000027f73fe2ab0_0;
    %store/vec4 v0000027f73fe1e30_0, 0, 32;
    %jmp T_14.8;
T_14.1 ;
    %load/vec4 v0000027f73fe2d30_0;
    %store/vec4 v0000027f73fe1e30_0, 0, 32;
    %jmp T_14.8;
T_14.2 ;
    %load/vec4 v0000027f73fe30f0_0;
    %store/vec4 v0000027f73fe1e30_0, 0, 32;
    %jmp T_14.8;
T_14.3 ;
    %load/vec4 v0000027f73fe2a10_0;
    %store/vec4 v0000027f73fe1e30_0, 0, 32;
    %jmp T_14.8;
T_14.4 ;
    %load/vec4 v0000027f73fe1bb0_0;
    %store/vec4 v0000027f73fe1e30_0, 0, 32;
    %jmp T_14.8;
T_14.5 ;
    %load/vec4 v0000027f73fe3370_0;
    %store/vec4 v0000027f73fe1e30_0, 0, 32;
    %jmp T_14.8;
T_14.6 ;
    %load/vec4 v0000027f73fe1ed0_0;
    %store/vec4 v0000027f73fe1e30_0, 0, 32;
    %jmp T_14.8;
T_14.7 ;
    %load/vec4 v0000027f73fe2b50_0;
    %store/vec4 v0000027f73fe1e30_0, 0, 32;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000027f73e76b30;
T_15 ;
    %wait E_0000027f73f615b0;
    %load/vec4 v0000027f73fe3050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %jmp T_15.10;
T_15.0 ;
    %load/vec4 v0000027f73fe2970_0;
    %pad/u 33;
    %load/vec4 v0000027f73fe2010_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000027f73fe2e70_0, 0, 32;
    %store/vec4 v0000027f73fe1c50_0, 0, 1;
    %jmp T_15.10;
T_15.1 ;
    %load/vec4 v0000027f73fe2970_0;
    %pad/u 33;
    %load/vec4 v0000027f73fe2010_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000027f73fe2e70_0, 0, 32;
    %store/vec4 v0000027f73fe1c50_0, 0, 1;
    %jmp T_15.10;
T_15.2 ;
    %load/vec4 v0000027f73fe2970_0;
    %pad/u 33;
    %load/vec4 v0000027f73fe2010_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %store/vec4 v0000027f73fe2e70_0, 0, 32;
    %store/vec4 v0000027f73fe1c50_0, 0, 1;
    %jmp T_15.10;
T_15.3 ;
    %load/vec4 v0000027f73fe2970_0;
    %pad/u 33;
    %load/vec4 v0000027f73fe2010_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %store/vec4 v0000027f73fe2e70_0, 0, 32;
    %store/vec4 v0000027f73fe1c50_0, 0, 1;
    %jmp T_15.10;
T_15.4 ;
    %load/vec4 v0000027f73fe2970_0;
    %pad/u 33;
    %load/vec4 v0000027f73fe2010_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %store/vec4 v0000027f73fe2e70_0, 0, 32;
    %store/vec4 v0000027f73fe1c50_0, 0, 1;
    %jmp T_15.10;
T_15.5 ;
    %load/vec4 v0000027f73fe2970_0;
    %pad/u 33;
    %load/vec4 v0000027f73fe2010_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %store/vec4 v0000027f73fe2e70_0, 0, 32;
    %store/vec4 v0000027f73fe1c50_0, 0, 1;
    %jmp T_15.10;
T_15.6 ;
    %load/vec4 v0000027f73fe2010_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_15.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.12, 8;
T_15.11 ; End of true expr.
    %load/vec4 v0000027f73fe1c50_0;
    %load/vec4 v0000027f73fe2010_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027f73fe2970_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000027f73fe2010_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000027f73fe2010_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_15.12, 8;
 ; End of false expr.
    %blend;
T_15.12;
    %store/vec4 v0000027f73fe1c50_0, 0, 1;
    %load/vec4 v0000027f73fe2970_0;
    %ix/getv 4, v0000027f73fe2010_0;
    %shiftl 4;
    %store/vec4 v0000027f73fe2e70_0, 0, 32;
    %jmp T_15.10;
T_15.7 ;
    %load/vec4 v0000027f73fe2010_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_15.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.14, 8;
T_15.13 ; End of true expr.
    %load/vec4 v0000027f73fe1c50_0;
    %load/vec4 v0000027f73fe2010_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027f73fe2970_0;
    %load/vec4 v0000027f73fe2010_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000027f73fe2010_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_15.14, 8;
 ; End of false expr.
    %blend;
T_15.14;
    %store/vec4 v0000027f73fe1c50_0, 0, 1;
    %load/vec4 v0000027f73fe2970_0;
    %ix/getv 4, v0000027f73fe2010_0;
    %shiftr 4;
    %store/vec4 v0000027f73fe2e70_0, 0, 32;
    %jmp T_15.10;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f73fe1c50_0, 0, 1;
    %load/vec4 v0000027f73fe2970_0;
    %load/vec4 v0000027f73fe2010_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.16, 8;
T_15.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.16, 8;
 ; End of false expr.
    %blend;
T_15.16;
    %store/vec4 v0000027f73fe2e70_0, 0, 32;
    %jmp T_15.10;
T_15.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f73fe1c50_0, 0, 1;
    %load/vec4 v0000027f73fe2010_0;
    %load/vec4 v0000027f73fe2970_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.18, 8;
T_15.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.18, 8;
 ; End of false expr.
    %blend;
T_15.18;
    %store/vec4 v0000027f73fe2e70_0, 0, 32;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000027f73e74490;
T_16 ;
    %wait E_0000027f73f61870;
    %load/vec4 v0000027f73fe32d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 7;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 106, 0, 7;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 7;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %jmp T_16.22;
T_16.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000027f73fe2790_0, 0;
    %jmp T_16.22;
T_16.22 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000027f73e73d10;
T_17 ;
    %wait E_0000027f73f62930;
    %load/vec4 v0000027f73fe3190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0000027f73fe34b0_0;
    %store/vec4 v0000027f73fe2470_0, 0, 32;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0000027f73fe2830_0;
    %store/vec4 v0000027f73fe2470_0, 0, 32;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0000027f73fe28d0_0;
    %store/vec4 v0000027f73fe2470_0, 0, 32;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v0000027f73fe2dd0_0;
    %store/vec4 v0000027f73fe2470_0, 0, 32;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000027f73e42990;
T_18 ;
    %wait E_0000027f73f620b0;
    %load/vec4 v0000027f73fe3410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v0000027f73fe2510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027f73fe0960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027f73fe08c0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0000027f73fe0a00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027f73fe0b40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027f73fe1b10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027f73fe2f10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f73fe3230_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f73fe0640_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f73fe06e0_0, 0;
    %assign/vec4 v0000027f73fe0460_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000027f73fe1360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000027f73fe00a0_0;
    %assign/vec4 v0000027f73fe0460_0, 0;
    %load/vec4 v0000027f73fe0280_0;
    %assign/vec4 v0000027f73fe3230_0, 0;
    %load/vec4 v0000027f73fe0140_0;
    %assign/vec4 v0000027f73fe2f10_0, 0;
    %load/vec4 v0000027f73fe0320_0;
    %assign/vec4 v0000027f73fe1b10_0, 0;
    %load/vec4 v0000027f73fdfe20_0;
    %assign/vec4 v0000027f73fe0b40_0, 0;
    %load/vec4 v0000027f73fe05a0_0;
    %assign/vec4 v0000027f73fe0a00_0, 0;
    %load/vec4 v0000027f73fe15e0_0;
    %assign/vec4 v0000027f73fe08c0_0, 0;
    %load/vec4 v0000027f73fe1680_0;
    %assign/vec4 v0000027f73fe0960_0, 0;
    %load/vec4 v0000027f73fe1720_0;
    %assign/vec4 v0000027f73fe2510_0, 0;
    %load/vec4 v0000027f73fe03c0_0;
    %assign/vec4 v0000027f73fe06e0_0, 0;
    %load/vec4 v0000027f73fe1540_0;
    %assign/vec4 v0000027f73fe0640_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v0000027f73fe2510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027f73fe0960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027f73fe08c0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0000027f73fe0a00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027f73fe0b40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027f73fe1b10_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027f73fe2f10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f73fe3230_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f73fe0640_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f73fe06e0_0, 0;
    %assign/vec4 v0000027f73fe0460_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000027f73fff050;
T_19 ;
    %wait E_0000027f73f63070;
    %load/vec4 v0000027f73ff87c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0000027f73ff8680_0;
    %ix/getv 4, v0000027f73ff9760_0;
    %store/vec4a v0000027f73ff9800, 4, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000027f73fff050;
T_20 ;
    %delay 20004, 0;
    %vpi_call 26 23 "$display", "Reading Data Memory Content : " {0 0 0};
    %fork t_3, S_0000027f73fff820;
    %jmp t_2;
    .scope S_0000027f73fff820;
t_3 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0000027f73ff91c0_0, 0, 32;
T_20.0 ;
    %load/vec4 v0000027f73ff91c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_20.1, 5;
    %ix/getv/s 4, v0000027f73ff91c0_0;
    %load/vec4a v0000027f73ff9800, 4;
    %vpi_call 26 25 "$display", "addr = %d , Mem[addr] = %d", v0000027f73ff91c0_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000027f73ff91c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027f73ff91c0_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %end;
    .scope S_0000027f73fff050;
t_2 %join;
    %end;
    .thread T_20;
    .scope S_0000027f73fffcd0;
T_21 ;
    %wait E_0000027f73f62870;
    %load/vec4 v0000027f73ff8c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %load/vec4 v0000027f73ff98a0_0;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v0000027f73ff8900_0;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %store/vec4 v0000027f73ff89a0_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000027f73ffe880;
T_22 ;
    %wait E_0000027f73f620b0;
    %load/vec4 v0000027f740040c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v0000027f740033a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027f74004480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027f74003d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027f74003f80_0, 0;
    %split/vec4 7;
    %assign/vec4 v0000027f74003da0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027f74004020_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027f74004520_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027f74003ee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f740039e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f74003300_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f74003a80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f74004660_0, 0;
    %assign/vec4 v0000027f74003c60_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000027f74003440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000027f73ff93a0_0;
    %assign/vec4 v0000027f74003c60_0, 0;
    %load/vec4 v0000027f740045c0_0;
    %assign/vec4 v0000027f74003300_0, 0;
    %load/vec4 v0000027f740043e0_0;
    %assign/vec4 v0000027f740039e0_0, 0;
    %load/vec4 v0000027f74003260_0;
    %assign/vec4 v0000027f74003ee0_0, 0;
    %load/vec4 v0000027f74003940_0;
    %assign/vec4 v0000027f74004520_0, 0;
    %load/vec4 v0000027f74003bc0_0;
    %assign/vec4 v0000027f74004020_0, 0;
    %load/vec4 v0000027f74004160_0;
    %assign/vec4 v0000027f74003da0_0, 0;
    %load/vec4 v0000027f74003b20_0;
    %assign/vec4 v0000027f74003f80_0, 0;
    %load/vec4 v0000027f74004340_0;
    %assign/vec4 v0000027f74003d00_0, 0;
    %load/vec4 v0000027f74003760_0;
    %assign/vec4 v0000027f74004480_0, 0;
    %load/vec4 v0000027f740038a0_0;
    %assign/vec4 v0000027f74004660_0, 0;
    %load/vec4 v0000027f740034e0_0;
    %assign/vec4 v0000027f74003a80_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v0000027f740033a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027f74004480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027f74003d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027f74003f80_0, 0;
    %split/vec4 7;
    %assign/vec4 v0000027f74003da0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027f74004020_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027f74004520_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027f74003ee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f740039e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f74003300_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f74003a80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027f74004660_0, 0;
    %assign/vec4 v0000027f74003c60_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000027f73ffe880;
T_23 ;
    %wait E_0000027f73f632f0;
    %load/vec4 v0000027f74004160_0;
    %cmpi/e 127, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %assign/vec4 v0000027f740033a0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000027f73fff9b0;
T_24 ;
    %wait E_0000027f73f62c70;
    %load/vec4 v0000027f74002fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %load/vec4 v0000027f74004200_0;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v0000027f740042a0_0;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v0000027f74003580_0, 0, 32;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000027f73f8ec50;
T_25 ;
    %wait E_0000027f73f620b0;
    %load/vec4 v0000027f74004930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027f74001500_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000027f74001500_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000027f74001500_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000027f73f8b9c0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f74006cd0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0000027f73f8b9c0;
T_27 ;
    %delay 1, 0;
    %load/vec4 v0000027f74004b10_0;
    %inv;
    %assign/vec4 v0000027f74004b10_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0000027f73f8b9c0;
T_28 ;
    %vpi_call 2 43 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f74004b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f74006cd0_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f74006cd0_0, 0, 1;
    %vpi_call 2 50 "$display", "Executing..." {0 0 0};
    %delay 20001, 0;
    %load/vec4 v0000027f74006d70_0;
    %addi 1, 0, 32;
    %vpi_call 2 54 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    ".\PL_CPU_vscode_sim.v";
    "./CPU5STAGE.v";
    "./exception_detect_unit.v";
    "./opcodes.v";
    "./EX_MEM_buffer.v";
    "./EX_stage.v";
    "./ALU.v";
    "./ALU_OPER.v";
    "./MUX_4x1.v";
    "./MUX_8x1.v";
    "./forward_unit.v";
    "./ID_EX_buffer.v";
    "./ID_stage.v";
    "./BranchResolver.v";
    "./StallDetectionUnit.v";
    "./control_unit.v";
    "./Immed_Gen_unit.v";
    "./REG_FILE.v";
    "./IF_ID_buffer.v";
    "./IF_stage.v";
    "./IM.v";
    "./Branch_or_Jump_TargGen.v";
    "./PC_register.v";
    "./MEM_stage.v";
    "./DM.v";
    "./MUX_2x1.v";
    "./MEM_WB_buffer.v";
    "./WB_stage.v";
