# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../../Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/ALU.sv" \
"../../../../../../../Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/ArithLogicUnit.sv" \
"../../../../../../../Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/BAG.sv" \
"../../../../../../../Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/BCG.sv" \
"../../../../../../../Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/CSR.sv" \
"../../../../../../../Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/CU_DCDR.sv" \
"../../../../../../../Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/CU_Decoder.sv" \
"../../../../../../../Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/ControlUnit.sv" \
"../../../../OTTERPROGRMAMGINGE.srcs/sources_1/new/Forward.sv" \
"../../../../../../../Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/FourMux.sv" \
"../../../../../../../Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/ImmediateGenerator.sv" \
"../../../../../../../Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/Mult4to1.sv" \
"../../../../../../../Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/PC.sv" \
"../../../../../../../Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/PC_MUX.sv" \
"../../../../../../../Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/PC_REG.sv" \
"../../../../../../../Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/ProgCount.sv" \
"../../../../../../../Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/REG_FILE.sv" \
"../../../../../../../Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/TwoMux.sv" \
"../../../../../../../Downloads/bram_dualport_pipeline.sv" \
"../../../../../../../Downloads/OtterPipelineFiles/otter_mcu_pipeline_template_v2.sv" \
"../../../../../../../Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/otter_memory_v1_07.sv" \
"../../../../../../../Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/programmer.sv" \
"../../../../../../../Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/registerFile.sv" \
"../../../../../../../Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/uart_rx.sv" \
"../../../../../../../Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/uart_rx_word.sv" \
"../../../../../../../Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/uart_tx.sv" \
"../../../../../../../Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/uart_tx_word.sv" \
"../../../../OTTERPROGRMAMGINGE.srcs/sim_1/new/test_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
