$date
	Sat Oct 22 19:23:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#501895
b11100 !
1"
#501898
b11100 &
b11100 %
1$
#501899
0"
#501902
b1110 &
b1110 %
#501906
b111 &
b111 %
#501910
b10110 &
b10110 %
#501914
b1011 &
b1011 %
#501918
b100010 &
b100010 %
#501922
b10001 &
b10001 %
#501926
b110100 &
b110100 %
#501930
b11010 &
b11010 %
#501934
b1101 &
b1101 %
#501938
b101000 &
b101000 %
#501942
b10100 &
b10100 %
#501946
b1010 &
b1010 %
#501950
b101 &
b101 %
#501954
b10000 &
b10000 %
#501958
b1000 &
b1000 %
#501962
b100 &
b100 %
#501966
b10 &
b10 %
#501970
b1 &
b1 %
1#
#501974
b0 &
0#
b0 %
0$
#1488591
b1 !
1"
#1488594
b1 &
b1 %
1$
#1488595
0"
#1488598
1#
#1488602
b0 &
b0 %
0#
0$
#2477218
b1011 &
b1011 %
1$
b1011 !
1"
#2477219
0"
#2477222
b100010 &
b100010 %
#2477226
b10001 &
b10001 %
#2477230
b110100 &
b110100 %
#2477234
b11010 &
b11010 %
#2477238
b1101 &
b1101 %
#2477242
b101000 &
b101000 %
#2477246
b10100 &
b10100 %
#2477250
b1010 &
b1010 %
#2477254
b101 &
b101 %
#2477258
b10000 &
b10000 %
#2477262
b1000 &
b1000 %
#2477266
b100 &
b100 %
#2477270
b10 &
b10 %
#2477274
b1 &
b1 %
1#
#2477278
b0 &
0#
b0 %
0$
#4500012
