// Seed: 1251519952
module module_0;
  id_1 :
  assert property (@(posedge id_1 == id_1) 1 > id_1)
  else $display(id_1, 1);
endmodule
module module_1;
  tri id_1;
  assign id_1 = 1;
  assign id_1 = 1 == id_1;
  module_0();
  wand id_2 = 1;
  assign id_1 = id_1;
endmodule
module module_2 (
    output tri  id_0,
    input  tri0 id_1
);
  wire id_3;
  wire id_4;
  always @({1{1}} or posedge id_1) begin
    id_4 = id_4;
  end
  supply0 id_5 = 1'd0;
  module_0();
endmodule
