#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May 20 06:14:08 2025
# Process ID         : 153289
# Current directory  : /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip
# Command line       : vivado -notrace -mode batch -source run_ippack.tcl
# Log file           : /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/vivado.log
# Journal file       : /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/vivado.jou
# Running On         : ANV-15
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13420H
# CPU Frequency      : 2611.200 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 12391 MB
# Swap memory        : 3221 MB
# Total Virtual      : 15612 MB
# Available Virtual  : 12941 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/hls_data.json outdir=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip srcdir=/home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/misc
INFO: Copied 7 verilog file(s) to /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/hdl/verilog
INFO: Copied 7 vhdl file(s) to /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/drivers
INFO: Import ports from HDL: /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/hdl/vhdl/match_template.vhd (match_template)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add ap_fifo interface img_in_data
INFO: Add ap_fifo interface img_template_data
INFO: Add ap_fifo interface img_out_data
INFO: Add data interface img_in_allocatedFlag
INFO: Add data interface img_in_rows
INFO: Add data interface img_in_cols
INFO: Add data interface img_in_size
INFO: Add data interface img_template_allocatedFlag
INFO: Add data interface img_template_rows
INFO: Add data interface img_template_cols
INFO: Add data interface img_template_size
INFO: Add data interface img_out_allocatedFlag
INFO: Add data interface img_out_rows
INFO: Add data interface img_out_cols
INFO: Add data interface img_out_size
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/component.xml
INFO: Created IP archive /home/aanout/Documents/mestrado/exercicio_2/HLS/match_template/hls/hls/impl/ip/xilinx_com_hls_match_template_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue May 20 06:14:11 2025...
