Georgios Keramidas , Polychronis Xekalakis , Stefanos Kaxiras, Applying decay to reduce dynamic power in set-associative caches, Proceedings of the 2nd international conference on High performance embedded architectures and compilers, January 28-30, 2007, Ghent, Belgium
Georgios Keramidas , Polychronis Xekalakis , Stefanos Kaxiras, Recruiting Decay for Dynamic Power Reduction in Set-Associative Caches, Transactions on High-Performance Embedded Architectures and Compilers II, Springer-Verlag, Berlin, Heidelberg, 2009
Kimish Patel , Luca Benini , Enrico Macii , Massimo Poncino, STV-Cache: a leakage energy-efficient architecture for data caches, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA
Andrea Calimera , Mirko Loghi , Enrico Macii , Massimo Poncino, Aging effects of leakage optimizations for caches, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA
Yu-Ting Chen , Jason Cong , Hui Huang , Bin Liu , Chunyue Liu , Miodrag Potkonjak , Glenn Reinman, Dynamically reconfigurable hybrid cache: an energy-efficient last-level cache design, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Mazen Kharbutli , Yan Solihin, Counter-Based Cache Replacement Algorithms, Proceedings of the 2005 International Conference on Computer Design, p.61-68, October 02-05, 2005
Yong-Wen Wang , Qian-Bing Zheng , Qiang Dou , Min-Xuan Zhang, Low Power Design for a Multi-core Multi-thread Microprocessor, Proceedings of the 2010 IEEE/ACM Int'l Conference on Green Computing and Communications & Int'l Conference on Cyber, Physical and Social Computing, p.351-356, December 18-20, 2010
Karthik Sankaranarayanan , Kevin Skadron, Profile-based adaptation for cache decay, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.3, p.305-322, September 2004
Hemangee K. Kapoor , Shirshendu Das , Shounak Chakraborty, Static energy reduction by performance linked cache capacity management in tiled CMPs, Proceedings of the 30th Annual ACM Symposium on Applied Computing, April 13-17, 2015, Salamanca, Spain
Jia-Jhe Li , Yuan-Shin Hwang, Snug set-associative caches: reducing leakage power while improving performance, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA
Subramanian Ramaswamy , Sudhakar Yalamanchili, An utilization driven framework for energy efficient caches, Proceedings of the 15th international conference on High performance computing, December 17-20, 2008, Bangalore, India
Roger Kahn , Shlomo Weiss, Reducing leakage power with BTB access prediction, Integration, the VLSI Journal, v.43 n.1, p.49-57, January, 2010
Ismail Kadayif , Ayhan Zorlubas , Selcuk Koyuncu , Olcay Kabal , Davut Akcicek , Yucel Sahin , Mahmut Kandemir, Capturing and optimizing the interactions between prefetching and cache line turnoff, Microprocessors & Microsystems, v.32 n.7, p.394-404, October, 2008
Yan Meng , Timothy Sherwood , Ryan Kastner, Exploring the limits of leakage power reduction in caches, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.3, p.221-246, September 2005
Yuan-Shin Hwang , Jia-Jhe Li, Snug set-associative caches: Reducing leakage power of instruction and data caches with no performance penalties, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.1, p.6-es, March 2007
Philo Juang , Kevin Skadron , Margaret Martonosi , Zhigang Hu , Douglas W. Clark , Philip W. Diodato , Stefanos Kaxiras, Implementing branch-predictor decay using quasi-static memory cells, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.2, p.180-219, June 2004
Wei Zang , Ann Gordon-Ross, A survey on cache tuning from a power/energy perspective, ACM Computing Surveys (CSUR), v.45 n.3, p.1-49, June 2013
