{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 13:12:44 2017 " "Info: Processing started: Sat May 27 13:12:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off yunsuan -c yunsuan " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off yunsuan -c yunsuan" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "yunsuan EP3C40F780C8 " "Info: Selected device EP3C40F780C8 for design \"yunsuan\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780C8 " "Info: Device EP3C55F780C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780C8 " "Info: Device EP3C80F780C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F780C8 " "Info: Device EP3C120F780C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "g:/program files (x86)/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files (x86)/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "g:/program files (x86)/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files (x86)/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "g:/program files (x86)/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files (x86)/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "g:/program files (x86)/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files (x86)/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "g:/program files (x86)/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files (x86)/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "b\[0\]\|combout " "Warning: Node \"b\[0\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[0\]\|combout " "Warning: Node \"a\[0\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[0\]\|combout " "Warning: Node \"temp\[0\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R2\[0\]\|combout " "Warning: Node \"R2\[0\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R3\[0\]\|combout " "Warning: Node \"R3\[0\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R1\[0\]\|combout " "Warning: Node \"R1\[0\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R0\[0\]\|combout " "Warning: Node \"R0\[0\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[1\]\|combout " "Warning: Node \"a\[1\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[1\]\|combout " "Warning: Node \"temp\[1\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R1\[1\]\|combout " "Warning: Node \"R1\[1\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R3\[1\]\|combout " "Warning: Node \"R3\[1\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R2\[1\]\|combout " "Warning: Node \"R2\[1\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R0\[1\]\|combout " "Warning: Node \"R0\[1\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b\[1\]\|combout " "Warning: Node \"b\[1\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[2\]\|combout " "Warning: Node \"a\[2\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[2\]\|combout " "Warning: Node \"temp\[2\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R2\[2\]\|combout " "Warning: Node \"R2\[2\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R3\[2\]\|combout " "Warning: Node \"R3\[2\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R1\[2\]\|combout " "Warning: Node \"R1\[2\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R0\[2\]\|combout " "Warning: Node \"R0\[2\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b\[2\]\|combout " "Warning: Node \"b\[2\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[3\]\|combout " "Warning: Node \"a\[3\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[3\]\|combout " "Warning: Node \"temp\[3\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R1\[3\]\|combout " "Warning: Node \"R1\[3\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R3\[3\]\|combout " "Warning: Node \"R3\[3\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R2\[3\]\|combout " "Warning: Node \"R2\[3\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R0\[3\]\|combout " "Warning: Node \"R0\[3\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b\[3\]\|combout " "Warning: Node \"b\[3\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[4\]\|combout " "Warning: Node \"a\[4\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[4\]\|combout " "Warning: Node \"temp\[4\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R2\[4\]\|combout " "Warning: Node \"R2\[4\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R3\[4\]\|combout " "Warning: Node \"R3\[4\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R1\[4\]\|combout " "Warning: Node \"R1\[4\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R0\[4\]\|combout " "Warning: Node \"R0\[4\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b\[4\]\|combout " "Warning: Node \"b\[4\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[5\]\|combout " "Warning: Node \"a\[5\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[5\]\|combout " "Warning: Node \"temp\[5\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R1\[5\]\|combout " "Warning: Node \"R1\[5\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R3\[5\]\|combout " "Warning: Node \"R3\[5\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R2\[5\]\|combout " "Warning: Node \"R2\[5\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R0\[5\]\|combout " "Warning: Node \"R0\[5\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b\[5\]\|combout " "Warning: Node \"b\[5\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[6\]\|combout " "Warning: Node \"a\[6\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[6\]\|combout " "Warning: Node \"temp\[6\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R2\[6\]\|combout " "Warning: Node \"R2\[6\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R3\[6\]\|combout " "Warning: Node \"R3\[6\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R1\[6\]\|combout " "Warning: Node \"R1\[6\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R0\[6\]\|combout " "Warning: Node \"R0\[6\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b\[6\]\|combout " "Warning: Node \"b\[6\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a\[7\]\|combout " "Warning: Node \"a\[7\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[7\]\|combout " "Warning: Node \"temp\[7\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R1\[7\]\|combout " "Warning: Node \"R1\[7\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R3\[7\]\|combout " "Warning: Node \"R3\[7\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R2\[7\]\|combout " "Warning: Node \"R2\[7\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R0\[7\]\|combout " "Warning: Node \"R0\[7\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "b\[7\]\|combout " "Warning: Node \"b\[7\]\|combout\" is a latch" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "yunsuan.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'yunsuan.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "Critical Warning: From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rd (Rise) clk (Rise) setup and hold " "Critical Warning: From rd (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Fall) setup and hold " "Critical Warning: From clk (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rw\[0\] (Rise) clk (Fall) setup and hold " "Critical Warning: From rw\[0\] (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rw\[0\] (Fall) clk (Fall) setup and hold " "Critical Warning: From rw\[0\] (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rd (Rise) clk (Fall) setup and hold " "Critical Warning: From rd (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) rw\[0\] (Rise) setup and hold " "Critical Warning: From clk (Fall) to rw\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rd (Rise) rw\[0\] (Rise) setup and hold " "Critical Warning: From rd (Rise) to rw\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) rw\[0\] (Fall) setup and hold " "Critical Warning: From clk (Fall) to rw\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rd (Rise) rw\[0\] (Fall) setup and hold " "Critical Warning: From rd (Rise) to rw\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rd (Fall) rd (Rise) setup and hold " "Critical Warning: From rd (Fall) to rd (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) rd (Fall) setup and hold " "Critical Warning: From clk (Fall) to rd (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rw\[0\] (Rise) rd (Fall) setup and hold " "Critical Warning: From rw\[0\] (Rise) to rd (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rw\[0\] (Fall) rd (Fall) setup and hold " "Critical Warning: From rw\[0\] (Fall) to rd (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rd (Rise) rd (Fall) setup and hold " "Critical Warning: From rd (Rise) to rd (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN A14 (CLK10, DIFFCLK_4n)) " "Info: Automatically promoted node clk~input (placed in PIN A14 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 6 -1 0 } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux100~0  " "Info: Automatically promoted node Mux100~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 88 -1 0 } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux100~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux92~0  " "Info: Automatically promoted node Mux92~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC~44 " "Info: Destination node PC~44" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC~44 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC~46 " "Info: Destination node PC~46" {  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 23 -1 0 } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC~46 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 88 -1 0 } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux92~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "temp\[0\]~0  " "Info: Automatically promoted node temp\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 16 -1 0 } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[0]~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux111~0  " "Info: Automatically promoted node Mux111~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 49 -1 0 } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux111~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux117~0  " "Info: Automatically promoted node Mux117~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 49 -1 0 } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux117~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux121~0  " "Info: Automatically promoted node Mux121~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 49 -1 0 } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux121~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux122~0  " "Info: Automatically promoted node Mux122~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 49 -1 0 } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux122~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux123~0  " "Info: Automatically promoted node Mux123~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 49 -1 0 } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux123~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux124~0  " "Info: Automatically promoted node Mux124~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 49 -1 0 } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux124~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux126~0  " "Info: Automatically promoted node Mux126~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 49 -1 0 } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux126~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux127~0  " "Info: Automatically promoted node Mux127~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 49 -1 0 } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux127~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X34_Y22 X44_Y32 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." {  } {  } 0 0 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sel\[2\] GND " "Info: Pin sel\[2\] has GND driving its datain port" {  } { { "g:/program files (x86)/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files (x86)/quartus/bin/pin_planner.ppl" { sel[2] } } } { "g:/program files (x86)/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/program files (x86)/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel\[2\]" } } } } { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 114 -1 0 } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led7\[7\] GND " "Info: Pin led7\[7\] has GND driving its datain port" {  } { { "g:/program files (x86)/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/program files (x86)/quartus/bin/pin_planner.ppl" { led7[7] } } } { "g:/program files (x86)/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/program files (x86)/quartus/bin/Assignment Editor.qase" 1 { { 0 "led7\[7\]" } } } } { "yunsuan.vhd" "" { Text "J:/计算机组成原理实验/5/yunsuan.vhd" 13 -1 0 } } { "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { led7[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 78 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Info: Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 13:12:57 2017 " "Info: Processing ended: Sat May 27 13:12:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
