{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632900281497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632900281512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 15:24:41 2021 " "Processing started: Wed Sep 29 15:24:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632900281512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632900281512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632900281512 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1632900281833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_port.v 1 1 " "Found 1 design units, including 1 entities, in source file write_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_port " "Found entity 1: write_port" {  } { { "write_port.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/write_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632900290256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632900290256 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate32.v(12) " "Verilog HDL warning at tristate32.v(12): extended using \"x\" or \"z\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1632900290256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate32.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate32 " "Found entity 1: tristate32" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632900290256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632900290256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_buffer.v 0 0 " "Found 0 design units, including 0 entities, in source file test_buffer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632900290256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 SR_Latch " "Found entity 1: SR_Latch" {  } { { "SR_Latch.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/SR_Latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632900290256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632900290256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register0.v 1 1 " "Found 1 design units, including 1 entities, in source file register0.v" { { "Info" "ISGN_ENTITY_NAME" "1 register0 " "Found entity 1: register0" {  } { { "register0.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/register0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632900290256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632900290256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632900290256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632900290256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632900290256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632900290256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632900290256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632900290256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632900290272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632900290272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec5_32.v 1 1 " "Found 1 design units, including 1 entities, in source file dec5_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec5_32 " "Found entity 1: dec5_32" {  } { { "dec5_32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec5_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632900290272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632900290272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3_8 " "Found entity 1: dec3_8" {  } { { "dec3_8.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632900290272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632900290272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file dec2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2_4 " "Found entity 1: dec2_4" {  } { { "dec2_4.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632900290272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632900290272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_Latch " "Found entity 1: D_Latch" {  } { { "D_Latch.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/D_Latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632900290272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632900290272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632900290272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632900290272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632900290303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec5_32 dec5_32:d1 " "Elaborating entity \"dec5_32\" for hierarchy \"dec5_32:d1\"" {  } { { "regfile.v" "d1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632900290303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_4 dec5_32:d1\|dec2_4:d1 " "Elaborating entity \"dec2_4\" for hierarchy \"dec5_32:d1\|dec2_4:d1\"" {  } { { "dec5_32.v" "d1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec5_32.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632900290303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3_8 dec5_32:d1\|dec3_8:d2 " "Elaborating entity \"dec3_8\" for hierarchy \"dec5_32:d1\|dec3_8:d2\"" {  } { { "dec5_32.v" "d2" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec5_32.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632900290303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register0 register0:r0 " "Elaborating entity \"register0\" for hierarchy \"register0:r0\"" {  } { { "regfile.v" "r0" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632900290303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:wtoReg\[1\].r_n " "Elaborating entity \"register\" for hierarchy \"register:wtoReg\[1\].r_n\"" {  } { { "regfile.v" "wtoReg\[1\].r_n" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632900290303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate32 tristate32:Readport1\[0\].t_n " "Elaborating entity \"tristate32\" for hierarchy \"tristate32:Readport1\[0\].t_n\"" {  } { { "regfile.v" "Readport1\[0\].t_n" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632900290318 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1632900290453 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1632900290453 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1632900290453 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1632900290453 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1632900290453 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1632900290453 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1632900290453 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1632900290453 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1632900290470 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1632900290470 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1632900290470 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1632900291152 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[0\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[0\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[1\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[1\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[2\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[2\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[3\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[3\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[4\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[4\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[5\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[5\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[6\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[6\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[7\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[7\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[8\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[8\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[9\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[9\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[10\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[10\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[11\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[11\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[12\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[12\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[13\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[13\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[14\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[14\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[15\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[15\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[16\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[16\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[17\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[17\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[18\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[18\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[19\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[19\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[20\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[20\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[21\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[21\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[22\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[22\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[23\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[23\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[24\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[24\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[25\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[25\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[26\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[26\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[27\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[27\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[28\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[28\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[29\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[29\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[30\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[30\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport1\[0\].t_n\|out\[31\]~synth " "Node \"tristate32:Readport1\[0\].t_n\|out\[31\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[0\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[0\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[1\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[1\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[2\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[2\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[3\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[3\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[4\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[4\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[5\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[5\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[6\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[6\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[7\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[7\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[8\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[8\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[9\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[9\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[10\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[10\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[11\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[11\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[12\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[12\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[13\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[13\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[14\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[14\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[15\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[15\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[16\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[16\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[17\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[17\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[18\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[18\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[19\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[19\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[20\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[20\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[21\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[21\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[22\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[22\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[23\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[23\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[24\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[24\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[25\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[25\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[26\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[26\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[27\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[27\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[28\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[28\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[29\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[29\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[30\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[30\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tristate32:Readport2\[0\].t_n\|out\[31\]~synth " "Node \"tristate32:Readport2\[0\].t_n\|out\[31\]~synth\"" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1632900291588 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1632900291588 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632900291683 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hb/Desktop/ece550/ECE_550/Project2/output_files/regfile.map.smsg " "Generated suppressed messages file C:/Users/hb/Desktop/ece550/ECE_550/Project2/output_files/regfile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632900292729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632900292866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632900292866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2618 " "Implemented 2618 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632900293016 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632900293016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2504 " "Implemented 2504 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632900293016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632900293016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4970 " "Peak virtual memory: 4970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632900293036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 15:24:53 2021 " "Processing ended: Wed Sep 29 15:24:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632900293036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632900293036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632900293036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632900293036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1632900294217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632900294233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 15:24:53 2021 " "Processing started: Wed Sep 29 15:24:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632900294233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1632900294233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off regfile -c regfile " "Command: quartus_fit --read_settings_files=off --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1632900294233 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1632900294328 ""}
{ "Info" "0" "" "Project  = regfile" {  } {  } 0 0 "Project  = regfile" 0 0 "Fitter" 0 0 1632900294328 ""}
{ "Info" "0" "" "Revision = regfile" {  } {  } 0 0 "Revision = regfile" 0 0 "Fitter" 0 0 1632900294328 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1632900294404 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "regfile EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"regfile\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1632900294420 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632900294467 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632900294467 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1632900294756 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1632900294761 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632900294871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632900294871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632900294871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632900294871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632900294871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632900294871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632900294871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632900294871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632900294871 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1632900294871 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hb/Desktop/ece550/ECE_550/Project2/" { { 0 { 0 ""} 0 2999 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632900294878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hb/Desktop/ece550/ECE_550/Project2/" { { 0 { 0 ""} 0 3001 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632900294878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hb/Desktop/ece550/ECE_550/Project2/" { { 0 { 0 ""} 0 3003 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632900294878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hb/Desktop/ece550/ECE_550/Project2/" { { 0 { 0 ""} 0 3005 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632900294878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/hb/Desktop/ece550/ECE_550/Project2/" { { 0 { 0 ""} 0 3007 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1632900294878 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1632900294878 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1632900294881 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "114 114 " "No exact pin location assignment(s) for 114 pins of 114 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1632900295856 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "regfile.sdc " "Synopsys Design Constraints File file not found: 'regfile.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1632900296191 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1632900296191 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1632900296211 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1632900296211 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1632900296212 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632900296467 ""}  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hb/Desktop/ece550/ECE_550/Project2/" { { 0 { 0 ""} 0 2956 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632900296467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl_reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node ctrl_reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1632900296467 ""}  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/hb/Desktop/ece550/ECE_550/Project2/" { { 0 { 0 ""} 0 2957 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1632900296467 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1632900296801 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632900296804 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632900296804 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632900296807 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632900296812 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1632900296816 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1632900296816 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1632900296818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1632900296902 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1632900296905 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1632900296905 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "112 unused 2.5V 48 64 0 " "Number of I/O pins in group: 112 (unused VREF, 2.5V VCCIO, 48 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1632900296909 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1632900296909 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1632900296909 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632900296910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632900296910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632900296910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632900296910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632900296910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632900296910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632900296910 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632900296910 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1632900296910 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1632900296910 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632900297347 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1632900297347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1632900300651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632900301182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1632900301221 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1632900303437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632900303437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1632900303839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/hb/Desktop/ece550/ECE_550/Project2/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1632900306800 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1632900306800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1632900307243 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1632900307243 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1632900307243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632900307244 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1632900307373 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632900307389 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632900307815 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632900307816 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632900308232 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632900308747 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hb/Desktop/ece550/ECE_550/Project2/output_files/regfile.fit.smsg " "Generated suppressed messages file C:/Users/hb/Desktop/ece550/ECE_550/Project2/output_files/regfile.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1632900309516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5499 " "Peak virtual memory: 5499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632900309943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 15:25:09 2021 " "Processing ended: Wed Sep 29 15:25:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632900309943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632900309943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632900309943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1632900309943 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1632900311002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632900311010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 15:25:10 2021 " "Processing started: Wed Sep 29 15:25:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632900311010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1632900311010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off regfile -c regfile " "Command: quartus_asm --read_settings_files=off --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1632900311010 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1632900313359 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1632900313442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632900313679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 15:25:13 2021 " "Processing ended: Wed Sep 29 15:25:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632900313679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632900313679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632900313679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1632900313679 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1632900314278 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1632900314849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632900314857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 15:25:14 2021 " "Processing started: Wed Sep 29 15:25:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632900314857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900314857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta regfile -c regfile " "Command: quartus_sta regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900314857 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1632900314946 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900315100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900315153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900315153 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "regfile.sdc " "Synopsys Design Constraints File file not found: 'regfile.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900315604 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900315604 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1632900315604 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900315604 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900315620 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900315620 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1632900315620 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1632900315620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900315620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900315635 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900315635 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900315635 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900315635 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1632900315635 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900315635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632900315635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632900315635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1277.720 clock  " "   -3.000           -1277.720 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632900315635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900315635 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1632900315668 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900315684 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316120 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316213 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1632900316213 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632900316229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632900316229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1277.720 clock  " "   -3.000           -1277.720 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632900316229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316229 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1632900316244 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316338 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1632900316338 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632900316338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632900316338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1055.874 clock  " "   -3.000           -1055.874 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632900316338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316338 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316726 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5031 " "Peak virtual memory: 5031 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632900316809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 15:25:16 2021 " "Processing ended: Wed Sep 29 15:25:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632900316809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632900316809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632900316809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900316809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1632900317836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632900317843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 15:25:17 2021 " "Processing started: Wed Sep 29 15:25:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632900317843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1632900317843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off regfile -c regfile " "Command: quartus_eda --read_settings_files=off --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1632900317843 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_85c_slow.vo C:/Users/hb/Desktop/ece550/ECE_550/Project2/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_85c_slow.vo in folder \"C:/Users/hb/Desktop/ece550/ECE_550/Project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632900318581 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_0c_slow.vo C:/Users/hb/Desktop/ece550/ECE_550/Project2/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_0c_slow.vo in folder \"C:/Users/hb/Desktop/ece550/ECE_550/Project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632900318782 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_min_1200mv_0c_fast.vo C:/Users/hb/Desktop/ece550/ECE_550/Project2/simulation/modelsim/ simulation " "Generated file regfile_min_1200mv_0c_fast.vo in folder \"C:/Users/hb/Desktop/ece550/ECE_550/Project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632900318971 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile.vo C:/Users/hb/Desktop/ece550/ECE_550/Project2/simulation/modelsim/ simulation " "Generated file regfile.vo in folder \"C:/Users/hb/Desktop/ece550/ECE_550/Project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632900319161 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_85c_v_slow.sdo C:/Users/hb/Desktop/ece550/ECE_550/Project2/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/hb/Desktop/ece550/ECE_550/Project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632900319350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_0c_v_slow.sdo C:/Users/hb/Desktop/ece550/ECE_550/Project2/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/hb/Desktop/ece550/ECE_550/Project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632900319523 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_min_1200mv_0c_v_fast.sdo C:/Users/hb/Desktop/ece550/ECE_550/Project2/simulation/modelsim/ simulation " "Generated file regfile_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/hb/Desktop/ece550/ECE_550/Project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632900319715 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_v.sdo C:/Users/hb/Desktop/ece550/ECE_550/Project2/simulation/modelsim/ simulation " "Generated file regfile_v.sdo in folder \"C:/Users/hb/Desktop/ece550/ECE_550/Project2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632900319896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632900319950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 15:25:19 2021 " "Processing ended: Wed Sep 29 15:25:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632900319950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632900319950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632900319950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1632900319950 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Quartus Prime Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1632900320552 ""}
