--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1179 paths analyzed, 542 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.244ns.
--------------------------------------------------------------------------------
Slack:                  15.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rng/M_w_q_11 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.188ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.295 - 0.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rng/M_w_q_11 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.AQ      Tcko                  0.430   M_rng_num[12]
                                                       rng/M_w_q_11
    SLICE_X19Y30.B2      net (fanout=3)        1.391   M_rng_num[11]
    SLICE_X19Y30.B       Tilo                  0.259   M_rng_num[15]_GND_1_o_LessThan_10_o21
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o22
    SLICE_X13Y31.C2      net (fanout=1)        1.055   M_rng_num[15]_GND_1_o_LessThan_10_o21
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o23
    SLICE_X13Y31.D6      net (fanout=2)        0.421   M_rng_num[15]_GND_1_o_LessThan_10_o
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.188ns (1.321ns logic, 2.867ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  15.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rng/M_w_q_11 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.126ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.295 - 0.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rng/M_w_q_11 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y28.AQ      Tcko                  0.430   M_rng_num[12]
                                                       rng/M_w_q_11
    SLICE_X19Y30.B2      net (fanout=3)        1.391   M_rng_num[11]
    SLICE_X19Y30.B       Tilo                  0.259   M_rng_num[15]_GND_1_o_LessThan_10_o21
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o22
    SLICE_X13Y31.C2      net (fanout=1)        1.055   M_rng_num[15]_GND_1_o_LessThan_10_o21
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o23
    SLICE_X13Y31.B4      net (fanout=2)        0.359   M_rng_num[15]_GND_1_o_LessThan_10_o
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.126ns (1.321ns logic, 2.805ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  15.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.076ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.183 - 0.198)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.BQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_4
    SLICE_X9Y36.A2       net (fanout=5)        1.303   M_ctr_q_4
    SLICE_X9Y36.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X13Y39.A2      net (fanout=18)       1.711   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X13Y39.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_11_rstpot
                                                       seg/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.076ns (1.062ns logic, 3.014ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  15.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.064ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.183 - 0.198)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.BQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_4
    SLICE_X9Y36.A2       net (fanout=5)        1.303   M_ctr_q_4
    SLICE_X9Y36.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X13Y39.C2      net (fanout=18)       1.699   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X13Y39.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_13_rstpot
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.064ns (1.062ns logic, 3.002ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  15.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rng/M_w_q_10 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.044ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.295 - 0.321)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rng/M_w_q_10 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.DQ      Tcko                  0.476   M_rng_num[10]
                                                       rng/M_w_q_10
    SLICE_X19Y30.B1      net (fanout=3)        1.201   M_rng_num[10]
    SLICE_X19Y30.B       Tilo                  0.259   M_rng_num[15]_GND_1_o_LessThan_10_o21
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o22
    SLICE_X13Y31.C2      net (fanout=1)        1.055   M_rng_num[15]_GND_1_o_LessThan_10_o21
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o23
    SLICE_X13Y31.D6      net (fanout=2)        0.421   M_rng_num[15]_GND_1_o_LessThan_10_o
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.044ns (1.367ns logic, 2.677ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  15.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.027ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.183 - 0.198)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_5
    SLICE_X9Y36.A1       net (fanout=5)        1.254   M_ctr_q_5
    SLICE_X9Y36.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X13Y39.A2      net (fanout=18)       1.711   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X13Y39.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_11_rstpot
                                                       seg/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (1.062ns logic, 2.965ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  15.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.015ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.183 - 0.198)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_5
    SLICE_X9Y36.A1       net (fanout=5)        1.254   M_ctr_q_5
    SLICE_X9Y36.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X13Y39.C2      net (fanout=18)       1.699   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X13Y39.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_13_rstpot
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.015ns (1.062ns logic, 2.953ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  15.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rng/M_w_q_6 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.986ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.295 - 0.321)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rng/M_w_q_6 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.DQ      Tcko                  0.476   M_rng_num[6]
                                                       rng/M_w_q_6
    SLICE_X19Y30.B5      net (fanout=3)        1.143   M_rng_num[6]
    SLICE_X19Y30.B       Tilo                  0.259   M_rng_num[15]_GND_1_o_LessThan_10_o21
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o22
    SLICE_X13Y31.C2      net (fanout=1)        1.055   M_rng_num[15]_GND_1_o_LessThan_10_o21
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o23
    SLICE_X13Y31.D6      net (fanout=2)        0.421   M_rng_num[15]_GND_1_o_LessThan_10_o
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.986ns (1.367ns logic, 2.619ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  15.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rng/M_w_q_10 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.982ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.295 - 0.321)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rng/M_w_q_10 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.DQ      Tcko                  0.476   M_rng_num[10]
                                                       rng/M_w_q_10
    SLICE_X19Y30.B1      net (fanout=3)        1.201   M_rng_num[10]
    SLICE_X19Y30.B       Tilo                  0.259   M_rng_num[15]_GND_1_o_LessThan_10_o21
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o22
    SLICE_X13Y31.C2      net (fanout=1)        1.055   M_rng_num[15]_GND_1_o_LessThan_10_o21
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o23
    SLICE_X13Y31.B4      net (fanout=2)        0.359   M_rng_num[15]_GND_1_o_LessThan_10_o
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (1.367ns logic, 2.615ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  15.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rng/M_w_q_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.973ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.295 - 0.320)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rng/M_w_q_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BMUX    Tshcko                0.576   rng/M_z_q[3]
                                                       rng/M_w_q_1
    SLICE_X19Y30.A3      net (fanout=2)        1.250   M_rng_num[1]
    SLICE_X19Y30.A       Tilo                  0.259   M_rng_num[15]_GND_1_o_LessThan_10_o21
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o21
    SLICE_X13Y31.C4      net (fanout=1)        0.835   M_rng_num[15]_GND_1_o_LessThan_10_o2
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o23
    SLICE_X13Y31.D6      net (fanout=2)        0.421   M_rng_num[15]_GND_1_o_LessThan_10_o
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.973ns (1.467ns logic, 2.506ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  16.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rng/M_w_q_6 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.924ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.295 - 0.321)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rng/M_w_q_6 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.DQ      Tcko                  0.476   M_rng_num[6]
                                                       rng/M_w_q_6
    SLICE_X19Y30.B5      net (fanout=3)        1.143   M_rng_num[6]
    SLICE_X19Y30.B       Tilo                  0.259   M_rng_num[15]_GND_1_o_LessThan_10_o21
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o22
    SLICE_X13Y31.C2      net (fanout=1)        1.055   M_rng_num[15]_GND_1_o_LessThan_10_o21
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o23
    SLICE_X13Y31.B4      net (fanout=2)        0.359   M_rng_num[15]_GND_1_o_LessThan_10_o
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.924ns (1.367ns logic, 2.557ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  16.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.944ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.AMUX    Tshcko                0.518   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd1
    SLICE_X13Y41.C2      net (fanout=9)        1.550   M_state_q_FSM_FFd1
    SLICE_X13Y41.C       Tilo                  0.259   myCounter
                                                       M_state_q_FSM_FFd4-In1
    SLICE_X13Y31.D1      net (fanout=1)        1.244   M_state_q_FSM_FFd4-In1
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.944ns (1.150ns logic, 2.794ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  16.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rng/M_w_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.911ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.295 - 0.320)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rng/M_w_q_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BMUX    Tshcko                0.576   rng/M_z_q[3]
                                                       rng/M_w_q_1
    SLICE_X19Y30.A3      net (fanout=2)        1.250   M_rng_num[1]
    SLICE_X19Y30.A       Tilo                  0.259   M_rng_num[15]_GND_1_o_LessThan_10_o21
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o21
    SLICE_X13Y31.C4      net (fanout=1)        0.835   M_rng_num[15]_GND_1_o_LessThan_10_o2
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o23
    SLICE_X13Y31.B4      net (fanout=2)        0.359   M_rng_num[15]_GND_1_o_LessThan_10_o
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.911ns (1.467ns logic, 2.444ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  16.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rng/M_w_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.880ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.295 - 0.320)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rng/M_w_q_0 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AMUX    Tshcko                0.576   rng/M_z_q[3]
                                                       rng/M_w_q_0
    SLICE_X19Y30.A1      net (fanout=2)        1.157   M_rng_num[0]
    SLICE_X19Y30.A       Tilo                  0.259   M_rng_num[15]_GND_1_o_LessThan_10_o21
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o21
    SLICE_X13Y31.C4      net (fanout=1)        0.835   M_rng_num[15]_GND_1_o_LessThan_10_o2
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o23
    SLICE_X13Y31.D6      net (fanout=2)        0.421   M_rng_num[15]_GND_1_o_LessThan_10_o
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.880ns (1.467ns logic, 2.413ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  16.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rng/M_w_q_7 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.878ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.295 - 0.321)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rng/M_w_q_7 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.AQ      Tcko                  0.476   M_rng_num[10]
                                                       rng/M_w_q_7
    SLICE_X19Y30.B3      net (fanout=3)        1.035   M_rng_num[7]
    SLICE_X19Y30.B       Tilo                  0.259   M_rng_num[15]_GND_1_o_LessThan_10_o21
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o22
    SLICE_X13Y31.C2      net (fanout=1)        1.055   M_rng_num[15]_GND_1_o_LessThan_10_o21
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o23
    SLICE_X13Y31.D6      net (fanout=2)        0.421   M_rng_num[15]_GND_1_o_LessThan_10_o
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (1.367ns logic, 2.511ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  16.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.185 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X12Y36.B3      net (fanout=5)        0.863   M_ctr_q_1
    SLICE_X12Y36.COUT    Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_1_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y37.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y38.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y39.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y40.BMUX    Tcinb                 0.310   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X11Y38.C4      net (fanout=1)        1.057   seg/ctr/Result[17]
    SLICE_X11Y38.CLK     Tas                   0.373   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (1.875ns logic, 2.011ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack:                  16.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rng/M_w_q_8 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.862ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.295 - 0.321)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rng/M_w_q_8 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.BQ      Tcko                  0.476   M_rng_num[10]
                                                       rng/M_w_q_8
    SLICE_X19Y30.B4      net (fanout=3)        1.019   M_rng_num[8]
    SLICE_X19Y30.B       Tilo                  0.259   M_rng_num[15]_GND_1_o_LessThan_10_o21
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o22
    SLICE_X13Y31.C2      net (fanout=1)        1.055   M_rng_num[15]_GND_1_o_LessThan_10_o21
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o23
    SLICE_X13Y31.D6      net (fanout=2)        0.421   M_rng_num[15]_GND_1_o_LessThan_10_o
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.367ns logic, 2.495ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  16.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.874ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.BQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_4
    SLICE_X9Y36.A2       net (fanout=5)        1.303   M_ctr_q_4
    SLICE_X9Y36.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X13Y37.A2      net (fanout=18)       1.509   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X13Y37.CLK     Tas                   0.373   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_3_rstpot
                                                       seg/ctr/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.874ns (1.062ns logic, 2.812ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  16.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rng/M_w_q_5 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.845ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.295 - 0.321)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rng/M_w_q_5 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.CQ      Tcko                  0.476   M_rng_num[6]
                                                       rng/M_w_q_5
    SLICE_X19Y30.A2      net (fanout=3)        1.222   M_rng_num[5]
    SLICE_X19Y30.A       Tilo                  0.259   M_rng_num[15]_GND_1_o_LessThan_10_o21
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o21
    SLICE_X13Y31.C4      net (fanout=1)        0.835   M_rng_num[15]_GND_1_o_LessThan_10_o2
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o23
    SLICE_X13Y31.D6      net (fanout=2)        0.421   M_rng_num[15]_GND_1_o_LessThan_10_o
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (1.367ns logic, 2.478ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  16.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.833ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.183 - 0.198)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_3
    SLICE_X9Y36.A4       net (fanout=5)        1.060   M_ctr_q_3
    SLICE_X9Y36.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X13Y39.A2      net (fanout=18)       1.711   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X13Y39.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_11_rstpot
                                                       seg/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.833ns (1.062ns logic, 2.771ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  16.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rng/M_w_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.818ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.295 - 0.320)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rng/M_w_q_0 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.AMUX    Tshcko                0.576   rng/M_z_q[3]
                                                       rng/M_w_q_0
    SLICE_X19Y30.A1      net (fanout=2)        1.157   M_rng_num[0]
    SLICE_X19Y30.A       Tilo                  0.259   M_rng_num[15]_GND_1_o_LessThan_10_o21
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o21
    SLICE_X13Y31.C4      net (fanout=1)        0.835   M_rng_num[15]_GND_1_o_LessThan_10_o2
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o23
    SLICE_X13Y31.B4      net (fanout=2)        0.359   M_rng_num[15]_GND_1_o_LessThan_10_o
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.818ns (1.467ns logic, 2.351ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  16.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rng/M_w_q_7 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.816ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.295 - 0.321)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rng/M_w_q_7 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.AQ      Tcko                  0.476   M_rng_num[10]
                                                       rng/M_w_q_7
    SLICE_X19Y30.B3      net (fanout=3)        1.035   M_rng_num[7]
    SLICE_X19Y30.B       Tilo                  0.259   M_rng_num[15]_GND_1_o_LessThan_10_o21
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o22
    SLICE_X13Y31.C2      net (fanout=1)        1.055   M_rng_num[15]_GND_1_o_LessThan_10_o21
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o23
    SLICE_X13Y31.B4      net (fanout=2)        0.359   M_rng_num[15]_GND_1_o_LessThan_10_o
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.816ns (1.367ns logic, 2.449ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  16.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.821ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.185 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X12Y36.B3      net (fanout=5)        0.863   M_ctr_q_1
    SLICE_X12Y36.COUT    Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_1_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X12Y37.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X12Y38.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X12Y39.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X12Y40.CIN     net (fanout=1)        0.082   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X12Y40.AMUX    Tcina                 0.220   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X11Y38.B3      net (fanout=1)        1.082   seg/ctr/Result[16]
    SLICE_X11Y38.CLK     Tas                   0.373   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.821ns (1.785ns logic, 2.036ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  16.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.821ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.183 - 0.198)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_3
    SLICE_X9Y36.A4       net (fanout=5)        1.060   M_ctr_q_3
    SLICE_X9Y36.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X13Y39.C2      net (fanout=18)       1.699   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X13Y39.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_13_rstpot
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.821ns (1.062ns logic, 2.759ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  16.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.691 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    SLICE_X23Y36.D2      net (fanout=9)        2.122   M_state_q_FSM_FFd2
    SLICE_X23Y36.D       Tilo                  0.259   _n0094_inv
                                                       _n0094_inv1
    SLICE_X22Y35.SR      net (fanout=2)        0.562   _n0094_inv
    SLICE_X22Y35.CLK     Tsrck                 0.429   M_val_q[3]
                                                       M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (1.118ns logic, 2.684ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  16.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rng/M_w_q_8 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.800ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.295 - 0.321)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rng/M_w_q_8 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.BQ      Tcko                  0.476   M_rng_num[10]
                                                       rng/M_w_q_8
    SLICE_X19Y30.B4      net (fanout=3)        1.019   M_rng_num[8]
    SLICE_X19Y30.B       Tilo                  0.259   M_rng_num[15]_GND_1_o_LessThan_10_o21
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o22
    SLICE_X13Y31.C2      net (fanout=1)        1.055   M_rng_num[15]_GND_1_o_LessThan_10_o21
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o23
    SLICE_X13Y31.B4      net (fanout=2)        0.359   M_rng_num[15]_GND_1_o_LessThan_10_o
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.800ns (1.367ns logic, 2.433ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  16.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.825ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_5
    SLICE_X9Y36.A1       net (fanout=5)        1.254   M_ctr_q_5
    SLICE_X9Y36.A        Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X13Y37.A2      net (fanout=18)       1.509   seg/ctr/GND_4_o_GND_4_o_equal_2_o_03
    SLICE_X13Y37.CLK     Tas                   0.373   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_3_rstpot
                                                       seg/ctr/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.825ns (1.062ns logic, 2.763ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  16.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.691 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.AQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd2
    SLICE_X23Y36.D2      net (fanout=9)        2.122   M_state_q_FSM_FFd2
    SLICE_X23Y36.D       Tilo                  0.259   _n0094_inv
                                                       _n0094_inv1
    SLICE_X22Y35.SR      net (fanout=2)        0.562   _n0094_inv
    SLICE_X22Y35.CLK     Tsrck                 0.418   M_val_q[3]
                                                       M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (1.107ns logic, 2.684ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  16.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rng/M_w_q_5 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.783ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.295 - 0.321)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rng/M_w_q_5 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.CQ      Tcko                  0.476   M_rng_num[6]
                                                       rng/M_w_q_5
    SLICE_X19Y30.A2      net (fanout=3)        1.222   M_rng_num[5]
    SLICE_X19Y30.A       Tilo                  0.259   M_rng_num[15]_GND_1_o_LessThan_10_o21
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o21
    SLICE_X13Y31.C4      net (fanout=1)        0.835   M_rng_num[15]_GND_1_o_LessThan_10_o2
    SLICE_X13Y31.C       Tilo                  0.259   M_state_q_FSM_FFd4
                                                       M_rng_num[15]_GND_1_o_LessThan_10_o23
    SLICE_X13Y31.B4      net (fanout=2)        0.359   M_rng_num[15]_GND_1_o_LessThan_10_o
    SLICE_X13Y31.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3-In
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.783ns (1.367ns logic, 2.416ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  16.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          sc/M_stateCounter2_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.809ns (Levels of Logic = 7)
  Clock Path Skew:      0.002ns (0.618 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to sc/M_stateCounter2_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_3
    SLICE_X10Y33.D5      net (fanout=5)        1.242   M_ctr_q_3
    SLICE_X10Y33.COUT    Topcyd                0.290   sc/Madd_M_stateCounter2_d_cy[3]
                                                       M_ctr_q_3_rt.2
                                                       sc/Madd_M_stateCounter2_d_cy<3>
    SLICE_X10Y34.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter2_d_cy[3]
    SLICE_X10Y34.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter2_d_cy[7]
                                                       sc/Madd_M_stateCounter2_d_cy<7>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter2_d_cy[7]
    SLICE_X10Y35.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter2_d_cy[11]
                                                       sc/Madd_M_stateCounter2_d_cy<11>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter2_d_cy[11]
    SLICE_X10Y36.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter2_d_cy[15]
                                                       sc/Madd_M_stateCounter2_d_cy<15>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter2_d_cy[15]
    SLICE_X10Y37.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter2_d_cy[19]
                                                       sc/Madd_M_stateCounter2_d_cy<19>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter2_d_cy[19]
    SLICE_X10Y38.BMUX    Tcinb                 0.277   sc/M_stateCounter2_d[21]
                                                       sc/Madd_M_stateCounter2_d_xor<21>
    SLICE_X11Y41.B3      net (fanout=1)        0.818   sc/M_stateCounter2_d[21]
    SLICE_X11Y41.CLK     Tas                   0.373   M_sc_inc_state3
                                                       sc/Mmux_M_stateCounter2_d<21>11
                                                       sc/M_stateCounter2_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.809ns (1.734ns logic, 2.075ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter1_q[21]/CLK
  Logical resource: sc/M_stateCounter1_q_20/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sc/M_stateCounter1_q[21]/CLK
  Logical resource: sc/M_stateCounter1_q_21/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[5]/CLK
  Logical resource: rng/M_x_q_10/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[5]/CLK
  Logical resource: rng/M_x_q_0/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[5]/CLK
  Logical resource: rng/M_x_q_20/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[5]/CLK
  Logical resource: rng/M_x_q_1/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[5]/CLK
  Logical resource: rng/M_x_q_4/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[5]/CLK
  Logical resource: rng/M_x_q_3/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[5]/CLK
  Logical resource: rng/M_x_q_6/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[5]/CLK
  Logical resource: rng/M_x_q_5/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[23]/CLK
  Logical resource: rng/M_x_q_7/CK
  Location pin: SLICE_X20Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[23]/CLK
  Logical resource: rng/M_x_q_17/CK
  Location pin: SLICE_X20Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[23]/CLK
  Logical resource: rng/M_x_q_19/CK
  Location pin: SLICE_X20Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[23]/CLK
  Logical resource: rng/M_x_q_18/CK
  Location pin: SLICE_X20Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[23]/CLK
  Logical resource: rng/M_x_q_22/CK
  Location pin: SLICE_X20Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[23]/CLK
  Logical resource: rng/M_x_q_21/CK
  Location pin: SLICE_X20Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[23]/CLK
  Logical resource: rng/M_x_q_24/CK
  Location pin: SLICE_X20Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_x_q[23]/CLK
  Logical resource: rng/M_x_q_23/CK
  Location pin: SLICE_X20Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[3]/CLK
  Logical resource: rng/M_w_q_0/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[3]/CLK
  Logical resource: rng/M_z_q_0/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[3]/CLK
  Logical resource: rng/M_w_q_1/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[3]/CLK
  Logical resource: rng/M_z_q_1/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[3]/CLK
  Logical resource: rng/M_w_q_2/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[3]/CLK
  Logical resource: rng/M_z_q_2/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rng/M_z_q[3]/CLK
  Logical resource: rng/M_z_q_4/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.244|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1179 paths, 0 nets, and 626 connections

Design statistics:
   Minimum period:   4.244ns{1}   (Maximum frequency: 235.627MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 02 03:07:15 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



