xst -intstyle ise -filter "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/iseconfig/filter.filter" -ifn "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/vhdl_wrapper_for_verilog.xst" -ofn "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/vhdl_wrapper_for_verilog.syr" 
ngdbuild -filter "iseconfig/filter.filter" -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc atlys.ucf -p xc6slx45-csg324-3 vhdl_wrapper_for_verilog.ngc vhdl_wrapper_for_verilog.ngd  
map -filter "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/iseconfig/filter.filter" -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o vhdl_wrapper_for_verilog_map.ncd vhdl_wrapper_for_verilog.ngd vhdl_wrapper_for_verilog.pcf 
xst -intstyle ise -filter "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/iseconfig/filter.filter" -ifn "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/vhdl_wrapper_for_verilog.xst" -ofn "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/vhdl_wrapper_for_verilog.syr" 
ngdbuild -filter "iseconfig/filter.filter" -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc atlys.ucf -p xc6slx45-csg324-3 vhdl_wrapper_for_verilog.ngc vhdl_wrapper_for_verilog.ngd  
map -filter "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/iseconfig/filter.filter" -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o vhdl_wrapper_for_verilog_map.ncd vhdl_wrapper_for_verilog.ngd vhdl_wrapper_for_verilog.pcf 
xst -intstyle ise -filter "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/iseconfig/filter.filter" -ifn "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/vhdl_wrapper_for_verilog.xst" -ofn "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/vhdl_wrapper_for_verilog.syr" 
ngdbuild -filter "iseconfig/filter.filter" -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc atlys.ucf -p xc6slx45-csg324-3 vhdl_wrapper_for_verilog.ngc vhdl_wrapper_for_verilog.ngd  
map -filter "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/iseconfig/filter.filter" -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o vhdl_wrapper_for_verilog_map.ncd vhdl_wrapper_for_verilog.ngd vhdl_wrapper_for_verilog.pcf 
par -filter "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/iseconfig/filter.filter" -w -intstyle ise -ol high -mt off vhdl_wrapper_for_verilog_map.ncd vhdl_wrapper_for_verilog.ncd vhdl_wrapper_for_verilog.pcf 
trce -filter /home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml vhdl_wrapper_for_verilog.twx vhdl_wrapper_for_verilog.ncd -o vhdl_wrapper_for_verilog.twr vhdl_wrapper_for_verilog.pcf -ucf atlys.ucf 
bitgen -filter "iseconfig/filter.filter" -intstyle ise -f vhdl_wrapper_for_verilog.ut vhdl_wrapper_for_verilog.ncd 
xst -intstyle ise -filter "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/iseconfig/filter.filter" -ifn "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/vhdl_wrapper_for_verilog.xst" -ofn "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/vhdl_wrapper_for_verilog.syr" 
ngdbuild -filter "iseconfig/filter.filter" -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc atlys.ucf -p xc6slx45-csg324-3 vhdl_wrapper_for_verilog.ngc vhdl_wrapper_for_verilog.ngd  
map -filter "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/iseconfig/filter.filter" -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o vhdl_wrapper_for_verilog_map.ncd vhdl_wrapper_for_verilog.ngd vhdl_wrapper_for_verilog.pcf 
par -filter "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/iseconfig/filter.filter" -w -intstyle ise -ol high -mt off vhdl_wrapper_for_verilog_map.ncd vhdl_wrapper_for_verilog.ncd vhdl_wrapper_for_verilog.pcf 
trce -filter /home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/atlys_ddr_test/iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml vhdl_wrapper_for_verilog.twx vhdl_wrapper_for_verilog.ncd -o vhdl_wrapper_for_verilog.twr vhdl_wrapper_for_verilog.pcf -ucf atlys.ucf 
bitgen -filter "iseconfig/filter.filter" -intstyle ise -f vhdl_wrapper_for_verilog.ut vhdl_wrapper_for_verilog.ncd 
