<dec f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.h' l='97' type='bool llvm::RISCVInstrInfo::areMemAccessesTriviallyDisjoint(const llvm::MachineInstr &amp; MIa, const llvm::MachineInstr &amp; MIb) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1756' c='_ZNK4llvm15TargetInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_'/>
<def f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='670' ll='699' type='bool llvm::RISCVInstrInfo::areMemAccessesTriviallyDisjoint(const llvm::MachineInstr &amp; MIa, const llvm::MachineInstr &amp; MIb) const'/>
