{
  "Top": "matrixmul",
  "RtlTop": "matrixmul",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_sdx -optimization_level=none",
      "config_sdx -target=none",
      "config_export -vivado_optimization_level=2"
    ]},
  "Args": {
    "a": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "char",
        "dataWidth": "8",
        "arraySizes": [
          "3",
          "3"
        ],
        "interfaceRef": "a"
      }
    },
    "b": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "char",
        "dataWidth": "8",
        "arraySizes": [
          "3",
          "3"
        ],
        "interfaceRef": "b"
      }
    },
    "res": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "short",
        "dataWidth": "16",
        "arraySizes": [
          "3",
          "3"
        ],
        "interfaceRef": "res"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "13.333",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "10",
    "Uncertainty": "1.667"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 13.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matrixmul",
    "Version": "1.0",
    "DisplayName": "Matrixmul",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/matrixmul.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matrixmul_mac_mulcud.vhd",
      "impl\/vhdl\/matrixmul_mac_muldEe.vhd",
      "impl\/vhdl\/matrixmul_mux_32_bkb.vhd",
      "impl\/vhdl\/matrixmul.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matrixmul_mac_mulcud.v",
      "impl\/verilog\/matrixmul_mac_muldEe.v",
      "impl\/verilog\/matrixmul_mux_32_bkb.v",
      "impl\/verilog\/matrixmul.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Xilinx\/Vitis_HLS\/2020.1\/Design_Optimization\/lab2\/matrixmul_prj\/solution1\/.autopilot\/db\/matrixmul.design.xml",
    "DebugDir": "C:\/Xilinx\/Vitis_HLS\/2020.1\/Design_Optimization\/lab2\/matrixmul_prj\/solution1\/.debug",
    "ProtoInst": ["C:\/Xilinx\/Vitis_HLS\/2020.1\/Design_Optimization\/lab2\/matrixmul_prj\/solution1\/.debug\/matrixmul.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "a": {
      "type": "ap_fifo",
      "fifo_width": "24",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "8",
          "Bits": "24"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "b": {
      "type": "ap_fifo",
      "fifo_width": "24",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "8",
          "Bits": "24"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "res": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "a_dout": {
      "dir": "in",
      "width": "24"
    },
    "a_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "a_read": {
      "dir": "out",
      "width": "1"
    },
    "b_dout": {
      "dir": "in",
      "width": "24"
    },
    "b_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "b_read": {
      "dir": "out",
      "width": "1"
    },
    "res_din": {
      "dir": "out",
      "width": "16"
    },
    "res_full_n": {
      "dir": "in",
      "width": "1"
    },
    "res_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "matrixmul"},
    "Info": {"matrixmul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"matrixmul": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "11",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 initiation interval(s))"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "1.67",
          "Estimate": "10.014"
        },
        "Loops": [{
            "Name": "Row_Col",
            "TripCount": "9",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP48E": "2",
          "FF": "159",
          "LUT": "474",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "matrixmul",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-10-11 20:55:59 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
