# SystemVerilog
SystemVerilog of syntax and Practices

数字硬件建模及语法
Digital hardware modeling and syntax
