#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Mar 25 10:55:04 2024
# Process ID: 1805684
# Current directory: /ADATA2T/home/tonyho/workspace/axil_axis
# Command line: xsim -mode tcl -source {xsim.dir/tb_test_xelab/xsim_script.tcl}
# Log file: /ADATA2T/home/tonyho/workspace/axil_axis/xsim.log
# Journal file: /ADATA2T/home/tonyho/workspace/axil_axis/xsim.jou
# Running On: ubuntu5, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 32, Host memory: 67323 MB
#-----------------------------------------------------------
source xsim.dir/tb_test_xelab/xsim_script.tcl
# xsim {tb_test_xelab} -autoloadwcfg -tclbatch {log_wave.tcl}
Time resolution is 1 ns
open_wave_config /ADATA2T/home/tonyho/workspace/axil_axis/tb_test_xelab.wcfg
source log_wave.tcl
## log_wave -quiet -verbose -recursive *
## run all
soc_local_aa_reg_access - start
                 155=> soc_ls_cfg_r 2100
                 195=> soc_ls_cfg_r result = 00000000
                 195=> soc_ls_cfg_w 2100, 1, 00000001
                 235=> soc_ls_cfg_r 2100
                 275=> soc_ls_cfg_r result = 00000001
soc_local_aa_reg_access - end
fpga_to_soc_cfg_access - start
                 305=> fpga_ls_cfg_w 0000, 1, 00000000
                 375=> soc LM write soc_up_regs 10000000, 1, 00000000
                 385=> fpga_ls_cfg_w 0000, 2, 00000100
                 455=> soc LM write soc_up_regs 20000000, 2, 00000100
                 465=> fpga_ls_cfg_w 0000, 4, 00020000
                 535=> soc LM write soc_up_regs 40000000, 4, 00020000
                 545=> fpga_ls_cfg_w 0000, 8, 03000000
                 615=> soc LM write soc_up_regs 80000000, 8, 03000000
                 625=> fpga_ls_cfg_w 0004, 1, 00000004
                 695=> soc LM write soc_up_regs 10000004, 1, 00000004
                 705=> fpga_ls_cfg_w 0004, 2, 00000500
                 775=> soc LM write soc_up_regs 20000004, 2, 00000500
                 785=> fpga_ls_cfg_w 0004, 4, 00060000
                 855=> soc LM write soc_up_regs 40000004, 4, 00060000
                 865=> fpga_ls_cfg_w 0004, 8, 07000000
                 935=> soc LM write soc_up_regs 80000004, 8, 07000000
                 945=> fpga_ls_cfg_w 0008, 1, 00000008
                1015=> soc LM write soc_up_regs 10000008, 1, 00000008
                1025=> fpga_ls_cfg_w 0008, 2, 00000900
                1095=> soc LM write soc_up_regs 20000008, 2, 00000900
                1105=> fpga_ls_cfg_w 0008, 4, 000a0000
                1175=> soc LM write soc_up_regs 40000008, 4, 000a0000
                1185=> fpga_ls_cfg_w 0008, 8, 0b000000
                1255=> soc LM write soc_up_regs 80000008, 8, 0b000000
                1265=> fpga_ls_cfg_w 000c, 1, 0000000c
                1335=> soc LM write soc_up_regs 1000000c, 1, 0000000c
                1345=> fpga_ls_cfg_w 000c, 2, 00000d00
                1415=> soc LM write soc_up_regs 2000000c, 2, 00000d00
                1425=> fpga_ls_cfg_w 000c, 4, 000e0000
                1495=> soc LM write soc_up_regs 4000000c, 4, 000e0000
                1505=> fpga_ls_cfg_w 000c, 8, 0f000000
                1575=> soc LM write soc_up_regs 8000000c, 8, 0f000000
                1585=> fpga_ls_cfg_w 0010, 1, 00000010
                1655=> soc LM write soc_up_regs 10000010, 1, 00000010
                1665=> fpga_ls_cfg_w 0010, 2, 00001100
                1735=> soc LM write soc_up_regs 20000010, 2, 00001100
                1745=> fpga_ls_cfg_w 0010, 4, 00120000
                1815=> soc LM write soc_up_regs 40000010, 4, 00120000
                1825=> fpga_ls_cfg_w 0010, 8, 13000000
                1895=> soc LM write soc_up_regs 80000010, 8, 13000000
                1905=> fpga_ls_cfg_w 0014, 1, 00000014
                1975=> soc LM write soc_up_regs 10000014, 1, 00000014
                1985=> fpga_ls_cfg_w 0014, 2, 00001500
                2055=> soc LM write soc_up_regs 20000014, 2, 00001500
                2065=> fpga_ls_cfg_w 0014, 4, 00160000
                2135=> soc LM write soc_up_regs 40000014, 4, 00160000
                2145=> fpga_ls_cfg_w 0014, 8, 17000000
                2215=> soc LM write soc_up_regs 80000014, 8, 17000000
                2225=> fpga_ls_cfg_w 0018, 1, 00000018
                2295=> soc LM write soc_up_regs 10000018, 1, 00000018
                2305=> fpga_ls_cfg_w 0018, 2, 00001900
                2375=> soc LM write soc_up_regs 20000018, 2, 00001900
                2385=> fpga_ls_cfg_w 0018, 4, 001a0000
                2455=> soc LM write soc_up_regs 40000018, 4, 001a0000
                2465=> fpga_ls_cfg_w 0018, 8, 1b000000
                2535=> soc LM write soc_up_regs 80000018, 8, 1b000000
                2545=> fpga_ls_cfg_w 001c, 1, 0000001c
                2615=> soc LM write soc_up_regs 1000001c, 1, 0000001c
                2625=> fpga_ls_cfg_w 001c, 2, 00001d00
                2695=> soc LM write soc_up_regs 2000001c, 2, 00001d00
                2705=> fpga_ls_cfg_w 001c, 4, 001e0000
                2775=> soc LM write soc_up_regs 4000001c, 4, 001e0000
                2785=> fpga_ls_cfg_w 001c, 8, 1f000000
                2855=> soc LM write soc_up_regs 8000001c, 8, 1f000000
                2865=> fpga_ls_cfg_r 0000
                2955=> fpga_ls_cfg_r result = 03020100
                2965=> fpga_ls_cfg_r 0004
                3055=> fpga_ls_cfg_r result = 07060504
                3065=> fpga_ls_cfg_r 0008
                3155=> fpga_ls_cfg_r result = 0b0a0908
                3165=> fpga_ls_cfg_r 000c
                3255=> fpga_ls_cfg_r result = 0f0e0d0c
                3265=> fpga_ls_cfg_r 0010
                3355=> fpga_ls_cfg_r result = 13121110
                3365=> fpga_ls_cfg_r 0014
                3455=> fpga_ls_cfg_r result = 17161514
                3465=> fpga_ls_cfg_r 0018
                3555=> fpga_ls_cfg_r result = 1b1a1918
                3565=> fpga_ls_cfg_r 001c
                3655=> fpga_ls_cfg_r result = 1f1e1d1c
                3655=> fpga_ls_cfg_w 0000, f, 12153524
                3725=> soc LM write soc_up_regs f0000000, f, 12153524
                3735=> fpga_ls_cfg_r 0000
                3825=> fpga_ls_cfg_r result = 12153524
                3825=> fpga_ls_cfg_w 0004, f, c0895e81
                3895=> soc LM write soc_up_regs f0000004, f, c0895e81
                3905=> fpga_ls_cfg_r 0004
                3995=> fpga_ls_cfg_r result = c0895e81
                3995=> fpga_ls_cfg_w 0008, f, 8484d609
                4065=> soc LM write soc_up_regs f0000008, f, 8484d609
                4075=> fpga_ls_cfg_r 0008
                4165=> fpga_ls_cfg_r result = 8484d609
                4165=> fpga_ls_cfg_w 000c, f, b1f05663
                4235=> soc LM write soc_up_regs f000000c, f, b1f05663
                4245=> fpga_ls_cfg_r 000c
                4335=> fpga_ls_cfg_r result = b1f05663
                4335=> fpga_ls_cfg_w 0010, f, 06b97b0d
                4405=> soc LM write soc_up_regs f0000010, f, 06b97b0d
                4415=> fpga_ls_cfg_r 0010
                4505=> fpga_ls_cfg_r result = 06b97b0d
                4505=> fpga_ls_cfg_w 0014, f, 46df998d
                4575=> soc LM write soc_up_regs f0000014, f, 46df998d
                4585=> fpga_ls_cfg_r 0014
                4675=> fpga_ls_cfg_r result = 46df998d
                4675=> fpga_ls_cfg_w 0018, f, b2c28465
                4745=> soc LM write soc_up_regs f0000018, f, b2c28465
                4755=> fpga_ls_cfg_r 0018
                4845=> fpga_ls_cfg_r result = b2c28465
                4845=> fpga_ls_cfg_w 001c, f, 89375212
                4915=> soc LM write soc_up_regs f000001c, f, 89375212
                4925=> fpga_ls_cfg_r 001c
                5015=> fpga_ls_cfg_r result = 89375212
fpga_to_soc_cfg_access - end
soc_local_mailbox_access - start
                5025=> soc_ls_cfg_w 2000, f, 00f3e301
                5095=> detect ss_aa_mbox_latch write f0002000, f, 00f3e301
                5105=> soc_ls_cfg_w 2004, f, 06d7cd0d
                5175=> detect ss_aa_mbox_latch write f0002004, f, 06d7cd0d
                5185=> soc_ls_cfg_w 2008, f, 3b23f176
                5255=> detect ss_aa_mbox_latch write f0002008, f, 3b23f176
                5265=> soc_ls_cfg_w 200c, f, 1e8dcd3d
                5335=> detect ss_aa_mbox_latch write f000200c, f, 1e8dcd3d
                5345=> soc_ls_cfg_w 2010, f, 76d457ed
                5415=> detect ss_aa_mbox_latch write f0002010, f, 76d457ed
                5425=> soc_ls_cfg_w 2014, f, 462df78c
                5495=> detect ss_aa_mbox_latch write f0002014, f, 462df78c
                5505=> soc_ls_cfg_w 2018, f, 7cfde9f9
                5575=> detect ss_aa_mbox_latch write f0002018, f, 7cfde9f9
                5585=> soc_ls_cfg_w 201c, f, e33724c6
                5655=> detect ss_aa_mbox_latch write f000201c, f, e33724c6
                5665=> soc_ls_cfg_r 2000
                5705=> soc_ls_cfg_r result = 00f3e301
                5715=> soc_ls_cfg_r 2004
                5755=> soc_ls_cfg_r result = 06d7cd0d
                5765=> soc_ls_cfg_r 2008
                5805=> soc_ls_cfg_r result = 3b23f176
                5815=> soc_ls_cfg_r 200c
                5855=> soc_ls_cfg_r result = 1e8dcd3d
                5865=> soc_ls_cfg_r 2010
                5905=> soc_ls_cfg_r result = 76d457ed
                5915=> soc_ls_cfg_r 2014
                5955=> soc_ls_cfg_r result = 462df78c
                5965=> soc_ls_cfg_r 2018
                6005=> soc_ls_cfg_r result = 7cfde9f9
                6015=> soc_ls_cfg_r 201c
                6055=> soc_ls_cfg_r result = e33724c6
soc_local_mailbox_access - end
soc_local_mailbox_BE_test - start
                6075=> soc_ls_cfg_w 2000, f, 00000000
                6145=> detect ss_aa_mbox_latch write f0002000, f, 00000000
                6155=> soc_ls_cfg_w 2004, f, 00000000
                6225=> detect ss_aa_mbox_latch write f0002004, f, 00000000
                6235=> soc_ls_cfg_w 2008, f, 00000000
                6305=> detect ss_aa_mbox_latch write f0002008, f, 00000000
                6315=> soc_ls_cfg_w 200c, f, 00000000
                6385=> detect ss_aa_mbox_latch write f000200c, f, 00000000
                6395=> soc_ls_cfg_w 2010, f, 00000000
                6465=> detect ss_aa_mbox_latch write f0002010, f, 00000000
                6475=> soc_ls_cfg_w 2014, f, 00000000
                6545=> detect ss_aa_mbox_latch write f0002014, f, 00000000
                6555=> soc_ls_cfg_w 2018, f, 00000000
                6625=> detect ss_aa_mbox_latch write f0002018, f, 00000000
                6635=> soc_ls_cfg_w 201c, f, 00000000
                6705=> detect ss_aa_mbox_latch write f000201c, f, 00000000
                6715=> soc_ls_cfg_w 2000, 1, 00000000
                6785=> detect ss_aa_mbox_latch write 10002000, 1, 00000000
                6795=> soc_ls_cfg_w 2000, 2, 00000100
                6865=> detect ss_aa_mbox_latch write 20002000, 2, 00000100
                6875=> soc_ls_cfg_w 2000, 4, 00020000
                6945=> detect ss_aa_mbox_latch write 40002000, 4, 00020000
                6955=> soc_ls_cfg_w 2000, 8, 03000000
                7025=> detect ss_aa_mbox_latch write 80002000, 8, 03000000
                7035=> soc_ls_cfg_w 2004, 1, 00000004
                7105=> detect ss_aa_mbox_latch write 10002004, 1, 00000004
                7115=> soc_ls_cfg_w 2004, 2, 00000500
                7185=> detect ss_aa_mbox_latch write 20002004, 2, 00000500
                7195=> soc_ls_cfg_w 2004, 4, 00060000
                7265=> detect ss_aa_mbox_latch write 40002004, 4, 00060000
                7275=> soc_ls_cfg_w 2004, 8, 07000000
                7345=> detect ss_aa_mbox_latch write 80002004, 8, 07000000
                7355=> soc_ls_cfg_w 2008, 1, 00000008
                7425=> detect ss_aa_mbox_latch write 10002008, 1, 00000008
                7435=> soc_ls_cfg_w 2008, 2, 00000900
                7505=> detect ss_aa_mbox_latch write 20002008, 2, 00000900
                7515=> soc_ls_cfg_w 2008, 4, 000a0000
                7585=> detect ss_aa_mbox_latch write 40002008, 4, 000a0000
                7595=> soc_ls_cfg_w 2008, 8, 0b000000
                7665=> detect ss_aa_mbox_latch write 80002008, 8, 0b000000
                7675=> soc_ls_cfg_w 200c, 1, 0000000c
                7745=> detect ss_aa_mbox_latch write 1000200c, 1, 0000000c
                7755=> soc_ls_cfg_w 200c, 2, 00000d00
                7825=> detect ss_aa_mbox_latch write 2000200c, 2, 00000d00
                7835=> soc_ls_cfg_w 200c, 4, 000e0000
                7905=> detect ss_aa_mbox_latch write 4000200c, 4, 000e0000
                7915=> soc_ls_cfg_w 200c, 8, 0f000000
                7985=> detect ss_aa_mbox_latch write 8000200c, 8, 0f000000
                7995=> soc_ls_cfg_w 2010, 1, 00000010
                8065=> detect ss_aa_mbox_latch write 10002010, 1, 00000010
                8075=> soc_ls_cfg_w 2010, 2, 00001100
                8145=> detect ss_aa_mbox_latch write 20002010, 2, 00001100
                8155=> soc_ls_cfg_w 2010, 4, 00120000
                8225=> detect ss_aa_mbox_latch write 40002010, 4, 00120000
                8235=> soc_ls_cfg_w 2010, 8, 13000000
                8305=> detect ss_aa_mbox_latch write 80002010, 8, 13000000
                8315=> soc_ls_cfg_w 2014, 1, 00000014
                8385=> detect ss_aa_mbox_latch write 10002014, 1, 00000014
                8395=> soc_ls_cfg_w 2014, 2, 00001500
                8465=> detect ss_aa_mbox_latch write 20002014, 2, 00001500
                8475=> soc_ls_cfg_w 2014, 4, 00160000
                8545=> detect ss_aa_mbox_latch write 40002014, 4, 00160000
                8555=> soc_ls_cfg_w 2014, 8, 17000000
                8625=> detect ss_aa_mbox_latch write 80002014, 8, 17000000
                8635=> soc_ls_cfg_w 2018, 1, 00000018
                8705=> detect ss_aa_mbox_latch write 10002018, 1, 00000018
                8715=> soc_ls_cfg_w 2018, 2, 00001900
                8785=> detect ss_aa_mbox_latch write 20002018, 2, 00001900
                8795=> soc_ls_cfg_w 2018, 4, 001a0000
                8865=> detect ss_aa_mbox_latch write 40002018, 4, 001a0000
                8875=> soc_ls_cfg_w 2018, 8, 1b000000
                8945=> detect ss_aa_mbox_latch write 80002018, 8, 1b000000
                8955=> soc_ls_cfg_w 201c, 1, 0000001c
                9025=> detect ss_aa_mbox_latch write 1000201c, 1, 0000001c
                9035=> soc_ls_cfg_w 201c, 2, 00001d00
                9105=> detect ss_aa_mbox_latch write 2000201c, 2, 00001d00
                9115=> soc_ls_cfg_w 201c, 4, 001e0000
                9185=> detect ss_aa_mbox_latch write 4000201c, 4, 001e0000
                9195=> soc_ls_cfg_w 201c, 8, 1f000000
                9265=> detect ss_aa_mbox_latch write 8000201c, 8, 1f000000
                9275=> soc_ls_cfg_r 2000
                9315=> soc_ls_cfg_r result = 03020100
                9325=> soc_ls_cfg_r 2004
                9365=> soc_ls_cfg_r result = 07060504
                9375=> soc_ls_cfg_r 2008
                9415=> soc_ls_cfg_r result = 0b0a0908
                9425=> soc_ls_cfg_r 200c
                9465=> soc_ls_cfg_r result = 0f0e0d0c
                9475=> soc_ls_cfg_r 2010
                9515=> soc_ls_cfg_r result = 13121110
                9525=> soc_ls_cfg_r 2014
                9565=> soc_ls_cfg_r result = 17161514
                9575=> soc_ls_cfg_r 2018
                9615=> soc_ls_cfg_r result = 1b1a1918
                9625=> soc_ls_cfg_r 201c
                9665=> soc_ls_cfg_r result = 1f1e1d1c
soc_local_mailbox_BE_test - end
$finish called at time : 9775 ns : File "/ADATA2T/home/tonyho/workspace/axil_axis/tb_test.v" Line 376
## quit
INFO: [Common 17-206] Exiting xsim at Mon Mar 25 10:55:07 2024...
