{
    "design__lint_errors__count": 0,
    "design__lint_timing_constructs__count": 0,
    "design__lint_warnings__count": 8,
    "design__latch__count": 0,
    "design__instance__count": 11798,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 4,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.08356098085641861,
    "power__switching__total": 0.11517501622438431,
    "power__leakage__total": 1.0486148482868884e-07,
    "power__total": 0.19873610138893127,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.038146,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.038146,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.306922,
    "timing__setup__ws__corner:nom_tt_025C_1v80": -7.130726,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": -256.363861,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": -7.130726,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 54,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 66,
    "design__max_fanout_violation__count": 36,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": 0.061717,
    "clock__skew__worst_setup": 0.061717,
    "timing__hold__ws": 0.095663,
    "timing__setup__ws": -21.508173,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": -3539.048249,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": -21.508173,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 385,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 424.08 434.8",
    "design__core__bbox": "5.52 10.88 418.14 421.6",
    "design__io": 96,
    "design__die__area": 184390,
    "design__core__area": 169471,
    "design__instance__area": 76248.1,
    "design__instance__count__stdcell": 11798,
    "design__instance__area__stdcell": 76248.1,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.449918,
    "design__instance__utilization__stdcell": 0.449918,
    "floorplan__design__io": 94,
    "design__io__hpwl": 17629194,
    "timing__drv__floating__nets": "0",
    "timing__drv__floating__pins": "0",
    "design__instance__displacement__total": 407.2,
    "design__instance__displacement__mean": 0.033,
    "design__instance__displacement__max": 7.82,
    "route__wirelength__estimated": 214299,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 3,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 4,
    "antenna__violating__pins": 5,
    "antenna__count": 16,
    "route__net": 9464,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 5815,
    "route__wirelength__iter:1": 236606,
    "route__drc_errors__iter:2": 3474,
    "route__wirelength__iter:2": 235039,
    "route__drc_errors__iter:3": 3547,
    "route__wirelength__iter:3": 234351,
    "route__drc_errors__iter:4": 412,
    "route__wirelength__iter:4": 234297,
    "route__drc_errors__iter:5": 35,
    "route__wirelength__iter:5": 234263,
    "route__drc_errors__iter:6": 4,
    "route__wirelength__iter:6": 234256,
    "route__drc_errors__iter:7": 4,
    "route__wirelength__iter:7": 234256,
    "route__drc_errors__iter:8": 1,
    "route__wirelength__iter:8": 234265,
    "route__drc_errors__iter:9": 0,
    "route__wirelength__iter:9": 234261,
    "route__drc_errors": 0,
    "route__wirelength": 234261,
    "route__vias": 65037,
    "route__vias__singlecut": 65037,
    "route__vias__multicut": 0,
    "design__disconnected_pins__count": 0,
    "route__wirelength__max": 888.11,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 20,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 4,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.057274,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.057274,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.898055,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -21.244976,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -897.030823,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -21.244976,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 54,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 4,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.030371,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.030371,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.098024,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": -1.507249,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": -25.518127,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": -1.507249,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 21,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 4,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.035645,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.035645,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.303614,
    "timing__setup__ws__corner:min_tt_025C_1v80": -7.045538,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": -251.575394,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": -7.045538,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 54,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 8,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 4,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.054256,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.054256,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.893668,
    "timing__setup__ws__corner:min_ss_100C_1v60": -20.970192,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -885.085388,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -20.970192,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 54,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 4,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.028074,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.028074,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.095663,
    "timing__setup__ws__corner:min_ff_n40C_1v95": -1.442079,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": -24.155758,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": -1.442079,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 19,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 4,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.042155,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.042155,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.310204,
    "timing__setup__ws__corner:max_tt_025C_1v80": -7.261362,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": -262.35257,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": -7.261362,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 54,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 38,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 4,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.061717,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.061717,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.90231,
    "timing__setup__ws__corner:max_ss_100C_1v60": -21.508173,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -909.816162,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -21.508173,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 54,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 4,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.034217,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.034217,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.100384,
    "timing__setup__ws__corner:max_ff_n40C_1v95": -1.58516,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": -27.150166,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": -1.58516,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 21,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.69504,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.00408671,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.104958,
    "ir__voltage__worst": 1.7,
    "ir__drop__avg": 0.00409,
    "ir__drop__worst": 0.105,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_differences__count": 0,
    "design__lvs_property_fails__count": 0,
    "design__lvs_errors__count": 0,
    "design__lvs_unmatched_devices__count": 0,
    "design__lvs_unmatched_nets__count": 0,
    "design__lvs_unmatched_pins__count": 0
}