---
title: "[VHDL] HDLbits 5 - Verification: Writing Testbenches"
date: 2022-05-28T00:10:20+08:00
tags: ["VHDL", "Programming", "Verilog", "HDLbits"]
draft: false
Categories: programming     # Programming, Create, Cover, Life, Semiconductor, Leetcode, Logic Design, Daily, OS, CS50, CA
description: "Verilog tutorial"                     
author: "Rain Hu"           # Rain Hu, 陣雨, intervalrain
showToc: true
TocOpen: true
math: true                  # KaTex or not
hidemeta: false
canonicalURL: "https://intervalrain.github.io/"
disableHLJS: true
disableShare: true
disableHLJS: false
hideSummary: false
searchHidden: false
ShowReadingTime: true
ShowBreadCrumbs: true
ShowPostNavLinks: true
ShowCodeCopyButtons: true
cover:
    image: "/images/cover.jpg"
    alt: "Oh! You closed up the window, so you cannot see raining"
    relative: false
    hidden: false
---

# 5 Verification - Writing Testbenches


[1. Getting Started](/verilog/hdlbits1/#1-getting-started)  
[2. Verilog Language](/verilog/hdlbits2/#2-verilog-language)  
[3. Circuits](/verilog/hdlbits3/#3-circuits)  
[4. Verification: Reading Simulations](/verilog/hdlbits4/#4-getting-started)  
[5. Verification: Writing Testbenches](/verilog/hdlbits5/#5-verification---writing-testbenches)  
[6. CS450](/verilog/hdlbits6/#6-cs450)  