{"sha": "1baf4ed878639536c50a7aab9e7be64da43356fd", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MWJhZjRlZDg3ODYzOTUzNmM1MGE3YWFiOWU3YmU2NGRhNDMzNTZmZA==", "commit": {"author": {"name": "Jonathan Wright", "email": "jonathan.wright@arm.com", "date": "2021-02-16T23:59:22Z"}, "committer": {"name": "Jonathan Wright", "email": "jonathan.wright@arm.com", "date": "2021-04-30T17:41:11Z"}, "message": "aarch64: Use RTL builtins for FP ml[as][q]_lane intrinsics\n\nRewrite floating-point vml[as][q]_lane Neon intrinsics to use RTL\nbuiltins rather than relying on the GCC vector extensions. Using RTL\nbuiltins allows control over the emission of fmla/fmls instructions\n(which we don't want here.)\n\nWith this commit, the code generated by these intrinsics changes from\na fused multiply-add/subtract instruction to an fmul followed by an\nfadd/fsub instruction. If the programmer really wants fmla/fmls\ninstructions, they can use the vfm[as] intrinsics.\n\ngcc/ChangeLog:\n\n2021-02-16  Jonathan Wright  <jonathan.wright@arm.com>\n\n\t* config/aarch64/aarch64-simd-builtins.def: Add\n\tfloat_ml[as]_lane builtin generator macros.\n\t* config/aarch64/aarch64-simd.md (*aarch64_mul3_elt<mode>):\n\tRename to...\n\t(mul_lane<mode>3): This, and re-order arguments.\n\t(aarch64_float_mla_lane<mode>): Define.\n\t(aarch64_float_mls_lane<mode>): Define.\n\t* config/aarch64/arm_neon.h (vmla_lane_f32): Use RTL builtin\n\tinstead of GCC vector extensions.\n\t(vmlaq_lane_f32): Likewise.\n\t(vmls_lane_f32): Likewise.\n\t(vmlsq_lane_f32): Likewise.", "tree": {"sha": "1599683c4163adb622fc03dbc9345966ba3e9a03", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1599683c4163adb622fc03dbc9345966ba3e9a03"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1baf4ed878639536c50a7aab9e7be64da43356fd", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1baf4ed878639536c50a7aab9e7be64da43356fd", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1baf4ed878639536c50a7aab9e7be64da43356fd", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1baf4ed878639536c50a7aab9e7be64da43356fd/comments", "author": {"login": "jwright-arm", "id": 31624044, "node_id": "MDQ6VXNlcjMxNjI0MDQ0", "avatar_url": "https://avatars.githubusercontent.com/u/31624044?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jwright-arm", "html_url": "https://github.com/jwright-arm", "followers_url": "https://api.github.com/users/jwright-arm/followers", "following_url": "https://api.github.com/users/jwright-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jwright-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jwright-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jwright-arm/subscriptions", "organizations_url": "https://api.github.com/users/jwright-arm/orgs", "repos_url": "https://api.github.com/users/jwright-arm/repos", "events_url": "https://api.github.com/users/jwright-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jwright-arm/received_events", "type": "User", "site_admin": false}, "committer": {"login": "jwright-arm", "id": 31624044, "node_id": "MDQ6VXNlcjMxNjI0MDQ0", "avatar_url": "https://avatars.githubusercontent.com/u/31624044?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jwright-arm", "html_url": "https://github.com/jwright-arm", "followers_url": "https://api.github.com/users/jwright-arm/followers", "following_url": "https://api.github.com/users/jwright-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jwright-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jwright-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jwright-arm/subscriptions", "organizations_url": "https://api.github.com/users/jwright-arm/orgs", "repos_url": "https://api.github.com/users/jwright-arm/repos", "events_url": "https://api.github.com/users/jwright-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jwright-arm/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "b0d9aac8992c1f8c3198d9528a9867c653623dfb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b0d9aac8992c1f8c3198d9528a9867c653623dfb", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b0d9aac8992c1f8c3198d9528a9867c653623dfb"}], "stats": {"total": 68, "additions": 55, "deletions": 13}, "files": [{"sha": "8e4b4edc8a46ffba777a42058f06ce7204152824", "filename": "gcc/config/aarch64/aarch64-simd-builtins.def", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1baf4ed878639536c50a7aab9e7be64da43356fd/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1baf4ed878639536c50a7aab9e7be64da43356fd/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def?ref=1baf4ed878639536c50a7aab9e7be64da43356fd", "patch": "@@ -672,6 +672,8 @@\n   BUILTIN_VDQF_DF (TERNOP, float_mls, 0, FP)\n   BUILTIN_VDQSF (TERNOP, float_mla_n, 0, FP)\n   BUILTIN_VDQSF (TERNOP, float_mls_n, 0, FP)\n+  BUILTIN_VDQSF (QUADOP_LANE, float_mla_lane, 0, FP)\n+  BUILTIN_VDQSF (QUADOP_LANE, float_mls_lane, 0, FP)\n \n   /* Implemented by aarch64_simd_bsl<mode>.  */\n   BUILTIN_VDQQH (BSL_P, simd_bsl, 0, NONE)"}, {"sha": "bdee49f74f4725409d33af733bb55be290b3f0e7", "filename": "gcc/config/aarch64/aarch64-simd.md", "status": "modified", "additions": 49, "deletions": 9, "changes": 58, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1baf4ed878639536c50a7aab9e7be64da43356fd/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1baf4ed878639536c50a7aab9e7be64da43356fd/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md?ref=1baf4ed878639536c50a7aab9e7be64da43356fd", "patch": "@@ -718,18 +718,18 @@\n }\n )\n \n-(define_insn \"*aarch64_mul3_elt<mode>\"\n+(define_insn \"mul_lane<mode>3\"\n  [(set (match_operand:VMUL 0 \"register_operand\" \"=w\")\n-    (mult:VMUL\n-      (vec_duplicate:VMUL\n-\t  (vec_select:<VEL>\n-\t    (match_operand:VMUL 1 \"register_operand\" \"<h_con>\")\n-\t    (parallel [(match_operand:SI 2 \"immediate_operand\")])))\n-      (match_operand:VMUL 3 \"register_operand\" \"w\")))]\n+       (mult:VMUL\n+\t (vec_duplicate:VMUL\n+\t   (vec_select:<VEL>\n+\t     (match_operand:VMUL 2 \"register_operand\" \"<h_con>\")\n+\t     (parallel [(match_operand:SI 3 \"immediate_operand\" \"i\")])))\n+\t (match_operand:VMUL 1 \"register_operand\" \"w\")))]\n   \"TARGET_SIMD\"\n   {\n-    operands[2] = aarch64_endian_lane_rtx (<MODE>mode, INTVAL (operands[2]));\n-    return \"<f>mul\\\\t%0.<Vtype>, %3.<Vtype>, %1.<Vetype>[%2]\";\n+    operands[3] = aarch64_endian_lane_rtx (<MODE>mode, INTVAL (operands[3]));\n+    return \"<f>mul\\\\t%0.<Vtype>, %1.<Vtype>, %2.<Vetype>[%3]\";\n   }\n   [(set_attr \"type\" \"neon<fp>_mul_<stype>_scalar<q>\")]\n )\n@@ -2702,6 +2702,46 @@\n   }\n )\n \n+(define_expand \"aarch64_float_mla_lane<mode>\"\n+  [(set (match_operand:VDQSF 0 \"register_operand\")\n+\t(plus:VDQSF\n+\t  (mult:VDQSF\n+\t    (vec_duplicate:VDQSF\n+\t      (vec_select:<VEL>\n+\t\t(match_operand:V2SF 3 \"register_operand\")\n+\t\t(parallel [(match_operand:SI 4 \"immediate_operand\")])))\n+\t    (match_operand:VDQSF 2 \"register_operand\"))\n+\t  (match_operand:VDQSF 1 \"register_operand\")))]\n+  \"TARGET_SIMD\"\n+  {\n+    rtx scratch = gen_reg_rtx (<MODE>mode);\n+    emit_insn (gen_mul_lane<mode>3 (scratch, operands[2],\n+\t\t\t\t    operands[3], operands[4]));\n+    emit_insn (gen_add<mode>3 (operands[0], operands[1], scratch));\n+    DONE;\n+  }\n+)\n+\n+(define_expand \"aarch64_float_mls_lane<mode>\"\n+  [(set (match_operand:VDQSF 0 \"register_operand\")\n+\t(minus:VDQSF\n+\t  (match_operand:VDQSF 1 \"register_operand\")\n+\t  (mult:VDQSF\n+\t    (vec_duplicate:VDQSF\n+\t      (vec_select:<VEL>\n+\t\t(match_operand:V2SF 3 \"register_operand\")\n+\t\t(parallel [(match_operand:SI 4 \"immediate_operand\")])))\n+\t    (match_operand:VDQSF 2 \"register_operand\"))))]\n+  \"TARGET_SIMD\"\n+  {\n+    rtx scratch = gen_reg_rtx (<MODE>mode);\n+    emit_insn (gen_mul_lane<mode>3 (scratch, operands[2],\n+\t\t\t\t    operands[3], operands[4]));\n+    emit_insn (gen_sub<mode>3 (operands[0], operands[1], scratch));\n+    DONE;\n+  }\n+)\n+\n (define_insn \"fma<mode>4\"\n   [(set (match_operand:VHSDF 0 \"register_operand\" \"=w\")\n        (fma:VHSDF (match_operand:VHSDF 1 \"register_operand\" \"w\")"}, {"sha": "5328d447a424fdf4ce1941abf3c1218d4fe8f42a", "filename": "gcc/config/aarch64/arm_neon.h", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1baf4ed878639536c50a7aab9e7be64da43356fd/gcc%2Fconfig%2Faarch64%2Farm_neon.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1baf4ed878639536c50a7aab9e7be64da43356fd/gcc%2Fconfig%2Faarch64%2Farm_neon.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Farm_neon.h?ref=1baf4ed878639536c50a7aab9e7be64da43356fd", "patch": "@@ -20378,7 +20378,7 @@ __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmla_lane_f32 (float32x2_t __a, float32x2_t __b,\n \t       float32x2_t __c, const int __lane)\n {\n-  return (__a + (__b * __aarch64_vget_lane_any (__c, __lane)));\n+  return __builtin_aarch64_float_mla_lanev2sf (__a, __b, __c, __lane);\n }\n \n __extension__ extern __inline int16x4_t\n@@ -20462,7 +20462,7 @@ __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmlaq_lane_f32 (float32x4_t __a, float32x4_t __b,\n \t\tfloat32x2_t __c, const int __lane)\n {\n-  return (__a + (__b * __aarch64_vget_lane_any (__c, __lane)));\n+  return __builtin_aarch64_float_mla_lanev4sf (__a, __b, __c, __lane);\n }\n \n __extension__ extern __inline int16x8_t\n@@ -20576,7 +20576,7 @@ __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmls_lane_f32 (float32x2_t __a, float32x2_t __b,\n \t       float32x2_t __c, const int __lane)\n {\n-  return (__a - (__b * __aarch64_vget_lane_any (__c, __lane)));\n+  return __builtin_aarch64_float_mls_lanev2sf (__a, __b, __c, __lane);\n }\n \n __extension__ extern __inline int16x4_t\n@@ -20660,7 +20660,7 @@ __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmlsq_lane_f32 (float32x4_t __a, float32x4_t __b,\n \t\tfloat32x2_t __c, const int __lane)\n {\n-  return (__a - (__b * __aarch64_vget_lane_any (__c, __lane)));\n+  return __builtin_aarch64_float_mls_lanev4sf (__a, __b, __c, __lane);\n }\n \n __extension__ extern __inline int16x8_t"}]}