[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/RewriteNonConstForLoopCond/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/RewriteNonConstForLoopCond/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<135> s<134> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<132> c<2> s<19> l<1:1> el<1:14>
n<> u<7> t<IntVec_TypeLogic> p<8> l<3:1> el<3:6>
n<> u<8> t<Data_type> p<12> c<7> s<11> l<3:1> el<3:6>
n<found> u<9> t<StringConst> p<10> l<3:24> el<3:29>
n<> u<10> t<Variable_decl_assignment> p<11> c<9> l<3:24> el<3:29>
n<> u<11> t<List_of_variable_decl_assignments> p<12> c<10> l<3:24> el<3:29>
n<> u<12> t<Variable_declaration> p<13> c<8> l<3:1> el<3:30>
n<> u<13> t<Data_declaration> p<14> c<12> l<3:1> el<3:30>
n<> u<14> t<Package_or_generate_item_declaration> p<15> c<13> l<3:1> el<3:30>
n<> u<15> t<Module_or_generate_item_declaration> p<16> c<14> l<3:1> el<3:30>
n<> u<16> t<Module_common_item> p<17> c<15> l<3:1> el<3:30>
n<> u<17> t<Module_or_generate_item> p<18> c<16> l<3:1> el<3:30>
n<> u<18> t<Non_port_module_item> p<19> c<17> l<3:1> el<3:30>
n<> u<19> t<Module_item> p<132> c<18> s<130> l<3:1> el<3:30>
n<> u<20> t<ALWAYS_COMB> p<126> s<125> l<5:4> el<5:15>
n<found> u<21> t<StringConst> p<22> l<8:9> el<8:14>
n<> u<22> t<Ps_or_hierarchical_identifier> p<25> c<21> s<24> l<8:9> el<8:14>
n<> u<23> t<Bit_select> p<24> l<8:15> el<8:15>
n<> u<24> t<Select> p<25> c<23> l<8:15> el<8:15>
n<> u<25> t<Variable_lvalue> p<31> c<22> s<26> l<8:9> el<8:14>
n<> u<26> t<AssignOp_Assign> p<31> s<30> l<8:15> el<8:16>
n<> u<27> t<Number_1Tickb0> p<28> l<8:17> el<8:21>
n<> u<28> t<Primary_literal> p<29> c<27> l<8:17> el<8:21>
n<> u<29> t<Primary> p<30> c<28> l<8:17> el<8:21>
n<> u<30> t<Expression> p<31> c<29> l<8:17> el<8:21>
n<> u<31> t<Operator_assignment> p<32> c<25> l<8:9> el<8:21>
n<> u<32> t<Blocking_assignment> p<33> c<31> l<8:9> el<8:21>
n<> u<33> t<Statement_item> p<34> c<32> l<8:9> el<8:22>
n<> u<34> t<Statement> p<35> c<33> l<8:9> el<8:22>
n<> u<35> t<Statement_or_null> p<123> c<34> s<121> l<8:9> el<8:22>
n<> u<36> t<IntegerAtomType_Int> p<37> l<10:14> el<10:17>
n<> u<37> t<Data_type> p<43> c<36> s<38> l<10:14> el<10:17>
n<i> u<38> t<StringConst> p<43> s<42> l<10:18> el<10:19>
n<0> u<39> t<IntConst> p<40> l<10:20> el<10:21>
n<> u<40> t<Primary_literal> p<41> c<39> l<10:20> el<10:21>
n<> u<41> t<Primary> p<42> c<40> l<10:20> el<10:21>
n<> u<42> t<Expression> p<43> c<41> l<10:20> el<10:21>
n<> u<43> t<For_variable_declaration> p<44> c<37> l<10:14> el<10:21>
n<> u<44> t<For_initialization> p<118> c<43> s<66> l<10:14> el<10:21>
n<i> u<45> t<StringConst> p<46> l<10:23> el<10:24>
n<> u<46> t<Primary_literal> p<47> c<45> l<10:23> el<10:24>
n<> u<47> t<Primary> p<48> c<46> l<10:23> el<10:24>
n<> u<48> t<Expression> p<54> c<47> s<53> l<10:23> el<10:24>
n<32> u<49> t<IntConst> p<50> l<10:25> el<10:27>
n<> u<50> t<Primary_literal> p<51> c<49> l<10:25> el<10:27>
n<> u<51> t<Primary> p<52> c<50> l<10:25> el<10:27>
n<> u<52> t<Expression> p<54> c<51> l<10:25> el<10:27>
n<> u<53> t<BinOp_Less> p<54> s<52> l<10:24> el<10:25>
n<> u<54> t<Expression> p<66> c<48> s<65> l<10:23> el<10:27>
n<found> u<55> t<StringConst> p<56> l<10:31> el<10:36>
n<> u<56> t<Primary_literal> p<57> c<55> l<10:31> el<10:36>
n<> u<57> t<Primary> p<58> c<56> l<10:31> el<10:36>
n<> u<58> t<Expression> p<64> c<57> s<63> l<10:31> el<10:36>
n<0> u<59> t<IntConst> p<60> l<10:38> el<10:39>
n<> u<60> t<Primary_literal> p<61> c<59> l<10:38> el<10:39>
n<> u<61> t<Primary> p<62> c<60> l<10:38> el<10:39>
n<> u<62> t<Expression> p<64> c<61> l<10:38> el<10:39>
n<> u<63> t<BinOp_Equiv> p<64> s<62> l<10:36> el<10:38>
n<> u<64> t<Expression> p<66> c<58> l<10:31> el<10:39>
n<> u<65> t<BinOp_LogicAnd> p<66> s<64> l<10:28> el<10:30>
n<> u<66> t<Expression> p<118> c<54> s<75> l<10:23> el<10:39>
n<i> u<67> t<StringConst> p<68> l<10:41> el<10:42>
n<> u<68> t<Ps_or_hierarchical_identifier> p<71> c<67> s<70> l<10:41> el<10:42>
n<> u<69> t<Bit_select> p<70> l<10:42> el<10:42>
n<> u<70> t<Select> p<71> c<69> l<10:42> el<10:42>
n<> u<71> t<Variable_lvalue> p<73> c<68> s<72> l<10:41> el<10:42>
n<> u<72> t<IncDec_PlusPlus> p<73> l<10:42> el<10:44>
n<> u<73> t<Inc_or_dec_expression> p<74> c<71> l<10:41> el<10:44>
n<> u<74> t<For_step_assignment> p<75> c<73> l<10:41> el<10:44>
n<> u<75> t<For_step> p<118> c<74> s<116> l<10:41> el<10:44>
n<cond> u<76> t<StringConst> p<77> l<11:16> el<11:20>
n<> u<77> t<Primary_literal> p<78> c<76> l<11:16> el<11:20>
n<> u<78> t<Primary> p<79> c<77> l<11:16> el<11:20>
n<> u<79> t<Expression> p<85> c<78> s<84> l<11:16> el<11:20>
n<> u<80> t<Number_1Tickb0> p<81> l<11:24> el<11:28>
n<> u<81> t<Primary_literal> p<82> c<80> l<11:24> el<11:28>
n<> u<82> t<Primary> p<83> c<81> l<11:24> el<11:28>
n<> u<83> t<Expression> p<85> c<82> l<11:24> el<11:28>
n<> u<84> t<BinOp_Equiv> p<85> s<83> l<11:21> el<11:23>
n<> u<85> t<Expression> p<86> c<79> l<11:16> el<11:28>
n<> u<86> t<Expression_or_cond_pattern> p<87> c<85> l<11:16> el<11:28>
n<> u<87> t<Cond_predicate> p<108> c<86> s<92> l<11:16> el<11:28>
n<> u<88> t<END> p<89> l<13:12> el<13:15>
n<> u<89> t<Seq_block> p<90> c<88> l<11:30> el<13:15>
n<> u<90> t<Statement_item> p<91> c<89> l<11:30> el<13:15>
n<> u<91> t<Statement> p<92> c<90> l<11:30> el<13:15>
n<> u<92> t<Statement_or_null> p<108> c<91> s<107> l<11:30> el<13:15>
n<found> u<93> t<StringConst> p<94> l<15:15> el<15:20>
n<> u<94> t<Ps_or_hierarchical_identifier> p<97> c<93> s<96> l<15:15> el<15:20>
n<> u<95> t<Bit_select> p<96> l<15:20> el<15:20>
n<> u<96> t<Select> p<97> c<95> l<15:20> el<15:20>
n<> u<97> t<Variable_lvalue> p<103> c<94> s<98> l<15:15> el<15:20>
n<> u<98> t<AssignOp_Assign> p<103> s<102> l<15:20> el<15:21>
n<> u<99> t<Number_1Tickb1> p<100> l<15:21> el<15:25>
n<> u<100> t<Primary_literal> p<101> c<99> l<15:21> el<15:25>
n<> u<101> t<Primary> p<102> c<100> l<15:21> el<15:25>
n<> u<102> t<Expression> p<103> c<101> l<15:21> el<15:25>
n<> u<103> t<Operator_assignment> p<104> c<97> l<15:15> el<15:25>
n<> u<104> t<Blocking_assignment> p<105> c<103> l<15:15> el<15:25>
n<> u<105> t<Statement_item> p<106> c<104> l<15:15> el<15:26>
n<> u<106> t<Statement> p<107> c<105> l<15:15> el<15:26>
n<> u<107> t<Statement_or_null> p<108> c<106> l<15:15> el<15:26>
n<> u<108> t<Conditional_statement> p<109> c<87> l<11:12> el<15:26>
n<> u<109> t<Statement_item> p<110> c<108> l<11:12> el<15:26>
n<> u<110> t<Statement> p<111> c<109> l<11:12> el<15:26>
n<> u<111> t<Statement_or_null> p<113> c<110> s<112> l<11:12> el<15:26>
n<> u<112> t<END> p<113> l<16:9> el<16:12>
n<> u<113> t<Seq_block> p<114> c<111> l<10:46> el<16:12>
n<> u<114> t<Statement_item> p<115> c<113> l<10:46> el<16:12>
n<> u<115> t<Statement> p<116> c<114> l<10:46> el<16:12>
n<> u<116> t<Statement_or_null> p<118> c<115> l<10:46> el<16:12>
n<> u<117> t<FOR> p<118> s<44> l<10:9> el<10:12>
n<> u<118> t<Loop_statement> p<119> c<117> l<10:9> el<16:12>
n<> u<119> t<Statement_item> p<120> c<118> l<10:9> el<16:12>
n<> u<120> t<Statement> p<121> c<119> l<10:9> el<16:12>
n<> u<121> t<Statement_or_null> p<123> c<120> s<122> l<10:9> el<16:12>
n<> u<122> t<END> p<123> l<17:6> el<17:9>
n<> u<123> t<Seq_block> p<124> c<35> l<6:6> el<17:9>
n<> u<124> t<Statement_item> p<125> c<123> l<6:6> el<17:9>
n<> u<125> t<Statement> p<126> c<124> l<6:6> el<17:9>
n<> u<126> t<Always_construct> p<127> c<20> l<5:4> el<17:9>
n<> u<127> t<Module_common_item> p<128> c<126> l<5:4> el<17:9>
n<> u<128> t<Module_or_generate_item> p<129> c<127> l<5:4> el<17:9>
n<> u<129> t<Non_port_module_item> p<130> c<128> l<5:4> el<17:9>
n<> u<130> t<Module_item> p<132> c<129> s<131> l<5:4> el<17:9>
n<> u<131> t<ENDMODULE> p<132> l<20:1> el<20:10>
n<> u<132> t<Module_declaration> p<133> c<6> l<1:1> el<20:10>
n<> u<133> t<Description> p<134> c<132> l<1:1> el<20:10>
n<> u<134> t<Source_text> p<135> c<133> l<1:1> el<20:10>
n<> u<135> t<Top_level_rule> c<1> l<1:1> el<20:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/RewriteNonConstForLoopCond/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/RewriteNonConstForLoopCond/dut.sv:1:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/RewriteNonConstForLoopCond/dut.sv:1:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assignment                                             3
begin                                                  3
constant                                               6
design                                                 1
for_stmt                                               1
if_else                                                1
int_typespec                                           1
int_var                                                1
logic_net                                              2
logic_typespec                                         2
logic_var                                              1
module_inst                                            2
operation                                              5
ref_obj                                                6
ref_typespec                                           3
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 2
assignment                                             6
begin                                                  6
constant                                               6
design                                                 1
for_stmt                                               2
if_else                                                2
int_typespec                                           1
int_var                                                2
logic_net                                              2
logic_typespec                                         2
logic_var                                              1
module_inst                                            2
operation                                             10
ref_obj                                               12
ref_typespec                                           4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/RewriteNonConstForLoopCond/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/RewriteNonConstForLoopCond/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/RewriteNonConstForLoopCond/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/RewriteNonConstForLoopCond/dut.sv, line:1:1, endln:20:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.found), line:3:24, endln:3:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/RewriteNonConstForLoopCond/dut.sv, line:1:1, endln:20:10
    |vpiTypespec:
    \_ref_typespec: (work@top.found)
      |vpiParent:
      \_logic_net: (work@top.found), line:3:24, endln:3:29
      |vpiFullName:work@top.found
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:6
    |vpiName:found
    |vpiFullName:work@top.found
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.cond), line:11:16, endln:11:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/RewriteNonConstForLoopCond/dut.sv, line:1:1, endln:20:10
    |vpiName:cond
    |vpiFullName:work@top.cond
    |vpiNetType:1
  |vpiProcess:
  \_always: , line:5:4, endln:17:9
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/RewriteNonConstForLoopCond/dut.sv, line:1:1, endln:20:10
    |vpiStmt:
    \_begin: (work@top), line:6:6, endln:17:9
      |vpiParent:
      \_always: , line:5:4, endln:17:9
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , line:8:9, endln:8:21
        |vpiParent:
        \_begin: (work@top), line:6:6, endln:17:9
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:8:17, endln:8:21
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
        |vpiLhs:
        \_ref_obj: (work@top.found), line:8:9, endln:8:14
          |vpiParent:
          \_assignment: , line:8:9, endln:8:21
          |vpiName:found
          |vpiFullName:work@top.found
          |vpiActual:
          \_logic_net: (work@top.found), line:3:24, endln:3:29
      |vpiStmt:
      \_for_stmt: (work@top), line:10:9, endln:10:12
        |vpiParent:
        \_begin: (work@top), line:6:6, endln:17:9
        |vpiFullName:work@top
        |vpiForInitStmt:
        \_assignment: , line:10:14, endln:10:21
          |vpiParent:
          \_for_stmt: (work@top), line:10:9, endln:10:12
          |vpiRhs:
          \_constant: , line:10:20, endln:10:21
            |vpiParent:
            \_assignment: , line:10:14, endln:10:21
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_int_var: (work@top.i), line:10:18, endln:10:19
            |vpiParent:
            \_assignment: , line:10:14, endln:10:21
            |vpiTypespec:
            \_ref_typespec: (work@top.i)
              |vpiParent:
              \_int_var: (work@top.i), line:10:18, endln:10:19
              |vpiFullName:work@top.i
              |vpiActual:
              \_int_typespec: , line:10:14, endln:10:17
            |vpiName:i
            |vpiFullName:work@top.i
            |vpiSigned:1
        |vpiForIncStmt:
        \_operation: , line:10:41, endln:10:44
          |vpiParent:
          \_for_stmt: (work@top), line:10:9, endln:10:12
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (work@top.i), line:10:41, endln:10:42
            |vpiParent:
            \_operation: , line:10:41, endln:10:44
            |vpiName:i
            |vpiFullName:work@top.i
            |vpiActual:
            \_int_var: (work@top.i), line:10:18, endln:10:19
        |vpiCondition:
        \_operation: , line:10:23, endln:10:39
          |vpiParent:
          \_for_stmt: (work@top), line:10:9, endln:10:12
          |vpiOpType:26
          |vpiOperand:
          \_operation: , line:10:23, endln:10:27
            |vpiParent:
            \_operation: , line:10:23, endln:10:39
            |vpiOpType:20
            |vpiOperand:
            \_ref_obj: (work@top.i), line:10:23, endln:10:24
              |vpiParent:
              \_operation: , line:10:23, endln:10:27
              |vpiName:i
              |vpiFullName:work@top.i
              |vpiActual:
              \_int_var: (work@top.i), line:10:18, endln:10:19
            |vpiOperand:
            \_constant: , line:10:25, endln:10:27
              |vpiParent:
              \_operation: , line:10:23, endln:10:27
              |vpiDecompile:32
              |vpiSize:64
              |UINT:32
              |vpiConstType:9
          |vpiOperand:
          \_operation: , line:10:31, endln:10:39
            |vpiParent:
            \_operation: , line:10:23, endln:10:39
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.found), line:10:31, endln:10:36
              |vpiParent:
              \_operation: , line:10:31, endln:10:39
              |vpiName:found
              |vpiFullName:work@top.found
              |vpiActual:
              \_logic_net: (work@top.found), line:3:24, endln:3:29
            |vpiOperand:
            \_constant: , line:10:38, endln:10:39
              |vpiParent:
              \_operation: , line:10:31, endln:10:39
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiStmt:
        \_begin: (work@top), line:10:46, endln:16:12
          |vpiParent:
          \_for_stmt: (work@top), line:10:9, endln:10:12
          |vpiFullName:work@top
          |vpiStmt:
          \_if_else: , line:11:12, endln:15:26
            |vpiParent:
            \_begin: (work@top), line:10:46, endln:16:12
            |vpiCondition:
            \_operation: , line:11:16, endln:11:28
              |vpiParent:
              \_begin: (work@top), line:10:46, endln:16:12
              |vpiOpType:14
              |vpiOperand:
              \_ref_obj: (work@top.cond), line:11:16, endln:11:20
                |vpiParent:
                \_operation: , line:11:16, endln:11:28
                |vpiName:cond
                |vpiFullName:work@top.cond
                |vpiActual:
                \_logic_net: (work@top.cond), line:11:16, endln:11:20
              |vpiOperand:
              \_constant: , line:11:24, endln:11:28
                |vpiParent:
                \_operation: , line:11:16, endln:11:28
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
            |vpiStmt:
            \_begin: (work@top), line:11:30, endln:13:15
              |vpiParent:
              \_if_else: , line:11:12, endln:15:26
              |vpiFullName:work@top
            |vpiElseStmt:
            \_assignment: , line:15:15, endln:15:25
              |vpiParent:
              \_if_else: , line:11:12, endln:15:26
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:15:21, endln:15:25
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@top.found), line:15:15, endln:15:20
                |vpiParent:
                \_assignment: , line:15:15, endln:15:25
                |vpiName:found
                |vpiFullName:work@top.found
                |vpiActual:
                \_logic_net: (work@top.found), line:3:24, endln:3:29
    |vpiAlwaysType:2
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/RewriteNonConstForLoopCond/dut.sv, line:1:1, endln:20:10
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.found), line:3:24, endln:3:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/RewriteNonConstForLoopCond/dut.sv, line:1:1, endln:20:10
    |vpiTypespec:
    \_ref_typespec: (work@top.found)
      |vpiParent:
      \_logic_var: (work@top.found), line:3:24, endln:3:29
      |vpiFullName:work@top.found
      |vpiActual:
      \_logic_typespec: , line:3:1, endln:3:6
    |vpiName:found
    |vpiFullName:work@top.found
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiProcess:
  \_always: , line:5:4, endln:17:9
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/RewriteNonConstForLoopCond/dut.sv, line:1:1, endln:20:10
    |vpiStmt:
    \_begin: (work@top), line:6:6, endln:17:9
      |vpiParent:
      \_always: , line:5:4, endln:17:9
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , line:8:9, endln:8:21
        |vpiParent:
        \_begin: (work@top), line:6:6, endln:17:9
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:8:17, endln:8:21
        |vpiLhs:
        \_ref_obj: (work@top.found), line:8:9, endln:8:14
          |vpiParent:
          \_assignment: , line:8:9, endln:8:21
          |vpiName:found
          |vpiFullName:work@top.found
          |vpiActual:
          \_logic_var: (work@top.found), line:3:24, endln:3:29
      |vpiStmt:
      \_for_stmt: (work@top), line:10:9, endln:10:12
        |vpiParent:
        \_begin: (work@top), line:6:6, endln:17:9
        |vpiFullName:work@top
        |vpiForInitStmt:
        \_assignment: , line:10:14, endln:10:21
          |vpiParent:
          \_for_stmt: (work@top), line:10:9, endln:10:12
          |vpiRhs:
          \_constant: , line:10:20, endln:10:21
          |vpiLhs:
          \_int_var: (work@top.i), line:10:18, endln:10:19
            |vpiParent:
            \_assignment: , line:10:14, endln:10:21
            |vpiTypespec:
            \_ref_typespec: (work@top.i)
              |vpiParent:
              \_int_var: (work@top.i), line:10:18, endln:10:19
              |vpiFullName:work@top.i
              |vpiActual:
              \_int_typespec: , line:10:14, endln:10:17
            |vpiName:i
            |vpiFullName:work@top.i
            |vpiSigned:1
        |vpiForIncStmt:
        \_operation: , line:10:41, endln:10:44
          |vpiParent:
          \_for_stmt: (work@top), line:10:9, endln:10:12
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (work@top.i), line:10:41, endln:10:42
            |vpiParent:
            \_operation: , line:10:41, endln:10:44
            |vpiName:i
            |vpiFullName:work@top.i
            |vpiActual:
            \_int_var: (work@top.i), line:10:18, endln:10:19
        |vpiCondition:
        \_operation: , line:10:23, endln:10:39
          |vpiParent:
          \_for_stmt: (work@top), line:10:9, endln:10:12
          |vpiOpType:26
          |vpiOperand:
          \_operation: , line:10:23, endln:10:27
            |vpiParent:
            \_operation: , line:10:23, endln:10:39
            |vpiOpType:20
            |vpiOperand:
            \_ref_obj: (work@top.i), line:10:23, endln:10:24
              |vpiParent:
              \_operation: , line:10:23, endln:10:27
              |vpiName:i
              |vpiFullName:work@top.i
              |vpiActual:
              \_int_var: (work@top.i), line:10:18, endln:10:19
            |vpiOperand:
            \_constant: , line:10:25, endln:10:27
          |vpiOperand:
          \_operation: , line:10:31, endln:10:39
            |vpiParent:
            \_operation: , line:10:23, endln:10:39
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.found), line:10:31, endln:10:36
              |vpiParent:
              \_operation: , line:10:31, endln:10:39
              |vpiName:found
              |vpiFullName:work@top.found
              |vpiActual:
              \_logic_var: (work@top.found), line:3:24, endln:3:29
            |vpiOperand:
            \_constant: , line:10:38, endln:10:39
        |vpiStmt:
        \_begin: (work@top), line:10:46, endln:16:12
          |vpiParent:
          \_for_stmt: (work@top), line:10:9, endln:10:12
          |vpiFullName:work@top
          |vpiStmt:
          \_if_else: , line:11:12, endln:15:26
            |vpiParent:
            \_begin: (work@top), line:10:46, endln:16:12
            |vpiCondition:
            \_operation: , line:11:16, endln:11:28
              |vpiParent:
              \_if_else: , line:11:12, endln:15:26
              |vpiOpType:14
              |vpiOperand:
              \_ref_obj: (work@top.cond), line:11:16, endln:11:20
                |vpiParent:
                \_operation: , line:11:16, endln:11:28
                |vpiName:cond
                |vpiFullName:work@top.cond
                |vpiActual:
                \_logic_net: (work@top.cond), line:11:16, endln:11:20
              |vpiOperand:
              \_constant: , line:11:24, endln:11:28
            |vpiStmt:
            \_begin: (work@top), line:11:30, endln:13:15
              |vpiParent:
              \_if_else: , line:11:12, endln:15:26
              |vpiFullName:work@top
            |vpiElseStmt:
            \_assignment: , line:15:15, endln:15:25
              |vpiParent:
              \_if_else: , line:11:12, endln:15:26
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:15:21, endln:15:25
              |vpiLhs:
              \_ref_obj: (work@top.found), line:15:15, endln:15:20
                |vpiParent:
                \_assignment: , line:15:15, endln:15:25
                |vpiName:found
                |vpiFullName:work@top.found
                |vpiActual:
                \_logic_var: (work@top.found), line:3:24, endln:3:29
    |vpiAlwaysType:2
\_weaklyReferenced:
\_int_typespec: , line:10:14, endln:10:17
  |vpiSigned:1
\_logic_typespec: , line:3:1, endln:3:6
  |vpiParent:
  \_logic_var: (work@top.found), line:3:24, endln:3:29
\_logic_typespec: , line:3:1, endln:3:6
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/RewriteNonConstForLoopCond/dut.sv | ${SURELOG_DIR}/build/regression/RewriteNonConstForLoopCond/roundtrip/dut_000.sv | 1 | 20 |
============================== End RoundTrip Results ==============================
