# reading /home/leoko805/TDTS01/hls/rtl/rtl.mpf
# vsim work.workbench(sort_test) 
# //  ModelSim SE/EE 5.4d Sep 15 2000 SunOS 5.10
# //
# //  Copyright (c) Mentor Graphics Corporation, 1982-2000, All Rights Reserved.
# //                       UNPUBLISHED, LICENSED SOFTWARE.
# //            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# //  Copyright (c) Model Technology Incorporated 1990-2000, All Rights Reserved.
# //
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/../std.standard
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../ieee.std_logic_1164(body)
# Loading work.r_sort_pkg
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../ieee.numeric_bit(body)
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../ieee.std_logic_arith(body)
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../ieee.std_logic_unsigned(body)
# Loading work.workbench(sort_test)
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../ieee.numeric_std(body)
# Loading work.r_sort(r_sort_rtl)
# Loading work.reg(reg_arch)
# Loading work.add_one(add_one_arch)
# Loading work.ram(ram_arch)
# Loading work.demux_vector(demux_vector_arch)
# Loading work.mux_bit(mux_arch)
# Loading work.demux_bit(demux_arch)
# Loading work.fsm(states)
# Loading work.buffer_vector(buffer_arch)
# Loading work.clock_gen(behavioral)
#  
# Building Library work  
#  
do /home/leoko805/TDTS01/hls/rtl/build_work_1.do
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_bit
# -- Compiling entity clock_gen
# -- Compiling architecture behavioral of clock_gen
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity add_one
# -- Compiling architecture add_one_arch of add_one
# -- Compiling entity reg
# -- Compiling architecture reg_arch of reg
# ERROR: /home/leoko805/TDTS01/hls/rtl/rtl_prim.vhd(55): Signal declaration (storage) not allowed in this region.
# ERROR: /home/leoko805/TDTS01/hls/rtl/rtl_prim.vhd(66): Unknown identifier: storage
# ERROR: /home/leoko805/TDTS01/hls/rtl/rtl_prim.vhd(67): VHDL Compiler exiting
# ERROR: /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
# Error in macro /home/leoko805/TDTS01/hls/rtl/build_work_1.do line 2
# /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work {$MODELSIM_PROJECT/rtl_prim.vhd}"
#  
# Building Library work  
#  
do /home/leoko805/TDTS01/hls/rtl/build_work_1.do
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_bit
# -- Compiling entity clock_gen
# -- Compiling architecture behavioral of clock_gen
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity add_one
# -- Compiling architecture add_one_arch of add_one
# -- Compiling entity reg
# -- Compiling architecture reg_arch of reg
# -- Loading package numeric_std
# -- Compiling entity ram
# -- Compiling architecture ram_arch of ram
# ERROR: /home/leoko805/TDTS01/hls/rtl/rtl_prim.vhd(97): Unknown identifier: storage
# ERROR: /home/leoko805/TDTS01/hls/rtl/rtl_prim.vhd(97): Expression is not a signal.
# ERROR: /home/leoko805/TDTS01/hls/rtl/rtl_prim.vhd(123): Target of signal assignment is not a signal.
# ERROR: /home/leoko805/TDTS01/hls/rtl/rtl_prim.vhd(129): VHDL Compiler exiting
# ERROR: /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
# Error in macro /home/leoko805/TDTS01/hls/rtl/build_work_1.do line 2
# /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work {$MODELSIM_PROJECT/rtl_prim.vhd}"
#  
# Building Library work  
#  
do /home/leoko805/TDTS01/hls/rtl/build_work_1.do
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_bit
# -- Compiling entity clock_gen
# -- Compiling architecture behavioral of clock_gen
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity add_one
# -- Compiling architecture add_one_arch of add_one
# -- Compiling entity reg
# -- Compiling architecture reg_arch of reg
# -- Loading package numeric_std
# -- Compiling entity ram
# -- Compiling architecture ram_arch of ram
# ERROR: /home/leoko805/TDTS01/hls/rtl/rtl_prim.vhd(123): Target of signal assignment is not a signal.
# ERROR: /home/leoko805/TDTS01/hls/rtl/rtl_prim.vhd(129): VHDL Compiler exiting
# ERROR: /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
# Error in macro /home/leoko805/TDTS01/hls/rtl/build_work_1.do line 2
# /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work {$MODELSIM_PROJECT/rtl_prim.vhd}"
#  
# Building Library work  
#  
do /home/leoko805/TDTS01/hls/rtl/build_work_1.do
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_bit
# -- Compiling entity clock_gen
# -- Compiling architecture behavioral of clock_gen
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity add_one
# -- Compiling architecture add_one_arch of add_one
# -- Compiling entity reg
# -- Compiling architecture reg_arch of reg
# -- Loading package numeric_std
# -- Compiling entity ram
# -- Compiling architecture ram_arch of ram
# -- Compiling entity demux_bit
# -- Compiling architecture demux_arch of demux_bit
# -- Compiling entity demux_vector
# -- Compiling architecture demux_vector_arch of demux_vector
# -- Compiling entity mux_bit
# -- Compiling architecture mux_arch of mux_bit
# -- Compiling entity buffer_vector
# -- Compiling architecture buffer_arch of buffer_vector
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity fsm
# -- Compiling architecture states of fsm
# ERROR: /home/leoko805/TDTS01/hls/rtl/fsm.vhd(103): Nonresolved signal next_state already has a source (on line 79).
# ERROR: /home/leoko805/TDTS01/hls/rtl/fsm.vhd(140): Nonresolved signal next_state already has a source (on line 79).
# ERROR: /home/leoko805/TDTS01/hls/rtl/fsm.vhd(142): Nonresolved signal next_state already has a source (on line 79).
# ERROR: /home/leoko805/TDTS01/hls/rtl/fsm.vhd(171): Nonresolved signal next_state already has a source (on line 79).
# ERROR: /home/leoko805/TDTS01/hls/rtl/fsm.vhd(173): Nonresolved signal next_state already has a source (on line 79).
# ERROR: /home/leoko805/TDTS01/hls/rtl/fsm.vhd(198): Nonresolved signal next_state already has a source (on line 79).
# ERROR: /home/leoko805/TDTS01/hls/rtl/fsm.vhd(201): Nonresolved signal next_state already has a source (on line 79).
# ERROR: /home/leoko805/TDTS01/hls/rtl/fsm.vhd(227): Nonresolved signal next_state already has a source (on line 79).
# ERROR: /home/leoko805/TDTS01/hls/rtl/fsm.vhd(230): Nonresolved signal next_state already has a source (on line 79).
# ERROR: /home/leoko805/TDTS01/hls/rtl/fsm.vhd(236): Nonresolved signal next_state already has a source (on line 79).
# ERROR: /home/leoko805/TDTS01/hls/rtl/fsm.vhd(261): Nonresolved signal next_state already has a source (on line 79).
# ERROR: /home/leoko805/TDTS01/hls/rtl/fsm.vhd(282): Nonresolved signal next_state already has a source (on line 79).
# ERROR: /home/leoko805/TDTS01/hls/rtl/fsm.vhd(285): Nonresolved signal next_state already has a source (on line 79).
# ERROR: /home/leoko805/TDTS01/hls/rtl/fsm.vhd(298): Nonresolved signal next_state already has a source (on line 79).
# ERROR: /home/leoko805/TDTS01/hls/rtl/fsm.vhd(301): Nonresolved signal next_state already has a source (on line 79).
# ERROR: /home/leoko805/TDTS01/hls/rtl/fsm.vhd(317): Nonresolved signal next_state already has a source (on line 79).
# ERROR: /home/leoko805/TDTS01/hls/rtl/fsm.vhd(407): VHDL Compiler exiting
# ERROR: /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
# Error in macro /home/leoko805/TDTS01/hls/rtl/build_work_1.do line 3
# /sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work {$MODELSIM_PROJECT/fsm.vhd}"
#  
# Building Library work  
#  
do /home/leoko805/TDTS01/hls/rtl/build_work_1.do
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_bit
# -- Compiling entity clock_gen
# -- Compiling architecture behavioral of clock_gen
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity add_one
# -- Compiling architecture add_one_arch of add_one
# -- Compiling entity reg
# -- Compiling architecture reg_arch of reg
# -- Loading package numeric_std
# -- Compiling entity ram
# -- Compiling architecture ram_arch of ram
# -- Compiling entity demux_bit
# -- Compiling architecture demux_arch of demux_bit
# -- Compiling entity demux_vector
# -- Compiling architecture demux_vector_arch of demux_vector
# -- Compiling entity mux_bit
# -- Compiling architecture mux_arch of mux_bit
# -- Compiling entity buffer_vector
# -- Compiling architecture buffer_arch of buffer_vector
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity fsm
# -- Compiling architecture states of fsm
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture r_sort_rtl of r_sort
# -- Loading entity reg
# -- Loading entity add_one
# -- Loading package numeric_std
# -- Loading entity ram
# -- Loading entity demux_vector
# -- Loading entity mux_bit
# -- Loading entity demux_bit
# -- Loading entity fsm
# -- Loading entity buffer_vector
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity workbench
# -- Loading package std_logic_1164
# -- Loading package r_sort_pkg
# -- Loading package numeric_bit
# -- Compiling architecture sort_test of workbench
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading entity r_sort
# -- Loading entity clock_gen
view wave
# .wave
do /home/leoko805/TDTS01/hls/rtl/wave.do
run 300 us;
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /workbench/sorter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /workbench/sorter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /workbench/sorter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /workbench/sorter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /workbench/sorter/mux_significant_bit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /workbench/sorter/mux_significant_bit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /workbench/sorter/mux_significant_bit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /workbench/sorter/mux_significant_bit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /workbench/sorter/reg_ld_demux
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /workbench/sorter/reg_ld_demux
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /workbench/sorter/reg_ld_demux
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /workbench/sorter/reg_ld_demux
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /workbench/sorter/reg_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /workbench/sorter/tmp_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /workbench/sorter/mux_significant_bit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /workbench/sorter/mux_significant_bit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /workbench/sorter/mux_significant_bit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /workbench/sorter/mux_significant_bit
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 3  Instance: /workbench/sorter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 ns  Iteration: 0  Instance: /workbench/sorter
# ** Failure: Test passed
#    Time: 2225 ns  Iteration: 1  Instance: /workbench
# Break at /home/leoko805/TDTS01/hls/rtl/workbench.vhd line 86
quit
