{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736429572703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736429572703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 16:32:52 2025 " "Processing started: Thu Jan 09 16:32:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736429572703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429572703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429572703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736429572973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736429572973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../uart_tx.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../uart_rx.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage4.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage4.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE4 " "Found entity 1: TWIDLE_14_bit_STAGE4" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage3.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage3.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE3 " "Found entity 1: TWIDLE_14_bit_STAGE3" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage2 .v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage2 .v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE2 " "Found entity 1: TWIDLE_14_bit_STAGE2" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage1.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/twidle_14_bit_stage1.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit_STAGE1 " "Found entity 1: TWIDLE_14_bit_STAGE1" {  } { { "../TWIDLE_14_bit_STAGE1.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk top_module.v(24) " "Verilog HDL Declaration information at top_module.v(24): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_N rst_n top_module.v(25) " "Verilog HDL Declaration information at top_module.v(25): object \"RST_N\" differs only in case from object \"rst_n\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "invert_addr INVERT_ADDR top_module.v(47) " "Verilog HDL Declaration information at top_module.v(47): object \"invert_addr\" differs only in case from object \"INVERT_ADDR\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "max_chanel MAX_CHANEL seg7_data2.v(51) " "Verilog HDL Declaration information at seg7_data2.v(51): object \"max_chanel\" differs only in case from object \"MAX_CHANEL\" in the same scope" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/seg7_data2.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/seg7_data2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/seg7_data2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data2 " "Found entity 1: seg7_data2" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/seg7_data2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7_data.v(70) " "Verilog HDL information at seg7_data.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/seg7_data.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "display DISPLAY seg7_data.v(38) " "Verilog HDL Declaration information at seg7_data.v(38): object \"display\" differs only in case from object \"DISPLAY\" in the same scope" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/seg7_data.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/seg7_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/seg7_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data " "Found entity 1: seg7_data" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/seg7_data.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RAM2.v(58) " "Verilog HDL information at RAM2.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2 " "Found entity 1: RAM2" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX " "Found entity 1: RADIX" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/process_o_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/process_o_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_O_DATA " "Found entity 1: PROCESS_O_DATA" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/PROCESS_O_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/modify_radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/modify_radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 modify_RADIX " "Found entity 1: modify_RADIX" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/modify_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/modify_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_FFT " "Found entity 1: MODIFY_FFT" {  } { { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/invert_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/invert_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 INVERT_ADDR " "Found entity 1: INVERT_ADDR" {  } { { "../INVERT_ADDR.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/INVERT_ADDR.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/control4.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/control4.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL4 " "Found entity 1: CONTROL4" {  } { { "../CONTROL4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/control3.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/control3.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL3 " "Found entity 1: CONTROL3" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/control2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/control2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL2 " "Found entity 1: CONTROL2" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/pipeline_fft_dspa/control1.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/pipeline_fft_dspa/control1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL1 " "Found entity 1: CONTROL1" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429579935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429579935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736429579962 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dig top_module.v(31) " "Output port \"dig\" at top_module.v(31) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736429579964 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led top_module.v(32) " "Output port \"led\" at top_module.v(32) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736429579964 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg top_module.v(34) " "Output port \"seg\" at top_module.v(34) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736429579964 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:UART_RX " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:UART_RX\"" {  } { { "../top_module.v" "UART_RX" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429579964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERT_ADDR INVERT_ADDR:INVERT_ADDR " "Elaborating entity \"INVERT_ADDR\" for hierarchy \"INVERT_ADDR:INVERT_ADDR\"" {  } { { "../top_module.v" "INVERT_ADDR" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429579966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 24 INVERT_ADDR.v(120) " "Verilog HDL assignment warning at INVERT_ADDR.v(120): truncated value with size 26 to match size of target (24)" {  } { { "../INVERT_ADDR.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/INVERT_ADDR.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429579966 "|top_module|INVERT_ADDR:INVERT_ADDR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 24 INVERT_ADDR.v(127) " "Verilog HDL assignment warning at INVERT_ADDR.v(127): truncated value with size 26 to match size of target (24)" {  } { { "../INVERT_ADDR.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/INVERT_ADDR.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429579966 "|top_module|INVERT_ADDR:INVERT_ADDR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_FFT MODIFY_FFT:MODIFY_FFT " "Elaborating entity \"MODIFY_FFT\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\"" {  } { { "../top_module.v" "MODIFY_FFT" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429579966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL1 MODIFY_FFT:MODIFY_FFT\|CONTROL1:CONTROL1 " "Elaborating entity \"CONTROL1\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL1:CONTROL1\"" {  } { { "../MODIFY_FFT.v" "CONTROL1" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429579966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONTROL1.v(141) " "Verilog HDL assignment warning at CONTROL1.v(141): truncated value with size 32 to match size of target (8)" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL1.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429579966 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONTROL1.v(142) " "Verilog HDL assignment warning at CONTROL1.v(142): truncated value with size 32 to match size of target (8)" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL1.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429579966 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CONTROL1.v(206) " "Verilog HDL assignment warning at CONTROL1.v(206): truncated value with size 32 to match size of target (7)" {  } { { "../CONTROL1.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL1.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429579966 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL1:CONTROL1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM MODIFY_FFT:MODIFY_FFT\|RAM:RAM1 " "Elaborating entity \"RAM\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\"" {  } { { "../MODIFY_FFT.v" "RAM1" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429579980 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RAM.v(63) " "Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429579991 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RAM.v(63) " "Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429579991 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 RAM.v(63) " "Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429579991 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 RAM.v(63) " "Verilog HDL Always Construct warning at RAM.v(63): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429579991 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RAM.v(63) " "Inferred latch for \"Im_o1\[0\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580000 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RAM.v(63) " "Inferred latch for \"Im_o1\[1\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580000 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RAM.v(63) " "Inferred latch for \"Im_o1\[2\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580000 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RAM.v(63) " "Inferred latch for \"Im_o1\[3\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580000 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RAM.v(63) " "Inferred latch for \"Im_o1\[4\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580000 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RAM.v(63) " "Inferred latch for \"Im_o1\[5\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580000 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RAM.v(63) " "Inferred latch for \"Im_o1\[6\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580000 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RAM.v(63) " "Inferred latch for \"Im_o1\[7\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580000 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RAM.v(63) " "Inferred latch for \"Im_o1\[8\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580000 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RAM.v(63) " "Inferred latch for \"Im_o1\[9\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580000 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RAM.v(63) " "Inferred latch for \"Im_o1\[10\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580000 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RAM.v(63) " "Inferred latch for \"Im_o1\[11\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580000 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RAM.v(63) " "Inferred latch for \"Im_o1\[12\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580000 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RAM.v(63) " "Inferred latch for \"Im_o1\[13\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580000 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RAM.v(63) " "Inferred latch for \"Im_o1\[14\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580000 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RAM.v(63) " "Inferred latch for \"Im_o1\[15\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580000 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RAM.v(63) " "Inferred latch for \"Im_o1\[16\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580000 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RAM.v(63) " "Inferred latch for \"Im_o1\[17\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RAM.v(63) " "Inferred latch for \"Im_o1\[18\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RAM.v(63) " "Inferred latch for \"Im_o1\[19\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RAM.v(63) " "Inferred latch for \"Im_o1\[20\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RAM.v(63) " "Inferred latch for \"Im_o1\[21\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RAM.v(63) " "Inferred latch for \"Im_o1\[22\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RAM.v(63) " "Inferred latch for \"Im_o1\[23\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RAM.v(63) " "Inferred latch for \"Re_o1\[0\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RAM.v(63) " "Inferred latch for \"Re_o1\[1\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RAM.v(63) " "Inferred latch for \"Re_o1\[2\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RAM.v(63) " "Inferred latch for \"Re_o1\[3\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RAM.v(63) " "Inferred latch for \"Re_o1\[4\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RAM.v(63) " "Inferred latch for \"Re_o1\[5\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RAM.v(63) " "Inferred latch for \"Re_o1\[6\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RAM.v(63) " "Inferred latch for \"Re_o1\[7\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RAM.v(63) " "Inferred latch for \"Re_o1\[8\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RAM.v(63) " "Inferred latch for \"Re_o1\[9\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RAM.v(63) " "Inferred latch for \"Re_o1\[10\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RAM.v(63) " "Inferred latch for \"Re_o1\[11\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RAM.v(63) " "Inferred latch for \"Re_o1\[12\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RAM.v(63) " "Inferred latch for \"Re_o1\[13\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RAM.v(63) " "Inferred latch for \"Re_o1\[14\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RAM.v(63) " "Inferred latch for \"Re_o1\[15\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RAM.v(63) " "Inferred latch for \"Re_o1\[16\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RAM.v(63) " "Inferred latch for \"Re_o1\[17\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RAM.v(63) " "Inferred latch for \"Re_o1\[18\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RAM.v(63) " "Inferred latch for \"Re_o1\[19\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RAM.v(63) " "Inferred latch for \"Re_o1\[20\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RAM.v(63) " "Inferred latch for \"Re_o1\[21\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RAM.v(63) " "Inferred latch for \"Re_o1\[22\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RAM.v(63) " "Inferred latch for \"Re_o1\[23\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RAM.v(63) " "Inferred latch for \"Im_o2\[0\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RAM.v(63) " "Inferred latch for \"Im_o2\[1\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RAM.v(63) " "Inferred latch for \"Im_o2\[2\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RAM.v(63) " "Inferred latch for \"Im_o2\[3\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RAM.v(63) " "Inferred latch for \"Im_o2\[4\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RAM.v(63) " "Inferred latch for \"Im_o2\[5\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RAM.v(63) " "Inferred latch for \"Im_o2\[6\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RAM.v(63) " "Inferred latch for \"Im_o2\[7\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RAM.v(63) " "Inferred latch for \"Im_o2\[8\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RAM.v(63) " "Inferred latch for \"Im_o2\[9\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RAM.v(63) " "Inferred latch for \"Im_o2\[10\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RAM.v(63) " "Inferred latch for \"Im_o2\[11\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RAM.v(63) " "Inferred latch for \"Im_o2\[12\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580002 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RAM.v(63) " "Inferred latch for \"Im_o2\[13\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RAM.v(63) " "Inferred latch for \"Im_o2\[14\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RAM.v(63) " "Inferred latch for \"Im_o2\[15\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RAM.v(63) " "Inferred latch for \"Im_o2\[16\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RAM.v(63) " "Inferred latch for \"Im_o2\[17\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RAM.v(63) " "Inferred latch for \"Im_o2\[18\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RAM.v(63) " "Inferred latch for \"Im_o2\[19\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RAM.v(63) " "Inferred latch for \"Im_o2\[20\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RAM.v(63) " "Inferred latch for \"Im_o2\[21\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RAM.v(63) " "Inferred latch for \"Im_o2\[22\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RAM.v(63) " "Inferred latch for \"Im_o2\[23\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RAM.v(63) " "Inferred latch for \"Re_o2\[0\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RAM.v(63) " "Inferred latch for \"Re_o2\[1\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RAM.v(63) " "Inferred latch for \"Re_o2\[2\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RAM.v(63) " "Inferred latch for \"Re_o2\[3\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RAM.v(63) " "Inferred latch for \"Re_o2\[4\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RAM.v(63) " "Inferred latch for \"Re_o2\[5\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RAM.v(63) " "Inferred latch for \"Re_o2\[6\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RAM.v(63) " "Inferred latch for \"Re_o2\[7\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RAM.v(63) " "Inferred latch for \"Re_o2\[8\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RAM.v(63) " "Inferred latch for \"Re_o2\[9\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RAM.v(63) " "Inferred latch for \"Re_o2\[10\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RAM.v(63) " "Inferred latch for \"Re_o2\[11\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RAM.v(63) " "Inferred latch for \"Re_o2\[12\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RAM.v(63) " "Inferred latch for \"Re_o2\[13\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RAM.v(63) " "Inferred latch for \"Re_o2\[14\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RAM.v(63) " "Inferred latch for \"Re_o2\[15\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RAM.v(63) " "Inferred latch for \"Re_o2\[16\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RAM.v(63) " "Inferred latch for \"Re_o2\[17\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RAM.v(63) " "Inferred latch for \"Re_o2\[18\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RAM.v(63) " "Inferred latch for \"Re_o2\[19\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RAM.v(63) " "Inferred latch for \"Re_o2\[20\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RAM.v(63) " "Inferred latch for \"Re_o2\[21\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RAM.v(63) " "Inferred latch for \"Re_o2\[22\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RAM.v(63) " "Inferred latch for \"Re_o2\[23\]\" at RAM.v(63)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580004 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE1 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1 " "Elaborating entity \"TWIDLE_14_bit_STAGE1\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE1:TWIDLE1\"" {  } { { "../MODIFY_FFT.v" "TWIDLE1" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429580021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RADIX MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX " "Elaborating entity \"RADIX\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\"" {  } { { "../MODIFY_FFT.v" "RADIX" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429580032 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_temp1 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Re_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580034 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_temp1 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Im_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580034 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_temp3 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Re_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580034 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_temp3 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Im_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580034 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580036 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580036 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580036 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RADIX.v(27) " "Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580036 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RADIX.v(28) " "Inferred latch for \"Im_o2\[0\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580038 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RADIX.v(28) " "Inferred latch for \"Im_o2\[1\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580038 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RADIX.v(28) " "Inferred latch for \"Im_o2\[2\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580038 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RADIX.v(28) " "Inferred latch for \"Im_o2\[3\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580038 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RADIX.v(28) " "Inferred latch for \"Im_o2\[4\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580038 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RADIX.v(28) " "Inferred latch for \"Im_o2\[5\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580038 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RADIX.v(28) " "Inferred latch for \"Im_o2\[6\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580038 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RADIX.v(28) " "Inferred latch for \"Im_o2\[7\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RADIX.v(28) " "Inferred latch for \"Im_o2\[8\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RADIX.v(28) " "Inferred latch for \"Im_o2\[9\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RADIX.v(28) " "Inferred latch for \"Im_o2\[10\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RADIX.v(28) " "Inferred latch for \"Im_o2\[11\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RADIX.v(28) " "Inferred latch for \"Im_o2\[12\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RADIX.v(28) " "Inferred latch for \"Im_o2\[13\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RADIX.v(28) " "Inferred latch for \"Im_o2\[14\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RADIX.v(28) " "Inferred latch for \"Im_o2\[15\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RADIX.v(28) " "Inferred latch for \"Im_o2\[16\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RADIX.v(28) " "Inferred latch for \"Im_o2\[17\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RADIX.v(28) " "Inferred latch for \"Im_o2\[18\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RADIX.v(28) " "Inferred latch for \"Im_o2\[19\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RADIX.v(28) " "Inferred latch for \"Im_o2\[20\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RADIX.v(28) " "Inferred latch for \"Im_o2\[21\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RADIX.v(28) " "Inferred latch for \"Im_o2\[22\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RADIX.v(28) " "Inferred latch for \"Im_o2\[23\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RADIX.v(28) " "Inferred latch for \"Re_o2\[0\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RADIX.v(28) " "Inferred latch for \"Re_o2\[1\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RADIX.v(28) " "Inferred latch for \"Re_o2\[2\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RADIX.v(28) " "Inferred latch for \"Re_o2\[3\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RADIX.v(28) " "Inferred latch for \"Re_o2\[4\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RADIX.v(28) " "Inferred latch for \"Re_o2\[5\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RADIX.v(28) " "Inferred latch for \"Re_o2\[6\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RADIX.v(28) " "Inferred latch for \"Re_o2\[7\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RADIX.v(28) " "Inferred latch for \"Re_o2\[8\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RADIX.v(28) " "Inferred latch for \"Re_o2\[9\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RADIX.v(28) " "Inferred latch for \"Re_o2\[10\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RADIX.v(28) " "Inferred latch for \"Re_o2\[11\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RADIX.v(28) " "Inferred latch for \"Re_o2\[12\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RADIX.v(28) " "Inferred latch for \"Re_o2\[13\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RADIX.v(28) " "Inferred latch for \"Re_o2\[14\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RADIX.v(28) " "Inferred latch for \"Re_o2\[15\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RADIX.v(28) " "Inferred latch for \"Re_o2\[16\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RADIX.v(28) " "Inferred latch for \"Re_o2\[17\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RADIX.v(28) " "Inferred latch for \"Re_o2\[18\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RADIX.v(28) " "Inferred latch for \"Re_o2\[19\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RADIX.v(28) " "Inferred latch for \"Re_o2\[20\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RADIX.v(28) " "Inferred latch for \"Re_o2\[21\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RADIX.v(28) " "Inferred latch for \"Re_o2\[22\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RADIX.v(28) " "Inferred latch for \"Re_o2\[23\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RADIX.v(28) " "Inferred latch for \"Im_o1\[0\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RADIX.v(28) " "Inferred latch for \"Im_o1\[1\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RADIX.v(28) " "Inferred latch for \"Im_o1\[2\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RADIX.v(28) " "Inferred latch for \"Im_o1\[3\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RADIX.v(28) " "Inferred latch for \"Im_o1\[4\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RADIX.v(28) " "Inferred latch for \"Im_o1\[5\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RADIX.v(28) " "Inferred latch for \"Im_o1\[6\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RADIX.v(28) " "Inferred latch for \"Im_o1\[7\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RADIX.v(28) " "Inferred latch for \"Im_o1\[8\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RADIX.v(28) " "Inferred latch for \"Im_o1\[9\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RADIX.v(28) " "Inferred latch for \"Im_o1\[10\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RADIX.v(28) " "Inferred latch for \"Im_o1\[11\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RADIX.v(28) " "Inferred latch for \"Im_o1\[12\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RADIX.v(28) " "Inferred latch for \"Im_o1\[13\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RADIX.v(28) " "Inferred latch for \"Im_o1\[14\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RADIX.v(28) " "Inferred latch for \"Im_o1\[15\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580040 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RADIX.v(28) " "Inferred latch for \"Im_o1\[16\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RADIX.v(28) " "Inferred latch for \"Im_o1\[17\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RADIX.v(28) " "Inferred latch for \"Im_o1\[18\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RADIX.v(28) " "Inferred latch for \"Im_o1\[19\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RADIX.v(28) " "Inferred latch for \"Im_o1\[20\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RADIX.v(28) " "Inferred latch for \"Im_o1\[21\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RADIX.v(28) " "Inferred latch for \"Im_o1\[22\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RADIX.v(28) " "Inferred latch for \"Im_o1\[23\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RADIX.v(28) " "Inferred latch for \"Re_o1\[0\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RADIX.v(28) " "Inferred latch for \"Re_o1\[1\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RADIX.v(28) " "Inferred latch for \"Re_o1\[2\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RADIX.v(28) " "Inferred latch for \"Re_o1\[3\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RADIX.v(28) " "Inferred latch for \"Re_o1\[4\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RADIX.v(28) " "Inferred latch for \"Re_o1\[5\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RADIX.v(28) " "Inferred latch for \"Re_o1\[6\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RADIX.v(28) " "Inferred latch for \"Re_o1\[7\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RADIX.v(28) " "Inferred latch for \"Re_o1\[8\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RADIX.v(28) " "Inferred latch for \"Re_o1\[9\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RADIX.v(28) " "Inferred latch for \"Re_o1\[10\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RADIX.v(28) " "Inferred latch for \"Re_o1\[11\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RADIX.v(28) " "Inferred latch for \"Re_o1\[12\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RADIX.v(28) " "Inferred latch for \"Re_o1\[13\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RADIX.v(28) " "Inferred latch for \"Re_o1\[14\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RADIX.v(28) " "Inferred latch for \"Re_o1\[15\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RADIX.v(28) " "Inferred latch for \"Re_o1\[16\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RADIX.v(28) " "Inferred latch for \"Re_o1\[17\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RADIX.v(28) " "Inferred latch for \"Re_o1\[18\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RADIX.v(28) " "Inferred latch for \"Re_o1\[19\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RADIX.v(28) " "Inferred latch for \"Re_o1\[20\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RADIX.v(28) " "Inferred latch for \"Re_o1\[21\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RADIX.v(28) " "Inferred latch for \"Re_o1\[22\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RADIX.v(28) " "Inferred latch for \"Re_o1\[23\]\" at RADIX.v(28)" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580044 "|top_module|MODIFY_FFT:MODIFY_FFT|RADIX:RADIX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2 " "Elaborating entity \"RAM2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\"" {  } { { "../MODIFY_FFT.v" "RAM2" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429580050 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RAM2.v(93) " "Verilog HDL Always Construct warning at RAM2.v(93): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580058 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RAM2.v(93) " "Verilog HDL Always Construct warning at RAM2.v(93): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580058 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 RAM2.v(93) " "Verilog HDL Always Construct warning at RAM2.v(93): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580058 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 RAM2.v(93) " "Verilog HDL Always Construct warning at RAM2.v(93): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580058 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RAM2.v(93) " "Inferred latch for \"Im_o1\[0\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RAM2.v(93) " "Inferred latch for \"Im_o1\[1\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RAM2.v(93) " "Inferred latch for \"Im_o1\[2\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RAM2.v(93) " "Inferred latch for \"Im_o1\[3\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RAM2.v(93) " "Inferred latch for \"Im_o1\[4\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RAM2.v(93) " "Inferred latch for \"Im_o1\[5\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RAM2.v(93) " "Inferred latch for \"Im_o1\[6\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RAM2.v(93) " "Inferred latch for \"Im_o1\[7\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RAM2.v(93) " "Inferred latch for \"Im_o1\[8\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RAM2.v(93) " "Inferred latch for \"Im_o1\[9\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RAM2.v(93) " "Inferred latch for \"Im_o1\[10\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RAM2.v(93) " "Inferred latch for \"Im_o1\[11\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RAM2.v(93) " "Inferred latch for \"Im_o1\[12\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RAM2.v(93) " "Inferred latch for \"Im_o1\[13\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RAM2.v(93) " "Inferred latch for \"Im_o1\[14\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RAM2.v(93) " "Inferred latch for \"Im_o1\[15\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RAM2.v(93) " "Inferred latch for \"Im_o1\[16\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RAM2.v(93) " "Inferred latch for \"Im_o1\[17\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RAM2.v(93) " "Inferred latch for \"Im_o1\[18\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RAM2.v(93) " "Inferred latch for \"Im_o1\[19\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RAM2.v(93) " "Inferred latch for \"Im_o1\[20\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RAM2.v(93) " "Inferred latch for \"Im_o1\[21\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RAM2.v(93) " "Inferred latch for \"Im_o1\[22\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RAM2.v(93) " "Inferred latch for \"Im_o1\[23\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RAM2.v(93) " "Inferred latch for \"Re_o1\[0\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RAM2.v(93) " "Inferred latch for \"Re_o1\[1\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RAM2.v(93) " "Inferred latch for \"Re_o1\[2\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RAM2.v(93) " "Inferred latch for \"Re_o1\[3\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RAM2.v(93) " "Inferred latch for \"Re_o1\[4\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RAM2.v(93) " "Inferred latch for \"Re_o1\[5\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RAM2.v(93) " "Inferred latch for \"Re_o1\[6\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RAM2.v(93) " "Inferred latch for \"Re_o1\[7\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RAM2.v(93) " "Inferred latch for \"Re_o1\[8\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RAM2.v(93) " "Inferred latch for \"Re_o1\[9\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RAM2.v(93) " "Inferred latch for \"Re_o1\[10\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RAM2.v(93) " "Inferred latch for \"Re_o1\[11\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RAM2.v(93) " "Inferred latch for \"Re_o1\[12\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RAM2.v(93) " "Inferred latch for \"Re_o1\[13\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RAM2.v(93) " "Inferred latch for \"Re_o1\[14\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RAM2.v(93) " "Inferred latch for \"Re_o1\[15\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RAM2.v(93) " "Inferred latch for \"Re_o1\[16\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RAM2.v(93) " "Inferred latch for \"Re_o1\[17\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RAM2.v(93) " "Inferred latch for \"Re_o1\[18\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RAM2.v(93) " "Inferred latch for \"Re_o1\[19\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RAM2.v(93) " "Inferred latch for \"Re_o1\[20\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580068 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RAM2.v(93) " "Inferred latch for \"Re_o1\[21\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RAM2.v(93) " "Inferred latch for \"Re_o1\[22\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RAM2.v(93) " "Inferred latch for \"Re_o1\[23\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RAM2.v(93) " "Inferred latch for \"Im_o2\[0\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RAM2.v(93) " "Inferred latch for \"Im_o2\[1\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RAM2.v(93) " "Inferred latch for \"Im_o2\[2\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RAM2.v(93) " "Inferred latch for \"Im_o2\[3\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RAM2.v(93) " "Inferred latch for \"Im_o2\[4\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RAM2.v(93) " "Inferred latch for \"Im_o2\[5\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RAM2.v(93) " "Inferred latch for \"Im_o2\[6\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RAM2.v(93) " "Inferred latch for \"Im_o2\[7\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RAM2.v(93) " "Inferred latch for \"Im_o2\[8\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RAM2.v(93) " "Inferred latch for \"Im_o2\[9\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RAM2.v(93) " "Inferred latch for \"Im_o2\[10\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RAM2.v(93) " "Inferred latch for \"Im_o2\[11\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RAM2.v(93) " "Inferred latch for \"Im_o2\[12\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RAM2.v(93) " "Inferred latch for \"Im_o2\[13\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RAM2.v(93) " "Inferred latch for \"Im_o2\[14\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RAM2.v(93) " "Inferred latch for \"Im_o2\[15\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RAM2.v(93) " "Inferred latch for \"Im_o2\[16\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RAM2.v(93) " "Inferred latch for \"Im_o2\[17\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RAM2.v(93) " "Inferred latch for \"Im_o2\[18\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RAM2.v(93) " "Inferred latch for \"Im_o2\[19\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RAM2.v(93) " "Inferred latch for \"Im_o2\[20\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RAM2.v(93) " "Inferred latch for \"Im_o2\[21\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RAM2.v(93) " "Inferred latch for \"Im_o2\[22\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RAM2.v(93) " "Inferred latch for \"Im_o2\[23\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RAM2.v(93) " "Inferred latch for \"Re_o2\[0\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RAM2.v(93) " "Inferred latch for \"Re_o2\[1\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RAM2.v(93) " "Inferred latch for \"Re_o2\[2\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RAM2.v(93) " "Inferred latch for \"Re_o2\[3\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RAM2.v(93) " "Inferred latch for \"Re_o2\[4\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RAM2.v(93) " "Inferred latch for \"Re_o2\[5\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RAM2.v(93) " "Inferred latch for \"Re_o2\[6\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RAM2.v(93) " "Inferred latch for \"Re_o2\[7\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RAM2.v(93) " "Inferred latch for \"Re_o2\[8\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RAM2.v(93) " "Inferred latch for \"Re_o2\[9\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RAM2.v(93) " "Inferred latch for \"Re_o2\[10\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RAM2.v(93) " "Inferred latch for \"Re_o2\[11\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RAM2.v(93) " "Inferred latch for \"Re_o2\[12\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RAM2.v(93) " "Inferred latch for \"Re_o2\[13\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RAM2.v(93) " "Inferred latch for \"Re_o2\[14\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RAM2.v(93) " "Inferred latch for \"Re_o2\[15\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RAM2.v(93) " "Inferred latch for \"Re_o2\[16\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RAM2.v(93) " "Inferred latch for \"Re_o2\[17\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RAM2.v(93) " "Inferred latch for \"Re_o2\[18\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RAM2.v(93) " "Inferred latch for \"Re_o2\[19\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RAM2.v(93) " "Inferred latch for \"Re_o2\[20\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RAM2.v(93) " "Inferred latch for \"Re_o2\[21\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580070 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RAM2.v(93) " "Inferred latch for \"Re_o2\[22\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580072 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RAM2.v(93) " "Inferred latch for \"Re_o2\[23\]\" at RAM2.v(93)" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580072 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL2 MODIFY_FFT:MODIFY_FFT\|CONTROL2:CONTROL2 " "Elaborating entity \"CONTROL2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL2:CONTROL2\"" {  } { { "../MODIFY_FFT.v" "CONTROL2" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429580081 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CONTROL2.v(122) " "Verilog HDL assignment warning at CONTROL2.v(122): truncated value with size 32 to match size of target (5)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL2.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429580085 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONTROL2.v(131) " "Verilog HDL assignment warning at CONTROL2.v(131): truncated value with size 32 to match size of target (8)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL2.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429580085 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONTROL2.v(132) " "Verilog HDL assignment warning at CONTROL2.v(132): truncated value with size 32 to match size of target (8)" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL2.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429580085 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL2:CONTROL2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE2 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2 " "Elaborating entity \"TWIDLE_14_bit_STAGE2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\"" {  } { { "../MODIFY_FFT.v" "TWIDLE2" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429580095 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 TWIDLE_14_bit_STAGE2 .v(11) " "Net \"cos.data_a\" at TWIDLE_14_bit_STAGE2 .v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429580100 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 TWIDLE_14_bit_STAGE2 .v(11) " "Net \"cos.waddr_a\" at TWIDLE_14_bit_STAGE2 .v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429580100 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 TWIDLE_14_bit_STAGE2 .v(12) " "Net \"sin.data_a\" at TWIDLE_14_bit_STAGE2 .v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429580100 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 TWIDLE_14_bit_STAGE2 .v(12) " "Net \"sin.waddr_a\" at TWIDLE_14_bit_STAGE2 .v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429580100 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 TWIDLE_14_bit_STAGE2 .v(11) " "Net \"cos.we_a\" at TWIDLE_14_bit_STAGE2 .v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429580100 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 TWIDLE_14_bit_STAGE2 .v(12) " "Net \"sin.we_a\" at TWIDLE_14_bit_STAGE2 .v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429580100 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE2:TWIDLE2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE3 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3 " "Elaborating entity \"TWIDLE_14_bit_STAGE3\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3\"" {  } { { "../MODIFY_FFT.v" "TWIDLE3" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429580115 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 TWIDLE_14_bit_STAGE3.v(11) " "Net \"cos.data_a\" at TWIDLE_14_bit_STAGE3.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429580121 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 TWIDLE_14_bit_STAGE3.v(11) " "Net \"cos.waddr_a\" at TWIDLE_14_bit_STAGE3.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429580121 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 TWIDLE_14_bit_STAGE3.v(12) " "Net \"sin.data_a\" at TWIDLE_14_bit_STAGE3.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429580121 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 TWIDLE_14_bit_STAGE3.v(12) " "Net \"sin.waddr_a\" at TWIDLE_14_bit_STAGE3.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429580121 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 TWIDLE_14_bit_STAGE3.v(11) " "Net \"cos.we_a\" at TWIDLE_14_bit_STAGE3.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429580121 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 TWIDLE_14_bit_STAGE3.v(12) " "Net \"sin.we_a\" at TWIDLE_14_bit_STAGE3.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429580121 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE3:TWIDLE3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL3 MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3 " "Elaborating entity \"CONTROL3\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\"" {  } { { "../MODIFY_FFT.v" "CONTROL3" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429580129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CONTROL3.v(119) " "Verilog HDL assignment warning at CONTROL3.v(119): truncated value with size 32 to match size of target (6)" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429580131 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONTROL3.v(128) " "Verilog HDL assignment warning at CONTROL3.v(128): truncated value with size 32 to match size of target (8)" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429580131 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONTROL3.v(129) " "Verilog HDL assignment warning at CONTROL3.v(129): truncated value with size 32 to match size of target (8)" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429580131 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL3:CONTROL3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TWIDLE_14_bit_STAGE4 MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4 " "Elaborating entity \"TWIDLE_14_bit_STAGE4\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\"" {  } { { "../MODIFY_FFT.v" "TWIDLE4" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429580148 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 TWIDLE_14_bit_STAGE4.v(11) " "Net \"cos.data_a\" at TWIDLE_14_bit_STAGE4.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429580157 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 TWIDLE_14_bit_STAGE4.v(11) " "Net \"cos.waddr_a\" at TWIDLE_14_bit_STAGE4.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429580157 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 TWIDLE_14_bit_STAGE4.v(12) " "Net \"sin.data_a\" at TWIDLE_14_bit_STAGE4.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429580157 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 TWIDLE_14_bit_STAGE4.v(12) " "Net \"sin.waddr_a\" at TWIDLE_14_bit_STAGE4.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429580157 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 TWIDLE_14_bit_STAGE4.v(11) " "Net \"cos.we_a\" at TWIDLE_14_bit_STAGE4.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429580157 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 TWIDLE_14_bit_STAGE4.v(12) " "Net \"sin.we_a\" at TWIDLE_14_bit_STAGE4.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../TWIDLE_14_bit_STAGE4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE4.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1736429580159 "|top_module|MODIFY_FFT:MODIFY_FFT|TWIDLE_14_bit_STAGE4:TWIDLE4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modify_RADIX MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4 " "Elaborating entity \"modify_RADIX\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\"" {  } { { "../MODIFY_FFT.v" "RADIX4" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429580167 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_temp1 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Re_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580171 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_temp1 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Im_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580171 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_temp3 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Re_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580171 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_temp3 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Im_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580171 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_temp2 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Re_temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580171 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_temp2 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Im_temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580171 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580171 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580171 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580171 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 modify_RADIX.v(30) " "Verilog HDL Always Construct warning at modify_RADIX.v(30): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736429580171 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[0\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580174 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[1\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580174 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[2\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580174 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[3\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[4\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[5\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[6\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[7\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[8\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[9\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[10\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[11\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[12\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[13\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[14\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[15\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[16\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[17\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[18\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[19\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[20\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[21\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[22\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] modify_RADIX.v(31) " "Inferred latch for \"Im_o2\[23\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[0\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580176 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[1\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[2\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[3\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[4\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[5\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[6\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[7\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[8\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[9\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[10\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[11\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[12\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[13\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[14\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[15\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[16\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[17\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[18\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[19\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[20\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[21\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[22\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] modify_RADIX.v(31) " "Inferred latch for \"Re_o2\[23\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[0\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[1\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[2\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[3\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580178 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[4\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[5\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[6\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[7\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[8\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[9\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[10\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[11\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[12\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[13\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[14\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[15\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[16\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[17\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[18\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[19\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[20\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[21\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[22\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] modify_RADIX.v(31) " "Inferred latch for \"Im_o1\[23\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[0\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[1\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[2\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[3\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[4\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[5\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[6\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[7\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[8\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[9\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[10\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[11\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[12\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[13\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[14\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[15\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[16\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[17\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[18\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[19\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[20\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[21\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[22\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] modify_RADIX.v(31) " "Inferred latch for \"Re_o1\[23\]\" at modify_RADIX.v(31)" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429580180 "|top_module|MODIFY_FFT:MODIFY_FFT|modify_RADIX:RADIX4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL4 MODIFY_FFT:MODIFY_FFT\|CONTROL4:CONTROL4 " "Elaborating entity \"CONTROL4\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL4:CONTROL4\"" {  } { { "../MODIFY_FFT.v" "CONTROL4" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/MODIFY_FFT.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429580192 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CONTROL4.v(122) " "Verilog HDL assignment warning at CONTROL4.v(122): truncated value with size 32 to match size of target (7)" {  } { { "../CONTROL4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL4.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429580192 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONTROL4.v(131) " "Verilog HDL assignment warning at CONTROL4.v(131): truncated value with size 32 to match size of target (8)" {  } { { "../CONTROL4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL4.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429580192 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONTROL4.v(132) " "Verilog HDL assignment warning at CONTROL4.v(132): truncated value with size 32 to match size of target (8)" {  } { { "../CONTROL4.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL4.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429580192 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL4:CONTROL4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESS_O_DATA PROCESS_O_DATA:PROCESS_O_DATA " "Elaborating entity \"PROCESS_O_DATA\" for hierarchy \"PROCESS_O_DATA:PROCESS_O_DATA\"" {  } { { "../top_module.v" "PROCESS_O_DATA" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429580202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 PROCESS_O_DATA.v(192) " "Verilog HDL assignment warning at PROCESS_O_DATA.v(192): truncated value with size 32 to match size of target (9)" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/PROCESS_O_DATA.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429580206 "|top_module|PROCESS_O_DATA:PROCESS_O_DATA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 PROCESS_O_DATA.v(201) " "Verilog HDL assignment warning at PROCESS_O_DATA.v(201): truncated value with size 9 to match size of target (8)" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/PROCESS_O_DATA.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736429580206 "|top_module|PROCESS_O_DATA:PROCESS_O_DATA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:UART_TX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:UART_TX\"" {  } { { "../top_module.v" "UART_TX" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429580237 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "PROCESS_O_DATA:PROCESS_O_DATA\|mem_Im_rtl_0 " "Inferred RAM node \"PROCESS_O_DATA:PROCESS_O_DATA\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429582424 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "PROCESS_O_DATA:PROCESS_O_DATA\|mem_Re_rtl_0 " "Inferred RAM node \"PROCESS_O_DATA:PROCESS_O_DATA\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429582424 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429582424 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429582424 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429582424 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429582424 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429582424 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429582424 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429582424 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1736429582424 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../TWIDLE_14_bit_STAGE3.v" "sin" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1736429582424 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE3:TWIDLE3\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../TWIDLE_14_bit_STAGE3.v" "cos" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE3.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1736429582424 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|sin " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|sin\" is uninferred due to inappropriate RAM size" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "sin" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1736429582424 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|cos " "RAM logic \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE2:TWIDLE2\|cos\" is uninferred due to inappropriate RAM size" {  } { { "../TWIDLE_14_bit_STAGE2 .v" "cos" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/TWIDLE_14_bit_STAGE2 .v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1736429582424 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1736429582424 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram0_TWIDLE_14_bit_STAGE3_5f918646.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram0_TWIDLE_14_bit_STAGE3_5f918646.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1736429582441 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram1_TWIDLE_14_bit_STAGE3_5f918646.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram1_TWIDLE_14_bit_STAGE3_5f918646.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1736429582441 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram0_TWIDLE_14_bit_STAGE2_18f85c2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram0_TWIDLE_14_bit_STAGE2_18f85c2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1736429582441 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram1_TWIDLE_14_bit_STAGE2_18f85c2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram1_TWIDLE_14_bit_STAGE2_18f85c2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1736429582441 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PROCESS_O_DATA:PROCESS_O_DATA\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PROCESS_O_DATA:PROCESS_O_DATA\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PROCESS_O_DATA:PROCESS_O_DATA\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PROCESS_O_DATA:PROCESS_O_DATA\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|sin_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|sin_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram0_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram0_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|cos_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|cos_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram1_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram1_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1736429583269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1736429583269 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736429583269 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult1\"" {  } { { "../RADIX.v" "Mult1" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429583279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult0\"" {  } { { "../RADIX.v" "Mult0" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429583279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult3\"" {  } { { "../RADIX.v" "Mult3" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429583279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Mult2\"" {  } { { "../RADIX.v" "Mult2" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429583279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult6\"" {  } { { "../modify_RADIX.v" "Mult6" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429583279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult7\"" {  } { { "../modify_RADIX.v" "Mult7" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429583279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult2\"" {  } { { "../modify_RADIX.v" "Mult2" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429583279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult3\"" {  } { { "../modify_RADIX.v" "Mult3" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429583279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult4\"" {  } { { "../modify_RADIX.v" "Mult4" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429583279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult5\"" {  } { { "../modify_RADIX.v" "Mult5" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429583279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult0\"" {  } { { "../modify_RADIX.v" "Mult0" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429583279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|Mult1\"" {  } { { "../modify_RADIX.v" "Mult1" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429583279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult3\"" {  } { { "../RADIX.v" "Mult3" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429583279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult2\"" {  } { { "../RADIX.v" "Mult2" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429583279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult1\"" {  } { { "../RADIX.v" "Mult1" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429583279 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Mult0\"" {  } { { "../RADIX.v" "Mult0" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429583279 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1736429583279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROCESS_O_DATA:PROCESS_O_DATA\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"PROCESS_O_DATA:PROCESS_O_DATA\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429583379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROCESS_O_DATA:PROCESS_O_DATA\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"PROCESS_O_DATA:PROCESS_O_DATA\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583379 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429583379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_80h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_80h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_80h1 " "Found entity 1: altsyncram_80h1" {  } { { "db/altsyncram_80h1.tdf" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/altsyncram_80h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429583438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429583438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|altsyncram:sin_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|altsyncram:sin_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429583492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|altsyncram:sin_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|altsyncram:sin_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram0_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram0_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583492 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429583492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_da91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_da91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_da91 " "Found entity 1: altsyncram_da91" {  } { { "db/altsyncram_da91.tdf" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/altsyncram_da91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429583522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429583522 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram0_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram0_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1736429583522 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram0_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram0_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1736429583538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|altsyncram:cos_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|altsyncram:cos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429583562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|altsyncram:cos_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|TWIDLE_14_bit_STAGE4:TWIDLE4\|altsyncram:cos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram1_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram1_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583562 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429583562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ea91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ea91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ea91 " "Found entity 1: altsyncram_ea91" {  } { { "db/altsyncram_ea91.tdf" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/altsyncram_ea91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429583585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429583585 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram1_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram1_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1736429583585 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram1_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/top_module.ram1_TWIDLE_14_bit_STAGE4_d770fc5d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1736429583585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429583630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583630 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429583630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60h1 " "Found entity 1: altsyncram_60h1" {  } { { "db/altsyncram_60h1.tdf" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/altsyncram_60h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429583665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429583665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429583702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583702 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429583702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429583713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583713 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429583713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429583780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583780 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429583780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429583808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429583808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429583856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583856 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429583856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_66t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_66t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_66t " "Found entity 1: mult_66t" {  } { { "db/mult_66t.tdf" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/mult_66t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429583888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429583888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult6\"" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429583919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult6 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583919 ""}  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429583919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o9t " "Found entity 1: mult_o9t" {  } { { "db/mult_o9t.tdf" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/db/mult_o9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736429583950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429583950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult7\"" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429583966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult7 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583966 ""}  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429583966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult2\"" {  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429583981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|modify_RADIX:RADIX4\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583981 ""}  } { { "../modify_RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/modify_RADIX.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429583981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429583998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429583998 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429583998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429584014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429584014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429584014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429584014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429584014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429584014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429584014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429584014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429584014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429584014 ""}  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1736429584014 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "968 " "Ignored 968 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "968 " "Ignored 968 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1736429584362 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1736429584362 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Im_o1\[0\] MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Im_o2\[0\] " "Duplicate LATCH primitive \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Im_o1\[0\]\" merged with LATCH primitive \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Im_o2\[0\]\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429584381 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Re_o1\[0\] MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Re_o2\[0\] " "Duplicate LATCH primitive \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Re_o1\[0\]\" merged with LATCH primitive \"MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Re_o2\[0\]\"" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RADIX.v" 28 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1736429584381 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1736429584381 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[0\] GND " "Pin \"dig\[0\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429584759 "|top_module|dig[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[1\] GND " "Pin \"dig\[1\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429584759 "|top_module|dig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[2\] GND " "Pin \"dig\[2\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429584759 "|top_module|dig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[3\] GND " "Pin \"dig\[3\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429584759 "|top_module|dig[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429584759 "|top_module|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429584759 "|top_module|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429584759 "|top_module|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429584759 "|top_module|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[0\] GND " "Pin \"seg\[0\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429584759 "|top_module|seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429584759 "|top_module|seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] GND " "Pin \"seg\[2\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429584759 "|top_module|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] GND " "Pin \"seg\[3\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429584759 "|top_module|seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429584759 "|top_module|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] GND " "Pin \"seg\[5\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429584759 "|top_module|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] GND " "Pin \"seg\[6\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429584759 "|top_module|seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] GND " "Pin \"seg\[7\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1736429584759 "|top_module|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1736429584759 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736429584923 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736429585850 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/output_files/top_module.map.smsg " "Generated suppressed messages file D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429586010 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736429586285 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736429586285 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429586522 "|top_module|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429586522 "|top_module|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429586522 "|top_module|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1736429586522 "|top_module|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1736429586522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3722 " "Implemented 3722 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736429586528 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736429586528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3414 " "Implemented 3414 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736429586528 ""} { "Info" "ICUT_CUT_TM_RAMS" "220 " "Implemented 220 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1736429586528 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "64 " "Implemented 64 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1736429586528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736429586528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736429586578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 16:33:06 2025 " "Processing ended: Thu Jan 09 16:33:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736429586578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736429586578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736429586578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736429586578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1736429587741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736429587741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 16:33:07 2025 " "Processing started: Thu Jan 09 16:33:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736429587741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1736429587741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_module -c top_module " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1736429587741 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1736429587871 ""}
{ "Info" "0" "" "Project  = top_module" {  } {  } 0 0 "Project  = top_module" 0 0 "Fitter" 0 0 1736429587875 ""}
{ "Info" "0" "" "Revision = top_module" {  } {  } 0 0 "Revision = top_module" 0 0 "Fitter" 0 0 1736429587875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1736429587958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1736429587958 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_module EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1736429588000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736429588049 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736429588049 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1736429588376 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1736429588403 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736429588560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736429588560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736429588560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736429588560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736429588560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736429588560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736429588560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736429588560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736429588560 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1736429588560 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 12197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736429588574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 12199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736429588574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 12201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736429588574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 12203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736429588574 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 12205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736429588574 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1736429588574 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1736429588590 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1736429588952 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 24 " "No exact pin location assignment(s) for 24 pins of 24 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1736429589589 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "638 " "The Timing Analyzer is analyzing 638 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1736429590025 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_module.sdc " "Synopsys Design Constraints File file not found: 'top_module.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1736429590036 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1736429590036 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1736429590074 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1736429590076 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1736429590076 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736429590327 ""}  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 12192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736429590327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736429590327 ""}  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 1871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736429590327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736429590327 ""}  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 1501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736429590327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736429590327 ""}  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM2.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736429590327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736429590327 ""}  } { { "../RAM.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/RAM.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 1194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736429590327 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_N~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node RST_N~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736429590327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESS_O_DATA:PROCESS_O_DATA\|data_out\[7\]~0 " "Destination node PROCESS_O_DATA:PROCESS_O_DATA\|data_out\[7\]~0" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/PROCESS_O_DATA.v" 156 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 5308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736429590327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESS_O_DATA:PROCESS_O_DATA\|data_im_i\[23\]~16 " "Destination node PROCESS_O_DATA:PROCESS_O_DATA\|data_im_i\[23\]~16" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/PROCESS_O_DATA.v" 156 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 5413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736429590327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[7\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[7\]" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736429590327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[6\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[6\]" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736429590327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[5\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[5\]" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736429590327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[4\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[4\]" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736429590327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[2\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[2\]" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736429590327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[1\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[1\]" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736429590327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[0\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[0\]" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736429590327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[3\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[3\]" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/CONTROL3.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736429590327 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1736429590327 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736429590327 ""}  } { { "../top_module.v" "" { Text "D:/Digital chipset design/Pipeline_FFT_DSPA/top_module.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 0 { 0 ""} 0 12193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736429590327 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1736429590739 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736429590739 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736429590739 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736429590755 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736429590755 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1736429590755 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1736429590924 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 Embedded multiplier block " "Packed 68 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1736429590928 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "61 " "Created 61 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1736429590928 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1736429590928 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 2.5V 5 17 0 " "Number of I/O pins in group: 22 (unused VREF, 2.5V VCCIO, 5 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1736429590948 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1736429590948 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1736429590948 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736429590948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736429590948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736429590948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736429590948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736429590948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736429590948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736429590948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1736429590948 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1736429590948 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1736429590948 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736429591362 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1736429591394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1736429593596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736429594274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1736429594355 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1736429601865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736429601865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1736429602389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1736429605535 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1736429605535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1736429609152 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1736429609152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736429609152 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.52 " "Total time spent on timing analysis during the Fitter is 2.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1736429609316 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736429609344 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736429609678 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736429609678 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736429609997 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736429610583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/output_files/top_module.fit.smsg " "Generated suppressed messages file D:/Digital chipset design/Pipeline_FFT_DSPA/Quartus/output_files/top_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1736429611343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5749 " "Peak virtual memory: 5749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736429611898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 16:33:31 2025 " "Processing ended: Thu Jan 09 16:33:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736429611898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736429611898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736429611898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1736429611898 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1736429612865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736429612865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 16:33:32 2025 " "Processing started: Thu Jan 09 16:33:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736429612865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1736429612865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_module -c top_module " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1736429612865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1736429613149 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1736429614903 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1736429614997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736429615310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 16:33:35 2025 " "Processing ended: Thu Jan 09 16:33:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736429615310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736429615310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736429615310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1736429615310 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1736429615999 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1736429616445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736429616445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 16:33:36 2025 " "Processing started: Thu Jan 09 16:33:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736429616445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1736429616445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_module -c top_module " "Command: quartus_sta top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1736429616445 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1736429616555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1736429616744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1736429616744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736429616776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736429616776 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "638 " "The Timing Analyzer is analyzing 638 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1736429617157 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_module.sdc " "Synopsys Design Constraints File file not found: 'top_module.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1736429617229 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1736429617229 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736429617239 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o " "create_clock -period 1.000 -name MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736429617239 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o " "create_clock -period 1.000 -name MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736429617239 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o " "create_clock -period 1.000 -name MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736429617239 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o " "create_clock -period 1.000 -name MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736429617239 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736429617239 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1736429617253 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736429617253 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1736429617253 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1736429617269 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736429617443 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736429617443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.659 " "Worst-case setup slack is -26.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.659           -1509.498 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o  " "  -26.659           -1509.498 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.836           -1245.144 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o  " "  -12.836           -1245.144 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.552           -1101.919 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o  " "  -12.552           -1101.919 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.479           -3158.403 CLK  " "   -4.479           -3158.403 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.243            -295.547 MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o  " "   -4.243            -295.547 MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736429617443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.279 " "Worst-case hold slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 CLK  " "    0.279               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o  " "    0.706               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.725               0.000 MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o  " "    0.725               0.000 MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o  " "    0.839               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.072               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o  " "    1.072               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736429617459 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736429617461 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736429617465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1982.848 CLK  " "   -3.000           -1982.848 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o  " "    0.425               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o  " "    0.435               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o  " "    0.455               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o  " "    0.457               0.000 MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429617467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736429617467 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 121 synchronizer chains. " "Report Metastability: Found 121 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736429618179 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736429618179 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1736429618181 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1736429618208 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1736429618622 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736429618748 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736429618788 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736429618788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.190 " "Worst-case setup slack is -24.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.190           -1374.075 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o  " "  -24.190           -1374.075 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.587           -1124.353 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o  " "  -11.587           -1124.353 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.255            -995.856 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o  " "  -11.255            -995.856 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.019           -2765.267 CLK  " "   -4.019           -2765.267 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.782            -265.490 MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o  " "   -3.782            -265.490 MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736429618796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.233 " "Worst-case hold slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 CLK  " "    0.233               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.760               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o  " "    0.760               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.780               0.000 MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o  " "    0.780               0.000 MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.878               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o  " "    0.878               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.098               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o  " "    1.098               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736429618812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736429618812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736429618812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1981.306 CLK  " "   -3.000           -1981.306 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o  " "    0.410               0.000 MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o  " "    0.414               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o  " "    0.457               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o  " "    0.459               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429618827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736429618827 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 121 synchronizer chains. " "Report Metastability: Found 121 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736429619556 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736429619556 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1736429619572 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736429619668 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736429619684 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736429619684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.767 " "Worst-case setup slack is -12.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.767            -690.550 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o  " "  -12.767            -690.550 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.883            -540.599 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o  " "   -5.883            -540.599 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.655            -474.603 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o  " "   -5.655            -474.603 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.623            -882.301 CLK  " "   -1.623            -882.301 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.578             -97.536 MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o  " "   -1.578             -97.536 MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736429619684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 CLK  " "    0.112               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o  " "    0.527               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o  " "    0.534               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550               0.000 MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o  " "    0.550               0.000 MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o  " "    0.622               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736429619700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736429619700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736429619716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1517.447 CLK  " "   -3.000           -1517.447 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o  " "    0.399               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o  " "    0.400               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o  " "    0.408               0.000 MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o  " "    0.415               0.000 MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736429619727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736429619727 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 121 synchronizer chains. " "Report Metastability: Found 121 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1736429620484 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736429620484 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1736429620811 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1736429620811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736429620907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 16:33:40 2025 " "Processing ended: Thu Jan 09 16:33:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736429620907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736429620907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736429620907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1736429620907 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 117 s " "Quartus Prime Full Compilation was successful. 0 errors, 117 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1736429621600 ""}
