#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Sat Nov 15 12:23:37 2014
# Process ID: 15519
# Log file: /home/immesys/w/FPGA/project/vivado.log
# Journal file: /home/immesys/w/FPGA/project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.xpr
open_bd_design {/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv SDB:user:EdXel:1.3 [get_ips  zed_EdXel_0_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
close_project
open_project /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/EdXel_v1_1_project/EdXel_v1_1_project.xpr
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
ipx::open_ipxact_file /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/component.xml
set_property display_name EdXel_v1.3.1 [ipx::current_core]
set_property core_revision 20 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1
close_project
open_project /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.xpr
open_bd_design {/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv SDB:user:EdXel:1.3 [get_ips  zed_EdXel_0_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
refresh_hw_device
set_property PROBES.FILE {/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.runs/impl_1/zed_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
run_hw_ila hw_ila_1
wait_on_hw_ila -timeout 0 hw_ila_1
upload_hw_ila_data hw_ila_1
run_hw_ila hw_ila_1 -trigger_now
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
add_wave -into {hw_ila_data_1.wcfg} -radix hex [get_hw_probes {zed_i/EdXel_0_epu0_keyl}]
add_wave -into {hw_ila_data_1.wcfg} -radix hex [get_hw_probes {zed_i/EdXel_0_epu0_msgl}]
add_wave -into {hw_ila_data_1.wcfg} -radix bin [get_hw_probes {zed_i/EdXel_0_epu0_rdy}]
add_wave -into {hw_ila_data_1.wcfg} -radix hex [get_hw_probes {zed_i/EdXel_0_epu0_sigl}]
add_wave -into {hw_ila_data_1.wcfg} -radix bin [get_hw_probes {zed_i/EdXel_0_epu0_sok}]
add_wave -into {hw_ila_data_1.wcfg} -radix bin [get_hw_probes {zed_i/EdXel_0_epu0_valid}]
set_property CONTROL.TRIGGER_POSITION 500 [get_hw_ilas hw_ila_1]
run_hw_ila hw_ila_1
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
wait_on_hw_ila hw_ila_1
upload_hw_ila_data hw_ila_1
