module counter_3s
#(
	parameter CLK_SPEED = 50_000_000,
	parameter WIDTH = 26
)
(
	input clk,
	input rst,
	input en,
	output reg [1:0] count,
	output reg counter_done
	);
	
	reg [WIDTH-1:0] clk_count;
	
	
	always @(posedge clk) begin
		if(rst)
			clk_count <= {WIDTH{1'b0}};
		else begin
			clk_count <= clk_count + 1;
			if(clk_count % CLK_SPEED == 0) begin
				count <= count + 1;
				if(count % 3 == 0) begin
					counter_done = 1'b1;
					count <= 0;
					clk_count <= 0;
				end
			end
		end
	end
endmodule