(footprint "C025-024X044" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (descr "<b>CAPACITOR</b><p>\ngrid 2.5 mm, outline 2.4 x 4.4 mm")
  (fp_text reference "REF**" (at -1.778 -1.397) (layer "F.SilkS")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp 1dc80805-d938-413e-9d21-96c49e286a2b)
  )
  (fp_text value ">VALUE" (at -1.778 2.667) (layer "F.Fab")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp 6c281300-9914-4335-b8f1-79c616d9e758)
  )
  (fp_line (start 1.651 1.143) (end -1.651 1.143) (layer "F.SilkS") (width 0.1524) (tstamp 0125e09b-7a6c-4fee-af2e-e5131c2cb752))
  (fp_line (start 1.651 -1.143) (end -1.651 -1.143) (layer "F.SilkS") (width 0.1524) (tstamp 50c0daba-df37-4d22-b464-7b71554ce2ae))
  (fp_line (start 2.159 0.635) (end 2.159 -0.635) (layer "F.SilkS") (width 0.1524) (tstamp 91ebc1b7-8ea5-48f1-9c6f-5f8cb0800056))
  (fp_line (start -2.159 0.635) (end -2.159 -0.635) (layer "F.SilkS") (width 0.1524) (tstamp cbf96eff-524d-4983-80a7-591690249e8a))
  (fp_arc (start 2.159 0.635) (mid 2.01021 0.99421) (end 1.651 1.143) (layer "F.SilkS") (width 0.1524) (tstamp 026c687e-824c-4272-beee-50a917bd9518))
  (fp_arc (start -1.651 1.143) (mid -2.01021 0.99421) (end -2.159 0.635) (layer "F.SilkS") (width 0.1524) (tstamp 49550a72-059e-449e-bff3-169ee5621dc8))
  (fp_arc (start -2.159 -0.635) (mid -2.01021 -0.99421) (end -1.651 -1.143) (layer "F.SilkS") (width 0.1524) (tstamp cd8997d6-265f-417b-8cdd-5f269e66a4bc))
  (fp_arc (start 1.651 -1.143) (mid 2.01021 -0.99421) (end 2.159 -0.635) (layer "F.SilkS") (width 0.1524) (tstamp fa61bd42-d2c7-4a84-b0e3-5533e94d7e51))
  (pad "1" thru_hole roundrect (at -1.27 0) (size 1.4224 1.4224) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.2928932188) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.0508) (tstamp e1e0ee55-cac6-40f8-aefb-4a3344bdab38))
  (pad "2" thru_hole roundrect (at 1.27 0) (size 1.4224 1.4224) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.2928932188) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.0508) (tstamp e76ab8fd-d535-4199-abe9-249c11ce2985))
)
