// Seed: 2331528467
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    input supply1 id_2
);
  assign id_0 = id_2;
  assign id_0 = 1'b0;
  wire id_4, id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    output uwire id_2,
    output supply0 id_3,
    input wor id_4
    , id_8,
    output wand id_5,
    output supply1 id_6
);
  assign id_0 = 1;
  always $display(1, 1, id_4);
  assign id_6.id_1 = id_4;
  reg id_9, id_10, id_11;
  module_0(
      id_0, id_6, id_1
  );
  assign id_2 = {1{1}};
  initial id_10 <= 1;
endmodule
