 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : fpu
Version: M-2016.12-SP1
Date   : Fri May 10 00:46:38 2019
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[51]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_div/U41/Y (NOR4X1_RVT)                              6.52       7.11 r
  fpu_div/d1stg_step (fpu_div)                            0.00       7.11 r
  U1480/Y (NAND3X0_RVT)                                  10.53      17.64 f
  U1399/Y (OAI21X1_RVT)                                   0.66      18.30 r
  U1574/Y (NAND2X0_RVT)                                   2.64      20.94 f
  U1393/Y (INVX1_RVT)                                     2.77      23.71 r
  U1533/Y (NBUFFX2_RVT)                                   4.36      28.07 r
  U1549/Y (NBUFFX2_RVT)                                   4.56      32.63 r
  U1559/Y (AO222X1_RVT)                                  82.54     115.17 r
  fpu_mul/inq_in2[51] (fpu_mul)                           0.00     115.17 r
  fpu_mul/fpu_mul_frac_dp/inq_in2[51] (fpu_mul_frac_dp)
                                                          0.00     115.17 r
  fpu_mul/fpu_mul_frac_dp/U3/Y (AND2X1_RVT)               7.20     122.38 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[51]/D (DFFX1_RVT)
                                                          0.01     122.39 r
  data arrival time                                                122.39

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[51]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.08     123.22
  data required time                                               123.22
  --------------------------------------------------------------------------
  data required time                                               123.22
  data arrival time                                               -122.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[51]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_div_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_div/U41/Y (NOR4X1_RVT)                              6.52       7.11 r
  fpu_div/d1stg_step (fpu_div)                            0.00       7.11 r
  U1480/Y (NAND3X0_RVT)                                  10.53      17.64 f
  U1399/Y (OAI21X1_RVT)                                   0.66      18.30 r
  U1574/Y (NAND2X0_RVT)                                   2.64      20.94 f
  U1393/Y (INVX1_RVT)                                     2.77      23.71 r
  U1533/Y (NBUFFX2_RVT)                                   4.36      28.07 r
  U1549/Y (NBUFFX2_RVT)                                   4.56      32.63 r
  U1559/Y (AO222X1_RVT)                                  82.54     115.17 r
  fpu_div/inq_in2[51] (fpu_div)                           0.00     115.17 r
  fpu_div/fpu_div_frac_dp/inq_in2[51] (fpu_div_frac_dp)
                                                          0.00     115.17 r
  fpu_div/fpu_div_frac_dp/U3/Y (AND2X1_RVT)               7.20     122.38 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[51]/D (DFFX1_RVT)
                                                          0.01     122.39 r
  data arrival time                                                122.39

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[51]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.08     123.22
  data required time                                               123.22
  --------------------------------------------------------------------------
  data required time                                               123.22
  data arrival time                                               -122.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_51/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_div/U41/Y (NOR4X1_RVT)                              6.52       7.11 r
  fpu_div/d1stg_step (fpu_div)                            0.00       7.11 r
  U1480/Y (NAND3X0_RVT)                                  10.53      17.64 f
  U1399/Y (OAI21X1_RVT)                                   0.66      18.30 r
  U1574/Y (NAND2X0_RVT)                                   2.64      20.94 f
  U1393/Y (INVX1_RVT)                                     2.77      23.71 r
  U1533/Y (NBUFFX2_RVT)                                   4.36      28.07 r
  U1549/Y (NBUFFX2_RVT)                                   4.56      32.63 r
  U1559/Y (AO222X1_RVT)                                  82.54     115.17 r
  fpu_add/inq_in2[51] (fpu_add)                           0.00     115.17 r
  fpu_add/U91/Y (AND2X1_RVT)                              7.20     122.38 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_51/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     122.39 r
  data arrival time                                                122.39

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_ctl/i_a1stg_in2_51/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -122.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_div_frac_in2_51/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_div/U41/Y (NOR4X1_RVT)                              6.52       7.11 r
  fpu_div/d1stg_step (fpu_div)                            0.00       7.11 r
  U1480/Y (NAND3X0_RVT)                                  10.53      17.64 f
  U1399/Y (OAI21X1_RVT)                                   0.66      18.30 r
  U1574/Y (NAND2X0_RVT)                                   2.64      20.94 f
  U1393/Y (INVX1_RVT)                                     2.77      23.71 r
  U1533/Y (NBUFFX2_RVT)                                   4.36      28.07 r
  U1549/Y (NBUFFX2_RVT)                                   4.56      32.63 r
  U1559/Y (AO222X1_RVT)                                  82.54     115.17 r
  fpu_div/inq_in2[51] (fpu_div)                           0.00     115.17 r
  fpu_div/U33/Y (AND2X1_RVT)                              7.20     122.38 r
  fpu_div/fpu_div_ctl/i_div_frac_in2_51/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     122.39 r
  data arrival time                                                122.39

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_ctl/i_div_frac_in2_51/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -122.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_div/U41/Y (NOR4X1_RVT)                              6.52       7.11 r
  fpu_div/d1stg_step (fpu_div)                            0.00       7.11 r
  U1480/Y (NAND3X0_RVT)                                  10.53      17.64 f
  U1399/Y (OAI21X1_RVT)                                   0.66      18.30 r
  U1574/Y (NAND2X0_RVT)                                   2.64      20.94 f
  U1393/Y (INVX1_RVT)                                     2.77      23.71 r
  U1533/Y (NBUFFX2_RVT)                                   4.36      28.07 r
  U1549/Y (NBUFFX2_RVT)                                   4.56      32.63 r
  U1559/Y (AO222X1_RVT)                                  82.54     115.17 r
  fpu_mul/inq_in2[51] (fpu_mul)                           0.00     115.17 r
  fpu_mul/U32/Y (AND2X1_RVT)                              7.21     122.38 r
  fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     122.39 r
  data arrival time                                                122.39

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -122.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[51]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_div/U41/Y (NOR4X1_RVT)                              6.52       7.11 r
  fpu_div/d1stg_step (fpu_div)                            0.00       7.11 r
  U1480/Y (NAND3X0_RVT)                                  10.53      17.64 f
  U1399/Y (OAI21X1_RVT)                                   0.66      18.30 r
  U1574/Y (NAND2X0_RVT)                                   2.64      20.94 f
  U1393/Y (INVX1_RVT)                                     2.77      23.71 r
  U1533/Y (NBUFFX2_RVT)                                   4.36      28.07 r
  U1549/Y (NBUFFX2_RVT)                                   4.56      32.63 r
  U1559/Y (AO222X1_RVT)                                  82.54     115.17 r
  fpu_add/inq_in2[51] (fpu_add)                           0.00     115.17 r
  fpu_add/fpu_add_frac_dp/inq_in2[51] (fpu_add_frac_dp)
                                                          0.00     115.17 r
  fpu_add/fpu_add_frac_dp/U237/Y (AND2X1_RVT)             7.20     122.38 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[51]/D (DFFX1_RVT)
                                                          0.01     122.39 r
  data arrival time                                                122.39

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[51]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -122.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_dblop/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1534/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1495/Y (NBUFFX2_RVT)                                  13.79      41.94 f
  U1412/Y (AO21X1_RVT)                                   52.27      94.21 f
  fpu_div/inq_op[1] (fpu_div)                             0.00      94.21 f
  fpu_div/U3/Y (INVX1_RVT)                               27.74     121.95 r
  fpu_div/U4/Y (INVX0_RVT)                                0.04     121.98 f
  fpu_div/U8/Y (AND2X1_RVT)                               0.11     122.09 f
  fpu_div/U229/Y (AND2X1_RVT)                             0.13     122.22 f
  fpu_div/fpu_div_ctl/i_d1stg_dblop/q_reg[0]/D (DFFX1_RVT)
                                                          0.05     122.27 f
  data arrival time                                                122.27

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_ctl/i_d1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -122.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/R_602
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1534/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1495/Y (NBUFFX2_RVT)                                  13.79      41.94 f
  U1412/Y (AO21X1_RVT)                                   52.27      94.21 f
  fpu_div/inq_op[1] (fpu_div)                             0.00      94.21 f
  fpu_div/U3/Y (INVX1_RVT)                               27.74     121.95 r
  fpu_div/U4/Y (INVX0_RVT)                                0.04     121.98 f
  fpu_div/U8/Y (AND2X1_RVT)                               0.11     122.09 f
  fpu_div/U229/Y (AND2X1_RVT)                             0.13     122.22 f
  fpu_div/R_602/D (DFFX1_RVT)                             0.05     122.27 f
  data arrival time                                                122.27

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/R_602/CLK (DFFX1_RVT)                           0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -122.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[54]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1533/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1491/Y (NBUFFX2_RVT)                                   4.42      32.56 f
  U1706/Y (AO222X1_RVT)                                  81.17     113.74 f
  U1466/Y (NBUFFX2_RVT)                                   7.01     120.74 f
  fpu_mul/inq_in2[54] (fpu_mul)                           0.00     120.74 f
  fpu_mul/fpu_mul_frac_dp/inq_in2[54] (fpu_mul_frac_dp)
                                                          0.00     120.74 f
  fpu_mul/fpu_mul_frac_dp/U4/Y (AND2X1_RVT)               1.37     122.11 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[54]/D (DFFX1_RVT)
                                                          0.01     122.12 f
  data arrival time                                                122.12

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[54]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.10     123.20
  data required time                                               123.20
  --------------------------------------------------------------------------
  data required time                                               123.20
  data arrival time                                               -122.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1534/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1495/Y (NBUFFX2_RVT)                                  13.79      41.94 f
  U1412/Y (AO21X1_RVT)                                   52.27      94.21 f
  fpu_div/inq_op[1] (fpu_div)                             0.00      94.21 f
  fpu_div/U3/Y (INVX1_RVT)                               27.74     121.95 r
  fpu_div/U4/Y (INVX0_RVT)                                0.04     121.98 f
  fpu_div/U8/Y (AND2X1_RVT)                               0.11     122.09 f
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[0]/D (DFFX1_RVT)
                                                          0.05     122.14 f
  data arrival time                                                122.14

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.08     123.22
  data required time                                               123.22
  --------------------------------------------------------------------------
  data required time                                               123.22
  data arrival time                                               -122.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1533/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1491/Y (NBUFFX2_RVT)                                   4.42      32.56 f
  U1706/Y (AO222X1_RVT)                                  81.17     113.74 f
  U1466/Y (NBUFFX2_RVT)                                   7.01     120.74 f
  fpu_mul/inq_in2[54] (fpu_mul)                           0.00     120.74 f
  fpu_mul/U5/Y (AND2X1_RVT)                               1.37     122.11 f
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     122.12 f
  data arrival time                                                122.12

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -122.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_mul_frac_in2_54/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1533/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1491/Y (NBUFFX2_RVT)                                   4.42      32.56 f
  U1706/Y (AO222X1_RVT)                                  81.17     113.74 f
  U1466/Y (NBUFFX2_RVT)                                   7.01     120.74 f
  fpu_mul/inq_in2[54] (fpu_mul)                           0.00     120.74 f
  fpu_mul/U27/Y (AND2X1_RVT)                              1.37     122.11 f
  fpu_mul/fpu_mul_ctl/i_mul_frac_in2_54/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     122.12 f
  data arrival time                                                122.12

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_ctl/i_mul_frac_in2_54/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -122.12
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1534/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1495/Y (NBUFFX2_RVT)                                  13.79      41.94 f
  U1412/Y (AO21X1_RVT)                                   52.27      94.21 f
  fpu_div/inq_op[1] (fpu_div)                             0.00      94.21 f
  fpu_div/U3/Y (INVX1_RVT)                               27.74     121.95 r
  fpu_div/U4/Y (INVX0_RVT)                                0.04     121.98 f
  fpu_div/U5/Y (AND2X1_RVT)                               0.10     122.09 f
  fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     122.10 f
  data arrival time                                                122.10

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.05     123.25
  data required time                                               123.25
  --------------------------------------------------------------------------
  data required time                                               123.25
  data arrival time                                               -122.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1534/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1495/Y (NBUFFX2_RVT)                                  13.79      41.94 f
  U1412/Y (AO21X1_RVT)                                   52.27      94.21 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      94.21 f
  fpu_add/U4/Y (AND2X1_RVT)                              27.77     121.98 f
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]/D (DFFX1_RVT)
                                                          0.05     122.03 f
  data arrival time                                                122.03

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -122.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1534/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1495/Y (NBUFFX2_RVT)                                  13.79      41.94 f
  U1412/Y (AO21X1_RVT)                                   52.27      94.21 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      94.21 f
  fpu_add/U4/Y (AND2X1_RVT)                              27.77     121.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]/D (DFFX1_RVT)
                                                          0.05     122.03 f
  data arrival time                                                122.03

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -122.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1534/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1495/Y (NBUFFX2_RVT)                                  13.79      41.94 f
  U1412/Y (AO21X1_RVT)                                   52.27      94.21 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      94.21 f
  fpu_add/U8/Y (AOI21X1_RVT)                             27.82     122.03 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     122.04 r
  data arrival time                                                122.04

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -122.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1534/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1495/Y (NBUFFX2_RVT)                                  13.79      41.94 f
  U1412/Y (AO21X1_RVT)                                   52.27      94.21 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      94.21 f
  fpu_add/U7/Y (AOI21X1_RVT)                             27.82     122.03 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     122.04 r
  data arrival time                                                122.04

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -122.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1534/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1495/Y (NBUFFX2_RVT)                                  13.79      41.94 f
  U1412/Y (AO21X1_RVT)                                   52.27      94.21 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      94.21 f
  fpu_add/U3/Y (AOI21X1_RVT)                             27.82     122.03 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     122.04 r
  data arrival time                                                122.04

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -122.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1534/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1495/Y (NBUFFX2_RVT)                                  13.79      41.94 f
  U1412/Y (AO21X1_RVT)                                   52.27      94.21 f
  fpu_mul/inq_op[1] (fpu_mul)                             0.00      94.21 f
  fpu_mul/U6/Y (AND2X1_RVT)                              27.77     121.98 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     121.99 f
  data arrival time                                                121.99

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -121.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop_inv/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1534/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1495/Y (NBUFFX2_RVT)                                  13.79      41.94 f
  U1412/Y (AO21X1_RVT)                                   52.27      94.21 f
  fpu_mul/inq_op[1] (fpu_mul)                             0.00      94.21 f
  fpu_mul/U24/Y (NOR2X0_RVT)                             27.79     122.00 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop_inv/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     122.01 r
  data arrival time                                                122.01

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop_inv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -122.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1534/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1495/Y (NBUFFX2_RVT)                                  13.79      41.94 f
  U1412/Y (AO21X1_RVT)                                   52.27      94.21 f
  fpu_mul/inq_op[1] (fpu_mul)                             0.00      94.21 f
  fpu_mul/U345/Y (AND2X1_RVT)                            27.77     121.98 f
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     121.99 f
  data arrival time                                                121.99

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -121.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1534/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1495/Y (NBUFFX2_RVT)                                  13.79      41.94 f
  U1412/Y (AO21X1_RVT)                                   52.27      94.21 f
  fpu_add/inq_op[1] (fpu_add)                             0.00      94.21 f
  fpu_add/U308/Y (AND2X1_RVT)                            27.77     121.98 f
  fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     121.99 f
  data arrival time                                                121.99

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -121.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1534/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1495/Y (NBUFFX2_RVT)                                  13.79      41.94 f
  U1412/Y (AO21X1_RVT)                                   52.27      94.21 f
  fpu_mul/inq_op[1] (fpu_mul)                             0.00      94.21 f
  fpu_mul/U26/Y (AND2X1_RVT)                             27.77     121.98 f
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     121.99 f
  data arrival time                                                121.99

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.05     123.25
  data required time                                               123.25
  --------------------------------------------------------------------------
  data required time                                               123.25
  data arrival time                                               -121.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_54/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1533/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1491/Y (NBUFFX2_RVT)                                   4.42      32.56 f
  U1706/Y (AO222X1_RVT)                                  81.17     113.74 f
  fpu_add/inq_in2[54] (fpu_add)                           0.00     113.74 f
  fpu_add/U92/Y (AND2X1_RVT)                              7.01     120.75 f
  fpu_add/fpu_add_ctl/i_a1stg_in2_54/q_reg[0]/D (DFFX1_RVT)
                                                          0.05     120.80 f
  data arrival time                                                120.80

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_ctl/i_a1stg_in2_54/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.80
  --------------------------------------------------------------------------
  slack (MET)                                                        2.41


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1533/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1491/Y (NBUFFX2_RVT)                                   4.42      32.56 f
  U1706/Y (AO222X1_RVT)                                  81.17     113.74 f
  fpu_add/inq_in2[54] (fpu_add)                           0.00     113.74 f
  fpu_add/U92/Y (AND2X1_RVT)                              7.01     120.75 f
  fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[2]/D (DFFX1_RVT)
                                                          0.05     120.80 f
  data arrival time                                                120.80

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.80
  --------------------------------------------------------------------------
  slack (MET)                                                        2.41


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[53]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1533/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1492/Y (NBUFFX2_RVT)                                   4.42      32.56 f
  U1696/Y (AO222X1_RVT)                                  80.96     113.53 f
  fpu_mul/inq_in1[53] (fpu_mul)                           0.00     113.53 f
  fpu_mul/fpu_mul_frac_dp/inq_in1[53] (fpu_mul_frac_dp)
                                                          0.00     113.53 f
  fpu_mul/fpu_mul_frac_dp/U552/Y (AND2X1_RVT)             7.25     120.77 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[53]/D (DFFX1_RVT)
                                                          0.01     120.79 f
  data arrival time                                                120.79

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[53]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.10     123.20
  data required time                                               123.20
  --------------------------------------------------------------------------
  data required time                                               123.20
  data arrival time                                               -120.79
  --------------------------------------------------------------------------
  slack (MET)                                                        2.41


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1533/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1491/Y (NBUFFX2_RVT)                                   4.42      32.56 f
  U1706/Y (AO222X1_RVT)                                  81.17     113.74 f
  fpu_div/inq_in2[54] (fpu_div)                           0.00     113.74 f
  fpu_div/U9/Y (AND2X1_RVT)                               7.01     120.75 f
  fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[2]/D (DFFX1_RVT)
                                                          0.05     120.80 f
  data arrival time                                                120.80

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.08     123.22
  data required time                                               123.22
  --------------------------------------------------------------------------
  data required time                                               123.22
  data arrival time                                               -120.80
  --------------------------------------------------------------------------
  slack (MET)                                                        2.42


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_div_frac_in2_54/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1533/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1491/Y (NBUFFX2_RVT)                                   4.42      32.56 f
  U1706/Y (AO222X1_RVT)                                  81.17     113.74 f
  fpu_div/inq_in2[54] (fpu_div)                           0.00     113.74 f
  fpu_div/U9/Y (AND2X1_RVT)                               7.01     120.75 f
  fpu_div/fpu_div_ctl/i_div_frac_in2_54/q_reg[0]/D (DFFX1_RVT)
                                                          0.05     120.80 f
  data arrival time                                                120.80

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_ctl/i_div_frac_in2_54/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.08     123.22
  data required time                                               123.22
  --------------------------------------------------------------------------
  data required time                                               123.22
  data arrival time                                               -120.80
  --------------------------------------------------------------------------
  slack (MET)                                                        2.42


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[53]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_div_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1533/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1492/Y (NBUFFX2_RVT)                                   4.42      32.56 f
  U1696/Y (AO222X1_RVT)                                  80.96     113.53 f
  fpu_div/inq_in1[53] (fpu_div)                           0.00     113.53 f
  fpu_div/fpu_div_frac_dp/inq_in1[53] (fpu_div_frac_dp)
                                                          0.00     113.53 f
  fpu_div/fpu_div_frac_dp/U727/Y (AND2X1_RVT)             7.25     120.77 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[53]/D (DFFX1_RVT)
                                                          0.01     120.79 f
  data arrival time                                                120.79

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[53]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.79
  --------------------------------------------------------------------------
  slack (MET)                                                        2.42


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1533/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1492/Y (NBUFFX2_RVT)                                   4.42      32.56 f
  U1696/Y (AO222X1_RVT)                                  80.96     113.53 f
  fpu_mul/inq_in1[53] (fpu_mul)                           0.00     113.53 f
  fpu_mul/U344/Y (AND2X1_RVT)                             7.25     120.77 f
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     120.78 f
  data arrival time                                                120.78

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.78
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1533/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1492/Y (NBUFFX2_RVT)                                   4.42      32.56 f
  U1696/Y (AO222X1_RVT)                                  80.96     113.53 f
  fpu_add/inq_in1[53] (fpu_add)                           0.00     113.53 f
  fpu_add/U303/Y (AND2X1_RVT)                             7.25     120.77 f
  fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     120.78 f
  data arrival time                                                120.78

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.78
  --------------------------------------------------------------------------
  slack (MET)                                                        2.43


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1533/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1492/Y (NBUFFX2_RVT)                                   4.42      32.56 f
  U1696/Y (AO222X1_RVT)                                  80.96     113.53 f
  fpu_div/inq_in1[53] (fpu_div)                           0.00     113.53 f
  fpu_div/U220/Y (AND2X1_RVT)                             7.25     120.77 f
  fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[1]/D (DFFX1_RVT)
                                                          0.01     120.78 f
  data arrival time                                                120.78

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.08     123.22
  data required time                                               123.22
  --------------------------------------------------------------------------
  data required time                                               123.22
  data arrival time                                               -120.78
  --------------------------------------------------------------------------
  slack (MET)                                                        2.44


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[53]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1533/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1492/Y (NBUFFX2_RVT)                                   4.42      32.56 f
  U1696/Y (AO222X1_RVT)                                  80.96     113.53 f
  fpu_add/inq_in1[53] (fpu_add)                           0.00     113.53 f
  fpu_add/fpu_add_frac_dp/inq_in1[53] (fpu_add_frac_dp)
                                                          0.00     113.53 f
  fpu_add/fpu_add_frac_dp/U2022/Y (AND2X1_RVT)            7.25     120.77 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[53]/D (DFFX1_RVT)
                                                          0.01     120.78 f
  data arrival time                                                120.78

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[53]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -120.78
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[54]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_div_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1533/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1491/Y (NBUFFX2_RVT)                                   4.42      32.56 f
  U1706/Y (AO222X1_RVT)                                  81.17     113.74 f
  fpu_div/inq_in2[54] (fpu_div)                           0.00     113.74 f
  fpu_div/fpu_div_frac_dp/inq_in2[54] (fpu_div_frac_dp)
                                                          0.00     113.74 f
  fpu_div/fpu_div_frac_dp/U2/Y (AND2X1_RVT)               7.01     120.74 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[54]/D (DFFX1_RVT)
                                                          0.01     120.76 f
  data arrival time                                                120.76

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[54]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.76
  --------------------------------------------------------------------------
  slack (MET)                                                        2.45


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[54]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1533/Y (NBUFFX2_RVT)                                   4.28      28.15 f
  U1491/Y (NBUFFX2_RVT)                                   4.42      32.56 f
  U1706/Y (AO222X1_RVT)                                  81.17     113.74 f
  fpu_add/inq_in2[54] (fpu_add)                           0.00     113.74 f
  fpu_add/fpu_add_frac_dp/inq_in2[54] (fpu_add_frac_dp)
                                                          0.00     113.74 f
  fpu_add/fpu_add_frac_dp/U240/Y (AND2X1_RVT)             7.01     120.74 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[54]/D (DFFX1_RVT)
                                                          0.01     120.75 f
  data arrival time                                                120.75

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[54]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -120.75
  --------------------------------------------------------------------------
  slack (MET)                                                        2.48


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1406/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U1950/Y (AO222X1_RVT)                                   6.41     118.75 f
  fpu_mul/inq_in2[0] (fpu_mul)                            0.00     118.75 f
  fpu_mul/fpu_mul_frac_dp/inq_in2[0] (fpu_mul_frac_dp)
                                                          0.00     118.75 f
  fpu_mul/fpu_mul_frac_dp/U540/Y (AND2X1_RVT)             1.43     120.18 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.19 f
  data arrival time                                                120.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.10     123.20
  data required time                                               123.20
  --------------------------------------------------------------------------
  data required time                                               123.20
  data arrival time                                               -120.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[27]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1406/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U1989/Y (AO222X1_RVT)                                   6.41     118.75 f
  fpu_mul/inq_in2[27] (fpu_mul)                           0.00     118.75 f
  fpu_mul/fpu_mul_frac_dp/inq_in2[27] (fpu_mul_frac_dp)
                                                          0.00     118.75 f
  fpu_mul/fpu_mul_frac_dp/U527/Y (AND2X1_RVT)             1.43     120.18 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[27]/D (DFFX1_RVT)
                                                          0.01     120.19 f
  data arrival time                                                120.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[27]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.10     123.20
  data required time                                               123.20
  --------------------------------------------------------------------------
  data required time                                               123.20
  data arrival time                                               -120.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[28]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1406/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U1991/Y (AO222X1_RVT)                                   6.41     118.75 f
  fpu_mul/inq_in2[28] (fpu_mul)                           0.00     118.75 f
  fpu_mul/fpu_mul_frac_dp/inq_in2[28] (fpu_mul_frac_dp)
                                                          0.00     118.75 f
  fpu_mul/fpu_mul_frac_dp/U526/Y (AND2X1_RVT)             1.43     120.18 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[28]/D (DFFX1_RVT)
                                                          0.01     120.19 f
  data arrival time                                                120.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[28]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.10     123.20
  data required time                                               123.20
  --------------------------------------------------------------------------
  data required time                                               123.20
  data arrival time                                               -120.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[23]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1406/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2088/Y (AO222X1_RVT)                                   6.41     118.75 f
  fpu_mul/inq_in1[23] (fpu_mul)                           0.00     118.75 f
  fpu_mul/fpu_mul_frac_dp/inq_in1[23] (fpu_mul_frac_dp)
                                                          0.00     118.75 f
  fpu_mul/fpu_mul_frac_dp/U493/Y (AND2X1_RVT)             1.43     120.18 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[23]/D (DFFX1_RVT)
                                                          0.01     120.19 f
  data arrival time                                                120.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[23]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.10     123.20
  data required time                                               123.20
  --------------------------------------------------------------------------
  data required time                                               123.20
  data arrival time                                               -120.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[25]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1406/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2092/Y (AO222X1_RVT)                                   6.41     118.75 f
  fpu_mul/inq_in1[25] (fpu_mul)                           0.00     118.75 f
  fpu_mul/fpu_mul_frac_dp/inq_in1[25] (fpu_mul_frac_dp)
                                                          0.00     118.75 f
  fpu_mul/fpu_mul_frac_dp/U495/Y (AND2X1_RVT)             1.43     120.18 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[25]/D (DFFX1_RVT)
                                                          0.01     120.19 f
  data arrival time                                                120.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[25]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.10     123.20
  data required time                                               123.20
  --------------------------------------------------------------------------
  data required time                                               123.20
  data arrival time                                               -120.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1406/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2100/Y (AO222X1_RVT)                                   6.41     118.75 f
  fpu_mul/inq_in1[30] (fpu_mul)                           0.00     118.75 f
  fpu_mul/fpu_mul_frac_dp/inq_in1[30] (fpu_mul_frac_dp)
                                                          0.00     118.75 f
  fpu_mul/fpu_mul_frac_dp/U500/Y (AND2X1_RVT)             1.43     120.18 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[30]/D (DFFX1_RVT)
                                                          0.01     120.19 f
  data arrival time                                                120.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[30]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.10     123.20
  data required time                                               123.20
  --------------------------------------------------------------------------
  data required time                                               123.20
  data arrival time                                               -120.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: R_11 (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  R_11/CLK (DFFX1_RVT)                                    0.00       0.40 r
  R_11/QN (DFFX1_RVT)                                     0.18       0.58 r
  U1883/Y (AND3X1_RVT)                                  106.31     106.89 r
  U1897/Y (AO22X1_RVT)                                   13.23     120.11 r
  fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg[1]/D (DFFX1_RVT)
                                                          0.11     120.23 r
  data arrival time                                                120.23

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -120.23
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: R_11 (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  R_11/CLK (DFFX1_RVT)                                    0.00       0.40 r
  R_11/QN (DFFX1_RVT)                                     0.18       0.58 r
  U1883/Y (AND3X1_RVT)                                  106.31     106.89 r
  U1893/Y (AO22X1_RVT)                                   13.23     120.11 r
  fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg[1]/D (DFFX1_RVT)
                                                          0.11     120.23 r
  data arrival time                                                120.23

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -120.23
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: R_11 (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  R_11/CLK (DFFX1_RVT)                                    0.00       0.40 r
  R_11/QN (DFFX1_RVT)                                     0.18       0.58 r
  U1883/Y (AND3X1_RVT)                                  106.31     106.89 r
  U1884/Y (AO22X1_RVT)                                   13.23     120.11 r
  fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg[1]/D (DFFX1_RVT)
                                                          0.11     120.23 r
  data arrival time                                                120.23

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -120.23
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: R_11 (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  R_11/CLK (DFFX1_RVT)                                    0.00       0.40 r
  R_11/QN (DFFX1_RVT)                                     0.18       0.58 r
  U1883/Y (AND3X1_RVT)                                  106.31     106.89 r
  U1911/Y (AO22X1_RVT)                                   13.23     120.11 r
  fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[1]/D (DFFX1_RVT)
                                                          0.11     120.23 r
  data arrival time                                                120.23

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -120.23
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: R_11 (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  R_11/CLK (DFFX1_RVT)                                    0.00       0.40 r
  R_11/QN (DFFX1_RVT)                                     0.18       0.58 r
  U1883/Y (AND3X1_RVT)                                  106.31     106.89 r
  U1907/Y (AO22X1_RVT)                                   13.23     120.11 r
  fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg[1]/D (DFFX1_RVT)
                                                          0.11     120.23 r
  data arrival time                                                120.23

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -120.23
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: R_11 (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  R_11/CLK (DFFX1_RVT)                                    0.00       0.40 r
  R_11/QN (DFFX1_RVT)                                     0.18       0.58 r
  U1883/Y (AND3X1_RVT)                                  106.31     106.89 r
  U1902/Y (AO22X1_RVT)                                   13.23     120.11 r
  fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg[1]/D (DFFX1_RVT)
                                                          0.11     120.23 r
  data arrival time                                                120.23

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -120.23
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: R_11 (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  R_11/CLK (DFFX1_RVT)                                    0.00       0.40 r
  R_11/QN (DFFX1_RVT)                                     0.18       0.58 r
  U1883/Y (AND3X1_RVT)                                  106.31     106.89 r
  U1889/Y (AO22X1_RVT)                                   13.23     120.11 r
  fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg[1]/D (DFFX1_RVT)
                                                          0.11     120.23 r
  data arrival time                                                120.23

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -120.23
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: R_11 (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  R_11/CLK (DFFX1_RVT)                                    0.00       0.40 r
  R_11/QN (DFFX1_RVT)                                     0.18       0.58 r
  U1883/Y (AND3X1_RVT)                                  106.31     106.89 r
  U1916/Y (AO22X1_RVT)                                   13.23     120.11 r
  fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg[1]/D (DFFX1_RVT)
                                                          0.11     120.23 r
  data arrival time                                                120.23

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.06     123.24
  data required time                                               123.24
  --------------------------------------------------------------------------
  data required time                                               123.24
  data arrival time                                               -120.23
  --------------------------------------------------------------------------
  slack (MET)                                                        3.01


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_div_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1406/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U1950/Y (AO222X1_RVT)                                   6.41     118.75 f
  fpu_div/inq_in2[0] (fpu_div)                            0.00     118.75 f
  fpu_div/fpu_div_frac_dp/inq_in2[0] (fpu_div_frac_dp)
                                                          0.00     118.75 f
  fpu_div/fpu_div_frac_dp/U713/Y (AND2X1_RVT)             1.43     120.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.19 f
  data arrival time                                                120.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.02


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[27]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_div_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1406/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U1989/Y (AO222X1_RVT)                                   6.41     118.75 f
  fpu_div/inq_in2[27] (fpu_div)                           0.00     118.75 f
  fpu_div/fpu_div_frac_dp/inq_in2[27] (fpu_div_frac_dp)
                                                          0.00     118.75 f
  fpu_div/fpu_div_frac_dp/U706/Y (AND2X1_RVT)             1.43     120.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[27]/D (DFFX1_RVT)
                                                          0.01     120.19 f
  data arrival time                                                120.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[27]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.02


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[28]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_div_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1406/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U1991/Y (AO222X1_RVT)                                   6.41     118.75 f
  fpu_div/inq_in2[28] (fpu_div)                           0.00     118.75 f
  fpu_div/fpu_div_frac_dp/inq_in2[28] (fpu_div_frac_dp)
                                                          0.00     118.75 f
  fpu_div/fpu_div_frac_dp/U705/Y (AND2X1_RVT)             1.43     120.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[28]/D (DFFX1_RVT)
                                                          0.01     120.19 f
  data arrival time                                                120.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[28]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.02


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[23]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_div_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1406/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2088/Y (AO222X1_RVT)                                   6.41     118.75 f
  fpu_div/inq_in1[23] (fpu_div)                           0.00     118.75 f
  fpu_div/fpu_div_frac_dp/inq_in1[23] (fpu_div_frac_dp)
                                                          0.00     118.75 f
  fpu_div/fpu_div_frac_dp/U691/Y (AND2X1_RVT)             1.43     120.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[23]/D (DFFX1_RVT)
                                                          0.01     120.19 f
  data arrival time                                                120.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[23]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.02


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[25]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_div_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1406/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2092/Y (AO222X1_RVT)                                   6.41     118.75 f
  fpu_div/inq_in1[25] (fpu_div)                           0.00     118.75 f
  fpu_div/fpu_div_frac_dp/inq_in1[25] (fpu_div_frac_dp)
                                                          0.00     118.75 f
  fpu_div/fpu_div_frac_dp/U700/Y (AND2X1_RVT)             1.43     120.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[25]/D (DFFX1_RVT)
                                                          0.01     120.19 f
  data arrival time                                                120.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[25]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.02


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_div_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1406/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2100/Y (AO222X1_RVT)                                   6.41     118.75 f
  fpu_div/inq_in1[30] (fpu_div)                           0.00     118.75 f
  fpu_div/fpu_div_frac_dp/inq_in1[30] (fpu_div_frac_dp)
                                                          0.00     118.75 f
  fpu_div/fpu_div_frac_dp/U693/Y (AND2X1_RVT)             1.43     120.18 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[30]/D (DFFX1_RVT)
                                                          0.01     120.19 f
  data arrival time                                                120.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[30]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.02


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[36]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1407/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2004/Y (AO222X1_RVT)                                   6.39     118.73 f
  fpu_mul/inq_in2[36] (fpu_mul)                           0.00     118.73 f
  fpu_mul/fpu_mul_frac_dp/inq_in2[36] (fpu_mul_frac_dp)
                                                          0.00     118.73 f
  fpu_mul/fpu_mul_frac_dp/U5/Y (AND2X1_RVT)               1.43     120.16 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[36]/D (DFFX1_RVT)
                                                          0.01     120.17 f
  data arrival time                                                120.17

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[36]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.10     123.20
  data required time                                               123.20
  --------------------------------------------------------------------------
  data required time                                               123.20
  data arrival time                                               -120.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.03


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1407/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2049/Y (AO222X1_RVT)                                   6.39     118.73 f
  fpu_mul/inq_in1[2] (fpu_mul)                            0.00     118.73 f
  fpu_mul/fpu_mul_frac_dp/inq_in1[2] (fpu_mul_frac_dp)
                                                          0.00     118.73 f
  fpu_mul/fpu_mul_frac_dp/U474/Y (AND2X1_RVT)             1.43     120.16 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     120.17 f
  data arrival time                                                120.17

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.10     123.20
  data required time                                               123.20
  --------------------------------------------------------------------------
  data required time                                               123.20
  data arrival time                                               -120.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.03


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[17]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1407/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2078/Y (AO222X1_RVT)                                   6.39     118.73 f
  fpu_mul/inq_in1[17] (fpu_mul)                           0.00     118.73 f
  fpu_mul/fpu_mul_frac_dp/inq_in1[17] (fpu_mul_frac_dp)
                                                          0.00     118.73 f
  fpu_mul/fpu_mul_frac_dp/U544/Y (AND2X1_RVT)             1.43     120.16 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[17]/D (DFFX1_RVT)
                                                          0.01     120.17 f
  data arrival time                                                120.17

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[17]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.10     123.20
  data required time                                               123.20
  --------------------------------------------------------------------------
  data required time                                               123.20
  data arrival time                                               -120.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.03


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[40]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1407/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2118/Y (AO222X1_RVT)                                   6.39     118.73 f
  fpu_mul/inq_in1[40] (fpu_mul)                           0.00     118.73 f
  fpu_mul/fpu_mul_frac_dp/inq_in1[40] (fpu_mul_frac_dp)
                                                          0.00     118.73 f
  fpu_mul/fpu_mul_frac_dp/U159/Y (AND2X1_RVT)             1.43     120.16 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[40]/D (DFFX1_RVT)
                                                          0.01     120.17 f
  data arrival time                                                120.17

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[40]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.10     123.20
  data required time                                               123.20
  --------------------------------------------------------------------------
  data required time                                               123.20
  data arrival time                                               -120.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.03


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[36]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_div_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1407/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2004/Y (AO222X1_RVT)                                   6.39     118.73 f
  fpu_div/inq_in2[36] (fpu_div)                           0.00     118.73 f
  fpu_div/fpu_div_frac_dp/inq_in2[36] (fpu_div_frac_dp)
                                                          0.00     118.73 f
  fpu_div/fpu_div_frac_dp/U4/Y (AND2X1_RVT)               1.43     120.16 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[36]/D (DFFX1_RVT)
                                                          0.01     120.17 f
  data arrival time                                                120.17

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[36]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.04


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[12]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1408/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2069/Y (AO222X1_RVT)                                   6.38     118.72 f
  fpu_mul/inq_in1[12] (fpu_mul)                           0.00     118.72 f
  fpu_mul/fpu_mul_frac_dp/inq_in1[12] (fpu_mul_frac_dp)
                                                          0.00     118.72 f
  fpu_mul/fpu_mul_frac_dp/U479/Y (AND2X1_RVT)             1.43     120.15 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[12]/D (DFFX1_RVT)
                                                          0.01     120.16 f
  data arrival time                                                120.16

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[12]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.10     123.20
  data required time                                               123.20
  --------------------------------------------------------------------------
  data required time                                               123.20
  data arrival time                                               -120.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.04


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[18]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1408/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2080/Y (AO222X1_RVT)                                   6.38     118.72 f
  fpu_mul/inq_in1[18] (fpu_mul)                           0.00     118.72 f
  fpu_mul/fpu_mul_frac_dp/inq_in1[18] (fpu_mul_frac_dp)
                                                          0.00     118.72 f
  fpu_mul/fpu_mul_frac_dp/U489/Y (AND2X1_RVT)             1.43     120.15 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[18]/D (DFFX1_RVT)
                                                          0.01     120.16 f
  data arrival time                                                120.16

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[18]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.10     123.20
  data required time                                               123.20
  --------------------------------------------------------------------------
  data required time                                               123.20
  data arrival time                                               -120.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.04


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[45]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1408/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2126/Y (AO222X1_RVT)                                   6.38     118.72 f
  fpu_mul/inq_in1[45] (fpu_mul)                           0.00     118.72 f
  fpu_mul/fpu_mul_frac_dp/inq_in1[45] (fpu_mul_frac_dp)
                                                          0.00     118.72 f
  fpu_mul/fpu_mul_frac_dp/U494/Y (AND2X1_RVT)             1.43     120.15 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[45]/D (DFFX1_RVT)
                                                          0.01     120.16 f
  data arrival time                                                120.16

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[45]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.10     123.20
  data required time                                               123.20
  --------------------------------------------------------------------------
  data required time                                               123.20
  data arrival time                                               -120.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.04


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_div_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1407/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2049/Y (AO222X1_RVT)                                   6.39     118.73 f
  fpu_div/inq_in1[2] (fpu_div)                            0.00     118.73 f
  fpu_div/fpu_div_frac_dp/inq_in1[2] (fpu_div_frac_dp)
                                                          0.00     118.73 f
  fpu_div/fpu_div_frac_dp/U641/Y (AND2X1_RVT)             1.43     120.16 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     120.17 f
  data arrival time                                                120.17

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.04


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[17]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_div_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1407/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2078/Y (AO222X1_RVT)                                   6.39     118.73 f
  fpu_div/inq_in1[17] (fpu_div)                           0.00     118.73 f
  fpu_div/fpu_div_frac_dp/inq_in1[17] (fpu_div_frac_dp)
                                                          0.00     118.73 f
  fpu_div/fpu_div_frac_dp/U716/Y (AND2X1_RVT)             1.43     120.16 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[17]/D (DFFX1_RVT)
                                                          0.01     120.17 f
  data arrival time                                                120.17

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[17]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.04


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[40]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_div_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1407/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2118/Y (AO222X1_RVT)                                   6.39     118.73 f
  fpu_div/inq_in1[40] (fpu_div)                           0.00     118.73 f
  fpu_div/fpu_div_frac_dp/inq_in1[40] (fpu_div_frac_dp)
                                                          0.00     118.73 f
  fpu_div/fpu_div_frac_dp/U104/Y (AND2X1_RVT)             1.43     120.16 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[40]/D (DFFX1_RVT)
                                                          0.01     120.17 f
  data arrival time                                                120.17

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[40]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.04


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[28]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1406/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U1991/Y (AO222X1_RVT)                                   6.41     118.75 f
  fpu_add/inq_in2[28] (fpu_add)                           0.00     118.75 f
  fpu_add/fpu_add_frac_dp/inq_in2[28] (fpu_add_frac_dp)
                                                          0.00     118.75 f
  fpu_add/fpu_add_frac_dp/U1974/Y (AND2X1_RVT)            1.43     120.18 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[28]/D (DFFX1_RVT)
                                                          0.01     120.19 f
  data arrival time                                                120.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[28]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -120.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.04


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1406/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U1950/Y (AO222X1_RVT)                                   6.41     118.75 f
  fpu_add/inq_in2[0] (fpu_add)                            0.00     118.75 f
  fpu_add/fpu_add_frac_dp/inq_in2[0] (fpu_add_frac_dp)
                                                          0.00     118.75 f
  fpu_add/fpu_add_frac_dp/U2005/Y (AND2X1_RVT)            1.43     120.18 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.19 f
  data arrival time                                                120.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -120.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.05


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[27]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1406/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U1989/Y (AO222X1_RVT)                                   6.41     118.75 f
  fpu_add/inq_in2[27] (fpu_add)                           0.00     118.75 f
  fpu_add/fpu_add_frac_dp/inq_in2[27] (fpu_add_frac_dp)
                                                          0.00     118.75 f
  fpu_add/fpu_add_frac_dp/U1977/Y (AND2X1_RVT)            1.43     120.18 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[27]/D (DFFX1_RVT)
                                                          0.01     120.19 f
  data arrival time                                                120.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[27]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -120.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.05


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[30]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1406/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2100/Y (AO222X1_RVT)                                   6.41     118.75 f
  fpu_add/inq_in1[30] (fpu_add)                           0.00     118.75 f
  fpu_add/fpu_add_frac_dp/inq_in1[30] (fpu_add_frac_dp)
                                                          0.00     118.75 f
  fpu_add/fpu_add_frac_dp/U1949/Y (AND2X1_RVT)            1.43     120.18 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[30]/D (DFFX1_RVT)
                                                          0.01     120.19 f
  data arrival time                                                120.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[30]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -120.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.05


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[23]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1406/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2088/Y (AO222X1_RVT)                                   6.41     118.75 f
  fpu_add/inq_in1[23] (fpu_add)                           0.00     118.75 f
  fpu_add/fpu_add_frac_dp/inq_in1[23] (fpu_add_frac_dp)
                                                          0.00     118.75 f
  fpu_add/fpu_add_frac_dp/U1945/Y (AND2X1_RVT)            1.43     120.18 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[23]/D (DFFX1_RVT)
                                                          0.01     120.19 f
  data arrival time                                                120.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[23]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -120.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.05


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[25]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1406/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2092/Y (AO222X1_RVT)                                   6.41     118.75 f
  fpu_add/inq_in1[25] (fpu_add)                           0.00     118.75 f
  fpu_add/fpu_add_frac_dp/inq_in1[25] (fpu_add_frac_dp)
                                                          0.00     118.75 f
  fpu_add/fpu_add_frac_dp/U1946/Y (AND2X1_RVT)            1.43     120.18 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[25]/D (DFFX1_RVT)
                                                          0.01     120.19 f
  data arrival time                                                120.19

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[25]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -120.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.05


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[12]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_div_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1408/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2069/Y (AO222X1_RVT)                                   6.38     118.72 f
  fpu_div/inq_in1[12] (fpu_div)                           0.00     118.72 f
  fpu_div/fpu_div_frac_dp/inq_in1[12] (fpu_div_frac_dp)
                                                          0.00     118.72 f
  fpu_div/fpu_div_frac_dp/U655/Y (AND2X1_RVT)             1.43     120.15 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[12]/D (DFFX1_RVT)
                                                          0.01     120.16 f
  data arrival time                                                120.16

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[12]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.05


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[18]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_div_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1408/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2080/Y (AO222X1_RVT)                                   6.38     118.72 f
  fpu_div/inq_in1[18] (fpu_div)                           0.00     118.72 f
  fpu_div/fpu_div_frac_dp/inq_in1[18] (fpu_div_frac_dp)
                                                          0.00     118.72 f
  fpu_div/fpu_div_frac_dp/U672/Y (AND2X1_RVT)             1.43     120.15 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[18]/D (DFFX1_RVT)
                                                          0.01     120.16 f
  data arrival time                                                120.16

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[18]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.05


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[45]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_div_frac_dp    8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1408/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2126/Y (AO222X1_RVT)                                   6.38     118.72 f
  fpu_div/inq_in1[45] (fpu_div)                           0.00     118.72 f
  fpu_div/fpu_div_frac_dp/inq_in1[45] (fpu_div_frac_dp)
                                                          0.00     118.72 f
  fpu_div/fpu_div_frac_dp/U662/Y (AND2X1_RVT)             1.43     120.15 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[45]/D (DFFX1_RVT)
                                                          0.01     120.16 f
  data arrival time                                                120.16

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[45]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.05


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1408/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2159/Y (AO222X1_RVT)                                   6.38     118.72 f
  fpu_mul/inq_id[3] (fpu_mul)                             0.00     118.72 f
  fpu_mul/U320/Y (AND2X1_RVT)                             1.43     120.15 f
  fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     120.16 f
  data arrival time                                                120.16

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.05


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1408/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2159/Y (AO222X1_RVT)                                   6.38     118.72 f
  fpu_add/inq_id[3] (fpu_add)                             0.00     118.72 f
  fpu_add/U272/Y (AND2X1_RVT)                             1.43     120.15 f
  fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     120.16 f
  data arrival time                                                120.16

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_ctl/i_a1stg_id/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.05


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[36]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1407/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2004/Y (AO222X1_RVT)                                   6.39     118.73 f
  fpu_add/inq_in2[36] (fpu_add)                           0.00     118.73 f
  fpu_add/fpu_add_frac_dp/inq_in2[36] (fpu_add_frac_dp)
                                                          0.00     118.73 f
  fpu_add/fpu_add_frac_dp/U14/Y (AND2X1_RVT)              1.43     120.16 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[36]/D (DFFX1_RVT)
                                                          0.01     120.17 f
  data arrival time                                                120.17

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[36]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -120.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.07


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1408/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2159/Y (AO222X1_RVT)                                   6.38     118.72 f
  fpu_div/inq_id[3] (fpu_div)                             0.00     118.72 f
  fpu_div/U198/Y (AND2X1_RVT)                             1.43     120.15 f
  fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     120.16 f
  data arrival time                                                120.16

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_ctl/i_d1stg_id/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.08     123.22
  data required time                                               123.22
  --------------------------------------------------------------------------
  data required time                                               123.22
  data arrival time                                               -120.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.07


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[40]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1407/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2118/Y (AO222X1_RVT)                                   6.39     118.73 f
  fpu_add/inq_in1[40] (fpu_add)                           0.00     118.73 f
  fpu_add/fpu_add_frac_dp/inq_in1[40] (fpu_add_frac_dp)
                                                          0.00     118.73 f
  fpu_add/fpu_add_frac_dp/U244/Y (AND2X1_RVT)             1.43     120.16 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[40]/D (DFFX1_RVT)
                                                          0.01     120.17 f
  data arrival time                                                120.17

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[40]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -120.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.07


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[17]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1407/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2078/Y (AO222X1_RVT)                                   6.39     118.73 f
  fpu_add/inq_in1[17] (fpu_add)                           0.00     118.73 f
  fpu_add/fpu_add_frac_dp/inq_in1[17] (fpu_add_frac_dp)
                                                          0.00     118.73 f
  fpu_add/fpu_add_frac_dp/U2013/Y (AND2X1_RVT)            1.43     120.16 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[17]/D (DFFX1_RVT)
                                                          0.01     120.17 f
  data arrival time                                                120.17

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[17]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -120.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.07


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1407/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2049/Y (AO222X1_RVT)                                   6.39     118.73 f
  fpu_add/inq_in1[2] (fpu_add)                            0.00     118.73 f
  fpu_add/fpu_add_frac_dp/inq_in1[2] (fpu_add_frac_dp)
                                                          0.00     118.73 f
  fpu_add/fpu_add_frac_dp/U1928/Y (AND2X1_RVT)            1.43     120.16 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[2]/D (DFFX1_RVT)
                                                          0.01     120.17 f
  data arrival time                                                120.17

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -120.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.07


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[45]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1408/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2126/Y (AO222X1_RVT)                                   6.38     118.72 f
  fpu_add/inq_in1[45] (fpu_add)                           0.00     118.72 f
  fpu_add/fpu_add_frac_dp/inq_in1[45] (fpu_add_frac_dp)
                                                          0.00     118.72 f
  fpu_add/fpu_add_frac_dp/U1959/Y (AND2X1_RVT)            1.43     120.15 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[45]/D (DFFX1_RVT)
                                                          0.01     120.16 f
  data arrival time                                                120.16

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[45]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -120.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.08


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[12]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1408/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2069/Y (AO222X1_RVT)                                   6.38     118.72 f
  fpu_add/inq_in1[12] (fpu_add)                           0.00     118.72 f
  fpu_add/fpu_add_frac_dp/inq_in1[12] (fpu_add_frac_dp)
                                                          0.00     118.72 f
  fpu_add/fpu_add_frac_dp/U1935/Y (AND2X1_RVT)            1.43     120.15 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[12]/D (DFFX1_RVT)
                                                          0.01     120.16 f
  data arrival time                                                120.16

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[12]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -120.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.08


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[18]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add_frac_dp    16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1408/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2080/Y (AO222X1_RVT)                                   6.38     118.72 f
  fpu_add/inq_in1[18] (fpu_add)                           0.00     118.72 f
  fpu_add/fpu_add_frac_dp/inq_in1[18] (fpu_add_frac_dp)
                                                          0.00     118.72 f
  fpu_add/fpu_add_frac_dp/U1940/Y (AND2X1_RVT)            1.43     120.15 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[18]/D (DFFX1_RVT)
                                                          0.01     120.16 f
  data arrival time                                                120.16

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[18]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -120.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.08


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_53_32_neq_0/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1408/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2031/Y (AO222X1_RVT)                                   6.38     118.72 f
  fpu_add/inq_in2_53_32_neq_0 (fpu_add)                   0.00     118.72 f
  fpu_add/U307/Y (AND2X1_RVT)                             1.37     120.09 f
  fpu_add/fpu_add_ctl/i_a1stg_in2_53_32_neq_0/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.10 f
  data arrival time                                                120.10

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_ctl/i_a1stg_in2_53_32_neq_0/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.10
  --------------------------------------------------------------------------
  slack (MET)                                                        3.11


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_div_frac_in2_53_32_neq_0/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1408/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2031/Y (AO222X1_RVT)                                   6.38     118.72 f
  fpu_div/inq_in2_53_32_neq_0 (fpu_div)                   0.00     118.72 f
  fpu_div/U227/Y (AND2X1_RVT)                             1.37     120.09 f
  fpu_div/fpu_div_ctl/i_div_frac_in2_53_32_neq_0/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.10 f
  data arrival time                                                120.10

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_ctl/i_div_frac_in2_53_32_neq_0/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.08     123.22
  data required time                                               123.22
  --------------------------------------------------------------------------
  data required time                                               123.22
  data arrival time                                               -120.10
  --------------------------------------------------------------------------
  slack (MET)                                                        3.12


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_32_neq_0/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1408/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2031/Y (AO222X1_RVT)                                   6.38     118.72 f
  fpu_mul/inq_in2_53_32_neq_0 (fpu_mul)                   0.00     118.72 f
  fpu_mul/U30/Y (AND2X1_RVT)                              1.38     120.10 f
  fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_32_neq_0/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.11 f
  data arrival time                                                120.11

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_32_neq_0/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.05     123.25
  data required time                                               123.25
  --------------------------------------------------------------------------
  data required time                                               123.25
  data arrival time                                               -120.11
  --------------------------------------------------------------------------
  slack (MET)                                                        3.14


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_sign1/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1407/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2137/Y (AO222X1_RVT)                                   6.39     118.73 f
  fpu_div/inq_in1[63] (fpu_div)                           0.00     118.73 f
  fpu_div/U34/Y (AND3X1_RVT)                              1.31     120.03 f
  fpu_div/fpu_div_ctl/i_d1stg_sign1/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.04 f
  data arrival time                                                120.04

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_div/fpu_div_ctl/i_d1stg_sign1/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.08     123.22
  data required time                                               123.22
  --------------------------------------------------------------------------
  data required time                                               123.22
  data arrival time                                               -120.04
  --------------------------------------------------------------------------
  slack (MET)                                                        3.18


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_in1_63/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1407/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2137/Y (AO222X1_RVT)                                   6.39     118.73 f
  fpu_add/inq_in1[63] (fpu_add)                           0.00     118.73 f
  fpu_add/U259/Y (AND2X1_RVT)                             1.29     120.02 f
  fpu_add/fpu_add_ctl/i_a1stg_in1_63/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.03 f
  data arrival time                                                120.03

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_ctl/i_a1stg_in1_63/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.09     123.21
  data required time                                               123.21
  --------------------------------------------------------------------------
  data required time                                               123.21
  data arrival time                                               -120.03
  --------------------------------------------------------------------------
  slack (MET)                                                        3.18


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_sign1/q_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_div/U41/Y (NOR4X1_RVT)                              6.61       7.19 f
  fpu_div/d1stg_step (fpu_div)                            0.00       7.19 f
  U1480/Y (NAND3X0_RVT)                                  10.59      17.78 r
  U1399/Y (OAI21X1_RVT)                                   0.67      18.45 f
  U1574/Y (NAND2X0_RVT)                                   2.54      20.99 r
  U1393/Y (INVX1_RVT)                                     2.88      23.87 f
  U1532/Y (NBUFFX2_RVT)                                   4.29      28.16 f
  U1548/Y (NBUFFX2_RVT)                                  81.63     109.79 f
  U1407/Y (NBUFFX2_RVT)                                   2.55     112.34 f
  U2137/Y (AO222X1_RVT)                                   6.39     118.73 f
  fpu_mul/inq_in1[63] (fpu_mul)                           0.00     118.73 f
  fpu_mul/U221/Y (AND2X1_RVT)                             1.29     120.02 f
  fpu_mul/fpu_mul_ctl/i_m1stg_sign1/q_reg[0]/D (DFFX1_RVT)
                                                          0.01     120.03 f
  data arrival time                                                120.03

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_ctl/i_m1stg_sign1/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.05     123.25
  data required time                                               123.25
  --------------------------------------------------------------------------
  data required time                                               123.25
  data arrival time                                               -120.03
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_div/U41/Y (NOR4X1_RVT)                              6.52       7.11 r
  fpu_div/d1stg_step (fpu_div)                            0.00       7.11 r
  U1480/Y (NAND3X0_RVT)                                  10.53      17.64 f
  U1399/Y (OAI21X1_RVT)                                   0.66      18.30 r
  U1574/Y (NAND2X0_RVT)                                   2.64      20.94 f
  U1393/Y (INVX1_RVT)                                     2.77      23.71 r
  U1533/Y (NBUFFX2_RVT)                                   4.36      28.07 r
  U1549/Y (NBUFFX2_RVT)                                   4.56      32.63 r
  U1558/Y (AO222X1_RVT)                                  82.54     115.17 r
  fpu_mul/inq_in2[55] (fpu_mul)                           0.00     115.17 r
  fpu_mul/U8/Y (AND2X1_RVT)                               4.82     119.99 r
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     120.00 r
  data arrival time                                                120.00

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.08     123.22
  data required time                                               123.22
  --------------------------------------------------------------------------
  data required time                                               123.22
  data arrival time                                               -120.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[8]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_div/U41/Y (NOR4X1_RVT)                              6.52       7.11 r
  fpu_div/d1stg_step (fpu_div)                            0.00       7.11 r
  U1480/Y (NAND3X0_RVT)                                  10.53      17.64 f
  U1399/Y (OAI21X1_RVT)                                   0.66      18.30 r
  U1574/Y (NAND2X0_RVT)                                   2.64      20.94 f
  U1393/Y (INVX1_RVT)                                     2.77      23.71 r
  U1533/Y (NBUFFX2_RVT)                                   4.36      28.07 r
  U1549/Y (NBUFFX2_RVT)                                   4.56      32.63 r
  U1557/Y (AO222X1_RVT)                                  82.54     115.17 r
  fpu_mul/inq_in2[60] (fpu_mul)                           0.00     115.17 r
  fpu_mul/U4/Y (AND2X1_RVT)                               4.82     119.99 r
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[8]/D (DFFX1_RVT)
                                                          0.01     120.00 r
  data arrival time                                                120.00

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[8]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.08     123.22
  data required time                                               123.22
  --------------------------------------------------------------------------
  data required time                                               123.22
  data arrival time                                               -120.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[9]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_mul            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_div/U41/Y (NOR4X1_RVT)                              6.52       7.11 r
  fpu_div/d1stg_step (fpu_div)                            0.00       7.11 r
  U1480/Y (NAND3X0_RVT)                                  10.53      17.64 f
  U1399/Y (OAI21X1_RVT)                                   0.66      18.30 r
  U1574/Y (NAND2X0_RVT)                                   2.64      20.94 f
  U1393/Y (INVX1_RVT)                                     2.77      23.71 r
  U1533/Y (NBUFFX2_RVT)                                   4.36      28.07 r
  U1549/Y (NBUFFX2_RVT)                                   4.56      32.63 r
  U1684/Y (AO222X1_RVT)                                  82.54     115.17 r
  fpu_mul/inq_in2[61] (fpu_mul)                           0.00     115.17 r
  fpu_mul/U7/Y (AND2X1_RVT)                               4.82     119.99 r
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[9]/D (DFFX1_RVT)
                                                          0.01     120.00 r
  data arrival time                                                120.00

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[9]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.08     123.22
  data required time                                               123.22
  --------------------------------------------------------------------------
  data required time                                               123.22
  data arrival time                                               -120.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_div/U41/Y (NOR4X1_RVT)                              6.52       7.11 r
  fpu_div/d1stg_step (fpu_div)                            0.00       7.11 r
  U1480/Y (NAND3X0_RVT)                                  10.53      17.64 f
  U1399/Y (OAI21X1_RVT)                                   0.66      18.30 r
  U1574/Y (NAND2X0_RVT)                                   2.64      20.94 f
  U1393/Y (INVX1_RVT)                                     2.77      23.71 r
  U1533/Y (NBUFFX2_RVT)                                   4.36      28.07 r
  U1549/Y (NBUFFX2_RVT)                                   4.56      32.63 r
  U1558/Y (AO222X1_RVT)                                  82.54     115.17 r
  fpu_add/inq_in2[55] (fpu_add)                           0.00     115.17 r
  fpu_add/U9/Y (AND2X1_RVT)                               4.82     119.99 r
  fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     120.00 r
  data arrival time                                                120.00

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -120.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[8]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_div/U41/Y (NOR4X1_RVT)                              6.52       7.11 r
  fpu_div/d1stg_step (fpu_div)                            0.00       7.11 r
  U1480/Y (NAND3X0_RVT)                                  10.53      17.64 f
  U1399/Y (OAI21X1_RVT)                                   0.66      18.30 r
  U1574/Y (NAND2X0_RVT)                                   2.64      20.94 f
  U1393/Y (INVX1_RVT)                                     2.77      23.71 r
  U1533/Y (NBUFFX2_RVT)                                   4.36      28.07 r
  U1549/Y (NBUFFX2_RVT)                                   4.56      32.63 r
  U1557/Y (AO222X1_RVT)                                  82.54     115.17 r
  fpu_add/inq_in2[60] (fpu_add)                           0.00     115.17 r
  fpu_add/U1/Y (AND2X1_RVT)                               4.82     119.99 r
  fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[8]/D (DFFX1_RVT)
                                                          0.01     120.00 r
  data arrival time                                                120.00

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[8]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -120.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[9]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_div/U41/Y (NOR4X1_RVT)                              6.52       7.11 r
  fpu_div/d1stg_step (fpu_div)                            0.00       7.11 r
  U1480/Y (NAND3X0_RVT)                                  10.53      17.64 f
  U1399/Y (OAI21X1_RVT)                                   0.66      18.30 r
  U1574/Y (NAND2X0_RVT)                                   2.64      20.94 f
  U1393/Y (INVX1_RVT)                                     2.77      23.71 r
  U1533/Y (NBUFFX2_RVT)                                   4.36      28.07 r
  U1549/Y (NBUFFX2_RVT)                                   4.56      32.63 r
  U1684/Y (AO222X1_RVT)                                  82.54     115.17 r
  fpu_add/inq_in2[61] (fpu_add)                           0.00     115.17 r
  fpu_add/U2/Y (AND2X1_RVT)                               4.82     119.99 r
  fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[9]/D (DFFX1_RVT)
                                                          0.01     120.00 r
  data arrival time                                                120.00

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg[9]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.07     123.23
  data required time                                               123.23
  --------------------------------------------------------------------------
  data required time                                               123.23
  data arrival time                                               -120.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_div/U41/Y (NOR4X1_RVT)                              6.52       7.11 r
  fpu_div/d1stg_step (fpu_div)                            0.00       7.11 r
  U1480/Y (NAND3X0_RVT)                                  10.53      17.64 f
  U1399/Y (OAI21X1_RVT)                                   0.66      18.30 r
  U1574/Y (NAND2X0_RVT)                                   2.64      20.94 f
  U1393/Y (INVX1_RVT)                                     2.77      23.71 r
  U1533/Y (NBUFFX2_RVT)                                   4.36      28.07 r
  U1549/Y (NBUFFX2_RVT)                                   4.56      32.63 r
  U1558/Y (AO222X1_RVT)                                  82.54     115.17 r
  fpu_add/inq_in2[55] (fpu_add)                           0.00     115.17 r
  fpu_add/U22/Y (NOR2X0_RVT)                              4.84     120.01 f
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]/D (DFFX1_RVT)
                                                          0.01     120.02 f
  data arrival time                                                120.02

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.05     123.25
  data required time                                               123.25
  --------------------------------------------------------------------------
  data required time                                               123.25
  data arrival time                                               -120.02
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[8]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_div/U41/Y (NOR4X1_RVT)                              6.52       7.11 r
  fpu_div/d1stg_step (fpu_div)                            0.00       7.11 r
  U1480/Y (NAND3X0_RVT)                                  10.53      17.64 f
  U1399/Y (OAI21X1_RVT)                                   0.66      18.30 r
  U1574/Y (NAND2X0_RVT)                                   2.64      20.94 f
  U1393/Y (INVX1_RVT)                                     2.77      23.71 r
  U1533/Y (NBUFFX2_RVT)                                   4.36      28.07 r
  U1549/Y (NBUFFX2_RVT)                                   4.56      32.63 r
  U1557/Y (AO222X1_RVT)                                  82.54     115.17 r
  fpu_add/inq_in2[60] (fpu_add)                           0.00     115.17 r
  fpu_add/U25/Y (NOR2X0_RVT)                              4.84     120.01 f
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[8]/D (DFFX1_RVT)
                                                          0.01     120.02 f
  data arrival time                                                120.02

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[8]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.05     123.25
  data required time                                               123.25
  --------------------------------------------------------------------------
  data required time                                               123.25
  data arrival time                                               -120.02
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


  Startpoint: fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[9]
            (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                140000                saed32rvt_ss0p95v25c
  fpu_div            16000                 saed32rvt_ss0p95v25c
  fpu_add            35000                 saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_div/U41/Y (NOR4X1_RVT)                              6.52       7.11 r
  fpu_div/d1stg_step (fpu_div)                            0.00       7.11 r
  U1480/Y (NAND3X0_RVT)                                  10.53      17.64 f
  U1399/Y (OAI21X1_RVT)                                   0.66      18.30 r
  U1574/Y (NAND2X0_RVT)                                   2.64      20.94 f
  U1393/Y (INVX1_RVT)                                     2.77      23.71 r
  U1533/Y (NBUFFX2_RVT)                                   4.36      28.07 r
  U1549/Y (NBUFFX2_RVT)                                   4.56      32.63 r
  U1684/Y (AO222X1_RVT)                                  82.54     115.17 r
  fpu_add/inq_in2[61] (fpu_add)                           0.00     115.17 r
  fpu_add/U26/Y (NOR2X0_RVT)                              4.84     120.01 f
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[9]/D (DFFX1_RVT)
                                                          0.01     120.02 f
  data arrival time                                                120.02

  clock ideal_clock (rise edge)                         123.00     123.00
  clock network delay (ideal)                             0.40     123.40
  clock uncertainty                                      -0.10     123.30
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[9]/CLK (DFFX1_RVT)
                                                          0.00     123.30 r
  library setup time                                     -0.05     123.25
  data required time                                               123.25
  --------------------------------------------------------------------------
  data required time                                               123.25
  data arrival time                                               -120.02
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


1
