##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for I2C_IntClock
		4.5::Critical Path Report for IMU_IntClock
		4.6::Critical Path Report for PWM_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
		5.5::Critical Path Report for (IMU_IntClock:R vs. IMU_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. PWM_Clock:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. IMU_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: ClockBlock/clk_bus  | N/A                   | Target: 33.00 MHz  | 
Clock: ClockBlock/dclk_0   | N/A                   | Target: 2.06 MHz   | 
Clock: ClockBlock/dclk_1   | N/A                   | Target: 6.00 MHz   | 
Clock: ClockBlock/dclk_2   | N/A                   | Target: 6.00 MHz   | 
Clock: ClockBlock/dclk_3   | N/A                   | Target: 1.60 MHz   | 
Clock: ClockBlock/dclk_4   | N/A                   | Target: 0.92 MHz   | 
Clock: Clock_1             | Frequency: 33.21 MHz  | Target: 6.60 MHz   | 
Clock: Clock_2             | Frequency: 33.46 MHz  | Target: 6.60 MHz   | 
Clock: CyBUS_CLK           | Frequency: 38.76 MHz  | Target: 33.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO               | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK        | N/A                   | Target: 33.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 33.00 MHz  | 
Clock: CyXTAL              | N/A                   | Target: 24.00 MHz  | 
Clock: I2C_IntClock        | Frequency: 30.81 MHz  | Target: 1.65 MHz   | 
Clock: IMU_IntClock        | Frequency: 35.17 MHz  | Target: 0.94 MHz   | 
Clock: PWM_Clock           | Frequency: 40.03 MHz  | Target: 2.06 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        151515           121407      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        151515           121633      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        30303            4505        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_2        30303            4631        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     I2C_IntClock   30303            17161       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     IMU_IntClock   30303            19820       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     PWM_Clock      30303            21016       N/A              N/A         N/A              N/A         N/A              N/A         
I2C_IntClock  I2C_IntClock   606061           573601      N/A              N/A         N/A              N/A         N/A              N/A         
IMU_IntClock  IMU_IntClock   1.06061e+006     1032175     N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock     PWM_Clock      484848           459864      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
SCL_1(0)_PAD:out  27274         I2C_IntClock:R    
SDA_1(0)_PAD:out  27083         I2C_IntClock:R    
Servo0(0)_PAD     24478         PWM_Clock:R       
Servo1(0)_PAD     25704         PWM_Clock:R       
Tx_1(0)_PAD       34828         IMU_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 33.21 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 121407p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25018
-------------------------------------   ----- 
End-of-path arrival time (ps)           25018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell69     4058   9338  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell69     3350  12688  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2620  15308  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   9710  25018  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  25018  121407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 33.46 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 121633p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24793
-------------------------------------   ----- 
End-of-path arrival time (ps)           24793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8   2320   2320  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0   2320  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2960   5280  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell97     3749   9029  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell97     3350  12379  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2704  15083  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   9710  24793  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  24793  121633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.76 MHz | Target: 33.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4505p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20708
-------------------------------------   ----- 
End-of-path arrival time (ps)           20708
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell65     2301   4881   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell65     3350   8231   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   2766  10998   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell6   9710  20708   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell7      0  20708   4505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for I2C_IntClock
******************************************
Clock: I2C_IntClock
Frequency: 30.81 MHz | Target: 1.65 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 573601p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -5310
------------------------------------------------------   ------ 
End-of-path required time (ps)                           600751

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27149
-------------------------------------   ----- 
End-of-path arrival time (ps)           27149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q                 macrocell25     1250   1250  573601  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_2            macrocell8      9696  10946  573601  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q                 macrocell8      3350  14296  573601  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell15     3415  17711  573601  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell15     3350  21061  573601  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell1   6088  27149  573601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for IMU_IntClock
******************************************
Clock: IMU_IntClock
Frequency: 35.17 MHz | Target: 0.94 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1032175p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22141
-------------------------------------   ----- 
End-of-path arrival time (ps)           22141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  1032175  RISE       1
\IMU:BUART:tx_bitclk_enable_pre\/main_0      macrocell58     6540  12220  1032175  RISE       1
\IMU:BUART:tx_bitclk_enable_pre\/q           macrocell58     3350  15570  1032175  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   6571  22141  1032175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 40.03 MHz | Target: 2.06 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 459864p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -5090
------------------------------------------------   ------ 
End-of-path required time (ps)                     479758

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19894
-------------------------------------   ----- 
End-of-path arrival time (ps)           19894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   4904  10184  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  19894  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  19894  459864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell11      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 459864p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -5090
------------------------------------------------   ------ 
End-of-path required time (ps)                     479758

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19894
-------------------------------------   ----- 
End-of-path arrival time (ps)           19894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   4904  10184  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  19894  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  19894  459864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell11      0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 121407p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25018
-------------------------------------   ----- 
End-of-path arrival time (ps)           25018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell69     4058   9338  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell69     3350  12688  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2620  15308  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   9710  25018  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  25018  121407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 121633p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24793
-------------------------------------   ----- 
End-of-path arrival time (ps)           24793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8   2320   2320  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0   2320  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2960   5280  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell97     3749   9029  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell97     3350  12379  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2704  15083  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   9710  24793  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  24793  121633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 573601p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -5310
------------------------------------------------------   ------ 
End-of-path required time (ps)                           600751

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27149
-------------------------------------   ----- 
End-of-path arrival time (ps)           27149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q                 macrocell25     1250   1250  573601  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_2            macrocell8      9696  10946  573601  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q                 macrocell8      3350  14296  573601  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell15     3415  17711  573601  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell15     3350  21061  573601  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell1   6088  27149  573601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1


5.5::Critical Path Report for (IMU_IntClock:R vs. IMU_IntClock:R)
*****************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1032175p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22141
-------------------------------------   ----- 
End-of-path arrival time (ps)           22141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  1032175  RISE       1
\IMU:BUART:tx_bitclk_enable_pre\/main_0      macrocell58     6540  12220  1032175  RISE       1
\IMU:BUART:tx_bitclk_enable_pre\/q           macrocell58     3350  15570  1032175  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   6571  22141  1032175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. PWM_Clock:R)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Servo:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Servo:PWMUDB:runmode_enable\/clock_0
Path slack     : 21016p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk             controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  21016  RISE       1
\Servo:PWMUDB:runmode_enable\/main_0                macrocell124   3197   5777  21016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:runmode_enable\/clock_0                      macrocell124        0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4505p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20708
-------------------------------------   ----- 
End-of-path arrival time (ps)           20708
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell65     2301   4881   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell65     3350   8231   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   2766  10998   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell6   9710  20708   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell7      0  20708   4505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4631p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20582
-------------------------------------   ----- 
End-of-path arrival time (ps)           20582
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4631  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell93     2243   4823   4631  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell93     3350   8173   4631  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell8   2699  10872   4631  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell8   9710  20582   4631  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell9      0  20582   4631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
**************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 17161p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9632
-------------------------------------   ---- 
End-of-path arrival time (ps)           9632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)_SYNC/out               synccell      1480   1480  17161  RISE       1
\I2C:bI2C_UDB:status_1\/main_8  macrocell35   8152   9632  17161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. IMU_IntClock:R)
***************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:rx_state_2\/main_9
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 19820p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6973
-------------------------------------   ---- 
End-of-path arrival time (ps)           6973
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out               synccell      1480   1480  19820  RISE       1
\IMU:BUART:rx_state_2\/main_9  macrocell51   5493   6973  19820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4505p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20708
-------------------------------------   ----- 
End-of-path arrival time (ps)           20708
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell65     2301   4881   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell65     3350   8231   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   2766  10998   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell6   9710  20708   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell7      0  20708   4505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4631p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20582
-------------------------------------   ----- 
End-of-path arrival time (ps)           20582
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4631  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell93     2243   4823   4631  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell93     3350   8173   4631  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell8   2699  10872   4631  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell8   9710  20582   4631  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell9      0  20582   4631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 7767p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell65     2301   4881   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell65     3350   8231   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1          datapathcell7   2785  11016   7767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 7785p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10998
-------------------------------------   ----- 
End-of-path arrival time (ps)           10998
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell65     2301   4881   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell65     3350   8231   4505  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   2766  10998   7785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 7897p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10886
-------------------------------------   ----- 
End-of-path arrival time (ps)           10886
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4631  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell93     2243   4823   4631  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell93     3350   8173   4631  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1          datapathcell9   2713  10886   7897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 7911p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10872
-------------------------------------   ----- 
End-of-path arrival time (ps)           10872
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4631  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell93     2243   4823   4631  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell93     3350   8173   4631  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell8   2699  10872   7911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 17161p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9632
-------------------------------------   ---- 
End-of-path arrival time (ps)           9632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)_SYNC/out               synccell      1480   1480  17161  RISE       1
\I2C:bI2C_UDB:status_1\/main_8  macrocell35   8152   9632  17161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Right_Encoder_Pins(0)_SYNC/out
Path End       : \Right_Encoder:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 19342p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7451
-------------------------------------   ---- 
End-of-path arrival time (ps)           7451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Right_Encoder_Pins(0)_SYNC/clock                            synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
Right_Encoder_Pins(0)_SYNC/out                    synccell       1480   1480  19342  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/main_0  macrocell111   5971   7451  19342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0          macrocell111        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:rx_state_2\/main_9
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 19820p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6973
-------------------------------------   ---- 
End-of-path arrival time (ps)           6973
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out               synccell      1480   1480  19820  RISE       1
\IMU:BUART:rx_state_2\/main_9  macrocell51   5493   6973  19820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:rx_last\/main_0
Capture Clock  : \IMU:BUART:rx_last\/clock_0
Path slack     : 19835p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6958
-------------------------------------   ---- 
End-of-path arrival time (ps)           6958
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out            synccell      1480   1480  19820  RISE       1
\IMU:BUART:rx_last\/main_0  macrocell48   5478   6958  19835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_last\/clock_0                                macrocell48         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:pollcount_0\/main_4
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 20900p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell      1480   1480  19820  RISE       1
\IMU:BUART:pollcount_0\/main_4  macrocell43   4413   5893  20900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:pollcount_1\/main_5
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 20900p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell      1480   1480  19820  RISE       1
\IMU:BUART:pollcount_1\/main_5  macrocell44   4413   5893  20900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Left_Encoder_Pins(0)_SYNC/out
Path End       : \Left_Encoder:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 21000p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5793
-------------------------------------   ---- 
End-of-path arrival time (ps)           5793
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Left_Encoder_Pins(0)_SYNC/clock                             synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Left_Encoder_Pins(0)_SYNC/out                    synccell      1480   1480  21000  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/main_0  macrocell83   4313   5793  21000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0           macrocell83         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Servo:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Servo:PWMUDB:runmode_enable\/clock_0
Path slack     : 21016p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk             controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  21016  RISE       1
\Servo:PWMUDB:runmode_enable\/main_0                macrocell124   3197   5777  21016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:runmode_enable\/clock_0                      macrocell124        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_4
Path End       : \I2C:bI2C_UDB:control_reg_4\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_4\/clock_0
Path slack     : 21328p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_4  controlcell1   2580   2580  21328  RISE       1
\I2C:bI2C_UDB:control_reg_4\/main_0        macrocell10    2885   5465  21328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_2
Path End       : \I2C:bI2C_UDB:control_reg_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_2\/clock_0
Path slack     : 21336p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5457
-------------------------------------   ---- 
End-of-path arrival time (ps)           5457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_2  controlcell1   2580   2580  21336  RISE       1
\I2C:bI2C_UDB:control_reg_2\/main_0        macrocell9     2877   5457  21336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_2\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Left_Encoder_Pins(1)_SYNC/out
Path End       : \Left_Encoder:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 21729p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Left_Encoder_Pins(1)_SYNC/clock                             synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Left_Encoder_Pins(1)_SYNC/out                    synccell      1480   1480  21729  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/main_0  macrocell87   3584   5064  21729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0           macrocell87         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 21858p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4935
-------------------------------------   ---- 
End-of-path arrival time (ps)           4935
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)_SYNC/out                 synccell      1480   1480  17161  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell33   3455   4935  21858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_5
Path End       : \I2C:bI2C_UDB:control_reg_5\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_5\/clock_0
Path slack     : 21905p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  21905  RISE       1
\I2C:bI2C_UDB:control_reg_5\/main_0        macrocell11    2308   4888  21905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_5\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_112/main_0
Capture Clock  : Net_112/clock_0
Path slack     : 21909p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4884
-------------------------------------   ---- 
End-of-path arrival time (ps)           4884
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk             controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  21016  RISE       1
Net_112/main_0                                      macrocell1     2304   4884  21909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_112/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_113/main_0
Capture Clock  : Net_113/clock_0
Path slack     : 21909p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4884
-------------------------------------   ---- 
End-of-path arrival time (ps)           4884
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk             controlcell4        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  21016  RISE       1
Net_113/main_0                                      macrocell2     2304   4884  21909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_113/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_6
Path End       : \I2C:bI2C_UDB:control_reg_6\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_6\/clock_0
Path slack     : 21910p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_6  controlcell1   2580   2580  21910  RISE       1
\I2C:bI2C_UDB:control_reg_6\/main_0        macrocell12    2303   4883  21910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_6\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_1
Path End       : \I2C:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_reset\/clock_0
Path slack     : 21911p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_1  controlcell1   2580   2580  21911  RISE       1
\I2C:bI2C_UDB:m_reset\/main_0              macrocell19    2302   4882  21911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_7
Path End       : \I2C:bI2C_UDB:control_reg_7\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_7\/clock_0
Path slack     : 21912p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_7  controlcell1   2580   2580  21912  RISE       1
\I2C:bI2C_UDB:control_reg_7\/main_0        macrocell13    2301   4881  21912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_7\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Right_Encoder_Pins(1)_SYNC/out
Path End       : \Right_Encoder:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 22493p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           4300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Right_Encoder_Pins(1)_SYNC/clock                            synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
Right_Encoder_Pins(1)_SYNC/out                    synccell       1480   1480  22493  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/main_0  macrocell115   2820   4300  22493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0          macrocell115        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 22988p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)_SYNC/out                 synccell      1480   1480  22988  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_1  macrocell5    2325   3805  22988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell5          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 22988p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)_SYNC/out                 synccell      1480   1480  22988  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell30   2325   3805  22988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 124685p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15310
-------------------------------------   ----- 
End-of-path arrival time (ps)           15310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell69     4058   9338  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell69     3350  12688  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell7   2622  15310  124685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 124687p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15308
-------------------------------------   ----- 
End-of-path arrival time (ps)           15308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell69     4058   9338  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell69     3350  12688  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2620  15308  124687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 124904p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15091
-------------------------------------   ----- 
End-of-path arrival time (ps)           15091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8   2320   2320  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0   2320  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2960   5280  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell97     3749   9029  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell97     3350  12379  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell9   2712  15091  124904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 124913p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15083
-------------------------------------   ----- 
End-of-path arrival time (ps)           15083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8   2320   2320  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0   2320  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2960   5280  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell97     3749   9029  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell97     3350  12379  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2704  15083  124913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:Net_1203\/main_5
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 130678p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17327
-------------------------------------   ----- 
End-of-path arrival time (ps)           17327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell86   1250   1250  130678  RISE       1
\Left_Encoder:Net_1203_split\/main_2   macrocell75   9801  11051  130678  RISE       1
\Left_Encoder:Net_1203_split\/q        macrocell75   3350  14401  130678  RISE       1
\Left_Encoder:Net_1203\/main_5         macrocell74   2926  17327  130678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:Net_1251\/main_7
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 130914p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17091
-------------------------------------   ----- 
End-of-path arrival time (ps)           17091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell86   1250   1250  130678  RISE       1
\Left_Encoder:Net_1251_split\/main_2   macrocell78  10198  11448  130914  RISE       1
\Left_Encoder:Net_1251_split\/q        macrocell78   3350  14798  130914  RISE       1
\Left_Encoder:Net_1251\/main_7         macrocell77   2293  17091  130914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:Net_1251\/main_7
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 132663p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15342
-------------------------------------   ----- 
End-of-path arrival time (ps)           15342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell118   1250   1250  132663  RISE       1
\Right_Encoder:Net_1251_split\/main_3   macrocell106   8458   9708  132663  RISE       1
\Right_Encoder:Net_1251_split\/q        macrocell106   3350  13058  132663  RISE       1
\Right_Encoder:Net_1251\/main_7         macrocell105   2284  15342  132663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 132702p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17243
-------------------------------------   ----- 
End-of-path arrival time (ps)           17243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell8   2320   2320  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell9      0   2320  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell9   2960   5280  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_3\/main_0                  macrocell100    5004  10284  132702  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_3\/q                       macrocell100    3350  13634  132702  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3  statusicell6    3609  17243  132702  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 132740p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17205
-------------------------------------   ----- 
End-of-path arrival time (ps)           17205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell6   2320   2320  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell7      0   2320  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell7   2960   5280  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_3\/main_0                  macrocell72     5635  10915  132740  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_3\/q                       macrocell72     3350  14265  132740  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3  statusicell4    2940  17205  132740  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:Net_1203\/main_5
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 133108p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14897
-------------------------------------   ----- 
End-of-path arrival time (ps)           14897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell118   1250   1250  132663  RISE       1
\Right_Encoder:Net_1203_split\/main_3   macrocell103   8006   9256  133108  RISE       1
\Right_Encoder:Net_1203_split\/q        macrocell103   3350  12606  133108  RISE       1
\Right_Encoder:Net_1203\/main_5         macrocell102   2291  14897  133108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 133256p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6740
-------------------------------------   ---- 
End-of-path arrival time (ps)           6740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                                    macrocell77     1250   1250  130528  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell7   5490   6740  133256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 133368p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16577
-------------------------------------   ----- 
End-of-path arrival time (ps)           16577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1            datapathcell6   3510   3510  133368  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i           datapathcell7      0   3510  133368  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb       datapathcell7   2950   6460  133368  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_0\/main_0                  macrocell70     2599   9059  133368  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_0\/q                       macrocell70     3350  12409  133368  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell4    4168  16577  133368  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 133674p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                                    macrocell105    1250   1250  130935  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell9   5071   6321  133674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 133808p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6187
-------------------------------------   ---- 
End-of-path arrival time (ps)           6187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                                    macrocell77     1250   1250  130528  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell6   4937   6187  133808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 134215p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5780
-------------------------------------   ---- 
End-of-path arrival time (ps)           5780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                                    macrocell105    1250   1250  130935  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell8   4530   5780  134215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 135319p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14626
-------------------------------------   ----- 
End-of-path arrival time (ps)           14626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1            datapathcell8   3510   3510  135319  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i           datapathcell9      0   3510  135319  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb       datapathcell9   2950   6460  135319  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_0\/main_0                  macrocell98     2553   9013  135319  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_0\/q                       macrocell98     3350  12363  135319  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell6    2263  14626  135319  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 135973p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13972
-------------------------------------   ----- 
End-of-path arrival time (ps)           13972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0            datapathcell6   2730   2730  122435  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i           datapathcell7      0   2730  122435  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb        datapathcell7   2960   5690  122435  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_2\/main_0                  macrocell71     2614   8304  135973  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_2\/q                       macrocell71     3350  11654  135973  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell4    2318  13972  135973  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:Net_1251\/main_2
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 136001p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12004
-------------------------------------   ----- 
End-of-path arrival time (ps)           12004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell86   1250   1250  130678  RISE       1
\Left_Encoder:Net_1251\/main_2         macrocell77  10754  12004  136001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 136001p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12004
-------------------------------------   ----- 
End-of-path arrival time (ps)           12004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell86   1250   1250  130678  RISE       1
\Left_Encoder:bQuadDec:error\/main_1   macrocell82  10754  12004  136001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 136096p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13849
-------------------------------------   ----- 
End-of-path arrival time (ps)           13849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0            datapathcell8   2730   2730  122421  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i           datapathcell9      0   2730  122421  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb        datapathcell9   2960   5690  122421  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_2\/main_0                  macrocell99     2551   8241  136096  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_2\/q                       macrocell99     3350  11591  136096  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell6    2258  13849  136096  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:Net_1251\/main_3
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 137735p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10270
-------------------------------------   ----- 
End-of-path arrival time (ps)           10270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell118   1250   1250  132663  RISE       1
\Right_Encoder:Net_1251\/main_3         macrocell105   9020  10270  137735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 137735p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10270
-------------------------------------   ----- 
End-of-path arrival time (ps)           10270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell118   1250   1250  132663  RISE       1
\Right_Encoder:bQuadDec:error\/main_2   macrocell110   9020  10270  137735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 138485p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11460
-------------------------------------   ----- 
End-of-path arrival time (ps)           11460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell6   2320   2320  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell7      0   2320  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell7   2960   5280  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell4    6180  11460  138485  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 138588p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9417
-------------------------------------   ---- 
End-of-path arrival time (ps)           9417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q   macrocell86   1250   1250  130678  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_1  macrocell92   8167   9417  138588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:Net_1203\/main_0
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 138592p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9414
-------------------------------------   ---- 
End-of-path arrival time (ps)           9414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell86   1250   1250  130678  RISE       1
\Left_Encoder:Net_1203\/main_0         macrocell74   8164   9414  138592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 138592p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9414
-------------------------------------   ---- 
End-of-path arrival time (ps)           9414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q   macrocell86   1250   1250  130678  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_1  macrocell91   8164   9414  138592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:Net_1203\/main_1
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 138624p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9382
-------------------------------------   ---- 
End-of-path arrival time (ps)           9382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell90   1250   1250  133003  RISE       1
\Left_Encoder:Net_1203\/main_1         macrocell74   8132   9382  138624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 138624p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9382
-------------------------------------   ---- 
End-of-path arrival time (ps)           9382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q   macrocell90   1250   1250  133003  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_2  macrocell91   8132   9382  138624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 138633p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9373
-------------------------------------   ---- 
End-of-path arrival time (ps)           9373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q   macrocell90   1250   1250  133003  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_2  macrocell92   8123   9373  138633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 138665p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9341
-------------------------------------   ---- 
End-of-path arrival time (ps)           9341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6   2320   2320  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0   2320  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2960   5280  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell73     4061   9341  138665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0    macrocell73         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Net_1210\/main_1
Capture Clock  : \Left_Encoder:Net_1210\/clock_0
Path slack     : 138667p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9338
-------------------------------------   ---- 
End-of-path arrival time (ps)           9338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6   2320   2320  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0   2320  121407  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2960   5280  121407  RISE       1
\Left_Encoder:Net_1210\/main_1                             macrocell76     4058   9338  138667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1210\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:Net_1203\/main_1
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 138700p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9306
-------------------------------------   ---- 
End-of-path arrival time (ps)           9306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell118   1250   1250  132663  RISE       1
\Right_Encoder:Net_1203\/main_1         macrocell102   8056   9306  138700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 138700p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9306
-------------------------------------   ---- 
End-of-path arrival time (ps)           9306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q   macrocell118   1250   1250  132663  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_2  macrocell119   8056   9306  138700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 138704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11241
-------------------------------------   ----- 
End-of-path arrival time (ps)           11241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                macrocell105   1250   1250  130935  RISE       1
\Right_Encoder:Net_530\/main_1            macrocell108   3729   4979  138704  RISE       1
\Right_Encoder:Net_530\/q                 macrocell108   3350   8329  138704  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_0  statusicell7   2912  11241  138704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 138725p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11220
-------------------------------------   ----- 
End-of-path arrival time (ps)           11220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                macrocell105   1250   1250  130935  RISE       1
\Right_Encoder:Net_611\/main_1            macrocell109   3729   4979  138725  RISE       1
\Right_Encoder:Net_611\/q                 macrocell109   3350   8329  138725  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_1  statusicell7   2891  11220  138725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Left_Encoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 138932p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9073
-------------------------------------   ---- 
End-of-path arrival time (ps)           9073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell6   3510   3510  133368  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell7      0   3510  133368  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell7   2950   6460  133368  RISE       1
\Left_Encoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell68     2613   9073  138932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell68         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Net_1210\/main_1
Capture Clock  : \Right_Encoder:Net_1210\/clock_0
Path slack     : 138977p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8   2320   2320  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0   2320  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2960   5280  121633  RISE       1
\Right_Encoder:Net_1210\/main_1                             macrocell104    3749   9029  138977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1210\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Right_Encoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 138978p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9028
-------------------------------------   ---- 
End-of-path arrival time (ps)           9028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   3510   3510  135319  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   3510  135319  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2950   6460  135319  RISE       1
\Right_Encoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell96     2568   9028  138978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell96         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:Net_1251\/main_3
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 139276p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8729
-------------------------------------   ---- 
End-of-path arrival time (ps)           8729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell90   1250   1250  133003  RISE       1
\Left_Encoder:Net_1251\/main_3         macrocell77   7479   8729  139276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 139276p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8729
-------------------------------------   ---- 
End-of-path arrival time (ps)           8729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell90   1250   1250  133003  RISE       1
\Left_Encoder:bQuadDec:error\/main_2   macrocell82   7479   8729  139276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 139346p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8659
-------------------------------------   ---- 
End-of-path arrival time (ps)           8659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8   2320   2320  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0   2320  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2960   5280  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell101    3379   8659  139346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0   macrocell101        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 139695p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6   2730   2730  122435  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0   2730  122435  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2960   5690  122435  RISE       1
\Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell67     2620   8310  139695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0     macrocell67         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_Encoder:Net_1210\/main_0
Capture Clock  : \Left_Encoder:Net_1210\/clock_0
Path slack     : 139695p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6   2730   2730  122435  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0   2730  122435  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2960   5690  122435  RISE       1
\Left_Encoder:Net_1210\/main_0                             macrocell76     2620   8310  139695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1210\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:Net_1260\/main_0
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 139704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8301
-------------------------------------   ---- 
End-of-path arrival time (ps)           8301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q       macrocell107   1250   1250  122449  RISE       1
\Right_Encoder:Net_1260\/main_0  macrocell107   7051   8301  139704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 139704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8301
-------------------------------------   ---- 
End-of-path arrival time (ps)           8301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q               macrocell107   1250   1250  122449  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_0  macrocell119   7051   8301  139704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 139765p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8240
-------------------------------------   ---- 
End-of-path arrival time (ps)           8240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8   2730   2730  122421  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0   2730  122421  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2960   5690  122421  RISE       1
\Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell95     2550   8240  139765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0    macrocell95         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_Encoder:Net_1210\/main_0
Capture Clock  : \Right_Encoder:Net_1210\/clock_0
Path slack     : 139765p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8240
-------------------------------------   ---- 
End-of-path arrival time (ps)           8240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8   2730   2730  122421  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0   2730  122421  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2960   5690  122421  RISE       1
\Right_Encoder:Net_1210\/main_0                             macrocell104    2550   8240  139765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1210\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 139793p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8212
-------------------------------------   ---- 
End-of-path arrival time (ps)           8212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q               macrocell107   1250   1250  122449  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_0  macrocell120   6962   8212  139793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 140030p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7976
-------------------------------------   ---- 
End-of-path arrival time (ps)           7976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q         macrocell82   1250   1250  135975  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_3  macrocell92   6726   7976  140030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 140063p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9882
-------------------------------------   ---- 
End-of-path arrival time (ps)           9882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                macrocell77    1250   1250  130528  RISE       1
\Left_Encoder:Net_611\/main_1            macrocell81    2957   4207  140063  RISE       1
\Left_Encoder:Net_611\/q                 macrocell81    3350   7557  140063  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_1  statusicell5   2325   9882  140063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 140083p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9862
-------------------------------------   ---- 
End-of-path arrival time (ps)           9862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                macrocell77    1250   1250  130528  RISE       1
\Left_Encoder:Net_530\/main_1            macrocell80    2957   4207  140083  RISE       1
\Left_Encoder:Net_530\/q                 macrocell80    3350   7557  140083  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_0  statusicell5   2305   9862  140083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 140380p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9565
-------------------------------------   ---- 
End-of-path arrival time (ps)           9565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell8   2320   2320  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell9      0   2320  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell9   2960   5280  121633  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell6    4285   9565  140380  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 140412p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7593
-------------------------------------   ---- 
End-of-path arrival time (ps)           7593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q   macrocell118   1250   1250  132663  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_2  macrocell120   6343   7593  140412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 140548p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0           macrocell83         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_0\/q       macrocell83   1250   1250  140548  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell84   6207   7457  140548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0           macrocell84         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 140548p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0           macrocell83         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_0\/q  macrocell83   1250   1250  140548  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_0  macrocell86   6207   7457  140548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:Net_1203\/main_2
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 140585p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q  macrocell82   1250   1250  135975  RISE       1
\Left_Encoder:Net_1203\/main_2   macrocell74   6171   7421  140585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:Net_1260\/main_1
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 140585p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q  macrocell82   1250   1250  135975  RISE       1
\Left_Encoder:Net_1260\/main_1   macrocell79   6171   7421  140585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 140585p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q         macrocell82   1250   1250  135975  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_3  macrocell91   6171   7421  140585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 140660p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7345
-------------------------------------   ---- 
End-of-path arrival time (ps)           7345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q       macrocell86   1250   1250  130678  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_3  macrocell86   6095   7345  140660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:Net_1251\/main_1
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 140859p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7146
-------------------------------------   ---- 
End-of-path arrival time (ps)           7146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q       macrocell79   1250   1250  126692  RISE       1
\Left_Encoder:Net_1251\/main_1  macrocell77   5896   7146  140859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 140859p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7146
-------------------------------------   ---- 
End-of-path arrival time (ps)           7146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q             macrocell79   1250   1250  126692  RISE       1
\Left_Encoder:bQuadDec:error\/main_0  macrocell82   5896   7146  140859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:Net_1251\/main_5
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 140941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7064
-------------------------------------   ---- 
End-of-path arrival time (ps)           7064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q  macrocell92   1250   1250  135639  RISE       1
\Left_Encoder:Net_1251\/main_5     macrocell77   5814   7064  140941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_4
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 140941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7064
-------------------------------------   ---- 
End-of-path arrival time (ps)           7064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q     macrocell92   1250   1250  135639  RISE       1
\Left_Encoder:bQuadDec:error\/main_4  macrocell82   5814   7064  140941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 141116p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8829
-------------------------------------   ---- 
End-of-path arrival time (ps)           8829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q                macrocell107   1250   1250  122449  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_2  statusicell7   7579   8829  141116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_5
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 141175p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q       macrocell119   1250   1250  136841  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_5  macrocell120   5580   6830  141175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 141318p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q         macrocell110   1250   1250  135547  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_3  macrocell120   5438   6688  141318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:Net_1251\/main_4
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 141329p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q  macrocell82   1250   1250  135975  RISE       1
\Left_Encoder:Net_1251\/main_4   macrocell77   5426   6676  141329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 141329p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q       macrocell82   1250   1250  135975  RISE       1
\Left_Encoder:bQuadDec:error\/main_3  macrocell82   5426   6676  141329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:Net_1203\/main_0
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 141485p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6520
-------------------------------------   ---- 
End-of-path arrival time (ps)           6520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q  macrocell114   1250   1250  136402  RISE       1
\Right_Encoder:Net_1203\/main_0         macrocell102   5270   6520  141485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 141485p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6520
-------------------------------------   ---- 
End-of-path arrival time (ps)           6520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q   macrocell114   1250   1250  136402  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_1  macrocell119   5270   6520  141485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:Net_1251\/main_6
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 141521p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q  macrocell91   1250   1250  135791  RISE       1
\Left_Encoder:Net_1251\/main_6     macrocell77   5234   6484  141521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_5
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 141521p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q     macrocell91   1250   1250  135791  RISE       1
\Left_Encoder:bQuadDec:error\/main_5  macrocell82   5234   6484  141521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 141666p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8279
-------------------------------------   ---- 
End-of-path arrival time (ps)           8279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q          macrocell110   1250   1250  135547  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_3  statusicell7   7029   8279  141666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:Net_1251\/main_5
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 141845p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q  macrocell120   1250   1250  136749  RISE       1
\Right_Encoder:Net_1251\/main_5     macrocell105   4910   6160  141845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_4
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 141845p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q     macrocell120   1250   1250  136749  RISE       1
\Right_Encoder:bQuadDec:error\/main_4  macrocell110   4910   6160  141845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 141851p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8094
-------------------------------------   ---- 
End-of-path arrival time (ps)           8094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q          macrocell82    1250   1250  135975  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_3  statusicell5   6844   8094  141851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:Net_1203\/main_2
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 142020p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5985
-------------------------------------   ---- 
End-of-path arrival time (ps)           5985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q  macrocell110   1250   1250  135547  RISE       1
\Right_Encoder:Net_1203\/main_2   macrocell102   4735   5985  142020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:Net_1260\/main_1
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 142020p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5985
-------------------------------------   ---- 
End-of-path arrival time (ps)           5985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q  macrocell110   1250   1250  135547  RISE       1
\Right_Encoder:Net_1260\/main_1   macrocell107   4735   5985  142020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 142020p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5985
-------------------------------------   ---- 
End-of-path arrival time (ps)           5985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q         macrocell110   1250   1250  135547  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_3  macrocell119   4735   5985  142020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1203\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 142169p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell102        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1203\/q                              macrocell102   1250   1250  125361  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell94    4586   5836  142169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell94         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:Net_1251\/main_4
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 142198p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q  macrocell110   1250   1250  135547  RISE       1
\Right_Encoder:Net_1251\/main_4   macrocell105   4557   5807  142198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 142198p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q       macrocell110   1250   1250  135547  RISE       1
\Right_Encoder:bQuadDec:error\/main_3  macrocell110   4557   5807  142198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:Net_1251\/main_1
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 142206p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q       macrocell107   1250   1250  122449  RISE       1
\Right_Encoder:Net_1251\/main_1  macrocell105   4549   5799  142206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 142206p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q             macrocell107   1250   1250  122449  RISE       1
\Right_Encoder:bQuadDec:error\/main_0  macrocell110   4549   5799  142206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:Net_1251\/main_2
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 142496p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q  macrocell114   1250   1250  136402  RISE       1
\Right_Encoder:Net_1251\/main_2         macrocell105   4259   5509  142496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 142496p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q  macrocell114   1250   1250  136402  RISE       1
\Right_Encoder:bQuadDec:error\/main_1   macrocell110   4259   5509  142496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_4
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 142530p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q       macrocell92   1250   1250  135639  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_4  macrocell92   4225   5475  142530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:Net_1251\/main_6
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 142756p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q  macrocell119   1250   1250  136841  RISE       1
\Right_Encoder:Net_1251\/main_6     macrocell105   3999   5249  142756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_5
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 142756p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q     macrocell119   1250   1250  136841  RISE       1
\Right_Encoder:bQuadDec:error\/main_5  macrocell110   3999   5249  142756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:Net_1203\/main_3
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 142780p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q  macrocell120   1250   1250  136749  RISE       1
\Right_Encoder:Net_1203\/main_3     macrocell102   3975   5225  142780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:Net_1260\/main_2
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 142780p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q  macrocell120   1250   1250  136749  RISE       1
\Right_Encoder:Net_1260\/main_2     macrocell107   3975   5225  142780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_4
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 142780p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q       macrocell120   1250   1250  136749  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_4  macrocell119   3975   5225  142780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 142813p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7132
-------------------------------------   ---- 
End-of-path arrival time (ps)           7132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q                macrocell79    1250   1250  126692  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_2  statusicell5   5882   7132  142813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 142960p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q       macrocell90   1250   1250  133003  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_3  macrocell90   3795   5045  142960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:Net_1203\/main_3
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 143087p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q  macrocell92   1250   1250  135639  RISE       1
\Left_Encoder:Net_1203\/main_3     macrocell74   3668   4918  143087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:Net_1260\/main_2
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 143087p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q  macrocell92   1250   1250  135639  RISE       1
\Left_Encoder:Net_1260\/main_2     macrocell79   3668   4918  143087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_4
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143087p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q       macrocell92   1250   1250  135639  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_4  macrocell91   3668   4918  143087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 143303p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q       macrocell118   1250   1250  132663  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_3  macrocell118   3452   4702  143303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:Net_1203\/main_4
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 143350p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q  macrocell119   1250   1250  136841  RISE       1
\Right_Encoder:Net_1203\/main_4     macrocell102   3405   4655  143350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:Net_1260\/main_3
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 143350p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q  macrocell119   1250   1250  136841  RISE       1
\Right_Encoder:Net_1260\/main_3     macrocell107   3405   4655  143350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_5
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143350p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q       macrocell119   1250   1250  136841  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_5  macrocell119   3405   4655  143350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell119        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:Net_1251\/main_0
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 143672p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q       macrocell77   1250   1250  130528  RISE       1
\Left_Encoder:Net_1251\/main_0  macrocell77   3083   4333  143672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:Net_1203\/main_4
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 143842p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q  macrocell91   1250   1250  135791  RISE       1
\Left_Encoder:Net_1203\/main_4     macrocell74   2913   4163  143842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:Net_1260\/main_3
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 143842p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q  macrocell91   1250   1250  135791  RISE       1
\Left_Encoder:Net_1260\/main_3     macrocell79   2913   4163  143842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_5
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143842p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q       macrocell91   1250   1250  135791  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_5  macrocell91   2913   4163  143842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_5
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 143844p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q       macrocell91   1250   1250  135791  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_5  macrocell92   2911   4161  143844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 143887p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4118
-------------------------------------   ---- 
End-of-path arrival time (ps)           4118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0          macrocell115        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_0\/q       macrocell115   1250   1250  143887  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell116   2868   4118  143887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0          macrocell116        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 143887p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4118
-------------------------------------   ---- 
End-of-path arrival time (ps)           4118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0          macrocell115        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_0\/q  macrocell115   1250   1250  143887  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_0  macrocell118   2868   4118  143887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 143952p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q               macrocell79   1250   1250  126692  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_0  macrocell92   2804   4054  143952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell92         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:Net_1251\/main_0
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 143969p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q       macrocell105   1250   1250  130935  RISE       1
\Right_Encoder:Net_1251\/main_0  macrocell105   2786   4036  143969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell105        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:Net_1260\/main_0
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 143970p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q       macrocell79   1250   1250  126692  RISE       1
\Left_Encoder:Net_1260\/main_0  macrocell79   2785   4035  143970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143970p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q               macrocell79   1250   1250  126692  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_0  macrocell91   2785   4035  143970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell91         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1203\/q
Path End       : \Left_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 144164p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1203\/q                              macrocell74   1250   1250  126756  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell66   2591   3841  144164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0     macrocell66         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 144209p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q   macrocell114   1250   1250  136402  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_1  macrocell120   2546   3796  144209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144211p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q       macrocell114   1250   1250  136402  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_3  macrocell114   2544   3794  144211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 144449p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0           macrocell84         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_1\/q       macrocell84   1250   1250  144449  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell85   2307   3557  144449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_2\/clock_0           macrocell85         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144449p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0           macrocell84         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_1\/q  macrocell84   1250   1250  144449  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_1  macrocell86   2307   3557  144449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 144449p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0           macrocell88         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_1\/q       macrocell88   1250   1250  144449  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell89   2307   3557  144449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_2\/clock_0           macrocell89         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144449p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0           macrocell88         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_1\/q  macrocell88   1250   1250  144449  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_1  macrocell90   2307   3557  144449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144452p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_2\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_2\/q  macrocell85   1250   1250  144452  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_2  macrocell86   2303   3553  144452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell86         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144455p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_2\/clock_0           macrocell89         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_2\/q  macrocell89   1250   1250  144455  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_2  macrocell90   2300   3550  144455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 144460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0           macrocell87         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_0\/q       macrocell87   1250   1250  144460  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell88   2296   3546  144460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0           macrocell88         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0           macrocell87         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_0\/q  macrocell87   1250   1250  144460  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_0  macrocell90   2296   3546  144460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell90         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 144501p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0          macrocell111        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_0\/q       macrocell111   1250   1250  144501  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell112   2254   3504  144501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0          macrocell112        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144501p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0          macrocell111        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_0\/q  macrocell111   1250   1250  144501  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_0  macrocell114   2254   3504  144501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144506p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_2\/clock_0          macrocell117        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_2\/q  macrocell117   1250   1250  144506  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_2  macrocell118   2250   3500  144506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144514p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_2\/clock_0          macrocell113        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_2\/q  macrocell113   1250   1250  144514  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_2  macrocell114   2241   3491  144514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 144515p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0          macrocell112        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_1\/q       macrocell112   1250   1250  144515  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell113   2240   3490  144515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_2\/clock_0          macrocell113        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144515p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0          macrocell112        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_1\/q  macrocell112   1250   1250  144515  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_1  macrocell114   2240   3490  144515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell114        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 144518p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0          macrocell116        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_1\/q       macrocell116   1250   1250  144518  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell117   2237   3487  144518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_2\/clock_0          macrocell117        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144518p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0          macrocell116        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_1\/q  macrocell116   1250   1250  144518  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_1  macrocell118   2237   3487  144518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell118        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_4
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 144521p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q       macrocell120   1250   1250  136749  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_4  macrocell120   2234   3484  144521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell120        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 459864p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -5090
------------------------------------------------   ------ 
End-of-path required time (ps)                     479758

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19894
-------------------------------------   ----- 
End-of-path arrival time (ps)           19894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   4904  10184  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  19894  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  19894  459864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell11      0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 463144p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10184
-------------------------------------   ----- 
End-of-path arrival time (ps)           10184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   4904  10184  463144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 464122p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9206
-------------------------------------   ---- 
End-of-path arrival time (ps)           9206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell11   3926   9206  464122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell11      0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:runmode_enable\/q
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 466957p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6371
-------------------------------------   ---- 
End-of-path arrival time (ps)           6371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:runmode_enable\/clock_0                      macrocell124        0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:runmode_enable\/q         macrocell124     1250   1250  464246  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell11   5121   6371  466957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell11      0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:runmode_enable\/q
Path End       : \Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 467526p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5802
-------------------------------------   ---- 
End-of-path arrival time (ps)           5802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:runmode_enable\/clock_0                      macrocell124        0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:runmode_enable\/q         macrocell124     1250   1250  464246  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell10   4552   5802  467526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_113/main_1
Capture Clock  : Net_113/clock_0
Path slack     : 469975p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11363
-------------------------------------   ----- 
End-of-path arrival time (ps)           11363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell10   4900   4900  469975  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell11      0   4900  469975  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell11   3070   7970  469975  RISE       1
Net_113/main_1                         macrocell2       3393  11363  469975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_113/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Servo:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Servo:PWMUDB:prevCompare2\/clock_0
Path slack     : 469975p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11363
-------------------------------------   ----- 
End-of-path arrival time (ps)           11363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell10   4900   4900  469975  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell11      0   4900  469975  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell11   3070   7970  469975  RISE       1
\Servo:PWMUDB:prevCompare2\/main_0     macrocell123     3393  11363  469975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:prevCompare2\/clock_0                        macrocell123        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:final_kill_reg\/q
Path End       : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 470587p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12691
-------------------------------------   ----- 
End-of-path arrival time (ps)           12691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:final_kill_reg\/clock_0                      macrocell121        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:final_kill_reg\/q                 macrocell121   1250   1250  470587  RISE       1
\Servo:PWMUDB:status_5\/main_0                  macrocell127   5169   6419  470587  RISE       1
\Servo:PWMUDB:status_5\/q                       macrocell127   3350   9769  470587  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell8   2922  12691  470587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock                statusicell8        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Servo:PWMUDB:status_1\/main_0
Capture Clock  : \Servo:PWMUDB:status_1\/clock_0
Path slack     : 470732p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10606
-------------------------------------   ----- 
End-of-path arrival time (ps)           10606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell10   4900   4900  469975  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell11      0   4900  469975  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell11   3070   7970  469975  RISE       1
\Servo:PWMUDB:status_1\/main_0         macrocell126     2636  10606  470732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_1\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_112/main_1
Capture Clock  : Net_112/clock_0
Path slack     : 471248p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10091
-------------------------------------   ----- 
End-of-path arrival time (ps)           10091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  471248  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  471248  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  471248  RISE       1
Net_112/main_1                         macrocell1       2911  10091  471248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_112/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Servo:PWMUDB:prevCompare1\/clock_0
Path slack     : 471248p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10091
-------------------------------------   ----- 
End-of-path arrival time (ps)           10091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  471248  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  471248  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  471248  RISE       1
\Servo:PWMUDB:prevCompare1\/main_0     macrocell122     2911  10091  471248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:prevCompare1\/clock_0                        macrocell122        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo:PWMUDB:status_0\/main_0
Capture Clock  : \Servo:PWMUDB:status_0\/clock_0
Path slack     : 471257p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10081
-------------------------------------   ----- 
End-of-path arrival time (ps)           10081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  471248  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  471248  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  471248  RISE       1
\Servo:PWMUDB:status_0\/main_0         macrocell125     2901  10081  471257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_0\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 471568p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11711
-------------------------------------   ----- 
End-of-path arrival time (ps)           11711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0                 datapathcell10   2320   2320  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i                datapathcell11      0   2320  459864  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb            datapathcell11   2960   5280  459864  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell8     6431  11711  471568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock                statusicell8        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:prevCompare1\/q
Path End       : \Servo:PWMUDB:status_0\/main_1
Capture Clock  : \Servo:PWMUDB:status_0\/clock_0
Path slack     : 473402p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7936
-------------------------------------   ---- 
End-of-path arrival time (ps)           7936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:prevCompare1\/clock_0                        macrocell122        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:prevCompare1\/q   macrocell122   1250   1250  473402  RISE       1
\Servo:PWMUDB:status_0\/main_1  macrocell125   6686   7936  473402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_0\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:status_0\/q
Path End       : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 476163p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7115
-------------------------------------   ---- 
End-of-path arrival time (ps)           7115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_0\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:status_0\/q                       macrocell125   1250   1250  476163  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell8   5865   7115  476163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock                statusicell8        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:prevCompare2\/q
Path End       : \Servo:PWMUDB:status_1\/main_1
Capture Clock  : \Servo:PWMUDB:status_1\/clock_0
Path slack     : 477158p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:prevCompare2\/clock_0                        macrocell123        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:prevCompare2\/q   macrocell123   1250   1250  477158  RISE       1
\Servo:PWMUDB:status_1\/main_1  macrocell126   2931   4181  477158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_1\/clock_0                            macrocell126        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:status_1\/q
Path End       : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 479708p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_1\/clock_0                            macrocell126        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:status_1\/q                       macrocell126   1250   1250  479708  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell8   2321   3571  479708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock                statusicell8        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 573601p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -5310
------------------------------------------------------   ------ 
End-of-path required time (ps)                           600751

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27149
-------------------------------------   ----- 
End-of-path arrival time (ps)           27149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q                 macrocell25     1250   1250  573601  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_2            macrocell8      9696  10946  573601  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q                 macrocell8      3350  14296  573601  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell15     3415  17711  573601  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell15     3350  21061  573601  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell1   6088  27149  573601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 575772p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599771

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23998
-------------------------------------   ----- 
End-of-path arrival time (ps)           23998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q               macrocell25     1250   1250  573601  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_2          macrocell8      9696  10946  573601  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell8      3350  14296  573601  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     3415  17711  575772  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  21061  575772  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   2937  23998  575772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 577522p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599771

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22248
-------------------------------------   ----- 
End-of-path arrival time (ps)           22248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  577522  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell17     6807  12087  577522  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q          macrocell17     3350  15437  577522  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_1         datapathcell2   6811  22248  577522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 580583p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21967
-------------------------------------   ----- 
End-of-path arrival time (ps)           21967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q            macrocell25   1250   1250  573601  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_2       macrocell8    9696  10946  573601  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q            macrocell8    3350  14296  573601  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell6    7671  21967  580583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:scl_x_wire\/main_8
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 581448p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21102
-------------------------------------   ----- 
End-of-path arrival time (ps)           21102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell25   1250   1250  573601  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_2  macrocell8    9696  10946  573601  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q       macrocell8    3350  14296  573601  RISE       1
\I2C:scl_x_wire\/main_8          macrocell40   6806  21102  581448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 582085p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -5310
------------------------------------------------------   ------ 
End-of-path required time (ps)                           600751

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18666
-------------------------------------   ----- 
End-of-path arrival time (ps)           18666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  577522  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/main_0      macrocell14     7727  13007  582085  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/q           macrocell14     3350  16357  582085  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0   datapathcell1   2309  18666  582085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 583498p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19052
-------------------------------------   ----- 
End-of-path arrival time (ps)           19052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q             macrocell26   1250   1250  577936  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/main_4  macrocell21  11529  12779  583498  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/q       macrocell21   3350  16129  583498  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_8        macrocell20   2923  19052  583498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 583704p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18847
-------------------------------------   ----- 
End-of-path arrival time (ps)           18847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  577522  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell17     6807  12087  577522  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q          macrocell17     3350  15437  577522  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_0          macrocell18     3409  18847  583704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 583704p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18847
-------------------------------------   ----- 
End-of-path arrival time (ps)           18847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  577522  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell17     6807  12087  577522  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q          macrocell17     3350  15437  577522  RISE       1
\I2C:bI2C_UDB:status_0\/main_1              macrocell34     3409  18847  583704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 583704p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18847
-------------------------------------   ----- 
End-of-path arrival time (ps)           18847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  577522  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell17     6807  12087  577522  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q          macrocell17     3350  15437  577522  RISE       1
\I2C:bI2C_UDB:status_3\/main_1              macrocell37     3409  18847  583704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 584231p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18319
-------------------------------------   ----- 
End-of-path arrival time (ps)           18319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q             macrocell22   1250   1250  573899  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/main_7  macrocell27  10793  12043  584231  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/q       macrocell27   3350  15393  584231  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_6        macrocell26   2926  18319  584231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 584303p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18247
-------------------------------------   ----- 
End-of-path arrival time (ps)           18247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q             macrocell22   1250   1250  573899  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/main_7  macrocell24  11350  12600  584303  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/q       macrocell24   3350  15950  584303  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_5        macrocell23   2297  18247  584303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C:bI2C_UDB:StsReg\/clock
Path slack     : 586438p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -1570
------------------------------------------------------   ------ 
End-of-path required time (ps)                           604491

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18053
-------------------------------------   ----- 
End-of-path arrival time (ps)           18053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q     macrocell30    1250   1250  577126  RISE       1
\I2C:bI2C_UDB:status_5\/main_0  macrocell39    7182   8432  586438  RISE       1
\I2C:bI2C_UDB:status_5\/q       macrocell39    3350  11782  586438  RISE       1
\I2C:bI2C_UDB:StsReg\/status_5  statusicell1   6271  18053  586438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:StsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 588439p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14112
-------------------------------------   ----- 
End-of-path arrival time (ps)           14112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  577522  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_0             macrocell20     8832  14112  588439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 588452p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14099
-------------------------------------   ----- 
End-of-path arrival time (ps)           14099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  577522  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_0             macrocell22     8819  14099  588452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 588671p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13880
-------------------------------------   ----- 
End-of-path arrival time (ps)           13880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  577936  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_1  macrocell20  12630  13880  588671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 588671p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13880
-------------------------------------   ----- 
End-of-path arrival time (ps)           13880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  577936  RISE       1
\I2C:bI2C_UDB:status_1\/main_1  macrocell35  12630  13880  588671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 588685p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13866
-------------------------------------   ----- 
End-of-path arrival time (ps)           13866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  577936  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_1  macrocell22  12616  13866  588685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 589542p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13008
-------------------------------------   ----- 
End-of-path arrival time (ps)           13008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell19   1250   1250  584261  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_5  macrocell4   11758  13008  589542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell4          0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 589542p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13008
-------------------------------------   ----- 
End-of-path arrival time (ps)           13008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell19   1250   1250  584261  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_3  macrocell23  11758  13008  589542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:scl_x_wire\/main_1
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 589786p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12765
-------------------------------------   ----- 
End-of-path arrival time (ps)           12765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell26   1250   1250  577936  RISE       1
\I2C:scl_x_wire\/main_1     macrocell40  11515  12765  589786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 590464p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12087
-------------------------------------   ----- 
End-of-path arrival time (ps)           12087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  577522  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_0             macrocell25     6807  12087  590464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 590537p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12014
-------------------------------------   ----- 
End-of-path arrival time (ps)           12014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell19   1250   1250  584261  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell7   10764  12014  590537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 590872p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11679
-------------------------------------   ----- 
End-of-path arrival time (ps)           11679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  577936  RISE       1
\I2C:bI2C_UDB:status_0\/main_2  macrocell34  10429  11679  590872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 590872p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11679
-------------------------------------   ----- 
End-of-path arrival time (ps)           11679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  577936  RISE       1
\I2C:bI2C_UDB:status_3\/main_2  macrocell37  10429  11679  590872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 590877p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11673
-------------------------------------   ----- 
End-of-path arrival time (ps)           11673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  577936  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_4  macrocell25  10423  11673  590877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:sda_x_wire\/main_4
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 591044p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11506
-------------------------------------   ----- 
End-of-path arrival time (ps)           11506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell25   1250   1250  573601  RISE       1
\I2C:sda_x_wire\/main_4     macrocell41  10256  11506  591044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 591140p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11411
-------------------------------------   ----- 
End-of-path arrival time (ps)           11411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell23   1250   1250  576817  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_3  macrocell20  10161  11411  591140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 591140p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11411
-------------------------------------   ----- 
End-of-path arrival time (ps)           11411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell23   1250   1250  576817  RISE       1
\I2C:bI2C_UDB:status_1\/main_3  macrocell35  10161  11411  591140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 591149p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           11402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell23   1250   1250  576817  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_3  macrocell22  10152  11402  591149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 591346p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11205
-------------------------------------   ----- 
End-of-path arrival time (ps)           11205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell22   1250   1250  573899  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_3  macrocell26   9955  11205  591346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:sda_x_wire\/main_6
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 591346p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11205
-------------------------------------   ----- 
End-of-path arrival time (ps)           11205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell22   1250   1250  573899  RISE       1
\I2C:sda_x_wire\/main_6     macrocell41   9955  11205  591346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 591604p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10946
-------------------------------------   ----- 
End-of-path arrival time (ps)           10946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell25   1250   1250  573601  RISE       1
\I2C:bI2C_UDB:status_2\/main_2  macrocell36   9696  10946  591604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 591902p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10648
-------------------------------------   ----- 
End-of-path arrival time (ps)           10648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell22   1250   1250  573899  RISE       1
\I2C:bI2C_UDB:status_2\/main_4  macrocell36   9398  10648  591902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 592186p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10364
-------------------------------------   ----- 
End-of-path arrival time (ps)           10364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell20   1250   1250  574183  RISE       1
\I2C:bI2C_UDB:status_2\/main_5  macrocell36   9114  10364  592186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:scl_x_wire\/main_3
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 592247p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10304
-------------------------------------   ----- 
End-of-path arrival time (ps)           10304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell23   1250   1250  576817  RISE       1
\I2C:scl_x_wire\/main_3     macrocell40   9054  10304  592247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 592267p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10284
-------------------------------------   ----- 
End-of-path arrival time (ps)           10284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell19   1250   1250  584261  RISE       1
\I2C:bI2C_UDB:status_2\/main_6  macrocell36   9034  10284  592267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 592276p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10274
-------------------------------------   ----- 
End-of-path arrival time (ps)           10274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell19   1250   1250  584261  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_5  macrocell26   9024  10274  592276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:sda_x_wire\/main_8
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 592276p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10274
-------------------------------------   ----- 
End-of-path arrival time (ps)           10274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell19   1250   1250  584261  RISE       1
\I2C:sda_x_wire\/main_8   macrocell41   9024  10274  592276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 592346p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10204
-------------------------------------   ----- 
End-of-path arrival time (ps)           10204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q       macrocell6    1250   1250  573860  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell7    8954  10204  592346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 592476p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10075
-------------------------------------   ----- 
End-of-path arrival time (ps)           10075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell20   1250   1250  574183  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_4  macrocell26   8825  10075  592476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:sda_x_wire\/main_7
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 592476p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10075
-------------------------------------   ----- 
End-of-path arrival time (ps)           10075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell20   1250   1250  574183  RISE       1
\I2C:sda_x_wire\/main_7     macrocell41   8825  10075  592476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 592539p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell20   1250   1250  574183  RISE       1
\I2C:bI2C_UDB:status_3\/main_6  macrocell37   8762  10012  592539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 592878p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell1   3850   3850  580483  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell6      5823   9673  592878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:sda_x_wire\/main_9
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 592924p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9627
-------------------------------------   ---- 
End-of-path arrival time (ps)           9627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q  macrocell18   1250   1250  587558  RISE       1
\I2C:sda_x_wire\/main_9        macrocell41   8377   9627  592924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 592943p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell22   1250   1250  573899  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_7  macrocell25   8358   9608  592943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 592962p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9588
-------------------------------------   ---- 
End-of-path arrival time (ps)           9588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell22   1250   1250  573899  RISE       1
\I2C:bI2C_UDB:status_0\/main_5  macrocell34   8338   9588  592962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 592962p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9588
-------------------------------------   ---- 
End-of-path arrival time (ps)           9588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell22   1250   1250  573899  RISE       1
\I2C:bI2C_UDB:status_3\/main_5  macrocell37   8338   9588  592962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 593104p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9446
-------------------------------------   ---- 
End-of-path arrival time (ps)           9446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell20   1250   1250  574183  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_8  macrocell25   8196   9446  593104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 593130p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9420
-------------------------------------   ---- 
End-of-path arrival time (ps)           9420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell23   1250   1250  576817  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_6  macrocell25   8170   9420  593130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 593139p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9411
-------------------------------------   ---- 
End-of-path arrival time (ps)           9411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  573860  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_4  macrocell23   8161   9411  593139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 593162p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9389
-------------------------------------   ---- 
End-of-path arrival time (ps)           9389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell23   1250   1250  576817  RISE       1
\I2C:bI2C_UDB:status_0\/main_4  macrocell34   8139   9389  593162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 593162p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9389
-------------------------------------   ---- 
End-of-path arrival time (ps)           9389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell23   1250   1250  576817  RISE       1
\I2C:bI2C_UDB:status_3\/main_4  macrocell37   8139   9389  593162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 593751p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8799
-------------------------------------   ---- 
End-of-path arrival time (ps)           8799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell25   1250   1250  573601  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_1  macrocell23   7549   8799  593751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 593820p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8731
-------------------------------------   ---- 
End-of-path arrival time (ps)           8731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  573860  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_7  macrocell20   7481   8731  593820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 593820p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8731
-------------------------------------   ---- 
End-of-path arrival time (ps)           8731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  573860  RISE       1
\I2C:bI2C_UDB:status_1\/main_7   macrocell35   7481   8731  593820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:scl_x_wire\/main_4
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 594021p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8530
-------------------------------------   ---- 
End-of-path arrival time (ps)           8530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell22   1250   1250  573899  RISE       1
\I2C:scl_x_wire\/main_4     macrocell40   7280   8530  594021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 594098p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8452
-------------------------------------   ---- 
End-of-path arrival time (ps)           8452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q            macrocell30   1250   1250  577126  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/main_0  macrocell29   7202   8452  594098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 594119p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8432
-------------------------------------   ---- 
End-of-path arrival time (ps)           8432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q         macrocell30   1250   1250  577126  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_0  macrocell4    7182   8432  594119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell4          0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 594267p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8283
-------------------------------------   ---- 
End-of-path arrival time (ps)           8283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell23   1250   1250  576817  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_2  macrocell26   7033   8283  594267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:sda_x_wire\/main_5
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 594267p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8283
-------------------------------------   ---- 
End-of-path arrival time (ps)           8283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell23   1250   1250  576817  RISE       1
\I2C:sda_x_wire\/main_5     macrocell41   7033   8283  594267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 594362p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell25   1250   1250  573601  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_2  macrocell20   6938   8188  594362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 594362p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell25   1250   1250  573601  RISE       1
\I2C:bI2C_UDB:status_1\/main_2  macrocell35   6938   8188  594362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 594378p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8173
-------------------------------------   ---- 
End-of-path arrival time (ps)           8173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell25   1250   1250  573601  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_2  macrocell22   6923   8173  594378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 594381p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8170
-------------------------------------   ---- 
End-of-path arrival time (ps)           8170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  573860  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_7  macrocell22   6920   8170  594381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 594387p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6770
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599291

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q         macrocell33     1250   1250  594387  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/route_si  datapathcell2   3653   4903  594387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:scl_x_wire\/main_5
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 594527p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8024
-------------------------------------   ---- 
End-of-path arrival time (ps)           8024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell20   1250   1250  574183  RISE       1
\I2C:scl_x_wire\/main_5     macrocell40   6774   8024  594527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_4\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 594616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_4\/q   macrocell10   1250   1250  588041  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_0  macrocell26   6685   7935  594616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_4\/q
Path End       : \I2C:sda_x_wire\/main_2
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 594616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_4\/q  macrocell10   1250   1250  588041  RISE       1
\I2C:sda_x_wire\/main_2         macrocell41   6685   7935  594616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 594658p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7893
-------------------------------------   ---- 
End-of-path arrival time (ps)           7893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell19   1250   1250  584261  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_6  macrocell20   6643   7893  594658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 594658p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7893
-------------------------------------   ---- 
End-of-path arrival time (ps)           7893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell19   1250   1250  584261  RISE       1
\I2C:bI2C_UDB:status_1\/main_6  macrocell35   6643   7893  594658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 594820p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7731
-------------------------------------   ---- 
End-of-path arrival time (ps)           7731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell23   1250   1250  576817  RISE       1
\I2C:bI2C_UDB:status_2\/main_3  macrocell36   6481   7731  594820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 594827p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7724
-------------------------------------   ---- 
End-of-path arrival time (ps)           7724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  577936  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_0  macrocell23   6474   7724  594827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_2\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 594917p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7634
-------------------------------------   ---- 
End-of-path arrival time (ps)           7634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_2\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_2\/q   macrocell9    1250   1250  587196  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_3  macrocell25   6384   7634  594917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C:sda_x_wire\/main_1
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 595058p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7492
-------------------------------------   ---- 
End-of-path arrival time (ps)           7492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/so_comb  datapathcell2   4550   4550  595058  RISE       1
\I2C:sda_x_wire\/main_1            macrocell41     2942   7492  595058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 595099p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7451
-------------------------------------   ---- 
End-of-path arrival time (ps)           7451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell22   1250   1250  573899  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_4  macrocell22   6201   7451  595099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 595119p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7432
-------------------------------------   ---- 
End-of-path arrival time (ps)           7432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell22   1250   1250  573899  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_4  macrocell20   6182   7432  595119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 595119p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7432
-------------------------------------   ---- 
End-of-path arrival time (ps)           7432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell22   1250   1250  573899  RISE       1
\I2C:bI2C_UDB:status_1\/main_4  macrocell35   6182   7432  595119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:scl_x_wire\/main_7
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 595262p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7289
-------------------------------------   ---- 
End-of-path arrival time (ps)           7289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  573860  RISE       1
\I2C:scl_x_wire\/main_7          macrocell40   6039   7289  595262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 595316p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7235
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell19   1250   1250  584261  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_9  macrocell25   5985   7235  595316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 595335p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7216
-------------------------------------   ---- 
End-of-path arrival time (ps)           7216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell19   1250   1250  584261  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell6    5966   7216  595335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 595335p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7216
-------------------------------------   ---- 
End-of-path arrival time (ps)           7216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell19   1250   1250  584261  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_1  macrocell18   5966   7216  595335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 595335p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7216
-------------------------------------   ---- 
End-of-path arrival time (ps)           7216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell19   1250   1250  584261  RISE       1
\I2C:bI2C_UDB:status_0\/main_6  macrocell34   5966   7216  595335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 595335p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7216
-------------------------------------   ---- 
End-of-path arrival time (ps)           7216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell19   1250   1250  584261  RISE       1
\I2C:bI2C_UDB:status_3\/main_7  macrocell37   5966   7216  595335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_6\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 595341p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_6\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_6\/q   macrocell12   1250   1250  586935  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_1  macrocell25   5959   7209  595341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 595383p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           7168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell20   1250   1250  574183  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_5  macrocell20   5918   7168  595383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 595383p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           7168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell20   1250   1250  574183  RISE       1
\I2C:bI2C_UDB:status_1\/main_5  macrocell35   5918   7168  595383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 595809p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6742
-------------------------------------   ---- 
End-of-path arrival time (ps)           6742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  577936  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_1  macrocell26   5492   6742  595809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:sda_x_wire\/main_3
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 595809p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6742
-------------------------------------   ---- 
End-of-path arrival time (ps)           6742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell26   1250   1250  577936  RISE       1
\I2C:sda_x_wire\/main_3     macrocell41   5492   6742  595809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:scl_x_wire\/main_2
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 596171p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6379
-------------------------------------   ---- 
End-of-path arrival time (ps)           6379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell25   1250   1250  573601  RISE       1
\I2C:scl_x_wire\/main_2     macrocell40   5129   6379  596171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 596258p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell19   1250   1250  584261  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_6  macrocell22   5043   6293  596258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 596357p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6193
-------------------------------------   ---- 
End-of-path arrival time (ps)           6193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell20   1250   1250  574183  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_5  macrocell22   4943   6193  596357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 596363p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6187
-------------------------------------   ---- 
End-of-path arrival time (ps)           6187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  577936  RISE       1
\I2C:bI2C_UDB:status_2\/main_1  macrocell36   4937   6187  596363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:scl_x_wire\/main_6
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 596396p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6154
-------------------------------------   ---- 
End-of-path arrival time (ps)           6154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell19   1250   1250  584261  RISE       1
\I2C:scl_x_wire\/main_6   macrocell40   4904   6154  596396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_5\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 596665p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_5\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_5\/q   macrocell11   1250   1250  587407  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_2  macrocell25   4636   5886  596665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_0\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 596868p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_0\/q       macrocell34   1250   1250  596868  RISE       1
\I2C:bI2C_UDB:status_0\/main_0  macrocell34   4433   5683  596868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 596892p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5658
-------------------------------------   ---- 
End-of-path arrival time (ps)           5658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q   macrocell6    1250   1250  573860  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_10  macrocell25   4408   5658  596892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 597066p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q            macrocell33   1250   1250  594387  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/main_0  macrocell32   4235   5485  597066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 597377p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q     macrocell18   1250   1250  587558  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_11  macrocell25   3924   5174  597377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 597403p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q       macrocell18   1250   1250  587558  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_2  macrocell18   3897   5147  597403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:scl_x_wire\/q
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 597487p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5064
-------------------------------------   ---- 
End-of-path arrival time (ps)           5064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:scl_x_wire\/q                macrocell40   1250   1250  576744  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_0  macrocell5    3814   5064  597487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell5          0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 597534p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_1\/q       macrocell35   1250   1250  597534  RISE       1
\I2C:bI2C_UDB:status_1\/main_0  macrocell35   3767   5017  597534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 597575p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell23   1250   1250  576817  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_2  macrocell23   3726   4976  597575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 597614p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell25   1250   1250  573601  RISE       1
\I2C:bI2C_UDB:status_0\/main_3  macrocell34   3687   4937  597614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 597614p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4937
-------------------------------------   ---- 
End-of-path arrival time (ps)           4937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell25   1250   1250  573601  RISE       1
\I2C:bI2C_UDB:status_3\/main_3  macrocell37   3687   4937  597614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 597614p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell25   1250   1250  573601  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_5  macrocell25   3686   4936  597614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:sda_x_wire\/q
Path End       : \I2C:sda_x_wire\/main_0
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 597817p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2C:sda_x_wire\/q       macrocell41   1250   1250  597817  RISE       1
\I2C:sda_x_wire\/main_0  macrocell41   3483   4733  597817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C:sda_x_wire\/main_10
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 598377p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc2_reg\/q  macrocell7    1250   1250  598377  RISE       1
\I2C:sda_x_wire\/main_10         macrocell41   2923   4173  598377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell41         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 598523p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q        macrocell32   1250   1250  590848  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell31   2778   4028  598523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 598529p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q    macrocell32   1250   1250  590848  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_3  macrocell4    2772   4022  598529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell4          0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 598663p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3887
-------------------------------------   ---- 
End-of-path arrival time (ps)           3887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q    macrocell29   1250   1250  579894  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_1  macrocell4    2637   3887  598663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell4          0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 598663p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3887
-------------------------------------   ---- 
End-of-path arrival time (ps)           3887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell29   1250   1250  579894  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell28   2637   3887  598663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 598665p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_2\/q       macrocell36   1250   1250  598665  RISE       1
\I2C:bI2C_UDB:status_2\/main_0  macrocell36   2636   3886  598665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 598678p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_3\/q       macrocell37   1250   1250  598678  RISE       1
\I2C:bI2C_UDB:status_3\/main_0  macrocell37   2623   3873  598678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 598988p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last2_reg\/q   macrocell31   1250   1250  591307  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_4  macrocell4    2313   3563  598988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell4          0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 598995p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last2_reg\/q   macrocell28   1250   1250  591314  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_2  macrocell4    2305   3555  598995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell4          0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 599014p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell4          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:bus_busy_reg\/q       macrocell4    1250   1250  599014  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_6  macrocell4    2286   3536  599014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell4          0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1032175p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22141
-------------------------------------   ----- 
End-of-path arrival time (ps)           22141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  1032175  RISE       1
\IMU:BUART:tx_bitclk_enable_pre\/main_0      macrocell58     6540  12220  1032175  RISE       1
\IMU:BUART:tx_bitclk_enable_pre\/q           macrocell58     3350  15570  1032175  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   6571  22141  1032175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1036242p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                              -11520
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1049086

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12844
-------------------------------------   ----- 
End-of-path arrival time (ps)           12844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell57         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q                       macrocell57     1250   1250  1036242  RISE       1
\IMU:BUART:counter_load_not\/main_3           macrocell42     5992   7242  1036242  RISE       1
\IMU:BUART:counter_load_not\/q                macrocell42     3350  10592  1036242  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2252  12844  1036242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \IMU:BUART:sRX:RxSts\/status_4
Capture Clock  : \IMU:BUART:sRX:RxSts\/clock
Path slack     : 1041824p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1059036

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17212
-------------------------------------   ----- 
End-of-path arrival time (ps)           17212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  1041824  RISE       1
\IMU:BUART:rx_status_4\/main_1                 macrocell55     2927   8207  1041824  RISE       1
\IMU:BUART:rx_status_4\/q                      macrocell55     3350  11557  1041824  RISE       1
\IMU:BUART:sRX:RxSts\/status_4                 statusicell2    5655  17212  1041824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxSts\/clock                                statusicell2        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \IMU:BUART:sTX:TxSts\/status_0
Capture Clock  : \IMU:BUART:sTX:TxSts\/clock
Path slack     : 1043467p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1059036

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15569
-------------------------------------   ----- 
End-of-path arrival time (ps)           15569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1043467  RISE       1
\IMU:BUART:tx_status_0\/main_2                 macrocell62     4072   9352  1043467  RISE       1
\IMU:BUART:tx_status_0\/q                      macrocell62     3350  12702  1043467  RISE       1
\IMU:BUART:sTX:TxSts\/status_0                 statusicell3    2867  15569  1043467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxSts\/clock                                statusicell3        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \IMU:BUART:tx_bitclk\/main_0
Capture Clock  : \IMU:BUART:tx_bitclk\/clock_0
Path slack     : 1044893p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12203
-------------------------------------   ----- 
End-of-path arrival time (ps)           12203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  1032175  RISE       1
\IMU:BUART:tx_bitclk\/main_0                 macrocell57     6523  12203  1044893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell57         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:sRX:RxBitCounter\/load
Capture Clock  : \IMU:BUART:sRX:RxBitCounter\/clock
Path slack     : 1045234p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -4220
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1056386

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11152
-------------------------------------   ----- 
End-of-path arrival time (ps)           11152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q   macrocell45   1250   1250  1045234  RISE       1
\IMU:BUART:rx_counter_load\/main_0  macrocell47   4233   5483  1045234  RISE       1
\IMU:BUART:rx_counter_load\/q       macrocell47   3350   8833  1045234  RISE       1
\IMU:BUART:sRX:RxBitCounter\/load   count7cell    2319  11152  1045234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:tx_state_2\/main_3
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1046574p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10522
-------------------------------------   ----- 
End-of-path arrival time (ps)           10522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q        macrocell57   1250   1250  1036242  RISE       1
\IMU:BUART:tx_state_2\/main_3  macrocell61   9272  10522  1046574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1046738p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054306

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7568
-------------------------------------   ---- 
End-of-path arrival time (ps)           7568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q          macrocell46     1250   1250  1046738  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   6318   7568  1046738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_2
Path End       : \IMU:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \IMU:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1047299p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1047299  RISE       1
\IMU:BUART:rx_bitclk_enable\/main_0   macrocell46   7687   9797  1047299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \IMU:BUART:txn\/main_3
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1047524p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9573
-------------------------------------   ---- 
End-of-path arrival time (ps)           9573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   7280   7280  1047524  RISE       1
\IMU:BUART:txn\/main_3                macrocell64     2293   9573  1047524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell64         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \IMU:BUART:tx_state_0\/main_2
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1047744p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9352
-------------------------------------   ---- 
End-of-path arrival time (ps)           9352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1043467  RISE       1
\IMU:BUART:tx_state_0\/main_2                  macrocell59     4072   9352  1047744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_1
Path End       : \IMU:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \IMU:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1047850p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9246
-------------------------------------   ---- 
End-of-path arrival time (ps)           9246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1047850  RISE       1
\IMU:BUART:rx_bitclk_enable\/main_1   macrocell46   7136   9246  1047850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:tx_state_2\/main_1
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1047885p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9211
-------------------------------------   ---- 
End-of-path arrival time (ps)           9211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q       macrocell59   1250   1250  1039203  RISE       1
\IMU:BUART:tx_state_2\/main_1  macrocell61   7961   9211  1047885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1047923p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q                macrocell59     1250   1250  1039203  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5143   6393  1047923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_0
Path End       : \IMU:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \IMU:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1048094p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9002
-------------------------------------   ---- 
End-of-path arrival time (ps)           9002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1048094  RISE       1
\IMU:BUART:rx_bitclk_enable\/main_2   macrocell46   6892   9002  1048094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_2
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1048455p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8641
-------------------------------------   ---- 
End-of-path arrival time (ps)           8641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q   macrocell46   1250   1250  1046738  RISE       1
\IMU:BUART:rx_load_fifo\/main_2  macrocell49   7391   8641  1048455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_state_0\/main_2
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1048455p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8641
-------------------------------------   ---- 
End-of-path arrival time (ps)           8641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  1046738  RISE       1
\IMU:BUART:rx_state_0\/main_2   macrocell50   7391   8641  1048455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_state_2\/main_2
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1048455p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8641
-------------------------------------   ---- 
End-of-path arrival time (ps)           8641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  1046738  RISE       1
\IMU:BUART:rx_state_2\/main_2   macrocell51   7391   8641  1048455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_state_3\/main_2
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1048455p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8641
-------------------------------------   ---- 
End-of-path arrival time (ps)           8641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  1046738  RISE       1
\IMU:BUART:rx_state_3\/main_2   macrocell52   7391   8641  1048455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_status_3\/main_2
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1048476p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8621
-------------------------------------   ---- 
End-of-path arrival time (ps)           8621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell46   1250   1250  1046738  RISE       1
\IMU:BUART:rx_status_3\/main_2  macrocell54   7371   8621  1048476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_2
Path End       : \IMU:BUART:pollcount_0\/main_0
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1048717p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8379
-------------------------------------   ---- 
End-of-path arrival time (ps)           8379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1047299  RISE       1
\IMU:BUART:pollcount_0\/main_0        macrocell43   6269   8379  1048717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_2
Path End       : \IMU:BUART:pollcount_1\/main_0
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1048717p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8379
-------------------------------------   ---- 
End-of-path arrival time (ps)           8379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1047299  RISE       1
\IMU:BUART:pollcount_1\/main_0        macrocell44   6269   8379  1048717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1048885p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054306

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q       macrocell45     1250   1250  1045234  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4171   5421  1048885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:tx_state_1\/main_3
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1048983p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8113
-------------------------------------   ---- 
End-of-path arrival time (ps)           8113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q        macrocell57   1250   1250  1036242  RISE       1
\IMU:BUART:tx_state_1\/main_3  macrocell60   6863   8113  1048983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:txn\/main_5
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1048983p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8113
-------------------------------------   ---- 
End-of-path arrival time (ps)           8113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell57         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q  macrocell57   1250   1250  1036242  RISE       1
\IMU:BUART:txn\/main_5   macrocell64   6863   8113  1048983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell64         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_load_fifo\/main_6
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1049355p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7741
-------------------------------------   ---- 
End-of-path arrival time (ps)           7741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1049355  RISE       1
\IMU:BUART:rx_load_fifo\/main_6       macrocell49   5631   7741  1049355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_state_0\/main_6
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1049355p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7741
-------------------------------------   ---- 
End-of-path arrival time (ps)           7741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1049355  RISE       1
\IMU:BUART:rx_state_0\/main_6         macrocell50   5631   7741  1049355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_state_2\/main_6
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1049355p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7741
-------------------------------------   ---- 
End-of-path arrival time (ps)           7741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1049355  RISE       1
\IMU:BUART:rx_state_2\/main_6         macrocell51   5631   7741  1049355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_state_3\/main_6
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1049355p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7741
-------------------------------------   ---- 
End-of-path arrival time (ps)           7741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1049355  RISE       1
\IMU:BUART:rx_state_3\/main_6         macrocell52   5631   7741  1049355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1049368p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054306

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q                macrocell50     1250   1250  1046676  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3689   4939  1049368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_1
Path End       : \IMU:BUART:pollcount_0\/main_1
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1049431p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1047850  RISE       1
\IMU:BUART:pollcount_0\/main_1        macrocell43   5555   7665  1049431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_1
Path End       : \IMU:BUART:pollcount_1\/main_1
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1049431p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1047850  RISE       1
\IMU:BUART:pollcount_1\/main_1        macrocell44   5555   7665  1049431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:tx_state_2\/main_0
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1049567p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q       macrocell60   1250   1250  1038175  RISE       1
\IMU:BUART:tx_state_2\/main_0  macrocell61   6279   7529  1049567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:tx_state_0\/main_4
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1049854p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q        macrocell57   1250   1250  1036242  RISE       1
\IMU:BUART:tx_state_0\/main_4  macrocell59   5992   7242  1049854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1049880p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q                macrocell60     1250   1250  1038175  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3187   4437  1049880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1050189p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -5210
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1055396

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q              macrocell44     1250   1250  1050189  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3958   5208  1050189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:tx_state_0\/main_3
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1050259p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q       macrocell61   1250   1250  1036646  RISE       1
\IMU:BUART:tx_state_0\/main_3  macrocell59   5587   6837  1050259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:rx_state_0\/main_8
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1050500p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q      macrocell44   1250   1250  1050189  RISE       1
\IMU:BUART:rx_state_0\/main_8  macrocell50   5346   6596  1050500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_0
Path End       : \IMU:BUART:pollcount_0\/main_2
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1050555p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6541
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1048094  RISE       1
\IMU:BUART:pollcount_0\/main_2        macrocell43   4431   6541  1050555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_0
Path End       : \IMU:BUART:pollcount_1\/main_2
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1050555p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6541
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1048094  RISE       1
\IMU:BUART:pollcount_1\/main_2        macrocell44   4431   6541  1050555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:tx_state_1\/main_1
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1050994p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q       macrocell59   1250   1250  1039203  RISE       1
\IMU:BUART:tx_state_1\/main_1  macrocell60   4852   6102  1050994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:txn\/main_2
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1050994p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q  macrocell59   1250   1250  1039203  RISE       1
\IMU:BUART:txn\/main_2    macrocell64   4852   6102  1050994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell64         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:rx_status_3\/main_5
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1051054p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q       macrocell44   1250   1250  1050189  RISE       1
\IMU:BUART:rx_status_3\/main_5  macrocell54   4793   6043  1051054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:tx_state_1\/main_2
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1051154p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q       macrocell61   1250   1250  1036646  RISE       1
\IMU:BUART:tx_state_1\/main_2  macrocell60   4692   5942  1051154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:txn\/main_4
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1051154p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q  macrocell61   1250   1250  1036646  RISE       1
\IMU:BUART:txn\/main_4    macrocell64   4692   5942  1051154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell64         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:pollcount_1\/main_3
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1051320p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q       macrocell44   1250   1250  1050189  RISE       1
\IMU:BUART:pollcount_1\/main_3  macrocell44   4526   5776  1051320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_0
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1051594p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell45   1250   1250  1045234  RISE       1
\IMU:BUART:rx_load_fifo\/main_0    macrocell49   4252   5502  1051594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_0\/main_0
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1051594p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell45   1250   1250  1045234  RISE       1
\IMU:BUART:rx_state_0\/main_0      macrocell50   4252   5502  1051594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_2\/main_0
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1051594p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell45   1250   1250  1045234  RISE       1
\IMU:BUART:rx_state_2\/main_0      macrocell51   4252   5502  1051594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_3\/main_0
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1051594p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell45   1250   1250  1045234  RISE       1
\IMU:BUART:rx_state_3\/main_0      macrocell52   4252   5502  1051594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1051613p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q      macrocell45   1250   1250  1045234  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_0  macrocell53   4233   5483  1051613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_status_3\/main_0
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1051613p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell45   1250   1250  1045234  RISE       1
\IMU:BUART:rx_status_3\/main_0     macrocell54   4233   5483  1051613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_4
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1051648p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q         macrocell51   1250   1250  1045823  RISE       1
\IMU:BUART:rx_load_fifo\/main_4  macrocell49   4198   5448  1051648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_0\/main_4
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1051648p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q       macrocell51   1250   1250  1045823  RISE       1
\IMU:BUART:rx_state_0\/main_4  macrocell50   4198   5448  1051648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_2\/main_4
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1051648p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q       macrocell51   1250   1250  1045823  RISE       1
\IMU:BUART:rx_state_2\/main_4  macrocell51   4198   5448  1051648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_3\/main_4
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1051648p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q       macrocell51   1250   1250  1045823  RISE       1
\IMU:BUART:rx_state_3\/main_4  macrocell52   4198   5448  1051648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:tx_state_0\/main_0
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1051787p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5309
-------------------------------------   ---- 
End-of-path arrival time (ps)           5309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q       macrocell60   1250   1250  1038175  RISE       1
\IMU:BUART:tx_state_0\/main_0  macrocell59   4059   5309  1051787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1052202p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q               macrocell51   1250   1250  1045823  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_3  macrocell53   3644   4894  1052202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_status_3\/main_4
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1052202p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q        macrocell51   1250   1250  1045823  RISE       1
\IMU:BUART:rx_status_3\/main_4  macrocell54   3644   4894  1052202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:tx_state_1\/main_0
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1052392p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q       macrocell60   1250   1250  1038175  RISE       1
\IMU:BUART:tx_state_1\/main_0  macrocell60   3454   4704  1052392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:txn\/main_1
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1052392p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q  macrocell60   1250   1250  1038175  RISE       1
\IMU:BUART:txn\/main_1    macrocell64   3454   4704  1052392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell64         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_load_fifo\/main_5
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1052671p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1052671  RISE       1
\IMU:BUART:rx_load_fifo\/main_5       macrocell49   2315   4425  1052671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_state_0\/main_5
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1052671p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1052671  RISE       1
\IMU:BUART:rx_state_0\/main_5         macrocell50   2315   4425  1052671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_state_2\/main_5
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1052671p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1052671  RISE       1
\IMU:BUART:rx_state_2\/main_5         macrocell51   2315   4425  1052671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_state_3\/main_5
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1052671p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1052671  RISE       1
\IMU:BUART:rx_state_3\/main_5         macrocell52   2315   4425  1052671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_load_fifo\/main_7
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1052676p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1052676  RISE       1
\IMU:BUART:rx_load_fifo\/main_7       macrocell49   2310   4420  1052676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_state_0\/main_7
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1052676p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1052676  RISE       1
\IMU:BUART:rx_state_0\/main_7         macrocell50   2310   4420  1052676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_state_2\/main_7
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1052676p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1052676  RISE       1
\IMU:BUART:rx_state_2\/main_7         macrocell51   2310   4420  1052676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_state_3\/main_7
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1052676p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1052676  RISE       1
\IMU:BUART:rx_state_3\/main_7         macrocell52   2310   4420  1052676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:tx_state_0\/main_1
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1052815p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4281
-------------------------------------   ---- 
End-of-path arrival time (ps)           4281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q       macrocell59   1250   1250  1039203  RISE       1
\IMU:BUART:tx_state_0\/main_1  macrocell59   3031   4281  1052815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_load_fifo\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1053047p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1930
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1058676

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5629
-------------------------------------   ---- 
End-of-path arrival time (ps)           5629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_load_fifo\/q            macrocell49     1250   1250  1044433  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4379   5629  1053047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1053055p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q               macrocell50   1250   1250  1046676  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_1  macrocell53   2791   4041  1053055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_status_3\/main_1
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1053055p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q        macrocell50   1250   1250  1046676  RISE       1
\IMU:BUART:rx_status_3\/main_1  macrocell54   2791   4041  1053055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_1
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1053061p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q         macrocell50   1250   1250  1046676  RISE       1
\IMU:BUART:rx_load_fifo\/main_1  macrocell49   2785   4035  1053061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_0\/main_1
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1053061p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q       macrocell50   1250   1250  1046676  RISE       1
\IMU:BUART:rx_state_0\/main_1  macrocell50   2785   4035  1053061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_2\/main_1
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1053061p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q       macrocell50   1250   1250  1046676  RISE       1
\IMU:BUART:rx_state_2\/main_1  macrocell51   2785   4035  1053061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_3\/main_1
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1053061p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q       macrocell50   1250   1250  1046676  RISE       1
\IMU:BUART:rx_state_3\/main_1  macrocell52   2785   4035  1053061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_3
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1053067p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q         macrocell52   1250   1250  1046691  RISE       1
\IMU:BUART:rx_load_fifo\/main_3  macrocell49   2779   4029  1053067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_0\/main_3
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1053067p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q       macrocell52   1250   1250  1046691  RISE       1
\IMU:BUART:rx_state_0\/main_3  macrocell50   2779   4029  1053067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_2\/main_3
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1053067p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q       macrocell52   1250   1250  1046691  RISE       1
\IMU:BUART:rx_state_2\/main_3  macrocell51   2779   4029  1053067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_3\/main_3
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1053067p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q       macrocell52   1250   1250  1046691  RISE       1
\IMU:BUART:rx_state_3\/main_3  macrocell52   2779   4029  1053067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1053070p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q               macrocell52   1250   1250  1046691  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_2  macrocell53   2776   4026  1053070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_status_3\/main_3
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1053070p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q        macrocell52   1250   1250  1046691  RISE       1
\IMU:BUART:rx_status_3\/main_3  macrocell54   2776   4026  1053070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_last\/q
Path End       : \IMU:BUART:rx_state_2\/main_8
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1053529p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_last\/clock_0                                macrocell48         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_last\/q          macrocell48   1250   1250  1053529  RISE       1
\IMU:BUART:rx_state_2\/main_8  macrocell51   2317   3567  1053529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell51         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_0\/q
Path End       : \IMU:BUART:pollcount_0\/main_3
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1053538p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_0\/q       macrocell43   1250   1250  1053538  RISE       1
\IMU:BUART:pollcount_0\/main_3  macrocell43   2309   3559  1053538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_0\/q
Path End       : \IMU:BUART:pollcount_1\/main_4
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1053538p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_0\/q       macrocell43   1250   1250  1053538  RISE       1
\IMU:BUART:pollcount_1\/main_4  macrocell44   2309   3559  1053538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:txn\/q
Path End       : \IMU:BUART:txn\/main_0
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1053551p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell64         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:txn\/q       macrocell64   1250   1250  1053551  RISE       1
\IMU:BUART:txn\/main_0  macrocell64   2295   3545  1053551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell64         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:tx_state_2\/main_2
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1053563p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q       macrocell61   1250   1250  1036646  RISE       1
\IMU:BUART:tx_state_2\/main_2  macrocell61   2284   3534  1053563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_status_3\/q
Path End       : \IMU:BUART:sRX:RxSts\/status_3
Capture Clock  : \IMU:BUART:sRX:RxSts\/clock
Path slack     : 1054146p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1059036

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_status_3\/q       macrocell54    1250   1250  1054146  RISE       1
\IMU:BUART:sRX:RxSts\/status_3  statusicell2   3640   4890  1054146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxSts\/clock                                statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

