[2025-09-17 11:57:29] START suite=qualcomm_srv trace=srv63_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv63_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2577027 heartbeat IPC: 3.88 cumulative IPC: 3.88 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4996872 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4996872 cumulative IPC: 4.003 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4996873 heartbeat IPC: 4.132 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 13242745 heartbeat IPC: 1.213 cumulative IPC: 1.213 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 21588501 heartbeat IPC: 1.198 cumulative IPC: 1.205 (Simulation time: 00 hr 03 min 21 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 29809399 heartbeat IPC: 1.216 cumulative IPC: 1.209 (Simulation time: 00 hr 04 min 27 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 38044642 heartbeat IPC: 1.214 cumulative IPC: 1.21 (Simulation time: 00 hr 05 min 35 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 46319362 heartbeat IPC: 1.209 cumulative IPC: 1.21 (Simulation time: 00 hr 06 min 36 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 54583998 heartbeat IPC: 1.21 cumulative IPC: 1.21 (Simulation time: 00 hr 07 min 43 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv63_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 62929063 heartbeat IPC: 1.198 cumulative IPC: 1.208 (Simulation time: 00 hr 08 min 50 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 71302120 heartbeat IPC: 1.194 cumulative IPC: 1.207 (Simulation time: 00 hr 09 min 59 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 79651933 heartbeat IPC: 1.198 cumulative IPC: 1.206 (Simulation time: 00 hr 11 min 07 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 83005502 cumulative IPC: 1.205 (Simulation time: 00 hr 12 min 14 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 83005502 cumulative IPC: 1.205 (Simulation time: 00 hr 12 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv63_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.205 instructions: 100000000 cycles: 83005502
CPU 0 Branch Prediction Accuracy: 92.55% MPKI: 13.22 Average ROB Occupancy at Mispredict: 28.88
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08587
BRANCH_INDIRECT: 0.37
BRANCH_CONDITIONAL: 11.4
BRANCH_DIRECT_CALL: 0.4209
BRANCH_INDIRECT_CALL: 0.5439
BRANCH_RETURN: 0.4058


====Backend Stall Breakdown====
ROB_STALL: 13187
LQ_STALL: 0
SQ_STALL: 63979


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 197.5
REPLAY_LOAD: 208.33333
NON_REPLAY_LOAD: 3.099083

== Total ==
ADDR_TRANS: 395
REPLAY_LOAD: 625
NON_REPLAY_LOAD: 12167

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 3
NON_REPLAY_LOAD: 3926

cpu0->cpu0_STLB TOTAL        ACCESS:    2110676 HIT:    2110005 MISS:        671 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2110676 HIT:    2110005 MISS:        671 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 162.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9424344 HIT:    8733177 MISS:     691167 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7703814 HIT:    7065831 MISS:     637983 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     579007 HIT:     537793 MISS:      41214 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1140291 HIT:    1129177 MISS:      11114 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1232 HIT:        376 MISS:        856 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.15 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15844256 HIT:    7775038 MISS:    8069218 MSHR_MERGE:    1986689
cpu0->cpu0_L1I LOAD         ACCESS:   15844256 HIT:    7775038 MISS:    8069218 MSHR_MERGE:    1986689
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.47 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30566699 HIT:   26723010 MISS:    3843689 MSHR_MERGE:    1642159
cpu0->cpu0_L1D LOAD         ACCESS:   16697063 HIT:   14602655 MISS:    2094408 MSHR_MERGE:     473121
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13868270 HIT:   12120238 MISS:    1748032 MSHR_MERGE:    1169021
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1366 HIT:        117 MISS:       1249 MSHR_MERGE:         17
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.79 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13002697 HIT:   10738015 MISS:    2264682 MSHR_MERGE:    1137741
cpu0->cpu0_ITLB LOAD         ACCESS:   13002697 HIT:   10738015 MISS:    2264682 MSHR_MERGE:    1137741
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.023 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29065221 HIT:   27750654 MISS:    1314567 MSHR_MERGE:     330831
cpu0->cpu0_DTLB LOAD         ACCESS:   29065221 HIT:   27750654 MISS:    1314567 MSHR_MERGE:     330831
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.096 cycles
cpu0->LLC TOTAL        ACCESS:     772416 HIT:     762380 MISS:      10036 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     637983 HIT:     628294 MISS:       9689 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      41214 HIT:      41179 MISS:         35 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      92363 HIT:      92358 MISS:          5 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        856 HIT:        549 MISS:        307 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         81
  ROW_BUFFER_MISS:       9950
  AVG DBUS CONGESTED CYCLE: 2.997
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          9
  FULL:          0
Channel 0 REFRESHES ISSUED:       6917

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       549275       514357        69097          715
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           44           50           31
  STLB miss resolved @ L2C                0           43          187          213           24
  STLB miss resolved @ LLC                0           22          208          350           50
  STLB miss resolved @ MEM                0            2           72          125          151

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             193689        52104      1557359       107625           42
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            6           12
  STLB miss resolved @ L2C                0            0            1            3            0
  STLB miss resolved @ LLC                0            5            9           17            8
  STLB miss resolved @ MEM                0            0            8           20           48
[2025-09-17 12:09:43] END   suite=qualcomm_srv trace=srv63_ap (rc=0)
