INFO: [VRFC 10-163] Analyzing VHDL file "F:/Tools/Xilinx/Projects/UART_RX/UART_RX.srcs/sim_1/new/mem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_tb
