{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1537499609620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1537499609620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 20 23:13:29 2018 " "Processing started: Thu Sep 20 23:13:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1537499609620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1537499609620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock2 -c clock2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock2 -c clock2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1537499609620 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1537499609824 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock2.v(38) " "Verilog HDL information at clock2.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "clock2.v" "" { Text "C:/Users/Jean/Downloads/Projeto/clock2.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1537499609871 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"end\" clock2.v(68) " "Verilog HDL syntax error at clock2.v(68) near text \"endmodule\";  expecting \"end\"" {  } { { "clock2.v" "" { Text "C:/Users/Jean/Downloads/Projeto/clock2.v" 68 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1537499609871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock2.v 0 0 " "Found 0 design units, including 0 entities, in source file clock2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1537499609871 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1537499609949 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 20 23:13:29 2018 " "Processing ended: Thu Sep 20 23:13:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1537499609949 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1537499609949 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1537499609949 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1537499609949 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1537499610499 ""}
