0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/sathw/desktop/vlsi/project_6/project_6.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/sathw/desktop/vlsi/project_6/project_6.srcs/sim_1/new/cmos_inverter_tb.v,1677221099,verilog,,,,cmos_inverter1_tb,,,,,,,,
C:/Users/sathw/desktop/vlsi/project_6/project_6.srcs/sources_1/new/cmos_inverter.v,1677220914,verilog,,C:/Users/sathw/desktop/vlsi/project_6/project_6.srcs/sim_1/new/cmos_inverter_tb.v,,cmos_inverter,,,,,,,,
