INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BOLSAIC_eldorado/Codigos/DisplayMaster_RTClkSlave/DisplayMaster_RTClkSlave.sim/sim_1/synth/timing/xsim/TopFunc_TB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IOBUF_HD2
INFO: [VRFC 10-311] analyzing module Counter_slave
INFO: [VRFC 10-311] analyzing module Display_master
INFO: [VRFC 10-311] analyzing module I2CMASTER
INFO: [VRFC 10-311] analyzing module I2CSLAVE
INFO: [VRFC 10-311] analyzing module RealTimeClock
INFO: [VRFC 10-311] analyzing module TopFunc
INFO: [VRFC 10-311] analyzing module glbl
