Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Dec  1 18:00:42 2021
| Host         : P2-07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_control_sets_placed.rpt
| Design       : test
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           13 |
| No           | No                    | Yes                    |              10 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |              10 |            6 |
| Yes          | Yes                   | No                     |             166 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------+------------------+------------------+----------------+--------------+
|  clk125_BUFG   | ingame           | led05_out        |                1 |              1 |         1.00 |
|  clk125_BUFG   | ingame           | led41_out        |                1 |              1 |         1.00 |
|  clk125_BUFG   | ingame           | led23_out        |                1 |              1 |         1.00 |
|  clk125_BUFG   | ingame           | led14_out        |                1 |              1 |         1.00 |
|  clk125_BUFG   | ingame           | led32_out        |                1 |              1 |         1.00 |
|  clk125_BUFG   | ingame           | led50_out        |                1 |              1 |         1.00 |
|  clk125_BUFG   | p_10_in          |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                  |                  |                1 |              2 |         2.00 |
|  clk125_BUFG   | ingame           |                  |                3 |              3 |         1.00 |
|  clk125_BUFG   |                  | reset_IBUF       |                2 |             10 |         5.00 |
|  clk125_BUFG   | VGA/Display/vPos | reset_IBUF       |                6 |             10 |         1.67 |
|  clk125_BUFG   |                  |                  |               12 |             15 |         1.25 |
|  clk125_BUFG   | ingame           | counter1         |                8 |             32 |         4.00 |
|  clk125_BUFG   | ingame           | counter2         |                8 |             32 |         4.00 |
|  clk125_BUFG   | ingame           | counter3         |                8 |             32 |         4.00 |
|  clk125_BUFG   | ingame           | counter4         |                8 |             32 |         4.00 |
|  clk125_BUFG   | score            | ingame11_out     |                8 |             32 |         4.00 |
+----------------+------------------+------------------+------------------+----------------+--------------+


